
GPT5p2r4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000186dc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080188ac  080188ac  000198ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801895c  0801895c  0001d000  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801895c  0801895c  0001995c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018964  08018964  0001d000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018964  08018964  00019964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018968  08018968  00019968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20012000  0801896c  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200120b4  08018a20  0001a0b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20012154  08018ac0  0001a154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .RamData      00002000  20010000  20010000  0001b000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          0000a368  200121f4  08018b60  0001a1f4  2**2
                  ALLOC
 13 ._user_heap_stack 00000600  20000000  20000000  0001b000  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  0001d000  2**0
                  CONTENTS, READONLY
 15 .debug_info   000444c1  00000000  00000000  0001d030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000914a  00000000  00000000  000614f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000037b8  00000000  00000000  0006a640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002b0e  00000000  00000000  0006ddf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00037b35  00000000  00000000  00070906  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0004699a  00000000  00000000  000a843b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0012e1eb  00000000  00000000  000eedd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0021cfc0  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000efd8  00000000  00000000  0021d004  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000091  00000000  00000000  0022bfdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200121f4 	.word	0x200121f4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08018894 	.word	0x08018894

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200121f8 	.word	0x200121f8
 800020c:	08018894 	.word	0x08018894

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	20012210 	.word	0x20012210
 80005a0:	20012268 	.word	0x20012268

080005a4 <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b087      	sub	sp, #28
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
 80005ac:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80005b6:	2320      	movs	r3, #32
 80005b8:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005ba:	f3bf 8f4f 	dsb	sy
}
 80005be:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80005c0:	e00b      	b.n	80005da <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 80005c2:	4a0d      	ldr	r2, [pc, #52]	@ (80005f8 <SCB_CleanDCache_by_Addr+0x54>)
 80005c4:	693b      	ldr	r3, [r7, #16]
 80005c6:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	693a      	ldr	r2, [r7, #16]
 80005ce:	4413      	add	r3, r2
 80005d0:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 80005d2:	697a      	ldr	r2, [r7, #20]
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	1ad3      	subs	r3, r2, r3
 80005d8:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 80005da:	697b      	ldr	r3, [r7, #20]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	dcf0      	bgt.n	80005c2 <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 80005e0:	f3bf 8f4f 	dsb	sy
}
 80005e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005e6:	f3bf 8f6f 	isb	sy
}
 80005ea:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 80005ec:	bf00      	nop
 80005ee:	371c      	adds	r7, #28
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	e000ed00 	.word	0xe000ed00

080005fc <LCD_DrawPixel>:
/* USER CODE BEGIN 0 */
#define CODEC_I2C_ADDRESS 0x34

// Draw a pixel at (x, y) with specified color
void LCD_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	80fb      	strh	r3, [r7, #6]
 8000606:	460b      	mov	r3, r1
 8000608:	80bb      	strh	r3, [r7, #4]
 800060a:	4613      	mov	r3, r2
 800060c:	807b      	strh	r3, [r7, #2]
    if (x >= LCD_WIDTH || y >= LCD_HEIGHT) return;
 800060e:	88fb      	ldrh	r3, [r7, #6]
 8000610:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000614:	d214      	bcs.n	8000640 <LCD_DrawPixel+0x44>
 8000616:	88bb      	ldrh	r3, [r7, #4]
 8000618:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 800061c:	d210      	bcs.n	8000640 <LCD_DrawPixel+0x44>

    uint16_t *framebuffer = (uint16_t *)LCD_FB_START_ADDRESS;
 800061e:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000622:	60fb      	str	r3, [r7, #12]
    framebuffer[y * LCD_WIDTH + x] = color;
 8000624:	88ba      	ldrh	r2, [r7, #4]
 8000626:	4613      	mov	r3, r2
 8000628:	011b      	lsls	r3, r3, #4
 800062a:	1a9b      	subs	r3, r3, r2
 800062c:	015b      	lsls	r3, r3, #5
 800062e:	461a      	mov	r2, r3
 8000630:	88fb      	ldrh	r3, [r7, #6]
 8000632:	4413      	add	r3, r2
 8000634:	005b      	lsls	r3, r3, #1
 8000636:	68fa      	ldr	r2, [r7, #12]
 8000638:	4413      	add	r3, r2
 800063a:	887a      	ldrh	r2, [r7, #2]
 800063c:	801a      	strh	r2, [r3, #0]
 800063e:	e000      	b.n	8000642 <LCD_DrawPixel+0x46>
    if (x >= LCD_WIDTH || y >= LCD_HEIGHT) return;
 8000640:	bf00      	nop
}
 8000642:	3714      	adds	r7, #20
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr

0800064c <LCD_DrawHLine>:

// Draw a horizontal line
void LCD_DrawHLine(uint16_t x, uint16_t y, uint16_t length, uint16_t color)
{
 800064c:	b590      	push	{r4, r7, lr}
 800064e:	b085      	sub	sp, #20
 8000650:	af00      	add	r7, sp, #0
 8000652:	4604      	mov	r4, r0
 8000654:	4608      	mov	r0, r1
 8000656:	4611      	mov	r1, r2
 8000658:	461a      	mov	r2, r3
 800065a:	4623      	mov	r3, r4
 800065c:	80fb      	strh	r3, [r7, #6]
 800065e:	4603      	mov	r3, r0
 8000660:	80bb      	strh	r3, [r7, #4]
 8000662:	460b      	mov	r3, r1
 8000664:	807b      	strh	r3, [r7, #2]
 8000666:	4613      	mov	r3, r2
 8000668:	803b      	strh	r3, [r7, #0]
    for (uint16_t i = 0; i < length; i++)
 800066a:	2300      	movs	r3, #0
 800066c:	81fb      	strh	r3, [r7, #14]
 800066e:	e00b      	b.n	8000688 <LCD_DrawHLine+0x3c>
    {
        LCD_DrawPixel(x + i, y, color);
 8000670:	88fa      	ldrh	r2, [r7, #6]
 8000672:	89fb      	ldrh	r3, [r7, #14]
 8000674:	4413      	add	r3, r2
 8000676:	b29b      	uxth	r3, r3
 8000678:	883a      	ldrh	r2, [r7, #0]
 800067a:	88b9      	ldrh	r1, [r7, #4]
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff ffbd 	bl	80005fc <LCD_DrawPixel>
    for (uint16_t i = 0; i < length; i++)
 8000682:	89fb      	ldrh	r3, [r7, #14]
 8000684:	3301      	adds	r3, #1
 8000686:	81fb      	strh	r3, [r7, #14]
 8000688:	89fa      	ldrh	r2, [r7, #14]
 800068a:	887b      	ldrh	r3, [r7, #2]
 800068c:	429a      	cmp	r2, r3
 800068e:	d3ef      	bcc.n	8000670 <LCD_DrawHLine+0x24>
    }
}
 8000690:	bf00      	nop
 8000692:	bf00      	nop
 8000694:	3714      	adds	r7, #20
 8000696:	46bd      	mov	sp, r7
 8000698:	bd90      	pop	{r4, r7, pc}
	...

0800069c <LCD_ClearArea>:
// Clear a rectangular area using DMA2D (MUCH faster!)
void LCD_ClearArea(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 800069c:	b590      	push	{r4, r7, lr}
 800069e:	b087      	sub	sp, #28
 80006a0:	af02      	add	r7, sp, #8
 80006a2:	4604      	mov	r4, r0
 80006a4:	4608      	mov	r0, r1
 80006a6:	4611      	mov	r1, r2
 80006a8:	461a      	mov	r2, r3
 80006aa:	4623      	mov	r3, r4
 80006ac:	80fb      	strh	r3, [r7, #6]
 80006ae:	4603      	mov	r3, r0
 80006b0:	80bb      	strh	r3, [r7, #4]
 80006b2:	460b      	mov	r3, r1
 80006b4:	807b      	strh	r3, [r7, #2]
 80006b6:	4613      	mov	r3, r2
 80006b8:	803b      	strh	r3, [r7, #0]
    uint32_t destination = LCD_FB_START_ADDRESS + 2 * (y * LCD_WIDTH + x);
 80006ba:	88ba      	ldrh	r2, [r7, #4]
 80006bc:	4613      	mov	r3, r2
 80006be:	011b      	lsls	r3, r3, #4
 80006c0:	1a9b      	subs	r3, r3, r2
 80006c2:	015b      	lsls	r3, r3, #5
 80006c4:	461a      	mov	r2, r3
 80006c6:	88fb      	ldrh	r3, [r7, #6]
 80006c8:	4413      	add	r3, r2
 80006ca:	005b      	lsls	r3, r3, #1
 80006cc:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 80006d0:	60fb      	str	r3, [r7, #12]

    // Configure DMA2D for memory fill
    hdma2d.Init.Mode = DMA2D_R2M;  // Register to Memory
 80006d2:	4b10      	ldr	r3, [pc, #64]	@ (8000714 <LCD_ClearArea+0x78>)
 80006d4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80006d8:	605a      	str	r2, [r3, #4]
    hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 80006da:	4b0e      	ldr	r3, [pc, #56]	@ (8000714 <LCD_ClearArea+0x78>)
 80006dc:	2202      	movs	r2, #2
 80006de:	609a      	str	r2, [r3, #8]
    hdma2d.Init.OutputOffset = LCD_WIDTH - width;
 80006e0:	887b      	ldrh	r3, [r7, #2]
 80006e2:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 80006e6:	461a      	mov	r2, r3
 80006e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000714 <LCD_ClearArea+0x78>)
 80006ea:	60da      	str	r2, [r3, #12]

    HAL_DMA2D_Init(&hdma2d);
 80006ec:	4809      	ldr	r0, [pc, #36]	@ (8000714 <LCD_ClearArea+0x78>)
 80006ee:	f006 fb45 	bl	8006d7c <HAL_DMA2D_Init>
    HAL_DMA2D_Start(&hdma2d, color, destination, width, height);
 80006f2:	8c39      	ldrh	r1, [r7, #32]
 80006f4:	887a      	ldrh	r2, [r7, #2]
 80006f6:	883b      	ldrh	r3, [r7, #0]
 80006f8:	9300      	str	r3, [sp, #0]
 80006fa:	4613      	mov	r3, r2
 80006fc:	68fa      	ldr	r2, [r7, #12]
 80006fe:	4805      	ldr	r0, [pc, #20]	@ (8000714 <LCD_ClearArea+0x78>)
 8000700:	f006 fb86 	bl	8006e10 <HAL_DMA2D_Start>
    HAL_DMA2D_PollForTransfer(&hdma2d, 100);
 8000704:	2164      	movs	r1, #100	@ 0x64
 8000706:	4803      	ldr	r0, [pc, #12]	@ (8000714 <LCD_ClearArea+0x78>)
 8000708:	f006 fbad 	bl	8006e66 <HAL_DMA2D_PollForTransfer>
}
 800070c:	bf00      	nop
 800070e:	3714      	adds	r7, #20
 8000710:	46bd      	mov	sp, r7
 8000712:	bd90      	pop	{r4, r7, pc}
 8000714:	2001275c 	.word	0x2001275c

08000718 <LCD_DrawWaveforms>:
//    }
//}

// Draw waveforms on LCD
void LCD_DrawWaveforms(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af02      	add	r7, sp, #8
    // Clear the waveform areas (just the waveform bands, not the whole screen)
    LCD_ClearArea(0, WAVE_Y_LEFT - WAVE_HEIGHT/2, LCD_WIDTH, WAVE_HEIGHT, COLOR_BLACK);
 800071e:	2300      	movs	r3, #0
 8000720:	9300      	str	r3, [sp, #0]
 8000722:	2364      	movs	r3, #100	@ 0x64
 8000724:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000728:	210a      	movs	r1, #10
 800072a:	2000      	movs	r0, #0
 800072c:	f7ff ffb6 	bl	800069c <LCD_ClearArea>
    LCD_ClearArea(0, WAVE_Y_RIGHT - WAVE_HEIGHT/2, LCD_WIDTH, WAVE_HEIGHT, COLOR_BLACK);
 8000730:	2300      	movs	r3, #0
 8000732:	9300      	str	r3, [sp, #0]
 8000734:	2364      	movs	r3, #100	@ 0x64
 8000736:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800073a:	2182      	movs	r1, #130	@ 0x82
 800073c:	2000      	movs	r0, #0
 800073e:	f7ff ffad 	bl	800069c <LCD_ClearArea>

    // Redraw center reference lines
    LCD_DrawHLine(0, WAVE_Y_LEFT, LCD_WIDTH, COLOR_GRAY);
 8000742:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 8000746:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800074a:	213c      	movs	r1, #60	@ 0x3c
 800074c:	2000      	movs	r0, #0
 800074e:	f7ff ff7d 	bl	800064c <LCD_DrawHLine>
    LCD_DrawHLine(0, WAVE_Y_RIGHT, LCD_WIDTH, COLOR_GRAY);
 8000752:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 8000756:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800075a:	21b4      	movs	r1, #180	@ 0xb4
 800075c:	2000      	movs	r0, #0
 800075e:	f7ff ff75 	bl	800064c <LCD_DrawHLine>

    // Draw the waveforms
    for (int x = 0; x < WAVE_SAMPLES; x++)
 8000762:	2300      	movs	r3, #0
 8000764:	607b      	str	r3, [r7, #4]
 8000766:	e052      	b.n	800080e <LCD_DrawWaveforms+0xf6>
    {
        // Left channel (GREEN)
        int16_t left_y = WAVE_Y_LEFT - (waveform_left[x] * (WAVE_HEIGHT/2) / 32768);
 8000768:	4a2d      	ldr	r2, [pc, #180]	@ (8000820 <LCD_DrawWaveforms+0x108>)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000770:	461a      	mov	r2, r3
 8000772:	2332      	movs	r3, #50	@ 0x32
 8000774:	fb02 f303 	mul.w	r3, r2, r3
 8000778:	2b00      	cmp	r3, #0
 800077a:	da03      	bge.n	8000784 <LCD_DrawWaveforms+0x6c>
 800077c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8000780:	441a      	add	r2, r3
 8000782:	4613      	mov	r3, r2
 8000784:	13db      	asrs	r3, r3, #15
 8000786:	425b      	negs	r3, r3
 8000788:	b29b      	uxth	r3, r3
 800078a:	333c      	adds	r3, #60	@ 0x3c
 800078c:	b29b      	uxth	r3, r3
 800078e:	807b      	strh	r3, [r7, #2]

        // Clamp to valid range
        if (left_y < WAVE_Y_LEFT - WAVE_HEIGHT/2) left_y = WAVE_Y_LEFT - WAVE_HEIGHT/2;
 8000790:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000794:	2b09      	cmp	r3, #9
 8000796:	dc01      	bgt.n	800079c <LCD_DrawWaveforms+0x84>
 8000798:	230a      	movs	r3, #10
 800079a:	807b      	strh	r3, [r7, #2]
        if (left_y > WAVE_Y_LEFT + WAVE_HEIGHT/2) left_y = WAVE_Y_LEFT + WAVE_HEIGHT/2;
 800079c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80007a0:	2b6e      	cmp	r3, #110	@ 0x6e
 80007a2:	dd01      	ble.n	80007a8 <LCD_DrawWaveforms+0x90>
 80007a4:	236e      	movs	r3, #110	@ 0x6e
 80007a6:	807b      	strh	r3, [r7, #2]

        // Right channel (RED)
        int16_t right_y = WAVE_Y_RIGHT - (waveform_right[x] * (WAVE_HEIGHT/2) / 32768);
 80007a8:	4a1e      	ldr	r2, [pc, #120]	@ (8000824 <LCD_DrawWaveforms+0x10c>)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80007b0:	461a      	mov	r2, r3
 80007b2:	2332      	movs	r3, #50	@ 0x32
 80007b4:	fb02 f303 	mul.w	r3, r2, r3
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	da03      	bge.n	80007c4 <LCD_DrawWaveforms+0xac>
 80007bc:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80007c0:	441a      	add	r2, r3
 80007c2:	4613      	mov	r3, r2
 80007c4:	13db      	asrs	r3, r3, #15
 80007c6:	425b      	negs	r3, r3
 80007c8:	b29b      	uxth	r3, r3
 80007ca:	33b4      	adds	r3, #180	@ 0xb4
 80007cc:	b29b      	uxth	r3, r3
 80007ce:	803b      	strh	r3, [r7, #0]

        // Clamp to valid range
        if (right_y < WAVE_Y_RIGHT - WAVE_HEIGHT/2) right_y = WAVE_Y_RIGHT - WAVE_HEIGHT/2;
 80007d0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80007d4:	2b81      	cmp	r3, #129	@ 0x81
 80007d6:	dc01      	bgt.n	80007dc <LCD_DrawWaveforms+0xc4>
 80007d8:	2382      	movs	r3, #130	@ 0x82
 80007da:	803b      	strh	r3, [r7, #0]
        if (right_y > WAVE_Y_RIGHT + WAVE_HEIGHT/2) right_y = WAVE_Y_RIGHT + WAVE_HEIGHT/2;
 80007dc:	f9b7 3000 	ldrsh.w	r3, [r7]
 80007e0:	2be6      	cmp	r3, #230	@ 0xe6
 80007e2:	dd01      	ble.n	80007e8 <LCD_DrawWaveforms+0xd0>
 80007e4:	23e6      	movs	r3, #230	@ 0xe6
 80007e6:	803b      	strh	r3, [r7, #0]

        // Draw pixels
        LCD_DrawPixel(x, left_y, COLOR_GREEN);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	b29b      	uxth	r3, r3
 80007ec:	8879      	ldrh	r1, [r7, #2]
 80007ee:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80007f2:	4618      	mov	r0, r3
 80007f4:	f7ff ff02 	bl	80005fc <LCD_DrawPixel>
        LCD_DrawPixel(x, right_y, COLOR_RED);
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	b29b      	uxth	r3, r3
 80007fc:	8839      	ldrh	r1, [r7, #0]
 80007fe:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8000802:	4618      	mov	r0, r3
 8000804:	f7ff fefa 	bl	80005fc <LCD_DrawPixel>
    for (int x = 0; x < WAVE_SAMPLES; x++)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	3301      	adds	r3, #1
 800080c:	607b      	str	r3, [r7, #4]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000814:	dba8      	blt.n	8000768 <LCD_DrawWaveforms+0x50>
    }
}
 8000816:	bf00      	nop
 8000818:	bf00      	nop
 800081a:	3708      	adds	r7, #8
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	20013018 	.word	0x20013018
 8000824:	200133d8 	.word	0x200133d8

08000828 <main>:
  * @retval int
  */
//marker

int main(void)
{
 8000828:	b5b0      	push	{r4, r5, r7, lr}
 800082a:	b08a      	sub	sp, #40	@ 0x28
 800082c:	af02      	add	r7, sp, #8

	  /* USER CODE BEGIN 1 */
	  //SCB_DisableDCache(); // <--- Add this.
	  User_MPU_Config(); // <--- Comment this out for this test.
 800082e:	f001 fac7 	bl	8001dc0 <User_MPU_Config>
  //MPU_Config();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000832:	f005 f911 	bl	8005a58 <HAL_Init>
  /* USER CODE Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000836:	f000 f893 	bl	8000960 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800083a:	f000 f903 	bl	8000a44 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800083e:	f001 f89d 	bl	800197c <MX_GPIO_Init>
  MX_DMA_Init();
 8000842:	f001 f825 	bl	8001890 <MX_DMA_Init>
  MX_ADC3_Init();
 8000846:	f000 f92f 	bl	8000aa8 <MX_ADC3_Init>
  MX_CRC_Init();
 800084a:	f000 f97f 	bl	8000b4c <MX_CRC_Init>
  MX_DCMI_Init();
 800084e:	f000 f99f 	bl	8000b90 <MX_DCMI_Init>
  MX_DMA2D_Init();
 8000852:	f000 f9d1 	bl	8000bf8 <MX_DMA2D_Init>
  MX_ETH_Init();
 8000856:	f000 fa01 	bl	8000c5c <MX_ETH_Init>
  MX_FMC_Init();
 800085a:	f001 f83f 	bl	80018dc <MX_FMC_Init>
  MX_I2C1_Init();
 800085e:	f000 fa4b 	bl	8000cf8 <MX_I2C1_Init>
  MX_I2C3_Init();
 8000862:	f000 fa89 	bl	8000d78 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000866:	f000 fac7 	bl	8000df8 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 800086a:	f000 fb47 	bl	8000efc <MX_QUADSPI_Init>
  MX_RTC_Init();
 800086e:	f000 fb71 	bl	8000f54 <MX_RTC_Init>
  MX_SAI2_Init();
 8000872:	f000 fc13 	bl	800109c <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 8000876:	f000 fc71 	bl	800115c <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 800087a:	f000 fc8f 	bl	800119c <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 800087e:	f000 fcbd 	bl	80011fc <MX_SPI2_Init>
  MX_TIM1_Init();
 8000882:	f000 fcf9 	bl	8001278 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000886:	f000 fda3 	bl	80013d0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800088a:	f000 fe17 	bl	80014bc <MX_TIM3_Init>
  MX_TIM5_Init();
 800088e:	f000 fe8d 	bl	80015ac <MX_TIM5_Init>
  MX_TIM8_Init();
 8000892:	f000 ff03 	bl	800169c <MX_TIM8_Init>
  MX_TIM12_Init();
 8000896:	f000 ff55 	bl	8001744 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 800089a:	f000 ff99 	bl	80017d0 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800089e:	f000 ffc7 	bl	8001830 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 80008a2:	f012 fb9d 	bl	8012fe0 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */


  // Initialize SDRAM using BSP function
  BSP_SDRAM_Init();
 80008a6:	f004 ff21 	bl	80056ec <BSP_SDRAM_Init>

  // Initialize for simultaneous microphone input and headphone output
  if (BSP_AUDIO_IN_OUT_Init(INPUT_DEVICE_DIGITAL_MICROPHONE_2,
 80008aa:	2302      	movs	r3, #2
 80008ac:	9300      	str	r3, [sp, #0]
 80008ae:	2310      	movs	r3, #16
 80008b0:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80008b4:	2102      	movs	r1, #2
 80008b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80008ba:	f004 fce5 	bl	8005288 <BSP_AUDIO_IN_OUT_Init>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <main+0xa0>
                            OUTPUT_DEVICE_HEADPHONE,
                            SAI_AUDIO_FREQUENCY_16K,
                            DEFAULT_AUDIO_IN_BIT_RESOLUTION,
                            DEFAULT_AUDIO_IN_CHANNEL_NBR) != AUDIO_OK)
  {
    Error_Handler();
 80008c4:	f001 fb38 	bl	8001f38 <Error_Handler>
  }

  // **FIX THE SLOT BUG**: Reconfigure Block A to use slots 0&2 for headphones
  extern SAI_HandleTypeDef haudio_out_sai;  // Declare external handle
  __HAL_SAI_DISABLE(&haudio_out_sai);       // Disable to modify
 80008c8:	4b20      	ldr	r3, [pc, #128]	@ (800094c <main+0x124>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	681a      	ldr	r2, [r3, #0]
 80008ce:	4b1f      	ldr	r3, [pc, #124]	@ (800094c <main+0x124>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80008d6:	601a      	str	r2, [r3, #0]
  haudio_out_sai.SlotInit.SlotActive = CODEC_AUDIOFRAME_SLOT_02;  // Slots 0&2 for DAC
 80008d8:	4b1c      	ldr	r3, [pc, #112]	@ (800094c <main+0x124>)
 80008da:	2205      	movs	r2, #5
 80008dc:	661a      	str	r2, [r3, #96]	@ 0x60
  HAL_SAI_Init(&haudio_out_sai);            // Reinitialize
 80008de:	481b      	ldr	r0, [pc, #108]	@ (800094c <main+0x124>)
 80008e0:	f00c fec4 	bl	800d66c <HAL_SAI_Init>
  __HAL_SAI_ENABLE(&haudio_out_sai);        // Re-enable
 80008e4:	4b19      	ldr	r3, [pc, #100]	@ (800094c <main+0x124>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	4b18      	ldr	r3, [pc, #96]	@ (800094c <main+0x124>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80008f2:	601a      	str	r2, [r3, #0]

  // Set output volume (0-100)
  BSP_AUDIO_OUT_SetVolume(80);
 80008f4:	2050      	movs	r0, #80	@ 0x50
 80008f6:	f004 fb37 	bl	8004f68 <BSP_AUDIO_OUT_SetVolume>

  // Start playback (starts clock generation)
  if (BSP_AUDIO_OUT_Play((uint16_t*)TxBuffer, AUDIO_BUFFER_SIZE * 2) != AUDIO_OK)
 80008fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80008fe:	4814      	ldr	r0, [pc, #80]	@ (8000950 <main+0x128>)
 8000900:	f004 fb08 	bl	8004f14 <BSP_AUDIO_OUT_Play>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <main+0xe6>
  {
    Error_Handler();
 800090a:	f001 fb15 	bl	8001f38 <Error_Handler>
  }

  // Start recording
  if (BSP_AUDIO_IN_Record((uint16_t*)RxBuffer, AUDIO_BUFFER_SIZE) != AUDIO_OK)
 800090e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000912:	4810      	ldr	r0, [pc, #64]	@ (8000954 <main+0x12c>)
 8000914:	f004 fd32 	bl	800537c <BSP_AUDIO_IN_Record>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <main+0xfa>
  {
    Error_Handler();
 800091e:	f001 fb0b 	bl	8001f38 <Error_Handler>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 8000922:	4b0d      	ldr	r3, [pc, #52]	@ (8000958 <main+0x130>)
 8000924:	1d3c      	adds	r4, r7, #4
 8000926:	461d      	mov	r5, r3
 8000928:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800092a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800092c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000930:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000934:	1d3b      	adds	r3, r7, #4
 8000936:	2100      	movs	r1, #0
 8000938:	4618      	mov	r0, r3
 800093a:	f015 f817 	bl	801596c <osThreadCreate>
 800093e:	4603      	mov	r3, r0
 8000940:	4a06      	ldr	r2, [pc, #24]	@ (800095c <main+0x134>)
 8000942:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000944:	f014 ffef 	bl	8015926 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000948:	bf00      	nop
 800094a:	e7fd      	b.n	8000948 <main+0x120>
 800094c:	2001385c 	.word	0x2001385c
 8000950:	20011000 	.word	0x20011000
 8000954:	20010000 	.word	0x20010000
 8000958:	080188b8 	.word	0x080188b8
 800095c:	20013010 	.word	0x20013010

08000960 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b094      	sub	sp, #80	@ 0x50
 8000964:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000966:	f107 0320 	add.w	r3, r7, #32
 800096a:	2230      	movs	r2, #48	@ 0x30
 800096c:	2100      	movs	r1, #0
 800096e:	4618      	mov	r0, r3
 8000970:	f017 fef4 	bl	801875c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000974:	f107 030c 	add.w	r3, r7, #12
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]
 800097c:	605a      	str	r2, [r3, #4]
 800097e:	609a      	str	r2, [r3, #8]
 8000980:	60da      	str	r2, [r3, #12]
 8000982:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000984:	f00a fe52 	bl	800b62c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000988:	4b2c      	ldr	r3, [pc, #176]	@ (8000a3c <SystemClock_Config+0xdc>)
 800098a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800098c:	4a2b      	ldr	r2, [pc, #172]	@ (8000a3c <SystemClock_Config+0xdc>)
 800098e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000992:	6413      	str	r3, [r2, #64]	@ 0x40
 8000994:	4b29      	ldr	r3, [pc, #164]	@ (8000a3c <SystemClock_Config+0xdc>)
 8000996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000998:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800099c:	60bb      	str	r3, [r7, #8]
 800099e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009a0:	4b27      	ldr	r3, [pc, #156]	@ (8000a40 <SystemClock_Config+0xe0>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a26      	ldr	r2, [pc, #152]	@ (8000a40 <SystemClock_Config+0xe0>)
 80009a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009aa:	6013      	str	r3, [r2, #0]
 80009ac:	4b24      	ldr	r3, [pc, #144]	@ (8000a40 <SystemClock_Config+0xe0>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009b4:	607b      	str	r3, [r7, #4]
 80009b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80009b8:	2309      	movs	r3, #9
 80009ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80009c2:	2301      	movs	r3, #1
 80009c4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009c6:	2302      	movs	r3, #2
 80009c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80009d0:	2319      	movs	r3, #25
 80009d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 80009d4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80009d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009da:	2302      	movs	r3, #2
 80009dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80009de:	2309      	movs	r3, #9
 80009e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e2:	f107 0320 	add.w	r3, r7, #32
 80009e6:	4618      	mov	r0, r3
 80009e8:	f00a ff42 	bl	800b870 <HAL_RCC_OscConfig>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80009f2:	f001 faa1 	bl	8001f38 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80009f6:	f00a fe29 	bl	800b64c <HAL_PWREx_EnableOverDrive>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000a00:	f001 fa9a 	bl	8001f38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a04:	230f      	movs	r3, #15
 8000a06:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a10:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a14:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a1a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000a1c:	f107 030c 	add.w	r3, r7, #12
 8000a20:	2106      	movs	r1, #6
 8000a22:	4618      	mov	r0, r3
 8000a24:	f00b f9c8 	bl	800bdb8 <HAL_RCC_ClockConfig>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000a2e:	f001 fa83 	bl	8001f38 <Error_Handler>
  }
}
 8000a32:	bf00      	nop
 8000a34:	3750      	adds	r7, #80	@ 0x50
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	40023800 	.word	0x40023800
 8000a40:	40007000 	.word	0x40007000

08000a44 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b0a2      	sub	sp, #136	@ 0x88
 8000a48:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a4a:	1d3b      	adds	r3, r7, #4
 8000a4c:	2284      	movs	r2, #132	@ 0x84
 8000a4e:	2100      	movs	r1, #0
 8000a50:	4618      	mov	r0, r3
 8000a52:	f017 fe83 	bl	801875c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 8000a56:	4b13      	ldr	r3, [pc, #76]	@ (8000aa4 <PeriphCommonClock_Config+0x60>)
 8000a58:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000a5a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000a5e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000a60:	2305      	movs	r3, #5
 8000a62:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000a64:	2302      	movs	r3, #2
 8000a66:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000a68:	2303      	movs	r3, #3
 8000a6a:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000a70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a74:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8000a76:	2300      	movs	r3, #0
 8000a78:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8000a7a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000a7e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8000a82:	2300      	movs	r3, #0
 8000a84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f00b fbac 	bl	800c1e8 <HAL_RCCEx_PeriphCLKConfig>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000a96:	f001 fa4f 	bl	8001f38 <Error_Handler>
  }
}
 8000a9a:	bf00      	nop
 8000a9c:	3788      	adds	r7, #136	@ 0x88
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	00b00008 	.word	0x00b00008

08000aa8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000aae:	463b      	mov	r3, r7
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000aba:	4b21      	ldr	r3, [pc, #132]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000abc:	4a21      	ldr	r2, [pc, #132]	@ (8000b44 <MX_ADC3_Init+0x9c>)
 8000abe:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ac0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000ac2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000ac6:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000ac8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ace:	4b1c      	ldr	r3, [pc, #112]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000ad4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000ada:	4b19      	ldr	r3, [pc, #100]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ae2:	4b17      	ldr	r3, [pc, #92]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ae8:	4b15      	ldr	r3, [pc, #84]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000aea:	4a17      	ldr	r2, [pc, #92]	@ (8000b48 <MX_ADC3_Init+0xa0>)
 8000aec:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000aee:	4b14      	ldr	r3, [pc, #80]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000af4:	4b12      	ldr	r3, [pc, #72]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000afa:	4b11      	ldr	r3, [pc, #68]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b02:	4b0f      	ldr	r3, [pc, #60]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000b08:	480d      	ldr	r0, [pc, #52]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000b0a:	f004 fff7 	bl	8005afc <HAL_ADC_Init>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000b14:	f001 fa10 	bl	8001f38 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000b18:	2304      	movs	r3, #4
 8000b1a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b20:	2300      	movs	r3, #0
 8000b22:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b24:	463b      	mov	r3, r7
 8000b26:	4619      	mov	r1, r3
 8000b28:	4805      	ldr	r0, [pc, #20]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000b2a:	f005 f82b 	bl	8005b84 <HAL_ADC_ConfigChannel>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000b34:	f001 fa00 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000b38:	bf00      	nop
 8000b3a:	3710      	adds	r7, #16
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	200126a0 	.word	0x200126a0
 8000b44:	40012200 	.word	0x40012200
 8000b48:	0f000001 	.word	0x0f000001

08000b4c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000b50:	4b0d      	ldr	r3, [pc, #52]	@ (8000b88 <MX_CRC_Init+0x3c>)
 8000b52:	4a0e      	ldr	r2, [pc, #56]	@ (8000b8c <MX_CRC_Init+0x40>)
 8000b54:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000b56:	4b0c      	ldr	r3, [pc, #48]	@ (8000b88 <MX_CRC_Init+0x3c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <MX_CRC_Init+0x3c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000b62:	4b09      	ldr	r3, [pc, #36]	@ (8000b88 <MX_CRC_Init+0x3c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000b68:	4b07      	ldr	r3, [pc, #28]	@ (8000b88 <MX_CRC_Init+0x3c>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000b6e:	4b06      	ldr	r3, [pc, #24]	@ (8000b88 <MX_CRC_Init+0x3c>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000b74:	4804      	ldr	r0, [pc, #16]	@ (8000b88 <MX_CRC_Init+0x3c>)
 8000b76:	f005 fbb3 	bl	80062e0 <HAL_CRC_Init>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000b80:	f001 f9da 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	200126e8 	.word	0x200126e8
 8000b8c:	40023000 	.word	0x40023000

08000b90 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000b94:	4b16      	ldr	r3, [pc, #88]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000b96:	4a17      	ldr	r2, [pc, #92]	@ (8000bf4 <MX_DCMI_Init+0x64>)
 8000b98:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000b9a:	4b15      	ldr	r3, [pc, #84]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000ba0:	4b13      	ldr	r3, [pc, #76]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8000ba6:	4b12      	ldr	r3, [pc, #72]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000bac:	4b10      	ldr	r3, [pc, #64]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000bb8:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8000bca:	4b09      	ldr	r3, [pc, #36]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000bd0:	4b07      	ldr	r3, [pc, #28]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000bd6:	4b06      	ldr	r3, [pc, #24]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000bdc:	4804      	ldr	r0, [pc, #16]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bde:	f005 fc71 	bl	80064c4 <HAL_DCMI_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000be8:	f001 f9a6 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000bec:	bf00      	nop
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	2001270c 	.word	0x2001270c
 8000bf4:	50050000 	.word	0x50050000

08000bf8 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000bfc:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000bfe:	4a16      	ldr	r2, [pc, #88]	@ (8000c58 <MX_DMA2D_Init+0x60>)
 8000c00:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000c02:	4b14      	ldr	r3, [pc, #80]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000c08:	4b12      	ldr	r3, [pc, #72]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000c0e:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000c14:	4b0f      	ldr	r3, [pc, #60]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000c20:	4b0c      	ldr	r3, [pc, #48]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000c26:	4b0b      	ldr	r3, [pc, #44]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000c2c:	4809      	ldr	r0, [pc, #36]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c2e:	f006 f8a5 	bl	8006d7c <HAL_DMA2D_Init>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000c38:	f001 f97e 	bl	8001f38 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	4805      	ldr	r0, [pc, #20]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c40:	f006 fb0a 	bl	8007258 <HAL_DMA2D_ConfigLayer>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000c4a:	f001 f975 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000c4e:	bf00      	nop
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	2001275c 	.word	0x2001275c
 8000c58:	4002b000 	.word	0x4002b000

08000c5c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000c60:	4b1f      	ldr	r3, [pc, #124]	@ (8000ce0 <MX_ETH_Init+0x84>)
 8000c62:	4a20      	ldr	r2, [pc, #128]	@ (8000ce4 <MX_ETH_Init+0x88>)
 8000c64:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000c66:	4b20      	ldr	r3, [pc, #128]	@ (8000ce8 <MX_ETH_Init+0x8c>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000c6c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ce8 <MX_ETH_Init+0x8c>)
 8000c6e:	2280      	movs	r2, #128	@ 0x80
 8000c70:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000c72:	4b1d      	ldr	r3, [pc, #116]	@ (8000ce8 <MX_ETH_Init+0x8c>)
 8000c74:	22e1      	movs	r2, #225	@ 0xe1
 8000c76:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000c78:	4b1b      	ldr	r3, [pc, #108]	@ (8000ce8 <MX_ETH_Init+0x8c>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce8 <MX_ETH_Init+0x8c>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000c84:	4b18      	ldr	r3, [pc, #96]	@ (8000ce8 <MX_ETH_Init+0x8c>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000c8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ce0 <MX_ETH_Init+0x84>)
 8000c8c:	4a16      	ldr	r2, [pc, #88]	@ (8000ce8 <MX_ETH_Init+0x8c>)
 8000c8e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000c90:	4b13      	ldr	r3, [pc, #76]	@ (8000ce0 <MX_ETH_Init+0x84>)
 8000c92:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000c96:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000c98:	4b11      	ldr	r3, [pc, #68]	@ (8000ce0 <MX_ETH_Init+0x84>)
 8000c9a:	4a14      	ldr	r2, [pc, #80]	@ (8000cec <MX_ETH_Init+0x90>)
 8000c9c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000c9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ce0 <MX_ETH_Init+0x84>)
 8000ca0:	4a13      	ldr	r2, [pc, #76]	@ (8000cf0 <MX_ETH_Init+0x94>)
 8000ca2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000ca4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce0 <MX_ETH_Init+0x84>)
 8000ca6:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000caa:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000cac:	480c      	ldr	r0, [pc, #48]	@ (8000ce0 <MX_ETH_Init+0x84>)
 8000cae:	f006 fc01 	bl	80074b4 <HAL_ETH_Init>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000cb8:	f001 f93e 	bl	8001f38 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000cbc:	2238      	movs	r2, #56	@ 0x38
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	480c      	ldr	r0, [pc, #48]	@ (8000cf4 <MX_ETH_Init+0x98>)
 8000cc2:	f017 fd4b 	bl	801875c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf4 <MX_ETH_Init+0x98>)
 8000cc8:	2221      	movs	r2, #33	@ 0x21
 8000cca:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000ccc:	4b09      	ldr	r3, [pc, #36]	@ (8000cf4 <MX_ETH_Init+0x98>)
 8000cce:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000cd2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000cd4:	4b07      	ldr	r3, [pc, #28]	@ (8000cf4 <MX_ETH_Init+0x98>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000cda:	bf00      	nop
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	2001279c 	.word	0x2001279c
 8000ce4:	40028000 	.word	0x40028000
 8000ce8:	2001379c 	.word	0x2001379c
 8000cec:	20012154 	.word	0x20012154
 8000cf0:	200120b4 	.word	0x200120b4
 8000cf4:	20012668 	.word	0x20012668

08000cf8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cfc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000cfe:	4a1c      	ldr	r2, [pc, #112]	@ (8000d70 <MX_I2C1_Init+0x78>)
 8000d00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000d02:	4b1a      	ldr	r3, [pc, #104]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d04:	4a1b      	ldr	r2, [pc, #108]	@ (8000d74 <MX_I2C1_Init+0x7c>)
 8000d06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d08:	4b18      	ldr	r3, [pc, #96]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d0e:	4b17      	ldr	r3, [pc, #92]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d14:	4b15      	ldr	r3, [pc, #84]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d1a:	4b14      	ldr	r3, [pc, #80]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d20:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d26:	4b11      	ldr	r3, [pc, #68]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d32:	480e      	ldr	r0, [pc, #56]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d34:	f009 fb06 	bl	800a344 <HAL_I2C_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d3e:	f001 f8fb 	bl	8001f38 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d42:	2100      	movs	r1, #0
 8000d44:	4809      	ldr	r0, [pc, #36]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d46:	f00a f8c7 	bl	800aed8 <HAL_I2CEx_ConfigAnalogFilter>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d50:	f001 f8f2 	bl	8001f38 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d54:	2100      	movs	r1, #0
 8000d56:	4805      	ldr	r0, [pc, #20]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d58:	f00a f909 	bl	800af6e <HAL_I2CEx_ConfigDigitalFilter>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d62:	f001 f8e9 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	2001284c 	.word	0x2001284c
 8000d70:	40005400 	.word	0x40005400
 8000d74:	00c0eaff 	.word	0x00c0eaff

08000d78 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000d7e:	4a1c      	ldr	r2, [pc, #112]	@ (8000df0 <MX_I2C3_Init+0x78>)
 8000d80:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000d82:	4b1a      	ldr	r3, [pc, #104]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000d84:	4a1b      	ldr	r2, [pc, #108]	@ (8000df4 <MX_I2C3_Init+0x7c>)
 8000d86:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000d88:	4b18      	ldr	r3, [pc, #96]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d8e:	4b17      	ldr	r3, [pc, #92]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000d90:	2201      	movs	r2, #1
 8000d92:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d94:	4b15      	ldr	r3, [pc, #84]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000d9a:	4b14      	ldr	r3, [pc, #80]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000da0:	4b12      	ldr	r3, [pc, #72]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000da6:	4b11      	ldr	r3, [pc, #68]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dac:	4b0f      	ldr	r3, [pc, #60]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000db2:	480e      	ldr	r0, [pc, #56]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000db4:	f009 fac6 	bl	800a344 <HAL_I2C_Init>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000dbe:	f001 f8bb 	bl	8001f38 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	4809      	ldr	r0, [pc, #36]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000dc6:	f00a f887 	bl	800aed8 <HAL_I2CEx_ConfigAnalogFilter>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d001      	beq.n	8000dd4 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000dd0:	f001 f8b2 	bl	8001f38 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4805      	ldr	r0, [pc, #20]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000dd8:	f00a f8c9 	bl	800af6e <HAL_I2CEx_ConfigDigitalFilter>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000de2:	f001 f8a9 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	200128a0 	.word	0x200128a0
 8000df0:	40005c00 	.word	0x40005c00
 8000df4:	00c0eaff 	.word	0x00c0eaff

08000df8 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08e      	sub	sp, #56	@ 0x38
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000dfe:	1d3b      	adds	r3, r7, #4
 8000e00:	2234      	movs	r2, #52	@ 0x34
 8000e02:	2100      	movs	r1, #0
 8000e04:	4618      	mov	r0, r3
 8000e06:	f017 fca9 	bl	801875c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000e0a:	4b3a      	ldr	r3, [pc, #232]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e0c:	4a3a      	ldr	r2, [pc, #232]	@ (8000ef8 <MX_LTDC_Init+0x100>)
 8000e0e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000e10:	4b38      	ldr	r3, [pc, #224]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000e16:	4b37      	ldr	r3, [pc, #220]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000e1c:	4b35      	ldr	r3, [pc, #212]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000e22:	4b34      	ldr	r3, [pc, #208]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000e28:	4b32      	ldr	r3, [pc, #200]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e2a:	2228      	movs	r2, #40	@ 0x28
 8000e2c:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000e2e:	4b31      	ldr	r3, [pc, #196]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e30:	2209      	movs	r2, #9
 8000e32:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000e34:	4b2f      	ldr	r3, [pc, #188]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e36:	2235      	movs	r2, #53	@ 0x35
 8000e38:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000e3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e3c:	220b      	movs	r2, #11
 8000e3e:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000e40:	4b2c      	ldr	r3, [pc, #176]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e42:	f240 2215 	movw	r2, #533	@ 0x215
 8000e46:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000e48:	4b2a      	ldr	r3, [pc, #168]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e4a:	f240 121b 	movw	r2, #283	@ 0x11b
 8000e4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000e50:	4b28      	ldr	r3, [pc, #160]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e52:	f240 2235 	movw	r2, #565	@ 0x235
 8000e56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000e58:	4b26      	ldr	r3, [pc, #152]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e5a:	f240 121d 	movw	r2, #285	@ 0x11d
 8000e5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000e60:	4b24      	ldr	r3, [pc, #144]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000e68:	4b22      	ldr	r3, [pc, #136]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000e70:	4b20      	ldr	r3, [pc, #128]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000e78:	481e      	ldr	r0, [pc, #120]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e7a:	f00a f8c4 	bl	800b006 <HAL_LTDC_Init>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000e84:	f001 f858 	bl	8001f38 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000e8c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000e90:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000e92:	2300      	movs	r3, #0
 8000e94:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000e96:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000e9a:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000ea0:	23ff      	movs	r3, #255	@ 0xff
 8000ea2:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000ea8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000eac:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000eae:	2307      	movs	r3, #7
 8000eb0:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000eb2:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000eb8:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000ebe:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000ec2:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	2200      	movs	r2, #0
 8000eda:	4619      	mov	r1, r3
 8000edc:	4805      	ldr	r0, [pc, #20]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000ede:	f00a f9f1 	bl	800b2c4 <HAL_LTDC_ConfigLayer>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000ee8:	f001 f826 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000eec:	bf00      	nop
 8000eee:	3738      	adds	r7, #56	@ 0x38
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	200128f4 	.word	0x200128f4
 8000ef8:	40016800 	.word	0x40016800

08000efc <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000f00:	4b12      	ldr	r3, [pc, #72]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f02:	4a13      	ldr	r2, [pc, #76]	@ (8000f50 <MX_QUADSPI_Init+0x54>)
 8000f04:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000f06:	4b11      	ldr	r3, [pc, #68]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000f0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f0e:	2204      	movs	r2, #4
 8000f10:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000f12:	4b0e      	ldr	r3, [pc, #56]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f14:	2210      	movs	r2, #16
 8000f16:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000f18:	4b0c      	ldr	r3, [pc, #48]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f1a:	2218      	movs	r2, #24
 8000f1c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f20:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000f24:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000f26:	4b09      	ldr	r3, [pc, #36]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000f2c:	4b07      	ldr	r3, [pc, #28]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000f32:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000f38:	4804      	ldr	r0, [pc, #16]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f3a:	f00a fbd7 	bl	800b6ec <HAL_QSPI_Init>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000f44:	f000 fff8 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000f48:	bf00      	nop
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	2001299c 	.word	0x2001299c
 8000f50:	a0001000 	.word	0xa0001000

08000f54 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b090      	sub	sp, #64	@ 0x40
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000f5a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f5e:	2200      	movs	r2, #0
 8000f60:	601a      	str	r2, [r3, #0]
 8000f62:	605a      	str	r2, [r3, #4]
 8000f64:	609a      	str	r2, [r3, #8]
 8000f66:	60da      	str	r2, [r3, #12]
 8000f68:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000f6e:	463b      	mov	r3, r7
 8000f70:	2228      	movs	r2, #40	@ 0x28
 8000f72:	2100      	movs	r1, #0
 8000f74:	4618      	mov	r0, r3
 8000f76:	f017 fbf1 	bl	801875c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000f7a:	4b46      	ldr	r3, [pc, #280]	@ (8001094 <MX_RTC_Init+0x140>)
 8000f7c:	4a46      	ldr	r2, [pc, #280]	@ (8001098 <MX_RTC_Init+0x144>)
 8000f7e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000f80:	4b44      	ldr	r3, [pc, #272]	@ (8001094 <MX_RTC_Init+0x140>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000f86:	4b43      	ldr	r3, [pc, #268]	@ (8001094 <MX_RTC_Init+0x140>)
 8000f88:	227f      	movs	r2, #127	@ 0x7f
 8000f8a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000f8c:	4b41      	ldr	r3, [pc, #260]	@ (8001094 <MX_RTC_Init+0x140>)
 8000f8e:	22ff      	movs	r2, #255	@ 0xff
 8000f90:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000f92:	4b40      	ldr	r3, [pc, #256]	@ (8001094 <MX_RTC_Init+0x140>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000f98:	4b3e      	ldr	r3, [pc, #248]	@ (8001094 <MX_RTC_Init+0x140>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000f9e:	4b3d      	ldr	r3, [pc, #244]	@ (8001094 <MX_RTC_Init+0x140>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000fa4:	483b      	ldr	r0, [pc, #236]	@ (8001094 <MX_RTC_Init+0x140>)
 8000fa6:	f00b ff5b 	bl	800ce60 <HAL_RTC_Init>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000fb0:	f000 ffc2 	bl	8001f38 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000fce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	482f      	ldr	r0, [pc, #188]	@ (8001094 <MX_RTC_Init+0x140>)
 8000fd8:	f00b ffc4 	bl	800cf64 <HAL_RTC_SetTime>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000fe2:	f000 ffa9 	bl	8001f38 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000fec:	2301      	movs	r3, #1
 8000fee:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000ffe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001002:	2201      	movs	r2, #1
 8001004:	4619      	mov	r1, r3
 8001006:	4823      	ldr	r0, [pc, #140]	@ (8001094 <MX_RTC_Init+0x140>)
 8001008:	f00c f846 	bl	800d098 <HAL_RTC_SetDate>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001012:	f000 ff91 	bl	8001f38 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001016:	2300      	movs	r3, #0
 8001018:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800101a:	2300      	movs	r3, #0
 800101c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 800101e:	2300      	movs	r3, #0
 8001020:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001022:	2300      	movs	r3, #0
 8001024:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001026:	2300      	movs	r3, #0
 8001028:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001032:	2300      	movs	r3, #0
 8001034:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001036:	2300      	movs	r3, #0
 8001038:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800103a:	2301      	movs	r3, #1
 800103c:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001040:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001044:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001046:	463b      	mov	r3, r7
 8001048:	2201      	movs	r2, #1
 800104a:	4619      	mov	r1, r3
 800104c:	4811      	ldr	r0, [pc, #68]	@ (8001094 <MX_RTC_Init+0x140>)
 800104e:	f00c f8a7 	bl	800d1a0 <HAL_RTC_SetAlarm>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001058:	f000 ff6e 	bl	8001f38 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 800105c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001060:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001062:	463b      	mov	r3, r7
 8001064:	2201      	movs	r2, #1
 8001066:	4619      	mov	r1, r3
 8001068:	480a      	ldr	r0, [pc, #40]	@ (8001094 <MX_RTC_Init+0x140>)
 800106a:	f00c f899 	bl	800d1a0 <HAL_RTC_SetAlarm>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8001074:	f000 ff60 	bl	8001f38 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8001078:	2202      	movs	r2, #2
 800107a:	2100      	movs	r1, #0
 800107c:	4805      	ldr	r0, [pc, #20]	@ (8001094 <MX_RTC_Init+0x140>)
 800107e:	f00c fa59 	bl	800d534 <HAL_RTCEx_SetTimeStamp>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8001088:	f000 ff56 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800108c:	bf00      	nop
 800108e:	3740      	adds	r7, #64	@ 0x40
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	200129e8 	.word	0x200129e8
 8001098:	40002800 	.word	0x40002800

0800109c <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 80010a0:	4b2a      	ldr	r3, [pc, #168]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010a2:	4a2b      	ldr	r2, [pc, #172]	@ (8001150 <MX_SAI2_Init+0xb4>)
 80010a4:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80010a6:	4b29      	ldr	r3, [pc, #164]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 80010ac:	4b27      	ldr	r3, [pc, #156]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80010b2:	4b26      	ldr	r3, [pc, #152]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80010b8:	4b24      	ldr	r3, [pc, #144]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80010be:	4b23      	ldr	r3, [pc, #140]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 80010c4:	4b21      	ldr	r3, [pc, #132]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010c6:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80010ca:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80010cc:	4b1f      	ldr	r3, [pc, #124]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 80010d2:	4b1e      	ldr	r3, [pc, #120]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 80010d8:	4b1c      	ldr	r3, [pc, #112]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010da:	2200      	movs	r2, #0
 80010dc:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80010de:	4b1b      	ldr	r3, [pc, #108]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 80010e4:	2302      	movs	r3, #2
 80010e6:	2200      	movs	r2, #0
 80010e8:	2100      	movs	r1, #0
 80010ea:	4818      	ldr	r0, [pc, #96]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010ec:	f00c fa8a 	bl	800d604 <HAL_SAI_InitProtocol>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 80010f6:	f000 ff1f 	bl	8001f38 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 80010fa:	4b16      	ldr	r3, [pc, #88]	@ (8001154 <MX_SAI2_Init+0xb8>)
 80010fc:	4a16      	ldr	r2, [pc, #88]	@ (8001158 <MX_SAI2_Init+0xbc>)
 80010fe:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8001100:	4b14      	ldr	r3, [pc, #80]	@ (8001154 <MX_SAI2_Init+0xb8>)
 8001102:	2203      	movs	r2, #3
 8001104:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8001106:	4b13      	ldr	r3, [pc, #76]	@ (8001154 <MX_SAI2_Init+0xb8>)
 8001108:	2201      	movs	r2, #1
 800110a:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800110c:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <MX_SAI2_Init+0xb8>)
 800110e:	2200      	movs	r2, #0
 8001110:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001112:	4b10      	ldr	r3, [pc, #64]	@ (8001154 <MX_SAI2_Init+0xb8>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001118:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <MX_SAI2_Init+0xb8>)
 800111a:	2200      	movs	r2, #0
 800111c:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 800111e:	4b0d      	ldr	r3, [pc, #52]	@ (8001154 <MX_SAI2_Init+0xb8>)
 8001120:	2200      	movs	r2, #0
 8001122:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001124:	4b0b      	ldr	r3, [pc, #44]	@ (8001154 <MX_SAI2_Init+0xb8>)
 8001126:	2200      	movs	r2, #0
 8001128:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800112a:	4b0a      	ldr	r3, [pc, #40]	@ (8001154 <MX_SAI2_Init+0xb8>)
 800112c:	2200      	movs	r2, #0
 800112e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001130:	2302      	movs	r3, #2
 8001132:	2200      	movs	r2, #0
 8001134:	2100      	movs	r1, #0
 8001136:	4807      	ldr	r0, [pc, #28]	@ (8001154 <MX_SAI2_Init+0xb8>)
 8001138:	f00c fa64 	bl	800d604 <HAL_SAI_InitProtocol>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8001142:	f000 fef9 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8001146:	bf00      	nop
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20012a08 	.word	0x20012a08
 8001150:	40015c04 	.word	0x40015c04
 8001154:	20012a8c 	.word	0x20012a8c
 8001158:	40015c24 	.word	0x40015c24

0800115c <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001160:	4b0c      	ldr	r3, [pc, #48]	@ (8001194 <MX_SDMMC1_SD_Init+0x38>)
 8001162:	4a0d      	ldr	r2, [pc, #52]	@ (8001198 <MX_SDMMC1_SD_Init+0x3c>)
 8001164:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001166:	4b0b      	ldr	r3, [pc, #44]	@ (8001194 <MX_SDMMC1_SD_Init+0x38>)
 8001168:	2200      	movs	r2, #0
 800116a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 800116c:	4b09      	ldr	r3, [pc, #36]	@ (8001194 <MX_SDMMC1_SD_Init+0x38>)
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001172:	4b08      	ldr	r3, [pc, #32]	@ (8001194 <MX_SDMMC1_SD_Init+0x38>)
 8001174:	2200      	movs	r2, #0
 8001176:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8001178:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <MX_SDMMC1_SD_Init+0x38>)
 800117a:	2200      	movs	r2, #0
 800117c:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800117e:	4b05      	ldr	r3, [pc, #20]	@ (8001194 <MX_SDMMC1_SD_Init+0x38>)
 8001180:	2200      	movs	r2, #0
 8001182:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8001184:	4b03      	ldr	r3, [pc, #12]	@ (8001194 <MX_SDMMC1_SD_Init+0x38>)
 8001186:	2200      	movs	r2, #0
 8001188:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800118a:	bf00      	nop
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	20012bd0 	.word	0x20012bd0
 8001198:	40012c00 	.word	0x40012c00

0800119c <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 80011a0:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011a2:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80011a6:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 80011a8:	4b13      	ldr	r3, [pc, #76]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 80011ae:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 80011b4:	4b10      	ldr	r3, [pc, #64]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 80011ba:	4b0f      	ldr	r3, [pc, #60]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 80011c0:	4b0d      	ldr	r3, [pc, #52]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 80011c6:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 80011cc:	4b0a      	ldr	r3, [pc, #40]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 80011d2:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 80011d8:	4b07      	ldr	r3, [pc, #28]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011da:	2200      	movs	r2, #0
 80011dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 80011de:	4b06      	ldr	r3, [pc, #24]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 80011e4:	4804      	ldr	r0, [pc, #16]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011e6:	f00e f8b7 	bl	800f358 <HAL_SPDIFRX_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 80011f0:	f000 fea2 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20012c54 	.word	0x20012c54

080011fc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001200:	4b1b      	ldr	r3, [pc, #108]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001202:	4a1c      	ldr	r2, [pc, #112]	@ (8001274 <MX_SPI2_Init+0x78>)
 8001204:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001206:	4b1a      	ldr	r3, [pc, #104]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001208:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800120c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800120e:	4b18      	ldr	r3, [pc, #96]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001214:	4b16      	ldr	r3, [pc, #88]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001216:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800121a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800121c:	4b14      	ldr	r3, [pc, #80]	@ (8001270 <MX_SPI2_Init+0x74>)
 800121e:	2200      	movs	r2, #0
 8001220:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001222:	4b13      	ldr	r3, [pc, #76]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001224:	2200      	movs	r2, #0
 8001226:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001228:	4b11      	ldr	r3, [pc, #68]	@ (8001270 <MX_SPI2_Init+0x74>)
 800122a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800122e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001230:	4b0f      	ldr	r3, [pc, #60]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001232:	2200      	movs	r2, #0
 8001234:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001236:	4b0e      	ldr	r3, [pc, #56]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001238:	2200      	movs	r2, #0
 800123a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800123c:	4b0c      	ldr	r3, [pc, #48]	@ (8001270 <MX_SPI2_Init+0x74>)
 800123e:	2200      	movs	r2, #0
 8001240:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001242:	4b0b      	ldr	r3, [pc, #44]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001244:	2200      	movs	r2, #0
 8001246:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001248:	4b09      	ldr	r3, [pc, #36]	@ (8001270 <MX_SPI2_Init+0x74>)
 800124a:	2207      	movs	r2, #7
 800124c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800124e:	4b08      	ldr	r3, [pc, #32]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001250:	2200      	movs	r2, #0
 8001252:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001254:	4b06      	ldr	r3, [pc, #24]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001256:	2208      	movs	r2, #8
 8001258:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800125a:	4805      	ldr	r0, [pc, #20]	@ (8001270 <MX_SPI2_Init+0x74>)
 800125c:	f00e f8d8 	bl	800f410 <HAL_SPI_Init>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001266:	f000 fe67 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20012ca0 	.word	0x20012ca0
 8001274:	40003800 	.word	0x40003800

08001278 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b09a      	sub	sp, #104	@ 0x68
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800127e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	605a      	str	r2, [r3, #4]
 8001288:	609a      	str	r2, [r3, #8]
 800128a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800128c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001298:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	605a      	str	r2, [r3, #4]
 80012a2:	609a      	str	r2, [r3, #8]
 80012a4:	60da      	str	r2, [r3, #12]
 80012a6:	611a      	str	r2, [r3, #16]
 80012a8:	615a      	str	r2, [r3, #20]
 80012aa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012ac:	1d3b      	adds	r3, r7, #4
 80012ae:	222c      	movs	r2, #44	@ 0x2c
 80012b0:	2100      	movs	r1, #0
 80012b2:	4618      	mov	r0, r3
 80012b4:	f017 fa52 	bl	801875c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012b8:	4b43      	ldr	r3, [pc, #268]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012ba:	4a44      	ldr	r2, [pc, #272]	@ (80013cc <MX_TIM1_Init+0x154>)
 80012bc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80012be:	4b42      	ldr	r3, [pc, #264]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012c4:	4b40      	ldr	r3, [pc, #256]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80012ca:	4b3f      	ldr	r3, [pc, #252]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012d0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012d2:	4b3d      	ldr	r3, [pc, #244]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012d8:	4b3b      	ldr	r3, [pc, #236]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012da:	2200      	movs	r2, #0
 80012dc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012de:	4b3a      	ldr	r3, [pc, #232]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012e4:	4838      	ldr	r0, [pc, #224]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012e6:	f00e f93e 	bl	800f566 <HAL_TIM_Base_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80012f0:	f000 fe22 	bl	8001f38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012fa:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80012fe:	4619      	mov	r1, r3
 8001300:	4831      	ldr	r0, [pc, #196]	@ (80013c8 <MX_TIM1_Init+0x150>)
 8001302:	f00e fc71 	bl	800fbe8 <HAL_TIM_ConfigClockSource>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800130c:	f000 fe14 	bl	8001f38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001310:	482d      	ldr	r0, [pc, #180]	@ (80013c8 <MX_TIM1_Init+0x150>)
 8001312:	f00e f9f7 	bl	800f704 <HAL_TIM_PWM_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800131c:	f000 fe0c 	bl	8001f38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001320:	2300      	movs	r3, #0
 8001322:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001324:	2300      	movs	r3, #0
 8001326:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001328:	2300      	movs	r3, #0
 800132a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800132c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001330:	4619      	mov	r1, r3
 8001332:	4825      	ldr	r0, [pc, #148]	@ (80013c8 <MX_TIM1_Init+0x150>)
 8001334:	f00f f8e8 	bl	8010508 <HAL_TIMEx_MasterConfigSynchronization>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800133e:	f000 fdfb 	bl	8001f38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001342:	2360      	movs	r3, #96	@ 0x60
 8001344:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800134a:	2300      	movs	r3, #0
 800134c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800134e:	2300      	movs	r3, #0
 8001350:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001352:	2300      	movs	r3, #0
 8001354:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001356:	2300      	movs	r3, #0
 8001358:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800135a:	2300      	movs	r3, #0
 800135c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800135e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001362:	2200      	movs	r2, #0
 8001364:	4619      	mov	r1, r3
 8001366:	4818      	ldr	r0, [pc, #96]	@ (80013c8 <MX_TIM1_Init+0x150>)
 8001368:	f00e fb2a 	bl	800f9c0 <HAL_TIM_PWM_ConfigChannel>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001372:	f000 fde1 	bl	8001f38 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001376:	2300      	movs	r3, #0
 8001378:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800137e:	2300      	movs	r3, #0
 8001380:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001382:	2300      	movs	r3, #0
 8001384:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001386:	2300      	movs	r3, #0
 8001388:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800138a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800138e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001390:	2300      	movs	r3, #0
 8001392:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001394:	2300      	movs	r3, #0
 8001396:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001398:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800139c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013a2:	2300      	movs	r3, #0
 80013a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	4619      	mov	r1, r3
 80013aa:	4807      	ldr	r0, [pc, #28]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80013ac:	f00f f93a 	bl	8010624 <HAL_TIMEx_ConfigBreakDeadTime>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80013b6:	f000 fdbf 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013ba:	4803      	ldr	r0, [pc, #12]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80013bc:	f001 fc00 	bl	8002bc0 <HAL_TIM_MspPostInit>

}
 80013c0:	bf00      	nop
 80013c2:	3768      	adds	r7, #104	@ 0x68
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20012d04 	.word	0x20012d04
 80013cc:	40010000 	.word	0x40010000

080013d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08e      	sub	sp, #56	@ 0x38
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	609a      	str	r2, [r3, #8]
 80013e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e4:	f107 031c 	add.w	r3, r7, #28
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013f0:	463b      	mov	r3, r7
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
 80013fa:	60da      	str	r2, [r3, #12]
 80013fc:	611a      	str	r2, [r3, #16]
 80013fe:	615a      	str	r2, [r3, #20]
 8001400:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001402:	4b2d      	ldr	r3, [pc, #180]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001404:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001408:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800140a:	4b2b      	ldr	r3, [pc, #172]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 800140c:	2200      	movs	r2, #0
 800140e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001410:	4b29      	ldr	r3, [pc, #164]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001412:	2200      	movs	r2, #0
 8001414:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001416:	4b28      	ldr	r3, [pc, #160]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001418:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800141c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800141e:	4b26      	ldr	r3, [pc, #152]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001420:	2200      	movs	r2, #0
 8001422:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001424:	4b24      	ldr	r3, [pc, #144]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001426:	2200      	movs	r2, #0
 8001428:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800142a:	4823      	ldr	r0, [pc, #140]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 800142c:	f00e f89b 	bl	800f566 <HAL_TIM_Base_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001436:	f000 fd7f 	bl	8001f38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800143a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800143e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001440:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001444:	4619      	mov	r1, r3
 8001446:	481c      	ldr	r0, [pc, #112]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001448:	f00e fbce 	bl	800fbe8 <HAL_TIM_ConfigClockSource>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001452:	f000 fd71 	bl	8001f38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001456:	4818      	ldr	r0, [pc, #96]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001458:	f00e f954 	bl	800f704 <HAL_TIM_PWM_Init>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001462:	f000 fd69 	bl	8001f38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800146a:	2300      	movs	r3, #0
 800146c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800146e:	f107 031c 	add.w	r3, r7, #28
 8001472:	4619      	mov	r1, r3
 8001474:	4810      	ldr	r0, [pc, #64]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001476:	f00f f847 	bl	8010508 <HAL_TIMEx_MasterConfigSynchronization>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001480:	f000 fd5a 	bl	8001f38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001484:	2360      	movs	r3, #96	@ 0x60
 8001486:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001488:	2300      	movs	r3, #0
 800148a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800148c:	2300      	movs	r3, #0
 800148e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001490:	2300      	movs	r3, #0
 8001492:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001494:	463b      	mov	r3, r7
 8001496:	2200      	movs	r2, #0
 8001498:	4619      	mov	r1, r3
 800149a:	4807      	ldr	r0, [pc, #28]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 800149c:	f00e fa90 	bl	800f9c0 <HAL_TIM_PWM_ConfigChannel>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80014a6:	f000 fd47 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80014aa:	4803      	ldr	r0, [pc, #12]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 80014ac:	f001 fb88 	bl	8002bc0 <HAL_TIM_MspPostInit>

}
 80014b0:	bf00      	nop
 80014b2:	3738      	adds	r7, #56	@ 0x38
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20012d50 	.word	0x20012d50

080014bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08e      	sub	sp, #56	@ 0x38
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d0:	f107 031c 	add.w	r3, r7, #28
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014dc:	463b      	mov	r3, r7
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]
 80014ea:	615a      	str	r2, [r3, #20]
 80014ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014ee:	4b2d      	ldr	r3, [pc, #180]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 80014f0:	4a2d      	ldr	r2, [pc, #180]	@ (80015a8 <MX_TIM3_Init+0xec>)
 80014f2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80014f4:	4b2b      	ldr	r3, [pc, #172]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014fa:	4b2a      	ldr	r3, [pc, #168]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001500:	4b28      	ldr	r3, [pc, #160]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001502:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001506:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001508:	4b26      	ldr	r3, [pc, #152]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 800150a:	2200      	movs	r2, #0
 800150c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800150e:	4b25      	ldr	r3, [pc, #148]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001510:	2200      	movs	r2, #0
 8001512:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001514:	4823      	ldr	r0, [pc, #140]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001516:	f00e f826 	bl	800f566 <HAL_TIM_Base_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001520:	f000 fd0a 	bl	8001f38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001524:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001528:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800152a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800152e:	4619      	mov	r1, r3
 8001530:	481c      	ldr	r0, [pc, #112]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001532:	f00e fb59 	bl	800fbe8 <HAL_TIM_ConfigClockSource>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800153c:	f000 fcfc 	bl	8001f38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001540:	4818      	ldr	r0, [pc, #96]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001542:	f00e f8df 	bl	800f704 <HAL_TIM_PWM_Init>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800154c:	f000 fcf4 	bl	8001f38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001550:	2300      	movs	r3, #0
 8001552:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001554:	2300      	movs	r3, #0
 8001556:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001558:	f107 031c 	add.w	r3, r7, #28
 800155c:	4619      	mov	r1, r3
 800155e:	4811      	ldr	r0, [pc, #68]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001560:	f00e ffd2 	bl	8010508 <HAL_TIMEx_MasterConfigSynchronization>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800156a:	f000 fce5 	bl	8001f38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800156e:	2360      	movs	r3, #96	@ 0x60
 8001570:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001576:	2300      	movs	r3, #0
 8001578:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800157a:	2300      	movs	r3, #0
 800157c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800157e:	463b      	mov	r3, r7
 8001580:	2200      	movs	r2, #0
 8001582:	4619      	mov	r1, r3
 8001584:	4807      	ldr	r0, [pc, #28]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001586:	f00e fa1b 	bl	800f9c0 <HAL_TIM_PWM_ConfigChannel>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001590:	f000 fcd2 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001594:	4803      	ldr	r0, [pc, #12]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001596:	f001 fb13 	bl	8002bc0 <HAL_TIM_MspPostInit>

}
 800159a:	bf00      	nop
 800159c:	3738      	adds	r7, #56	@ 0x38
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20012d9c 	.word	0x20012d9c
 80015a8:	40000400 	.word	0x40000400

080015ac <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b08e      	sub	sp, #56	@ 0x38
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	609a      	str	r2, [r3, #8]
 80015be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c0:	f107 031c 	add.w	r3, r7, #28
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015cc:	463b      	mov	r3, r7
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]
 80015d4:	609a      	str	r2, [r3, #8]
 80015d6:	60da      	str	r2, [r3, #12]
 80015d8:	611a      	str	r2, [r3, #16]
 80015da:	615a      	str	r2, [r3, #20]
 80015dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80015de:	4b2d      	ldr	r3, [pc, #180]	@ (8001694 <MX_TIM5_Init+0xe8>)
 80015e0:	4a2d      	ldr	r2, [pc, #180]	@ (8001698 <MX_TIM5_Init+0xec>)
 80015e2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80015e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001694 <MX_TIM5_Init+0xe8>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001694 <MX_TIM5_Init+0xe8>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80015f0:	4b28      	ldr	r3, [pc, #160]	@ (8001694 <MX_TIM5_Init+0xe8>)
 80015f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015f6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f8:	4b26      	ldr	r3, [pc, #152]	@ (8001694 <MX_TIM5_Init+0xe8>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015fe:	4b25      	ldr	r3, [pc, #148]	@ (8001694 <MX_TIM5_Init+0xe8>)
 8001600:	2200      	movs	r2, #0
 8001602:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001604:	4823      	ldr	r0, [pc, #140]	@ (8001694 <MX_TIM5_Init+0xe8>)
 8001606:	f00d ffae 	bl	800f566 <HAL_TIM_Base_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001610:	f000 fc92 	bl	8001f38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001614:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001618:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800161a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800161e:	4619      	mov	r1, r3
 8001620:	481c      	ldr	r0, [pc, #112]	@ (8001694 <MX_TIM5_Init+0xe8>)
 8001622:	f00e fae1 	bl	800fbe8 <HAL_TIM_ConfigClockSource>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 800162c:	f000 fc84 	bl	8001f38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001630:	4818      	ldr	r0, [pc, #96]	@ (8001694 <MX_TIM5_Init+0xe8>)
 8001632:	f00e f867 	bl	800f704 <HAL_TIM_PWM_Init>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 800163c:	f000 fc7c 	bl	8001f38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001640:	2300      	movs	r3, #0
 8001642:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001644:	2300      	movs	r3, #0
 8001646:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001648:	f107 031c 	add.w	r3, r7, #28
 800164c:	4619      	mov	r1, r3
 800164e:	4811      	ldr	r0, [pc, #68]	@ (8001694 <MX_TIM5_Init+0xe8>)
 8001650:	f00e ff5a 	bl	8010508 <HAL_TIMEx_MasterConfigSynchronization>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800165a:	f000 fc6d 	bl	8001f38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800165e:	2360      	movs	r3, #96	@ 0x60
 8001660:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001666:	2300      	movs	r3, #0
 8001668:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800166a:	2300      	movs	r3, #0
 800166c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800166e:	463b      	mov	r3, r7
 8001670:	220c      	movs	r2, #12
 8001672:	4619      	mov	r1, r3
 8001674:	4807      	ldr	r0, [pc, #28]	@ (8001694 <MX_TIM5_Init+0xe8>)
 8001676:	f00e f9a3 	bl	800f9c0 <HAL_TIM_PWM_ConfigChannel>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001680:	f000 fc5a 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001684:	4803      	ldr	r0, [pc, #12]	@ (8001694 <MX_TIM5_Init+0xe8>)
 8001686:	f001 fa9b 	bl	8002bc0 <HAL_TIM_MspPostInit>

}
 800168a:	bf00      	nop
 800168c:	3738      	adds	r7, #56	@ 0x38
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20012de8 	.word	0x20012de8
 8001698:	40000c00 	.word	0x40000c00

0800169c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b088      	sub	sp, #32
 80016a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016a2:	f107 0310 	add.w	r3, r7, #16
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	605a      	str	r2, [r3, #4]
 80016ac:	609a      	str	r2, [r3, #8]
 80016ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b0:	1d3b      	adds	r3, r7, #4
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80016ba:	4b20      	ldr	r3, [pc, #128]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016bc:	4a20      	ldr	r2, [pc, #128]	@ (8001740 <MX_TIM8_Init+0xa4>)
 80016be:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80016c0:	4b1e      	ldr	r3, [pc, #120]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c6:	4b1d      	ldr	r3, [pc, #116]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80016cc:	4b1b      	ldr	r3, [pc, #108]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016d2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016d4:	4b19      	ldr	r3, [pc, #100]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80016da:	4b18      	ldr	r3, [pc, #96]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016dc:	2200      	movs	r2, #0
 80016de:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e0:	4b16      	ldr	r3, [pc, #88]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80016e6:	4815      	ldr	r0, [pc, #84]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016e8:	f00d ff3d 	bl	800f566 <HAL_TIM_Base_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80016f2:	f000 fc21 	bl	8001f38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80016fc:	f107 0310 	add.w	r3, r7, #16
 8001700:	4619      	mov	r1, r3
 8001702:	480e      	ldr	r0, [pc, #56]	@ (800173c <MX_TIM8_Init+0xa0>)
 8001704:	f00e fa70 	bl	800fbe8 <HAL_TIM_ConfigClockSource>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800170e:	f000 fc13 	bl	8001f38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001712:	2300      	movs	r3, #0
 8001714:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001716:	2300      	movs	r3, #0
 8001718:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800171a:	2300      	movs	r3, #0
 800171c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800171e:	1d3b      	adds	r3, r7, #4
 8001720:	4619      	mov	r1, r3
 8001722:	4806      	ldr	r0, [pc, #24]	@ (800173c <MX_TIM8_Init+0xa0>)
 8001724:	f00e fef0 	bl	8010508 <HAL_TIMEx_MasterConfigSynchronization>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800172e:	f000 fc03 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001732:	bf00      	nop
 8001734:	3720      	adds	r7, #32
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20012e34 	.word	0x20012e34
 8001740:	40010400 	.word	0x40010400

08001744 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b088      	sub	sp, #32
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800174a:	1d3b      	adds	r3, r7, #4
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	611a      	str	r2, [r3, #16]
 8001758:	615a      	str	r2, [r3, #20]
 800175a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800175c:	4b1a      	ldr	r3, [pc, #104]	@ (80017c8 <MX_TIM12_Init+0x84>)
 800175e:	4a1b      	ldr	r2, [pc, #108]	@ (80017cc <MX_TIM12_Init+0x88>)
 8001760:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001762:	4b19      	ldr	r3, [pc, #100]	@ (80017c8 <MX_TIM12_Init+0x84>)
 8001764:	2200      	movs	r2, #0
 8001766:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001768:	4b17      	ldr	r3, [pc, #92]	@ (80017c8 <MX_TIM12_Init+0x84>)
 800176a:	2200      	movs	r2, #0
 800176c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800176e:	4b16      	ldr	r3, [pc, #88]	@ (80017c8 <MX_TIM12_Init+0x84>)
 8001770:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001774:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001776:	4b14      	ldr	r3, [pc, #80]	@ (80017c8 <MX_TIM12_Init+0x84>)
 8001778:	2200      	movs	r2, #0
 800177a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800177c:	4b12      	ldr	r3, [pc, #72]	@ (80017c8 <MX_TIM12_Init+0x84>)
 800177e:	2200      	movs	r2, #0
 8001780:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001782:	4811      	ldr	r0, [pc, #68]	@ (80017c8 <MX_TIM12_Init+0x84>)
 8001784:	f00d ffbe 	bl	800f704 <HAL_TIM_PWM_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800178e:	f000 fbd3 	bl	8001f38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001792:	2360      	movs	r3, #96	@ 0x60
 8001794:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001796:	2300      	movs	r3, #0
 8001798:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017a2:	1d3b      	adds	r3, r7, #4
 80017a4:	2200      	movs	r2, #0
 80017a6:	4619      	mov	r1, r3
 80017a8:	4807      	ldr	r0, [pc, #28]	@ (80017c8 <MX_TIM12_Init+0x84>)
 80017aa:	f00e f909 	bl	800f9c0 <HAL_TIM_PWM_ConfigChannel>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80017b4:	f000 fbc0 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80017b8:	4803      	ldr	r0, [pc, #12]	@ (80017c8 <MX_TIM12_Init+0x84>)
 80017ba:	f001 fa01 	bl	8002bc0 <HAL_TIM_MspPostInit>

}
 80017be:	bf00      	nop
 80017c0:	3720      	adds	r7, #32
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20012e80 	.word	0x20012e80
 80017cc:	40001800 	.word	0x40001800

080017d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017d4:	4b14      	ldr	r3, [pc, #80]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 80017d6:	4a15      	ldr	r2, [pc, #84]	@ (800182c <MX_USART1_UART_Init+0x5c>)
 80017d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017da:	4b13      	ldr	r3, [pc, #76]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 80017dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017e2:	4b11      	ldr	r3, [pc, #68]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 80017f6:	220c      	movs	r2, #12
 80017f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001800:	4b09      	ldr	r3, [pc, #36]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 8001802:	2200      	movs	r2, #0
 8001804:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001806:	4b08      	ldr	r3, [pc, #32]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 8001808:	2200      	movs	r2, #0
 800180a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800180c:	4b06      	ldr	r3, [pc, #24]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 800180e:	2200      	movs	r2, #0
 8001810:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001812:	4805      	ldr	r0, [pc, #20]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 8001814:	f00e ffa2 	bl	801075c <HAL_UART_Init>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800181e:	f000 fb8b 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20012ecc 	.word	0x20012ecc
 800182c:	40011000 	.word	0x40011000

08001830 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001834:	4b14      	ldr	r3, [pc, #80]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 8001836:	4a15      	ldr	r2, [pc, #84]	@ (800188c <MX_USART6_UART_Init+0x5c>)
 8001838:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800183a:	4b13      	ldr	r3, [pc, #76]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 800183c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001840:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001842:	4b11      	ldr	r3, [pc, #68]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 8001844:	2200      	movs	r2, #0
 8001846:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001848:	4b0f      	ldr	r3, [pc, #60]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 800184a:	2200      	movs	r2, #0
 800184c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800184e:	4b0e      	ldr	r3, [pc, #56]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 8001850:	2200      	movs	r2, #0
 8001852:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001854:	4b0c      	ldr	r3, [pc, #48]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 8001856:	220c      	movs	r2, #12
 8001858:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800185a:	4b0b      	ldr	r3, [pc, #44]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 800185c:	2200      	movs	r2, #0
 800185e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001860:	4b09      	ldr	r3, [pc, #36]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 8001862:	2200      	movs	r2, #0
 8001864:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001866:	4b08      	ldr	r3, [pc, #32]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 8001868:	2200      	movs	r2, #0
 800186a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800186c:	4b06      	ldr	r3, [pc, #24]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 800186e:	2200      	movs	r2, #0
 8001870:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001872:	4805      	ldr	r0, [pc, #20]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 8001874:	f00e ff72 	bl	801075c <HAL_UART_Init>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800187e:	f000 fb5b 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	20012f54 	.word	0x20012f54
 800188c:	40011400 	.word	0x40011400

08001890 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001896:	4b10      	ldr	r3, [pc, #64]	@ (80018d8 <MX_DMA_Init+0x48>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	4a0f      	ldr	r2, [pc, #60]	@ (80018d8 <MX_DMA_Init+0x48>)
 800189c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a2:	4b0d      	ldr	r3, [pc, #52]	@ (80018d8 <MX_DMA_Init+0x48>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018aa:	607b      	str	r3, [r7, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2105      	movs	r1, #5
 80018b2:	203c      	movs	r0, #60	@ 0x3c
 80018b4:	f004 fc72 	bl	800619c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80018b8:	203c      	movs	r0, #60	@ 0x3c
 80018ba:	f004 fc8b 	bl	80061d4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80018be:	2200      	movs	r2, #0
 80018c0:	2105      	movs	r1, #5
 80018c2:	2045      	movs	r0, #69	@ 0x45
 80018c4:	f004 fc6a 	bl	800619c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80018c8:	2045      	movs	r0, #69	@ 0x45
 80018ca:	f004 fc83 	bl	80061d4 <HAL_NVIC_EnableIRQ>

}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40023800 	.word	0x40023800

080018dc <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b088      	sub	sp, #32
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80018e2:	1d3b      	adds	r3, r7, #4
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
 80018f0:	615a      	str	r2, [r3, #20]
 80018f2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80018f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001974 <MX_FMC_Init+0x98>)
 80018f6:	4a20      	ldr	r2, [pc, #128]	@ (8001978 <MX_FMC_Init+0x9c>)
 80018f8:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80018fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001974 <MX_FMC_Init+0x98>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001900:	4b1c      	ldr	r3, [pc, #112]	@ (8001974 <MX_FMC_Init+0x98>)
 8001902:	2200      	movs	r2, #0
 8001904:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001906:	4b1b      	ldr	r3, [pc, #108]	@ (8001974 <MX_FMC_Init+0x98>)
 8001908:	2204      	movs	r2, #4
 800190a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800190c:	4b19      	ldr	r3, [pc, #100]	@ (8001974 <MX_FMC_Init+0x98>)
 800190e:	2210      	movs	r2, #16
 8001910:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001912:	4b18      	ldr	r3, [pc, #96]	@ (8001974 <MX_FMC_Init+0x98>)
 8001914:	2240      	movs	r2, #64	@ 0x40
 8001916:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001918:	4b16      	ldr	r3, [pc, #88]	@ (8001974 <MX_FMC_Init+0x98>)
 800191a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800191e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001920:	4b14      	ldr	r3, [pc, #80]	@ (8001974 <MX_FMC_Init+0x98>)
 8001922:	2200      	movs	r2, #0
 8001924:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001926:	4b13      	ldr	r3, [pc, #76]	@ (8001974 <MX_FMC_Init+0x98>)
 8001928:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800192c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800192e:	4b11      	ldr	r3, [pc, #68]	@ (8001974 <MX_FMC_Init+0x98>)
 8001930:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001934:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001936:	4b0f      	ldr	r3, [pc, #60]	@ (8001974 <MX_FMC_Init+0x98>)
 8001938:	2200      	movs	r2, #0
 800193a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800193c:	2302      	movs	r3, #2
 800193e:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001940:	2307      	movs	r3, #7
 8001942:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001944:	2304      	movs	r3, #4
 8001946:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001948:	2307      	movs	r3, #7
 800194a:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800194c:	2303      	movs	r3, #3
 800194e:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001950:	2302      	movs	r3, #2
 8001952:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001954:	2302      	movs	r3, #2
 8001956:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001958:	1d3b      	adds	r3, r7, #4
 800195a:	4619      	mov	r1, r3
 800195c:	4805      	ldr	r0, [pc, #20]	@ (8001974 <MX_FMC_Init+0x98>)
 800195e:	f00d fc6a 	bl	800f236 <HAL_SDRAM_Init>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001968:	f000 fae6 	bl	8001f38 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800196c:	bf00      	nop
 800196e:	3720      	adds	r7, #32
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20012fdc 	.word	0x20012fdc
 8001978:	a0000140 	.word	0xa0000140

0800197c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b090      	sub	sp, #64	@ 0x40
 8001980:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001982:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]
 800198c:	609a      	str	r2, [r3, #8]
 800198e:	60da      	str	r2, [r3, #12]
 8001990:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001992:	4bb0      	ldr	r3, [pc, #704]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	4aaf      	ldr	r2, [pc, #700]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001998:	f043 0310 	orr.w	r3, r3, #16
 800199c:	6313      	str	r3, [r2, #48]	@ 0x30
 800199e:	4bad      	ldr	r3, [pc, #692]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	f003 0310 	and.w	r3, r3, #16
 80019a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019aa:	4baa      	ldr	r3, [pc, #680]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	4aa9      	ldr	r2, [pc, #676]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b6:	4ba7      	ldr	r3, [pc, #668]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019be:	627b      	str	r3, [r7, #36]	@ 0x24
 80019c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c2:	4ba4      	ldr	r3, [pc, #656]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	4aa3      	ldr	r2, [pc, #652]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019c8:	f043 0302 	orr.w	r3, r3, #2
 80019cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ce:	4ba1      	ldr	r3, [pc, #644]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	623b      	str	r3, [r7, #32]
 80019d8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019da:	4b9e      	ldr	r3, [pc, #632]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	4a9d      	ldr	r2, [pc, #628]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019e0:	f043 0308 	orr.w	r3, r3, #8
 80019e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e6:	4b9b      	ldr	r3, [pc, #620]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	f003 0308 	and.w	r3, r3, #8
 80019ee:	61fb      	str	r3, [r7, #28]
 80019f0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019f2:	4b98      	ldr	r3, [pc, #608]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	4a97      	ldr	r2, [pc, #604]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019f8:	f043 0304 	orr.w	r3, r3, #4
 80019fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fe:	4b95      	ldr	r3, [pc, #596]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	f003 0304 	and.w	r3, r3, #4
 8001a06:	61bb      	str	r3, [r7, #24]
 8001a08:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0a:	4b92      	ldr	r3, [pc, #584]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	4a91      	ldr	r2, [pc, #580]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a16:	4b8f      	ldr	r3, [pc, #572]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	617b      	str	r3, [r7, #20]
 8001a20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001a22:	4b8c      	ldr	r3, [pc, #560]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	4a8b      	ldr	r2, [pc, #556]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a28:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2e:	4b89      	ldr	r3, [pc, #548]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a36:	613b      	str	r3, [r7, #16]
 8001a38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001a3a:	4b86      	ldr	r3, [pc, #536]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3e:	4a85      	ldr	r2, [pc, #532]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a46:	4b83      	ldr	r3, [pc, #524]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a4e:	60fb      	str	r3, [r7, #12]
 8001a50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001a52:	4b80      	ldr	r3, [pc, #512]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a56:	4a7f      	ldr	r2, [pc, #508]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5e:	4b7d      	ldr	r3, [pc, #500]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a6a:	4b7a      	ldr	r3, [pc, #488]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	4a79      	ldr	r2, [pc, #484]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a70:	f043 0320 	orr.w	r3, r3, #32
 8001a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a76:	4b77      	ldr	r3, [pc, #476]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	f003 0320 	and.w	r3, r3, #32
 8001a7e:	607b      	str	r3, [r7, #4]
 8001a80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a82:	4b74      	ldr	r3, [pc, #464]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	4a73      	ldr	r2, [pc, #460]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8e:	4b71      	ldr	r3, [pc, #452]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a96:	603b      	str	r3, [r7, #0]
 8001a98:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	2120      	movs	r1, #32
 8001a9e:	486e      	ldr	r0, [pc, #440]	@ (8001c58 <MX_GPIO_Init+0x2dc>)
 8001aa0:	f006 fb26 	bl	80080f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	210c      	movs	r1, #12
 8001aa8:	486c      	ldr	r0, [pc, #432]	@ (8001c5c <MX_GPIO_Init+0x2e0>)
 8001aaa:	f006 fb21 	bl	80080f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001aae:	2201      	movs	r2, #1
 8001ab0:	2108      	movs	r1, #8
 8001ab2:	486b      	ldr	r0, [pc, #428]	@ (8001c60 <MX_GPIO_Init+0x2e4>)
 8001ab4:	f006 fb1c 	bl	80080f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001abe:	4867      	ldr	r0, [pc, #412]	@ (8001c5c <MX_GPIO_Init+0x2e0>)
 8001ac0:	f006 fb16 	bl	80080f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001aca:	4866      	ldr	r0, [pc, #408]	@ (8001c64 <MX_GPIO_Init+0x2e8>)
 8001acc:	f006 fb10 	bl	80080f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	21c8      	movs	r1, #200	@ 0xc8
 8001ad4:	4864      	ldr	r0, [pc, #400]	@ (8001c68 <MX_GPIO_Init+0x2ec>)
 8001ad6:	f006 fb0b 	bl	80080f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8001ada:	2308      	movs	r3, #8
 8001adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ae6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001aea:	4619      	mov	r1, r3
 8001aec:	485f      	ldr	r0, [pc, #380]	@ (8001c6c <MX_GPIO_Init+0x2f0>)
 8001aee:	f006 f82f 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001af2:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8001af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af8:	2302      	movs	r3, #2
 8001afa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b00:	2303      	movs	r3, #3
 8001b02:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001b04:	230a      	movs	r3, #10
 8001b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4858      	ldr	r0, [pc, #352]	@ (8001c70 <MX_GPIO_Init+0x2f4>)
 8001b10:	f006 f81e 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001b14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001b22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b26:	4619      	mov	r1, r3
 8001b28:	4852      	ldr	r0, [pc, #328]	@ (8001c74 <MX_GPIO_Init+0x2f8>)
 8001b2a:	f006 f811 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001b2e:	2340      	movs	r3, #64	@ 0x40
 8001b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b32:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001b36:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001b3c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b40:	4619      	mov	r1, r3
 8001b42:	4845      	ldr	r0, [pc, #276]	@ (8001c58 <MX_GPIO_Init+0x2dc>)
 8001b44:	f006 f804 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001b48:	2320      	movs	r3, #32
 8001b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b54:	2300      	movs	r3, #0
 8001b56:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001b58:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	483e      	ldr	r0, [pc, #248]	@ (8001c58 <MX_GPIO_Init+0x2dc>)
 8001b60:	f005 fff6 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8001b64:	f241 030c 	movw	r3, #4108	@ 0x100c
 8001b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b72:	2300      	movs	r3, #0
 8001b74:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001b76:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4837      	ldr	r0, [pc, #220]	@ (8001c5c <MX_GPIO_Init+0x2e0>)
 8001b7e:	f005 ffe7 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001b82:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001b90:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b94:	4619      	mov	r1, r3
 8001b96:	4838      	ldr	r0, [pc, #224]	@ (8001c78 <MX_GPIO_Init+0x2fc>)
 8001b98:	f005 ffda 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001b9c:	2308      	movs	r3, #8
 8001b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001bac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	482b      	ldr	r0, [pc, #172]	@ (8001c60 <MX_GPIO_Init+0x2e4>)
 8001bb4:	f005 ffcc 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001bb8:	2310      	movs	r3, #16
 8001bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001bc4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4823      	ldr	r0, [pc, #140]	@ (8001c58 <MX_GPIO_Init+0x2dc>)
 8001bcc:	f005 ffc0 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001bd0:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001bde:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001be2:	4619      	mov	r1, r3
 8001be4:	481f      	ldr	r0, [pc, #124]	@ (8001c64 <MX_GPIO_Init+0x2e8>)
 8001be6:	f005 ffb3 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8001bea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001bfc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c00:	4619      	mov	r1, r3
 8001c02:	4818      	ldr	r0, [pc, #96]	@ (8001c64 <MX_GPIO_Init+0x2e8>)
 8001c04:	f005 ffa4 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001c08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c0e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001c12:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001c18:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	480f      	ldr	r0, [pc, #60]	@ (8001c5c <MX_GPIO_Init+0x2e0>)
 8001c20:	f005 ff96 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001c24:	2310      	movs	r3, #16
 8001c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c30:	2303      	movs	r3, #3
 8001c32:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001c34:	230a      	movs	r3, #10
 8001c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001c38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4809      	ldr	r0, [pc, #36]	@ (8001c64 <MX_GPIO_Init+0x2e8>)
 8001c40:	f005 ff86 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001c44:	23c8      	movs	r3, #200	@ 0xc8
 8001c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c50:	e014      	b.n	8001c7c <MX_GPIO_Init+0x300>
 8001c52:	bf00      	nop
 8001c54:	40023800 	.word	0x40023800
 8001c58:	40020c00 	.word	0x40020c00
 8001c5c:	40022000 	.word	0x40022000
 8001c60:	40022800 	.word	0x40022800
 8001c64:	40021c00 	.word	0x40021c00
 8001c68:	40021800 	.word	0x40021800
 8001c6c:	40021000 	.word	0x40021000
 8001c70:	40020400 	.word	0x40020400
 8001c74:	40022400 	.word	0x40022400
 8001c78:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c80:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c84:	4619      	mov	r1, r3
 8001c86:	4819      	ldr	r0, [pc, #100]	@ (8001cec <MX_GPIO_Init+0x370>)
 8001c88:	f005 ff62 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001c8c:	2305      	movs	r3, #5
 8001c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c90:	2302      	movs	r3, #2
 8001c92:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001c9c:	230a      	movs	r3, #10
 8001c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ca0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4812      	ldr	r0, [pc, #72]	@ (8001cf0 <MX_GPIO_Init+0x374>)
 8001ca8:	f005 ff52 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001cac:	2304      	movs	r3, #4
 8001cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001cb8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	480b      	ldr	r0, [pc, #44]	@ (8001cec <MX_GPIO_Init+0x370>)
 8001cc0:	f005 ff46 	bl	8007b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001cc4:	2328      	movs	r3, #40	@ 0x28
 8001cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001cd4:	230a      	movs	r3, #10
 8001cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4805      	ldr	r0, [pc, #20]	@ (8001cf4 <MX_GPIO_Init+0x378>)
 8001ce0:	f005 ff36 	bl	8007b50 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ce4:	bf00      	nop
 8001ce6:	3740      	adds	r7, #64	@ 0x40
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40021800 	.word	0x40021800
 8001cf0:	40020800 	.word	0x40020800
 8001cf4:	40020000 	.word	0x40020000

08001cf8 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/* USER CODE BEGIN 4 */
void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
    RxCallbackCount++;
 8001cfe:	4b26      	ldr	r3, [pc, #152]	@ (8001d98 <BSP_AUDIO_IN_TransferComplete_CallBack+0xa0>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	3301      	adds	r3, #1
 8001d04:	4a24      	ldr	r2, [pc, #144]	@ (8001d98 <BSP_AUDIO_IN_TransferComplete_CallBack+0xa0>)
 8001d06:	6013      	str	r3, [r2, #0]

    // Downsample for display: AUDIO_BUFFER_SIZE samples  WAVE_SAMPLES
    uint16_t decimate = AUDIO_BUFFER_SIZE / WAVE_SAMPLES / 2; // Divide by 2 for stereo
 8001d08:	2302      	movs	r3, #2
 8001d0a:	80fb      	strh	r3, [r7, #6]

    for (int i = 0; i < WAVE_SAMPLES; i++)
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	e020      	b.n	8001d54 <BSP_AUDIO_IN_TransferComplete_CallBack+0x5c>
    {
        uint16_t src_idx = i * decimate * 2;  // *2 for stereo interleaving
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	88fa      	ldrh	r2, [r7, #6]
 8001d18:	fb12 f303 	smulbb	r3, r2, r3
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	80bb      	strh	r3, [r7, #4]

        if (src_idx < AUDIO_BUFFER_SIZE - 1)
 8001d22:	88bb      	ldrh	r3, [r7, #4]
 8001d24:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d810      	bhi.n	8001d4e <BSP_AUDIO_IN_TransferComplete_CallBack+0x56>
        {
            waveform_left[i] = RxBuffer[src_idx];
 8001d2c:	88bb      	ldrh	r3, [r7, #4]
 8001d2e:	4a1b      	ldr	r2, [pc, #108]	@ (8001d9c <BSP_AUDIO_IN_TransferComplete_CallBack+0xa4>)
 8001d30:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001d34:	4a1a      	ldr	r2, [pc, #104]	@ (8001da0 <BSP_AUDIO_IN_TransferComplete_CallBack+0xa8>)
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            waveform_right[i] = RxBuffer[src_idx + 1];
 8001d3c:	88bb      	ldrh	r3, [r7, #4]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	4a16      	ldr	r2, [pc, #88]	@ (8001d9c <BSP_AUDIO_IN_TransferComplete_CallBack+0xa4>)
 8001d42:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001d46:	4a17      	ldr	r2, [pc, #92]	@ (8001da4 <BSP_AUDIO_IN_TransferComplete_CallBack+0xac>)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < WAVE_SAMPLES; i++)
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	3301      	adds	r3, #1
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001d5a:	dbda      	blt.n	8001d12 <BSP_AUDIO_IN_TransferComplete_CallBack+0x1a>
        }
    }

    // Signal that new waveform data is ready
    waveform_ready = 1;
 8001d5c:	4b12      	ldr	r3, [pc, #72]	@ (8001da8 <BSP_AUDIO_IN_TransferComplete_CallBack+0xb0>)
 8001d5e:	2201      	movs	r2, #1
 8001d60:	701a      	strb	r2, [r3, #0]

    // Copy audio for loopback
    for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8001d62:	2300      	movs	r3, #0
 8001d64:	60bb      	str	r3, [r7, #8]
 8001d66:	e00a      	b.n	8001d7e <BSP_AUDIO_IN_TransferComplete_CallBack+0x86>
    {
        TxBuffer[i] = RxBuffer[i];
 8001d68:	4a0c      	ldr	r2, [pc, #48]	@ (8001d9c <BSP_AUDIO_IN_TransferComplete_CallBack+0xa4>)
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001d70:	4a0e      	ldr	r2, [pc, #56]	@ (8001dac <BSP_AUDIO_IN_TransferComplete_CallBack+0xb4>)
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	60bb      	str	r3, [r7, #8]
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001d84:	dbf0      	blt.n	8001d68 <BSP_AUDIO_IN_TransferComplete_CallBack+0x70>
    }

    // Force Flush Data Cache for TxBuffer from CPU -> RAM so DMA sees it
    SCB_CleanDCache_by_Addr((uint32_t*)TxBuffer, AUDIO_BUFFER_SIZE * 2);
 8001d86:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d8a:	4808      	ldr	r0, [pc, #32]	@ (8001dac <BSP_AUDIO_IN_TransferComplete_CallBack+0xb4>)
 8001d8c:	f7fe fc0a 	bl	80005a4 <SCB_CleanDCache_by_Addr>
}
 8001d90:	bf00      	nop
 8001d92:	3710      	adds	r7, #16
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	20013014 	.word	0x20013014
 8001d9c:	20010000 	.word	0x20010000
 8001da0:	20013018 	.word	0x20013018
 8001da4:	200133d8 	.word	0x200133d8
 8001da8:	20013798 	.word	0x20013798
 8001dac:	20011000 	.word	0x20011000

08001db0 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

// You might also need this callback if the Play function triggers it
void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  // Usually nothing needed here for simple loopback,
  // but defining it prevents linker warnings if it's referenced.
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
	...

08001dc0 <User_MPU_Config>:
/* USER CODE END 4 */

void User_MPU_Config(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001dc6:	463b      	mov	r3, r7
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001dd2:	f004 fa0d 	bl	80061f0 <HAL_MPU_Disable>

  /* Region 0: Background Map - Allow FULL ACCESS by default */
  /* This prevents MemManage faults when accessing peripherals (like FMC/SDRAM) */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001dde:	2300      	movs	r3, #0
 8001de0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001de2:	231f      	movs	r3, #31
 8001de4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001de6:	2387      	movs	r3, #135	@ 0x87
 8001de8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001dea:	2300      	movs	r3, #0
 8001dec:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS; // <--- CHANGED FROM NO_ACCESS
 8001dee:	2303      	movs	r3, #3
 8001df0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001df2:	2301      	movs	r3, #1
 8001df4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001df6:	2301      	movs	r3, #1
 8001df8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001e02:	463b      	mov	r3, r7
 8001e04:	4618      	mov	r0, r3
 8001e06:	f004 fa2b 	bl	8006260 <HAL_MPU_ConfigRegion>

  /* Region 1: SRAM1 (0x20010000) - 32KB - Normal, Non-Cacheable */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20010000;
 8001e12:	4b1c      	ldr	r3, [pc, #112]	@ (8001e84 <User_MPU_Config+0xc4>)
 8001e14:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001e16:	230e      	movs	r3, #14
 8001e18:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	727b      	strb	r3, [r7, #9]

  // TEX=1, C=0, B=0 => Normal Memory, Non-Cacheable
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001e22:	2303      	movs	r3, #3
 8001e24:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001e26:	2300      	movs	r3, #0
 8001e28:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001e32:	2300      	movs	r3, #0
 8001e34:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001e36:	463b      	mov	r3, r7
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f004 fa11 	bl	8006260 <HAL_MPU_ConfigRegion>

  /* Region 2: SDRAM (0xC0000000) - 8MB - Normal, Write-back, Write-allocate */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8001e42:	2302      	movs	r3, #2
 8001e44:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0xC0000000;
 8001e46:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8001e4a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
 8001e4c:	2316      	movs	r3, #22
 8001e4e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001e50:	2300      	movs	r3, #0
 8001e52:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001e54:	2301      	movs	r3, #1
 8001e56:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001e60:	2300      	movs	r3, #0
 8001e62:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8001e64:	2301      	movs	r3, #1
 8001e66:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001e6c:	463b      	mov	r3, r7
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f004 f9f6 	bl	8006260 <HAL_MPU_ConfigRegion>



  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001e74:	2004      	movs	r0, #4
 8001e76:	f004 f9d3 	bl	8006220 <HAL_MPU_Enable>
}
 8001e7a:	bf00      	nop
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20010000 	.word	0x20010000

08001e88 <StartDefaultTask>:
//  }
//  /* USER CODE END 5 */
//}

void StartDefaultTask(void const * argument)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af02      	add	r7, sp, #8
 8001e8e:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001e90:	f016 f8c0 	bl	8018014 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */

  osDelay(100);
 8001e94:	2064      	movs	r0, #100	@ 0x64
 8001e96:	f013 fdb5 	bl	8015a04 <osDelay>
  LCD_ClearArea(0, 0, LCD_WIDTH, LCD_HEIGHT, COLOR_BLACK);
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8001ea2:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	2000      	movs	r0, #0
 8001eaa:	f7fe fbf7 	bl	800069c <LCD_ClearArea>
  LCD_DrawHLine(0, WAVE_Y_LEFT, LCD_WIDTH, COLOR_GRAY);
 8001eae:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 8001eb2:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001eb6:	213c      	movs	r1, #60	@ 0x3c
 8001eb8:	2000      	movs	r0, #0
 8001eba:	f7fe fbc7 	bl	800064c <LCD_DrawHLine>
  LCD_DrawHLine(0, WAVE_Y_RIGHT, LCD_WIDTH, COLOR_GRAY);
 8001ebe:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 8001ec2:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001ec6:	21b4      	movs	r1, #180	@ 0xb4
 8001ec8:	2000      	movs	r0, #0
 8001eca:	f7fe fbbf 	bl	800064c <LCD_DrawHLine>

  uint32_t draw_counter = 0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
    // Update every 10th callback instead of 4th
    if (waveform_ready && (draw_counter++ % 10 == 0))
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8001f0c <StartDefaultTask+0x84>)
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d012      	beq.n	8001f02 <StartDefaultTask+0x7a>
 8001edc:	68f9      	ldr	r1, [r7, #12]
 8001ede:	1c4b      	adds	r3, r1, #1
 8001ee0:	60fb      	str	r3, [r7, #12]
 8001ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8001f10 <StartDefaultTask+0x88>)
 8001ee4:	fba3 2301 	umull	r2, r3, r3, r1
 8001ee8:	08da      	lsrs	r2, r3, #3
 8001eea:	4613      	mov	r3, r2
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	4413      	add	r3, r2
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	1aca      	subs	r2, r1, r3
 8001ef4:	2a00      	cmp	r2, #0
 8001ef6:	d104      	bne.n	8001f02 <StartDefaultTask+0x7a>
    {
      LCD_DrawWaveforms();
 8001ef8:	f7fe fc0e 	bl	8000718 <LCD_DrawWaveforms>
      waveform_ready = 0;
 8001efc:	4b03      	ldr	r3, [pc, #12]	@ (8001f0c <StartDefaultTask+0x84>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	701a      	strb	r2, [r3, #0]
    }

    osDelay(50);  // Longer delay = less frequent checks
 8001f02:	2032      	movs	r0, #50	@ 0x32
 8001f04:	f013 fd7e 	bl	8015a04 <osDelay>
    if (waveform_ready && (draw_counter++ % 10 == 0))
 8001f08:	e7e3      	b.n	8001ed2 <StartDefaultTask+0x4a>
 8001f0a:	bf00      	nop
 8001f0c:	20013798 	.word	0x20013798
 8001f10:	cccccccd 	.word	0xcccccccd

08001f14 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a04      	ldr	r2, [pc, #16]	@ (8001f34 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d101      	bne.n	8001f2a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001f26:	f003 fda5 	bl	8005a74 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40001000 	.word	0x40001000

08001f38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f3c:	b672      	cpsid	i
}
 8001f3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f40:	bf00      	nop
 8001f42:	e7fd      	b.n	8001f40 <Error_Handler+0x8>

08001f44 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f4a:	4b11      	ldr	r3, [pc, #68]	@ (8001f90 <HAL_MspInit+0x4c>)
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4e:	4a10      	ldr	r2, [pc, #64]	@ (8001f90 <HAL_MspInit+0x4c>)
 8001f50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f56:	4b0e      	ldr	r3, [pc, #56]	@ (8001f90 <HAL_MspInit+0x4c>)
 8001f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f5e:	607b      	str	r3, [r7, #4]
 8001f60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f62:	4b0b      	ldr	r3, [pc, #44]	@ (8001f90 <HAL_MspInit+0x4c>)
 8001f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f66:	4a0a      	ldr	r2, [pc, #40]	@ (8001f90 <HAL_MspInit+0x4c>)
 8001f68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f6e:	4b08      	ldr	r3, [pc, #32]	@ (8001f90 <HAL_MspInit+0x4c>)
 8001f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f76:	603b      	str	r3, [r7, #0]
 8001f78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	210f      	movs	r1, #15
 8001f7e:	f06f 0001 	mvn.w	r0, #1
 8001f82:	f004 f90b 	bl	800619c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40023800 	.word	0x40023800

08001f94 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	@ 0x28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a21      	ldr	r2, [pc, #132]	@ (8002038 <HAL_ADC_MspInit+0xa4>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d13c      	bne.n	8002030 <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001fb6:	4b21      	ldr	r3, [pc, #132]	@ (800203c <HAL_ADC_MspInit+0xa8>)
 8001fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fba:	4a20      	ldr	r2, [pc, #128]	@ (800203c <HAL_ADC_MspInit+0xa8>)
 8001fbc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fc2:	4b1e      	ldr	r3, [pc, #120]	@ (800203c <HAL_ADC_MspInit+0xa8>)
 8001fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001fce:	4b1b      	ldr	r3, [pc, #108]	@ (800203c <HAL_ADC_MspInit+0xa8>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd2:	4a1a      	ldr	r2, [pc, #104]	@ (800203c <HAL_ADC_MspInit+0xa8>)
 8001fd4:	f043 0320 	orr.w	r3, r3, #32
 8001fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fda:	4b18      	ldr	r3, [pc, #96]	@ (800203c <HAL_ADC_MspInit+0xa8>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fde:	f003 0320 	and.w	r3, r3, #32
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe6:	4b15      	ldr	r3, [pc, #84]	@ (800203c <HAL_ADC_MspInit+0xa8>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fea:	4a14      	ldr	r2, [pc, #80]	@ (800203c <HAL_ADC_MspInit+0xa8>)
 8001fec:	f043 0301 	orr.w	r3, r3, #1
 8001ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ff2:	4b12      	ldr	r3, [pc, #72]	@ (800203c <HAL_ADC_MspInit+0xa8>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	60bb      	str	r3, [r7, #8]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001ffe:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8002002:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002004:	2303      	movs	r3, #3
 8002006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800200c:	f107 0314 	add.w	r3, r7, #20
 8002010:	4619      	mov	r1, r3
 8002012:	480b      	ldr	r0, [pc, #44]	@ (8002040 <HAL_ADC_MspInit+0xac>)
 8002014:	f005 fd9c 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8002018:	2301      	movs	r3, #1
 800201a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800201c:	2303      	movs	r3, #3
 800201e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002020:	2300      	movs	r3, #0
 8002022:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8002024:	f107 0314 	add.w	r3, r7, #20
 8002028:	4619      	mov	r1, r3
 800202a:	4806      	ldr	r0, [pc, #24]	@ (8002044 <HAL_ADC_MspInit+0xb0>)
 800202c:	f005 fd90 	bl	8007b50 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8002030:	bf00      	nop
 8002032:	3728      	adds	r7, #40	@ 0x28
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40012200 	.word	0x40012200
 800203c:	40023800 	.word	0x40023800
 8002040:	40021400 	.word	0x40021400
 8002044:	40020000 	.word	0x40020000

08002048 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a0a      	ldr	r2, [pc, #40]	@ (8002080 <HAL_CRC_MspInit+0x38>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d10b      	bne.n	8002072 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800205a:	4b0a      	ldr	r3, [pc, #40]	@ (8002084 <HAL_CRC_MspInit+0x3c>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205e:	4a09      	ldr	r2, [pc, #36]	@ (8002084 <HAL_CRC_MspInit+0x3c>)
 8002060:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002064:	6313      	str	r3, [r2, #48]	@ 0x30
 8002066:	4b07      	ldr	r3, [pc, #28]	@ (8002084 <HAL_CRC_MspInit+0x3c>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8002072:	bf00      	nop
 8002074:	3714      	adds	r7, #20
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	40023000 	.word	0x40023000
 8002084:	40023800 	.word	0x40023800

08002088 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08e      	sub	sp, #56	@ 0x38
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002090:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	60da      	str	r2, [r3, #12]
 800209e:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a50      	ldr	r2, [pc, #320]	@ (80021e8 <HAL_DCMI_MspInit+0x160>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	f040 809a 	bne.w	80021e0 <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 80020ac:	4b4f      	ldr	r3, [pc, #316]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 80020ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020b0:	4a4e      	ldr	r2, [pc, #312]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 80020b2:	f043 0301 	orr.w	r3, r3, #1
 80020b6:	6353      	str	r3, [r2, #52]	@ 0x34
 80020b8:	4b4c      	ldr	r3, [pc, #304]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 80020ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020bc:	f003 0301 	and.w	r3, r3, #1
 80020c0:	623b      	str	r3, [r7, #32]
 80020c2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020c4:	4b49      	ldr	r3, [pc, #292]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 80020c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c8:	4a48      	ldr	r2, [pc, #288]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 80020ca:	f043 0310 	orr.w	r3, r3, #16
 80020ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d0:	4b46      	ldr	r3, [pc, #280]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 80020d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d4:	f003 0310 	and.w	r3, r3, #16
 80020d8:	61fb      	str	r3, [r7, #28]
 80020da:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020dc:	4b43      	ldr	r3, [pc, #268]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 80020de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e0:	4a42      	ldr	r2, [pc, #264]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 80020e2:	f043 0308 	orr.w	r3, r3, #8
 80020e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e8:	4b40      	ldr	r3, [pc, #256]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 80020ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ec:	f003 0308 	and.w	r3, r3, #8
 80020f0:	61bb      	str	r3, [r7, #24]
 80020f2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80020f4:	4b3d      	ldr	r3, [pc, #244]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 80020f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f8:	4a3c      	ldr	r2, [pc, #240]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 80020fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80020fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002100:	4b3a      	ldr	r3, [pc, #232]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 8002102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002108:	617b      	str	r3, [r7, #20]
 800210a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800210c:	4b37      	ldr	r3, [pc, #220]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 800210e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002110:	4a36      	ldr	r2, [pc, #216]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 8002112:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002116:	6313      	str	r3, [r2, #48]	@ 0x30
 8002118:	4b34      	ldr	r3, [pc, #208]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 800211a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002120:	613b      	str	r3, [r7, #16]
 8002122:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002124:	4b31      	ldr	r3, [pc, #196]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 8002126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002128:	4a30      	ldr	r2, [pc, #192]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 800212a:	f043 0301 	orr.w	r3, r3, #1
 800212e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002130:	4b2e      	ldr	r3, [pc, #184]	@ (80021ec <HAL_DCMI_MspInit+0x164>)
 8002132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	60fb      	str	r3, [r7, #12]
 800213a:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 800213c:	2360      	movs	r3, #96	@ 0x60
 800213e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002140:	2302      	movs	r3, #2
 8002142:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002144:	2300      	movs	r3, #0
 8002146:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002148:	2300      	movs	r3, #0
 800214a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800214c:	230d      	movs	r3, #13
 800214e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002150:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002154:	4619      	mov	r1, r3
 8002156:	4826      	ldr	r0, [pc, #152]	@ (80021f0 <HAL_DCMI_MspInit+0x168>)
 8002158:	f005 fcfa 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 800215c:	2308      	movs	r3, #8
 800215e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002160:	2302      	movs	r3, #2
 8002162:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002164:	2300      	movs	r3, #0
 8002166:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002168:	2300      	movs	r3, #0
 800216a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800216c:	230d      	movs	r3, #13
 800216e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8002170:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002174:	4619      	mov	r1, r3
 8002176:	481f      	ldr	r0, [pc, #124]	@ (80021f4 <HAL_DCMI_MspInit+0x16c>)
 8002178:	f005 fcea 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 800217c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002180:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002182:	2302      	movs	r3, #2
 8002184:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002186:	2300      	movs	r3, #0
 8002188:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218a:	2300      	movs	r3, #0
 800218c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800218e:	230d      	movs	r3, #13
 8002190:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8002192:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002196:	4619      	mov	r1, r3
 8002198:	4817      	ldr	r0, [pc, #92]	@ (80021f8 <HAL_DCMI_MspInit+0x170>)
 800219a:	f005 fcd9 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 800219e:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 80021a2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a4:	2302      	movs	r3, #2
 80021a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ac:	2300      	movs	r3, #0
 80021ae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80021b0:	230d      	movs	r3, #13
 80021b2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80021b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021b8:	4619      	mov	r1, r3
 80021ba:	4810      	ldr	r0, [pc, #64]	@ (80021fc <HAL_DCMI_MspInit+0x174>)
 80021bc:	f005 fcc8 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 80021c0:	2350      	movs	r3, #80	@ 0x50
 80021c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c4:	2302      	movs	r3, #2
 80021c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c8:	2300      	movs	r3, #0
 80021ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021cc:	2300      	movs	r3, #0
 80021ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80021d0:	230d      	movs	r3, #13
 80021d2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021d8:	4619      	mov	r1, r3
 80021da:	4809      	ldr	r0, [pc, #36]	@ (8002200 <HAL_DCMI_MspInit+0x178>)
 80021dc:	f005 fcb8 	bl	8007b50 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 80021e0:	bf00      	nop
 80021e2:	3738      	adds	r7, #56	@ 0x38
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	50050000 	.word	0x50050000
 80021ec:	40023800 	.word	0x40023800
 80021f0:	40021000 	.word	0x40021000
 80021f4:	40020c00 	.word	0x40020c00
 80021f8:	40021800 	.word	0x40021800
 80021fc:	40021c00 	.word	0x40021c00
 8002200:	40020000 	.word	0x40020000

08002204 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a0d      	ldr	r2, [pc, #52]	@ (8002248 <HAL_DMA2D_MspInit+0x44>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d113      	bne.n	800223e <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8002216:	4b0d      	ldr	r3, [pc, #52]	@ (800224c <HAL_DMA2D_MspInit+0x48>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221a:	4a0c      	ldr	r2, [pc, #48]	@ (800224c <HAL_DMA2D_MspInit+0x48>)
 800221c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002220:	6313      	str	r3, [r2, #48]	@ 0x30
 8002222:	4b0a      	ldr	r3, [pc, #40]	@ (800224c <HAL_DMA2D_MspInit+0x48>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002226:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 800222e:	2200      	movs	r2, #0
 8002230:	2105      	movs	r1, #5
 8002232:	205a      	movs	r0, #90	@ 0x5a
 8002234:	f003 ffb2 	bl	800619c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8002238:	205a      	movs	r0, #90	@ 0x5a
 800223a:	f003 ffcb 	bl	80061d4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 800223e:	bf00      	nop
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	4002b000 	.word	0x4002b000
 800224c:	40023800 	.word	0x40023800

08002250 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b08e      	sub	sp, #56	@ 0x38
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002258:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	605a      	str	r2, [r3, #4]
 8002262:	609a      	str	r2, [r3, #8]
 8002264:	60da      	str	r2, [r3, #12]
 8002266:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a3f      	ldr	r2, [pc, #252]	@ (800236c <HAL_ETH_MspInit+0x11c>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d178      	bne.n	8002364 <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002272:	4b3f      	ldr	r3, [pc, #252]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	4a3e      	ldr	r2, [pc, #248]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 8002278:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800227c:	6313      	str	r3, [r2, #48]	@ 0x30
 800227e:	4b3c      	ldr	r3, [pc, #240]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002282:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002286:	623b      	str	r3, [r7, #32]
 8002288:	6a3b      	ldr	r3, [r7, #32]
 800228a:	4b39      	ldr	r3, [pc, #228]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	4a38      	ldr	r2, [pc, #224]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 8002290:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002294:	6313      	str	r3, [r2, #48]	@ 0x30
 8002296:	4b36      	ldr	r3, [pc, #216]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800229e:	61fb      	str	r3, [r7, #28]
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	4b33      	ldr	r3, [pc, #204]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a6:	4a32      	ldr	r2, [pc, #200]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 80022a8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80022ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ae:	4b30      	ldr	r3, [pc, #192]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 80022b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80022b6:	61bb      	str	r3, [r7, #24]
 80022b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80022ba:	4b2d      	ldr	r3, [pc, #180]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022be:	4a2c      	ldr	r2, [pc, #176]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 80022c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022ce:	617b      	str	r3, [r7, #20]
 80022d0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022d2:	4b27      	ldr	r3, [pc, #156]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d6:	4a26      	ldr	r2, [pc, #152]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 80022d8:	f043 0304 	orr.w	r3, r3, #4
 80022dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022de:	4b24      	ldr	r3, [pc, #144]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e2:	f003 0304 	and.w	r3, r3, #4
 80022e6:	613b      	str	r3, [r7, #16]
 80022e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ea:	4b21      	ldr	r3, [pc, #132]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ee:	4a20      	ldr	r2, [pc, #128]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 80022f0:	f043 0301 	orr.w	r3, r3, #1
 80022f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002370 <HAL_ETH_MspInit+0x120>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8002302:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8002306:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002308:	2302      	movs	r3, #2
 800230a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230c:	2300      	movs	r3, #0
 800230e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002310:	2302      	movs	r3, #2
 8002312:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002314:	230b      	movs	r3, #11
 8002316:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002318:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800231c:	4619      	mov	r1, r3
 800231e:	4815      	ldr	r0, [pc, #84]	@ (8002374 <HAL_ETH_MspInit+0x124>)
 8002320:	f005 fc16 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002324:	2332      	movs	r3, #50	@ 0x32
 8002326:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002328:	2302      	movs	r3, #2
 800232a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002330:	2302      	movs	r3, #2
 8002332:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002334:	230b      	movs	r3, #11
 8002336:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002338:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800233c:	4619      	mov	r1, r3
 800233e:	480e      	ldr	r0, [pc, #56]	@ (8002378 <HAL_ETH_MspInit+0x128>)
 8002340:	f005 fc06 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002344:	2386      	movs	r3, #134	@ 0x86
 8002346:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002348:	2302      	movs	r3, #2
 800234a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234c:	2300      	movs	r3, #0
 800234e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002350:	2302      	movs	r3, #2
 8002352:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002354:	230b      	movs	r3, #11
 8002356:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002358:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800235c:	4619      	mov	r1, r3
 800235e:	4807      	ldr	r0, [pc, #28]	@ (800237c <HAL_ETH_MspInit+0x12c>)
 8002360:	f005 fbf6 	bl	8007b50 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8002364:	bf00      	nop
 8002366:	3738      	adds	r7, #56	@ 0x38
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40028000 	.word	0x40028000
 8002370:	40023800 	.word	0x40023800
 8002374:	40021800 	.word	0x40021800
 8002378:	40020800 	.word	0x40020800
 800237c:	40020000 	.word	0x40020000

08002380 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b0ac      	sub	sp, #176	@ 0xb0
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002388:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	605a      	str	r2, [r3, #4]
 8002392:	609a      	str	r2, [r3, #8]
 8002394:	60da      	str	r2, [r3, #12]
 8002396:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002398:	f107 0318 	add.w	r3, r7, #24
 800239c:	2284      	movs	r2, #132	@ 0x84
 800239e:	2100      	movs	r1, #0
 80023a0:	4618      	mov	r0, r3
 80023a2:	f016 f9db 	bl	801875c <memset>
  if(hi2c->Instance==I2C1)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a44      	ldr	r2, [pc, #272]	@ (80024bc <HAL_I2C_MspInit+0x13c>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d13d      	bne.n	800242c <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80023b0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80023b4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80023b6:	2300      	movs	r3, #0
 80023b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023ba:	f107 0318 	add.w	r3, r7, #24
 80023be:	4618      	mov	r0, r3
 80023c0:	f009 ff12 	bl	800c1e8 <HAL_RCCEx_PeriphCLKConfig>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80023ca:	f7ff fdb5 	bl	8001f38 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ce:	4b3c      	ldr	r3, [pc, #240]	@ (80024c0 <HAL_I2C_MspInit+0x140>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d2:	4a3b      	ldr	r2, [pc, #236]	@ (80024c0 <HAL_I2C_MspInit+0x140>)
 80023d4:	f043 0302 	orr.w	r3, r3, #2
 80023d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023da:	4b39      	ldr	r3, [pc, #228]	@ (80024c0 <HAL_I2C_MspInit+0x140>)
 80023dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	617b      	str	r3, [r7, #20]
 80023e4:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 80023e6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80023ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023ee:	2312      	movs	r3, #18
 80023f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023f4:	2301      	movs	r3, #1
 80023f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023fa:	2300      	movs	r3, #0
 80023fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002400:	2304      	movs	r3, #4
 8002402:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002406:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800240a:	4619      	mov	r1, r3
 800240c:	482d      	ldr	r0, [pc, #180]	@ (80024c4 <HAL_I2C_MspInit+0x144>)
 800240e:	f005 fb9f 	bl	8007b50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002412:	4b2b      	ldr	r3, [pc, #172]	@ (80024c0 <HAL_I2C_MspInit+0x140>)
 8002414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002416:	4a2a      	ldr	r2, [pc, #168]	@ (80024c0 <HAL_I2C_MspInit+0x140>)
 8002418:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800241c:	6413      	str	r3, [r2, #64]	@ 0x40
 800241e:	4b28      	ldr	r3, [pc, #160]	@ (80024c0 <HAL_I2C_MspInit+0x140>)
 8002420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002422:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002426:	613b      	str	r3, [r7, #16]
 8002428:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 800242a:	e042      	b.n	80024b2 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a25      	ldr	r2, [pc, #148]	@ (80024c8 <HAL_I2C_MspInit+0x148>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d13d      	bne.n	80024b2 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002436:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800243a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800243c:	2300      	movs	r3, #0
 800243e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002442:	f107 0318 	add.w	r3, r7, #24
 8002446:	4618      	mov	r0, r3
 8002448:	f009 fece 	bl	800c1e8 <HAL_RCCEx_PeriphCLKConfig>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8002452:	f7ff fd71 	bl	8001f38 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002456:	4b1a      	ldr	r3, [pc, #104]	@ (80024c0 <HAL_I2C_MspInit+0x140>)
 8002458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245a:	4a19      	ldr	r2, [pc, #100]	@ (80024c0 <HAL_I2C_MspInit+0x140>)
 800245c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002460:	6313      	str	r3, [r2, #48]	@ 0x30
 8002462:	4b17      	ldr	r3, [pc, #92]	@ (80024c0 <HAL_I2C_MspInit+0x140>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 800246e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002472:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002476:	2312      	movs	r3, #18
 8002478:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800247c:	2301      	movs	r3, #1
 800247e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002482:	2303      	movs	r3, #3
 8002484:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002488:	2304      	movs	r3, #4
 800248a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800248e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002492:	4619      	mov	r1, r3
 8002494:	480d      	ldr	r0, [pc, #52]	@ (80024cc <HAL_I2C_MspInit+0x14c>)
 8002496:	f005 fb5b 	bl	8007b50 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800249a:	4b09      	ldr	r3, [pc, #36]	@ (80024c0 <HAL_I2C_MspInit+0x140>)
 800249c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249e:	4a08      	ldr	r2, [pc, #32]	@ (80024c0 <HAL_I2C_MspInit+0x140>)
 80024a0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80024a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80024a6:	4b06      	ldr	r3, [pc, #24]	@ (80024c0 <HAL_I2C_MspInit+0x140>)
 80024a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80024ae:	60bb      	str	r3, [r7, #8]
 80024b0:	68bb      	ldr	r3, [r7, #8]
}
 80024b2:	bf00      	nop
 80024b4:	37b0      	adds	r7, #176	@ 0xb0
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	40005400 	.word	0x40005400
 80024c0:	40023800 	.word	0x40023800
 80024c4:	40020400 	.word	0x40020400
 80024c8:	40005c00 	.word	0x40005c00
 80024cc:	40021c00 	.word	0x40021c00

080024d0 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a15      	ldr	r2, [pc, #84]	@ (8002534 <HAL_I2C_MspDeInit+0x64>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d110      	bne.n	8002504 <HAL_I2C_MspDeInit+0x34>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80024e2:	4b15      	ldr	r3, [pc, #84]	@ (8002538 <HAL_I2C_MspDeInit+0x68>)
 80024e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e6:	4a14      	ldr	r2, [pc, #80]	@ (8002538 <HAL_I2C_MspDeInit+0x68>)
 80024e8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80024ec:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 80024ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024f2:	4812      	ldr	r0, [pc, #72]	@ (800253c <HAL_I2C_MspDeInit+0x6c>)
 80024f4:	f005 fcd8 	bl	8007ea8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 80024f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024fc:	480f      	ldr	r0, [pc, #60]	@ (800253c <HAL_I2C_MspDeInit+0x6c>)
 80024fe:	f005 fcd3 	bl	8007ea8 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8002502:	e013      	b.n	800252c <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a0d      	ldr	r2, [pc, #52]	@ (8002540 <HAL_I2C_MspDeInit+0x70>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d10e      	bne.n	800252c <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 800250e:	4b0a      	ldr	r3, [pc, #40]	@ (8002538 <HAL_I2C_MspDeInit+0x68>)
 8002510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002512:	4a09      	ldr	r2, [pc, #36]	@ (8002538 <HAL_I2C_MspDeInit+0x68>)
 8002514:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002518:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 800251a:	2180      	movs	r1, #128	@ 0x80
 800251c:	4809      	ldr	r0, [pc, #36]	@ (8002544 <HAL_I2C_MspDeInit+0x74>)
 800251e:	f005 fcc3 	bl	8007ea8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 8002522:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002526:	4807      	ldr	r0, [pc, #28]	@ (8002544 <HAL_I2C_MspDeInit+0x74>)
 8002528:	f005 fcbe 	bl	8007ea8 <HAL_GPIO_DeInit>
}
 800252c:	bf00      	nop
 800252e:	3708      	adds	r7, #8
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40005400 	.word	0x40005400
 8002538:	40023800 	.word	0x40023800
 800253c:	40020400 	.word	0x40020400
 8002540:	40005c00 	.word	0x40005c00
 8002544:	40021c00 	.word	0x40021c00

08002548 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b08e      	sub	sp, #56	@ 0x38
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002550:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a55      	ldr	r2, [pc, #340]	@ (80026bc <HAL_LTDC_MspInit+0x174>)
 8002566:	4293      	cmp	r3, r2
 8002568:	f040 80a3 	bne.w	80026b2 <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800256c:	4b54      	ldr	r3, [pc, #336]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 800256e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002570:	4a53      	ldr	r2, [pc, #332]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 8002572:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002576:	6453      	str	r3, [r2, #68]	@ 0x44
 8002578:	4b51      	ldr	r3, [pc, #324]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 800257a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002580:	623b      	str	r3, [r7, #32]
 8002582:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002584:	4b4e      	ldr	r3, [pc, #312]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 8002586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002588:	4a4d      	ldr	r2, [pc, #308]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 800258a:	f043 0310 	orr.w	r3, r3, #16
 800258e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002590:	4b4b      	ldr	r3, [pc, #300]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 8002592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002594:	f003 0310 	and.w	r3, r3, #16
 8002598:	61fb      	str	r3, [r7, #28]
 800259a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800259c:	4b48      	ldr	r3, [pc, #288]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 800259e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a0:	4a47      	ldr	r2, [pc, #284]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 80025a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a8:	4b45      	ldr	r3, [pc, #276]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 80025aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025b0:	61bb      	str	r3, [r7, #24]
 80025b2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 80025b4:	4b42      	ldr	r3, [pc, #264]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 80025b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b8:	4a41      	ldr	r2, [pc, #260]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 80025ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025be:	6313      	str	r3, [r2, #48]	@ 0x30
 80025c0:	4b3f      	ldr	r3, [pc, #252]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 80025c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025c8:	617b      	str	r3, [r7, #20]
 80025ca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80025cc:	4b3c      	ldr	r3, [pc, #240]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 80025ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d0:	4a3b      	ldr	r2, [pc, #236]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 80025d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80025d8:	4b39      	ldr	r3, [pc, #228]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 80025da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025e0:	613b      	str	r3, [r7, #16]
 80025e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80025e4:	4b36      	ldr	r3, [pc, #216]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 80025e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e8:	4a35      	ldr	r2, [pc, #212]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 80025ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80025f0:	4b33      	ldr	r3, [pc, #204]	@ (80026c0 <HAL_LTDC_MspInit+0x178>)
 80025f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025f8:	60fb      	str	r3, [r7, #12]
 80025fa:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80025fc:	2310      	movs	r3, #16
 80025fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002600:	2302      	movs	r3, #2
 8002602:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002604:	2300      	movs	r3, #0
 8002606:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002608:	2300      	movs	r3, #0
 800260a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800260c:	230e      	movs	r3, #14
 800260e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8002610:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002614:	4619      	mov	r1, r3
 8002616:	482b      	ldr	r0, [pc, #172]	@ (80026c4 <HAL_LTDC_MspInit+0x17c>)
 8002618:	f005 fa9a 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 800261c:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8002620:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002622:	2302      	movs	r3, #2
 8002624:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002626:	2300      	movs	r3, #0
 8002628:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800262a:	2300      	movs	r3, #0
 800262c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800262e:	230e      	movs	r3, #14
 8002630:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002632:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002636:	4619      	mov	r1, r3
 8002638:	4823      	ldr	r0, [pc, #140]	@ (80026c8 <HAL_LTDC_MspInit+0x180>)
 800263a:	f005 fa89 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 800263e:	23f7      	movs	r3, #247	@ 0xf7
 8002640:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002642:	2302      	movs	r3, #2
 8002644:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002646:	2300      	movs	r3, #0
 8002648:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800264a:	2300      	movs	r3, #0
 800264c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800264e:	230e      	movs	r3, #14
 8002650:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8002652:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002656:	4619      	mov	r1, r3
 8002658:	481c      	ldr	r0, [pc, #112]	@ (80026cc <HAL_LTDC_MspInit+0x184>)
 800265a:	f005 fa79 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 800265e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002662:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002664:	2302      	movs	r3, #2
 8002666:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002668:	2300      	movs	r3, #0
 800266a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800266c:	2300      	movs	r3, #0
 800266e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002670:	2309      	movs	r3, #9
 8002672:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8002674:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002678:	4619      	mov	r1, r3
 800267a:	4815      	ldr	r0, [pc, #84]	@ (80026d0 <HAL_LTDC_MspInit+0x188>)
 800267c:	f005 fa68 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8002680:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8002684:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002686:	2302      	movs	r3, #2
 8002688:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268a:	2300      	movs	r3, #0
 800268c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800268e:	2300      	movs	r3, #0
 8002690:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002692:	230e      	movs	r3, #14
 8002694:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002696:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800269a:	4619      	mov	r1, r3
 800269c:	480d      	ldr	r0, [pc, #52]	@ (80026d4 <HAL_LTDC_MspInit+0x18c>)
 800269e:	f005 fa57 	bl	8007b50 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80026a2:	2200      	movs	r2, #0
 80026a4:	2105      	movs	r1, #5
 80026a6:	2058      	movs	r0, #88	@ 0x58
 80026a8:	f003 fd78 	bl	800619c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80026ac:	2058      	movs	r0, #88	@ 0x58
 80026ae:	f003 fd91 	bl	80061d4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 80026b2:	bf00      	nop
 80026b4:	3738      	adds	r7, #56	@ 0x38
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	40016800 	.word	0x40016800
 80026c0:	40023800 	.word	0x40023800
 80026c4:	40021000 	.word	0x40021000
 80026c8:	40022400 	.word	0x40022400
 80026cc:	40022800 	.word	0x40022800
 80026d0:	40021800 	.word	0x40021800
 80026d4:	40022000 	.word	0x40022000

080026d8 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b08c      	sub	sp, #48	@ 0x30
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e0:	f107 031c 	add.w	r3, r7, #28
 80026e4:	2200      	movs	r2, #0
 80026e6:	601a      	str	r2, [r3, #0]
 80026e8:	605a      	str	r2, [r3, #4]
 80026ea:	609a      	str	r2, [r3, #8]
 80026ec:	60da      	str	r2, [r3, #12]
 80026ee:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a3b      	ldr	r2, [pc, #236]	@ (80027e4 <HAL_QSPI_MspInit+0x10c>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d170      	bne.n	80027dc <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80026fa:	4b3b      	ldr	r3, [pc, #236]	@ (80027e8 <HAL_QSPI_MspInit+0x110>)
 80026fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026fe:	4a3a      	ldr	r2, [pc, #232]	@ (80027e8 <HAL_QSPI_MspInit+0x110>)
 8002700:	f043 0302 	orr.w	r3, r3, #2
 8002704:	6393      	str	r3, [r2, #56]	@ 0x38
 8002706:	4b38      	ldr	r3, [pc, #224]	@ (80027e8 <HAL_QSPI_MspInit+0x110>)
 8002708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	61bb      	str	r3, [r7, #24]
 8002710:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002712:	4b35      	ldr	r3, [pc, #212]	@ (80027e8 <HAL_QSPI_MspInit+0x110>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002716:	4a34      	ldr	r2, [pc, #208]	@ (80027e8 <HAL_QSPI_MspInit+0x110>)
 8002718:	f043 0310 	orr.w	r3, r3, #16
 800271c:	6313      	str	r3, [r2, #48]	@ 0x30
 800271e:	4b32      	ldr	r3, [pc, #200]	@ (80027e8 <HAL_QSPI_MspInit+0x110>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002722:	f003 0310 	and.w	r3, r3, #16
 8002726:	617b      	str	r3, [r7, #20]
 8002728:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800272a:	4b2f      	ldr	r3, [pc, #188]	@ (80027e8 <HAL_QSPI_MspInit+0x110>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272e:	4a2e      	ldr	r2, [pc, #184]	@ (80027e8 <HAL_QSPI_MspInit+0x110>)
 8002730:	f043 0302 	orr.w	r3, r3, #2
 8002734:	6313      	str	r3, [r2, #48]	@ 0x30
 8002736:	4b2c      	ldr	r3, [pc, #176]	@ (80027e8 <HAL_QSPI_MspInit+0x110>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	613b      	str	r3, [r7, #16]
 8002740:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002742:	4b29      	ldr	r3, [pc, #164]	@ (80027e8 <HAL_QSPI_MspInit+0x110>)
 8002744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002746:	4a28      	ldr	r2, [pc, #160]	@ (80027e8 <HAL_QSPI_MspInit+0x110>)
 8002748:	f043 0308 	orr.w	r3, r3, #8
 800274c:	6313      	str	r3, [r2, #48]	@ 0x30
 800274e:	4b26      	ldr	r3, [pc, #152]	@ (80027e8 <HAL_QSPI_MspInit+0x110>)
 8002750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002752:	f003 0308 	and.w	r3, r3, #8
 8002756:	60fb      	str	r3, [r7, #12]
 8002758:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 800275a:	2304      	movs	r3, #4
 800275c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275e:	2302      	movs	r3, #2
 8002760:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002762:	2300      	movs	r3, #0
 8002764:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002766:	2303      	movs	r3, #3
 8002768:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800276a:	2309      	movs	r3, #9
 800276c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 800276e:	f107 031c 	add.w	r3, r7, #28
 8002772:	4619      	mov	r1, r3
 8002774:	481d      	ldr	r0, [pc, #116]	@ (80027ec <HAL_QSPI_MspInit+0x114>)
 8002776:	f005 f9eb 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 800277a:	2340      	movs	r3, #64	@ 0x40
 800277c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277e:	2302      	movs	r3, #2
 8002780:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002782:	2300      	movs	r3, #0
 8002784:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002786:	2303      	movs	r3, #3
 8002788:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800278a:	230a      	movs	r3, #10
 800278c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800278e:	f107 031c 	add.w	r3, r7, #28
 8002792:	4619      	mov	r1, r3
 8002794:	4816      	ldr	r0, [pc, #88]	@ (80027f0 <HAL_QSPI_MspInit+0x118>)
 8002796:	f005 f9db 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800279a:	2304      	movs	r3, #4
 800279c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279e:	2302      	movs	r3, #2
 80027a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027a6:	2303      	movs	r3, #3
 80027a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80027aa:	2309      	movs	r3, #9
 80027ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ae:	f107 031c 	add.w	r3, r7, #28
 80027b2:	4619      	mov	r1, r3
 80027b4:	480e      	ldr	r0, [pc, #56]	@ (80027f0 <HAL_QSPI_MspInit+0x118>)
 80027b6:	f005 f9cb 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 80027ba:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 80027be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c0:	2302      	movs	r3, #2
 80027c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c4:	2300      	movs	r3, #0
 80027c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027c8:	2303      	movs	r3, #3
 80027ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80027cc:	2309      	movs	r3, #9
 80027ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027d0:	f107 031c 	add.w	r3, r7, #28
 80027d4:	4619      	mov	r1, r3
 80027d6:	4807      	ldr	r0, [pc, #28]	@ (80027f4 <HAL_QSPI_MspInit+0x11c>)
 80027d8:	f005 f9ba 	bl	8007b50 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80027dc:	bf00      	nop
 80027de:	3730      	adds	r7, #48	@ 0x30
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	a0001000 	.word	0xa0001000
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40021000 	.word	0x40021000
 80027f0:	40020400 	.word	0x40020400
 80027f4:	40020c00 	.word	0x40020c00

080027f8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b0a4      	sub	sp, #144	@ 0x90
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002800:	f107 030c 	add.w	r3, r7, #12
 8002804:	2284      	movs	r2, #132	@ 0x84
 8002806:	2100      	movs	r1, #0
 8002808:	4618      	mov	r0, r3
 800280a:	f015 ffa7 	bl	801875c <memset>
  if(hrtc->Instance==RTC)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a0e      	ldr	r2, [pc, #56]	@ (800284c <HAL_RTC_MspInit+0x54>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d114      	bne.n	8002842 <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002818:	2320      	movs	r3, #32
 800281a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800281c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002820:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002822:	f107 030c 	add.w	r3, r7, #12
 8002826:	4618      	mov	r0, r3
 8002828:	f009 fcde 	bl	800c1e8 <HAL_RCCEx_PeriphCLKConfig>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002832:	f7ff fb81 	bl	8001f38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002836:	4b06      	ldr	r3, [pc, #24]	@ (8002850 <HAL_RTC_MspInit+0x58>)
 8002838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800283a:	4a05      	ldr	r2, [pc, #20]	@ (8002850 <HAL_RTC_MspInit+0x58>)
 800283c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002840:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002842:	bf00      	nop
 8002844:	3790      	adds	r7, #144	@ 0x90
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	40002800 	.word	0x40002800
 8002850:	40023800 	.word	0x40023800

08002854 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b08a      	sub	sp, #40	@ 0x28
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800285c:	f107 0314 	add.w	r3, r7, #20
 8002860:	2200      	movs	r2, #0
 8002862:	601a      	str	r2, [r3, #0]
 8002864:	605a      	str	r2, [r3, #4]
 8002866:	609a      	str	r2, [r3, #8]
 8002868:	60da      	str	r2, [r3, #12]
 800286a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a25      	ldr	r2, [pc, #148]	@ (8002908 <HAL_SD_MspInit+0xb4>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d144      	bne.n	8002900 <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002876:	4b25      	ldr	r3, [pc, #148]	@ (800290c <HAL_SD_MspInit+0xb8>)
 8002878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287a:	4a24      	ldr	r2, [pc, #144]	@ (800290c <HAL_SD_MspInit+0xb8>)
 800287c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002880:	6453      	str	r3, [r2, #68]	@ 0x44
 8002882:	4b22      	ldr	r3, [pc, #136]	@ (800290c <HAL_SD_MspInit+0xb8>)
 8002884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002886:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800288a:	613b      	str	r3, [r7, #16]
 800288c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800288e:	4b1f      	ldr	r3, [pc, #124]	@ (800290c <HAL_SD_MspInit+0xb8>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	4a1e      	ldr	r2, [pc, #120]	@ (800290c <HAL_SD_MspInit+0xb8>)
 8002894:	f043 0304 	orr.w	r3, r3, #4
 8002898:	6313      	str	r3, [r2, #48]	@ 0x30
 800289a:	4b1c      	ldr	r3, [pc, #112]	@ (800290c <HAL_SD_MspInit+0xb8>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289e:	f003 0304 	and.w	r3, r3, #4
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028a6:	4b19      	ldr	r3, [pc, #100]	@ (800290c <HAL_SD_MspInit+0xb8>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	4a18      	ldr	r2, [pc, #96]	@ (800290c <HAL_SD_MspInit+0xb8>)
 80028ac:	f043 0308 	orr.w	r3, r3, #8
 80028b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b2:	4b16      	ldr	r3, [pc, #88]	@ (800290c <HAL_SD_MspInit+0xb8>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	f003 0308 	and.w	r3, r3, #8
 80028ba:	60bb      	str	r3, [r7, #8]
 80028bc:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 80028be:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80028c2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c4:	2302      	movs	r3, #2
 80028c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028cc:	2303      	movs	r3, #3
 80028ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80028d0:	230c      	movs	r3, #12
 80028d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028d4:	f107 0314 	add.w	r3, r7, #20
 80028d8:	4619      	mov	r1, r3
 80028da:	480d      	ldr	r0, [pc, #52]	@ (8002910 <HAL_SD_MspInit+0xbc>)
 80028dc:	f005 f938 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 80028e0:	2304      	movs	r3, #4
 80028e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e4:	2302      	movs	r3, #2
 80028e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ec:	2303      	movs	r3, #3
 80028ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80028f0:	230c      	movs	r3, #12
 80028f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 80028f4:	f107 0314 	add.w	r3, r7, #20
 80028f8:	4619      	mov	r1, r3
 80028fa:	4806      	ldr	r0, [pc, #24]	@ (8002914 <HAL_SD_MspInit+0xc0>)
 80028fc:	f005 f928 	bl	8007b50 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8002900:	bf00      	nop
 8002902:	3728      	adds	r7, #40	@ 0x28
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	40012c00 	.word	0x40012c00
 800290c:	40023800 	.word	0x40023800
 8002910:	40020800 	.word	0x40020800
 8002914:	40020c00 	.word	0x40020c00

08002918 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b0aa      	sub	sp, #168	@ 0xa8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002920:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002924:	2200      	movs	r2, #0
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	605a      	str	r2, [r3, #4]
 800292a:	609a      	str	r2, [r3, #8]
 800292c:	60da      	str	r2, [r3, #12]
 800292e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002930:	f107 0310 	add.w	r3, r7, #16
 8002934:	2284      	movs	r2, #132	@ 0x84
 8002936:	2100      	movs	r1, #0
 8002938:	4618      	mov	r0, r3
 800293a:	f015 ff0f 	bl	801875c <memset>
  if(hspdifrx->Instance==SPDIFRX)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8002946:	d143      	bne.n	80029d0 <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002948:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800294c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 800294e:	2364      	movs	r3, #100	@ 0x64
 8002950:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 8002952:	2302      	movs	r3, #2
 8002954:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002956:	2302      	movs	r3, #2
 8002958:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 800295a:	2302      	movs	r3, #2
 800295c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 800295e:	2301      	movs	r3, #1
 8002960:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002962:	f107 0310 	add.w	r3, r7, #16
 8002966:	4618      	mov	r0, r3
 8002968:	f009 fc3e 	bl	800c1e8 <HAL_RCCEx_PeriphCLKConfig>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 8002972:	f7ff fae1 	bl	8001f38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8002976:	4b18      	ldr	r3, [pc, #96]	@ (80029d8 <HAL_SPDIFRX_MspInit+0xc0>)
 8002978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297a:	4a17      	ldr	r2, [pc, #92]	@ (80029d8 <HAL_SPDIFRX_MspInit+0xc0>)
 800297c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002980:	6413      	str	r3, [r2, #64]	@ 0x40
 8002982:	4b15      	ldr	r3, [pc, #84]	@ (80029d8 <HAL_SPDIFRX_MspInit+0xc0>)
 8002984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002986:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800298a:	60fb      	str	r3, [r7, #12]
 800298c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800298e:	4b12      	ldr	r3, [pc, #72]	@ (80029d8 <HAL_SPDIFRX_MspInit+0xc0>)
 8002990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002992:	4a11      	ldr	r2, [pc, #68]	@ (80029d8 <HAL_SPDIFRX_MspInit+0xc0>)
 8002994:	f043 0308 	orr.w	r3, r3, #8
 8002998:	6313      	str	r3, [r2, #48]	@ 0x30
 800299a:	4b0f      	ldr	r3, [pc, #60]	@ (80029d8 <HAL_SPDIFRX_MspInit+0xc0>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	f003 0308 	and.w	r3, r3, #8
 80029a2:	60bb      	str	r3, [r7, #8]
 80029a4:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80029a6:	2380      	movs	r3, #128	@ 0x80
 80029a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ac:	2302      	movs	r3, #2
 80029ae:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b8:	2300      	movs	r3, #0
 80029ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80029be:	2308      	movs	r3, #8
 80029c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80029c4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80029c8:	4619      	mov	r1, r3
 80029ca:	4804      	ldr	r0, [pc, #16]	@ (80029dc <HAL_SPDIFRX_MspInit+0xc4>)
 80029cc:	f005 f8c0 	bl	8007b50 <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 80029d0:	bf00      	nop
 80029d2:	37a8      	adds	r7, #168	@ 0xa8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40023800 	.word	0x40023800
 80029dc:	40020c00 	.word	0x40020c00

080029e0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b08a      	sub	sp, #40	@ 0x28
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e8:	f107 0314 	add.w	r3, r7, #20
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	605a      	str	r2, [r3, #4]
 80029f2:	609a      	str	r2, [r3, #8]
 80029f4:	60da      	str	r2, [r3, #12]
 80029f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a25      	ldr	r2, [pc, #148]	@ (8002a94 <HAL_SPI_MspInit+0xb4>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d144      	bne.n	8002a8c <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002a02:	4b25      	ldr	r3, [pc, #148]	@ (8002a98 <HAL_SPI_MspInit+0xb8>)
 8002a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a06:	4a24      	ldr	r2, [pc, #144]	@ (8002a98 <HAL_SPI_MspInit+0xb8>)
 8002a08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a0e:	4b22      	ldr	r3, [pc, #136]	@ (8002a98 <HAL_SPI_MspInit+0xb8>)
 8002a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a16:	613b      	str	r3, [r7, #16]
 8002a18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002a1a:	4b1f      	ldr	r3, [pc, #124]	@ (8002a98 <HAL_SPI_MspInit+0xb8>)
 8002a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1e:	4a1e      	ldr	r2, [pc, #120]	@ (8002a98 <HAL_SPI_MspInit+0xb8>)
 8002a20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a24:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a26:	4b1c      	ldr	r3, [pc, #112]	@ (8002a98 <HAL_SPI_MspInit+0xb8>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a2e:	60fb      	str	r3, [r7, #12]
 8002a30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a32:	4b19      	ldr	r3, [pc, #100]	@ (8002a98 <HAL_SPI_MspInit+0xb8>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a36:	4a18      	ldr	r2, [pc, #96]	@ (8002a98 <HAL_SPI_MspInit+0xb8>)
 8002a38:	f043 0302 	orr.w	r3, r3, #2
 8002a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a3e:	4b16      	ldr	r3, [pc, #88]	@ (8002a98 <HAL_SPI_MspInit+0xb8>)
 8002a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	60bb      	str	r3, [r7, #8]
 8002a48:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a52:	2300      	movs	r3, #0
 8002a54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a56:	2300      	movs	r3, #0
 8002a58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a5a:	2305      	movs	r3, #5
 8002a5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8002a5e:	f107 0314 	add.w	r3, r7, #20
 8002a62:	4619      	mov	r1, r3
 8002a64:	480d      	ldr	r0, [pc, #52]	@ (8002a9c <HAL_SPI_MspInit+0xbc>)
 8002a66:	f005 f873 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8002a6a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002a6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a70:	2302      	movs	r3, #2
 8002a72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a74:	2300      	movs	r3, #0
 8002a76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a7c:	2305      	movs	r3, #5
 8002a7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a80:	f107 0314 	add.w	r3, r7, #20
 8002a84:	4619      	mov	r1, r3
 8002a86:	4806      	ldr	r0, [pc, #24]	@ (8002aa0 <HAL_SPI_MspInit+0xc0>)
 8002a88:	f005 f862 	bl	8007b50 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002a8c:	bf00      	nop
 8002a8e:	3728      	adds	r7, #40	@ 0x28
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	40003800 	.word	0x40003800
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	40022000 	.word	0x40022000
 8002aa0:	40020400 	.word	0x40020400

08002aa4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b089      	sub	sp, #36	@ 0x24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a2e      	ldr	r2, [pc, #184]	@ (8002b6c <HAL_TIM_Base_MspInit+0xc8>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d10c      	bne.n	8002ad0 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ab6:	4b2e      	ldr	r3, [pc, #184]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aba:	4a2d      	ldr	r2, [pc, #180]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002abc:	f043 0301 	orr.w	r3, r3, #1
 8002ac0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ac2:	4b2b      	ldr	r3, [pc, #172]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac6:	f003 0301 	and.w	r3, r3, #1
 8002aca:	61fb      	str	r3, [r7, #28]
 8002acc:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002ace:	e046      	b.n	8002b5e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ad8:	d10c      	bne.n	8002af4 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ada:	4b25      	ldr	r3, [pc, #148]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ade:	4a24      	ldr	r2, [pc, #144]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002ae0:	f043 0301 	orr.w	r3, r3, #1
 8002ae4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ae6:	4b22      	ldr	r3, [pc, #136]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	61bb      	str	r3, [r7, #24]
 8002af0:	69bb      	ldr	r3, [r7, #24]
}
 8002af2:	e034      	b.n	8002b5e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a1e      	ldr	r2, [pc, #120]	@ (8002b74 <HAL_TIM_Base_MspInit+0xd0>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d10c      	bne.n	8002b18 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002afe:	4b1c      	ldr	r3, [pc, #112]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b02:	4a1b      	ldr	r2, [pc, #108]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002b04:	f043 0302 	orr.w	r3, r3, #2
 8002b08:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b0a:	4b19      	ldr	r3, [pc, #100]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	617b      	str	r3, [r7, #20]
 8002b14:	697b      	ldr	r3, [r7, #20]
}
 8002b16:	e022      	b.n	8002b5e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a16      	ldr	r2, [pc, #88]	@ (8002b78 <HAL_TIM_Base_MspInit+0xd4>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d10c      	bne.n	8002b3c <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002b22:	4b13      	ldr	r3, [pc, #76]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b26:	4a12      	ldr	r2, [pc, #72]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002b28:	f043 0308 	orr.w	r3, r3, #8
 8002b2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b2e:	4b10      	ldr	r3, [pc, #64]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b32:	f003 0308 	and.w	r3, r3, #8
 8002b36:	613b      	str	r3, [r7, #16]
 8002b38:	693b      	ldr	r3, [r7, #16]
}
 8002b3a:	e010      	b.n	8002b5e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a0e      	ldr	r2, [pc, #56]	@ (8002b7c <HAL_TIM_Base_MspInit+0xd8>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d10b      	bne.n	8002b5e <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002b46:	4b0a      	ldr	r3, [pc, #40]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b4a:	4a09      	ldr	r2, [pc, #36]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002b4c:	f043 0302 	orr.w	r3, r3, #2
 8002b50:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b52:	4b07      	ldr	r3, [pc, #28]	@ (8002b70 <HAL_TIM_Base_MspInit+0xcc>)
 8002b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
}
 8002b5e:	bf00      	nop
 8002b60:	3724      	adds	r7, #36	@ 0x24
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	40010000 	.word	0x40010000
 8002b70:	40023800 	.word	0x40023800
 8002b74:	40000400 	.word	0x40000400
 8002b78:	40000c00 	.word	0x40000c00
 8002b7c:	40010400 	.word	0x40010400

08002b80 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b085      	sub	sp, #20
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a0a      	ldr	r2, [pc, #40]	@ (8002bb8 <HAL_TIM_PWM_MspInit+0x38>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d10b      	bne.n	8002baa <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002b92:	4b0a      	ldr	r3, [pc, #40]	@ (8002bbc <HAL_TIM_PWM_MspInit+0x3c>)
 8002b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b96:	4a09      	ldr	r2, [pc, #36]	@ (8002bbc <HAL_TIM_PWM_MspInit+0x3c>)
 8002b98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b9e:	4b07      	ldr	r3, [pc, #28]	@ (8002bbc <HAL_TIM_PWM_MspInit+0x3c>)
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ba6:	60fb      	str	r3, [r7, #12]
 8002ba8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 8002baa:	bf00      	nop
 8002bac:	3714      	adds	r7, #20
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	40001800 	.word	0x40001800
 8002bbc:	40023800 	.word	0x40023800

08002bc0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b08c      	sub	sp, #48	@ 0x30
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc8:	f107 031c 	add.w	r3, r7, #28
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]
 8002bd0:	605a      	str	r2, [r3, #4]
 8002bd2:	609a      	str	r2, [r3, #8]
 8002bd4:	60da      	str	r2, [r3, #12]
 8002bd6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a56      	ldr	r2, [pc, #344]	@ (8002d38 <HAL_TIM_MspPostInit+0x178>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d11d      	bne.n	8002c1e <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be2:	4b56      	ldr	r3, [pc, #344]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be6:	4a55      	ldr	r2, [pc, #340]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002be8:	f043 0301 	orr.w	r3, r3, #1
 8002bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bee:	4b53      	ldr	r3, [pc, #332]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf2:	f003 0301 	and.w	r3, r3, #1
 8002bf6:	61bb      	str	r3, [r7, #24]
 8002bf8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8002bfa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c00:	2302      	movs	r3, #2
 8002c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c04:	2300      	movs	r3, #0
 8002c06:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8002c10:	f107 031c 	add.w	r3, r7, #28
 8002c14:	4619      	mov	r1, r3
 8002c16:	484a      	ldr	r0, [pc, #296]	@ (8002d40 <HAL_TIM_MspPostInit+0x180>)
 8002c18:	f004 ff9a 	bl	8007b50 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002c1c:	e087      	b.n	8002d2e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c26:	d11d      	bne.n	8002c64 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c28:	4b44      	ldr	r3, [pc, #272]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2c:	4a43      	ldr	r2, [pc, #268]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002c2e:	f043 0301 	orr.w	r3, r3, #1
 8002c32:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c34:	4b41      	ldr	r3, [pc, #260]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	617b      	str	r3, [r7, #20]
 8002c3e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8002c40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c46:	2302      	movs	r3, #2
 8002c48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c52:	2301      	movs	r3, #1
 8002c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8002c56:	f107 031c 	add.w	r3, r7, #28
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4838      	ldr	r0, [pc, #224]	@ (8002d40 <HAL_TIM_MspPostInit+0x180>)
 8002c5e:	f004 ff77 	bl	8007b50 <HAL_GPIO_Init>
}
 8002c62:	e064      	b.n	8002d2e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a36      	ldr	r2, [pc, #216]	@ (8002d44 <HAL_TIM_MspPostInit+0x184>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d11c      	bne.n	8002ca8 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c6e:	4b33      	ldr	r3, [pc, #204]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c72:	4a32      	ldr	r2, [pc, #200]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002c74:	f043 0302 	orr.w	r3, r3, #2
 8002c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c7a:	4b30      	ldr	r3, [pc, #192]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7e:	f003 0302 	and.w	r3, r3, #2
 8002c82:	613b      	str	r3, [r7, #16]
 8002c84:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8002c86:	2310      	movs	r3, #16
 8002c88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c92:	2300      	movs	r3, #0
 8002c94:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c96:	2302      	movs	r3, #2
 8002c98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8002c9a:	f107 031c 	add.w	r3, r7, #28
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	4829      	ldr	r0, [pc, #164]	@ (8002d48 <HAL_TIM_MspPostInit+0x188>)
 8002ca2:	f004 ff55 	bl	8007b50 <HAL_GPIO_Init>
}
 8002ca6:	e042      	b.n	8002d2e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a27      	ldr	r2, [pc, #156]	@ (8002d4c <HAL_TIM_MspPostInit+0x18c>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d11c      	bne.n	8002cec <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002cb2:	4b22      	ldr	r3, [pc, #136]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb6:	4a21      	ldr	r2, [pc, #132]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002cb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cce:	2302      	movs	r3, #2
 8002cd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002cda:	2302      	movs	r3, #2
 8002cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8002cde:	f107 031c 	add.w	r3, r7, #28
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	481a      	ldr	r0, [pc, #104]	@ (8002d50 <HAL_TIM_MspPostInit+0x190>)
 8002ce6:	f004 ff33 	bl	8007b50 <HAL_GPIO_Init>
}
 8002cea:	e020      	b.n	8002d2e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a18      	ldr	r2, [pc, #96]	@ (8002d54 <HAL_TIM_MspPostInit+0x194>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d11b      	bne.n	8002d2e <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002cf6:	4b11      	ldr	r3, [pc, #68]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfa:	4a10      	ldr	r2, [pc, #64]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002cfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d02:	4b0e      	ldr	r3, [pc, #56]	@ (8002d3c <HAL_TIM_MspPostInit+0x17c>)
 8002d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d0a:	60bb      	str	r3, [r7, #8]
 8002d0c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8002d0e:	2340      	movs	r3, #64	@ 0x40
 8002d10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d12:	2302      	movs	r3, #2
 8002d14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d16:	2300      	movs	r3, #0
 8002d18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002d1e:	2309      	movs	r3, #9
 8002d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8002d22:	f107 031c 	add.w	r3, r7, #28
 8002d26:	4619      	mov	r1, r3
 8002d28:	480b      	ldr	r0, [pc, #44]	@ (8002d58 <HAL_TIM_MspPostInit+0x198>)
 8002d2a:	f004 ff11 	bl	8007b50 <HAL_GPIO_Init>
}
 8002d2e:	bf00      	nop
 8002d30:	3730      	adds	r7, #48	@ 0x30
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40010000 	.word	0x40010000
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	40020000 	.word	0x40020000
 8002d44:	40000400 	.word	0x40000400
 8002d48:	40020400 	.word	0x40020400
 8002d4c:	40000c00 	.word	0x40000c00
 8002d50:	40022000 	.word	0x40022000
 8002d54:	40001800 	.word	0x40001800
 8002d58:	40021c00 	.word	0x40021c00

08002d5c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b0ae      	sub	sp, #184	@ 0xb8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d64:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]
 8002d6c:	605a      	str	r2, [r3, #4]
 8002d6e:	609a      	str	r2, [r3, #8]
 8002d70:	60da      	str	r2, [r3, #12]
 8002d72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d74:	f107 0320 	add.w	r3, r7, #32
 8002d78:	2284      	movs	r2, #132	@ 0x84
 8002d7a:	2100      	movs	r1, #0
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f015 fced 	bl	801875c <memset>
  if(huart->Instance==USART1)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a53      	ldr	r2, [pc, #332]	@ (8002ed4 <HAL_UART_MspInit+0x178>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d15d      	bne.n	8002e48 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002d8c:	2340      	movs	r3, #64	@ 0x40
 8002d8e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002d90:	2300      	movs	r3, #0
 8002d92:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d94:	f107 0320 	add.w	r3, r7, #32
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f009 fa25 	bl	800c1e8 <HAL_RCCEx_PeriphCLKConfig>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002da4:	f7ff f8c8 	bl	8001f38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002da8:	4b4b      	ldr	r3, [pc, #300]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002daa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dac:	4a4a      	ldr	r2, [pc, #296]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002dae:	f043 0310 	orr.w	r3, r3, #16
 8002db2:	6453      	str	r3, [r2, #68]	@ 0x44
 8002db4:	4b48      	ldr	r3, [pc, #288]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db8:	f003 0310 	and.w	r3, r3, #16
 8002dbc:	61fb      	str	r3, [r7, #28]
 8002dbe:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dc0:	4b45      	ldr	r3, [pc, #276]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc4:	4a44      	ldr	r2, [pc, #272]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002dc6:	f043 0302 	orr.w	r3, r3, #2
 8002dca:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dcc:	4b42      	ldr	r3, [pc, #264]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd0:	f003 0302 	and.w	r3, r3, #2
 8002dd4:	61bb      	str	r3, [r7, #24]
 8002dd6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dd8:	4b3f      	ldr	r3, [pc, #252]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ddc:	4a3e      	ldr	r2, [pc, #248]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002dde:	f043 0301 	orr.w	r3, r3, #1
 8002de2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002de4:	4b3c      	ldr	r3, [pc, #240]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de8:	f003 0301 	and.w	r3, r3, #1
 8002dec:	617b      	str	r3, [r7, #20]
 8002dee:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002df0:	2380      	movs	r3, #128	@ 0x80
 8002df2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df6:	2302      	movs	r3, #2
 8002df8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e02:	2300      	movs	r3, #0
 8002e04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e08:	2307      	movs	r3, #7
 8002e0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002e0e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002e12:	4619      	mov	r1, r3
 8002e14:	4831      	ldr	r0, [pc, #196]	@ (8002edc <HAL_UART_MspInit+0x180>)
 8002e16:	f004 fe9b 	bl	8007b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002e1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e22:	2302      	movs	r3, #2
 8002e24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e34:	2307      	movs	r3, #7
 8002e36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002e3a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4827      	ldr	r0, [pc, #156]	@ (8002ee0 <HAL_UART_MspInit+0x184>)
 8002e42:	f004 fe85 	bl	8007b50 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002e46:	e040      	b.n	8002eca <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a25      	ldr	r2, [pc, #148]	@ (8002ee4 <HAL_UART_MspInit+0x188>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d13b      	bne.n	8002eca <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002e52:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002e56:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e5c:	f107 0320 	add.w	r3, r7, #32
 8002e60:	4618      	mov	r0, r3
 8002e62:	f009 f9c1 	bl	800c1e8 <HAL_RCCEx_PeriphCLKConfig>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8002e6c:	f7ff f864 	bl	8001f38 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002e70:	4b19      	ldr	r3, [pc, #100]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e74:	4a18      	ldr	r2, [pc, #96]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002e76:	f043 0320 	orr.w	r3, r3, #32
 8002e7a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e7c:	4b16      	ldr	r3, [pc, #88]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e80:	f003 0320 	and.w	r3, r3, #32
 8002e84:	613b      	str	r3, [r7, #16]
 8002e86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e88:	4b13      	ldr	r3, [pc, #76]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e8c:	4a12      	ldr	r2, [pc, #72]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002e8e:	f043 0304 	orr.w	r3, r3, #4
 8002e92:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e94:	4b10      	ldr	r3, [pc, #64]	@ (8002ed8 <HAL_UART_MspInit+0x17c>)
 8002e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e98:	f003 0304 	and.w	r3, r3, #4
 8002e9c:	60fb      	str	r3, [r7, #12]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002ea0:	23c0      	movs	r3, #192	@ 0xc0
 8002ea2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eac:	2300      	movs	r3, #0
 8002eae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002eb8:	2308      	movs	r3, #8
 8002eba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ebe:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	4808      	ldr	r0, [pc, #32]	@ (8002ee8 <HAL_UART_MspInit+0x18c>)
 8002ec6:	f004 fe43 	bl	8007b50 <HAL_GPIO_Init>
}
 8002eca:	bf00      	nop
 8002ecc:	37b8      	adds	r7, #184	@ 0xb8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	40011000 	.word	0x40011000
 8002ed8:	40023800 	.word	0x40023800
 8002edc:	40020400 	.word	0x40020400
 8002ee0:	40020000 	.word	0x40020000
 8002ee4:	40011400 	.word	0x40011400
 8002ee8:	40020800 	.word	0x40020800

08002eec <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002ef2:	1d3b      	adds	r3, r7, #4
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	605a      	str	r2, [r3, #4]
 8002efa:	609a      	str	r2, [r3, #8]
 8002efc:	60da      	str	r2, [r3, #12]
 8002efe:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002f00:	4b3a      	ldr	r3, [pc, #232]	@ (8002fec <HAL_FMC_MspInit+0x100>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d16d      	bne.n	8002fe4 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8002f08:	4b38      	ldr	r3, [pc, #224]	@ (8002fec <HAL_FMC_MspInit+0x100>)
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002f0e:	4b38      	ldr	r3, [pc, #224]	@ (8002ff0 <HAL_FMC_MspInit+0x104>)
 8002f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f12:	4a37      	ldr	r2, [pc, #220]	@ (8002ff0 <HAL_FMC_MspInit+0x104>)
 8002f14:	f043 0301 	orr.w	r3, r3, #1
 8002f18:	6393      	str	r3, [r2, #56]	@ 0x38
 8002f1a:	4b35      	ldr	r3, [pc, #212]	@ (8002ff0 <HAL_FMC_MspInit+0x104>)
 8002f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	603b      	str	r3, [r7, #0]
 8002f24:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8002f26:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002f2a:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f30:	2300      	movs	r3, #0
 8002f32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f34:	2303      	movs	r3, #3
 8002f36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f38:	230c      	movs	r3, #12
 8002f3a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f3c:	1d3b      	adds	r3, r7, #4
 8002f3e:	4619      	mov	r1, r3
 8002f40:	482c      	ldr	r0, [pc, #176]	@ (8002ff4 <HAL_FMC_MspInit+0x108>)
 8002f42:	f004 fe05 	bl	8007b50 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002f46:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002f4a:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f50:	2300      	movs	r3, #0
 8002f52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f54:	2303      	movs	r3, #3
 8002f56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f58:	230c      	movs	r3, #12
 8002f5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f5c:	1d3b      	adds	r3, r7, #4
 8002f5e:	4619      	mov	r1, r3
 8002f60:	4825      	ldr	r0, [pc, #148]	@ (8002ff8 <HAL_FMC_MspInit+0x10c>)
 8002f62:	f004 fdf5 	bl	8007b50 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8002f66:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002f6a:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f74:	2303      	movs	r3, #3
 8002f76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f78:	230c      	movs	r3, #12
 8002f7a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f7c:	1d3b      	adds	r3, r7, #4
 8002f7e:	4619      	mov	r1, r3
 8002f80:	481e      	ldr	r0, [pc, #120]	@ (8002ffc <HAL_FMC_MspInit+0x110>)
 8002f82:	f004 fde5 	bl	8007b50 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002f86:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002f8a:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f90:	2300      	movs	r3, #0
 8002f92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f94:	2303      	movs	r3, #3
 8002f96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f98:	230c      	movs	r3, #12
 8002f9a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002f9c:	1d3b      	adds	r3, r7, #4
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4817      	ldr	r0, [pc, #92]	@ (8003000 <HAL_FMC_MspInit+0x114>)
 8002fa2:	f004 fdd5 	bl	8007b50 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002fa6:	2328      	movs	r3, #40	@ 0x28
 8002fa8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002faa:	2302      	movs	r3, #2
 8002fac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002fb6:	230c      	movs	r3, #12
 8002fb8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002fba:	1d3b      	adds	r3, r7, #4
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	4811      	ldr	r0, [pc, #68]	@ (8003004 <HAL_FMC_MspInit+0x118>)
 8002fc0:	f004 fdc6 	bl	8007b50 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002fc4:	2308      	movs	r3, #8
 8002fc6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc8:	2302      	movs	r3, #2
 8002fca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002fd4:	230c      	movs	r3, #12
 8002fd6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002fd8:	1d3b      	adds	r3, r7, #4
 8002fda:	4619      	mov	r1, r3
 8002fdc:	480a      	ldr	r0, [pc, #40]	@ (8003008 <HAL_FMC_MspInit+0x11c>)
 8002fde:	f004 fdb7 	bl	8007b50 <HAL_GPIO_Init>
 8002fe2:	e000      	b.n	8002fe6 <HAL_FMC_MspInit+0xfa>
    return;
 8002fe4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002fe6:	3718      	adds	r7, #24
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	200137a4 	.word	0x200137a4
 8002ff0:	40023800 	.word	0x40023800
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	40021800 	.word	0x40021800
 8002ffc:	40020c00 	.word	0x40020c00
 8003000:	40021400 	.word	0x40021400
 8003004:	40021c00 	.word	0x40021c00
 8003008:	40020800 	.word	0x40020800

0800300c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8003014:	f7ff ff6a 	bl	8002eec <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8003018:	bf00      	nop
 800301a:	3708      	adds	r7, #8
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}

08003020 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b08a      	sub	sp, #40	@ 0x28
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a62      	ldr	r2, [pc, #392]	@ (80031b8 <HAL_SAI_MspInit+0x198>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d15c      	bne.n	80030ec <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8003032:	4b62      	ldr	r3, [pc, #392]	@ (80031bc <HAL_SAI_MspInit+0x19c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d10b      	bne.n	8003052 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800303a:	4b61      	ldr	r3, [pc, #388]	@ (80031c0 <HAL_SAI_MspInit+0x1a0>)
 800303c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800303e:	4a60      	ldr	r2, [pc, #384]	@ (80031c0 <HAL_SAI_MspInit+0x1a0>)
 8003040:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003044:	6453      	str	r3, [r2, #68]	@ 0x44
 8003046:	4b5e      	ldr	r3, [pc, #376]	@ (80031c0 <HAL_SAI_MspInit+0x1a0>)
 8003048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800304a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800304e:	613b      	str	r3, [r7, #16]
 8003050:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8003052:	4b5a      	ldr	r3, [pc, #360]	@ (80031bc <HAL_SAI_MspInit+0x19c>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	3301      	adds	r3, #1
 8003058:	4a58      	ldr	r2, [pc, #352]	@ (80031bc <HAL_SAI_MspInit+0x19c>)
 800305a:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 800305c:	23f0      	movs	r3, #240	@ 0xf0
 800305e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003060:	2302      	movs	r3, #2
 8003062:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003064:	2300      	movs	r3, #0
 8003066:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003068:	2300      	movs	r3, #0
 800306a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800306c:	230a      	movs	r3, #10
 800306e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003070:	f107 0314 	add.w	r3, r7, #20
 8003074:	4619      	mov	r1, r3
 8003076:	4853      	ldr	r0, [pc, #332]	@ (80031c4 <HAL_SAI_MspInit+0x1a4>)
 8003078:	f004 fd6a 	bl	8007b50 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 800307c:	4b52      	ldr	r3, [pc, #328]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 800307e:	4a53      	ldr	r2, [pc, #332]	@ (80031cc <HAL_SAI_MspInit+0x1ac>)
 8003080:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8003082:	4b51      	ldr	r3, [pc, #324]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 8003084:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003088:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800308a:	4b4f      	ldr	r3, [pc, #316]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 800308c:	2240      	movs	r2, #64	@ 0x40
 800308e:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8003090:	4b4d      	ldr	r3, [pc, #308]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 8003092:	2200      	movs	r2, #0
 8003094:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8003096:	4b4c      	ldr	r3, [pc, #304]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 8003098:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800309c:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800309e:	4b4a      	ldr	r3, [pc, #296]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 80030a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80030a4:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80030a6:	4b48      	ldr	r3, [pc, #288]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 80030a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80030ac:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 80030ae:	4b46      	ldr	r3, [pc, #280]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 80030b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030b4:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 80030b6:	4b44      	ldr	r3, [pc, #272]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 80030b8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80030bc:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030be:	4b42      	ldr	r3, [pc, #264]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 80030c4:	4840      	ldr	r0, [pc, #256]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 80030c6:	f003 fa77 	bl	80065b8 <HAL_DMA_Init>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d001      	beq.n	80030d4 <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 80030d0:	f7fe ff32 	bl	8001f38 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4a3c      	ldr	r2, [pc, #240]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 80030d8:	671a      	str	r2, [r3, #112]	@ 0x70
 80030da:	4a3b      	ldr	r2, [pc, #236]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a39      	ldr	r2, [pc, #228]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 80030e4:	66da      	str	r2, [r3, #108]	@ 0x6c
 80030e6:	4a38      	ldr	r2, [pc, #224]	@ (80031c8 <HAL_SAI_MspInit+0x1a8>)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a37      	ldr	r2, [pc, #220]	@ (80031d0 <HAL_SAI_MspInit+0x1b0>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d15c      	bne.n	80031b0 <HAL_SAI_MspInit+0x190>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 80030f6:	4b31      	ldr	r3, [pc, #196]	@ (80031bc <HAL_SAI_MspInit+0x19c>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d10b      	bne.n	8003116 <HAL_SAI_MspInit+0xf6>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80030fe:	4b30      	ldr	r3, [pc, #192]	@ (80031c0 <HAL_SAI_MspInit+0x1a0>)
 8003100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003102:	4a2f      	ldr	r2, [pc, #188]	@ (80031c0 <HAL_SAI_MspInit+0x1a0>)
 8003104:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003108:	6453      	str	r3, [r2, #68]	@ 0x44
 800310a:	4b2d      	ldr	r3, [pc, #180]	@ (80031c0 <HAL_SAI_MspInit+0x1a0>)
 800310c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003112:	60fb      	str	r3, [r7, #12]
 8003114:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8003116:	4b29      	ldr	r3, [pc, #164]	@ (80031bc <HAL_SAI_MspInit+0x19c>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	3301      	adds	r3, #1
 800311c:	4a27      	ldr	r2, [pc, #156]	@ (80031bc <HAL_SAI_MspInit+0x19c>)
 800311e:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8003120:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003124:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003126:	2302      	movs	r3, #2
 8003128:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800312a:	2300      	movs	r3, #0
 800312c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800312e:	2300      	movs	r3, #0
 8003130:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8003132:	230a      	movs	r3, #10
 8003134:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8003136:	f107 0314 	add.w	r3, r7, #20
 800313a:	4619      	mov	r1, r3
 800313c:	4825      	ldr	r0, [pc, #148]	@ (80031d4 <HAL_SAI_MspInit+0x1b4>)
 800313e:	f004 fd07 	bl	8007b50 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream6;
 8003142:	4b25      	ldr	r3, [pc, #148]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 8003144:	4a25      	ldr	r2, [pc, #148]	@ (80031dc <HAL_SAI_MspInit+0x1bc>)
 8003146:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_3;
 8003148:	4b23      	ldr	r3, [pc, #140]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 800314a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800314e:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003150:	4b21      	ldr	r3, [pc, #132]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 8003152:	2200      	movs	r2, #0
 8003154:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8003156:	4b20      	ldr	r3, [pc, #128]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 8003158:	2200      	movs	r2, #0
 800315a:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 800315c:	4b1e      	ldr	r3, [pc, #120]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 800315e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003162:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003164:	4b1c      	ldr	r3, [pc, #112]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 8003166:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800316a:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800316c:	4b1a      	ldr	r3, [pc, #104]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 800316e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003172:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8003174:	4b18      	ldr	r3, [pc, #96]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 8003176:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800317a:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 800317c:	4b16      	ldr	r3, [pc, #88]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 800317e:	2200      	movs	r2, #0
 8003180:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003182:	4b15      	ldr	r3, [pc, #84]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 8003184:	2200      	movs	r2, #0
 8003186:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8003188:	4813      	ldr	r0, [pc, #76]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 800318a:	f003 fa15 	bl	80065b8 <HAL_DMA_Init>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d001      	beq.n	8003198 <HAL_SAI_MspInit+0x178>
    {
      Error_Handler();
 8003194:	f7fe fed0 	bl	8001f38 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	4a0f      	ldr	r2, [pc, #60]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 800319c:	671a      	str	r2, [r3, #112]	@ 0x70
 800319e:	4a0e      	ldr	r2, [pc, #56]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a0c      	ldr	r2, [pc, #48]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 80031a8:	66da      	str	r2, [r3, #108]	@ 0x6c
 80031aa:	4a0b      	ldr	r2, [pc, #44]	@ (80031d8 <HAL_SAI_MspInit+0x1b8>)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 80031b0:	bf00      	nop
 80031b2:	3728      	adds	r7, #40	@ 0x28
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	40015c04 	.word	0x40015c04
 80031bc:	200137a8 	.word	0x200137a8
 80031c0:	40023800 	.word	0x40023800
 80031c4:	40022000 	.word	0x40022000
 80031c8:	20012b10 	.word	0x20012b10
 80031cc:	40026470 	.word	0x40026470
 80031d0:	40015c24 	.word	0x40015c24
 80031d4:	40021800 	.word	0x40021800
 80031d8:	20012b70 	.word	0x20012b70
 80031dc:	400264a0 	.word	0x400264a0

080031e0 <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a23      	ldr	r2, [pc, #140]	@ (800327c <HAL_SAI_MspDeInit+0x9c>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d11c      	bne.n	800322c <HAL_SAI_MspDeInit+0x4c>
    {
    SAI2_client --;
 80031f2:	4b23      	ldr	r3, [pc, #140]	@ (8003280 <HAL_SAI_MspDeInit+0xa0>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	3b01      	subs	r3, #1
 80031f8:	4a21      	ldr	r2, [pc, #132]	@ (8003280 <HAL_SAI_MspDeInit+0xa0>)
 80031fa:	6013      	str	r3, [r2, #0]
    if (SAI2_client == 0)
 80031fc:	4b20      	ldr	r3, [pc, #128]	@ (8003280 <HAL_SAI_MspDeInit+0xa0>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d105      	bne.n	8003210 <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI2_CLK_DISABLE();
 8003204:	4b1f      	ldr	r3, [pc, #124]	@ (8003284 <HAL_SAI_MspDeInit+0xa4>)
 8003206:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003208:	4a1e      	ldr	r2, [pc, #120]	@ (8003284 <HAL_SAI_MspDeInit+0xa4>)
 800320a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800320e:	6453      	str	r3, [r2, #68]	@ 0x44
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    HAL_GPIO_DeInit(GPIOI, SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin);
 8003210:	21f0      	movs	r1, #240	@ 0xf0
 8003212:	481d      	ldr	r0, [pc, #116]	@ (8003288 <HAL_SAI_MspDeInit+0xa8>)
 8003214:	f004 fe48 	bl	8007ea8 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800321c:	4618      	mov	r0, r3
 800321e:	f003 fa79 	bl	8006714 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003226:	4618      	mov	r0, r3
 8003228:	f003 fa74 	bl	8006714 <HAL_DMA_DeInit>
    }
    if(hsai->Instance==SAI2_Block_B)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a16      	ldr	r2, [pc, #88]	@ (800328c <HAL_SAI_MspDeInit+0xac>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d11d      	bne.n	8003272 <HAL_SAI_MspDeInit+0x92>
    {
    SAI2_client --;
 8003236:	4b12      	ldr	r3, [pc, #72]	@ (8003280 <HAL_SAI_MspDeInit+0xa0>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	3b01      	subs	r3, #1
 800323c:	4a10      	ldr	r2, [pc, #64]	@ (8003280 <HAL_SAI_MspDeInit+0xa0>)
 800323e:	6013      	str	r3, [r2, #0]
      if (SAI2_client == 0)
 8003240:	4b0f      	ldr	r3, [pc, #60]	@ (8003280 <HAL_SAI_MspDeInit+0xa0>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d105      	bne.n	8003254 <HAL_SAI_MspDeInit+0x74>
      {
      /* Peripheral clock disable */
      __HAL_RCC_SAI2_CLK_DISABLE();
 8003248:	4b0e      	ldr	r3, [pc, #56]	@ (8003284 <HAL_SAI_MspDeInit+0xa4>)
 800324a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800324c:	4a0d      	ldr	r2, [pc, #52]	@ (8003284 <HAL_SAI_MspDeInit+0xa4>)
 800324e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003252:	6453      	str	r3, [r2, #68]	@ 0x44
      }

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    HAL_GPIO_DeInit(SAI2_SDB_GPIO_Port, SAI2_SDB_Pin);
 8003254:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003258:	480d      	ldr	r0, [pc, #52]	@ (8003290 <HAL_SAI_MspDeInit+0xb0>)
 800325a:	f004 fe25 	bl	8007ea8 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003262:	4618      	mov	r0, r3
 8003264:	f003 fa56 	bl	8006714 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800326c:	4618      	mov	r0, r3
 800326e:	f003 fa51 	bl	8006714 <HAL_DMA_DeInit>
    }
}
 8003272:	bf00      	nop
 8003274:	3708      	adds	r7, #8
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	40015c04 	.word	0x40015c04
 8003280:	200137a8 	.word	0x200137a8
 8003284:	40023800 	.word	0x40023800
 8003288:	40022000 	.word	0x40022000
 800328c:	40015c24 	.word	0x40015c24
 8003290:	40021800 	.word	0x40021800

08003294 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b08e      	sub	sp, #56	@ 0x38
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800329c:	2300      	movs	r3, #0
 800329e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80032a0:	2300      	movs	r3, #0
 80032a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80032a4:	4b33      	ldr	r3, [pc, #204]	@ (8003374 <HAL_InitTick+0xe0>)
 80032a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a8:	4a32      	ldr	r2, [pc, #200]	@ (8003374 <HAL_InitTick+0xe0>)
 80032aa:	f043 0310 	orr.w	r3, r3, #16
 80032ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80032b0:	4b30      	ldr	r3, [pc, #192]	@ (8003374 <HAL_InitTick+0xe0>)
 80032b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b4:	f003 0310 	and.w	r3, r3, #16
 80032b8:	60fb      	str	r3, [r7, #12]
 80032ba:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80032bc:	f107 0210 	add.w	r2, r7, #16
 80032c0:	f107 0314 	add.w	r3, r7, #20
 80032c4:	4611      	mov	r1, r2
 80032c6:	4618      	mov	r0, r3
 80032c8:	f008 ff5c 	bl	800c184 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80032cc:	6a3b      	ldr	r3, [r7, #32]
 80032ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80032d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d103      	bne.n	80032de <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80032d6:	f008 ff2d 	bl	800c134 <HAL_RCC_GetPCLK1Freq>
 80032da:	6378      	str	r0, [r7, #52]	@ 0x34
 80032dc:	e004      	b.n	80032e8 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80032de:	f008 ff29 	bl	800c134 <HAL_RCC_GetPCLK1Freq>
 80032e2:	4603      	mov	r3, r0
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80032e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032ea:	4a23      	ldr	r2, [pc, #140]	@ (8003378 <HAL_InitTick+0xe4>)
 80032ec:	fba2 2303 	umull	r2, r3, r2, r3
 80032f0:	0c9b      	lsrs	r3, r3, #18
 80032f2:	3b01      	subs	r3, #1
 80032f4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80032f6:	4b21      	ldr	r3, [pc, #132]	@ (800337c <HAL_InitTick+0xe8>)
 80032f8:	4a21      	ldr	r2, [pc, #132]	@ (8003380 <HAL_InitTick+0xec>)
 80032fa:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80032fc:	4b1f      	ldr	r3, [pc, #124]	@ (800337c <HAL_InitTick+0xe8>)
 80032fe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003302:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003304:	4a1d      	ldr	r2, [pc, #116]	@ (800337c <HAL_InitTick+0xe8>)
 8003306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003308:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800330a:	4b1c      	ldr	r3, [pc, #112]	@ (800337c <HAL_InitTick+0xe8>)
 800330c:	2200      	movs	r2, #0
 800330e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003310:	4b1a      	ldr	r3, [pc, #104]	@ (800337c <HAL_InitTick+0xe8>)
 8003312:	2200      	movs	r2, #0
 8003314:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003316:	4b19      	ldr	r3, [pc, #100]	@ (800337c <HAL_InitTick+0xe8>)
 8003318:	2200      	movs	r2, #0
 800331a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800331c:	4817      	ldr	r0, [pc, #92]	@ (800337c <HAL_InitTick+0xe8>)
 800331e:	f00c f922 	bl	800f566 <HAL_TIM_Base_Init>
 8003322:	4603      	mov	r3, r0
 8003324:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003328:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800332c:	2b00      	cmp	r3, #0
 800332e:	d11b      	bne.n	8003368 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003330:	4812      	ldr	r0, [pc, #72]	@ (800337c <HAL_InitTick+0xe8>)
 8003332:	f00c f96f 	bl	800f614 <HAL_TIM_Base_Start_IT>
 8003336:	4603      	mov	r3, r0
 8003338:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800333c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003340:	2b00      	cmp	r3, #0
 8003342:	d111      	bne.n	8003368 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003344:	2036      	movs	r0, #54	@ 0x36
 8003346:	f002 ff45 	bl	80061d4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2b0f      	cmp	r3, #15
 800334e:	d808      	bhi.n	8003362 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003350:	2200      	movs	r2, #0
 8003352:	6879      	ldr	r1, [r7, #4]
 8003354:	2036      	movs	r0, #54	@ 0x36
 8003356:	f002 ff21 	bl	800619c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800335a:	4a0a      	ldr	r2, [pc, #40]	@ (8003384 <HAL_InitTick+0xf0>)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6013      	str	r3, [r2, #0]
 8003360:	e002      	b.n	8003368 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003368:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800336c:	4618      	mov	r0, r3
 800336e:	3738      	adds	r7, #56	@ 0x38
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	40023800 	.word	0x40023800
 8003378:	431bde83 	.word	0x431bde83
 800337c:	200137ac 	.word	0x200137ac
 8003380:	40001000 	.word	0x40001000
 8003384:	20012038 	.word	0x20012038

08003388 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800338c:	bf00      	nop
 800338e:	e7fd      	b.n	800338c <NMI_Handler+0x4>

08003390 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003394:	bf00      	nop
 8003396:	e7fd      	b.n	8003394 <HardFault_Handler+0x4>

08003398 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800339c:	bf00      	nop
 800339e:	e7fd      	b.n	800339c <MemManage_Handler+0x4>

080033a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033a4:	bf00      	nop
 80033a6:	e7fd      	b.n	80033a4 <BusFault_Handler+0x4>

080033a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033ac:	bf00      	nop
 80033ae:	e7fd      	b.n	80033ac <UsageFault_Handler+0x4>

080033b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033b4:	bf00      	nop
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
	...

080033c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80033c4:	4802      	ldr	r0, [pc, #8]	@ (80033d0 <TIM6_DAC_IRQHandler+0x10>)
 80033c6:	f00c f9f4 	bl	800f7b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80033ca:	bf00      	nop
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	200137ac 	.word	0x200137ac

080033d4 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 80033d8:	4802      	ldr	r0, [pc, #8]	@ (80033e4 <DMA2_Stream4_IRQHandler+0x10>)
 80033da:	f003 fa59 	bl	8006890 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 80033de:	bf00      	nop
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	20012b10 	.word	0x20012b10

080033e8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80033ec:	4802      	ldr	r0, [pc, #8]	@ (80033f8 <OTG_FS_IRQHandler+0x10>)
 80033ee:	f005 f955 	bl	800869c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80033f2:	bf00      	nop
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	2001c034 	.word	0x2001c034

080033fc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8003400:	4802      	ldr	r0, [pc, #8]	@ (800340c <DMA2_Stream6_IRQHandler+0x10>)
 8003402:	f003 fa45 	bl	8006890 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003406:	bf00      	nop
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	20012b70 	.word	0x20012b70

08003410 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8003414:	4802      	ldr	r0, [pc, #8]	@ (8003420 <LTDC_IRQHandler+0x10>)
 8003416:	f007 fe93 	bl	800b140 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800341a:	bf00      	nop
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	200128f4 	.word	0x200128f4

08003424 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8003428:	4802      	ldr	r0, [pc, #8]	@ (8003434 <DMA2D_IRQHandler+0x10>)
 800342a:	f003 fe05 	bl	8007038 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800342e:	bf00      	nop
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	2001275c 	.word	0x2001275c

08003438 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003440:	4a14      	ldr	r2, [pc, #80]	@ (8003494 <_sbrk+0x5c>)
 8003442:	4b15      	ldr	r3, [pc, #84]	@ (8003498 <_sbrk+0x60>)
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800344c:	4b13      	ldr	r3, [pc, #76]	@ (800349c <_sbrk+0x64>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d102      	bne.n	800345a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003454:	4b11      	ldr	r3, [pc, #68]	@ (800349c <_sbrk+0x64>)
 8003456:	4a12      	ldr	r2, [pc, #72]	@ (80034a0 <_sbrk+0x68>)
 8003458:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800345a:	4b10      	ldr	r3, [pc, #64]	@ (800349c <_sbrk+0x64>)
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4413      	add	r3, r2
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	429a      	cmp	r2, r3
 8003466:	d207      	bcs.n	8003478 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003468:	f015 f990 	bl	801878c <__errno>
 800346c:	4603      	mov	r3, r0
 800346e:	220c      	movs	r2, #12
 8003470:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003472:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003476:	e009      	b.n	800348c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003478:	4b08      	ldr	r3, [pc, #32]	@ (800349c <_sbrk+0x64>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800347e:	4b07      	ldr	r3, [pc, #28]	@ (800349c <_sbrk+0x64>)
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	4413      	add	r3, r2
 8003486:	4a05      	ldr	r2, [pc, #20]	@ (800349c <_sbrk+0x64>)
 8003488:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800348a:	68fb      	ldr	r3, [r7, #12]
}
 800348c:	4618      	mov	r0, r3
 800348e:	3718      	adds	r7, #24
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	20010000 	.word	0x20010000
 8003498:	00000400 	.word	0x00000400
 800349c:	200137f8 	.word	0x200137f8
 80034a0:	20000000 	.word	0x20000000

080034a4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80034a8:	4b06      	ldr	r3, [pc, #24]	@ (80034c4 <SystemInit+0x20>)
 80034aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ae:	4a05      	ldr	r2, [pc, #20]	@ (80034c4 <SystemInit+0x20>)
 80034b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80034b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80034b8:	bf00      	nop
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	e000ed00 	.word	0xe000ed00

080034c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80034c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003500 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80034cc:	f7ff ffea 	bl	80034a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80034d0:	480c      	ldr	r0, [pc, #48]	@ (8003504 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80034d2:	490d      	ldr	r1, [pc, #52]	@ (8003508 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80034d4:	4a0d      	ldr	r2, [pc, #52]	@ (800350c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80034d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034d8:	e002      	b.n	80034e0 <LoopCopyDataInit>

080034da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034de:	3304      	adds	r3, #4

080034e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034e4:	d3f9      	bcc.n	80034da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003510 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80034e8:	4c0a      	ldr	r4, [pc, #40]	@ (8003514 <LoopFillZerobss+0x22>)
  movs r3, #0
 80034ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034ec:	e001      	b.n	80034f2 <LoopFillZerobss>

080034ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034f0:	3204      	adds	r2, #4

080034f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034f4:	d3fb      	bcc.n	80034ee <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80034f6:	f015 f94f 	bl	8018798 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034fa:	f7fd f995 	bl	8000828 <main>
  bx  lr    
 80034fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003500:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003504:	20012000 	.word	0x20012000
  ldr r1, =_edata
 8003508:	200120b4 	.word	0x200120b4
  ldr r2, =_sidata
 800350c:	0801896c 	.word	0x0801896c
  ldr r2, =_sbss
 8003510:	200121f4 	.word	0x200121f4
  ldr r4, =_ebss
 8003514:	2001c55c 	.word	0x2001c55c

08003518 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003518:	e7fe      	b.n	8003518 <ADC_IRQHandler>
	...

0800351c <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b088      	sub	sp, #32
 8003520:	af00      	add	r7, sp, #0
 8003522:	607b      	str	r3, [r7, #4]
 8003524:	4603      	mov	r3, r0
 8003526:	81fb      	strh	r3, [r7, #14]
 8003528:	460b      	mov	r3, r1
 800352a:	81bb      	strh	r3, [r7, #12]
 800352c:	4613      	mov	r3, r2
 800352e:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8003530:	2300      	movs	r3, #0
 8003532:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 8003534:	89bb      	ldrh	r3, [r7, #12]
 8003536:	b2db      	uxtb	r3, r3
 8003538:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 800353a:	89bb      	ldrh	r3, [r7, #12]
 800353c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003540:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 8003542:	2300      	movs	r3, #0
 8003544:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8003546:	f001 fc71 	bl	8004e2c <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 800354a:	89fb      	ldrh	r3, [r7, #14]
 800354c:	b2db      	uxtb	r3, r3
 800354e:	2203      	movs	r2, #3
 8003550:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003554:	4618      	mov	r0, r3
 8003556:	f001 fafb 	bl	8004b50 <CODEC_IO_Write>
 800355a:	4603      	mov	r3, r0
 800355c:	461a      	mov	r2, r3
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	4413      	add	r3, r2
 8003562:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8003564:	89fb      	ldrh	r3, [r7, #14]
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2200      	movs	r2, #0
 800356a:	f640 0117 	movw	r1, #2071	@ 0x817
 800356e:	4618      	mov	r0, r3
 8003570:	f001 faee 	bl	8004b50 <CODEC_IO_Write>
 8003574:	4603      	mov	r3, r0
 8003576:	461a      	mov	r2, r3
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	4413      	add	r3, r2
 800357c:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 800357e:	89fb      	ldrh	r3, [r7, #14]
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2200      	movs	r2, #0
 8003584:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003588:	4618      	mov	r0, r3
 800358a:	f001 fae1 	bl	8004b50 <CODEC_IO_Write>
 800358e:	4603      	mov	r3, r0
 8003590:	461a      	mov	r2, r3
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	4413      	add	r3, r2
 8003596:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8003598:	89fb      	ldrh	r3, [r7, #14]
 800359a:	b2db      	uxtb	r3, r3
 800359c:	226c      	movs	r2, #108	@ 0x6c
 800359e:	2139      	movs	r1, #57	@ 0x39
 80035a0:	4618      	mov	r0, r3
 80035a2:	f001 fad5 	bl	8004b50 <CODEC_IO_Write>
 80035a6:	4603      	mov	r3, r0
 80035a8:	461a      	mov	r2, r3
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	4413      	add	r3, r2
 80035ae:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 80035b0:	8afb      	ldrh	r3, [r7, #22]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00c      	beq.n	80035d0 <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 80035b6:	89fb      	ldrh	r3, [r7, #14]
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2213      	movs	r2, #19
 80035bc:	2101      	movs	r1, #1
 80035be:	4618      	mov	r0, r3
 80035c0:	f001 fac6 	bl	8004b50 <CODEC_IO_Write>
 80035c4:	4603      	mov	r3, r0
 80035c6:	461a      	mov	r2, r3
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	4413      	add	r3, r2
 80035cc:	61fb      	str	r3, [r7, #28]
 80035ce:	e00b      	b.n	80035e8 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 80035d0:	89fb      	ldrh	r3, [r7, #14]
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	2203      	movs	r2, #3
 80035d6:	2101      	movs	r1, #1
 80035d8:	4618      	mov	r0, r3
 80035da:	f001 fab9 	bl	8004b50 <CODEC_IO_Write>
 80035de:	4603      	mov	r3, r0
 80035e0:	461a      	mov	r2, r3
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	4413      	add	r3, r2
 80035e6:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 80035e8:	2032      	movs	r0, #50	@ 0x32
 80035ea:	f001 fc87 	bl	8004efc <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 80035ee:	8b3b      	ldrh	r3, [r7, #24]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f000 815f 	beq.w	80038b4 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 80035f6:	4bae      	ldr	r3, [pc, #696]	@ (80038b0 <wm8994_Init+0x394>)
 80035f8:	2201      	movs	r2, #1
 80035fa:	601a      	str	r2, [r3, #0]

    switch (output_device)
 80035fc:	8b3b      	ldrh	r3, [r7, #24]
 80035fe:	2b03      	cmp	r3, #3
 8003600:	f000 808c 	beq.w	800371c <wm8994_Init+0x200>
 8003604:	2b03      	cmp	r3, #3
 8003606:	f300 8111 	bgt.w	800382c <wm8994_Init+0x310>
 800360a:	2b01      	cmp	r3, #1
 800360c:	d002      	beq.n	8003614 <wm8994_Init+0xf8>
 800360e:	2b02      	cmp	r3, #2
 8003610:	d042      	beq.n	8003698 <wm8994_Init+0x17c>
 8003612:	e10b      	b.n	800382c <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8003614:	89fb      	ldrh	r3, [r7, #14]
 8003616:	b2db      	uxtb	r3, r3
 8003618:	f640 420c 	movw	r2, #3084	@ 0xc0c
 800361c:	2105      	movs	r1, #5
 800361e:	4618      	mov	r0, r3
 8003620:	f001 fa96 	bl	8004b50 <CODEC_IO_Write>
 8003624:	4603      	mov	r3, r0
 8003626:	461a      	mov	r2, r3
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	4413      	add	r3, r2
 800362c:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 800362e:	89fb      	ldrh	r3, [r7, #14]
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2200      	movs	r2, #0
 8003634:	f240 6101 	movw	r1, #1537	@ 0x601
 8003638:	4618      	mov	r0, r3
 800363a:	f001 fa89 	bl	8004b50 <CODEC_IO_Write>
 800363e:	4603      	mov	r3, r0
 8003640:	461a      	mov	r2, r3
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	4413      	add	r3, r2
 8003646:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8003648:	89fb      	ldrh	r3, [r7, #14]
 800364a:	b2db      	uxtb	r3, r3
 800364c:	2200      	movs	r2, #0
 800364e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003652:	4618      	mov	r0, r3
 8003654:	f001 fa7c 	bl	8004b50 <CODEC_IO_Write>
 8003658:	4603      	mov	r3, r0
 800365a:	461a      	mov	r2, r3
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	4413      	add	r3, r2
 8003660:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003662:	89fb      	ldrh	r3, [r7, #14]
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2202      	movs	r2, #2
 8003668:	f240 6104 	movw	r1, #1540	@ 0x604
 800366c:	4618      	mov	r0, r3
 800366e:	f001 fa6f 	bl	8004b50 <CODEC_IO_Write>
 8003672:	4603      	mov	r3, r0
 8003674:	461a      	mov	r2, r3
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	4413      	add	r3, r2
 800367a:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 800367c:	89fb      	ldrh	r3, [r7, #14]
 800367e:	b2db      	uxtb	r3, r3
 8003680:	2202      	movs	r2, #2
 8003682:	f240 6105 	movw	r1, #1541	@ 0x605
 8003686:	4618      	mov	r0, r3
 8003688:	f001 fa62 	bl	8004b50 <CODEC_IO_Write>
 800368c:	4603      	mov	r3, r0
 800368e:	461a      	mov	r2, r3
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	4413      	add	r3, r2
 8003694:	61fb      	str	r3, [r7, #28]
      break;
 8003696:	e110      	b.n	80038ba <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003698:	89fb      	ldrh	r3, [r7, #14]
 800369a:	b2db      	uxtb	r3, r3
 800369c:	f240 3203 	movw	r2, #771	@ 0x303
 80036a0:	2105      	movs	r1, #5
 80036a2:	4618      	mov	r0, r3
 80036a4:	f001 fa54 	bl	8004b50 <CODEC_IO_Write>
 80036a8:	4603      	mov	r3, r0
 80036aa:	461a      	mov	r2, r3
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	4413      	add	r3, r2
 80036b0:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80036b2:	89fb      	ldrh	r3, [r7, #14]
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2201      	movs	r2, #1
 80036b8:	f240 6101 	movw	r1, #1537	@ 0x601
 80036bc:	4618      	mov	r0, r3
 80036be:	f001 fa47 	bl	8004b50 <CODEC_IO_Write>
 80036c2:	4603      	mov	r3, r0
 80036c4:	461a      	mov	r2, r3
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	4413      	add	r3, r2
 80036ca:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80036cc:	89fb      	ldrh	r3, [r7, #14]
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2201      	movs	r2, #1
 80036d2:	f240 6102 	movw	r1, #1538	@ 0x602
 80036d6:	4618      	mov	r0, r3
 80036d8:	f001 fa3a 	bl	8004b50 <CODEC_IO_Write>
 80036dc:	4603      	mov	r3, r0
 80036de:	461a      	mov	r2, r3
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	4413      	add	r3, r2
 80036e4:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80036e6:	89fb      	ldrh	r3, [r7, #14]
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2200      	movs	r2, #0
 80036ec:	f240 6104 	movw	r1, #1540	@ 0x604
 80036f0:	4618      	mov	r0, r3
 80036f2:	f001 fa2d 	bl	8004b50 <CODEC_IO_Write>
 80036f6:	4603      	mov	r3, r0
 80036f8:	461a      	mov	r2, r3
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	4413      	add	r3, r2
 80036fe:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8003700:	89fb      	ldrh	r3, [r7, #14]
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2200      	movs	r2, #0
 8003706:	f240 6105 	movw	r1, #1541	@ 0x605
 800370a:	4618      	mov	r0, r3
 800370c:	f001 fa20 	bl	8004b50 <CODEC_IO_Write>
 8003710:	4603      	mov	r3, r0
 8003712:	461a      	mov	r2, r3
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	4413      	add	r3, r2
 8003718:	61fb      	str	r3, [r7, #28]
      break;
 800371a:	e0ce      	b.n	80038ba <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 800371c:	8afb      	ldrh	r3, [r7, #22]
 800371e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003722:	d141      	bne.n	80037a8 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8003724:	89fb      	ldrh	r3, [r7, #14]
 8003726:	b2db      	uxtb	r3, r3
 8003728:	f640 720f 	movw	r2, #3855	@ 0xf0f
 800372c:	2105      	movs	r1, #5
 800372e:	4618      	mov	r0, r3
 8003730:	f001 fa0e 	bl	8004b50 <CODEC_IO_Write>
 8003734:	4603      	mov	r3, r0
 8003736:	461a      	mov	r2, r3
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	4413      	add	r3, r2
 800373c:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 800373e:	89fb      	ldrh	r3, [r7, #14]
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2203      	movs	r2, #3
 8003744:	f240 6101 	movw	r1, #1537	@ 0x601
 8003748:	4618      	mov	r0, r3
 800374a:	f001 fa01 	bl	8004b50 <CODEC_IO_Write>
 800374e:	4603      	mov	r3, r0
 8003750:	461a      	mov	r2, r3
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	4413      	add	r3, r2
 8003756:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8003758:	89fb      	ldrh	r3, [r7, #14]
 800375a:	b2db      	uxtb	r3, r3
 800375c:	2203      	movs	r2, #3
 800375e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003762:	4618      	mov	r0, r3
 8003764:	f001 f9f4 	bl	8004b50 <CODEC_IO_Write>
 8003768:	4603      	mov	r3, r0
 800376a:	461a      	mov	r2, r3
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	4413      	add	r3, r2
 8003770:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 8003772:	89fb      	ldrh	r3, [r7, #14]
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2203      	movs	r2, #3
 8003778:	f240 6104 	movw	r1, #1540	@ 0x604
 800377c:	4618      	mov	r0, r3
 800377e:	f001 f9e7 	bl	8004b50 <CODEC_IO_Write>
 8003782:	4603      	mov	r3, r0
 8003784:	461a      	mov	r2, r3
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	4413      	add	r3, r2
 800378a:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 800378c:	89fb      	ldrh	r3, [r7, #14]
 800378e:	b2db      	uxtb	r3, r3
 8003790:	2203      	movs	r2, #3
 8003792:	f240 6105 	movw	r1, #1541	@ 0x605
 8003796:	4618      	mov	r0, r3
 8003798:	f001 f9da 	bl	8004b50 <CODEC_IO_Write>
 800379c:	4603      	mov	r3, r0
 800379e:	461a      	mov	r2, r3
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	4413      	add	r3, r2
 80037a4:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 80037a6:	e088      	b.n	80038ba <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80037a8:	89fb      	ldrh	r3, [r7, #14]
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80037b0:	2105      	movs	r1, #5
 80037b2:	4618      	mov	r0, r3
 80037b4:	f001 f9cc 	bl	8004b50 <CODEC_IO_Write>
 80037b8:	4603      	mov	r3, r0
 80037ba:	461a      	mov	r2, r3
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	4413      	add	r3, r2
 80037c0:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80037c2:	89fb      	ldrh	r3, [r7, #14]
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2201      	movs	r2, #1
 80037c8:	f240 6101 	movw	r1, #1537	@ 0x601
 80037cc:	4618      	mov	r0, r3
 80037ce:	f001 f9bf 	bl	8004b50 <CODEC_IO_Write>
 80037d2:	4603      	mov	r3, r0
 80037d4:	461a      	mov	r2, r3
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	4413      	add	r3, r2
 80037da:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80037dc:	89fb      	ldrh	r3, [r7, #14]
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	2201      	movs	r2, #1
 80037e2:	f240 6102 	movw	r1, #1538	@ 0x602
 80037e6:	4618      	mov	r0, r3
 80037e8:	f001 f9b2 	bl	8004b50 <CODEC_IO_Write>
 80037ec:	4603      	mov	r3, r0
 80037ee:	461a      	mov	r2, r3
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	4413      	add	r3, r2
 80037f4:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80037f6:	89fb      	ldrh	r3, [r7, #14]
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2202      	movs	r2, #2
 80037fc:	f240 6104 	movw	r1, #1540	@ 0x604
 8003800:	4618      	mov	r0, r3
 8003802:	f001 f9a5 	bl	8004b50 <CODEC_IO_Write>
 8003806:	4603      	mov	r3, r0
 8003808:	461a      	mov	r2, r3
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	4413      	add	r3, r2
 800380e:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 8003810:	89fb      	ldrh	r3, [r7, #14]
 8003812:	b2db      	uxtb	r3, r3
 8003814:	2202      	movs	r2, #2
 8003816:	f240 6105 	movw	r1, #1541	@ 0x605
 800381a:	4618      	mov	r0, r3
 800381c:	f001 f998 	bl	8004b50 <CODEC_IO_Write>
 8003820:	4603      	mov	r3, r0
 8003822:	461a      	mov	r2, r3
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	4413      	add	r3, r2
 8003828:	61fb      	str	r3, [r7, #28]
      break;
 800382a:	e046      	b.n	80038ba <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800382c:	89fb      	ldrh	r3, [r7, #14]
 800382e:	b2db      	uxtb	r3, r3
 8003830:	f240 3203 	movw	r2, #771	@ 0x303
 8003834:	2105      	movs	r1, #5
 8003836:	4618      	mov	r0, r3
 8003838:	f001 f98a 	bl	8004b50 <CODEC_IO_Write>
 800383c:	4603      	mov	r3, r0
 800383e:	461a      	mov	r2, r3
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	4413      	add	r3, r2
 8003844:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003846:	89fb      	ldrh	r3, [r7, #14]
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2201      	movs	r2, #1
 800384c:	f240 6101 	movw	r1, #1537	@ 0x601
 8003850:	4618      	mov	r0, r3
 8003852:	f001 f97d 	bl	8004b50 <CODEC_IO_Write>
 8003856:	4603      	mov	r3, r0
 8003858:	461a      	mov	r2, r3
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	4413      	add	r3, r2
 800385e:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003860:	89fb      	ldrh	r3, [r7, #14]
 8003862:	b2db      	uxtb	r3, r3
 8003864:	2201      	movs	r2, #1
 8003866:	f240 6102 	movw	r1, #1538	@ 0x602
 800386a:	4618      	mov	r0, r3
 800386c:	f001 f970 	bl	8004b50 <CODEC_IO_Write>
 8003870:	4603      	mov	r3, r0
 8003872:	461a      	mov	r2, r3
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	4413      	add	r3, r2
 8003878:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800387a:	89fb      	ldrh	r3, [r7, #14]
 800387c:	b2db      	uxtb	r3, r3
 800387e:	2200      	movs	r2, #0
 8003880:	f240 6104 	movw	r1, #1540	@ 0x604
 8003884:	4618      	mov	r0, r3
 8003886:	f001 f963 	bl	8004b50 <CODEC_IO_Write>
 800388a:	4603      	mov	r3, r0
 800388c:	461a      	mov	r2, r3
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	4413      	add	r3, r2
 8003892:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8003894:	89fb      	ldrh	r3, [r7, #14]
 8003896:	b2db      	uxtb	r3, r3
 8003898:	2200      	movs	r2, #0
 800389a:	f240 6105 	movw	r1, #1541	@ 0x605
 800389e:	4618      	mov	r0, r3
 80038a0:	f001 f956 	bl	8004b50 <CODEC_IO_Write>
 80038a4:	4603      	mov	r3, r0
 80038a6:	461a      	mov	r2, r3
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	4413      	add	r3, r2
 80038ac:	61fb      	str	r3, [r7, #28]
      break;
 80038ae:	e004      	b.n	80038ba <wm8994_Init+0x39e>
 80038b0:	200137fc 	.word	0x200137fc
    }
  }
  else
  {
    outputEnabled = 0;
 80038b4:	4b99      	ldr	r3, [pc, #612]	@ (8003b1c <wm8994_Init+0x600>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 80038ba:	8afb      	ldrh	r3, [r7, #22]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	f000 81ab 	beq.w	8003c18 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 80038c2:	4b97      	ldr	r3, [pc, #604]	@ (8003b20 <wm8994_Init+0x604>)
 80038c4:	2201      	movs	r2, #1
 80038c6:	601a      	str	r2, [r3, #0]
    switch (input_device)
 80038c8:	8afb      	ldrh	r3, [r7, #22]
 80038ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038ce:	f000 8129 	beq.w	8003b24 <wm8994_Init+0x608>
 80038d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038d6:	f300 819b 	bgt.w	8003c10 <wm8994_Init+0x6f4>
 80038da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038de:	d05a      	beq.n	8003996 <wm8994_Init+0x47a>
 80038e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038e4:	f300 8194 	bgt.w	8003c10 <wm8994_Init+0x6f4>
 80038e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038ec:	f000 80c6 	beq.w	8003a7c <wm8994_Init+0x560>
 80038f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038f4:	f040 818c 	bne.w	8003c10 <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 80038f8:	89fb      	ldrh	r3, [r7, #14]
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 8003900:	2104      	movs	r1, #4
 8003902:	4618      	mov	r0, r3
 8003904:	f001 f924 	bl	8004b50 <CODEC_IO_Write>
 8003908:	4603      	mov	r3, r0
 800390a:	461a      	mov	r2, r3
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	4413      	add	r3, r2
 8003910:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8003912:	89fb      	ldrh	r3, [r7, #14]
 8003914:	b2db      	uxtb	r3, r3
 8003916:	22db      	movs	r2, #219	@ 0xdb
 8003918:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 800391c:	4618      	mov	r0, r3
 800391e:	f001 f917 	bl	8004b50 <CODEC_IO_Write>
 8003922:	4603      	mov	r3, r0
 8003924:	461a      	mov	r2, r3
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	4413      	add	r3, r2
 800392a:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 800392c:	89fb      	ldrh	r3, [r7, #14]
 800392e:	b2db      	uxtb	r3, r3
 8003930:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 8003934:	2102      	movs	r1, #2
 8003936:	4618      	mov	r0, r3
 8003938:	f001 f90a 	bl	8004b50 <CODEC_IO_Write>
 800393c:	4603      	mov	r3, r0
 800393e:	461a      	mov	r2, r3
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	4413      	add	r3, r2
 8003944:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8003946:	89fb      	ldrh	r3, [r7, #14]
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2202      	movs	r2, #2
 800394c:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8003950:	4618      	mov	r0, r3
 8003952:	f001 f8fd 	bl	8004b50 <CODEC_IO_Write>
 8003956:	4603      	mov	r3, r0
 8003958:	461a      	mov	r2, r3
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	4413      	add	r3, r2
 800395e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8003960:	89fb      	ldrh	r3, [r7, #14]
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2202      	movs	r2, #2
 8003966:	f240 6109 	movw	r1, #1545	@ 0x609
 800396a:	4618      	mov	r0, r3
 800396c:	f001 f8f0 	bl	8004b50 <CODEC_IO_Write>
 8003970:	4603      	mov	r3, r0
 8003972:	461a      	mov	r2, r3
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	4413      	add	r3, r2
 8003978:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 800397a:	89fb      	ldrh	r3, [r7, #14]
 800397c:	b2db      	uxtb	r3, r3
 800397e:	220e      	movs	r2, #14
 8003980:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003984:	4618      	mov	r0, r3
 8003986:	f001 f8e3 	bl	8004b50 <CODEC_IO_Write>
 800398a:	4603      	mov	r3, r0
 800398c:	461a      	mov	r2, r3
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	4413      	add	r3, r2
 8003992:	61fb      	str	r3, [r7, #28]
      break;
 8003994:	e143      	b.n	8003c1e <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 8003996:	89fb      	ldrh	r3, [r7, #14]
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2211      	movs	r2, #17
 800399c:	2128      	movs	r1, #40	@ 0x28
 800399e:	4618      	mov	r0, r3
 80039a0:	f001 f8d6 	bl	8004b50 <CODEC_IO_Write>
 80039a4:	4603      	mov	r3, r0
 80039a6:	461a      	mov	r2, r3
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	4413      	add	r3, r2
 80039ac:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 80039ae:	89fb      	ldrh	r3, [r7, #14]
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2235      	movs	r2, #53	@ 0x35
 80039b4:	2129      	movs	r1, #41	@ 0x29
 80039b6:	4618      	mov	r0, r3
 80039b8:	f001 f8ca 	bl	8004b50 <CODEC_IO_Write>
 80039bc:	4603      	mov	r3, r0
 80039be:	461a      	mov	r2, r3
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	4413      	add	r3, r2
 80039c4:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 80039c6:	89fb      	ldrh	r3, [r7, #14]
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	2235      	movs	r2, #53	@ 0x35
 80039cc:	212a      	movs	r1, #42	@ 0x2a
 80039ce:	4618      	mov	r0, r3
 80039d0:	f001 f8be 	bl	8004b50 <CODEC_IO_Write>
 80039d4:	4603      	mov	r3, r0
 80039d6:	461a      	mov	r2, r3
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	4413      	add	r3, r2
 80039dc:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 80039de:	89fb      	ldrh	r3, [r7, #14]
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	f240 3203 	movw	r2, #771	@ 0x303
 80039e6:	2104      	movs	r1, #4
 80039e8:	4618      	mov	r0, r3
 80039ea:	f001 f8b1 	bl	8004b50 <CODEC_IO_Write>
 80039ee:	4603      	mov	r3, r0
 80039f0:	461a      	mov	r2, r3
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	4413      	add	r3, r2
 80039f6:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80039f8:	89fb      	ldrh	r3, [r7, #14]
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	22db      	movs	r2, #219	@ 0xdb
 80039fe:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8003a02:	4618      	mov	r0, r3
 8003a04:	f001 f8a4 	bl	8004b50 <CODEC_IO_Write>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	4413      	add	r3, r2
 8003a10:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8003a12:	89fb      	ldrh	r3, [r7, #14]
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	f246 3250 	movw	r2, #25424	@ 0x6350
 8003a1a:	2102      	movs	r1, #2
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f001 f897 	bl	8004b50 <CODEC_IO_Write>
 8003a22:	4603      	mov	r3, r0
 8003a24:	461a      	mov	r2, r3
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	4413      	add	r3, r2
 8003a2a:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003a2c:	89fb      	ldrh	r3, [r7, #14]
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	2202      	movs	r2, #2
 8003a32:	f240 6106 	movw	r1, #1542	@ 0x606
 8003a36:	4618      	mov	r0, r3
 8003a38:	f001 f88a 	bl	8004b50 <CODEC_IO_Write>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	461a      	mov	r2, r3
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	4413      	add	r3, r2
 8003a44:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003a46:	89fb      	ldrh	r3, [r7, #14]
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2202      	movs	r2, #2
 8003a4c:	f240 6107 	movw	r1, #1543	@ 0x607
 8003a50:	4618      	mov	r0, r3
 8003a52:	f001 f87d 	bl	8004b50 <CODEC_IO_Write>
 8003a56:	4603      	mov	r3, r0
 8003a58:	461a      	mov	r2, r3
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8003a60:	89fb      	ldrh	r3, [r7, #14]
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	220d      	movs	r2, #13
 8003a66:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f001 f870 	bl	8004b50 <CODEC_IO_Write>
 8003a70:	4603      	mov	r3, r0
 8003a72:	461a      	mov	r2, r3
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	4413      	add	r3, r2
 8003a78:	61fb      	str	r3, [r7, #28]
      break;
 8003a7a:	e0d0      	b.n	8003c1e <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 8003a7c:	89fb      	ldrh	r3, [r7, #14]
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 8003a84:	2104      	movs	r1, #4
 8003a86:	4618      	mov	r0, r3
 8003a88:	f001 f862 	bl	8004b50 <CODEC_IO_Write>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	461a      	mov	r2, r3
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	4413      	add	r3, r2
 8003a94:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003a96:	89fb      	ldrh	r3, [r7, #14]
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	22db      	movs	r2, #219	@ 0xdb
 8003a9c:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f001 f855 	bl	8004b50 <CODEC_IO_Write>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	69fb      	ldr	r3, [r7, #28]
 8003aac:	4413      	add	r3, r2
 8003aae:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8003ab0:	89fb      	ldrh	r3, [r7, #14]
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	f246 3250 	movw	r2, #25424	@ 0x6350
 8003ab8:	2102      	movs	r1, #2
 8003aba:	4618      	mov	r0, r3
 8003abc:	f001 f848 	bl	8004b50 <CODEC_IO_Write>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	4413      	add	r3, r2
 8003ac8:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003aca:	89fb      	ldrh	r3, [r7, #14]
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	2202      	movs	r2, #2
 8003ad0:	f240 6106 	movw	r1, #1542	@ 0x606
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f001 f83b 	bl	8004b50 <CODEC_IO_Write>
 8003ada:	4603      	mov	r3, r0
 8003adc:	461a      	mov	r2, r3
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	4413      	add	r3, r2
 8003ae2:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003ae4:	89fb      	ldrh	r3, [r7, #14]
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2202      	movs	r2, #2
 8003aea:	f240 6107 	movw	r1, #1543	@ 0x607
 8003aee:	4618      	mov	r0, r3
 8003af0:	f001 f82e 	bl	8004b50 <CODEC_IO_Write>
 8003af4:	4603      	mov	r3, r0
 8003af6:	461a      	mov	r2, r3
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	4413      	add	r3, r2
 8003afc:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8003afe:	89fb      	ldrh	r3, [r7, #14]
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	220d      	movs	r2, #13
 8003b04:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f001 f821 	bl	8004b50 <CODEC_IO_Write>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	461a      	mov	r2, r3
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	4413      	add	r3, r2
 8003b16:	61fb      	str	r3, [r7, #28]
      break; 
 8003b18:	e081      	b.n	8003c1e <wm8994_Init+0x702>
 8003b1a:	bf00      	nop
 8003b1c:	200137fc 	.word	0x200137fc
 8003b20:	20013800 	.word	0x20013800
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 8003b24:	89fb      	ldrh	r3, [r7, #14]
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8003b2c:	2104      	movs	r1, #4
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f001 f80e 	bl	8004b50 <CODEC_IO_Write>
 8003b34:	4603      	mov	r3, r0
 8003b36:	461a      	mov	r2, r3
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	4413      	add	r3, r2
 8003b3c:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8003b3e:	89fb      	ldrh	r3, [r7, #14]
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	22db      	movs	r2, #219	@ 0xdb
 8003b44:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f001 f801 	bl	8004b50 <CODEC_IO_Write>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	461a      	mov	r2, r3
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	4413      	add	r3, r2
 8003b56:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003b58:	89fb      	ldrh	r3, [r7, #14]
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	22db      	movs	r2, #219	@ 0xdb
 8003b5e:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 fff4 	bl	8004b50 <CODEC_IO_Write>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	4413      	add	r3, r2
 8003b70:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 8003b72:	89fb      	ldrh	r3, [r7, #14]
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 8003b7a:	2102      	movs	r1, #2
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f000 ffe7 	bl	8004b50 <CODEC_IO_Write>
 8003b82:	4603      	mov	r3, r0
 8003b84:	461a      	mov	r2, r3
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	4413      	add	r3, r2
 8003b8a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003b8c:	89fb      	ldrh	r3, [r7, #14]
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	2202      	movs	r2, #2
 8003b92:	f240 6106 	movw	r1, #1542	@ 0x606
 8003b96:	4618      	mov	r0, r3
 8003b98:	f000 ffda 	bl	8004b50 <CODEC_IO_Write>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003ba6:	89fb      	ldrh	r3, [r7, #14]
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	2202      	movs	r2, #2
 8003bac:	f240 6107 	movw	r1, #1543	@ 0x607
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f000 ffcd 	bl	8004b50 <CODEC_IO_Write>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	461a      	mov	r2, r3
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8003bc0:	89fb      	ldrh	r3, [r7, #14]
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	2202      	movs	r2, #2
 8003bc6:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f000 ffc0 	bl	8004b50 <CODEC_IO_Write>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	4413      	add	r3, r2
 8003bd8:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8003bda:	89fb      	ldrh	r3, [r7, #14]
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	2202      	movs	r2, #2
 8003be0:	f240 6109 	movw	r1, #1545	@ 0x609
 8003be4:	4618      	mov	r0, r3
 8003be6:	f000 ffb3 	bl	8004b50 <CODEC_IO_Write>
 8003bea:	4603      	mov	r3, r0
 8003bec:	461a      	mov	r2, r3
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	4413      	add	r3, r2
 8003bf2:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8003bf4:	89fb      	ldrh	r3, [r7, #14]
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	220d      	movs	r2, #13
 8003bfa:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 ffa6 	bl	8004b50 <CODEC_IO_Write>
 8003c04:	4603      	mov	r3, r0
 8003c06:	461a      	mov	r2, r3
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	4413      	add	r3, r2
 8003c0c:	61fb      	str	r3, [r7, #28]
      break;    
 8003c0e:	e006      	b.n	8003c1e <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	3301      	adds	r3, #1
 8003c14:	61fb      	str	r3, [r7, #28]
      break;
 8003c16:	e002      	b.n	8003c1e <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 8003c18:	4ba4      	ldr	r3, [pc, #656]	@ (8003eac <wm8994_Init+0x990>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4aa3      	ldr	r2, [pc, #652]	@ (8003eb0 <wm8994_Init+0x994>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d079      	beq.n	8003d1a <wm8994_Init+0x7fe>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4aa1      	ldr	r2, [pc, #644]	@ (8003eb0 <wm8994_Init+0x994>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	f200 80ad 	bhi.w	8003d8a <wm8994_Init+0x86e>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d061      	beq.n	8003cfe <wm8994_Init+0x7e2>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003c40:	4293      	cmp	r3, r2
 8003c42:	f200 80a2 	bhi.w	8003d8a <wm8994_Init+0x86e>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	f000 808e 	beq.w	8003d6e <wm8994_Init+0x852>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	f200 8096 	bhi.w	8003d8a <wm8994_Init+0x86e>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003c64:	d03d      	beq.n	8003ce2 <wm8994_Init+0x7c6>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003c6c:	f200 808d 	bhi.w	8003d8a <wm8994_Init+0x86e>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d06b      	beq.n	8003d52 <wm8994_Init+0x836>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003c80:	4293      	cmp	r3, r2
 8003c82:	f200 8082 	bhi.w	8003d8a <wm8994_Init+0x86e>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003c8c:	d01b      	beq.n	8003cc6 <wm8994_Init+0x7aa>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003c94:	d879      	bhi.n	8003d8a <wm8994_Init+0x86e>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8003c9c:	d005      	beq.n	8003caa <wm8994_Init+0x78e>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d046      	beq.n	8003d36 <wm8994_Init+0x81a>
 8003ca8:	e06f      	b.n	8003d8a <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8003caa:	89fb      	ldrh	r3, [r7, #14]
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2203      	movs	r2, #3
 8003cb0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f000 ff4b 	bl	8004b50 <CODEC_IO_Write>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	61fb      	str	r3, [r7, #28]
    break;
 8003cc4:	e06f      	b.n	8003da6 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8003cc6:	89fb      	ldrh	r3, [r7, #14]
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2233      	movs	r2, #51	@ 0x33
 8003ccc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f000 ff3d 	bl	8004b50 <CODEC_IO_Write>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	461a      	mov	r2, r3
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	4413      	add	r3, r2
 8003cde:	61fb      	str	r3, [r7, #28]
    break;
 8003ce0:	e061      	b.n	8003da6 <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8003ce2:	89fb      	ldrh	r3, [r7, #14]
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2263      	movs	r2, #99	@ 0x63
 8003ce8:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 ff2f 	bl	8004b50 <CODEC_IO_Write>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	61fb      	str	r3, [r7, #28]
    break;
 8003cfc:	e053      	b.n	8003da6 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003cfe:	89fb      	ldrh	r3, [r7, #14]
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2283      	movs	r2, #131	@ 0x83
 8003d04:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f000 ff21 	bl	8004b50 <CODEC_IO_Write>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	461a      	mov	r2, r3
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	4413      	add	r3, r2
 8003d16:	61fb      	str	r3, [r7, #28]
    break;
 8003d18:	e045      	b.n	8003da6 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8003d1a:	89fb      	ldrh	r3, [r7, #14]
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	22a3      	movs	r2, #163	@ 0xa3
 8003d20:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d24:	4618      	mov	r0, r3
 8003d26:	f000 ff13 	bl	8004b50 <CODEC_IO_Write>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	4413      	add	r3, r2
 8003d32:	61fb      	str	r3, [r7, #28]
    break;
 8003d34:	e037      	b.n	8003da6 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8003d36:	89fb      	ldrh	r3, [r7, #14]
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2213      	movs	r2, #19
 8003d3c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d40:	4618      	mov	r0, r3
 8003d42:	f000 ff05 	bl	8004b50 <CODEC_IO_Write>
 8003d46:	4603      	mov	r3, r0
 8003d48:	461a      	mov	r2, r3
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	4413      	add	r3, r2
 8003d4e:	61fb      	str	r3, [r7, #28]
    break;
 8003d50:	e029      	b.n	8003da6 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8003d52:	89fb      	ldrh	r3, [r7, #14]
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	2243      	movs	r2, #67	@ 0x43
 8003d58:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f000 fef7 	bl	8004b50 <CODEC_IO_Write>
 8003d62:	4603      	mov	r3, r0
 8003d64:	461a      	mov	r2, r3
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	4413      	add	r3, r2
 8003d6a:	61fb      	str	r3, [r7, #28]
    break;
 8003d6c:	e01b      	b.n	8003da6 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8003d6e:	89fb      	ldrh	r3, [r7, #14]
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	2273      	movs	r2, #115	@ 0x73
 8003d74:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f000 fee9 	bl	8004b50 <CODEC_IO_Write>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	461a      	mov	r2, r3
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	4413      	add	r3, r2
 8003d86:	61fb      	str	r3, [r7, #28]
    break; 
 8003d88:	e00d      	b.n	8003da6 <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003d8a:	89fb      	ldrh	r3, [r7, #14]
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	2283      	movs	r2, #131	@ 0x83
 8003d90:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d94:	4618      	mov	r0, r3
 8003d96:	f000 fedb 	bl	8004b50 <CODEC_IO_Write>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	4413      	add	r3, r2
 8003da2:	61fb      	str	r3, [r7, #28]
    break; 
 8003da4:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003da6:	8afb      	ldrh	r3, [r7, #22]
 8003da8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dac:	d10e      	bne.n	8003dcc <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 8003dae:	89fb      	ldrh	r3, [r7, #14]
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	f244 0218 	movw	r2, #16408	@ 0x4018
 8003db6:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f000 fec8 	bl	8004b50 <CODEC_IO_Write>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	61fb      	str	r3, [r7, #28]
 8003dca:	e00d      	b.n	8003de8 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8003dcc:	89fb      	ldrh	r3, [r7, #14]
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	f244 0210 	movw	r2, #16400	@ 0x4010
 8003dd4:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f000 feb9 	bl	8004b50 <CODEC_IO_Write>
 8003dde:	4603      	mov	r3, r0
 8003de0:	461a      	mov	r2, r3
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	4413      	add	r3, r2
 8003de6:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8003de8:	89fb      	ldrh	r3, [r7, #14]
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	2200      	movs	r2, #0
 8003dee:	f240 3102 	movw	r1, #770	@ 0x302
 8003df2:	4618      	mov	r0, r3
 8003df4:	f000 feac 	bl	8004b50 <CODEC_IO_Write>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	4413      	add	r3, r2
 8003e00:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 8003e02:	89fb      	ldrh	r3, [r7, #14]
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	220a      	movs	r2, #10
 8003e08:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f000 fe9f 	bl	8004b50 <CODEC_IO_Write>
 8003e12:	4603      	mov	r3, r0
 8003e14:	461a      	mov	r2, r3
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	4413      	add	r3, r2
 8003e1a:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 8003e1c:	89fb      	ldrh	r3, [r7, #14]
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2201      	movs	r2, #1
 8003e22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003e26:	4618      	mov	r0, r3
 8003e28:	f000 fe92 	bl	8004b50 <CODEC_IO_Write>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	461a      	mov	r2, r3
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	4413      	add	r3, r2
 8003e34:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 8003e36:	8b3b      	ldrh	r3, [r7, #24]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 817b 	beq.w	8004134 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 8003e3e:	8b3b      	ldrh	r3, [r7, #24]
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d157      	bne.n	8003ef4 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 8003e44:	89fb      	ldrh	r3, [r7, #14]
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e4c:	212d      	movs	r1, #45	@ 0x2d
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f000 fe7e 	bl	8004b50 <CODEC_IO_Write>
 8003e54:	4603      	mov	r3, r0
 8003e56:	461a      	mov	r2, r3
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 8003e5e:	89fb      	ldrh	r3, [r7, #14]
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e66:	212e      	movs	r1, #46	@ 0x2e
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f000 fe71 	bl	8004b50 <CODEC_IO_Write>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	461a      	mov	r2, r3
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	4413      	add	r3, r2
 8003e76:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 8003e78:	4b0e      	ldr	r3, [pc, #56]	@ (8003eb4 <wm8994_Init+0x998>)
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d01b      	beq.n	8003eb8 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 8003e80:	89fb      	ldrh	r3, [r7, #14]
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 8003e88:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f000 fe5f 	bl	8004b50 <CODEC_IO_Write>
 8003e92:	4603      	mov	r3, r0
 8003e94:	461a      	mov	r2, r3
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	4413      	add	r3, r2
 8003e9a:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8003e9c:	4b05      	ldr	r3, [pc, #20]	@ (8003eb4 <wm8994_Init+0x998>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8003ea2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003ea6:	f001 f829 	bl	8004efc <AUDIO_IO_Delay>
 8003eaa:	e016      	b.n	8003eda <wm8994_Init+0x9be>
 8003eac:	20013800 	.word	0x20013800
 8003eb0:	00017700 	.word	0x00017700
 8003eb4:	20012034 	.word	0x20012034
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8003eb8:	89fb      	ldrh	r3, [r7, #14]
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	f248 1208 	movw	r2, #33032	@ 0x8108
 8003ec0:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f000 fe43 	bl	8004b50 <CODEC_IO_Write>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	461a      	mov	r2, r3
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	4413      	add	r3, r2
 8003ed2:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8003ed4:	2032      	movs	r0, #50	@ 0x32
 8003ed6:	f001 f811 	bl	8004efc <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8003eda:	89fb      	ldrh	r3, [r7, #14]
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f000 fe33 	bl	8004b50 <CODEC_IO_Write>
 8003eea:	4603      	mov	r3, r0
 8003eec:	461a      	mov	r2, r3
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8003ef4:	89fb      	ldrh	r3, [r7, #14]
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003efc:	2103      	movs	r1, #3
 8003efe:	4618      	mov	r0, r3
 8003f00:	f000 fe26 	bl	8004b50 <CODEC_IO_Write>
 8003f04:	4603      	mov	r3, r0
 8003f06:	461a      	mov	r2, r3
 8003f08:	69fb      	ldr	r3, [r7, #28]
 8003f0a:	4413      	add	r3, r2
 8003f0c:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 8003f0e:	89fb      	ldrh	r3, [r7, #14]
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	2200      	movs	r2, #0
 8003f14:	2122      	movs	r1, #34	@ 0x22
 8003f16:	4618      	mov	r0, r3
 8003f18:	f000 fe1a 	bl	8004b50 <CODEC_IO_Write>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	461a      	mov	r2, r3
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	4413      	add	r3, r2
 8003f24:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8003f26:	89fb      	ldrh	r3, [r7, #14]
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	2123      	movs	r1, #35	@ 0x23
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f000 fe0e 	bl	8004b50 <CODEC_IO_Write>
 8003f34:	4603      	mov	r3, r0
 8003f36:	461a      	mov	r2, r3
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 8003f3e:	89fb      	ldrh	r3, [r7, #14]
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003f46:	2136      	movs	r1, #54	@ 0x36
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f000 fe01 	bl	8004b50 <CODEC_IO_Write>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	461a      	mov	r2, r3
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	4413      	add	r3, r2
 8003f56:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8003f58:	89fb      	ldrh	r3, [r7, #14]
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	f243 0203 	movw	r2, #12291	@ 0x3003
 8003f60:	2101      	movs	r1, #1
 8003f62:	4618      	mov	r0, r3
 8003f64:	f000 fdf4 	bl	8004b50 <CODEC_IO_Write>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	4413      	add	r3, r2
 8003f70:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003f72:	8afb      	ldrh	r3, [r7, #22]
 8003f74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f78:	d10d      	bne.n	8003f96 <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 8003f7a:	89fb      	ldrh	r3, [r7, #14]
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	f240 2205 	movw	r2, #517	@ 0x205
 8003f82:	2151      	movs	r1, #81	@ 0x51
 8003f84:	4618      	mov	r0, r3
 8003f86:	f000 fde3 	bl	8004b50 <CODEC_IO_Write>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	4413      	add	r3, r2
 8003f92:	61fb      	str	r3, [r7, #28]
 8003f94:	e00b      	b.n	8003fae <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 8003f96:	89fb      	ldrh	r3, [r7, #14]
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2205      	movs	r2, #5
 8003f9c:	2151      	movs	r1, #81	@ 0x51
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f000 fdd6 	bl	8004b50 <CODEC_IO_Write>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	4413      	add	r3, r2
 8003fac:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 8003fae:	8b7b      	ldrh	r3, [r7, #26]
 8003fb0:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8003fb4:	f043 0303 	orr.w	r3, r3, #3
 8003fb8:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003fba:	89fb      	ldrh	r3, [r7, #14]
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	8b7a      	ldrh	r2, [r7, #26]
 8003fc0:	2101      	movs	r1, #1
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f000 fdc4 	bl	8004b50 <CODEC_IO_Write>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	461a      	mov	r2, r3
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	4413      	add	r3, r2
 8003fd0:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8003fd2:	89fb      	ldrh	r3, [r7, #14]
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2222      	movs	r2, #34	@ 0x22
 8003fd8:	2160      	movs	r1, #96	@ 0x60
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f000 fdb8 	bl	8004b50 <CODEC_IO_Write>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 8003fea:	89fb      	ldrh	r3, [r7, #14]
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	f649 7225 	movw	r2, #40741	@ 0x9f25
 8003ff2:	214c      	movs	r1, #76	@ 0x4c
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f000 fdab 	bl	8004b50 <CODEC_IO_Write>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	4413      	add	r3, r2
 8004002:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 8004004:	200f      	movs	r0, #15
 8004006:	f000 ff79 	bl	8004efc <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 800400a:	89fb      	ldrh	r3, [r7, #14]
 800400c:	b2db      	uxtb	r3, r3
 800400e:	2201      	movs	r2, #1
 8004010:	212d      	movs	r1, #45	@ 0x2d
 8004012:	4618      	mov	r0, r3
 8004014:	f000 fd9c 	bl	8004b50 <CODEC_IO_Write>
 8004018:	4603      	mov	r3, r0
 800401a:	461a      	mov	r2, r3
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	4413      	add	r3, r2
 8004020:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 8004022:	89fb      	ldrh	r3, [r7, #14]
 8004024:	b2db      	uxtb	r3, r3
 8004026:	2201      	movs	r2, #1
 8004028:	212e      	movs	r1, #46	@ 0x2e
 800402a:	4618      	mov	r0, r3
 800402c:	f000 fd90 	bl	8004b50 <CODEC_IO_Write>
 8004030:	4603      	mov	r3, r0
 8004032:	461a      	mov	r2, r3
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	4413      	add	r3, r2
 8004038:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 800403a:	89fb      	ldrh	r3, [r7, #14]
 800403c:	b2db      	uxtb	r3, r3
 800403e:	f44f 724c 	mov.w	r2, #816	@ 0x330
 8004042:	2103      	movs	r1, #3
 8004044:	4618      	mov	r0, r3
 8004046:	f000 fd83 	bl	8004b50 <CODEC_IO_Write>
 800404a:	4603      	mov	r3, r0
 800404c:	461a      	mov	r2, r3
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	4413      	add	r3, r2
 8004052:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 8004054:	89fb      	ldrh	r3, [r7, #14]
 8004056:	b2db      	uxtb	r3, r3
 8004058:	2233      	movs	r2, #51	@ 0x33
 800405a:	2154      	movs	r1, #84	@ 0x54
 800405c:	4618      	mov	r0, r3
 800405e:	f000 fd77 	bl	8004b50 <CODEC_IO_Write>
 8004062:	4603      	mov	r3, r0
 8004064:	461a      	mov	r2, r3
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	4413      	add	r3, r2
 800406a:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 800406c:	f240 1001 	movw	r0, #257	@ 0x101
 8004070:	f000 ff44 	bl	8004efc <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 8004074:	89fb      	ldrh	r3, [r7, #14]
 8004076:	b2db      	uxtb	r3, r3
 8004078:	22ee      	movs	r2, #238	@ 0xee
 800407a:	2160      	movs	r1, #96	@ 0x60
 800407c:	4618      	mov	r0, r3
 800407e:	f000 fd67 	bl	8004b50 <CODEC_IO_Write>
 8004082:	4603      	mov	r3, r0
 8004084:	461a      	mov	r2, r3
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	4413      	add	r3, r2
 800408a:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 800408c:	89fb      	ldrh	r3, [r7, #14]
 800408e:	b2db      	uxtb	r3, r3
 8004090:	22c0      	movs	r2, #192	@ 0xc0
 8004092:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 8004096:	4618      	mov	r0, r3
 8004098:	f000 fd5a 	bl	8004b50 <CODEC_IO_Write>
 800409c:	4603      	mov	r3, r0
 800409e:	461a      	mov	r2, r3
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	4413      	add	r3, r2
 80040a4:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 80040a6:	89fb      	ldrh	r3, [r7, #14]
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	22c0      	movs	r2, #192	@ 0xc0
 80040ac:	f240 6111 	movw	r1, #1553	@ 0x611
 80040b0:	4618      	mov	r0, r3
 80040b2:	f000 fd4d 	bl	8004b50 <CODEC_IO_Write>
 80040b6:	4603      	mov	r3, r0
 80040b8:	461a      	mov	r2, r3
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	4413      	add	r3, r2
 80040be:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 80040c0:	89fb      	ldrh	r3, [r7, #14]
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	2210      	movs	r2, #16
 80040c6:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80040ca:	4618      	mov	r0, r3
 80040cc:	f000 fd40 	bl	8004b50 <CODEC_IO_Write>
 80040d0:	4603      	mov	r3, r0
 80040d2:	461a      	mov	r2, r3
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	4413      	add	r3, r2
 80040d8:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 80040da:	89fb      	ldrh	r3, [r7, #14]
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	22c0      	movs	r2, #192	@ 0xc0
 80040e0:	f240 6112 	movw	r1, #1554	@ 0x612
 80040e4:	4618      	mov	r0, r3
 80040e6:	f000 fd33 	bl	8004b50 <CODEC_IO_Write>
 80040ea:	4603      	mov	r3, r0
 80040ec:	461a      	mov	r2, r3
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	4413      	add	r3, r2
 80040f2:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 80040f4:	89fb      	ldrh	r3, [r7, #14]
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	22c0      	movs	r2, #192	@ 0xc0
 80040fa:	f240 6113 	movw	r1, #1555	@ 0x613
 80040fe:	4618      	mov	r0, r3
 8004100:	f000 fd26 	bl	8004b50 <CODEC_IO_Write>
 8004104:	4603      	mov	r3, r0
 8004106:	461a      	mov	r2, r3
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	4413      	add	r3, r2
 800410c:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 800410e:	89fb      	ldrh	r3, [r7, #14]
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2210      	movs	r2, #16
 8004114:	f240 4122 	movw	r1, #1058	@ 0x422
 8004118:	4618      	mov	r0, r3
 800411a:	f000 fd19 	bl	8004b50 <CODEC_IO_Write>
 800411e:	4603      	mov	r3, r0
 8004120:	461a      	mov	r2, r3
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	4413      	add	r3, r2
 8004126:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8004128:	7afa      	ldrb	r2, [r7, #11]
 800412a:	89fb      	ldrh	r3, [r7, #14]
 800412c:	4611      	mov	r1, r2
 800412e:	4618      	mov	r0, r3
 8004130:	f000 f984 	bl	800443c <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8004134:	8afb      	ldrh	r3, [r7, #22]
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 80a6 	beq.w	8004288 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 800413c:	8afb      	ldrh	r3, [r7, #22]
 800413e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004142:	d003      	beq.n	800414c <wm8994_Init+0xc30>
 8004144:	8afb      	ldrh	r3, [r7, #22]
 8004146:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800414a:	d12b      	bne.n	80041a4 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 800414c:	8b7b      	ldrh	r3, [r7, #26]
 800414e:	f043 0313 	orr.w	r3, r3, #19
 8004152:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8004154:	89fb      	ldrh	r3, [r7, #14]
 8004156:	b2db      	uxtb	r3, r3
 8004158:	8b7a      	ldrh	r2, [r7, #26]
 800415a:	2101      	movs	r1, #1
 800415c:	4618      	mov	r0, r3
 800415e:	f000 fcf7 	bl	8004b50 <CODEC_IO_Write>
 8004162:	4603      	mov	r3, r0
 8004164:	461a      	mov	r2, r3
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	4413      	add	r3, r2
 800416a:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 800416c:	89fb      	ldrh	r3, [r7, #14]
 800416e:	b2db      	uxtb	r3, r3
 8004170:	2202      	movs	r2, #2
 8004172:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8004176:	4618      	mov	r0, r3
 8004178:	f000 fcea 	bl	8004b50 <CODEC_IO_Write>
 800417c:	4603      	mov	r3, r0
 800417e:	461a      	mov	r2, r3
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	4413      	add	r3, r2
 8004184:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 8004186:	89fb      	ldrh	r3, [r7, #14]
 8004188:	b2db      	uxtb	r3, r3
 800418a:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800418e:	f240 4111 	movw	r1, #1041	@ 0x411
 8004192:	4618      	mov	r0, r3
 8004194:	f000 fcdc 	bl	8004b50 <CODEC_IO_Write>
 8004198:	4603      	mov	r3, r0
 800419a:	461a      	mov	r2, r3
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	4413      	add	r3, r2
 80041a0:	61fb      	str	r3, [r7, #28]
 80041a2:	e06b      	b.n	800427c <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80041a4:	8afb      	ldrh	r3, [r7, #22]
 80041a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041aa:	d139      	bne.n	8004220 <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 80041ac:	8b7b      	ldrh	r3, [r7, #26]
 80041ae:	f043 0313 	orr.w	r3, r3, #19
 80041b2:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 80041b4:	89fb      	ldrh	r3, [r7, #14]
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	8b7a      	ldrh	r2, [r7, #26]
 80041ba:	2101      	movs	r1, #1
 80041bc:	4618      	mov	r0, r3
 80041be:	f000 fcc7 	bl	8004b50 <CODEC_IO_Write>
 80041c2:	4603      	mov	r3, r0
 80041c4:	461a      	mov	r2, r3
 80041c6:	69fb      	ldr	r3, [r7, #28]
 80041c8:	4413      	add	r3, r2
 80041ca:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 80041cc:	89fb      	ldrh	r3, [r7, #14]
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	2202      	movs	r2, #2
 80041d2:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 80041d6:	4618      	mov	r0, r3
 80041d8:	f000 fcba 	bl	8004b50 <CODEC_IO_Write>
 80041dc:	4603      	mov	r3, r0
 80041de:	461a      	mov	r2, r3
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	4413      	add	r3, r2
 80041e4:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 80041e6:	89fb      	ldrh	r3, [r7, #14]
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 80041ee:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 80041f2:	4618      	mov	r0, r3
 80041f4:	f000 fcac 	bl	8004b50 <CODEC_IO_Write>
 80041f8:	4603      	mov	r3, r0
 80041fa:	461a      	mov	r2, r3
 80041fc:	69fb      	ldr	r3, [r7, #28]
 80041fe:	4413      	add	r3, r2
 8004200:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8004202:	89fb      	ldrh	r3, [r7, #14]
 8004204:	b2db      	uxtb	r3, r3
 8004206:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 800420a:	f240 4111 	movw	r1, #1041	@ 0x411
 800420e:	4618      	mov	r0, r3
 8004210:	f000 fc9e 	bl	8004b50 <CODEC_IO_Write>
 8004214:	4603      	mov	r3, r0
 8004216:	461a      	mov	r2, r3
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	4413      	add	r3, r2
 800421c:	61fb      	str	r3, [r7, #28]
 800421e:	e02d      	b.n	800427c <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8004220:	8afb      	ldrh	r3, [r7, #22]
 8004222:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004226:	d003      	beq.n	8004230 <wm8994_Init+0xd14>
 8004228:	8afb      	ldrh	r3, [r7, #22]
 800422a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800422e:	d125      	bne.n	800427c <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8004230:	89fb      	ldrh	r3, [r7, #14]
 8004232:	b2db      	uxtb	r3, r3
 8004234:	220b      	movs	r2, #11
 8004236:	2118      	movs	r1, #24
 8004238:	4618      	mov	r0, r3
 800423a:	f000 fc89 	bl	8004b50 <CODEC_IO_Write>
 800423e:	4603      	mov	r3, r0
 8004240:	461a      	mov	r2, r3
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	4413      	add	r3, r2
 8004246:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8004248:	89fb      	ldrh	r3, [r7, #14]
 800424a:	b2db      	uxtb	r3, r3
 800424c:	220b      	movs	r2, #11
 800424e:	211a      	movs	r1, #26
 8004250:	4618      	mov	r0, r3
 8004252:	f000 fc7d 	bl	8004b50 <CODEC_IO_Write>
 8004256:	4603      	mov	r3, r0
 8004258:	461a      	mov	r2, r3
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	4413      	add	r3, r2
 800425e:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8004260:	89fb      	ldrh	r3, [r7, #14]
 8004262:	b2db      	uxtb	r3, r3
 8004264:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8004268:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 800426c:	4618      	mov	r0, r3
 800426e:	f000 fc6f 	bl	8004b50 <CODEC_IO_Write>
 8004272:	4603      	mov	r3, r0
 8004274:	461a      	mov	r2, r3
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	4413      	add	r3, r2
 800427a:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 800427c:	7afa      	ldrb	r2, [r7, #11]
 800427e:	89fb      	ldrh	r3, [r7, #14]
 8004280:	4611      	mov	r1, r2
 8004282:	4618      	mov	r0, r3
 8004284:	f000 f8da 	bl	800443c <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8004288:	69fb      	ldr	r3, [r7, #28]
}
 800428a:	4618      	mov	r0, r3
 800428c:	3720      	adds	r7, #32
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop

08004294 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8004298:	f000 fdd2 	bl	8004e40 <AUDIO_IO_DeInit>
}
 800429c:	bf00      	nop
 800429e:	bd80      	pop	{r7, pc}

080042a0 <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	4603      	mov	r3, r0
 80042a8:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 80042aa:	f000 fdbf 	bl	8004e2c <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 80042ae:	88fb      	ldrh	r3, [r7, #6]
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2100      	movs	r1, #0
 80042b4:	4618      	mov	r0, r3
 80042b6:	f000 fdf5 	bl	8004ea4 <AUDIO_IO_Read>
 80042ba:	4603      	mov	r3, r0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3708      	adds	r7, #8
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	4603      	mov	r3, r0
 80042cc:	6039      	str	r1, [r7, #0]
 80042ce:	80fb      	strh	r3, [r7, #6]
 80042d0:	4613      	mov	r3, r2
 80042d2:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 80042d4:	2300      	movs	r3, #0
 80042d6:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80042d8:	88fb      	ldrh	r3, [r7, #6]
 80042da:	2100      	movs	r1, #0
 80042dc:	4618      	mov	r0, r3
 80042de:	f000 f9d1 	bl	8004684 <wm8994_SetMute>
 80042e2:	4602      	mov	r2, r0
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	4413      	add	r3, r2
 80042e8:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80042ea:	68fb      	ldr	r3, [r7, #12]
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3710      	adds	r7, #16
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	4603      	mov	r3, r0
 80042fc:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80042fe:	2300      	movs	r3, #0
 8004300:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8004302:	88fb      	ldrh	r3, [r7, #6]
 8004304:	2101      	movs	r1, #1
 8004306:	4618      	mov	r0, r3
 8004308:	f000 f9bc 	bl	8004684 <wm8994_SetMute>
 800430c:	4602      	mov	r2, r0
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	4413      	add	r3, r2
 8004312:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8004314:	88fb      	ldrh	r3, [r7, #6]
 8004316:	b2db      	uxtb	r3, r3
 8004318:	2201      	movs	r2, #1
 800431a:	2102      	movs	r1, #2
 800431c:	4618      	mov	r0, r3
 800431e:	f000 fc17 	bl	8004b50 <CODEC_IO_Write>
 8004322:	4603      	mov	r3, r0
 8004324:	461a      	mov	r2, r3
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	4413      	add	r3, r2
 800432a:	60fb      	str	r3, [r7, #12]
 
  return counter;
 800432c:	68fb      	ldr	r3, [r7, #12]
}
 800432e:	4618      	mov	r0, r3
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}

08004336 <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8004336:	b580      	push	{r7, lr}
 8004338:	b084      	sub	sp, #16
 800433a:	af00      	add	r7, sp, #0
 800433c:	4603      	mov	r3, r0
 800433e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004340:	2300      	movs	r3, #0
 8004342:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004344:	88fb      	ldrh	r3, [r7, #6]
 8004346:	2100      	movs	r1, #0
 8004348:	4618      	mov	r0, r3
 800434a:	f000 f99b 	bl	8004684 <wm8994_SetMute>
 800434e:	4602      	mov	r2, r0
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	4413      	add	r3, r2
 8004354:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8004356:	68fb      	ldr	r3, [r7, #12]
}
 8004358:	4618      	mov	r0, r3
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	4603      	mov	r3, r0
 8004368:	6039      	str	r1, [r7, #0]
 800436a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800436c:	2300      	movs	r3, #0
 800436e:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 8004370:	4b31      	ldr	r3, [pc, #196]	@ (8004438 <wm8994_Stop+0xd8>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d05a      	beq.n	800442e <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8004378:	88fb      	ldrh	r3, [r7, #6]
 800437a:	2101      	movs	r1, #1
 800437c:	4618      	mov	r0, r3
 800437e:	f000 f981 	bl	8004684 <wm8994_SetMute>
 8004382:	4602      	mov	r2, r0
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	4413      	add	r3, r2
 8004388:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	2b02      	cmp	r3, #2
 800438e:	d04e      	beq.n	800442e <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8004390:	88fb      	ldrh	r3, [r7, #6]
 8004392:	b2db      	uxtb	r3, r3
 8004394:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004398:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 800439c:	4618      	mov	r0, r3
 800439e:	f000 fbd7 	bl	8004b50 <CODEC_IO_Write>
 80043a2:	4603      	mov	r3, r0
 80043a4:	461a      	mov	r2, r3
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	4413      	add	r3, r2
 80043aa:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 80043ac:	88fb      	ldrh	r3, [r7, #6]
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043b4:	f240 4122 	movw	r1, #1058	@ 0x422
 80043b8:	4618      	mov	r0, r3
 80043ba:	f000 fbc9 	bl	8004b50 <CODEC_IO_Write>
 80043be:	4603      	mov	r3, r0
 80043c0:	461a      	mov	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	4413      	add	r3, r2
 80043c6:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 80043c8:	88fb      	ldrh	r3, [r7, #6]
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	2200      	movs	r2, #0
 80043ce:	212d      	movs	r1, #45	@ 0x2d
 80043d0:	4618      	mov	r0, r3
 80043d2:	f000 fbbd 	bl	8004b50 <CODEC_IO_Write>
 80043d6:	4603      	mov	r3, r0
 80043d8:	461a      	mov	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	4413      	add	r3, r2
 80043de:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 80043e0:	88fb      	ldrh	r3, [r7, #6]
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	2200      	movs	r2, #0
 80043e6:	212e      	movs	r1, #46	@ 0x2e
 80043e8:	4618      	mov	r0, r3
 80043ea:	f000 fbb1 	bl	8004b50 <CODEC_IO_Write>
 80043ee:	4603      	mov	r3, r0
 80043f0:	461a      	mov	r2, r3
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	4413      	add	r3, r2
 80043f6:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 80043f8:	88fb      	ldrh	r3, [r7, #6]
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	2200      	movs	r2, #0
 80043fe:	2105      	movs	r1, #5
 8004400:	4618      	mov	r0, r3
 8004402:	f000 fba5 	bl	8004b50 <CODEC_IO_Write>
 8004406:	4603      	mov	r3, r0
 8004408:	461a      	mov	r2, r3
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	4413      	add	r3, r2
 800440e:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8004410:	88fb      	ldrh	r3, [r7, #6]
 8004412:	b2db      	uxtb	r3, r3
 8004414:	2200      	movs	r2, #0
 8004416:	2100      	movs	r1, #0
 8004418:	4618      	mov	r0, r3
 800441a:	f000 fb99 	bl	8004b50 <CODEC_IO_Write>
 800441e:	4603      	mov	r3, r0
 8004420:	461a      	mov	r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	4413      	add	r3, r2
 8004426:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 8004428:	4b03      	ldr	r3, [pc, #12]	@ (8004438 <wm8994_Stop+0xd8>)
 800442a:	2200      	movs	r2, #0
 800442c:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 800442e:	68fb      	ldr	r3, [r7, #12]
}
 8004430:	4618      	mov	r0, r3
 8004432:	3710      	adds	r7, #16
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}
 8004438:	200137fc 	.word	0x200137fc

0800443c <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	4603      	mov	r3, r0
 8004444:	460a      	mov	r2, r1
 8004446:	80fb      	strh	r3, [r7, #6]
 8004448:	4613      	mov	r3, r2
 800444a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 800444c:	2300      	movs	r3, #0
 800444e:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8004450:	797b      	ldrb	r3, [r7, #5]
 8004452:	2b64      	cmp	r3, #100	@ 0x64
 8004454:	d80b      	bhi.n	800446e <wm8994_SetVolume+0x32>
 8004456:	797a      	ldrb	r2, [r7, #5]
 8004458:	4613      	mov	r3, r2
 800445a:	019b      	lsls	r3, r3, #6
 800445c:	1a9b      	subs	r3, r3, r2
 800445e:	4a86      	ldr	r2, [pc, #536]	@ (8004678 <wm8994_SetVolume+0x23c>)
 8004460:	fb82 1203 	smull	r1, r2, r2, r3
 8004464:	1152      	asrs	r2, r2, #5
 8004466:	17db      	asrs	r3, r3, #31
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	b2db      	uxtb	r3, r3
 800446c:	e000      	b.n	8004470 <wm8994_SetVolume+0x34>
 800446e:	2364      	movs	r3, #100	@ 0x64
 8004470:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 8004472:	4b82      	ldr	r3, [pc, #520]	@ (800467c <wm8994_SetVolume+0x240>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	f000 809b 	beq.w	80045b2 <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 800447c:	7afb      	ldrb	r3, [r7, #11]
 800447e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004480:	d93d      	bls.n	80044fe <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004482:	88fb      	ldrh	r3, [r7, #6]
 8004484:	2100      	movs	r1, #0
 8004486:	4618      	mov	r0, r3
 8004488:	f000 f8fc 	bl	8004684 <wm8994_SetMute>
 800448c:	4602      	mov	r2, r0
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	4413      	add	r3, r2
 8004492:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8004494:	88fb      	ldrh	r3, [r7, #6]
 8004496:	b2db      	uxtb	r3, r3
 8004498:	f240 127f 	movw	r2, #383	@ 0x17f
 800449c:	211c      	movs	r1, #28
 800449e:	4618      	mov	r0, r3
 80044a0:	f000 fb56 	bl	8004b50 <CODEC_IO_Write>
 80044a4:	4603      	mov	r3, r0
 80044a6:	461a      	mov	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	4413      	add	r3, r2
 80044ac:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 80044ae:	88fb      	ldrh	r3, [r7, #6]
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	f240 127f 	movw	r2, #383	@ 0x17f
 80044b6:	211d      	movs	r1, #29
 80044b8:	4618      	mov	r0, r3
 80044ba:	f000 fb49 	bl	8004b50 <CODEC_IO_Write>
 80044be:	4603      	mov	r3, r0
 80044c0:	461a      	mov	r2, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	4413      	add	r3, r2
 80044c6:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 80044c8:	88fb      	ldrh	r3, [r7, #6]
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	f240 127f 	movw	r2, #383	@ 0x17f
 80044d0:	2126      	movs	r1, #38	@ 0x26
 80044d2:	4618      	mov	r0, r3
 80044d4:	f000 fb3c 	bl	8004b50 <CODEC_IO_Write>
 80044d8:	4603      	mov	r3, r0
 80044da:	461a      	mov	r2, r3
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	4413      	add	r3, r2
 80044e0:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 80044e2:	88fb      	ldrh	r3, [r7, #6]
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	f240 127f 	movw	r2, #383	@ 0x17f
 80044ea:	2127      	movs	r1, #39	@ 0x27
 80044ec:	4618      	mov	r0, r3
 80044ee:	f000 fb2f 	bl	8004b50 <CODEC_IO_Write>
 80044f2:	4603      	mov	r3, r0
 80044f4:	461a      	mov	r2, r3
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	4413      	add	r3, r2
 80044fa:	60fb      	str	r3, [r7, #12]
 80044fc:	e059      	b.n	80045b2 <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 80044fe:	797b      	ldrb	r3, [r7, #5]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d109      	bne.n	8004518 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8004504:	88fb      	ldrh	r3, [r7, #6]
 8004506:	2101      	movs	r1, #1
 8004508:	4618      	mov	r0, r3
 800450a:	f000 f8bb 	bl	8004684 <wm8994_SetMute>
 800450e:	4602      	mov	r2, r0
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	4413      	add	r3, r2
 8004514:	60fb      	str	r3, [r7, #12]
 8004516:	e04c      	b.n	80045b2 <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004518:	88fb      	ldrh	r3, [r7, #6]
 800451a:	2100      	movs	r1, #0
 800451c:	4618      	mov	r0, r3
 800451e:	f000 f8b1 	bl	8004684 <wm8994_SetMute>
 8004522:	4602      	mov	r2, r0
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4413      	add	r3, r2
 8004528:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 800452a:	88fb      	ldrh	r3, [r7, #6]
 800452c:	b2d8      	uxtb	r0, r3
 800452e:	7afb      	ldrb	r3, [r7, #11]
 8004530:	b21b      	sxth	r3, r3
 8004532:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004536:	b21b      	sxth	r3, r3
 8004538:	b29b      	uxth	r3, r3
 800453a:	461a      	mov	r2, r3
 800453c:	211c      	movs	r1, #28
 800453e:	f000 fb07 	bl	8004b50 <CODEC_IO_Write>
 8004542:	4603      	mov	r3, r0
 8004544:	461a      	mov	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	4413      	add	r3, r2
 800454a:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 800454c:	88fb      	ldrh	r3, [r7, #6]
 800454e:	b2d8      	uxtb	r0, r3
 8004550:	7afb      	ldrb	r3, [r7, #11]
 8004552:	b21b      	sxth	r3, r3
 8004554:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004558:	b21b      	sxth	r3, r3
 800455a:	b29b      	uxth	r3, r3
 800455c:	461a      	mov	r2, r3
 800455e:	211d      	movs	r1, #29
 8004560:	f000 faf6 	bl	8004b50 <CODEC_IO_Write>
 8004564:	4603      	mov	r3, r0
 8004566:	461a      	mov	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	4413      	add	r3, r2
 800456c:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 800456e:	88fb      	ldrh	r3, [r7, #6]
 8004570:	b2d8      	uxtb	r0, r3
 8004572:	7afb      	ldrb	r3, [r7, #11]
 8004574:	b21b      	sxth	r3, r3
 8004576:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 800457a:	b21b      	sxth	r3, r3
 800457c:	b29b      	uxth	r3, r3
 800457e:	461a      	mov	r2, r3
 8004580:	2126      	movs	r1, #38	@ 0x26
 8004582:	f000 fae5 	bl	8004b50 <CODEC_IO_Write>
 8004586:	4603      	mov	r3, r0
 8004588:	461a      	mov	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	4413      	add	r3, r2
 800458e:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8004590:	88fb      	ldrh	r3, [r7, #6]
 8004592:	b2d8      	uxtb	r0, r3
 8004594:	7afb      	ldrb	r3, [r7, #11]
 8004596:	b21b      	sxth	r3, r3
 8004598:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 800459c:	b21b      	sxth	r3, r3
 800459e:	b29b      	uxth	r3, r3
 80045a0:	461a      	mov	r2, r3
 80045a2:	2127      	movs	r1, #39	@ 0x27
 80045a4:	f000 fad4 	bl	8004b50 <CODEC_IO_Write>
 80045a8:	4603      	mov	r3, r0
 80045aa:	461a      	mov	r2, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	4413      	add	r3, r2
 80045b0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 80045b2:	4b33      	ldr	r3, [pc, #204]	@ (8004680 <wm8994_SetVolume+0x244>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d059      	beq.n	800466e <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 80045ba:	797b      	ldrb	r3, [r7, #5]
 80045bc:	2b63      	cmp	r3, #99	@ 0x63
 80045be:	d80c      	bhi.n	80045da <wm8994_SetVolume+0x19e>
 80045c0:	797a      	ldrb	r2, [r7, #5]
 80045c2:	4613      	mov	r3, r2
 80045c4:	011b      	lsls	r3, r3, #4
 80045c6:	1a9b      	subs	r3, r3, r2
 80045c8:	011b      	lsls	r3, r3, #4
 80045ca:	4a2b      	ldr	r2, [pc, #172]	@ (8004678 <wm8994_SetVolume+0x23c>)
 80045cc:	fb82 1203 	smull	r1, r2, r2, r3
 80045d0:	1152      	asrs	r2, r2, #5
 80045d2:	17db      	asrs	r3, r3, #31
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	e000      	b.n	80045dc <wm8994_SetVolume+0x1a0>
 80045da:	23ef      	movs	r3, #239	@ 0xef
 80045dc:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 80045de:	88fb      	ldrh	r3, [r7, #6]
 80045e0:	b2d8      	uxtb	r0, r3
 80045e2:	7afb      	ldrb	r3, [r7, #11]
 80045e4:	b21b      	sxth	r3, r3
 80045e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045ea:	b21b      	sxth	r3, r3
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	461a      	mov	r2, r3
 80045f0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80045f4:	f000 faac 	bl	8004b50 <CODEC_IO_Write>
 80045f8:	4603      	mov	r3, r0
 80045fa:	461a      	mov	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	4413      	add	r3, r2
 8004600:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 8004602:	88fb      	ldrh	r3, [r7, #6]
 8004604:	b2d8      	uxtb	r0, r3
 8004606:	7afb      	ldrb	r3, [r7, #11]
 8004608:	b21b      	sxth	r3, r3
 800460a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800460e:	b21b      	sxth	r3, r3
 8004610:	b29b      	uxth	r3, r3
 8004612:	461a      	mov	r2, r3
 8004614:	f240 4101 	movw	r1, #1025	@ 0x401
 8004618:	f000 fa9a 	bl	8004b50 <CODEC_IO_Write>
 800461c:	4603      	mov	r3, r0
 800461e:	461a      	mov	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	4413      	add	r3, r2
 8004624:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 8004626:	88fb      	ldrh	r3, [r7, #6]
 8004628:	b2d8      	uxtb	r0, r3
 800462a:	7afb      	ldrb	r3, [r7, #11]
 800462c:	b21b      	sxth	r3, r3
 800462e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004632:	b21b      	sxth	r3, r3
 8004634:	b29b      	uxth	r3, r3
 8004636:	461a      	mov	r2, r3
 8004638:	f240 4104 	movw	r1, #1028	@ 0x404
 800463c:	f000 fa88 	bl	8004b50 <CODEC_IO_Write>
 8004640:	4603      	mov	r3, r0
 8004642:	461a      	mov	r2, r3
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	4413      	add	r3, r2
 8004648:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 800464a:	88fb      	ldrh	r3, [r7, #6]
 800464c:	b2d8      	uxtb	r0, r3
 800464e:	7afb      	ldrb	r3, [r7, #11]
 8004650:	b21b      	sxth	r3, r3
 8004652:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004656:	b21b      	sxth	r3, r3
 8004658:	b29b      	uxth	r3, r3
 800465a:	461a      	mov	r2, r3
 800465c:	f240 4105 	movw	r1, #1029	@ 0x405
 8004660:	f000 fa76 	bl	8004b50 <CODEC_IO_Write>
 8004664:	4603      	mov	r3, r0
 8004666:	461a      	mov	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	4413      	add	r3, r2
 800466c:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 800466e:	68fb      	ldr	r3, [r7, #12]
}
 8004670:	4618      	mov	r0, r3
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}
 8004678:	51eb851f 	.word	0x51eb851f
 800467c:	200137fc 	.word	0x200137fc
 8004680:	20013800 	.word	0x20013800

08004684 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	4603      	mov	r3, r0
 800468c:	6039      	str	r1, [r7, #0]
 800468e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004690:	2300      	movs	r3, #0
 8004692:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 8004694:	4b21      	ldr	r3, [pc, #132]	@ (800471c <wm8994_SetMute+0x98>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d039      	beq.n	8004710 <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d11c      	bne.n	80046dc <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 80046a2:	88fb      	ldrh	r3, [r7, #6]
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046aa:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 fa4e 	bl	8004b50 <CODEC_IO_Write>
 80046b4:	4603      	mov	r3, r0
 80046b6:	461a      	mov	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	4413      	add	r3, r2
 80046bc:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 80046be:	88fb      	ldrh	r3, [r7, #6]
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046c6:	f240 4122 	movw	r1, #1058	@ 0x422
 80046ca:	4618      	mov	r0, r3
 80046cc:	f000 fa40 	bl	8004b50 <CODEC_IO_Write>
 80046d0:	4603      	mov	r3, r0
 80046d2:	461a      	mov	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	4413      	add	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]
 80046da:	e019      	b.n	8004710 <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 80046dc:	88fb      	ldrh	r3, [r7, #6]
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	2210      	movs	r2, #16
 80046e2:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80046e6:	4618      	mov	r0, r3
 80046e8:	f000 fa32 	bl	8004b50 <CODEC_IO_Write>
 80046ec:	4603      	mov	r3, r0
 80046ee:	461a      	mov	r2, r3
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	4413      	add	r3, r2
 80046f4:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 80046f6:	88fb      	ldrh	r3, [r7, #6]
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2210      	movs	r2, #16
 80046fc:	f240 4122 	movw	r1, #1058	@ 0x422
 8004700:	4618      	mov	r0, r3
 8004702:	f000 fa25 	bl	8004b50 <CODEC_IO_Write>
 8004706:	4603      	mov	r3, r0
 8004708:	461a      	mov	r2, r3
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	4413      	add	r3, r2
 800470e:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 8004710:	68fb      	ldr	r3, [r7, #12]
}
 8004712:	4618      	mov	r0, r3
 8004714:	3710      	adds	r7, #16
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	200137fc 	.word	0x200137fc

08004720 <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	4603      	mov	r3, r0
 8004728:	460a      	mov	r2, r1
 800472a:	80fb      	strh	r3, [r7, #6]
 800472c:	4613      	mov	r3, r2
 800472e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8004730:	2300      	movs	r3, #0
 8004732:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8004734:	797b      	ldrb	r3, [r7, #5]
 8004736:	2b03      	cmp	r3, #3
 8004738:	f000 808c 	beq.w	8004854 <wm8994_SetOutputMode+0x134>
 800473c:	2b03      	cmp	r3, #3
 800473e:	f300 80cb 	bgt.w	80048d8 <wm8994_SetOutputMode+0x1b8>
 8004742:	2b01      	cmp	r3, #1
 8004744:	d002      	beq.n	800474c <wm8994_SetOutputMode+0x2c>
 8004746:	2b02      	cmp	r3, #2
 8004748:	d042      	beq.n	80047d0 <wm8994_SetOutputMode+0xb0>
 800474a:	e0c5      	b.n	80048d8 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 800474c:	88fb      	ldrh	r3, [r7, #6]
 800474e:	b2db      	uxtb	r3, r3
 8004750:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8004754:	2105      	movs	r1, #5
 8004756:	4618      	mov	r0, r3
 8004758:	f000 f9fa 	bl	8004b50 <CODEC_IO_Write>
 800475c:	4603      	mov	r3, r0
 800475e:	461a      	mov	r2, r3
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4413      	add	r3, r2
 8004764:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8004766:	88fb      	ldrh	r3, [r7, #6]
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2200      	movs	r2, #0
 800476c:	f240 6101 	movw	r1, #1537	@ 0x601
 8004770:	4618      	mov	r0, r3
 8004772:	f000 f9ed 	bl	8004b50 <CODEC_IO_Write>
 8004776:	4603      	mov	r3, r0
 8004778:	461a      	mov	r2, r3
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	4413      	add	r3, r2
 800477e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8004780:	88fb      	ldrh	r3, [r7, #6]
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2200      	movs	r2, #0
 8004786:	f240 6102 	movw	r1, #1538	@ 0x602
 800478a:	4618      	mov	r0, r3
 800478c:	f000 f9e0 	bl	8004b50 <CODEC_IO_Write>
 8004790:	4603      	mov	r3, r0
 8004792:	461a      	mov	r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	4413      	add	r3, r2
 8004798:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800479a:	88fb      	ldrh	r3, [r7, #6]
 800479c:	b2db      	uxtb	r3, r3
 800479e:	2202      	movs	r2, #2
 80047a0:	f240 6104 	movw	r1, #1540	@ 0x604
 80047a4:	4618      	mov	r0, r3
 80047a6:	f000 f9d3 	bl	8004b50 <CODEC_IO_Write>
 80047aa:	4603      	mov	r3, r0
 80047ac:	461a      	mov	r2, r3
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	4413      	add	r3, r2
 80047b2:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 80047b4:	88fb      	ldrh	r3, [r7, #6]
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	2202      	movs	r2, #2
 80047ba:	f240 6105 	movw	r1, #1541	@ 0x605
 80047be:	4618      	mov	r0, r3
 80047c0:	f000 f9c6 	bl	8004b50 <CODEC_IO_Write>
 80047c4:	4603      	mov	r3, r0
 80047c6:	461a      	mov	r2, r3
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	4413      	add	r3, r2
 80047cc:	60fb      	str	r3, [r7, #12]
    break;
 80047ce:	e0c5      	b.n	800495c <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80047d0:	88fb      	ldrh	r3, [r7, #6]
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	f240 3203 	movw	r2, #771	@ 0x303
 80047d8:	2105      	movs	r1, #5
 80047da:	4618      	mov	r0, r3
 80047dc:	f000 f9b8 	bl	8004b50 <CODEC_IO_Write>
 80047e0:	4603      	mov	r3, r0
 80047e2:	461a      	mov	r2, r3
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	4413      	add	r3, r2
 80047e8:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80047ea:	88fb      	ldrh	r3, [r7, #6]
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2201      	movs	r2, #1
 80047f0:	f240 6101 	movw	r1, #1537	@ 0x601
 80047f4:	4618      	mov	r0, r3
 80047f6:	f000 f9ab 	bl	8004b50 <CODEC_IO_Write>
 80047fa:	4603      	mov	r3, r0
 80047fc:	461a      	mov	r2, r3
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	4413      	add	r3, r2
 8004802:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004804:	88fb      	ldrh	r3, [r7, #6]
 8004806:	b2db      	uxtb	r3, r3
 8004808:	2201      	movs	r2, #1
 800480a:	f240 6102 	movw	r1, #1538	@ 0x602
 800480e:	4618      	mov	r0, r3
 8004810:	f000 f99e 	bl	8004b50 <CODEC_IO_Write>
 8004814:	4603      	mov	r3, r0
 8004816:	461a      	mov	r2, r3
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	4413      	add	r3, r2
 800481c:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800481e:	88fb      	ldrh	r3, [r7, #6]
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2200      	movs	r2, #0
 8004824:	f240 6104 	movw	r1, #1540	@ 0x604
 8004828:	4618      	mov	r0, r3
 800482a:	f000 f991 	bl	8004b50 <CODEC_IO_Write>
 800482e:	4603      	mov	r3, r0
 8004830:	461a      	mov	r2, r3
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	4413      	add	r3, r2
 8004836:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8004838:	88fb      	ldrh	r3, [r7, #6]
 800483a:	b2db      	uxtb	r3, r3
 800483c:	2200      	movs	r2, #0
 800483e:	f240 6105 	movw	r1, #1541	@ 0x605
 8004842:	4618      	mov	r0, r3
 8004844:	f000 f984 	bl	8004b50 <CODEC_IO_Write>
 8004848:	4603      	mov	r3, r0
 800484a:	461a      	mov	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	4413      	add	r3, r2
 8004850:	60fb      	str	r3, [r7, #12]
    break;
 8004852:	e083      	b.n	800495c <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8004854:	88fb      	ldrh	r3, [r7, #6]
 8004856:	b2db      	uxtb	r3, r3
 8004858:	f640 720f 	movw	r2, #3855	@ 0xf0f
 800485c:	2105      	movs	r1, #5
 800485e:	4618      	mov	r0, r3
 8004860:	f000 f976 	bl	8004b50 <CODEC_IO_Write>
 8004864:	4603      	mov	r3, r0
 8004866:	461a      	mov	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	4413      	add	r3, r2
 800486c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800486e:	88fb      	ldrh	r3, [r7, #6]
 8004870:	b2db      	uxtb	r3, r3
 8004872:	2201      	movs	r2, #1
 8004874:	f240 6101 	movw	r1, #1537	@ 0x601
 8004878:	4618      	mov	r0, r3
 800487a:	f000 f969 	bl	8004b50 <CODEC_IO_Write>
 800487e:	4603      	mov	r3, r0
 8004880:	461a      	mov	r2, r3
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	4413      	add	r3, r2
 8004886:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004888:	88fb      	ldrh	r3, [r7, #6]
 800488a:	b2db      	uxtb	r3, r3
 800488c:	2201      	movs	r2, #1
 800488e:	f240 6102 	movw	r1, #1538	@ 0x602
 8004892:	4618      	mov	r0, r3
 8004894:	f000 f95c 	bl	8004b50 <CODEC_IO_Write>
 8004898:	4603      	mov	r3, r0
 800489a:	461a      	mov	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	4413      	add	r3, r2
 80048a0:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80048a2:	88fb      	ldrh	r3, [r7, #6]
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2202      	movs	r2, #2
 80048a8:	f240 6104 	movw	r1, #1540	@ 0x604
 80048ac:	4618      	mov	r0, r3
 80048ae:	f000 f94f 	bl	8004b50 <CODEC_IO_Write>
 80048b2:	4603      	mov	r3, r0
 80048b4:	461a      	mov	r2, r3
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	4413      	add	r3, r2
 80048ba:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 80048bc:	88fb      	ldrh	r3, [r7, #6]
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	2202      	movs	r2, #2
 80048c2:	f240 6105 	movw	r1, #1541	@ 0x605
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 f942 	bl	8004b50 <CODEC_IO_Write>
 80048cc:	4603      	mov	r3, r0
 80048ce:	461a      	mov	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	4413      	add	r3, r2
 80048d4:	60fb      	str	r3, [r7, #12]
    break;
 80048d6:	e041      	b.n	800495c <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80048d8:	88fb      	ldrh	r3, [r7, #6]
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	f240 3203 	movw	r2, #771	@ 0x303
 80048e0:	2105      	movs	r1, #5
 80048e2:	4618      	mov	r0, r3
 80048e4:	f000 f934 	bl	8004b50 <CODEC_IO_Write>
 80048e8:	4603      	mov	r3, r0
 80048ea:	461a      	mov	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	4413      	add	r3, r2
 80048f0:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80048f2:	88fb      	ldrh	r3, [r7, #6]
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2201      	movs	r2, #1
 80048f8:	f240 6101 	movw	r1, #1537	@ 0x601
 80048fc:	4618      	mov	r0, r3
 80048fe:	f000 f927 	bl	8004b50 <CODEC_IO_Write>
 8004902:	4603      	mov	r3, r0
 8004904:	461a      	mov	r2, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	4413      	add	r3, r2
 800490a:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800490c:	88fb      	ldrh	r3, [r7, #6]
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2201      	movs	r2, #1
 8004912:	f240 6102 	movw	r1, #1538	@ 0x602
 8004916:	4618      	mov	r0, r3
 8004918:	f000 f91a 	bl	8004b50 <CODEC_IO_Write>
 800491c:	4603      	mov	r3, r0
 800491e:	461a      	mov	r2, r3
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	4413      	add	r3, r2
 8004924:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8004926:	88fb      	ldrh	r3, [r7, #6]
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2200      	movs	r2, #0
 800492c:	f240 6104 	movw	r1, #1540	@ 0x604
 8004930:	4618      	mov	r0, r3
 8004932:	f000 f90d 	bl	8004b50 <CODEC_IO_Write>
 8004936:	4603      	mov	r3, r0
 8004938:	461a      	mov	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	4413      	add	r3, r2
 800493e:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8004940:	88fb      	ldrh	r3, [r7, #6]
 8004942:	b2db      	uxtb	r3, r3
 8004944:	2200      	movs	r2, #0
 8004946:	f240 6105 	movw	r1, #1541	@ 0x605
 800494a:	4618      	mov	r0, r3
 800494c:	f000 f900 	bl	8004b50 <CODEC_IO_Write>
 8004950:	4603      	mov	r3, r0
 8004952:	461a      	mov	r2, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	4413      	add	r3, r2
 8004958:	60fb      	str	r3, [r7, #12]
    break;    
 800495a:	bf00      	nop
  }  
  return counter;
 800495c:	68fb      	ldr	r3, [r7, #12]
}
 800495e:	4618      	mov	r0, r3
 8004960:	3710      	adds	r7, #16
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
	...

08004968 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	4603      	mov	r3, r0
 8004970:	6039      	str	r1, [r7, #0]
 8004972:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004974:	2300      	movs	r3, #0
 8004976:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	4a64      	ldr	r2, [pc, #400]	@ (8004b0c <wm8994_SetFrequency+0x1a4>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d079      	beq.n	8004a74 <wm8994_SetFrequency+0x10c>
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	4a62      	ldr	r2, [pc, #392]	@ (8004b0c <wm8994_SetFrequency+0x1a4>)
 8004984:	4293      	cmp	r3, r2
 8004986:	f200 80ad 	bhi.w	8004ae4 <wm8994_SetFrequency+0x17c>
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8004990:	4293      	cmp	r3, r2
 8004992:	d061      	beq.n	8004a58 <wm8994_SetFrequency+0xf0>
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800499a:	4293      	cmp	r3, r2
 800499c:	f200 80a2 	bhi.w	8004ae4 <wm8994_SetFrequency+0x17c>
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80049a6:	4293      	cmp	r3, r2
 80049a8:	f000 808e 	beq.w	8004ac8 <wm8994_SetFrequency+0x160>
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80049b2:	4293      	cmp	r3, r2
 80049b4:	f200 8096 	bhi.w	8004ae4 <wm8994_SetFrequency+0x17c>
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80049be:	d03d      	beq.n	8004a3c <wm8994_SetFrequency+0xd4>
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80049c6:	f200 808d 	bhi.w	8004ae4 <wm8994_SetFrequency+0x17c>
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	f245 6222 	movw	r2, #22050	@ 0x5622
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d06b      	beq.n	8004aac <wm8994_SetFrequency+0x144>
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	f245 6222 	movw	r2, #22050	@ 0x5622
 80049da:	4293      	cmp	r3, r2
 80049dc:	f200 8082 	bhi.w	8004ae4 <wm8994_SetFrequency+0x17c>
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80049e6:	d01b      	beq.n	8004a20 <wm8994_SetFrequency+0xb8>
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80049ee:	d879      	bhi.n	8004ae4 <wm8994_SetFrequency+0x17c>
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80049f6:	d005      	beq.n	8004a04 <wm8994_SetFrequency+0x9c>
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d046      	beq.n	8004a90 <wm8994_SetFrequency+0x128>
 8004a02:	e06f      	b.n	8004ae4 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8004a04:	88fb      	ldrh	r3, [r7, #6]
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	2203      	movs	r2, #3
 8004a0a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f000 f89e 	bl	8004b50 <CODEC_IO_Write>
 8004a14:	4603      	mov	r3, r0
 8004a16:	461a      	mov	r2, r3
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	60fb      	str	r3, [r7, #12]
    break;
 8004a1e:	e06f      	b.n	8004b00 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8004a20:	88fb      	ldrh	r3, [r7, #6]
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	2233      	movs	r2, #51	@ 0x33
 8004a26:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f000 f890 	bl	8004b50 <CODEC_IO_Write>
 8004a30:	4603      	mov	r3, r0
 8004a32:	461a      	mov	r2, r3
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	4413      	add	r3, r2
 8004a38:	60fb      	str	r3, [r7, #12]
    break;
 8004a3a:	e061      	b.n	8004b00 <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8004a3c:	88fb      	ldrh	r3, [r7, #6]
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	2263      	movs	r2, #99	@ 0x63
 8004a42:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a46:	4618      	mov	r0, r3
 8004a48:	f000 f882 	bl	8004b50 <CODEC_IO_Write>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	461a      	mov	r2, r3
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	4413      	add	r3, r2
 8004a54:	60fb      	str	r3, [r7, #12]
    break;
 8004a56:	e053      	b.n	8004b00 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8004a58:	88fb      	ldrh	r3, [r7, #6]
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	2283      	movs	r2, #131	@ 0x83
 8004a5e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a62:	4618      	mov	r0, r3
 8004a64:	f000 f874 	bl	8004b50 <CODEC_IO_Write>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	4413      	add	r3, r2
 8004a70:	60fb      	str	r3, [r7, #12]
    break;
 8004a72:	e045      	b.n	8004b00 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8004a74:	88fb      	ldrh	r3, [r7, #6]
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	22a3      	movs	r2, #163	@ 0xa3
 8004a7a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f000 f866 	bl	8004b50 <CODEC_IO_Write>
 8004a84:	4603      	mov	r3, r0
 8004a86:	461a      	mov	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	60fb      	str	r3, [r7, #12]
    break;
 8004a8e:	e037      	b.n	8004b00 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8004a90:	88fb      	ldrh	r3, [r7, #6]
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	2213      	movs	r2, #19
 8004a96:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f000 f858 	bl	8004b50 <CODEC_IO_Write>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	60fb      	str	r3, [r7, #12]
    break;
 8004aaa:	e029      	b.n	8004b00 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8004aac:	88fb      	ldrh	r3, [r7, #6]
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	2243      	movs	r2, #67	@ 0x43
 8004ab2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f000 f84a 	bl	8004b50 <CODEC_IO_Write>
 8004abc:	4603      	mov	r3, r0
 8004abe:	461a      	mov	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	4413      	add	r3, r2
 8004ac4:	60fb      	str	r3, [r7, #12]
    break;
 8004ac6:	e01b      	b.n	8004b00 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8004ac8:	88fb      	ldrh	r3, [r7, #6]
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	2273      	movs	r2, #115	@ 0x73
 8004ace:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f000 f83c 	bl	8004b50 <CODEC_IO_Write>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	461a      	mov	r2, r3
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	4413      	add	r3, r2
 8004ae0:	60fb      	str	r3, [r7, #12]
    break; 
 8004ae2:	e00d      	b.n	8004b00 <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8004ae4:	88fb      	ldrh	r3, [r7, #6]
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	2283      	movs	r2, #131	@ 0x83
 8004aea:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004aee:	4618      	mov	r0, r3
 8004af0:	f000 f82e 	bl	8004b50 <CODEC_IO_Write>
 8004af4:	4603      	mov	r3, r0
 8004af6:	461a      	mov	r2, r3
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	4413      	add	r3, r2
 8004afc:	60fb      	str	r3, [r7, #12]
    break; 
 8004afe:	bf00      	nop
  }
  return counter;
 8004b00:	68fb      	ldr	r3, [r7, #12]
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	00017700 	.word	0x00017700

08004b10 <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	4603      	mov	r3, r0
 8004b18:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8004b1e:	88fb      	ldrh	r3, [r7, #6]
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	2200      	movs	r2, #0
 8004b24:	2100      	movs	r1, #0
 8004b26:	4618      	mov	r0, r3
 8004b28:	f000 f812 	bl	8004b50 <CODEC_IO_Write>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 8004b30:	4b05      	ldr	r3, [pc, #20]	@ (8004b48 <wm8994_Reset+0x38>)
 8004b32:	2200      	movs	r2, #0
 8004b34:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 8004b36:	4b05      	ldr	r3, [pc, #20]	@ (8004b4c <wm8994_Reset+0x3c>)
 8004b38:	2200      	movs	r2, #0
 8004b3a:	601a      	str	r2, [r3, #0]

  return counter;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3710      	adds	r7, #16
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	200137fc 	.word	0x200137fc
 8004b4c:	20013800 	.word	0x20013800

08004b50 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	4603      	mov	r3, r0
 8004b58:	71fb      	strb	r3, [r7, #7]
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	80bb      	strh	r3, [r7, #4]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 8004b62:	2300      	movs	r3, #0
 8004b64:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 8004b66:	887a      	ldrh	r2, [r7, #2]
 8004b68:	88b9      	ldrh	r1, [r7, #4]
 8004b6a:	79fb      	ldrb	r3, [r7, #7]
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f000 f96f 	bl	8004e50 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	b2db      	uxtb	r3, r3
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3710      	adds	r7, #16
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
	...

08004b80 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b08c      	sub	sp, #48	@ 0x30
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4a51      	ldr	r2, [pc, #324]	@ (8004cd0 <I2Cx_MspInit+0x150>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d14d      	bne.n	8004c2c <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8004b90:	4b50      	ldr	r3, [pc, #320]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b94:	4a4f      	ldr	r2, [pc, #316]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004b96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b9a:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b9c:	4b4d      	ldr	r3, [pc, #308]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ba4:	61bb      	str	r3, [r7, #24]
 8004ba6:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8004ba8:	2380      	movs	r3, #128	@ 0x80
 8004baa:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8004bac:	2312      	movs	r3, #18
 8004bae:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8004bb8:	2304      	movs	r3, #4
 8004bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004bbc:	f107 031c 	add.w	r3, r7, #28
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	4845      	ldr	r0, [pc, #276]	@ (8004cd8 <I2Cx_MspInit+0x158>)
 8004bc4:	f002 ffc4 	bl	8007b50 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8004bc8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004bcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004bce:	f107 031c 	add.w	r3, r7, #28
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	4840      	ldr	r0, [pc, #256]	@ (8004cd8 <I2Cx_MspInit+0x158>)
 8004bd6:	f002 ffbb 	bl	8007b50 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8004bda:	4b3e      	ldr	r3, [pc, #248]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bde:	4a3d      	ldr	r2, [pc, #244]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004be0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004be4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004be6:	4b3b      	ldr	r3, [pc, #236]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004bee:	617b      	str	r3, [r7, #20]
 8004bf0:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8004bf2:	4b38      	ldr	r3, [pc, #224]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004bf4:	6a1b      	ldr	r3, [r3, #32]
 8004bf6:	4a37      	ldr	r2, [pc, #220]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004bf8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004bfc:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8004bfe:	4b35      	ldr	r3, [pc, #212]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004c00:	6a1b      	ldr	r3, [r3, #32]
 8004c02:	4a34      	ldr	r2, [pc, #208]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004c04:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004c08:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	210f      	movs	r1, #15
 8004c0e:	2048      	movs	r0, #72	@ 0x48
 8004c10:	f001 fac4 	bl	800619c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8004c14:	2048      	movs	r0, #72	@ 0x48
 8004c16:	f001 fadd 	bl	80061d4 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	210f      	movs	r1, #15
 8004c1e:	2049      	movs	r0, #73	@ 0x49
 8004c20:	f001 fabc 	bl	800619c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8004c24:	2049      	movs	r0, #73	@ 0x49
 8004c26:	f001 fad5 	bl	80061d4 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8004c2a:	e04d      	b.n	8004cc8 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8004c2c:	4b29      	ldr	r3, [pc, #164]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c30:	4a28      	ldr	r2, [pc, #160]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004c32:	f043 0302 	orr.w	r3, r3, #2
 8004c36:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c38:	4b26      	ldr	r3, [pc, #152]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c3c:	f003 0302 	and.w	r3, r3, #2
 8004c40:	613b      	str	r3, [r7, #16]
 8004c42:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8004c44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004c48:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8004c4a:	2312      	movs	r3, #18
 8004c4c:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004c52:	2302      	movs	r3, #2
 8004c54:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8004c56:	2304      	movs	r3, #4
 8004c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004c5a:	f107 031c 	add.w	r3, r7, #28
 8004c5e:	4619      	mov	r1, r3
 8004c60:	481e      	ldr	r0, [pc, #120]	@ (8004cdc <I2Cx_MspInit+0x15c>)
 8004c62:	f002 ff75 	bl	8007b50 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8004c66:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004c6c:	f107 031c 	add.w	r3, r7, #28
 8004c70:	4619      	mov	r1, r3
 8004c72:	481a      	ldr	r0, [pc, #104]	@ (8004cdc <I2Cx_MspInit+0x15c>)
 8004c74:	f002 ff6c 	bl	8007b50 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8004c78:	4b16      	ldr	r3, [pc, #88]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7c:	4a15      	ldr	r2, [pc, #84]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004c7e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004c82:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c84:	4b13      	ldr	r3, [pc, #76]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c8c:	60fb      	str	r3, [r7, #12]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8004c90:	4b10      	ldr	r3, [pc, #64]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004c92:	6a1b      	ldr	r3, [r3, #32]
 8004c94:	4a0f      	ldr	r2, [pc, #60]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004c96:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004c9a:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8004c9c:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004c9e:	6a1b      	ldr	r3, [r3, #32]
 8004ca0:	4a0c      	ldr	r2, [pc, #48]	@ (8004cd4 <I2Cx_MspInit+0x154>)
 8004ca2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004ca6:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8004ca8:	2200      	movs	r2, #0
 8004caa:	210f      	movs	r1, #15
 8004cac:	201f      	movs	r0, #31
 8004cae:	f001 fa75 	bl	800619c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8004cb2:	201f      	movs	r0, #31
 8004cb4:	f001 fa8e 	bl	80061d4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8004cb8:	2200      	movs	r2, #0
 8004cba:	210f      	movs	r1, #15
 8004cbc:	2020      	movs	r0, #32
 8004cbe:	f001 fa6d 	bl	800619c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8004cc2:	2020      	movs	r0, #32
 8004cc4:	f001 fa86 	bl	80061d4 <HAL_NVIC_EnableIRQ>
}
 8004cc8:	bf00      	nop
 8004cca:	3730      	adds	r7, #48	@ 0x30
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	20013804 	.word	0x20013804
 8004cd4:	40023800 	.word	0x40023800
 8004cd8:	40021c00 	.word	0x40021c00
 8004cdc:	40020400 	.word	0x40020400

08004ce0 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f005 fe25 	bl	800a938 <HAL_I2C_GetState>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d125      	bne.n	8004d40 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a14      	ldr	r2, [pc, #80]	@ (8004d48 <I2Cx_Init+0x68>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d103      	bne.n	8004d04 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	4a13      	ldr	r2, [pc, #76]	@ (8004d4c <I2Cx_Init+0x6c>)
 8004d00:	601a      	str	r2, [r3, #0]
 8004d02:	e002      	b.n	8004d0a <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	4a12      	ldr	r2, [pc, #72]	@ (8004d50 <I2Cx_Init+0x70>)
 8004d08:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a11      	ldr	r2, [pc, #68]	@ (8004d54 <I2Cx_Init+0x74>)
 8004d0e:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f7ff ff23 	bl	8004b80 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f005 fb02 	bl	800a344 <HAL_I2C_Init>
  }
}
 8004d40:	bf00      	nop
 8004d42:	3708      	adds	r7, #8
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	20013804 	.word	0x20013804
 8004d4c:	40005c00 	.word	0x40005c00
 8004d50:	40005400 	.word	0x40005400
 8004d54:	40912732 	.word	0x40912732

08004d58 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b08a      	sub	sp, #40	@ 0x28
 8004d5c:	af04      	add	r7, sp, #16
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	4608      	mov	r0, r1
 8004d62:	4611      	mov	r1, r2
 8004d64:	461a      	mov	r2, r3
 8004d66:	4603      	mov	r3, r0
 8004d68:	72fb      	strb	r3, [r7, #11]
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	813b      	strh	r3, [r7, #8]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004d72:	2300      	movs	r3, #0
 8004d74:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004d76:	7afb      	ldrb	r3, [r7, #11]
 8004d78:	b299      	uxth	r1, r3
 8004d7a:	88f8      	ldrh	r0, [r7, #6]
 8004d7c:	893a      	ldrh	r2, [r7, #8]
 8004d7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004d82:	9302      	str	r3, [sp, #8]
 8004d84:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004d86:	9301      	str	r3, [sp, #4]
 8004d88:	6a3b      	ldr	r3, [r7, #32]
 8004d8a:	9300      	str	r3, [sp, #0]
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f005 fcb8 	bl	800a704 <HAL_I2C_Mem_Read>
 8004d94:	4603      	mov	r3, r0
 8004d96:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004d98:	7dfb      	ldrb	r3, [r7, #23]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d004      	beq.n	8004da8 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8004d9e:	7afb      	ldrb	r3, [r7, #11]
 8004da0:	4619      	mov	r1, r3
 8004da2:	68f8      	ldr	r0, [r7, #12]
 8004da4:	f000 f832 	bl	8004e0c <I2Cx_Error>
  }
  return status;    
 8004da8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3718      	adds	r7, #24
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b08a      	sub	sp, #40	@ 0x28
 8004db6:	af04      	add	r7, sp, #16
 8004db8:	60f8      	str	r0, [r7, #12]
 8004dba:	4608      	mov	r0, r1
 8004dbc:	4611      	mov	r1, r2
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	72fb      	strb	r3, [r7, #11]
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	813b      	strh	r3, [r7, #8]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004dd0:	7afb      	ldrb	r3, [r7, #11]
 8004dd2:	b299      	uxth	r1, r3
 8004dd4:	88f8      	ldrh	r0, [r7, #6]
 8004dd6:	893a      	ldrh	r2, [r7, #8]
 8004dd8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004ddc:	9302      	str	r3, [sp, #8]
 8004dde:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004de0:	9301      	str	r3, [sp, #4]
 8004de2:	6a3b      	ldr	r3, [r7, #32]
 8004de4:	9300      	str	r3, [sp, #0]
 8004de6:	4603      	mov	r3, r0
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f005 fb77 	bl	800a4dc <HAL_I2C_Mem_Write>
 8004dee:	4603      	mov	r3, r0
 8004df0:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8004df2:	7dfb      	ldrb	r3, [r7, #23]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d004      	beq.n	8004e02 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004df8:	7afb      	ldrb	r3, [r7, #11]
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f000 f805 	bl	8004e0c <I2Cx_Error>
  }
  return status;
 8004e02:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3718      	adds	r7, #24
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	460b      	mov	r3, r1
 8004e16:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f005 fb2f 	bl	800a47c <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f7ff ff5e 	bl	8004ce0 <I2Cx_Init>
}
 8004e24:	bf00      	nop
 8004e26:	3708      	adds	r7, #8
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8004e30:	4802      	ldr	r0, [pc, #8]	@ (8004e3c <AUDIO_IO_Init+0x10>)
 8004e32:	f7ff ff55 	bl	8004ce0 <I2Cx_Init>
}
 8004e36:	bf00      	nop
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	20013804 	.word	0x20013804

08004e40 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8004e40:	b480      	push	{r7}
 8004e42:	af00      	add	r7, sp, #0
}
 8004e44:	bf00      	nop
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr
	...

08004e50 <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af02      	add	r7, sp, #8
 8004e56:	4603      	mov	r3, r0
 8004e58:	71fb      	strb	r3, [r7, #7]
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	80bb      	strh	r3, [r7, #4]
 8004e5e:	4613      	mov	r3, r2
 8004e60:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 8004e62:	887b      	ldrh	r3, [r7, #2]
 8004e64:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 8004e66:	89fb      	ldrh	r3, [r7, #14]
 8004e68:	0a1b      	lsrs	r3, r3, #8
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8004e6e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004e72:	021b      	lsls	r3, r3, #8
 8004e74:	b21a      	sxth	r2, r3
 8004e76:	887b      	ldrh	r3, [r7, #2]
 8004e78:	b21b      	sxth	r3, r3
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	b21b      	sxth	r3, r3
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8004e82:	88ba      	ldrh	r2, [r7, #4]
 8004e84:	79f9      	ldrb	r1, [r7, #7]
 8004e86:	2302      	movs	r3, #2
 8004e88:	9301      	str	r3, [sp, #4]
 8004e8a:	1cbb      	adds	r3, r7, #2
 8004e8c:	9300      	str	r3, [sp, #0]
 8004e8e:	2302      	movs	r3, #2
 8004e90:	4803      	ldr	r0, [pc, #12]	@ (8004ea0 <AUDIO_IO_Write+0x50>)
 8004e92:	f7ff ff8e 	bl	8004db2 <I2Cx_WriteMultiple>
}
 8004e96:	bf00      	nop
 8004e98:	3710      	adds	r7, #16
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	20013804 	.word	0x20013804

08004ea4 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b086      	sub	sp, #24
 8004ea8:	af02      	add	r7, sp, #8
 8004eaa:	4603      	mov	r3, r0
 8004eac:	460a      	mov	r2, r1
 8004eae:	71fb      	strb	r3, [r7, #7]
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	81bb      	strh	r3, [r7, #12]
 8004eb8:	2300      	movs	r3, #0
 8004eba:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 8004ebc:	88ba      	ldrh	r2, [r7, #4]
 8004ebe:	79f9      	ldrb	r1, [r7, #7]
 8004ec0:	2302      	movs	r3, #2
 8004ec2:	9301      	str	r3, [sp, #4]
 8004ec4:	f107 030c 	add.w	r3, r7, #12
 8004ec8:	9300      	str	r3, [sp, #0]
 8004eca:	2302      	movs	r3, #2
 8004ecc:	480a      	ldr	r0, [pc, #40]	@ (8004ef8 <AUDIO_IO_Read+0x54>)
 8004ece:	f7ff ff43 	bl	8004d58 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8004ed2:	89bb      	ldrh	r3, [r7, #12]
 8004ed4:	0a1b      	lsrs	r3, r3, #8
 8004ed6:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8004ed8:	89bb      	ldrh	r3, [r7, #12]
 8004eda:	b21b      	sxth	r3, r3
 8004edc:	021b      	lsls	r3, r3, #8
 8004ede:	b21a      	sxth	r2, r3
 8004ee0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	b21b      	sxth	r3, r3
 8004ee8:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 8004eea:	89fb      	ldrh	r3, [r7, #14]
 8004eec:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 8004eee:	89bb      	ldrh	r3, [r7, #12]
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3710      	adds	r7, #16
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	20013804 	.word	0x20013804

08004efc <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f000 fdd5 	bl	8005ab4 <HAL_Delay>
}
 8004f0a:	bf00      	nop
 8004f0c:	3708      	adds	r7, #8
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
	...

08004f14 <BSP_AUDIO_OUT_Play>:
  * @param  Size: Number of audio data in BYTES unit.
  *         In memory, first element is for left channel, second element is for right channel
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b082      	sub	sp, #8
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
 8004f1c:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(audio_drv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8004f1e:	4b10      	ldr	r3, [pc, #64]	@ (8004f60 <BSP_AUDIO_OUT_Play+0x4c>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	683a      	ldr	r2, [r7, #0]
 8004f26:	b292      	uxth	r2, r2
 8004f28:	6879      	ldr	r1, [r7, #4]
 8004f2a:	2034      	movs	r0, #52	@ 0x34
 8004f2c:	4798      	blx	r3
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d001      	beq.n	8004f38 <BSP_AUDIO_OUT_Play+0x24>
  {  
    return AUDIO_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e00f      	b.n	8004f58 <BSP_AUDIO_OUT_Play+0x44>
  }
  else
  {
    /* Update the Media layer and enable it for play */  
    HAL_SAI_Transmit_DMA(&haudio_out_sai, (uint8_t*) pBuffer, DMA_MAX(Size / AUDIODATA_SIZE));
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f3e:	d203      	bcs.n	8004f48 <BSP_AUDIO_OUT_Play+0x34>
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	085b      	lsrs	r3, r3, #1
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	e001      	b.n	8004f4c <BSP_AUDIO_OUT_Play+0x38>
 8004f48:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	6879      	ldr	r1, [r7, #4]
 8004f50:	4804      	ldr	r0, [pc, #16]	@ (8004f64 <BSP_AUDIO_OUT_Play+0x50>)
 8004f52:	f008 fd3f 	bl	800d9d4 <HAL_SAI_Transmit_DMA>
    
    return AUDIO_OK;
 8004f56:	2300      	movs	r3, #0
  }
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3708      	adds	r7, #8
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	20013858 	.word	0x20013858
 8004f64:	2001385c 	.word	0x2001385c

08004f68 <BSP_AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	4603      	mov	r3, r0
 8004f70:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(audio_drv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8004f72:	4b08      	ldr	r3, [pc, #32]	@ (8004f94 <BSP_AUDIO_OUT_SetVolume+0x2c>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	6a1b      	ldr	r3, [r3, #32]
 8004f78:	79fa      	ldrb	r2, [r7, #7]
 8004f7a:	4611      	mov	r1, r2
 8004f7c:	2034      	movs	r0, #52	@ 0x34
 8004f7e:	4798      	blx	r3
 8004f80:	4603      	mov	r3, r0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d001      	beq.n	8004f8a <BSP_AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e000      	b.n	8004f8c <BSP_AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8004f8a:	2300      	movs	r3, #0
  }
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3708      	adds	r7, #8
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	20013858 	.word	0x20013858

08004f98 <HAL_SAI_TxCpltCallback>:
  * @brief  Tx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b082      	sub	sp, #8
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_TransferComplete_CallBack();
 8004fa0:	f7fc ff06 	bl	8001db0 <BSP_AUDIO_OUT_TransferComplete_CallBack>
}
 8004fa4:	bf00      	nop
 8004fa6:	3708      	adds	r7, #8
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}

08004fac <HAL_SAI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8004fb4:	f000 f82a 	bl	800500c <BSP_AUDIO_OUT_HalfTransfer_CallBack>
}
 8004fb8:	bf00      	nop
 8004fba:	3708      	adds	r7, #8
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}

08004fc0 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 8004fc8:	480e      	ldr	r0, [pc, #56]	@ (8005004 <HAL_SAI_ErrorCallback+0x44>)
 8004fca:	f008 fe41 	bl	800dc50 <HAL_SAI_GetState>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 8004fd2:	480d      	ldr	r0, [pc, #52]	@ (8005008 <HAL_SAI_ErrorCallback+0x48>)
 8004fd4:	f008 fe3c 	bl	800dc50 <HAL_SAI_GetState>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8004fdc:	7bfb      	ldrb	r3, [r7, #15]
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d002      	beq.n	8004fe8 <HAL_SAI_ErrorCallback+0x28>
 8004fe2:	7bfb      	ldrb	r3, [r7, #15]
 8004fe4:	2b12      	cmp	r3, #18
 8004fe6:	d101      	bne.n	8004fec <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8004fe8:	f000 f817 	bl	800501a <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 8004fec:	7bbb      	ldrb	r3, [r7, #14]
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d002      	beq.n	8004ff8 <HAL_SAI_ErrorCallback+0x38>
 8004ff2:	7bbb      	ldrb	r3, [r7, #14]
 8004ff4:	2b22      	cmp	r3, #34	@ 0x22
 8004ff6:	d101      	bne.n	8004ffc <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 8004ff8:	f000 f9f3 	bl	80053e2 <BSP_AUDIO_IN_Error_CallBack>
  }
}
 8004ffc:	bf00      	nop
 8004ffe:	3710      	adds	r7, #16
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}
 8005004:	2001385c 	.word	0x2001385c
 8005008:	200138e0 	.word	0x200138e0

0800500c <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 800500c:	b480      	push	{r7}
 800500e:	af00      	add	r7, sp, #0
}
 8005010:	bf00      	nop
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr

0800501a <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 800501a:	b480      	push	{r7}
 800501c:	af00      	add	r7, sp, #0
}
 800501e:	bf00      	nop
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 8005028:	b580      	push	{r7, lr}
 800502a:	b08c      	sub	sp, #48	@ 0x30
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 8005032:	4b63      	ldr	r3, [pc, #396]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005036:	4a62      	ldr	r2, [pc, #392]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005038:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800503c:	6453      	str	r3, [r2, #68]	@ 0x44
 800503e:	4b60      	ldr	r3, [pc, #384]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005042:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005046:	61bb      	str	r3, [r7, #24]
 8005048:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 800504a:	4b5d      	ldr	r3, [pc, #372]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 800504c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800504e:	4a5c      	ldr	r2, [pc, #368]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005050:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005054:	6313      	str	r3, [r2, #48]	@ 0x30
 8005056:	4b5a      	ldr	r3, [pc, #360]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800505a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800505e:	617b      	str	r3, [r7, #20]
 8005060:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 8005062:	4b57      	ldr	r3, [pc, #348]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005066:	4a56      	ldr	r2, [pc, #344]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005068:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800506c:	6313      	str	r3, [r2, #48]	@ 0x30
 800506e:	4b54      	ldr	r3, [pc, #336]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005076:	613b      	str	r3, [r7, #16]
 8005078:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 800507a:	4b51      	ldr	r3, [pc, #324]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 800507c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507e:	4a50      	ldr	r2, [pc, #320]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005080:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005084:	6313      	str	r3, [r2, #48]	@ 0x30
 8005086:	4b4e      	ldr	r3, [pc, #312]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800508a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800508e:	60fb      	str	r3, [r7, #12]
 8005090:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 8005092:	2380      	movs	r3, #128	@ 0x80
 8005094:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8005096:	2302      	movs	r3, #2
 8005098:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800509a:	2300      	movs	r3, #0
 800509c:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 800509e:	2303      	movs	r3, #3
 80050a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 80050a2:	230a      	movs	r3, #10
 80050a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 80050a6:	f107 031c 	add.w	r3, r7, #28
 80050aa:	4619      	mov	r1, r3
 80050ac:	4845      	ldr	r0, [pc, #276]	@ (80051c4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 80050ae:	f002 fd4f 	bl	8007b50 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 80050b2:	2320      	movs	r3, #32
 80050b4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80050b6:	2302      	movs	r3, #2
 80050b8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80050ba:	2300      	movs	r3, #0
 80050bc:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80050be:	2303      	movs	r3, #3
 80050c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 80050c2:	230a      	movs	r3, #10
 80050c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 80050c6:	f107 031c 	add.w	r3, r7, #28
 80050ca:	4619      	mov	r1, r3
 80050cc:	483d      	ldr	r0, [pc, #244]	@ (80051c4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 80050ce:	f002 fd3f 	bl	8007b50 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 80050d2:	2340      	movs	r3, #64	@ 0x40
 80050d4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80050d6:	2302      	movs	r3, #2
 80050d8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80050da:	2300      	movs	r3, #0
 80050dc:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80050de:	2303      	movs	r3, #3
 80050e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 80050e2:	230a      	movs	r3, #10
 80050e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 80050e6:	f107 031c 	add.w	r3, r7, #28
 80050ea:	4619      	mov	r1, r3
 80050ec:	4835      	ldr	r0, [pc, #212]	@ (80051c4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 80050ee:	f002 fd2f 	bl	8007b50 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 80050f2:	2310      	movs	r3, #16
 80050f4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80050f6:	2302      	movs	r3, #2
 80050f8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80050fa:	2300      	movs	r3, #0
 80050fc:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80050fe:	2303      	movs	r3, #3
 8005100:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8005102:	230a      	movs	r3, #10
 8005104:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 8005106:	f107 031c 	add.w	r3, r7, #28
 800510a:	4619      	mov	r1, r3
 800510c:	482d      	ldr	r0, [pc, #180]	@ (80051c4 <BSP_AUDIO_OUT_MspInit+0x19c>)
 800510e:	f002 fd1f 	bl	8007b50 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 8005112:	4b2b      	ldr	r3, [pc, #172]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005116:	4a2a      	ldr	r2, [pc, #168]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005118:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800511c:	6313      	str	r3, [r2, #48]	@ 0x30
 800511e:	4b28      	ldr	r3, [pc, #160]	@ (80051c0 <BSP_AUDIO_OUT_MspInit+0x198>)
 8005120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005122:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005126:	60bb      	str	r3, [r7, #8]
 8005128:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a26      	ldr	r2, [pc, #152]	@ (80051c8 <BSP_AUDIO_OUT_MspInit+0x1a0>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d138      	bne.n	80051a6 <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8005134:	4b25      	ldr	r3, [pc, #148]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005136:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800513a:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 800513c:	4b23      	ldr	r3, [pc, #140]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800513e:	2240      	movs	r2, #64	@ 0x40
 8005140:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8005142:	4b22      	ldr	r3, [pc, #136]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005144:	2200      	movs	r2, #0
 8005146:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8005148:	4b20      	ldr	r3, [pc, #128]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800514a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800514e:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 8005150:	4b1e      	ldr	r3, [pc, #120]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005152:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005156:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8005158:	4b1c      	ldr	r3, [pc, #112]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800515a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800515e:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8005160:	4b1a      	ldr	r3, [pc, #104]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005162:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005166:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8005168:	4b18      	ldr	r3, [pc, #96]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800516a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800516e:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8005170:	4b16      	ldr	r3, [pc, #88]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005172:	2204      	movs	r2, #4
 8005174:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8005176:	4b15      	ldr	r3, [pc, #84]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005178:	2203      	movs	r2, #3
 800517a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800517c:	4b13      	ldr	r3, [pc, #76]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800517e:	2200      	movs	r2, #0
 8005180:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8005182:	4b12      	ldr	r3, [pc, #72]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005184:	2200      	movs	r2, #0
 8005186:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8005188:	4b10      	ldr	r3, [pc, #64]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800518a:	4a11      	ldr	r2, [pc, #68]	@ (80051d0 <BSP_AUDIO_OUT_MspInit+0x1a8>)
 800518c:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a0e      	ldr	r2, [pc, #56]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005192:	66da      	str	r2, [r3, #108]	@ 0x6c
 8005194:	4a0d      	ldr	r2, [pc, #52]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 800519a:	480c      	ldr	r0, [pc, #48]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800519c:	f001 faba 	bl	8006714 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 80051a0:	480a      	ldr	r0, [pc, #40]	@ (80051cc <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80051a2:	f001 fa09 	bl	80065b8 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80051a6:	2200      	movs	r2, #0
 80051a8:	210e      	movs	r1, #14
 80051aa:	203c      	movs	r0, #60	@ 0x3c
 80051ac:	f000 fff6 	bl	800619c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 80051b0:	203c      	movs	r0, #60	@ 0x3c
 80051b2:	f001 f80f 	bl	80061d4 <HAL_NVIC_EnableIRQ>
}
 80051b6:	bf00      	nop
 80051b8:	3730      	adds	r7, #48	@ 0x30
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	40023800 	.word	0x40023800
 80051c4:	40022000 	.word	0x40022000
 80051c8:	40015c04 	.word	0x40015c04
 80051cc:	20013964 	.word	0x20013964
 80051d0:	40026470 	.word	0x40026470

080051d4 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b0a6      	sub	sp, #152	@ 0x98
 80051d8:	af00      	add	r7, sp, #0
 80051da:	60f8      	str	r0, [r7, #12]
 80051dc:	60b9      	str	r1, [r7, #8]
 80051de:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 80051e0:	f107 0314 	add.w	r3, r7, #20
 80051e4:	4618      	mov	r0, r3
 80051e6:	f007 fbef 	bl	800c9c8 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d009      	beq.n	8005208 <BSP_AUDIO_OUT_ClockConfig+0x34>
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	f245 6222 	movw	r2, #22050	@ 0x5622
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d004      	beq.n	8005208 <BSP_AUDIO_OUT_ClockConfig+0x34>
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8005204:	4293      	cmp	r3, r2
 8005206:	d112      	bne.n	800522e <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8005208:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800520c:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 800520e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005212:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8005214:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8005218:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 800521a:	2302      	movs	r3, #2
 800521c:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 800521e:	2313      	movs	r3, #19
 8005220:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8005222:	f107 0314 	add.w	r3, r7, #20
 8005226:	4618      	mov	r0, r3
 8005228:	f006 ffde 	bl	800c1e8 <HAL_RCCEx_PeriphCLKConfig>
 800522c:	e012      	b.n	8005254 <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 800522e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005232:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8005234:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005238:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 800523a:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 800523e:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 8005240:	2307      	movs	r3, #7
 8005242:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8005244:	2301      	movs	r3, #1
 8005246:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8005248:	f107 0314 	add.w	r3, r7, #20
 800524c:	4618      	mov	r0, r3
 800524e:	f006 ffcb 	bl	800c1e8 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 8005252:	bf00      	nop
 8005254:	bf00      	nop
 8005256:	3798      	adds	r7, #152	@ 0x98
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}

0800525c <SAIx_Out_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_Out_DeInit(void)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	af00      	add	r7, sp, #0
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8005260:	4b07      	ldr	r3, [pc, #28]	@ (8005280 <SAIx_Out_DeInit+0x24>)
 8005262:	4a08      	ldr	r2, [pc, #32]	@ (8005284 <SAIx_Out_DeInit+0x28>)
 8005264:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8005266:	4b06      	ldr	r3, [pc, #24]	@ (8005280 <SAIx_Out_DeInit+0x24>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	4b04      	ldr	r3, [pc, #16]	@ (8005280 <SAIx_Out_DeInit+0x24>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005274:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_out_sai);
 8005276:	4802      	ldr	r0, [pc, #8]	@ (8005280 <SAIx_Out_DeInit+0x24>)
 8005278:	f008 fb76 	bl	800d968 <HAL_SAI_DeInit>
}
 800527c:	bf00      	nop
 800527e:	bd80      	pop	{r7, pc}
 8005280:	2001385c 	.word	0x2001385c
 8005284:	40015c04 	.word	0x40015c04

08005288 <BSP_AUDIO_IN_OUT_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_OUT_Init(uint16_t InputDevice, uint16_t OutputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8005288:	b590      	push	{r4, r7, lr}
 800528a:	b089      	sub	sp, #36	@ 0x24
 800528c:	af00      	add	r7, sp, #0
 800528e:	60ba      	str	r2, [r7, #8]
 8005290:	607b      	str	r3, [r7, #4]
 8005292:	4603      	mov	r3, r0
 8005294:	81fb      	strh	r3, [r7, #14]
 8005296:	460b      	mov	r3, r1
 8005298:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = AUDIO_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 800529e:	2300      	movs	r3, #0
 80052a0:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2)  /* Only MICROPHONE_2 input supported */
 80052a2:	89fb      	ldrh	r3, [r7, #14]
 80052a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052a8:	d002      	beq.n	80052b0 <BSP_AUDIO_IN_OUT_Init+0x28>
  {
    ret = AUDIO_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	77fb      	strb	r3, [r7, #31]
 80052ae:	e054      	b.n	800535a <BSP_AUDIO_IN_OUT_Init+0xd2>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 80052b0:	f000 fa06 	bl	80056c0 <SAIx_In_DeInit>
    SAIx_Out_DeInit();
 80052b4:	f7ff ffd2 	bl	800525c <SAIx_Out_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 80052b8:	2200      	movs	r2, #0
 80052ba:	68b9      	ldr	r1, [r7, #8]
 80052bc:	4829      	ldr	r0, [pc, #164]	@ (8005364 <BSP_AUDIO_IN_OUT_Init+0xdc>)
 80052be:	f7ff ff89 	bl	80051d4 <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80052c2:	4b28      	ldr	r3, [pc, #160]	@ (8005364 <BSP_AUDIO_IN_OUT_Init+0xdc>)
 80052c4:	4a28      	ldr	r2, [pc, #160]	@ (8005368 <BSP_AUDIO_IN_OUT_Init+0xe0>)
 80052c6:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 80052c8:	4826      	ldr	r0, [pc, #152]	@ (8005364 <BSP_AUDIO_IN_OUT_Init+0xdc>)
 80052ca:	f008 fcc1 	bl	800dc50 <HAL_SAI_GetState>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d103      	bne.n	80052dc <BSP_AUDIO_IN_OUT_Init+0x54>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 80052d4:	2100      	movs	r1, #0
 80052d6:	4823      	ldr	r0, [pc, #140]	@ (8005364 <BSP_AUDIO_IN_OUT_Init+0xdc>)
 80052d8:	f000 f88a 	bl	80053f0 <BSP_AUDIO_IN_MspInit>
    }

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from memory to SAI peripheral */
    haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 80052dc:	4b23      	ldr	r3, [pc, #140]	@ (800536c <BSP_AUDIO_IN_OUT_Init+0xe4>)
 80052de:	4a24      	ldr	r2, [pc, #144]	@ (8005370 <BSP_AUDIO_IN_OUT_Init+0xe8>)
 80052e0:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_out_sai) == HAL_SAI_STATE_RESET)
 80052e2:	4822      	ldr	r0, [pc, #136]	@ (800536c <BSP_AUDIO_IN_OUT_Init+0xe4>)
 80052e4:	f008 fcb4 	bl	800dc50 <HAL_SAI_GetState>
 80052e8:	4603      	mov	r3, r0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d103      	bne.n	80052f6 <BSP_AUDIO_IN_OUT_Init+0x6e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_out_sai, NULL);
 80052ee:	2100      	movs	r1, #0
 80052f0:	481e      	ldr	r0, [pc, #120]	@ (800536c <BSP_AUDIO_IN_OUT_Init+0xe4>)
 80052f2:	f7ff fe99 	bl	8005028 <BSP_AUDIO_OUT_MspInit>

    /* Configure SAI in master mode :
     *   - SAI2_block_A in master TX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 80052f6:	89fb      	ldrh	r3, [r7, #14]
 80052f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052fc:	d102      	bne.n	8005304 <BSP_AUDIO_IN_OUT_Init+0x7c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 80052fe:	230a      	movs	r3, #10
 8005300:	61bb      	str	r3, [r7, #24]
 8005302:	e001      	b.n	8005308 <BSP_AUDIO_IN_OUT_Init+0x80>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 8005304:	2305      	movs	r3, #5
 8005306:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_TX, slot_active, AudioFreq);
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	69b9      	ldr	r1, [r7, #24]
 800530c:	2000      	movs	r0, #0
 800530e:	f000 f921 	bl	8005554 <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 8005312:	4b18      	ldr	r3, [pc, #96]	@ (8005374 <BSP_AUDIO_IN_OUT_Init+0xec>)
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	2034      	movs	r0, #52	@ 0x34
 8005318:	4798      	blx	r3
 800531a:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	f648 1294 	movw	r2, #35220	@ 0x8994
 8005322:	4293      	cmp	r3, r2
 8005324:	d109      	bne.n	800533a <BSP_AUDIO_IN_OUT_Init+0xb2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8005326:	4b13      	ldr	r3, [pc, #76]	@ (8005374 <BSP_AUDIO_IN_OUT_Init+0xec>)
 8005328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800532a:	2034      	movs	r0, #52	@ 0x34
 800532c:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 800532e:	4b12      	ldr	r3, [pc, #72]	@ (8005378 <BSP_AUDIO_IN_OUT_Init+0xf0>)
 8005330:	4a10      	ldr	r2, [pc, #64]	@ (8005374 <BSP_AUDIO_IN_OUT_Init+0xec>)
 8005332:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 8005334:	2300      	movs	r3, #0
 8005336:	77fb      	strb	r3, [r7, #31]
 8005338:	e001      	b.n	800533e <BSP_AUDIO_IN_OUT_Init+0xb6>
    }
    else
    {
      ret = AUDIO_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 800533e:	7ffb      	ldrb	r3, [r7, #31]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d10a      	bne.n	800535a <BSP_AUDIO_IN_OUT_Init+0xd2>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice | OutputDevice, 100, AudioFreq);
 8005344:	4b0c      	ldr	r3, [pc, #48]	@ (8005378 <BSP_AUDIO_IN_OUT_Init+0xf0>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681c      	ldr	r4, [r3, #0]
 800534a:	89fa      	ldrh	r2, [r7, #14]
 800534c:	89bb      	ldrh	r3, [r7, #12]
 800534e:	4313      	orrs	r3, r2
 8005350:	b299      	uxth	r1, r3
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	2264      	movs	r2, #100	@ 0x64
 8005356:	2034      	movs	r0, #52	@ 0x34
 8005358:	47a0      	blx	r4
    }
  }
  return ret;
 800535a:	7ffb      	ldrb	r3, [r7, #31]
}
 800535c:	4618      	mov	r0, r3
 800535e:	3724      	adds	r7, #36	@ 0x24
 8005360:	46bd      	mov	sp, r7
 8005362:	bd90      	pop	{r4, r7, pc}
 8005364:	200138e0 	.word	0x200138e0
 8005368:	40015c24 	.word	0x40015c24
 800536c:	2001385c 	.word	0x2001385c
 8005370:	40015c04 	.word	0x40015c04
 8005374:	20012004 	.word	0x20012004
 8005378:	20013858 	.word	0x20013858

0800537c <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	b29b      	uxth	r3, r3
 800538e:	461a      	mov	r2, r3
 8005390:	6879      	ldr	r1, [r7, #4]
 8005392:	4805      	ldr	r0, [pc, #20]	@ (80053a8 <BSP_AUDIO_IN_Record+0x2c>)
 8005394:	f008 fbce 	bl	800db34 <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8005398:	2300      	movs	r3, #0
 800539a:	60fb      	str	r3, [r7, #12]
  
  return ret;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	b2db      	uxtb	r3, r3
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3710      	adds	r7, #16
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}
 80053a8:	200138e0 	.word	0x200138e0

080053ac <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 80053b4:	f7fc fca0 	bl	8001cf8 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 80053b8:	bf00      	nop
 80053ba:	3708      	adds	r7, #8
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}

080053c0 <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b082      	sub	sp, #8
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 80053c8:	f000 f804 	bl	80053d4 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 80053cc:	bf00      	nop
 80053ce:	3708      	adds	r7, #8
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{ 
 80053d4:	b480      	push	{r7}
 80053d6:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 80053d8:	bf00      	nop
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr

080053e2 <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(void)
{   
 80053e2:	b480      	push	{r7}
 80053e4:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 80053e6:	bf00      	nop
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr

080053f0 <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b08c      	sub	sp, #48	@ 0x30
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 80053fa:	4b50      	ldr	r3, [pc, #320]	@ (800553c <BSP_AUDIO_IN_MspInit+0x14c>)
 80053fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fe:	4a4f      	ldr	r2, [pc, #316]	@ (800553c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005400:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005404:	6453      	str	r3, [r2, #68]	@ 0x44
 8005406:	4b4d      	ldr	r3, [pc, #308]	@ (800553c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800540a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800540e:	61bb      	str	r3, [r7, #24]
 8005410:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 8005412:	4b4a      	ldr	r3, [pc, #296]	@ (800553c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005416:	4a49      	ldr	r2, [pc, #292]	@ (800553c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005418:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800541c:	6313      	str	r3, [r2, #48]	@ 0x30
 800541e:	4b47      	ldr	r3, [pc, #284]	@ (800553c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005426:	617b      	str	r3, [r7, #20]
 8005428:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 800542a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800542e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8005430:	2302      	movs	r3, #2
 8005432:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8005434:	2300      	movs	r3, #0
 8005436:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005438:	2302      	movs	r3, #2
 800543a:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 800543c:	230a      	movs	r3, #10
 800543e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 8005440:	f107 031c 	add.w	r3, r7, #28
 8005444:	4619      	mov	r1, r3
 8005446:	483e      	ldr	r0, [pc, #248]	@ (8005540 <BSP_AUDIO_IN_MspInit+0x150>)
 8005448:	f002 fb82 	bl	8007b50 <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 800544c:	4b3b      	ldr	r3, [pc, #236]	@ (800553c <BSP_AUDIO_IN_MspInit+0x14c>)
 800544e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005450:	4a3a      	ldr	r2, [pc, #232]	@ (800553c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005452:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005456:	6313      	str	r3, [r2, #48]	@ 0x30
 8005458:	4b38      	ldr	r3, [pc, #224]	@ (800553c <BSP_AUDIO_IN_MspInit+0x14c>)
 800545a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800545c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005460:	613b      	str	r3, [r7, #16]
 8005462:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 8005464:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005468:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800546a:	2300      	movs	r3, #0
 800546c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800546e:	2300      	movs	r3, #0
 8005470:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005472:	2302      	movs	r3, #2
 8005474:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 8005476:	f107 031c 	add.w	r3, r7, #28
 800547a:	4619      	mov	r1, r3
 800547c:	4831      	ldr	r0, [pc, #196]	@ (8005544 <BSP_AUDIO_IN_MspInit+0x154>)
 800547e:	f002 fb67 	bl	8007b50 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 8005482:	4b2e      	ldr	r3, [pc, #184]	@ (800553c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005486:	4a2d      	ldr	r2, [pc, #180]	@ (800553c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005488:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800548c:	6313      	str	r3, [r2, #48]	@ 0x30
 800548e:	4b2b      	ldr	r3, [pc, #172]	@ (800553c <BSP_AUDIO_IN_MspInit+0x14c>)
 8005490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005492:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005496:	60fb      	str	r3, [r7, #12]
 8005498:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a2a      	ldr	r2, [pc, #168]	@ (8005548 <BSP_AUDIO_IN_MspInit+0x158>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d137      	bne.n	8005514 <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 80054a4:	4b29      	ldr	r3, [pc, #164]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 80054a6:	2200      	movs	r2, #0
 80054a8:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 80054aa:	4b28      	ldr	r3, [pc, #160]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 80054ac:	2200      	movs	r2, #0
 80054ae:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80054b0:	4b26      	ldr	r3, [pc, #152]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 80054b2:	2200      	movs	r2, #0
 80054b4:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 80054b6:	4b25      	ldr	r3, [pc, #148]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 80054b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80054bc:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 80054be:	4b23      	ldr	r3, [pc, #140]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 80054c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80054c4:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 80054c6:	4b21      	ldr	r3, [pc, #132]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 80054c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80054cc:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 80054ce:	4b1f      	ldr	r3, [pc, #124]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 80054d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80054d4:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 80054d6:	4b1d      	ldr	r3, [pc, #116]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 80054d8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80054dc:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80054de:	4b1b      	ldr	r3, [pc, #108]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 80054e0:	2200      	movs	r2, #0
 80054e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80054e4:	4b19      	ldr	r3, [pc, #100]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 80054e6:	2203      	movs	r2, #3
 80054e8:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80054ea:	4b18      	ldr	r3, [pc, #96]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 80054ec:	2200      	movs	r2, #0
 80054ee:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 80054f0:	4b16      	ldr	r3, [pc, #88]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 80054f2:	2200      	movs	r2, #0
 80054f4:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 80054f6:	4b15      	ldr	r3, [pc, #84]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 80054f8:	4a15      	ldr	r2, [pc, #84]	@ (8005550 <BSP_AUDIO_IN_MspInit+0x160>)
 80054fa:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a13      	ldr	r2, [pc, #76]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 8005500:	671a      	str	r2, [r3, #112]	@ 0x70
 8005502:	4a12      	ldr	r2, [pc, #72]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 8005508:	4810      	ldr	r0, [pc, #64]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 800550a:	f001 f903 	bl	8006714 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 800550e:	480f      	ldr	r0, [pc, #60]	@ (800554c <BSP_AUDIO_IN_MspInit+0x15c>)
 8005510:	f001 f852 	bl	80065b8 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8005514:	2200      	movs	r2, #0
 8005516:	210f      	movs	r1, #15
 8005518:	2046      	movs	r0, #70	@ 0x46
 800551a:	f000 fe3f 	bl	800619c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 800551e:	2046      	movs	r0, #70	@ 0x46
 8005520:	f000 fe58 	bl	80061d4 <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8005524:	2200      	movs	r2, #0
 8005526:	210f      	movs	r1, #15
 8005528:	2028      	movs	r0, #40	@ 0x28
 800552a:	f000 fe37 	bl	800619c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 800552e:	2028      	movs	r0, #40	@ 0x28
 8005530:	f000 fe50 	bl	80061d4 <HAL_NVIC_EnableIRQ>
}
 8005534:	bf00      	nop
 8005536:	3730      	adds	r7, #48	@ 0x30
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}
 800553c:	40023800 	.word	0x40023800
 8005540:	40021800 	.word	0x40021800
 8005544:	40021c00 	.word	0x40021c00
 8005548:	40015c24 	.word	0x40015c24
 800554c:	200139c4 	.word	0x200139c4
 8005550:	400264b8 	.word	0x400264b8

08005554 <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8005560:	4b53      	ldr	r3, [pc, #332]	@ (80056b0 <SAIx_In_Init+0x15c>)
 8005562:	4a54      	ldr	r2, [pc, #336]	@ (80056b4 <SAIx_In_Init+0x160>)
 8005564:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8005566:	4b52      	ldr	r3, [pc, #328]	@ (80056b0 <SAIx_In_Init+0x15c>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	4b50      	ldr	r3, [pc, #320]	@ (80056b0 <SAIx_In_Init+0x15c>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005574:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 8005576:	4a4e      	ldr	r2, [pc, #312]	@ (80056b0 <SAIx_In_Init+0x15c>)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 800557c:	4a4c      	ldr	r2, [pc, #304]	@ (80056b0 <SAIx_In_Init+0x15c>)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8005582:	4b4b      	ldr	r3, [pc, #300]	@ (80056b0 <SAIx_In_Init+0x15c>)
 8005584:	2200      	movs	r2, #0
 8005586:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8005588:	4b49      	ldr	r3, [pc, #292]	@ (80056b0 <SAIx_In_Init+0x15c>)
 800558a:	2200      	movs	r2, #0
 800558c:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 800558e:	4b48      	ldr	r3, [pc, #288]	@ (80056b0 <SAIx_In_Init+0x15c>)
 8005590:	2280      	movs	r2, #128	@ 0x80
 8005592:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8005594:	4b46      	ldr	r3, [pc, #280]	@ (80056b0 <SAIx_In_Init+0x15c>)
 8005596:	2200      	movs	r2, #0
 8005598:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 800559a:	4b45      	ldr	r3, [pc, #276]	@ (80056b0 <SAIx_In_Init+0x15c>)
 800559c:	2201      	movs	r2, #1
 800559e:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 80055a0:	4b43      	ldr	r3, [pc, #268]	@ (80056b0 <SAIx_In_Init+0x15c>)
 80055a2:	2200      	movs	r2, #0
 80055a4:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 80055a6:	4b42      	ldr	r3, [pc, #264]	@ (80056b0 <SAIx_In_Init+0x15c>)
 80055a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80055ac:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80055ae:	4b40      	ldr	r3, [pc, #256]	@ (80056b0 <SAIx_In_Init+0x15c>)
 80055b0:	2201      	movs	r2, #1
 80055b2:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 80055b4:	4b3e      	ldr	r3, [pc, #248]	@ (80056b0 <SAIx_In_Init+0x15c>)
 80055b6:	2240      	movs	r2, #64	@ 0x40
 80055b8:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 80055ba:	4b3d      	ldr	r3, [pc, #244]	@ (80056b0 <SAIx_In_Init+0x15c>)
 80055bc:	2220      	movs	r2, #32
 80055be:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80055c0:	4b3b      	ldr	r3, [pc, #236]	@ (80056b0 <SAIx_In_Init+0x15c>)
 80055c2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80055c6:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80055c8:	4b39      	ldr	r3, [pc, #228]	@ (80056b0 <SAIx_In_Init+0x15c>)
 80055ca:	2200      	movs	r2, #0
 80055cc:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80055ce:	4b38      	ldr	r3, [pc, #224]	@ (80056b0 <SAIx_In_Init+0x15c>)
 80055d0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80055d4:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 80055d6:	4b36      	ldr	r3, [pc, #216]	@ (80056b0 <SAIx_In_Init+0x15c>)
 80055d8:	2200      	movs	r2, #0
 80055da:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80055dc:	4b34      	ldr	r3, [pc, #208]	@ (80056b0 <SAIx_In_Init+0x15c>)
 80055de:	2200      	movs	r2, #0
 80055e0:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 80055e2:	4b33      	ldr	r3, [pc, #204]	@ (80056b0 <SAIx_In_Init+0x15c>)
 80055e4:	2204      	movs	r2, #4
 80055e6:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 80055e8:	4a31      	ldr	r2, [pc, #196]	@ (80056b0 <SAIx_In_Init+0x15c>)
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 80055ee:	4830      	ldr	r0, [pc, #192]	@ (80056b0 <SAIx_In_Init+0x15c>)
 80055f0:	f008 f83c 	bl	800d66c <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80055f4:	4b30      	ldr	r3, [pc, #192]	@ (80056b8 <SAIx_In_Init+0x164>)
 80055f6:	4a31      	ldr	r2, [pc, #196]	@ (80056bc <SAIx_In_Init+0x168>)
 80055f8:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 80055fa:	4b2f      	ldr	r3, [pc, #188]	@ (80056b8 <SAIx_In_Init+0x164>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	4b2d      	ldr	r3, [pc, #180]	@ (80056b8 <SAIx_In_Init+0x164>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005608:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 800560a:	4a2b      	ldr	r2, [pc, #172]	@ (80056b8 <SAIx_In_Init+0x164>)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 8005610:	4b29      	ldr	r3, [pc, #164]	@ (80056b8 <SAIx_In_Init+0x164>)
 8005612:	2203      	movs	r2, #3
 8005614:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8005616:	4b28      	ldr	r3, [pc, #160]	@ (80056b8 <SAIx_In_Init+0x164>)
 8005618:	2200      	movs	r2, #0
 800561a:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 800561c:	4b26      	ldr	r3, [pc, #152]	@ (80056b8 <SAIx_In_Init+0x164>)
 800561e:	2200      	movs	r2, #0
 8005620:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 8005622:	4b25      	ldr	r3, [pc, #148]	@ (80056b8 <SAIx_In_Init+0x164>)
 8005624:	2280      	movs	r2, #128	@ 0x80
 8005626:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8005628:	4b23      	ldr	r3, [pc, #140]	@ (80056b8 <SAIx_In_Init+0x164>)
 800562a:	2200      	movs	r2, #0
 800562c:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 800562e:	4b22      	ldr	r3, [pc, #136]	@ (80056b8 <SAIx_In_Init+0x164>)
 8005630:	2201      	movs	r2, #1
 8005632:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 8005634:	4b20      	ldr	r3, [pc, #128]	@ (80056b8 <SAIx_In_Init+0x164>)
 8005636:	2201      	movs	r2, #1
 8005638:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 800563a:	4b1f      	ldr	r3, [pc, #124]	@ (80056b8 <SAIx_In_Init+0x164>)
 800563c:	2200      	movs	r2, #0
 800563e:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8005640:	4b1d      	ldr	r3, [pc, #116]	@ (80056b8 <SAIx_In_Init+0x164>)
 8005642:	2201      	movs	r2, #1
 8005644:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 8005646:	4b1c      	ldr	r3, [pc, #112]	@ (80056b8 <SAIx_In_Init+0x164>)
 8005648:	2240      	movs	r2, #64	@ 0x40
 800564a:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 800564c:	4b1a      	ldr	r3, [pc, #104]	@ (80056b8 <SAIx_In_Init+0x164>)
 800564e:	2220      	movs	r2, #32
 8005650:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8005652:	4b19      	ldr	r3, [pc, #100]	@ (80056b8 <SAIx_In_Init+0x164>)
 8005654:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005658:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800565a:	4b17      	ldr	r3, [pc, #92]	@ (80056b8 <SAIx_In_Init+0x164>)
 800565c:	2200      	movs	r2, #0
 800565e:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8005660:	4b15      	ldr	r3, [pc, #84]	@ (80056b8 <SAIx_In_Init+0x164>)
 8005662:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005666:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 8005668:	4b13      	ldr	r3, [pc, #76]	@ (80056b8 <SAIx_In_Init+0x164>)
 800566a:	2200      	movs	r2, #0
 800566c:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800566e:	4b12      	ldr	r3, [pc, #72]	@ (80056b8 <SAIx_In_Init+0x164>)
 8005670:	2200      	movs	r2, #0
 8005672:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 8005674:	4b10      	ldr	r3, [pc, #64]	@ (80056b8 <SAIx_In_Init+0x164>)
 8005676:	2204      	movs	r2, #4
 8005678:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 800567a:	4a0f      	ldr	r2, [pc, #60]	@ (80056b8 <SAIx_In_Init+0x164>)
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 8005680:	480d      	ldr	r0, [pc, #52]	@ (80056b8 <SAIx_In_Init+0x164>)
 8005682:	f007 fff3 	bl	800d66c <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 8005686:	4b0a      	ldr	r3, [pc, #40]	@ (80056b0 <SAIx_In_Init+0x15c>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	4b08      	ldr	r3, [pc, #32]	@ (80056b0 <SAIx_In_Init+0x15c>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005694:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 8005696:	4b08      	ldr	r3, [pc, #32]	@ (80056b8 <SAIx_In_Init+0x164>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	4b06      	ldr	r3, [pc, #24]	@ (80056b8 <SAIx_In_Init+0x164>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80056a4:	601a      	str	r2, [r3, #0]
}
 80056a6:	bf00      	nop
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	2001385c 	.word	0x2001385c
 80056b4:	40015c04 	.word	0x40015c04
 80056b8:	200138e0 	.word	0x200138e0
 80056bc:	40015c24 	.word	0x40015c24

080056c0 <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80056c4:	4b07      	ldr	r3, [pc, #28]	@ (80056e4 <SAIx_In_DeInit+0x24>)
 80056c6:	4a08      	ldr	r2, [pc, #32]	@ (80056e8 <SAIx_In_DeInit+0x28>)
 80056c8:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 80056ca:	4b06      	ldr	r3, [pc, #24]	@ (80056e4 <SAIx_In_DeInit+0x24>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	4b04      	ldr	r3, [pc, #16]	@ (80056e4 <SAIx_In_DeInit+0x24>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80056d8:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 80056da:	4802      	ldr	r0, [pc, #8]	@ (80056e4 <SAIx_In_DeInit+0x24>)
 80056dc:	f008 f944 	bl	800d968 <HAL_SAI_DeInit>
}
 80056e0:	bf00      	nop
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	200138e0 	.word	0x200138e0
 80056e8:	40015c24 	.word	0x40015c24

080056ec <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 80056ec:	b580      	push	{r7, lr}
 80056ee:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80056f0:	4b29      	ldr	r3, [pc, #164]	@ (8005798 <BSP_SDRAM_Init+0xac>)
 80056f2:	4a2a      	ldr	r2, [pc, #168]	@ (800579c <BSP_SDRAM_Init+0xb0>)
 80056f4:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80056f6:	4b2a      	ldr	r3, [pc, #168]	@ (80057a0 <BSP_SDRAM_Init+0xb4>)
 80056f8:	2202      	movs	r2, #2
 80056fa:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80056fc:	4b28      	ldr	r3, [pc, #160]	@ (80057a0 <BSP_SDRAM_Init+0xb4>)
 80056fe:	2207      	movs	r2, #7
 8005700:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8005702:	4b27      	ldr	r3, [pc, #156]	@ (80057a0 <BSP_SDRAM_Init+0xb4>)
 8005704:	2204      	movs	r2, #4
 8005706:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8005708:	4b25      	ldr	r3, [pc, #148]	@ (80057a0 <BSP_SDRAM_Init+0xb4>)
 800570a:	2207      	movs	r2, #7
 800570c:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 800570e:	4b24      	ldr	r3, [pc, #144]	@ (80057a0 <BSP_SDRAM_Init+0xb4>)
 8005710:	2202      	movs	r2, #2
 8005712:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8005714:	4b22      	ldr	r3, [pc, #136]	@ (80057a0 <BSP_SDRAM_Init+0xb4>)
 8005716:	2202      	movs	r2, #2
 8005718:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 800571a:	4b21      	ldr	r3, [pc, #132]	@ (80057a0 <BSP_SDRAM_Init+0xb4>)
 800571c:	2202      	movs	r2, #2
 800571e:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8005720:	4b1d      	ldr	r3, [pc, #116]	@ (8005798 <BSP_SDRAM_Init+0xac>)
 8005722:	2200      	movs	r2, #0
 8005724:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8005726:	4b1c      	ldr	r3, [pc, #112]	@ (8005798 <BSP_SDRAM_Init+0xac>)
 8005728:	2200      	movs	r2, #0
 800572a:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 800572c:	4b1a      	ldr	r3, [pc, #104]	@ (8005798 <BSP_SDRAM_Init+0xac>)
 800572e:	2204      	movs	r2, #4
 8005730:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8005732:	4b19      	ldr	r3, [pc, #100]	@ (8005798 <BSP_SDRAM_Init+0xac>)
 8005734:	2210      	movs	r2, #16
 8005736:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8005738:	4b17      	ldr	r3, [pc, #92]	@ (8005798 <BSP_SDRAM_Init+0xac>)
 800573a:	2240      	movs	r2, #64	@ 0x40
 800573c:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 800573e:	4b16      	ldr	r3, [pc, #88]	@ (8005798 <BSP_SDRAM_Init+0xac>)
 8005740:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005744:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8005746:	4b14      	ldr	r3, [pc, #80]	@ (8005798 <BSP_SDRAM_Init+0xac>)
 8005748:	2200      	movs	r2, #0
 800574a:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 800574c:	4b12      	ldr	r3, [pc, #72]	@ (8005798 <BSP_SDRAM_Init+0xac>)
 800574e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005752:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8005754:	4b10      	ldr	r3, [pc, #64]	@ (8005798 <BSP_SDRAM_Init+0xac>)
 8005756:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800575a:	625a      	str	r2, [r3, #36]	@ 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 800575c:	4b0e      	ldr	r3, [pc, #56]	@ (8005798 <BSP_SDRAM_Init+0xac>)
 800575e:	2200      	movs	r2, #0
 8005760:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8005762:	2100      	movs	r1, #0
 8005764:	480c      	ldr	r0, [pc, #48]	@ (8005798 <BSP_SDRAM_Init+0xac>)
 8005766:	f000 f87f 	bl	8005868 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 800576a:	490d      	ldr	r1, [pc, #52]	@ (80057a0 <BSP_SDRAM_Init+0xb4>)
 800576c:	480a      	ldr	r0, [pc, #40]	@ (8005798 <BSP_SDRAM_Init+0xac>)
 800576e:	f009 fd62 	bl	800f236 <HAL_SDRAM_Init>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d003      	beq.n	8005780 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8005778:	4b0a      	ldr	r3, [pc, #40]	@ (80057a4 <BSP_SDRAM_Init+0xb8>)
 800577a:	2201      	movs	r2, #1
 800577c:	701a      	strb	r2, [r3, #0]
 800577e:	e002      	b.n	8005786 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8005780:	4b08      	ldr	r3, [pc, #32]	@ (80057a4 <BSP_SDRAM_Init+0xb8>)
 8005782:	2200      	movs	r2, #0
 8005784:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8005786:	f240 6003 	movw	r0, #1539	@ 0x603
 800578a:	f000 f80d 	bl	80057a8 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800578e:	4b05      	ldr	r3, [pc, #20]	@ (80057a4 <BSP_SDRAM_Init+0xb8>)
 8005790:	781b      	ldrb	r3, [r3, #0]
}
 8005792:	4618      	mov	r0, r3
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	20013a24 	.word	0x20013a24
 800579c:	a0000140 	.word	0xa0000140
 80057a0:	20013a58 	.word	0x20013a58
 80057a4:	20012035 	.word	0x20012035

080057a8 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80057b0:	2300      	movs	r3, #0
 80057b2:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80057b4:	4b2a      	ldr	r3, [pc, #168]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80057b6:	2201      	movs	r2, #1
 80057b8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80057ba:	4b29      	ldr	r3, [pc, #164]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80057bc:	2210      	movs	r2, #16
 80057be:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80057c0:	4b27      	ldr	r3, [pc, #156]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80057c2:	2201      	movs	r2, #1
 80057c4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80057c6:	4b26      	ldr	r3, [pc, #152]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80057c8:	2200      	movs	r2, #0
 80057ca:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80057cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80057d0:	4923      	ldr	r1, [pc, #140]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80057d2:	4824      	ldr	r0, [pc, #144]	@ (8005864 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80057d4:	f009 fd63 	bl	800f29e <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80057d8:	2001      	movs	r0, #1
 80057da:	f000 f96b 	bl	8005ab4 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80057de:	4b20      	ldr	r3, [pc, #128]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80057e0:	2202      	movs	r2, #2
 80057e2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80057e4:	4b1e      	ldr	r3, [pc, #120]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80057e6:	2210      	movs	r2, #16
 80057e8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80057ea:	4b1d      	ldr	r3, [pc, #116]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80057ec:	2201      	movs	r2, #1
 80057ee:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80057f0:	4b1b      	ldr	r3, [pc, #108]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80057f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80057fa:	4919      	ldr	r1, [pc, #100]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80057fc:	4819      	ldr	r0, [pc, #100]	@ (8005864 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80057fe:	f009 fd4e 	bl	800f29e <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8005802:	4b17      	ldr	r3, [pc, #92]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005804:	2203      	movs	r2, #3
 8005806:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005808:	4b15      	ldr	r3, [pc, #84]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800580a:	2210      	movs	r2, #16
 800580c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 800580e:	4b14      	ldr	r3, [pc, #80]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005810:	2208      	movs	r2, #8
 8005812:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8005814:	4b12      	ldr	r3, [pc, #72]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005816:	2200      	movs	r2, #0
 8005818:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800581a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800581e:	4910      	ldr	r1, [pc, #64]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005820:	4810      	ldr	r0, [pc, #64]	@ (8005864 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005822:	f009 fd3c 	bl	800f29e <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8005826:	f44f 7308 	mov.w	r3, #544	@ 0x220
 800582a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 800582c:	4b0c      	ldr	r3, [pc, #48]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800582e:	2204      	movs	r2, #4
 8005830:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005832:	4b0b      	ldr	r3, [pc, #44]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005834:	2210      	movs	r2, #16
 8005836:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8005838:	4b09      	ldr	r3, [pc, #36]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800583a:	2201      	movs	r2, #1
 800583c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	4a07      	ldr	r2, [pc, #28]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005842:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8005844:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005848:	4905      	ldr	r1, [pc, #20]	@ (8005860 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800584a:	4806      	ldr	r0, [pc, #24]	@ (8005864 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800584c:	f009 fd27 	bl	800f29e <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8005850:	6879      	ldr	r1, [r7, #4]
 8005852:	4804      	ldr	r0, [pc, #16]	@ (8005864 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005854:	f009 fd58 	bl	800f308 <HAL_SDRAM_ProgramRefreshRate>
}
 8005858:	bf00      	nop
 800585a:	3710      	adds	r7, #16
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}
 8005860:	20013a74 	.word	0x20013a74
 8005864:	20013a24 	.word	0x20013a24

08005868 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8005868:	b580      	push	{r7, lr}
 800586a:	b090      	sub	sp, #64	@ 0x40
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8005872:	4b70      	ldr	r3, [pc, #448]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 8005874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005876:	4a6f      	ldr	r2, [pc, #444]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 8005878:	f043 0301 	orr.w	r3, r3, #1
 800587c:	6393      	str	r3, [r2, #56]	@ 0x38
 800587e:	4b6d      	ldr	r3, [pc, #436]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 8005880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005882:	f003 0301 	and.w	r3, r3, #1
 8005886:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800588a:	4b6a      	ldr	r3, [pc, #424]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 800588c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800588e:	4a69      	ldr	r2, [pc, #420]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 8005890:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005894:	6313      	str	r3, [r2, #48]	@ 0x30
 8005896:	4b67      	ldr	r3, [pc, #412]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 8005898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800589a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800589e:	627b      	str	r3, [r7, #36]	@ 0x24
 80058a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80058a2:	4b64      	ldr	r3, [pc, #400]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 80058a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058a6:	4a63      	ldr	r2, [pc, #396]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 80058a8:	f043 0304 	orr.w	r3, r3, #4
 80058ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80058ae:	4b61      	ldr	r3, [pc, #388]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 80058b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058b2:	f003 0304 	and.w	r3, r3, #4
 80058b6:	623b      	str	r3, [r7, #32]
 80058b8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80058ba:	4b5e      	ldr	r3, [pc, #376]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 80058bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058be:	4a5d      	ldr	r2, [pc, #372]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 80058c0:	f043 0308 	orr.w	r3, r3, #8
 80058c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80058c6:	4b5b      	ldr	r3, [pc, #364]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 80058c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ca:	f003 0308 	and.w	r3, r3, #8
 80058ce:	61fb      	str	r3, [r7, #28]
 80058d0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80058d2:	4b58      	ldr	r3, [pc, #352]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 80058d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058d6:	4a57      	ldr	r2, [pc, #348]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 80058d8:	f043 0310 	orr.w	r3, r3, #16
 80058dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80058de:	4b55      	ldr	r3, [pc, #340]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 80058e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058e2:	f003 0310 	and.w	r3, r3, #16
 80058e6:	61bb      	str	r3, [r7, #24]
 80058e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80058ea:	4b52      	ldr	r3, [pc, #328]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 80058ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ee:	4a51      	ldr	r2, [pc, #324]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 80058f0:	f043 0320 	orr.w	r3, r3, #32
 80058f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80058f6:	4b4f      	ldr	r3, [pc, #316]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 80058f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058fa:	f003 0320 	and.w	r3, r3, #32
 80058fe:	617b      	str	r3, [r7, #20]
 8005900:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8005902:	4b4c      	ldr	r3, [pc, #304]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 8005904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005906:	4a4b      	ldr	r2, [pc, #300]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 8005908:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800590c:	6313      	str	r3, [r2, #48]	@ 0x30
 800590e:	4b49      	ldr	r3, [pc, #292]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 8005910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005916:	613b      	str	r3, [r7, #16]
 8005918:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800591a:	4b46      	ldr	r3, [pc, #280]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 800591c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800591e:	4a45      	ldr	r2, [pc, #276]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 8005920:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005924:	6313      	str	r3, [r2, #48]	@ 0x30
 8005926:	4b43      	ldr	r3, [pc, #268]	@ (8005a34 <BSP_SDRAM_MspInit+0x1cc>)
 8005928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800592a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800592e:	60fb      	str	r3, [r7, #12]
 8005930:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005932:	2302      	movs	r3, #2
 8005934:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8005936:	2301      	movs	r3, #1
 8005938:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 800593a:	2302      	movs	r3, #2
 800593c:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800593e:	230c      	movs	r3, #12
 8005940:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8005942:	2308      	movs	r3, #8
 8005944:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8005946:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800594a:	4619      	mov	r1, r3
 800594c:	483a      	ldr	r0, [pc, #232]	@ (8005a38 <BSP_SDRAM_MspInit+0x1d0>)
 800594e:	f002 f8ff 	bl	8007b50 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8005952:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8005956:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8005958:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800595c:	4619      	mov	r1, r3
 800595e:	4837      	ldr	r0, [pc, #220]	@ (8005a3c <BSP_SDRAM_MspInit+0x1d4>)
 8005960:	f002 f8f6 	bl	8007b50 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8005964:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8005968:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800596a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800596e:	4619      	mov	r1, r3
 8005970:	4833      	ldr	r0, [pc, #204]	@ (8005a40 <BSP_SDRAM_MspInit+0x1d8>)
 8005972:	f002 f8ed 	bl	8007b50 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8005976:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800597a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800597c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005980:	4619      	mov	r1, r3
 8005982:	4830      	ldr	r0, [pc, #192]	@ (8005a44 <BSP_SDRAM_MspInit+0x1dc>)
 8005984:	f002 f8e4 	bl	8007b50 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8005988:	f248 1333 	movw	r3, #33075	@ 0x8133
 800598c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800598e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005992:	4619      	mov	r1, r3
 8005994:	482c      	ldr	r0, [pc, #176]	@ (8005a48 <BSP_SDRAM_MspInit+0x1e0>)
 8005996:	f002 f8db 	bl	8007b50 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 800599a:	2328      	movs	r3, #40	@ 0x28
 800599c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 800599e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80059a2:	4619      	mov	r1, r3
 80059a4:	4829      	ldr	r0, [pc, #164]	@ (8005a4c <BSP_SDRAM_MspInit+0x1e4>)
 80059a6:	f002 f8d3 	bl	8007b50 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80059aa:	4b29      	ldr	r3, [pc, #164]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 80059ac:	2200      	movs	r2, #0
 80059ae:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80059b0:	4b27      	ldr	r3, [pc, #156]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 80059b2:	2280      	movs	r2, #128	@ 0x80
 80059b4:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80059b6:	4b26      	ldr	r3, [pc, #152]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 80059b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059bc:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 80059be:	4b24      	ldr	r3, [pc, #144]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 80059c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80059c4:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80059c6:	4b22      	ldr	r3, [pc, #136]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 80059c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80059cc:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80059ce:	4b20      	ldr	r3, [pc, #128]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 80059d0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80059d4:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 80059d6:	4b1e      	ldr	r3, [pc, #120]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 80059d8:	2200      	movs	r2, #0
 80059da:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 80059dc:	4b1c      	ldr	r3, [pc, #112]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 80059de:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80059e2:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80059e4:	4b1a      	ldr	r3, [pc, #104]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 80059e6:	2200      	movs	r2, #0
 80059e8:	625a      	str	r2, [r3, #36]	@ 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80059ea:	4b19      	ldr	r3, [pc, #100]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 80059ec:	2203      	movs	r2, #3
 80059ee:	629a      	str	r2, [r3, #40]	@ 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80059f0:	4b17      	ldr	r3, [pc, #92]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 80059f2:	2200      	movs	r2, #0
 80059f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80059f6:	4b16      	ldr	r3, [pc, #88]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 80059f8:	2200      	movs	r2, #0
 80059fa:	631a      	str	r2, [r3, #48]	@ 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 80059fc:	4b14      	ldr	r3, [pc, #80]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 80059fe:	4a15      	ldr	r2, [pc, #84]	@ (8005a54 <BSP_SDRAM_MspInit+0x1ec>)
 8005a00:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a12      	ldr	r2, [pc, #72]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 8005a06:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a08:	4a11      	ldr	r2, [pc, #68]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8005a0e:	4810      	ldr	r0, [pc, #64]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 8005a10:	f000 fe80 	bl	8006714 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8005a14:	480e      	ldr	r0, [pc, #56]	@ (8005a50 <BSP_SDRAM_MspInit+0x1e8>)
 8005a16:	f000 fdcf 	bl	80065b8 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	210f      	movs	r1, #15
 8005a1e:	2038      	movs	r0, #56	@ 0x38
 8005a20:	f000 fbbc 	bl	800619c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8005a24:	2038      	movs	r0, #56	@ 0x38
 8005a26:	f000 fbd5 	bl	80061d4 <HAL_NVIC_EnableIRQ>
}
 8005a2a:	bf00      	nop
 8005a2c:	3740      	adds	r7, #64	@ 0x40
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	bf00      	nop
 8005a34:	40023800 	.word	0x40023800
 8005a38:	40020800 	.word	0x40020800
 8005a3c:	40020c00 	.word	0x40020c00
 8005a40:	40021000 	.word	0x40021000
 8005a44:	40021400 	.word	0x40021400
 8005a48:	40021800 	.word	0x40021800
 8005a4c:	40021c00 	.word	0x40021c00
 8005a50:	20013a84 	.word	0x20013a84
 8005a54:	40026410 	.word	0x40026410

08005a58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005a5c:	2003      	movs	r0, #3
 8005a5e:	f000 fb92 	bl	8006186 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005a62:	2000      	movs	r0, #0
 8005a64:	f7fd fc16 	bl	8003294 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005a68:	f7fc fa6c 	bl	8001f44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	bd80      	pop	{r7, pc}
	...

08005a74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a74:	b480      	push	{r7}
 8005a76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005a78:	4b06      	ldr	r3, [pc, #24]	@ (8005a94 <HAL_IncTick+0x20>)
 8005a7a:	781b      	ldrb	r3, [r3, #0]
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	4b06      	ldr	r3, [pc, #24]	@ (8005a98 <HAL_IncTick+0x24>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4413      	add	r3, r2
 8005a84:	4a04      	ldr	r2, [pc, #16]	@ (8005a98 <HAL_IncTick+0x24>)
 8005a86:	6013      	str	r3, [r2, #0]
}
 8005a88:	bf00      	nop
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	2001203c 	.word	0x2001203c
 8005a98:	20013ae4 	.word	0x20013ae4

08005a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8005aa0:	4b03      	ldr	r3, [pc, #12]	@ (8005ab0 <HAL_GetTick+0x14>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr
 8005aae:	bf00      	nop
 8005ab0:	20013ae4 	.word	0x20013ae4

08005ab4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005abc:	f7ff ffee 	bl	8005a9c <HAL_GetTick>
 8005ac0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005acc:	d005      	beq.n	8005ada <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005ace:	4b0a      	ldr	r3, [pc, #40]	@ (8005af8 <HAL_Delay+0x44>)
 8005ad0:	781b      	ldrb	r3, [r3, #0]
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	4413      	add	r3, r2
 8005ad8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005ada:	bf00      	nop
 8005adc:	f7ff ffde 	bl	8005a9c <HAL_GetTick>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	1ad3      	subs	r3, r2, r3
 8005ae6:	68fa      	ldr	r2, [r7, #12]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d8f7      	bhi.n	8005adc <HAL_Delay+0x28>
  {
  }
}
 8005aec:	bf00      	nop
 8005aee:	bf00      	nop
 8005af0:	3710      	adds	r7, #16
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	bf00      	nop
 8005af8:	2001203c 	.word	0x2001203c

08005afc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b04:	2300      	movs	r3, #0
 8005b06:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d101      	bne.n	8005b12 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e031      	b.n	8005b76 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d109      	bne.n	8005b2e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f7fc fa3a 	bl	8001f94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b32:	f003 0310 	and.w	r3, r3, #16
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d116      	bne.n	8005b68 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b3e:	4b10      	ldr	r3, [pc, #64]	@ (8005b80 <HAL_ADC_Init+0x84>)
 8005b40:	4013      	ands	r3, r2
 8005b42:	f043 0202 	orr.w	r2, r3, #2
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 f974 	bl	8005e38 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b5a:	f023 0303 	bic.w	r3, r3, #3
 8005b5e:	f043 0201 	orr.w	r2, r3, #1
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	641a      	str	r2, [r3, #64]	@ 0x40
 8005b66:	e001      	b.n	8005b6c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3710      	adds	r7, #16
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	ffffeefd 	.word	0xffffeefd

08005b84 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b085      	sub	sp, #20
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d101      	bne.n	8005ba0 <HAL_ADC_ConfigChannel+0x1c>
 8005b9c:	2302      	movs	r3, #2
 8005b9e:	e13a      	b.n	8005e16 <HAL_ADC_ConfigChannel+0x292>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	2b09      	cmp	r3, #9
 8005bae:	d93a      	bls.n	8005c26 <HAL_ADC_ConfigChannel+0xa2>
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005bb8:	d035      	beq.n	8005c26 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	68d9      	ldr	r1, [r3, #12]
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	4613      	mov	r3, r2
 8005bca:	005b      	lsls	r3, r3, #1
 8005bcc:	4413      	add	r3, r2
 8005bce:	3b1e      	subs	r3, #30
 8005bd0:	2207      	movs	r2, #7
 8005bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd6:	43da      	mvns	r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	400a      	ands	r2, r1
 8005bde:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a8f      	ldr	r2, [pc, #572]	@ (8005e24 <HAL_ADC_ConfigChannel+0x2a0>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d10a      	bne.n	8005c00 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68d9      	ldr	r1, [r3, #12]
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	061a      	lsls	r2, r3, #24
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	430a      	orrs	r2, r1
 8005bfc:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005bfe:	e039      	b.n	8005c74 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	68d9      	ldr	r1, [r3, #12]
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	689a      	ldr	r2, [r3, #8]
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	4618      	mov	r0, r3
 8005c12:	4603      	mov	r3, r0
 8005c14:	005b      	lsls	r3, r3, #1
 8005c16:	4403      	add	r3, r0
 8005c18:	3b1e      	subs	r3, #30
 8005c1a:	409a      	lsls	r2, r3
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	430a      	orrs	r2, r1
 8005c22:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005c24:	e026      	b.n	8005c74 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	6919      	ldr	r1, [r3, #16]
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	461a      	mov	r2, r3
 8005c34:	4613      	mov	r3, r2
 8005c36:	005b      	lsls	r3, r3, #1
 8005c38:	4413      	add	r3, r2
 8005c3a:	f003 031f 	and.w	r3, r3, #31
 8005c3e:	2207      	movs	r2, #7
 8005c40:	fa02 f303 	lsl.w	r3, r2, r3
 8005c44:	43da      	mvns	r2, r3
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	400a      	ands	r2, r1
 8005c4c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	6919      	ldr	r1, [r3, #16]
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	689a      	ldr	r2, [r3, #8]
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	4618      	mov	r0, r3
 8005c60:	4603      	mov	r3, r0
 8005c62:	005b      	lsls	r3, r3, #1
 8005c64:	4403      	add	r3, r0
 8005c66:	f003 031f 	and.w	r3, r3, #31
 8005c6a:	409a      	lsls	r2, r3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	430a      	orrs	r2, r1
 8005c72:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	2b06      	cmp	r3, #6
 8005c7a:	d824      	bhi.n	8005cc6 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	685a      	ldr	r2, [r3, #4]
 8005c86:	4613      	mov	r3, r2
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	4413      	add	r3, r2
 8005c8c:	3b05      	subs	r3, #5
 8005c8e:	221f      	movs	r2, #31
 8005c90:	fa02 f303 	lsl.w	r3, r2, r3
 8005c94:	43da      	mvns	r2, r3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	400a      	ands	r2, r1
 8005c9c:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	4618      	mov	r0, r3
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	685a      	ldr	r2, [r3, #4]
 8005cb0:	4613      	mov	r3, r2
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	4413      	add	r3, r2
 8005cb6:	3b05      	subs	r3, #5
 8005cb8:	fa00 f203 	lsl.w	r2, r0, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	430a      	orrs	r2, r1
 8005cc2:	635a      	str	r2, [r3, #52]	@ 0x34
 8005cc4:	e04c      	b.n	8005d60 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	2b0c      	cmp	r3, #12
 8005ccc:	d824      	bhi.n	8005d18 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	685a      	ldr	r2, [r3, #4]
 8005cd8:	4613      	mov	r3, r2
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	4413      	add	r3, r2
 8005cde:	3b23      	subs	r3, #35	@ 0x23
 8005ce0:	221f      	movs	r2, #31
 8005ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ce6:	43da      	mvns	r2, r3
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	400a      	ands	r2, r1
 8005cee:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	685a      	ldr	r2, [r3, #4]
 8005d02:	4613      	mov	r3, r2
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	4413      	add	r3, r2
 8005d08:	3b23      	subs	r3, #35	@ 0x23
 8005d0a:	fa00 f203 	lsl.w	r2, r0, r3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	430a      	orrs	r2, r1
 8005d14:	631a      	str	r2, [r3, #48]	@ 0x30
 8005d16:	e023      	b.n	8005d60 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	685a      	ldr	r2, [r3, #4]
 8005d22:	4613      	mov	r3, r2
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	4413      	add	r3, r2
 8005d28:	3b41      	subs	r3, #65	@ 0x41
 8005d2a:	221f      	movs	r2, #31
 8005d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d30:	43da      	mvns	r2, r3
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	400a      	ands	r2, r1
 8005d38:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	4618      	mov	r0, r3
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	685a      	ldr	r2, [r3, #4]
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	4413      	add	r3, r2
 8005d52:	3b41      	subs	r3, #65	@ 0x41
 8005d54:	fa00 f203 	lsl.w	r2, r0, r3
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	430a      	orrs	r2, r1
 8005d5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a30      	ldr	r2, [pc, #192]	@ (8005e28 <HAL_ADC_ConfigChannel+0x2a4>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d10a      	bne.n	8005d80 <HAL_ADC_ConfigChannel+0x1fc>
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d72:	d105      	bne.n	8005d80 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005d74:	4b2d      	ldr	r3, [pc, #180]	@ (8005e2c <HAL_ADC_ConfigChannel+0x2a8>)
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	4a2c      	ldr	r2, [pc, #176]	@ (8005e2c <HAL_ADC_ConfigChannel+0x2a8>)
 8005d7a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005d7e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a28      	ldr	r2, [pc, #160]	@ (8005e28 <HAL_ADC_ConfigChannel+0x2a4>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d10f      	bne.n	8005daa <HAL_ADC_ConfigChannel+0x226>
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2b12      	cmp	r3, #18
 8005d90:	d10b      	bne.n	8005daa <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8005d92:	4b26      	ldr	r3, [pc, #152]	@ (8005e2c <HAL_ADC_ConfigChannel+0x2a8>)
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	4a25      	ldr	r2, [pc, #148]	@ (8005e2c <HAL_ADC_ConfigChannel+0x2a8>)
 8005d98:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005d9c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8005d9e:	4b23      	ldr	r3, [pc, #140]	@ (8005e2c <HAL_ADC_ConfigChannel+0x2a8>)
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	4a22      	ldr	r2, [pc, #136]	@ (8005e2c <HAL_ADC_ConfigChannel+0x2a8>)
 8005da4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005da8:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a1e      	ldr	r2, [pc, #120]	@ (8005e28 <HAL_ADC_ConfigChannel+0x2a4>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d12b      	bne.n	8005e0c <HAL_ADC_ConfigChannel+0x288>
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a1a      	ldr	r2, [pc, #104]	@ (8005e24 <HAL_ADC_ConfigChannel+0x2a0>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d003      	beq.n	8005dc6 <HAL_ADC_ConfigChannel+0x242>
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	2b11      	cmp	r3, #17
 8005dc4:	d122      	bne.n	8005e0c <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8005dc6:	4b19      	ldr	r3, [pc, #100]	@ (8005e2c <HAL_ADC_ConfigChannel+0x2a8>)
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	4a18      	ldr	r2, [pc, #96]	@ (8005e2c <HAL_ADC_ConfigChannel+0x2a8>)
 8005dcc:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005dd0:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005dd2:	4b16      	ldr	r3, [pc, #88]	@ (8005e2c <HAL_ADC_ConfigChannel+0x2a8>)
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	4a15      	ldr	r2, [pc, #84]	@ (8005e2c <HAL_ADC_ConfigChannel+0x2a8>)
 8005dd8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005ddc:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a10      	ldr	r2, [pc, #64]	@ (8005e24 <HAL_ADC_ConfigChannel+0x2a0>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d111      	bne.n	8005e0c <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005de8:	4b11      	ldr	r3, [pc, #68]	@ (8005e30 <HAL_ADC_ConfigChannel+0x2ac>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a11      	ldr	r2, [pc, #68]	@ (8005e34 <HAL_ADC_ConfigChannel+0x2b0>)
 8005dee:	fba2 2303 	umull	r2, r3, r2, r3
 8005df2:	0c9a      	lsrs	r2, r3, #18
 8005df4:	4613      	mov	r3, r2
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	4413      	add	r3, r2
 8005dfa:	005b      	lsls	r3, r3, #1
 8005dfc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005dfe:	e002      	b.n	8005e06 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	3b01      	subs	r3, #1
 8005e04:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d1f9      	bne.n	8005e00 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005e14:	2300      	movs	r3, #0
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3714      	adds	r7, #20
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	10000012 	.word	0x10000012
 8005e28:	40012000 	.word	0x40012000
 8005e2c:	40012300 	.word	0x40012300
 8005e30:	20012000 	.word	0x20012000
 8005e34:	431bde83 	.word	0x431bde83

08005e38 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b083      	sub	sp, #12
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005e40:	4b78      	ldr	r3, [pc, #480]	@ (8006024 <ADC_Init+0x1ec>)
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	4a77      	ldr	r2, [pc, #476]	@ (8006024 <ADC_Init+0x1ec>)
 8005e46:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8005e4a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005e4c:	4b75      	ldr	r3, [pc, #468]	@ (8006024 <ADC_Init+0x1ec>)
 8005e4e:	685a      	ldr	r2, [r3, #4]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	4973      	ldr	r1, [pc, #460]	@ (8006024 <ADC_Init+0x1ec>)
 8005e56:	4313      	orrs	r3, r2
 8005e58:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	685a      	ldr	r2, [r3, #4]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	6859      	ldr	r1, [r3, #4]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	691b      	ldr	r3, [r3, #16]
 8005e74:	021a      	lsls	r2, r3, #8
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	430a      	orrs	r2, r1
 8005e7c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	685a      	ldr	r2, [r3, #4]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005e8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	6859      	ldr	r1, [r3, #4]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	689a      	ldr	r2, [r3, #8]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	430a      	orrs	r2, r1
 8005e9e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	689a      	ldr	r2, [r3, #8]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005eae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	6899      	ldr	r1, [r3, #8]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	68da      	ldr	r2, [r3, #12]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	430a      	orrs	r2, r1
 8005ec0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ec6:	4a58      	ldr	r2, [pc, #352]	@ (8006028 <ADC_Init+0x1f0>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d022      	beq.n	8005f12 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	689a      	ldr	r2, [r3, #8]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005eda:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	6899      	ldr	r1, [r3, #8]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	430a      	orrs	r2, r1
 8005eec:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	689a      	ldr	r2, [r3, #8]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005efc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	6899      	ldr	r1, [r3, #8]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	430a      	orrs	r2, r1
 8005f0e:	609a      	str	r2, [r3, #8]
 8005f10:	e00f      	b.n	8005f32 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	689a      	ldr	r2, [r3, #8]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005f20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	689a      	ldr	r2, [r3, #8]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005f30:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	689a      	ldr	r2, [r3, #8]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f022 0202 	bic.w	r2, r2, #2
 8005f40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	6899      	ldr	r1, [r3, #8]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	699b      	ldr	r3, [r3, #24]
 8005f4c:	005a      	lsls	r2, r3, #1
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	430a      	orrs	r2, r1
 8005f54:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d01b      	beq.n	8005f98 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	685a      	ldr	r2, [r3, #4]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f6e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	685a      	ldr	r2, [r3, #4]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005f7e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	6859      	ldr	r1, [r3, #4]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	035a      	lsls	r2, r3, #13
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	430a      	orrs	r2, r1
 8005f94:	605a      	str	r2, [r3, #4]
 8005f96:	e007      	b.n	8005fa8 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	685a      	ldr	r2, [r3, #4]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005fa6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005fb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	69db      	ldr	r3, [r3, #28]
 8005fc2:	3b01      	subs	r3, #1
 8005fc4:	051a      	lsls	r2, r3, #20
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	430a      	orrs	r2, r1
 8005fcc:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	689a      	ldr	r2, [r3, #8]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005fdc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	6899      	ldr	r1, [r3, #8]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005fea:	025a      	lsls	r2, r3, #9
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	689a      	ldr	r2, [r3, #8]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006002:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	6899      	ldr	r1, [r3, #8]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	695b      	ldr	r3, [r3, #20]
 800600e:	029a      	lsls	r2, r3, #10
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	430a      	orrs	r2, r1
 8006016:	609a      	str	r2, [r3, #8]
}
 8006018:	bf00      	nop
 800601a:	370c      	adds	r7, #12
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr
 8006024:	40012300 	.word	0x40012300
 8006028:	0f000001 	.word	0x0f000001

0800602c <__NVIC_SetPriorityGrouping>:
{
 800602c:	b480      	push	{r7}
 800602e:	b085      	sub	sp, #20
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f003 0307 	and.w	r3, r3, #7
 800603a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800603c:	4b0b      	ldr	r3, [pc, #44]	@ (800606c <__NVIC_SetPriorityGrouping+0x40>)
 800603e:	68db      	ldr	r3, [r3, #12]
 8006040:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006042:	68ba      	ldr	r2, [r7, #8]
 8006044:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006048:	4013      	ands	r3, r2
 800604a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006054:	4b06      	ldr	r3, [pc, #24]	@ (8006070 <__NVIC_SetPriorityGrouping+0x44>)
 8006056:	4313      	orrs	r3, r2
 8006058:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800605a:	4a04      	ldr	r2, [pc, #16]	@ (800606c <__NVIC_SetPriorityGrouping+0x40>)
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	60d3      	str	r3, [r2, #12]
}
 8006060:	bf00      	nop
 8006062:	3714      	adds	r7, #20
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr
 800606c:	e000ed00 	.word	0xe000ed00
 8006070:	05fa0000 	.word	0x05fa0000

08006074 <__NVIC_GetPriorityGrouping>:
{
 8006074:	b480      	push	{r7}
 8006076:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006078:	4b04      	ldr	r3, [pc, #16]	@ (800608c <__NVIC_GetPriorityGrouping+0x18>)
 800607a:	68db      	ldr	r3, [r3, #12]
 800607c:	0a1b      	lsrs	r3, r3, #8
 800607e:	f003 0307 	and.w	r3, r3, #7
}
 8006082:	4618      	mov	r0, r3
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr
 800608c:	e000ed00 	.word	0xe000ed00

08006090 <__NVIC_EnableIRQ>:
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	4603      	mov	r3, r0
 8006098:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800609a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	db0b      	blt.n	80060ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80060a2:	79fb      	ldrb	r3, [r7, #7]
 80060a4:	f003 021f 	and.w	r2, r3, #31
 80060a8:	4907      	ldr	r1, [pc, #28]	@ (80060c8 <__NVIC_EnableIRQ+0x38>)
 80060aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060ae:	095b      	lsrs	r3, r3, #5
 80060b0:	2001      	movs	r0, #1
 80060b2:	fa00 f202 	lsl.w	r2, r0, r2
 80060b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80060ba:	bf00      	nop
 80060bc:	370c      	adds	r7, #12
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr
 80060c6:	bf00      	nop
 80060c8:	e000e100 	.word	0xe000e100

080060cc <__NVIC_SetPriority>:
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	4603      	mov	r3, r0
 80060d4:	6039      	str	r1, [r7, #0]
 80060d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80060d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	db0a      	blt.n	80060f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	b2da      	uxtb	r2, r3
 80060e4:	490c      	ldr	r1, [pc, #48]	@ (8006118 <__NVIC_SetPriority+0x4c>)
 80060e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060ea:	0112      	lsls	r2, r2, #4
 80060ec:	b2d2      	uxtb	r2, r2
 80060ee:	440b      	add	r3, r1
 80060f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80060f4:	e00a      	b.n	800610c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	b2da      	uxtb	r2, r3
 80060fa:	4908      	ldr	r1, [pc, #32]	@ (800611c <__NVIC_SetPriority+0x50>)
 80060fc:	79fb      	ldrb	r3, [r7, #7]
 80060fe:	f003 030f 	and.w	r3, r3, #15
 8006102:	3b04      	subs	r3, #4
 8006104:	0112      	lsls	r2, r2, #4
 8006106:	b2d2      	uxtb	r2, r2
 8006108:	440b      	add	r3, r1
 800610a:	761a      	strb	r2, [r3, #24]
}
 800610c:	bf00      	nop
 800610e:	370c      	adds	r7, #12
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr
 8006118:	e000e100 	.word	0xe000e100
 800611c:	e000ed00 	.word	0xe000ed00

08006120 <NVIC_EncodePriority>:
{
 8006120:	b480      	push	{r7}
 8006122:	b089      	sub	sp, #36	@ 0x24
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f003 0307 	and.w	r3, r3, #7
 8006132:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	f1c3 0307 	rsb	r3, r3, #7
 800613a:	2b04      	cmp	r3, #4
 800613c:	bf28      	it	cs
 800613e:	2304      	movcs	r3, #4
 8006140:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	3304      	adds	r3, #4
 8006146:	2b06      	cmp	r3, #6
 8006148:	d902      	bls.n	8006150 <NVIC_EncodePriority+0x30>
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	3b03      	subs	r3, #3
 800614e:	e000      	b.n	8006152 <NVIC_EncodePriority+0x32>
 8006150:	2300      	movs	r3, #0
 8006152:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006154:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	fa02 f303 	lsl.w	r3, r2, r3
 800615e:	43da      	mvns	r2, r3
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	401a      	ands	r2, r3
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006168:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	fa01 f303 	lsl.w	r3, r1, r3
 8006172:	43d9      	mvns	r1, r3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006178:	4313      	orrs	r3, r2
}
 800617a:	4618      	mov	r0, r3
 800617c:	3724      	adds	r7, #36	@ 0x24
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr

08006186 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b082      	sub	sp, #8
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f7ff ff4c 	bl	800602c <__NVIC_SetPriorityGrouping>
}
 8006194:	bf00      	nop
 8006196:	3708      	adds	r7, #8
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}

0800619c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800619c:	b580      	push	{r7, lr}
 800619e:	b086      	sub	sp, #24
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	4603      	mov	r3, r0
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	607a      	str	r2, [r7, #4]
 80061a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80061aa:	2300      	movs	r3, #0
 80061ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80061ae:	f7ff ff61 	bl	8006074 <__NVIC_GetPriorityGrouping>
 80061b2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	68b9      	ldr	r1, [r7, #8]
 80061b8:	6978      	ldr	r0, [r7, #20]
 80061ba:	f7ff ffb1 	bl	8006120 <NVIC_EncodePriority>
 80061be:	4602      	mov	r2, r0
 80061c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061c4:	4611      	mov	r1, r2
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7ff ff80 	bl	80060cc <__NVIC_SetPriority>
}
 80061cc:	bf00      	nop
 80061ce:	3718      	adds	r7, #24
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b082      	sub	sp, #8
 80061d8:	af00      	add	r7, sp, #0
 80061da:	4603      	mov	r3, r0
 80061dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80061de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061e2:	4618      	mov	r0, r3
 80061e4:	f7ff ff54 	bl	8006090 <__NVIC_EnableIRQ>
}
 80061e8:	bf00      	nop
 80061ea:	3708      	adds	r7, #8
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80061f0:	b480      	push	{r7}
 80061f2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80061f4:	f3bf 8f5f 	dmb	sy
}
 80061f8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80061fa:	4b07      	ldr	r3, [pc, #28]	@ (8006218 <HAL_MPU_Disable+0x28>)
 80061fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fe:	4a06      	ldr	r2, [pc, #24]	@ (8006218 <HAL_MPU_Disable+0x28>)
 8006200:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006204:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8006206:	4b05      	ldr	r3, [pc, #20]	@ (800621c <HAL_MPU_Disable+0x2c>)
 8006208:	2200      	movs	r2, #0
 800620a:	605a      	str	r2, [r3, #4]
}
 800620c:	bf00      	nop
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	e000ed00 	.word	0xe000ed00
 800621c:	e000ed90 	.word	0xe000ed90

08006220 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8006228:	4a0b      	ldr	r2, [pc, #44]	@ (8006258 <HAL_MPU_Enable+0x38>)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f043 0301 	orr.w	r3, r3, #1
 8006230:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8006232:	4b0a      	ldr	r3, [pc, #40]	@ (800625c <HAL_MPU_Enable+0x3c>)
 8006234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006236:	4a09      	ldr	r2, [pc, #36]	@ (800625c <HAL_MPU_Enable+0x3c>)
 8006238:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800623c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800623e:	f3bf 8f4f 	dsb	sy
}
 8006242:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006244:	f3bf 8f6f 	isb	sy
}
 8006248:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800624a:	bf00      	nop
 800624c:	370c      	adds	r7, #12
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr
 8006256:	bf00      	nop
 8006258:	e000ed90 	.word	0xe000ed90
 800625c:	e000ed00 	.word	0xe000ed00

08006260 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8006260:	b480      	push	{r7}
 8006262:	b083      	sub	sp, #12
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	785a      	ldrb	r2, [r3, #1]
 800626c:	4b1b      	ldr	r3, [pc, #108]	@ (80062dc <HAL_MPU_ConfigRegion+0x7c>)
 800626e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8006270:	4b1a      	ldr	r3, [pc, #104]	@ (80062dc <HAL_MPU_ConfigRegion+0x7c>)
 8006272:	691b      	ldr	r3, [r3, #16]
 8006274:	4a19      	ldr	r2, [pc, #100]	@ (80062dc <HAL_MPU_ConfigRegion+0x7c>)
 8006276:	f023 0301 	bic.w	r3, r3, #1
 800627a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800627c:	4a17      	ldr	r2, [pc, #92]	@ (80062dc <HAL_MPU_ConfigRegion+0x7c>)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	7b1b      	ldrb	r3, [r3, #12]
 8006288:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	7adb      	ldrb	r3, [r3, #11]
 800628e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006290:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	7a9b      	ldrb	r3, [r3, #10]
 8006296:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006298:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	7b5b      	ldrb	r3, [r3, #13]
 800629e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80062a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	7b9b      	ldrb	r3, [r3, #14]
 80062a6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80062a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	7bdb      	ldrb	r3, [r3, #15]
 80062ae:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80062b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	7a5b      	ldrb	r3, [r3, #9]
 80062b6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80062b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	7a1b      	ldrb	r3, [r3, #8]
 80062be:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80062c0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80062c2:	687a      	ldr	r2, [r7, #4]
 80062c4:	7812      	ldrb	r2, [r2, #0]
 80062c6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80062c8:	4a04      	ldr	r2, [pc, #16]	@ (80062dc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80062ca:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80062cc:	6113      	str	r3, [r2, #16]
}
 80062ce:	bf00      	nop
 80062d0:	370c      	adds	r7, #12
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr
 80062da:	bf00      	nop
 80062dc:	e000ed90 	.word	0xe000ed90

080062e0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b082      	sub	sp, #8
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d101      	bne.n	80062f2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e054      	b.n	800639c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	7f5b      	ldrb	r3, [r3, #29]
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d105      	bne.n	8006308 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f7fb fea0 	bl	8002048 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2202      	movs	r2, #2
 800630c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	791b      	ldrb	r3, [r3, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d10c      	bne.n	8006330 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a22      	ldr	r2, [pc, #136]	@ (80063a4 <HAL_CRC_Init+0xc4>)
 800631c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	689a      	ldr	r2, [r3, #8]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f022 0218 	bic.w	r2, r2, #24
 800632c:	609a      	str	r2, [r3, #8]
 800632e:	e00c      	b.n	800634a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6899      	ldr	r1, [r3, #8]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	461a      	mov	r2, r3
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f000 f834 	bl	80063a8 <HAL_CRCEx_Polynomial_Set>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d001      	beq.n	800634a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	e028      	b.n	800639c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	795b      	ldrb	r3, [r3, #5]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d105      	bne.n	800635e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800635a:	611a      	str	r2, [r3, #16]
 800635c:	e004      	b.n	8006368 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	6912      	ldr	r2, [r2, #16]
 8006366:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	695a      	ldr	r2, [r3, #20]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	430a      	orrs	r2, r1
 800637c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	699a      	ldr	r2, [r3, #24]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	430a      	orrs	r2, r1
 8006392:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800639a:	2300      	movs	r3, #0
}
 800639c:	4618      	mov	r0, r3
 800639e:	3708      	adds	r7, #8
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}
 80063a4:	04c11db7 	.word	0x04c11db7

080063a8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b087      	sub	sp, #28
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	60f8      	str	r0, [r7, #12]
 80063b0:	60b9      	str	r1, [r7, #8]
 80063b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063b4:	2300      	movs	r3, #0
 80063b6:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80063b8:	231f      	movs	r3, #31
 80063ba:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	f003 0301 	and.w	r3, r3, #1
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d102      	bne.n	80063cc <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
 80063c8:	75fb      	strb	r3, [r7, #23]
 80063ca:	e063      	b.n	8006494 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80063cc:	bf00      	nop
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	1e5a      	subs	r2, r3, #1
 80063d2:	613a      	str	r2, [r7, #16]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d009      	beq.n	80063ec <HAL_CRCEx_Polynomial_Set+0x44>
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	f003 031f 	and.w	r3, r3, #31
 80063de:	68ba      	ldr	r2, [r7, #8]
 80063e0:	fa22 f303 	lsr.w	r3, r2, r3
 80063e4:	f003 0301 	and.w	r3, r3, #1
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d0f0      	beq.n	80063ce <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2b18      	cmp	r3, #24
 80063f0:	d846      	bhi.n	8006480 <HAL_CRCEx_Polynomial_Set+0xd8>
 80063f2:	a201      	add	r2, pc, #4	@ (adr r2, 80063f8 <HAL_CRCEx_Polynomial_Set+0x50>)
 80063f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063f8:	08006487 	.word	0x08006487
 80063fc:	08006481 	.word	0x08006481
 8006400:	08006481 	.word	0x08006481
 8006404:	08006481 	.word	0x08006481
 8006408:	08006481 	.word	0x08006481
 800640c:	08006481 	.word	0x08006481
 8006410:	08006481 	.word	0x08006481
 8006414:	08006481 	.word	0x08006481
 8006418:	08006475 	.word	0x08006475
 800641c:	08006481 	.word	0x08006481
 8006420:	08006481 	.word	0x08006481
 8006424:	08006481 	.word	0x08006481
 8006428:	08006481 	.word	0x08006481
 800642c:	08006481 	.word	0x08006481
 8006430:	08006481 	.word	0x08006481
 8006434:	08006481 	.word	0x08006481
 8006438:	08006469 	.word	0x08006469
 800643c:	08006481 	.word	0x08006481
 8006440:	08006481 	.word	0x08006481
 8006444:	08006481 	.word	0x08006481
 8006448:	08006481 	.word	0x08006481
 800644c:	08006481 	.word	0x08006481
 8006450:	08006481 	.word	0x08006481
 8006454:	08006481 	.word	0x08006481
 8006458:	0800645d 	.word	0x0800645d
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	2b06      	cmp	r3, #6
 8006460:	d913      	bls.n	800648a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8006466:	e010      	b.n	800648a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	2b07      	cmp	r3, #7
 800646c:	d90f      	bls.n	800648e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8006472:	e00c      	b.n	800648e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	2b0f      	cmp	r3, #15
 8006478:	d90b      	bls.n	8006492 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800647e:	e008      	b.n	8006492 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	75fb      	strb	r3, [r7, #23]
        break;
 8006484:	e006      	b.n	8006494 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006486:	bf00      	nop
 8006488:	e004      	b.n	8006494 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800648a:	bf00      	nop
 800648c:	e002      	b.n	8006494 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800648e:	bf00      	nop
 8006490:	e000      	b.n	8006494 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006492:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8006494:	7dfb      	ldrb	r3, [r7, #23]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d10d      	bne.n	80064b6 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68ba      	ldr	r2, [r7, #8]
 80064a0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f023 0118 	bic.w	r1, r3, #24
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	430a      	orrs	r2, r1
 80064b4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80064b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	371c      	adds	r7, #28
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b082      	sub	sp, #8
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d101      	bne.n	80064d6 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	e069      	b.n	80065aa <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d102      	bne.n	80064e8 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f7fb fdd0 	bl	8002088 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2202      	movs	r2, #2
 80064ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	699b      	ldr	r3, [r3, #24]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d002      	beq.n	80064fe <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	6819      	ldr	r1, [r3, #0]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	4b2a      	ldr	r3, [pc, #168]	@ (80065b4 <HAL_DCMI_Init+0xf0>)
 800650a:	400b      	ands	r3, r1
 800650c:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	6819      	ldr	r1, [r3, #0]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685a      	ldr	r2, [r3, #4]
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	695b      	ldr	r3, [r3, #20]
 800651c:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006522:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	691b      	ldr	r3, [r3, #16]
 8006528:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800652e:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	699b      	ldr	r3, [r3, #24]
 8006534:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800653a:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006540:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006546:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800654c:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006552:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	430a      	orrs	r2, r1
 800655a:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	2b10      	cmp	r3, #16
 8006562:	d112      	bne.n	800658a <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	7f1b      	ldrb	r3, [r3, #28]
 8006568:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	7f5b      	ldrb	r3, [r3, #29]
 800656e:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006570:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	7f9b      	ldrb	r3, [r3, #30]
 8006576:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8006578:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	7fdb      	ldrb	r3, [r3, #31]
 8006580:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8006586:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006588:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68da      	ldr	r2, [r3, #12]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f042 021e 	orr.w	r2, r2, #30
 8006598:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2200      	movs	r2, #0
 800659e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3708      	adds	r7, #8
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	ffe0f007 	.word	0xffe0f007

080065b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b086      	sub	sp, #24
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80065c0:	2300      	movs	r3, #0
 80065c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80065c4:	f7ff fa6a 	bl	8005a9c <HAL_GetTick>
 80065c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d101      	bne.n	80065d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	e099      	b.n	8006708 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2202      	movs	r2, #2
 80065d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2200      	movs	r2, #0
 80065e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f022 0201 	bic.w	r2, r2, #1
 80065f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80065f4:	e00f      	b.n	8006616 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80065f6:	f7ff fa51 	bl	8005a9c <HAL_GetTick>
 80065fa:	4602      	mov	r2, r0
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	1ad3      	subs	r3, r2, r3
 8006600:	2b05      	cmp	r3, #5
 8006602:	d908      	bls.n	8006616 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2220      	movs	r2, #32
 8006608:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2203      	movs	r2, #3
 800660e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	e078      	b.n	8006708 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f003 0301 	and.w	r3, r3, #1
 8006620:	2b00      	cmp	r3, #0
 8006622:	d1e8      	bne.n	80065f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800662c:	697a      	ldr	r2, [r7, #20]
 800662e:	4b38      	ldr	r3, [pc, #224]	@ (8006710 <HAL_DMA_Init+0x158>)
 8006630:	4013      	ands	r3, r2
 8006632:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	685a      	ldr	r2, [r3, #4]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006642:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800664e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	699b      	ldr	r3, [r3, #24]
 8006654:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800665a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6a1b      	ldr	r3, [r3, #32]
 8006660:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006662:	697a      	ldr	r2, [r7, #20]
 8006664:	4313      	orrs	r3, r2
 8006666:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666c:	2b04      	cmp	r3, #4
 800666e:	d107      	bne.n	8006680 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006678:	4313      	orrs	r3, r2
 800667a:	697a      	ldr	r2, [r7, #20]
 800667c:	4313      	orrs	r3, r2
 800667e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	697a      	ldr	r2, [r7, #20]
 8006686:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	695b      	ldr	r3, [r3, #20]
 800668e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	f023 0307 	bic.w	r3, r3, #7
 8006696:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800669c:	697a      	ldr	r2, [r7, #20]
 800669e:	4313      	orrs	r3, r2
 80066a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a6:	2b04      	cmp	r3, #4
 80066a8:	d117      	bne.n	80066da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ae:	697a      	ldr	r2, [r7, #20]
 80066b0:	4313      	orrs	r3, r2
 80066b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d00e      	beq.n	80066da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f000 fae1 	bl	8006c84 <DMA_CheckFifoParam>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d008      	beq.n	80066da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2240      	movs	r2, #64	@ 0x40
 80066cc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80066d6:	2301      	movs	r3, #1
 80066d8:	e016      	b.n	8006708 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	697a      	ldr	r2, [r7, #20]
 80066e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 fa98 	bl	8006c18 <DMA_CalcBaseAndBitshift>
 80066e8:	4603      	mov	r3, r0
 80066ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066f0:	223f      	movs	r2, #63	@ 0x3f
 80066f2:	409a      	lsls	r2, r3
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006706:	2300      	movs	r3, #0
}
 8006708:	4618      	mov	r0, r3
 800670a:	3718      	adds	r7, #24
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}
 8006710:	f010803f 	.word	0xf010803f

08006714 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d101      	bne.n	8006726 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	e050      	b.n	80067c8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800672c:	b2db      	uxtb	r3, r3
 800672e:	2b02      	cmp	r3, #2
 8006730:	d101      	bne.n	8006736 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8006732:	2302      	movs	r3, #2
 8006734:	e048      	b.n	80067c8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f022 0201 	bic.w	r2, r2, #1
 8006744:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	2200      	movs	r2, #0
 800674c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2200      	movs	r2, #0
 8006754:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	2200      	movs	r2, #0
 800675c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2200      	movs	r2, #0
 8006764:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	2200      	movs	r2, #0
 800676c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	2221      	movs	r2, #33	@ 0x21
 8006774:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 fa4e 	bl	8006c18 <DMA_CalcBaseAndBitshift>
 800677c:	4603      	mov	r3, r0
 800677e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006784:	223f      	movs	r2, #63	@ 0x3f
 8006786:	409a      	lsls	r2, r3
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2200      	movs	r2, #0
 80067a2:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2200      	movs	r2, #0
 80067c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80067c6:	2300      	movs	r3, #0
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3710      	adds	r7, #16
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b086      	sub	sp, #24
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	607a      	str	r2, [r7, #4]
 80067dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067de:	2300      	movs	r3, #0
 80067e0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067e6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d101      	bne.n	80067f6 <HAL_DMA_Start_IT+0x26>
 80067f2:	2302      	movs	r3, #2
 80067f4:	e048      	b.n	8006888 <HAL_DMA_Start_IT+0xb8>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2201      	movs	r2, #1
 80067fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006804:	b2db      	uxtb	r3, r3
 8006806:	2b01      	cmp	r3, #1
 8006808:	d137      	bne.n	800687a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2202      	movs	r2, #2
 800680e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2200      	movs	r2, #0
 8006816:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	68b9      	ldr	r1, [r7, #8]
 800681e:	68f8      	ldr	r0, [r7, #12]
 8006820:	f000 f9cc 	bl	8006bbc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006828:	223f      	movs	r2, #63	@ 0x3f
 800682a:	409a      	lsls	r2, r3
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f042 0216 	orr.w	r2, r2, #22
 800683e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	695a      	ldr	r2, [r3, #20]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800684e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006854:	2b00      	cmp	r3, #0
 8006856:	d007      	beq.n	8006868 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f042 0208 	orr.w	r2, r2, #8
 8006866:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f042 0201 	orr.w	r2, r2, #1
 8006876:	601a      	str	r2, [r3, #0]
 8006878:	e005      	b.n	8006886 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2200      	movs	r2, #0
 800687e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006882:	2302      	movs	r3, #2
 8006884:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006886:	7dfb      	ldrb	r3, [r7, #23]
}
 8006888:	4618      	mov	r0, r3
 800688a:	3718      	adds	r7, #24
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}

08006890 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b086      	sub	sp, #24
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8006898:	2300      	movs	r3, #0
 800689a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800689c:	4b8e      	ldr	r3, [pc, #568]	@ (8006ad8 <HAL_DMA_IRQHandler+0x248>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a8e      	ldr	r2, [pc, #568]	@ (8006adc <HAL_DMA_IRQHandler+0x24c>)
 80068a2:	fba2 2303 	umull	r2, r3, r2, r3
 80068a6:	0a9b      	lsrs	r3, r3, #10
 80068a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068ba:	2208      	movs	r2, #8
 80068bc:	409a      	lsls	r2, r3
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	4013      	ands	r3, r2
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d01a      	beq.n	80068fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f003 0304 	and.w	r3, r3, #4
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d013      	beq.n	80068fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f022 0204 	bic.w	r2, r2, #4
 80068e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068e8:	2208      	movs	r2, #8
 80068ea:	409a      	lsls	r2, r3
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068f4:	f043 0201 	orr.w	r2, r3, #1
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006900:	2201      	movs	r2, #1
 8006902:	409a      	lsls	r2, r3
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	4013      	ands	r3, r2
 8006908:	2b00      	cmp	r3, #0
 800690a:	d012      	beq.n	8006932 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	695b      	ldr	r3, [r3, #20]
 8006912:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006916:	2b00      	cmp	r3, #0
 8006918:	d00b      	beq.n	8006932 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800691e:	2201      	movs	r2, #1
 8006920:	409a      	lsls	r2, r3
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800692a:	f043 0202 	orr.w	r2, r3, #2
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006936:	2204      	movs	r2, #4
 8006938:	409a      	lsls	r2, r3
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	4013      	ands	r3, r2
 800693e:	2b00      	cmp	r3, #0
 8006940:	d012      	beq.n	8006968 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f003 0302 	and.w	r3, r3, #2
 800694c:	2b00      	cmp	r3, #0
 800694e:	d00b      	beq.n	8006968 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006954:	2204      	movs	r2, #4
 8006956:	409a      	lsls	r2, r3
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006960:	f043 0204 	orr.w	r2, r3, #4
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800696c:	2210      	movs	r2, #16
 800696e:	409a      	lsls	r2, r3
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	4013      	ands	r3, r2
 8006974:	2b00      	cmp	r3, #0
 8006976:	d043      	beq.n	8006a00 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f003 0308 	and.w	r3, r3, #8
 8006982:	2b00      	cmp	r3, #0
 8006984:	d03c      	beq.n	8006a00 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800698a:	2210      	movs	r2, #16
 800698c:	409a      	lsls	r2, r3
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800699c:	2b00      	cmp	r3, #0
 800699e:	d018      	beq.n	80069d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d108      	bne.n	80069c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d024      	beq.n	8006a00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	4798      	blx	r3
 80069be:	e01f      	b.n	8006a00 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d01b      	beq.n	8006a00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	4798      	blx	r3
 80069d0:	e016      	b.n	8006a00 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d107      	bne.n	80069f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f022 0208 	bic.w	r2, r2, #8
 80069ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d003      	beq.n	8006a00 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a04:	2220      	movs	r2, #32
 8006a06:	409a      	lsls	r2, r3
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	4013      	ands	r3, r2
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	f000 808f 	beq.w	8006b30 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 0310 	and.w	r3, r3, #16
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	f000 8087 	beq.w	8006b30 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a26:	2220      	movs	r2, #32
 8006a28:	409a      	lsls	r2, r3
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	2b05      	cmp	r3, #5
 8006a38:	d136      	bne.n	8006aa8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f022 0216 	bic.w	r2, r2, #22
 8006a48:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	695a      	ldr	r2, [r3, #20]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a58:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d103      	bne.n	8006a6a <HAL_DMA_IRQHandler+0x1da>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d007      	beq.n	8006a7a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	681a      	ldr	r2, [r3, #0]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f022 0208 	bic.w	r2, r2, #8
 8006a78:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a7e:	223f      	movs	r2, #63	@ 0x3f
 8006a80:	409a      	lsls	r2, r3
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2201      	movs	r2, #1
 8006a8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d07e      	beq.n	8006b9c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	4798      	blx	r3
        }
        return;
 8006aa6:	e079      	b.n	8006b9c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d01d      	beq.n	8006af2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d10d      	bne.n	8006ae0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d031      	beq.n	8006b30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	4798      	blx	r3
 8006ad4:	e02c      	b.n	8006b30 <HAL_DMA_IRQHandler+0x2a0>
 8006ad6:	bf00      	nop
 8006ad8:	20012000 	.word	0x20012000
 8006adc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d023      	beq.n	8006b30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	4798      	blx	r3
 8006af0:	e01e      	b.n	8006b30 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d10f      	bne.n	8006b20 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f022 0210 	bic.w	r2, r2, #16
 8006b0e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2201      	movs	r2, #1
 8006b14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d003      	beq.n	8006b30 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d032      	beq.n	8006b9e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b3c:	f003 0301 	and.w	r3, r3, #1
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d022      	beq.n	8006b8a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2205      	movs	r2, #5
 8006b48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f022 0201 	bic.w	r2, r2, #1
 8006b5a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	3301      	adds	r3, #1
 8006b60:	60bb      	str	r3, [r7, #8]
 8006b62:	697a      	ldr	r2, [r7, #20]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d307      	bcc.n	8006b78 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f003 0301 	and.w	r3, r3, #1
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d1f2      	bne.n	8006b5c <HAL_DMA_IRQHandler+0x2cc>
 8006b76:	e000      	b.n	8006b7a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006b78:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2200      	movs	r2, #0
 8006b86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d005      	beq.n	8006b9e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	4798      	blx	r3
 8006b9a:	e000      	b.n	8006b9e <HAL_DMA_IRQHandler+0x30e>
        return;
 8006b9c:	bf00      	nop
    }
  }
}
 8006b9e:	3718      	adds	r7, #24
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b083      	sub	sp, #12
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	370c      	adds	r7, #12
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr

08006bbc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b085      	sub	sp, #20
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	60b9      	str	r1, [r7, #8]
 8006bc6:	607a      	str	r2, [r7, #4]
 8006bc8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006bd8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	683a      	ldr	r2, [r7, #0]
 8006be0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	2b40      	cmp	r3, #64	@ 0x40
 8006be8:	d108      	bne.n	8006bfc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	68ba      	ldr	r2, [r7, #8]
 8006bf8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006bfa:	e007      	b.n	8006c0c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68ba      	ldr	r2, [r7, #8]
 8006c02:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	60da      	str	r2, [r3, #12]
}
 8006c0c:	bf00      	nop
 8006c0e:	3714      	adds	r7, #20
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr

08006c18 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b085      	sub	sp, #20
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	3b10      	subs	r3, #16
 8006c28:	4a13      	ldr	r2, [pc, #76]	@ (8006c78 <DMA_CalcBaseAndBitshift+0x60>)
 8006c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c2e:	091b      	lsrs	r3, r3, #4
 8006c30:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006c32:	4a12      	ldr	r2, [pc, #72]	@ (8006c7c <DMA_CalcBaseAndBitshift+0x64>)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	4413      	add	r3, r2
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2b03      	cmp	r3, #3
 8006c44:	d908      	bls.n	8006c58 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8006c80 <DMA_CalcBaseAndBitshift+0x68>)
 8006c4e:	4013      	ands	r3, r2
 8006c50:	1d1a      	adds	r2, r3, #4
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	659a      	str	r2, [r3, #88]	@ 0x58
 8006c56:	e006      	b.n	8006c66 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	4b08      	ldr	r3, [pc, #32]	@ (8006c80 <DMA_CalcBaseAndBitshift+0x68>)
 8006c60:	4013      	ands	r3, r2
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3714      	adds	r7, #20
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c74:	4770      	bx	lr
 8006c76:	bf00      	nop
 8006c78:	aaaaaaab 	.word	0xaaaaaaab
 8006c7c:	08018940 	.word	0x08018940
 8006c80:	fffffc00 	.word	0xfffffc00

08006c84 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c94:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	699b      	ldr	r3, [r3, #24]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d11f      	bne.n	8006cde <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	2b03      	cmp	r3, #3
 8006ca2:	d856      	bhi.n	8006d52 <DMA_CheckFifoParam+0xce>
 8006ca4:	a201      	add	r2, pc, #4	@ (adr r2, 8006cac <DMA_CheckFifoParam+0x28>)
 8006ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006caa:	bf00      	nop
 8006cac:	08006cbd 	.word	0x08006cbd
 8006cb0:	08006ccf 	.word	0x08006ccf
 8006cb4:	08006cbd 	.word	0x08006cbd
 8006cb8:	08006d53 	.word	0x08006d53
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d046      	beq.n	8006d56 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006ccc:	e043      	b.n	8006d56 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cd2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006cd6:	d140      	bne.n	8006d5a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006cdc:	e03d      	b.n	8006d5a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	699b      	ldr	r3, [r3, #24]
 8006ce2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ce6:	d121      	bne.n	8006d2c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	2b03      	cmp	r3, #3
 8006cec:	d837      	bhi.n	8006d5e <DMA_CheckFifoParam+0xda>
 8006cee:	a201      	add	r2, pc, #4	@ (adr r2, 8006cf4 <DMA_CheckFifoParam+0x70>)
 8006cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf4:	08006d05 	.word	0x08006d05
 8006cf8:	08006d0b 	.word	0x08006d0b
 8006cfc:	08006d05 	.word	0x08006d05
 8006d00:	08006d1d 	.word	0x08006d1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006d04:	2301      	movs	r3, #1
 8006d06:	73fb      	strb	r3, [r7, #15]
      break;
 8006d08:	e030      	b.n	8006d6c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d025      	beq.n	8006d62 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d1a:	e022      	b.n	8006d62 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d20:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006d24:	d11f      	bne.n	8006d66 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006d2a:	e01c      	b.n	8006d66 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	2b02      	cmp	r3, #2
 8006d30:	d903      	bls.n	8006d3a <DMA_CheckFifoParam+0xb6>
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	2b03      	cmp	r3, #3
 8006d36:	d003      	beq.n	8006d40 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006d38:	e018      	b.n	8006d6c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	73fb      	strb	r3, [r7, #15]
      break;
 8006d3e:	e015      	b.n	8006d6c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d00e      	beq.n	8006d6a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	73fb      	strb	r3, [r7, #15]
      break;
 8006d50:	e00b      	b.n	8006d6a <DMA_CheckFifoParam+0xe6>
      break;
 8006d52:	bf00      	nop
 8006d54:	e00a      	b.n	8006d6c <DMA_CheckFifoParam+0xe8>
      break;
 8006d56:	bf00      	nop
 8006d58:	e008      	b.n	8006d6c <DMA_CheckFifoParam+0xe8>
      break;
 8006d5a:	bf00      	nop
 8006d5c:	e006      	b.n	8006d6c <DMA_CheckFifoParam+0xe8>
      break;
 8006d5e:	bf00      	nop
 8006d60:	e004      	b.n	8006d6c <DMA_CheckFifoParam+0xe8>
      break;
 8006d62:	bf00      	nop
 8006d64:	e002      	b.n	8006d6c <DMA_CheckFifoParam+0xe8>
      break;   
 8006d66:	bf00      	nop
 8006d68:	e000      	b.n	8006d6c <DMA_CheckFifoParam+0xe8>
      break;
 8006d6a:	bf00      	nop
    }
  } 
  
  return status; 
 8006d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3714      	adds	r7, #20
 8006d72:	46bd      	mov	sp, r7
 8006d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d78:	4770      	bx	lr
 8006d7a:	bf00      	nop

08006d7c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b082      	sub	sp, #8
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d101      	bne.n	8006d8e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e039      	b.n	8006e02 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d106      	bne.n	8006da8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f7fb fa2e 	bl	8002204 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2202      	movs	r2, #2
 8006dac:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	685a      	ldr	r2, [r3, #4]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	430a      	orrs	r2, r1
 8006dc4:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dcc:	f023 0107 	bic.w	r1, r3, #7
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	689a      	ldr	r2, [r3, #8]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	430a      	orrs	r2, r1
 8006dda:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006de2:	4b0a      	ldr	r3, [pc, #40]	@ (8006e0c <HAL_DMA2D_Init+0x90>)
 8006de4:	4013      	ands	r3, r2
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	68d1      	ldr	r1, [r2, #12]
 8006dea:	687a      	ldr	r2, [r7, #4]
 8006dec:	6812      	ldr	r2, [r2, #0]
 8006dee:	430b      	orrs	r3, r1
 8006df0:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2200      	movs	r2, #0
 8006df6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8006e00:	2300      	movs	r3, #0
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3708      	adds	r7, #8
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	bf00      	nop
 8006e0c:	ffffc000 	.word	0xffffc000

08006e10 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b086      	sub	sp, #24
 8006e14:	af02      	add	r7, sp, #8
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	607a      	str	r2, [r7, #4]
 8006e1c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	d101      	bne.n	8006e2c <HAL_DMA2D_Start+0x1c>
 8006e28:	2302      	movs	r3, #2
 8006e2a:	e018      	b.n	8006e5e <HAL_DMA2D_Start+0x4e>
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2202      	movs	r2, #2
 8006e38:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8006e3c:	69bb      	ldr	r3, [r7, #24]
 8006e3e:	9300      	str	r3, [sp, #0]
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	68b9      	ldr	r1, [r7, #8]
 8006e46:	68f8      	ldr	r0, [r7, #12]
 8006e48:	f000 fa98 	bl	800737c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f042 0201 	orr.w	r2, r2, #1
 8006e5a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8006e5c:	2300      	movs	r3, #0
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3710      	adds	r7, #16
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}

08006e66 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8006e66:	b580      	push	{r7, lr}
 8006e68:	b086      	sub	sp, #24
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
 8006e6e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8006e70:	2300      	movs	r3, #0
 8006e72:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f003 0301 	and.w	r3, r3, #1
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d056      	beq.n	8006f30 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e82:	f7fe fe0b 	bl	8005a9c <HAL_GetTick>
 8006e86:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8006e88:	e04b      	b.n	8006f22 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d023      	beq.n	8006ee4 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f003 0320 	and.w	r3, r3, #32
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d005      	beq.n	8006eb2 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eaa:	f043 0202 	orr.w	r2, r3, #2
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	f003 0301 	and.w	r3, r3, #1
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d005      	beq.n	8006ec8 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ec0:	f043 0201 	orr.w	r2, r3, #1
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	2221      	movs	r2, #33	@ 0x21
 8006ece:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2204      	movs	r2, #4
 8006ed4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2200      	movs	r2, #0
 8006edc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	e0a5      	b.n	8007030 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006eea:	d01a      	beq.n	8006f22 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006eec:	f7fe fdd6 	bl	8005a9c <HAL_GetTick>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	1ad3      	subs	r3, r2, r3
 8006ef6:	683a      	ldr	r2, [r7, #0]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d302      	bcc.n	8006f02 <HAL_DMA2D_PollForTransfer+0x9c>
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d10f      	bne.n	8006f22 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f06:	f043 0220 	orr.w	r2, r3, #32
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2203      	movs	r2, #3
 8006f12:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8006f1e:	2303      	movs	r3, #3
 8006f20:	e086      	b.n	8007030 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	f003 0302 	and.w	r3, r3, #2
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d0ac      	beq.n	8006e8a <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	69db      	ldr	r3, [r3, #28]
 8006f36:	f003 0320 	and.w	r3, r3, #32
 8006f3a:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f42:	f003 0320 	and.w	r3, r3, #32
 8006f46:	693a      	ldr	r2, [r7, #16]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d061      	beq.n	8007016 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f52:	f7fe fda3 	bl	8005a9c <HAL_GetTick>
 8006f56:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006f58:	e056      	b.n	8007008 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d02e      	beq.n	8006fca <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f003 0308 	and.w	r3, r3, #8
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d005      	beq.n	8006f82 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f7a:	f043 0204 	orr.w	r2, r3, #4
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f003 0320 	and.w	r3, r3, #32
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d005      	beq.n	8006f98 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f90:	f043 0202 	orr.w	r2, r3, #2
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f003 0301 	and.w	r3, r3, #1
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d005      	beq.n	8006fae <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fa6:	f043 0201 	orr.w	r2, r3, #1
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	2229      	movs	r2, #41	@ 0x29
 8006fb4:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2204      	movs	r2, #4
 8006fba:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e032      	b.n	8007030 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006fd0:	d01a      	beq.n	8007008 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006fd2:	f7fe fd63 	bl	8005a9c <HAL_GetTick>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	1ad3      	subs	r3, r2, r3
 8006fdc:	683a      	ldr	r2, [r7, #0]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d302      	bcc.n	8006fe8 <HAL_DMA2D_PollForTransfer+0x182>
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d10f      	bne.n	8007008 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fec:	f043 0220 	orr.w	r2, r3, #32
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2203      	movs	r2, #3
 8006ff8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8007004:	2303      	movs	r3, #3
 8007006:	e013      	b.n	8007030 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	f003 0310 	and.w	r3, r3, #16
 8007012:	2b00      	cmp	r3, #0
 8007014:	d0a1      	beq.n	8006f5a <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	2212      	movs	r2, #18
 800701c:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2201      	movs	r2, #1
 8007022:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800702e:	2300      	movs	r3, #0
}
 8007030:	4618      	mov	r0, r3
 8007032:	3718      	adds	r7, #24
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f003 0301 	and.w	r3, r3, #1
 8007056:	2b00      	cmp	r3, #0
 8007058:	d026      	beq.n	80070a8 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007060:	2b00      	cmp	r3, #0
 8007062:	d021      	beq.n	80070a8 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007072:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007078:	f043 0201 	orr.w	r2, r3, #1
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	2201      	movs	r2, #1
 8007086:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2204      	movs	r2, #4
 800708c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2200      	movs	r2, #0
 8007094:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	695b      	ldr	r3, [r3, #20]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d003      	beq.n	80070a8 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	695b      	ldr	r3, [r3, #20]
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f003 0320 	and.w	r3, r3, #32
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d026      	beq.n	8007100 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d021      	beq.n	8007100 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80070ca:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2220      	movs	r2, #32
 80070d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070d8:	f043 0202 	orr.w	r2, r3, #2
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2204      	movs	r2, #4
 80070e4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	695b      	ldr	r3, [r3, #20]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d003      	beq.n	8007100 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	695b      	ldr	r3, [r3, #20]
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f003 0308 	and.w	r3, r3, #8
 8007106:	2b00      	cmp	r3, #0
 8007108:	d026      	beq.n	8007158 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007110:	2b00      	cmp	r3, #0
 8007112:	d021      	beq.n	8007158 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681a      	ldr	r2, [r3, #0]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007122:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	2208      	movs	r2, #8
 800712a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007130:	f043 0204 	orr.w	r2, r3, #4
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2204      	movs	r2, #4
 800713c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2200      	movs	r2, #0
 8007144:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	695b      	ldr	r3, [r3, #20]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d003      	beq.n	8007158 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	695b      	ldr	r3, [r3, #20]
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f003 0304 	and.w	r3, r3, #4
 800715e:	2b00      	cmp	r3, #0
 8007160:	d013      	beq.n	800718a <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007168:	2b00      	cmp	r3, #0
 800716a:	d00e      	beq.n	800718a <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	681a      	ldr	r2, [r3, #0]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800717a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	2204      	movs	r2, #4
 8007182:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f000 f853 	bl	8007230 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f003 0302 	and.w	r3, r3, #2
 8007190:	2b00      	cmp	r3, #0
 8007192:	d024      	beq.n	80071de <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800719a:	2b00      	cmp	r3, #0
 800719c:	d01f      	beq.n	80071de <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80071ac:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2202      	movs	r2, #2
 80071b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2201      	movs	r2, #1
 80071c2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d003      	beq.n	80071de <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	691b      	ldr	r3, [r3, #16]
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f003 0310 	and.w	r3, r3, #16
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d01f      	beq.n	8007228 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d01a      	beq.n	8007228 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007200:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2210      	movs	r2, #16
 8007208:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2201      	movs	r2, #1
 8007216:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 f80e 	bl	8007244 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8007228:	bf00      	nop
 800722a:	3710      	adds	r7, #16
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}

08007230 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8007238:	bf00      	nop
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 800724c:	bf00      	nop
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8007258:	b480      	push	{r7}
 800725a:	b087      	sub	sp, #28
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
 8007260:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007270:	2b01      	cmp	r3, #1
 8007272:	d101      	bne.n	8007278 <HAL_DMA2D_ConfigLayer+0x20>
 8007274:	2302      	movs	r3, #2
 8007276:	e079      	b.n	800736c <HAL_DMA2D_ConfigLayer+0x114>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2201      	movs	r2, #1
 800727c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2202      	movs	r2, #2
 8007284:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	011b      	lsls	r3, r3, #4
 800728c:	3318      	adds	r3, #24
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	4413      	add	r3, r2
 8007292:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	685a      	ldr	r2, [r3, #4]
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	041b      	lsls	r3, r3, #16
 800729e:	4313      	orrs	r3, r2
 80072a0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80072a2:	4b35      	ldr	r3, [pc, #212]	@ (8007378 <HAL_DMA2D_ConfigLayer+0x120>)
 80072a4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	2b0a      	cmp	r3, #10
 80072ac:	d003      	beq.n	80072b6 <HAL_DMA2D_ConfigLayer+0x5e>
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	2b09      	cmp	r3, #9
 80072b4:	d107      	bne.n	80072c6 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80072be:	697a      	ldr	r2, [r7, #20]
 80072c0:	4313      	orrs	r3, r2
 80072c2:	617b      	str	r3, [r7, #20]
 80072c4:	e005      	b.n	80072d2 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	061b      	lsls	r3, r3, #24
 80072cc:	697a      	ldr	r2, [r7, #20]
 80072ce:	4313      	orrs	r3, r2
 80072d0:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d120      	bne.n	800731a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	43db      	mvns	r3, r3
 80072e2:	ea02 0103 	and.w	r1, r2, r3
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	697a      	ldr	r2, [r7, #20]
 80072ec:	430a      	orrs	r2, r1
 80072ee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	693a      	ldr	r2, [r7, #16]
 80072f6:	6812      	ldr	r2, [r2, #0]
 80072f8:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	2b0a      	cmp	r3, #10
 8007300:	d003      	beq.n	800730a <HAL_DMA2D_ConfigLayer+0xb2>
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	2b09      	cmp	r3, #9
 8007308:	d127      	bne.n	800735a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	68da      	ldr	r2, [r3, #12]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8007316:	629a      	str	r2, [r3, #40]	@ 0x28
 8007318:	e01f      	b.n	800735a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	69da      	ldr	r2, [r3, #28]
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	43db      	mvns	r3, r3
 8007324:	ea02 0103 	and.w	r1, r2, r3
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	697a      	ldr	r2, [r7, #20]
 800732e:	430a      	orrs	r2, r1
 8007330:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	693a      	ldr	r2, [r7, #16]
 8007338:	6812      	ldr	r2, [r2, #0]
 800733a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	2b0a      	cmp	r3, #10
 8007342:	d003      	beq.n	800734c <HAL_DMA2D_ConfigLayer+0xf4>
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	2b09      	cmp	r3, #9
 800734a:	d106      	bne.n	800735a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	68da      	ldr	r2, [r3, #12]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8007358:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2201      	movs	r2, #1
 800735e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2200      	movs	r2, #0
 8007366:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800736a:	2300      	movs	r3, #0
}
 800736c:	4618      	mov	r0, r3
 800736e:	371c      	adds	r7, #28
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr
 8007378:	ff03000f 	.word	0xff03000f

0800737c <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 800737c:	b480      	push	{r7}
 800737e:	b08b      	sub	sp, #44	@ 0x2c
 8007380:	af00      	add	r7, sp, #0
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	60b9      	str	r1, [r7, #8]
 8007386:	607a      	str	r2, [r7, #4]
 8007388:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007390:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	041a      	lsls	r2, r3, #16
 8007398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800739a:	431a      	orrs	r2, r3
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	430a      	orrs	r2, r1
 80073a2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	687a      	ldr	r2, [r7, #4]
 80073aa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80073b4:	d174      	bne.n	80074a0 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80073bc:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80073c4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80073cc:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d108      	bne.n	80073ee <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80073dc:	69ba      	ldr	r2, [r7, #24]
 80073de:	69fb      	ldr	r3, [r7, #28]
 80073e0:	431a      	orrs	r2, r3
 80073e2:	6a3b      	ldr	r3, [r7, #32]
 80073e4:	4313      	orrs	r3, r2
 80073e6:	697a      	ldr	r2, [r7, #20]
 80073e8:	4313      	orrs	r3, r2
 80073ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80073ec:	e053      	b.n	8007496 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d106      	bne.n	8007404 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80073f6:	69ba      	ldr	r2, [r7, #24]
 80073f8:	69fb      	ldr	r3, [r7, #28]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	697a      	ldr	r2, [r7, #20]
 80073fe:	4313      	orrs	r3, r2
 8007400:	627b      	str	r3, [r7, #36]	@ 0x24
 8007402:	e048      	b.n	8007496 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	2b02      	cmp	r3, #2
 800740a:	d111      	bne.n	8007430 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 800740c:	69fb      	ldr	r3, [r7, #28]
 800740e:	0cdb      	lsrs	r3, r3, #19
 8007410:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	0a9b      	lsrs	r3, r3, #10
 8007416:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	08db      	lsrs	r3, r3, #3
 800741c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800741e:	69bb      	ldr	r3, [r7, #24]
 8007420:	015a      	lsls	r2, r3, #5
 8007422:	69fb      	ldr	r3, [r7, #28]
 8007424:	02db      	lsls	r3, r3, #11
 8007426:	4313      	orrs	r3, r2
 8007428:	697a      	ldr	r2, [r7, #20]
 800742a:	4313      	orrs	r3, r2
 800742c:	627b      	str	r3, [r7, #36]	@ 0x24
 800742e:	e032      	b.n	8007496 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	2b03      	cmp	r3, #3
 8007436:	d117      	bne.n	8007468 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8007438:	6a3b      	ldr	r3, [r7, #32]
 800743a:	0fdb      	lsrs	r3, r3, #31
 800743c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800743e:	69fb      	ldr	r3, [r7, #28]
 8007440:	0cdb      	lsrs	r3, r3, #19
 8007442:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8007444:	69bb      	ldr	r3, [r7, #24]
 8007446:	0adb      	lsrs	r3, r3, #11
 8007448:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800744a:	697b      	ldr	r3, [r7, #20]
 800744c:	08db      	lsrs	r3, r3, #3
 800744e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8007450:	69bb      	ldr	r3, [r7, #24]
 8007452:	015a      	lsls	r2, r3, #5
 8007454:	69fb      	ldr	r3, [r7, #28]
 8007456:	029b      	lsls	r3, r3, #10
 8007458:	431a      	orrs	r2, r3
 800745a:	6a3b      	ldr	r3, [r7, #32]
 800745c:	03db      	lsls	r3, r3, #15
 800745e:	4313      	orrs	r3, r2
 8007460:	697a      	ldr	r2, [r7, #20]
 8007462:	4313      	orrs	r3, r2
 8007464:	627b      	str	r3, [r7, #36]	@ 0x24
 8007466:	e016      	b.n	8007496 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8007468:	6a3b      	ldr	r3, [r7, #32]
 800746a:	0f1b      	lsrs	r3, r3, #28
 800746c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	0d1b      	lsrs	r3, r3, #20
 8007472:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8007474:	69bb      	ldr	r3, [r7, #24]
 8007476:	0b1b      	lsrs	r3, r3, #12
 8007478:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	091b      	lsrs	r3, r3, #4
 800747e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8007480:	69bb      	ldr	r3, [r7, #24]
 8007482:	011a      	lsls	r2, r3, #4
 8007484:	69fb      	ldr	r3, [r7, #28]
 8007486:	021b      	lsls	r3, r3, #8
 8007488:	431a      	orrs	r2, r3
 800748a:	6a3b      	ldr	r3, [r7, #32]
 800748c:	031b      	lsls	r3, r3, #12
 800748e:	4313      	orrs	r3, r2
 8007490:	697a      	ldr	r2, [r7, #20]
 8007492:	4313      	orrs	r3, r2
 8007494:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800749c:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800749e:	e003      	b.n	80074a8 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	68ba      	ldr	r2, [r7, #8]
 80074a6:	60da      	str	r2, [r3, #12]
}
 80074a8:	bf00      	nop
 80074aa:	372c      	adds	r7, #44	@ 0x2c
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr

080074b4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b084      	sub	sp, #16
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e086      	b.n	80075d4 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d106      	bne.n	80074de <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2220      	movs	r2, #32
 80074d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f7fa feb9 	bl	8002250 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80074de:	4b3f      	ldr	r3, [pc, #252]	@ (80075dc <HAL_ETH_Init+0x128>)
 80074e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074e2:	4a3e      	ldr	r2, [pc, #248]	@ (80075dc <HAL_ETH_Init+0x128>)
 80074e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80074e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80074ea:	4b3c      	ldr	r3, [pc, #240]	@ (80075dc <HAL_ETH_Init+0x128>)
 80074ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80074f2:	60bb      	str	r3, [r7, #8]
 80074f4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80074f6:	4b3a      	ldr	r3, [pc, #232]	@ (80075e0 <HAL_ETH_Init+0x12c>)
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	4a39      	ldr	r2, [pc, #228]	@ (80075e0 <HAL_ETH_Init+0x12c>)
 80074fc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007500:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8007502:	4b37      	ldr	r3, [pc, #220]	@ (80075e0 <HAL_ETH_Init+0x12c>)
 8007504:	685a      	ldr	r2, [r3, #4]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	4935      	ldr	r1, [pc, #212]	@ (80075e0 <HAL_ETH_Init+0x12c>)
 800750c:	4313      	orrs	r3, r2
 800750e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8007510:	4b33      	ldr	r3, [pc, #204]	@ (80075e0 <HAL_ETH_Init+0x12c>)
 8007512:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	6812      	ldr	r2, [r2, #0]
 8007522:	f043 0301 	orr.w	r3, r3, #1
 8007526:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800752a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800752c:	f7fe fab6 	bl	8005a9c <HAL_GetTick>
 8007530:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8007532:	e011      	b.n	8007558 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8007534:	f7fe fab2 	bl	8005a9c <HAL_GetTick>
 8007538:	4602      	mov	r2, r0
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	1ad3      	subs	r3, r2, r3
 800753e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8007542:	d909      	bls.n	8007558 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2204      	movs	r2, #4
 8007548:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	22e0      	movs	r2, #224	@ 0xe0
 8007550:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8007554:	2301      	movs	r3, #1
 8007556:	e03d      	b.n	80075d4 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f003 0301 	and.w	r3, r3, #1
 8007566:	2b00      	cmp	r3, #0
 8007568:	d1e4      	bne.n	8007534 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f000 f97a 	bl	8007864 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f000 fa25 	bl	80079c0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 fa7b 	bl	8007a72 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	461a      	mov	r2, r3
 8007582:	2100      	movs	r1, #0
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f000 f9e3 	bl	8007950 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8007598:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	4b0f      	ldr	r3, [pc, #60]	@ (80075e4 <HAL_ETH_Init+0x130>)
 80075a8:	430b      	orrs	r3, r1
 80075aa:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80075be:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2200      	movs	r2, #0
 80075c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2210      	movs	r2, #16
 80075ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80075d2:	2300      	movs	r3, #0
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3710      	adds	r7, #16
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}
 80075dc:	40023800 	.word	0x40023800
 80075e0:	40013800 	.word	0x40013800
 80075e4:	00020060 	.word	0x00020060

080075e8 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b084      	sub	sp, #16
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
 80075f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80075fa:	68fa      	ldr	r2, [r7, #12]
 80075fc:	4b53      	ldr	r3, [pc, #332]	@ (800774c <ETH_SetMACConfig+0x164>)
 80075fe:	4013      	ands	r3, r2
 8007600:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	7b9b      	ldrb	r3, [r3, #14]
 8007606:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8007608:	683a      	ldr	r2, [r7, #0]
 800760a:	7c12      	ldrb	r2, [r2, #16]
 800760c:	2a00      	cmp	r2, #0
 800760e:	d102      	bne.n	8007616 <ETH_SetMACConfig+0x2e>
 8007610:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8007614:	e000      	b.n	8007618 <ETH_SetMACConfig+0x30>
 8007616:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8007618:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800761a:	683a      	ldr	r2, [r7, #0]
 800761c:	7c52      	ldrb	r2, [r2, #17]
 800761e:	2a00      	cmp	r2, #0
 8007620:	d102      	bne.n	8007628 <ETH_SetMACConfig+0x40>
 8007622:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8007626:	e000      	b.n	800762a <ETH_SetMACConfig+0x42>
 8007628:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800762a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8007630:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	7fdb      	ldrb	r3, [r3, #31]
 8007636:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8007638:	431a      	orrs	r2, r3
                        macconf->Speed |
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800763e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8007640:	683a      	ldr	r2, [r7, #0]
 8007642:	7f92      	ldrb	r2, [r2, #30]
 8007644:	2a00      	cmp	r2, #0
 8007646:	d102      	bne.n	800764e <ETH_SetMACConfig+0x66>
 8007648:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800764c:	e000      	b.n	8007650 <ETH_SetMACConfig+0x68>
 800764e:	2200      	movs	r2, #0
                        macconf->Speed |
 8007650:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	7f1b      	ldrb	r3, [r3, #28]
 8007656:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8007658:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800765e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	791b      	ldrb	r3, [r3, #4]
 8007664:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8007666:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8007668:	683a      	ldr	r2, [r7, #0]
 800766a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800766e:	2a00      	cmp	r2, #0
 8007670:	d102      	bne.n	8007678 <ETH_SetMACConfig+0x90>
 8007672:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007676:	e000      	b.n	800767a <ETH_SetMACConfig+0x92>
 8007678:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800767a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	7bdb      	ldrb	r3, [r3, #15]
 8007680:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8007682:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8007688:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007690:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8007692:	4313      	orrs	r3, r2
 8007694:	68fa      	ldr	r2, [r7, #12]
 8007696:	4313      	orrs	r3, r2
 8007698:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	68fa      	ldr	r2, [r7, #12]
 80076a0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80076aa:	2001      	movs	r0, #1
 80076ac:	f7fe fa02 	bl	8005ab4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	68fa      	ldr	r2, [r7, #12]
 80076b6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	699b      	ldr	r3, [r3, #24]
 80076be:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80076c0:	68fa      	ldr	r2, [r7, #12]
 80076c2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80076c6:	4013      	ands	r3, r2
 80076c8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076ce:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80076d0:	683a      	ldr	r2, [r7, #0]
 80076d2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80076d6:	2a00      	cmp	r2, #0
 80076d8:	d101      	bne.n	80076de <ETH_SetMACConfig+0xf6>
 80076da:	2280      	movs	r2, #128	@ 0x80
 80076dc:	e000      	b.n	80076e0 <ETH_SetMACConfig+0xf8>
 80076de:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80076e0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80076e6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80076e8:	683a      	ldr	r2, [r7, #0]
 80076ea:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80076ee:	2a01      	cmp	r2, #1
 80076f0:	d101      	bne.n	80076f6 <ETH_SetMACConfig+0x10e>
 80076f2:	2208      	movs	r2, #8
 80076f4:	e000      	b.n	80076f8 <ETH_SetMACConfig+0x110>
 80076f6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80076f8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80076fa:	683a      	ldr	r2, [r7, #0]
 80076fc:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8007700:	2a01      	cmp	r2, #1
 8007702:	d101      	bne.n	8007708 <ETH_SetMACConfig+0x120>
 8007704:	2204      	movs	r2, #4
 8007706:	e000      	b.n	800770a <ETH_SetMACConfig+0x122>
 8007708:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800770a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800770c:	683a      	ldr	r2, [r7, #0]
 800770e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8007712:	2a01      	cmp	r2, #1
 8007714:	d101      	bne.n	800771a <ETH_SetMACConfig+0x132>
 8007716:	2202      	movs	r2, #2
 8007718:	e000      	b.n	800771c <ETH_SetMACConfig+0x134>
 800771a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800771c:	4313      	orrs	r3, r2
 800771e:	68fa      	ldr	r2, [r7, #12]
 8007720:	4313      	orrs	r3, r2
 8007722:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	68fa      	ldr	r2, [r7, #12]
 800772a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	699b      	ldr	r3, [r3, #24]
 8007732:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007734:	2001      	movs	r0, #1
 8007736:	f7fe f9bd 	bl	8005ab4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	68fa      	ldr	r2, [r7, #12]
 8007740:	619a      	str	r2, [r3, #24]
}
 8007742:	bf00      	nop
 8007744:	3710      	adds	r7, #16
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	fd20810f 	.word	0xfd20810f

08007750 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b084      	sub	sp, #16
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007762:	699b      	ldr	r3, [r3, #24]
 8007764:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8007766:	68fa      	ldr	r2, [r7, #12]
 8007768:	4b3d      	ldr	r3, [pc, #244]	@ (8007860 <ETH_SetDMAConfig+0x110>)
 800776a:	4013      	ands	r3, r2
 800776c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	7b1b      	ldrb	r3, [r3, #12]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d102      	bne.n	800777c <ETH_SetDMAConfig+0x2c>
 8007776:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800777a:	e000      	b.n	800777e <ETH_SetDMAConfig+0x2e>
 800777c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	7b5b      	ldrb	r3, [r3, #13]
 8007782:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8007784:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8007786:	683a      	ldr	r2, [r7, #0]
 8007788:	7f52      	ldrb	r2, [r2, #29]
 800778a:	2a00      	cmp	r2, #0
 800778c:	d102      	bne.n	8007794 <ETH_SetDMAConfig+0x44>
 800778e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007792:	e000      	b.n	8007796 <ETH_SetDMAConfig+0x46>
 8007794:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8007796:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	7b9b      	ldrb	r3, [r3, #14]
 800779c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800779e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80077a4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	7f1b      	ldrb	r3, [r3, #28]
 80077aa:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80077ac:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	7f9b      	ldrb	r3, [r3, #30]
 80077b2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80077b4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80077ba:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80077c2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80077c4:	4313      	orrs	r3, r2
 80077c6:	68fa      	ldr	r2, [r7, #12]
 80077c8:	4313      	orrs	r3, r2
 80077ca:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80077d4:	461a      	mov	r2, r3
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80077e2:	699b      	ldr	r3, [r3, #24]
 80077e4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80077e6:	2001      	movs	r0, #1
 80077e8:	f7fe f964 	bl	8005ab4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80077f4:	461a      	mov	r2, r3
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	791b      	ldrb	r3, [r3, #4]
 80077fe:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007804:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800780a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8007810:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007818:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800781a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007820:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8007822:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007828:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800782a:	687a      	ldr	r2, [r7, #4]
 800782c:	6812      	ldr	r2, [r2, #0]
 800782e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007832:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007836:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007844:	2001      	movs	r0, #1
 8007846:	f7fe f935 	bl	8005ab4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007852:	461a      	mov	r2, r3
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	6013      	str	r3, [r2, #0]
}
 8007858:	bf00      	nop
 800785a:	3710      	adds	r7, #16
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}
 8007860:	f8de3f23 	.word	0xf8de3f23

08007864 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b0a6      	sub	sp, #152	@ 0x98
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800786c:	2301      	movs	r3, #1
 800786e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8007872:	2301      	movs	r3, #1
 8007874:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8007878:	2300      	movs	r3, #0
 800787a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800787c:	2300      	movs	r3, #0
 800787e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8007882:	2301      	movs	r3, #1
 8007884:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8007888:	2300      	movs	r3, #0
 800788a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800788e:	2301      	movs	r3, #1
 8007890:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8007894:	2301      	movs	r3, #1
 8007896:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800789a:	2300      	movs	r3, #0
 800789c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80078a0:	2300      	movs	r3, #0
 80078a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80078a6:	2300      	movs	r3, #0
 80078a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80078aa:	2300      	movs	r3, #0
 80078ac:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80078b0:	2300      	movs	r3, #0
 80078b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80078b4:	2300      	movs	r3, #0
 80078b6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80078ba:	2300      	movs	r3, #0
 80078bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80078c0:	2300      	movs	r3, #0
 80078c2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80078c6:	2300      	movs	r3, #0
 80078c8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80078cc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80078d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80078d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80078d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80078d8:	2300      	movs	r3, #0
 80078da:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80078de:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80078e2:	4619      	mov	r1, r3
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f7ff fe7f 	bl	80075e8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80078ea:	2301      	movs	r3, #1
 80078ec:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80078ee:	2301      	movs	r3, #1
 80078f0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80078f2:	2301      	movs	r3, #1
 80078f4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80078f8:	2301      	movs	r3, #1
 80078fa:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80078fc:	2300      	movs	r3, #0
 80078fe:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8007900:	2300      	movs	r3, #0
 8007902:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8007906:	2300      	movs	r3, #0
 8007908:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800790c:	2300      	movs	r3, #0
 800790e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8007910:	2301      	movs	r3, #1
 8007912:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8007916:	2301      	movs	r3, #1
 8007918:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800791a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800791e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8007920:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007924:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8007926:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800792a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800792c:	2301      	movs	r3, #1
 800792e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8007932:	2300      	movs	r3, #0
 8007934:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8007936:	2300      	movs	r3, #0
 8007938:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800793a:	f107 0308 	add.w	r3, r7, #8
 800793e:	4619      	mov	r1, r3
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f7ff ff05 	bl	8007750 <ETH_SetDMAConfig>
}
 8007946:	bf00      	nop
 8007948:	3798      	adds	r7, #152	@ 0x98
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
	...

08007950 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8007950:	b480      	push	{r7}
 8007952:	b087      	sub	sp, #28
 8007954:	af00      	add	r7, sp, #0
 8007956:	60f8      	str	r0, [r7, #12]
 8007958:	60b9      	str	r1, [r7, #8]
 800795a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	3305      	adds	r3, #5
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	021b      	lsls	r3, r3, #8
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	3204      	adds	r2, #4
 8007968:	7812      	ldrb	r2, [r2, #0]
 800796a:	4313      	orrs	r3, r2
 800796c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800796e:	68ba      	ldr	r2, [r7, #8]
 8007970:	4b11      	ldr	r3, [pc, #68]	@ (80079b8 <ETH_MACAddressConfig+0x68>)
 8007972:	4413      	add	r3, r2
 8007974:	461a      	mov	r2, r3
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	3303      	adds	r3, #3
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	061a      	lsls	r2, r3, #24
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	3302      	adds	r3, #2
 8007986:	781b      	ldrb	r3, [r3, #0]
 8007988:	041b      	lsls	r3, r3, #16
 800798a:	431a      	orrs	r2, r3
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	3301      	adds	r3, #1
 8007990:	781b      	ldrb	r3, [r3, #0]
 8007992:	021b      	lsls	r3, r3, #8
 8007994:	4313      	orrs	r3, r2
 8007996:	687a      	ldr	r2, [r7, #4]
 8007998:	7812      	ldrb	r2, [r2, #0]
 800799a:	4313      	orrs	r3, r2
 800799c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800799e:	68ba      	ldr	r2, [r7, #8]
 80079a0:	4b06      	ldr	r3, [pc, #24]	@ (80079bc <ETH_MACAddressConfig+0x6c>)
 80079a2:	4413      	add	r3, r2
 80079a4:	461a      	mov	r2, r3
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	6013      	str	r3, [r2, #0]
}
 80079aa:	bf00      	nop
 80079ac:	371c      	adds	r7, #28
 80079ae:	46bd      	mov	sp, r7
 80079b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b4:	4770      	bx	lr
 80079b6:	bf00      	nop
 80079b8:	40028040 	.word	0x40028040
 80079bc:	40028044 	.word	0x40028044

080079c0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b085      	sub	sp, #20
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80079c8:	2300      	movs	r3, #0
 80079ca:	60fb      	str	r3, [r7, #12]
 80079cc:	e03e      	b.n	8007a4c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	68d9      	ldr	r1, [r3, #12]
 80079d2:	68fa      	ldr	r2, [r7, #12]
 80079d4:	4613      	mov	r3, r2
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	4413      	add	r3, r2
 80079da:	00db      	lsls	r3, r3, #3
 80079dc:	440b      	add	r3, r1
 80079de:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	2200      	movs	r2, #0
 80079e4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	2200      	movs	r2, #0
 80079ea:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	2200      	movs	r2, #0
 80079f0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	2200      	movs	r2, #0
 80079f6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80079f8:	68b9      	ldr	r1, [r7, #8]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	68fa      	ldr	r2, [r7, #12]
 80079fe:	3206      	adds	r2, #6
 8007a00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d80c      	bhi.n	8007a30 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	68d9      	ldr	r1, [r3, #12]
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	1c5a      	adds	r2, r3, #1
 8007a1e:	4613      	mov	r3, r2
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	4413      	add	r3, r2
 8007a24:	00db      	lsls	r3, r3, #3
 8007a26:	440b      	add	r3, r1
 8007a28:	461a      	mov	r2, r3
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	60da      	str	r2, [r3, #12]
 8007a2e:	e004      	b.n	8007a3a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	68db      	ldr	r3, [r3, #12]
 8007a34:	461a      	mov	r2, r3
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	3301      	adds	r3, #1
 8007a4a:	60fb      	str	r3, [r7, #12]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	2b03      	cmp	r3, #3
 8007a50:	d9bd      	bls.n	80079ce <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2200      	movs	r2, #0
 8007a56:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	68da      	ldr	r2, [r3, #12]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a64:	611a      	str	r2, [r3, #16]
}
 8007a66:	bf00      	nop
 8007a68:	3714      	adds	r7, #20
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr

08007a72 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8007a72:	b480      	push	{r7}
 8007a74:	b085      	sub	sp, #20
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	60fb      	str	r3, [r7, #12]
 8007a7e:	e048      	b.n	8007b12 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6919      	ldr	r1, [r3, #16]
 8007a84:	68fa      	ldr	r2, [r7, #12]
 8007a86:	4613      	mov	r3, r2
 8007a88:	009b      	lsls	r3, r3, #2
 8007a8a:	4413      	add	r3, r2
 8007a8c:	00db      	lsls	r3, r3, #3
 8007a8e:	440b      	add	r3, r1
 8007a90:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	2200      	movs	r2, #0
 8007a96:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	2200      	movs	r2, #0
 8007aae:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007abc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	695b      	ldr	r3, [r3, #20]
 8007ac2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8007ad6:	68b9      	ldr	r1, [r7, #8]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	68fa      	ldr	r2, [r7, #12]
 8007adc:	3212      	adds	r2, #18
 8007ade:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d80c      	bhi.n	8007b02 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6919      	ldr	r1, [r3, #16]
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	1c5a      	adds	r2, r3, #1
 8007af0:	4613      	mov	r3, r2
 8007af2:	009b      	lsls	r3, r3, #2
 8007af4:	4413      	add	r3, r2
 8007af6:	00db      	lsls	r3, r3, #3
 8007af8:	440b      	add	r3, r1
 8007afa:	461a      	mov	r2, r3
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	60da      	str	r2, [r3, #12]
 8007b00:	e004      	b.n	8007b0c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	691b      	ldr	r3, [r3, #16]
 8007b06:	461a      	mov	r2, r3
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	3301      	adds	r3, #1
 8007b10:	60fb      	str	r3, [r7, #12]
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	2b03      	cmp	r3, #3
 8007b16:	d9b3      	bls.n	8007a80 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2200      	movs	r2, #0
 8007b22:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2200      	movs	r2, #0
 8007b34:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	691a      	ldr	r2, [r3, #16]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b42:	60da      	str	r2, [r3, #12]
}
 8007b44:	bf00      	nop
 8007b46:	3714      	adds	r7, #20
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b089      	sub	sp, #36	@ 0x24
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8007b62:	2300      	movs	r3, #0
 8007b64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8007b66:	2300      	movs	r3, #0
 8007b68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	61fb      	str	r3, [r7, #28]
 8007b6e:	e175      	b.n	8007e5c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007b70:	2201      	movs	r2, #1
 8007b72:	69fb      	ldr	r3, [r7, #28]
 8007b74:	fa02 f303 	lsl.w	r3, r2, r3
 8007b78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	697a      	ldr	r2, [r7, #20]
 8007b80:	4013      	ands	r3, r2
 8007b82:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8007b84:	693a      	ldr	r2, [r7, #16]
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	f040 8164 	bne.w	8007e56 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	685b      	ldr	r3, [r3, #4]
 8007b92:	f003 0303 	and.w	r3, r3, #3
 8007b96:	2b01      	cmp	r3, #1
 8007b98:	d005      	beq.n	8007ba6 <HAL_GPIO_Init+0x56>
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	f003 0303 	and.w	r3, r3, #3
 8007ba2:	2b02      	cmp	r3, #2
 8007ba4:	d130      	bne.n	8007c08 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	005b      	lsls	r3, r3, #1
 8007bb0:	2203      	movs	r2, #3
 8007bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8007bb6:	43db      	mvns	r3, r3
 8007bb8:	69ba      	ldr	r2, [r7, #24]
 8007bba:	4013      	ands	r3, r2
 8007bbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	68da      	ldr	r2, [r3, #12]
 8007bc2:	69fb      	ldr	r3, [r7, #28]
 8007bc4:	005b      	lsls	r3, r3, #1
 8007bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bca:	69ba      	ldr	r2, [r7, #24]
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	69ba      	ldr	r2, [r7, #24]
 8007bd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	685b      	ldr	r3, [r3, #4]
 8007bda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007bdc:	2201      	movs	r2, #1
 8007bde:	69fb      	ldr	r3, [r7, #28]
 8007be0:	fa02 f303 	lsl.w	r3, r2, r3
 8007be4:	43db      	mvns	r3, r3
 8007be6:	69ba      	ldr	r2, [r7, #24]
 8007be8:	4013      	ands	r3, r2
 8007bea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	685b      	ldr	r3, [r3, #4]
 8007bf0:	091b      	lsrs	r3, r3, #4
 8007bf2:	f003 0201 	and.w	r2, r3, #1
 8007bf6:	69fb      	ldr	r3, [r7, #28]
 8007bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8007bfc:	69ba      	ldr	r2, [r7, #24]
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	69ba      	ldr	r2, [r7, #24]
 8007c06:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	f003 0303 	and.w	r3, r3, #3
 8007c10:	2b03      	cmp	r3, #3
 8007c12:	d017      	beq.n	8007c44 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007c1a:	69fb      	ldr	r3, [r7, #28]
 8007c1c:	005b      	lsls	r3, r3, #1
 8007c1e:	2203      	movs	r2, #3
 8007c20:	fa02 f303 	lsl.w	r3, r2, r3
 8007c24:	43db      	mvns	r3, r3
 8007c26:	69ba      	ldr	r2, [r7, #24]
 8007c28:	4013      	ands	r3, r2
 8007c2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	689a      	ldr	r2, [r3, #8]
 8007c30:	69fb      	ldr	r3, [r7, #28]
 8007c32:	005b      	lsls	r3, r3, #1
 8007c34:	fa02 f303 	lsl.w	r3, r2, r3
 8007c38:	69ba      	ldr	r2, [r7, #24]
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	69ba      	ldr	r2, [r7, #24]
 8007c42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	f003 0303 	and.w	r3, r3, #3
 8007c4c:	2b02      	cmp	r3, #2
 8007c4e:	d123      	bne.n	8007c98 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8007c50:	69fb      	ldr	r3, [r7, #28]
 8007c52:	08da      	lsrs	r2, r3, #3
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	3208      	adds	r2, #8
 8007c58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007c5e:	69fb      	ldr	r3, [r7, #28]
 8007c60:	f003 0307 	and.w	r3, r3, #7
 8007c64:	009b      	lsls	r3, r3, #2
 8007c66:	220f      	movs	r2, #15
 8007c68:	fa02 f303 	lsl.w	r3, r2, r3
 8007c6c:	43db      	mvns	r3, r3
 8007c6e:	69ba      	ldr	r2, [r7, #24]
 8007c70:	4013      	ands	r3, r2
 8007c72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	691a      	ldr	r2, [r3, #16]
 8007c78:	69fb      	ldr	r3, [r7, #28]
 8007c7a:	f003 0307 	and.w	r3, r3, #7
 8007c7e:	009b      	lsls	r3, r3, #2
 8007c80:	fa02 f303 	lsl.w	r3, r2, r3
 8007c84:	69ba      	ldr	r2, [r7, #24]
 8007c86:	4313      	orrs	r3, r2
 8007c88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8007c8a:	69fb      	ldr	r3, [r7, #28]
 8007c8c:	08da      	lsrs	r2, r3, #3
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	3208      	adds	r2, #8
 8007c92:	69b9      	ldr	r1, [r7, #24]
 8007c94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007c9e:	69fb      	ldr	r3, [r7, #28]
 8007ca0:	005b      	lsls	r3, r3, #1
 8007ca2:	2203      	movs	r2, #3
 8007ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca8:	43db      	mvns	r3, r3
 8007caa:	69ba      	ldr	r2, [r7, #24]
 8007cac:	4013      	ands	r3, r2
 8007cae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	f003 0203 	and.w	r2, r3, #3
 8007cb8:	69fb      	ldr	r3, [r7, #28]
 8007cba:	005b      	lsls	r3, r3, #1
 8007cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8007cc0:	69ba      	ldr	r2, [r7, #24]
 8007cc2:	4313      	orrs	r3, r2
 8007cc4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	69ba      	ldr	r2, [r7, #24]
 8007cca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	685b      	ldr	r3, [r3, #4]
 8007cd0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	f000 80be 	beq.w	8007e56 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007cda:	4b66      	ldr	r3, [pc, #408]	@ (8007e74 <HAL_GPIO_Init+0x324>)
 8007cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cde:	4a65      	ldr	r2, [pc, #404]	@ (8007e74 <HAL_GPIO_Init+0x324>)
 8007ce0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007ce4:	6453      	str	r3, [r2, #68]	@ 0x44
 8007ce6:	4b63      	ldr	r3, [pc, #396]	@ (8007e74 <HAL_GPIO_Init+0x324>)
 8007ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007cee:	60fb      	str	r3, [r7, #12]
 8007cf0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8007cf2:	4a61      	ldr	r2, [pc, #388]	@ (8007e78 <HAL_GPIO_Init+0x328>)
 8007cf4:	69fb      	ldr	r3, [r7, #28]
 8007cf6:	089b      	lsrs	r3, r3, #2
 8007cf8:	3302      	adds	r3, #2
 8007cfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007d00:	69fb      	ldr	r3, [r7, #28]
 8007d02:	f003 0303 	and.w	r3, r3, #3
 8007d06:	009b      	lsls	r3, r3, #2
 8007d08:	220f      	movs	r2, #15
 8007d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d0e:	43db      	mvns	r3, r3
 8007d10:	69ba      	ldr	r2, [r7, #24]
 8007d12:	4013      	ands	r3, r2
 8007d14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	4a58      	ldr	r2, [pc, #352]	@ (8007e7c <HAL_GPIO_Init+0x32c>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d037      	beq.n	8007d8e <HAL_GPIO_Init+0x23e>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	4a57      	ldr	r2, [pc, #348]	@ (8007e80 <HAL_GPIO_Init+0x330>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d031      	beq.n	8007d8a <HAL_GPIO_Init+0x23a>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	4a56      	ldr	r2, [pc, #344]	@ (8007e84 <HAL_GPIO_Init+0x334>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d02b      	beq.n	8007d86 <HAL_GPIO_Init+0x236>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	4a55      	ldr	r2, [pc, #340]	@ (8007e88 <HAL_GPIO_Init+0x338>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d025      	beq.n	8007d82 <HAL_GPIO_Init+0x232>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	4a54      	ldr	r2, [pc, #336]	@ (8007e8c <HAL_GPIO_Init+0x33c>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d01f      	beq.n	8007d7e <HAL_GPIO_Init+0x22e>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	4a53      	ldr	r2, [pc, #332]	@ (8007e90 <HAL_GPIO_Init+0x340>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d019      	beq.n	8007d7a <HAL_GPIO_Init+0x22a>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	4a52      	ldr	r2, [pc, #328]	@ (8007e94 <HAL_GPIO_Init+0x344>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d013      	beq.n	8007d76 <HAL_GPIO_Init+0x226>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	4a51      	ldr	r2, [pc, #324]	@ (8007e98 <HAL_GPIO_Init+0x348>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d00d      	beq.n	8007d72 <HAL_GPIO_Init+0x222>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	4a50      	ldr	r2, [pc, #320]	@ (8007e9c <HAL_GPIO_Init+0x34c>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d007      	beq.n	8007d6e <HAL_GPIO_Init+0x21e>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	4a4f      	ldr	r2, [pc, #316]	@ (8007ea0 <HAL_GPIO_Init+0x350>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d101      	bne.n	8007d6a <HAL_GPIO_Init+0x21a>
 8007d66:	2309      	movs	r3, #9
 8007d68:	e012      	b.n	8007d90 <HAL_GPIO_Init+0x240>
 8007d6a:	230a      	movs	r3, #10
 8007d6c:	e010      	b.n	8007d90 <HAL_GPIO_Init+0x240>
 8007d6e:	2308      	movs	r3, #8
 8007d70:	e00e      	b.n	8007d90 <HAL_GPIO_Init+0x240>
 8007d72:	2307      	movs	r3, #7
 8007d74:	e00c      	b.n	8007d90 <HAL_GPIO_Init+0x240>
 8007d76:	2306      	movs	r3, #6
 8007d78:	e00a      	b.n	8007d90 <HAL_GPIO_Init+0x240>
 8007d7a:	2305      	movs	r3, #5
 8007d7c:	e008      	b.n	8007d90 <HAL_GPIO_Init+0x240>
 8007d7e:	2304      	movs	r3, #4
 8007d80:	e006      	b.n	8007d90 <HAL_GPIO_Init+0x240>
 8007d82:	2303      	movs	r3, #3
 8007d84:	e004      	b.n	8007d90 <HAL_GPIO_Init+0x240>
 8007d86:	2302      	movs	r3, #2
 8007d88:	e002      	b.n	8007d90 <HAL_GPIO_Init+0x240>
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e000      	b.n	8007d90 <HAL_GPIO_Init+0x240>
 8007d8e:	2300      	movs	r3, #0
 8007d90:	69fa      	ldr	r2, [r7, #28]
 8007d92:	f002 0203 	and.w	r2, r2, #3
 8007d96:	0092      	lsls	r2, r2, #2
 8007d98:	4093      	lsls	r3, r2
 8007d9a:	69ba      	ldr	r2, [r7, #24]
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007da0:	4935      	ldr	r1, [pc, #212]	@ (8007e78 <HAL_GPIO_Init+0x328>)
 8007da2:	69fb      	ldr	r3, [r7, #28]
 8007da4:	089b      	lsrs	r3, r3, #2
 8007da6:	3302      	adds	r3, #2
 8007da8:	69ba      	ldr	r2, [r7, #24]
 8007daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007dae:	4b3d      	ldr	r3, [pc, #244]	@ (8007ea4 <HAL_GPIO_Init+0x354>)
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007db4:	693b      	ldr	r3, [r7, #16]
 8007db6:	43db      	mvns	r3, r3
 8007db8:	69ba      	ldr	r2, [r7, #24]
 8007dba:	4013      	ands	r3, r2
 8007dbc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d003      	beq.n	8007dd2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8007dca:	69ba      	ldr	r2, [r7, #24]
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007dd2:	4a34      	ldr	r2, [pc, #208]	@ (8007ea4 <HAL_GPIO_Init+0x354>)
 8007dd4:	69bb      	ldr	r3, [r7, #24]
 8007dd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007dd8:	4b32      	ldr	r3, [pc, #200]	@ (8007ea4 <HAL_GPIO_Init+0x354>)
 8007dda:	68db      	ldr	r3, [r3, #12]
 8007ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	43db      	mvns	r3, r3
 8007de2:	69ba      	ldr	r2, [r7, #24]
 8007de4:	4013      	ands	r3, r2
 8007de6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d003      	beq.n	8007dfc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007df4:	69ba      	ldr	r2, [r7, #24]
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007dfc:	4a29      	ldr	r2, [pc, #164]	@ (8007ea4 <HAL_GPIO_Init+0x354>)
 8007dfe:	69bb      	ldr	r3, [r7, #24]
 8007e00:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007e02:	4b28      	ldr	r3, [pc, #160]	@ (8007ea4 <HAL_GPIO_Init+0x354>)
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	43db      	mvns	r3, r3
 8007e0c:	69ba      	ldr	r2, [r7, #24]
 8007e0e:	4013      	ands	r3, r2
 8007e10:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d003      	beq.n	8007e26 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007e1e:	69ba      	ldr	r2, [r7, #24]
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	4313      	orrs	r3, r2
 8007e24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007e26:	4a1f      	ldr	r2, [pc, #124]	@ (8007ea4 <HAL_GPIO_Init+0x354>)
 8007e28:	69bb      	ldr	r3, [r7, #24]
 8007e2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8007ea4 <HAL_GPIO_Init+0x354>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	43db      	mvns	r3, r3
 8007e36:	69ba      	ldr	r2, [r7, #24]
 8007e38:	4013      	ands	r3, r2
 8007e3a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d003      	beq.n	8007e50 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007e48:	69ba      	ldr	r2, [r7, #24]
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	4313      	orrs	r3, r2
 8007e4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007e50:	4a14      	ldr	r2, [pc, #80]	@ (8007ea4 <HAL_GPIO_Init+0x354>)
 8007e52:	69bb      	ldr	r3, [r7, #24]
 8007e54:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007e56:	69fb      	ldr	r3, [r7, #28]
 8007e58:	3301      	adds	r3, #1
 8007e5a:	61fb      	str	r3, [r7, #28]
 8007e5c:	69fb      	ldr	r3, [r7, #28]
 8007e5e:	2b0f      	cmp	r3, #15
 8007e60:	f67f ae86 	bls.w	8007b70 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007e64:	bf00      	nop
 8007e66:	bf00      	nop
 8007e68:	3724      	adds	r7, #36	@ 0x24
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr
 8007e72:	bf00      	nop
 8007e74:	40023800 	.word	0x40023800
 8007e78:	40013800 	.word	0x40013800
 8007e7c:	40020000 	.word	0x40020000
 8007e80:	40020400 	.word	0x40020400
 8007e84:	40020800 	.word	0x40020800
 8007e88:	40020c00 	.word	0x40020c00
 8007e8c:	40021000 	.word	0x40021000
 8007e90:	40021400 	.word	0x40021400
 8007e94:	40021800 	.word	0x40021800
 8007e98:	40021c00 	.word	0x40021c00
 8007e9c:	40022000 	.word	0x40022000
 8007ea0:	40022400 	.word	0x40022400
 8007ea4:	40013c00 	.word	0x40013c00

08007ea8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b087      	sub	sp, #28
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	617b      	str	r3, [r7, #20]
 8007ec2:	e0d9      	b.n	8008078 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8007ecc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007ece:	683a      	ldr	r2, [r7, #0]
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	4013      	ands	r3, r2
 8007ed4:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 8007ed6:	68fa      	ldr	r2, [r7, #12]
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	f040 80c9 	bne.w	8008072 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8007ee0:	4a6b      	ldr	r2, [pc, #428]	@ (8008090 <HAL_GPIO_DeInit+0x1e8>)
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	089b      	lsrs	r3, r3, #2
 8007ee6:	3302      	adds	r3, #2
 8007ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007eec:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	f003 0303 	and.w	r3, r3, #3
 8007ef4:	009b      	lsls	r3, r3, #2
 8007ef6:	220f      	movs	r2, #15
 8007ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8007efc:	68ba      	ldr	r2, [r7, #8]
 8007efe:	4013      	ands	r3, r2
 8007f00:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	4a63      	ldr	r2, [pc, #396]	@ (8008094 <HAL_GPIO_DeInit+0x1ec>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d037      	beq.n	8007f7a <HAL_GPIO_DeInit+0xd2>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	4a62      	ldr	r2, [pc, #392]	@ (8008098 <HAL_GPIO_DeInit+0x1f0>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d031      	beq.n	8007f76 <HAL_GPIO_DeInit+0xce>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	4a61      	ldr	r2, [pc, #388]	@ (800809c <HAL_GPIO_DeInit+0x1f4>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d02b      	beq.n	8007f72 <HAL_GPIO_DeInit+0xca>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	4a60      	ldr	r2, [pc, #384]	@ (80080a0 <HAL_GPIO_DeInit+0x1f8>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d025      	beq.n	8007f6e <HAL_GPIO_DeInit+0xc6>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	4a5f      	ldr	r2, [pc, #380]	@ (80080a4 <HAL_GPIO_DeInit+0x1fc>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d01f      	beq.n	8007f6a <HAL_GPIO_DeInit+0xc2>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	4a5e      	ldr	r2, [pc, #376]	@ (80080a8 <HAL_GPIO_DeInit+0x200>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d019      	beq.n	8007f66 <HAL_GPIO_DeInit+0xbe>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	4a5d      	ldr	r2, [pc, #372]	@ (80080ac <HAL_GPIO_DeInit+0x204>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d013      	beq.n	8007f62 <HAL_GPIO_DeInit+0xba>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	4a5c      	ldr	r2, [pc, #368]	@ (80080b0 <HAL_GPIO_DeInit+0x208>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d00d      	beq.n	8007f5e <HAL_GPIO_DeInit+0xb6>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	4a5b      	ldr	r2, [pc, #364]	@ (80080b4 <HAL_GPIO_DeInit+0x20c>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d007      	beq.n	8007f5a <HAL_GPIO_DeInit+0xb2>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	4a5a      	ldr	r2, [pc, #360]	@ (80080b8 <HAL_GPIO_DeInit+0x210>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d101      	bne.n	8007f56 <HAL_GPIO_DeInit+0xae>
 8007f52:	2309      	movs	r3, #9
 8007f54:	e012      	b.n	8007f7c <HAL_GPIO_DeInit+0xd4>
 8007f56:	230a      	movs	r3, #10
 8007f58:	e010      	b.n	8007f7c <HAL_GPIO_DeInit+0xd4>
 8007f5a:	2308      	movs	r3, #8
 8007f5c:	e00e      	b.n	8007f7c <HAL_GPIO_DeInit+0xd4>
 8007f5e:	2307      	movs	r3, #7
 8007f60:	e00c      	b.n	8007f7c <HAL_GPIO_DeInit+0xd4>
 8007f62:	2306      	movs	r3, #6
 8007f64:	e00a      	b.n	8007f7c <HAL_GPIO_DeInit+0xd4>
 8007f66:	2305      	movs	r3, #5
 8007f68:	e008      	b.n	8007f7c <HAL_GPIO_DeInit+0xd4>
 8007f6a:	2304      	movs	r3, #4
 8007f6c:	e006      	b.n	8007f7c <HAL_GPIO_DeInit+0xd4>
 8007f6e:	2303      	movs	r3, #3
 8007f70:	e004      	b.n	8007f7c <HAL_GPIO_DeInit+0xd4>
 8007f72:	2302      	movs	r3, #2
 8007f74:	e002      	b.n	8007f7c <HAL_GPIO_DeInit+0xd4>
 8007f76:	2301      	movs	r3, #1
 8007f78:	e000      	b.n	8007f7c <HAL_GPIO_DeInit+0xd4>
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	697a      	ldr	r2, [r7, #20]
 8007f7e:	f002 0203 	and.w	r2, r2, #3
 8007f82:	0092      	lsls	r2, r2, #2
 8007f84:	4093      	lsls	r3, r2
 8007f86:	68ba      	ldr	r2, [r7, #8]
 8007f88:	429a      	cmp	r2, r3
 8007f8a:	d132      	bne.n	8007ff2 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007f8c:	4b4b      	ldr	r3, [pc, #300]	@ (80080bc <HAL_GPIO_DeInit+0x214>)
 8007f8e:	681a      	ldr	r2, [r3, #0]
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	43db      	mvns	r3, r3
 8007f94:	4949      	ldr	r1, [pc, #292]	@ (80080bc <HAL_GPIO_DeInit+0x214>)
 8007f96:	4013      	ands	r3, r2
 8007f98:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007f9a:	4b48      	ldr	r3, [pc, #288]	@ (80080bc <HAL_GPIO_DeInit+0x214>)
 8007f9c:	685a      	ldr	r2, [r3, #4]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	43db      	mvns	r3, r3
 8007fa2:	4946      	ldr	r1, [pc, #280]	@ (80080bc <HAL_GPIO_DeInit+0x214>)
 8007fa4:	4013      	ands	r3, r2
 8007fa6:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007fa8:	4b44      	ldr	r3, [pc, #272]	@ (80080bc <HAL_GPIO_DeInit+0x214>)
 8007faa:	68da      	ldr	r2, [r3, #12]
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	43db      	mvns	r3, r3
 8007fb0:	4942      	ldr	r1, [pc, #264]	@ (80080bc <HAL_GPIO_DeInit+0x214>)
 8007fb2:	4013      	ands	r3, r2
 8007fb4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007fb6:	4b41      	ldr	r3, [pc, #260]	@ (80080bc <HAL_GPIO_DeInit+0x214>)
 8007fb8:	689a      	ldr	r2, [r3, #8]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	43db      	mvns	r3, r3
 8007fbe:	493f      	ldr	r1, [pc, #252]	@ (80080bc <HAL_GPIO_DeInit+0x214>)
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	f003 0303 	and.w	r3, r3, #3
 8007fca:	009b      	lsls	r3, r3, #2
 8007fcc:	220f      	movs	r2, #15
 8007fce:	fa02 f303 	lsl.w	r3, r2, r3
 8007fd2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8007fd4:	4a2e      	ldr	r2, [pc, #184]	@ (8008090 <HAL_GPIO_DeInit+0x1e8>)
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	089b      	lsrs	r3, r3, #2
 8007fda:	3302      	adds	r3, #2
 8007fdc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	43da      	mvns	r2, r3
 8007fe4:	482a      	ldr	r0, [pc, #168]	@ (8008090 <HAL_GPIO_DeInit+0x1e8>)
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	089b      	lsrs	r3, r3, #2
 8007fea:	400a      	ands	r2, r1
 8007fec:	3302      	adds	r3, #2
 8007fee:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681a      	ldr	r2, [r3, #0]
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	005b      	lsls	r3, r3, #1
 8007ffa:	2103      	movs	r1, #3
 8007ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8008000:	43db      	mvns	r3, r3
 8008002:	401a      	ands	r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	08da      	lsrs	r2, r3, #3
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	3208      	adds	r2, #8
 8008010:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	f003 0307 	and.w	r3, r3, #7
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	220f      	movs	r2, #15
 800801e:	fa02 f303 	lsl.w	r3, r2, r3
 8008022:	43db      	mvns	r3, r3
 8008024:	697a      	ldr	r2, [r7, #20]
 8008026:	08d2      	lsrs	r2, r2, #3
 8008028:	4019      	ands	r1, r3
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	3208      	adds	r2, #8
 800802e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	68da      	ldr	r2, [r3, #12]
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	005b      	lsls	r3, r3, #1
 800803a:	2103      	movs	r1, #3
 800803c:	fa01 f303 	lsl.w	r3, r1, r3
 8008040:	43db      	mvns	r3, r3
 8008042:	401a      	ands	r2, r3
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	685a      	ldr	r2, [r3, #4]
 800804c:	2101      	movs	r1, #1
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	fa01 f303 	lsl.w	r3, r1, r3
 8008054:	43db      	mvns	r3, r3
 8008056:	401a      	ands	r2, r3
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	689a      	ldr	r2, [r3, #8]
 8008060:	697b      	ldr	r3, [r7, #20]
 8008062:	005b      	lsls	r3, r3, #1
 8008064:	2103      	movs	r1, #3
 8008066:	fa01 f303 	lsl.w	r3, r1, r3
 800806a:	43db      	mvns	r3, r3
 800806c:	401a      	ands	r2, r3
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	3301      	adds	r3, #1
 8008076:	617b      	str	r3, [r7, #20]
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	2b0f      	cmp	r3, #15
 800807c:	f67f af22 	bls.w	8007ec4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8008080:	bf00      	nop
 8008082:	bf00      	nop
 8008084:	371c      	adds	r7, #28
 8008086:	46bd      	mov	sp, r7
 8008088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808c:	4770      	bx	lr
 800808e:	bf00      	nop
 8008090:	40013800 	.word	0x40013800
 8008094:	40020000 	.word	0x40020000
 8008098:	40020400 	.word	0x40020400
 800809c:	40020800 	.word	0x40020800
 80080a0:	40020c00 	.word	0x40020c00
 80080a4:	40021000 	.word	0x40021000
 80080a8:	40021400 	.word	0x40021400
 80080ac:	40021800 	.word	0x40021800
 80080b0:	40021c00 	.word	0x40021c00
 80080b4:	40022000 	.word	0x40022000
 80080b8:	40022400 	.word	0x40022400
 80080bc:	40013c00 	.word	0x40013c00

080080c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b085      	sub	sp, #20
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
 80080c8:	460b      	mov	r3, r1
 80080ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	691a      	ldr	r2, [r3, #16]
 80080d0:	887b      	ldrh	r3, [r7, #2]
 80080d2:	4013      	ands	r3, r2
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d002      	beq.n	80080de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80080d8:	2301      	movs	r3, #1
 80080da:	73fb      	strb	r3, [r7, #15]
 80080dc:	e001      	b.n	80080e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80080de:	2300      	movs	r3, #0
 80080e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80080e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3714      	adds	r7, #20
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr

080080f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b083      	sub	sp, #12
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	460b      	mov	r3, r1
 80080fa:	807b      	strh	r3, [r7, #2]
 80080fc:	4613      	mov	r3, r2
 80080fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008100:	787b      	ldrb	r3, [r7, #1]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d003      	beq.n	800810e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008106:	887a      	ldrh	r2, [r7, #2]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800810c:	e003      	b.n	8008116 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800810e:	887b      	ldrh	r3, [r7, #2]
 8008110:	041a      	lsls	r2, r3, #16
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	619a      	str	r2, [r3, #24]
}
 8008116:	bf00      	nop
 8008118:	370c      	adds	r7, #12
 800811a:	46bd      	mov	sp, r7
 800811c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008120:	4770      	bx	lr

08008122 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8008122:	b580      	push	{r7, lr}
 8008124:	b086      	sub	sp, #24
 8008126:	af02      	add	r7, sp, #8
 8008128:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d101      	bne.n	8008134 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8008130:	2301      	movs	r3, #1
 8008132:	e059      	b.n	80081e8 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8008140:	b2db      	uxtb	r3, r3
 8008142:	2b00      	cmp	r3, #0
 8008144:	d106      	bne.n	8008154 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2200      	movs	r2, #0
 800814a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f00f ffb4 	bl	80180bc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2203      	movs	r2, #3
 8008158:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008162:	d102      	bne.n	800816a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2200      	movs	r2, #0
 8008168:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4618      	mov	r0, r3
 8008170:	f009 fe43 	bl	8011dfa <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6818      	ldr	r0, [r3, #0]
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	7c1a      	ldrb	r2, [r3, #16]
 800817c:	f88d 2000 	strb.w	r2, [sp]
 8008180:	3304      	adds	r3, #4
 8008182:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008184:	f009 fdce 	bl	8011d24 <USB_CoreInit>
 8008188:	4603      	mov	r3, r0
 800818a:	2b00      	cmp	r3, #0
 800818c:	d005      	beq.n	800819a <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2202      	movs	r2, #2
 8008192:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	e026      	b.n	80081e8 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2101      	movs	r1, #1
 80081a0:	4618      	mov	r0, r3
 80081a2:	f009 fe3b 	bl	8011e1c <USB_SetCurrentMode>
 80081a6:	4603      	mov	r3, r0
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d005      	beq.n	80081b8 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2202      	movs	r2, #2
 80081b0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	e017      	b.n	80081e8 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6818      	ldr	r0, [r3, #0]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	7c1a      	ldrb	r2, [r3, #16]
 80081c0:	f88d 2000 	strb.w	r2, [sp]
 80081c4:	3304      	adds	r3, #4
 80081c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80081c8:	f009 ffe4 	bl	8012194 <USB_HostInit>
 80081cc:	4603      	mov	r3, r0
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d005      	beq.n	80081de <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2202      	movs	r2, #2
 80081d6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	e004      	b.n	80081e8 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2201      	movs	r2, #1
 80081e2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80081e6:	2300      	movs	r3, #0
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3710      	adds	r7, #16
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}

080081f0 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80081f0:	b590      	push	{r4, r7, lr}
 80081f2:	b08b      	sub	sp, #44	@ 0x2c
 80081f4:	af04      	add	r7, sp, #16
 80081f6:	6078      	str	r0, [r7, #4]
 80081f8:	4608      	mov	r0, r1
 80081fa:	4611      	mov	r1, r2
 80081fc:	461a      	mov	r2, r3
 80081fe:	4603      	mov	r3, r0
 8008200:	70fb      	strb	r3, [r7, #3]
 8008202:	460b      	mov	r3, r1
 8008204:	70bb      	strb	r3, [r7, #2]
 8008206:	4613      	mov	r3, r2
 8008208:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800820a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800820c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8008214:	2b01      	cmp	r3, #1
 8008216:	d101      	bne.n	800821c <HAL_HCD_HC_Init+0x2c>
 8008218:	2302      	movs	r3, #2
 800821a:	e09d      	b.n	8008358 <HAL_HCD_HC_Init+0x168>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8008224:	78fa      	ldrb	r2, [r7, #3]
 8008226:	6879      	ldr	r1, [r7, #4]
 8008228:	4613      	mov	r3, r2
 800822a:	011b      	lsls	r3, r3, #4
 800822c:	1a9b      	subs	r3, r3, r2
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	440b      	add	r3, r1
 8008232:	3319      	adds	r3, #25
 8008234:	2200      	movs	r2, #0
 8008236:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8008238:	78fa      	ldrb	r2, [r7, #3]
 800823a:	6879      	ldr	r1, [r7, #4]
 800823c:	4613      	mov	r3, r2
 800823e:	011b      	lsls	r3, r3, #4
 8008240:	1a9b      	subs	r3, r3, r2
 8008242:	009b      	lsls	r3, r3, #2
 8008244:	440b      	add	r3, r1
 8008246:	3314      	adds	r3, #20
 8008248:	787a      	ldrb	r2, [r7, #1]
 800824a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800824c:	78fa      	ldrb	r2, [r7, #3]
 800824e:	6879      	ldr	r1, [r7, #4]
 8008250:	4613      	mov	r3, r2
 8008252:	011b      	lsls	r3, r3, #4
 8008254:	1a9b      	subs	r3, r3, r2
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	440b      	add	r3, r1
 800825a:	3315      	adds	r3, #21
 800825c:	78fa      	ldrb	r2, [r7, #3]
 800825e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8008260:	78fa      	ldrb	r2, [r7, #3]
 8008262:	6879      	ldr	r1, [r7, #4]
 8008264:	4613      	mov	r3, r2
 8008266:	011b      	lsls	r3, r3, #4
 8008268:	1a9b      	subs	r3, r3, r2
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	440b      	add	r3, r1
 800826e:	3326      	adds	r3, #38	@ 0x26
 8008270:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8008274:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8008276:	78fa      	ldrb	r2, [r7, #3]
 8008278:	78bb      	ldrb	r3, [r7, #2]
 800827a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800827e:	b2d8      	uxtb	r0, r3
 8008280:	6879      	ldr	r1, [r7, #4]
 8008282:	4613      	mov	r3, r2
 8008284:	011b      	lsls	r3, r3, #4
 8008286:	1a9b      	subs	r3, r3, r2
 8008288:	009b      	lsls	r3, r3, #2
 800828a:	440b      	add	r3, r1
 800828c:	3316      	adds	r3, #22
 800828e:	4602      	mov	r2, r0
 8008290:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8008292:	78fb      	ldrb	r3, [r7, #3]
 8008294:	4619      	mov	r1, r3
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f000 fba4 	bl	80089e4 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800829c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	da0a      	bge.n	80082ba <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80082a4:	78fa      	ldrb	r2, [r7, #3]
 80082a6:	6879      	ldr	r1, [r7, #4]
 80082a8:	4613      	mov	r3, r2
 80082aa:	011b      	lsls	r3, r3, #4
 80082ac:	1a9b      	subs	r3, r3, r2
 80082ae:	009b      	lsls	r3, r3, #2
 80082b0:	440b      	add	r3, r1
 80082b2:	3317      	adds	r3, #23
 80082b4:	2201      	movs	r2, #1
 80082b6:	701a      	strb	r2, [r3, #0]
 80082b8:	e009      	b.n	80082ce <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80082ba:	78fa      	ldrb	r2, [r7, #3]
 80082bc:	6879      	ldr	r1, [r7, #4]
 80082be:	4613      	mov	r3, r2
 80082c0:	011b      	lsls	r3, r3, #4
 80082c2:	1a9b      	subs	r3, r3, r2
 80082c4:	009b      	lsls	r3, r3, #2
 80082c6:	440b      	add	r3, r1
 80082c8:	3317      	adds	r3, #23
 80082ca:	2200      	movs	r2, #0
 80082cc:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	4618      	mov	r0, r3
 80082d4:	f00a f8b6 	bl	8012444 <USB_GetHostSpeed>
 80082d8:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80082da:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d10b      	bne.n	80082fa <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80082e2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d107      	bne.n	80082fa <HAL_HCD_HC_Init+0x10a>
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d104      	bne.n	80082fa <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	2bbc      	cmp	r3, #188	@ 0xbc
 80082f4:	d901      	bls.n	80082fa <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80082f6:	23bc      	movs	r3, #188	@ 0xbc
 80082f8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80082fa:	78fa      	ldrb	r2, [r7, #3]
 80082fc:	6879      	ldr	r1, [r7, #4]
 80082fe:	4613      	mov	r3, r2
 8008300:	011b      	lsls	r3, r3, #4
 8008302:	1a9b      	subs	r3, r3, r2
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	440b      	add	r3, r1
 8008308:	3318      	adds	r3, #24
 800830a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800830e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8008310:	78fa      	ldrb	r2, [r7, #3]
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	b298      	uxth	r0, r3
 8008316:	6879      	ldr	r1, [r7, #4]
 8008318:	4613      	mov	r3, r2
 800831a:	011b      	lsls	r3, r3, #4
 800831c:	1a9b      	subs	r3, r3, r2
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	440b      	add	r3, r1
 8008322:	3328      	adds	r3, #40	@ 0x28
 8008324:	4602      	mov	r2, r0
 8008326:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6818      	ldr	r0, [r3, #0]
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	b29b      	uxth	r3, r3
 8008330:	787c      	ldrb	r4, [r7, #1]
 8008332:	78ba      	ldrb	r2, [r7, #2]
 8008334:	78f9      	ldrb	r1, [r7, #3]
 8008336:	9302      	str	r3, [sp, #8]
 8008338:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800833c:	9301      	str	r3, [sp, #4]
 800833e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008342:	9300      	str	r3, [sp, #0]
 8008344:	4623      	mov	r3, r4
 8008346:	f00a f8a5 	bl	8012494 <USB_HC_Init>
 800834a:	4603      	mov	r3, r0
 800834c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2200      	movs	r2, #0
 8008352:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8008356:	7bfb      	ldrb	r3, [r7, #15]
}
 8008358:	4618      	mov	r0, r3
 800835a:	371c      	adds	r7, #28
 800835c:	46bd      	mov	sp, r7
 800835e:	bd90      	pop	{r4, r7, pc}

08008360 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b082      	sub	sp, #8
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	4608      	mov	r0, r1
 800836a:	4611      	mov	r1, r2
 800836c:	461a      	mov	r2, r3
 800836e:	4603      	mov	r3, r0
 8008370:	70fb      	strb	r3, [r7, #3]
 8008372:	460b      	mov	r3, r1
 8008374:	70bb      	strb	r3, [r7, #2]
 8008376:	4613      	mov	r3, r2
 8008378:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800837a:	78fa      	ldrb	r2, [r7, #3]
 800837c:	6879      	ldr	r1, [r7, #4]
 800837e:	4613      	mov	r3, r2
 8008380:	011b      	lsls	r3, r3, #4
 8008382:	1a9b      	subs	r3, r3, r2
 8008384:	009b      	lsls	r3, r3, #2
 8008386:	440b      	add	r3, r1
 8008388:	3317      	adds	r3, #23
 800838a:	78ba      	ldrb	r2, [r7, #2]
 800838c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800838e:	78fa      	ldrb	r2, [r7, #3]
 8008390:	6879      	ldr	r1, [r7, #4]
 8008392:	4613      	mov	r3, r2
 8008394:	011b      	lsls	r3, r3, #4
 8008396:	1a9b      	subs	r3, r3, r2
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	440b      	add	r3, r1
 800839c:	3326      	adds	r3, #38	@ 0x26
 800839e:	787a      	ldrb	r2, [r7, #1]
 80083a0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80083a2:	7c3b      	ldrb	r3, [r7, #16]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d114      	bne.n	80083d2 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80083a8:	78fa      	ldrb	r2, [r7, #3]
 80083aa:	6879      	ldr	r1, [r7, #4]
 80083ac:	4613      	mov	r3, r2
 80083ae:	011b      	lsls	r3, r3, #4
 80083b0:	1a9b      	subs	r3, r3, r2
 80083b2:	009b      	lsls	r3, r3, #2
 80083b4:	440b      	add	r3, r1
 80083b6:	332a      	adds	r3, #42	@ 0x2a
 80083b8:	2203      	movs	r2, #3
 80083ba:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80083bc:	78fa      	ldrb	r2, [r7, #3]
 80083be:	6879      	ldr	r1, [r7, #4]
 80083c0:	4613      	mov	r3, r2
 80083c2:	011b      	lsls	r3, r3, #4
 80083c4:	1a9b      	subs	r3, r3, r2
 80083c6:	009b      	lsls	r3, r3, #2
 80083c8:	440b      	add	r3, r1
 80083ca:	3319      	adds	r3, #25
 80083cc:	7f3a      	ldrb	r2, [r7, #28]
 80083ce:	701a      	strb	r2, [r3, #0]
 80083d0:	e009      	b.n	80083e6 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80083d2:	78fa      	ldrb	r2, [r7, #3]
 80083d4:	6879      	ldr	r1, [r7, #4]
 80083d6:	4613      	mov	r3, r2
 80083d8:	011b      	lsls	r3, r3, #4
 80083da:	1a9b      	subs	r3, r3, r2
 80083dc:	009b      	lsls	r3, r3, #2
 80083de:	440b      	add	r3, r1
 80083e0:	332a      	adds	r3, #42	@ 0x2a
 80083e2:	2202      	movs	r2, #2
 80083e4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80083e6:	787b      	ldrb	r3, [r7, #1]
 80083e8:	2b03      	cmp	r3, #3
 80083ea:	f200 8102 	bhi.w	80085f2 <HAL_HCD_HC_SubmitRequest+0x292>
 80083ee:	a201      	add	r2, pc, #4	@ (adr r2, 80083f4 <HAL_HCD_HC_SubmitRequest+0x94>)
 80083f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083f4:	08008405 	.word	0x08008405
 80083f8:	080085dd 	.word	0x080085dd
 80083fc:	080084c9 	.word	0x080084c9
 8008400:	08008553 	.word	0x08008553
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8008404:	7c3b      	ldrb	r3, [r7, #16]
 8008406:	2b01      	cmp	r3, #1
 8008408:	f040 80f5 	bne.w	80085f6 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 800840c:	78bb      	ldrb	r3, [r7, #2]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d12d      	bne.n	800846e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8008412:	8b3b      	ldrh	r3, [r7, #24]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d109      	bne.n	800842c <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8008418:	78fa      	ldrb	r2, [r7, #3]
 800841a:	6879      	ldr	r1, [r7, #4]
 800841c:	4613      	mov	r3, r2
 800841e:	011b      	lsls	r3, r3, #4
 8008420:	1a9b      	subs	r3, r3, r2
 8008422:	009b      	lsls	r3, r3, #2
 8008424:	440b      	add	r3, r1
 8008426:	333d      	adds	r3, #61	@ 0x3d
 8008428:	2201      	movs	r2, #1
 800842a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 800842c:	78fa      	ldrb	r2, [r7, #3]
 800842e:	6879      	ldr	r1, [r7, #4]
 8008430:	4613      	mov	r3, r2
 8008432:	011b      	lsls	r3, r3, #4
 8008434:	1a9b      	subs	r3, r3, r2
 8008436:	009b      	lsls	r3, r3, #2
 8008438:	440b      	add	r3, r1
 800843a:	333d      	adds	r3, #61	@ 0x3d
 800843c:	781b      	ldrb	r3, [r3, #0]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d10a      	bne.n	8008458 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008442:	78fa      	ldrb	r2, [r7, #3]
 8008444:	6879      	ldr	r1, [r7, #4]
 8008446:	4613      	mov	r3, r2
 8008448:	011b      	lsls	r3, r3, #4
 800844a:	1a9b      	subs	r3, r3, r2
 800844c:	009b      	lsls	r3, r3, #2
 800844e:	440b      	add	r3, r1
 8008450:	332a      	adds	r3, #42	@ 0x2a
 8008452:	2200      	movs	r2, #0
 8008454:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8008456:	e0ce      	b.n	80085f6 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008458:	78fa      	ldrb	r2, [r7, #3]
 800845a:	6879      	ldr	r1, [r7, #4]
 800845c:	4613      	mov	r3, r2
 800845e:	011b      	lsls	r3, r3, #4
 8008460:	1a9b      	subs	r3, r3, r2
 8008462:	009b      	lsls	r3, r3, #2
 8008464:	440b      	add	r3, r1
 8008466:	332a      	adds	r3, #42	@ 0x2a
 8008468:	2202      	movs	r2, #2
 800846a:	701a      	strb	r2, [r3, #0]
      break;
 800846c:	e0c3      	b.n	80085f6 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800846e:	78fa      	ldrb	r2, [r7, #3]
 8008470:	6879      	ldr	r1, [r7, #4]
 8008472:	4613      	mov	r3, r2
 8008474:	011b      	lsls	r3, r3, #4
 8008476:	1a9b      	subs	r3, r3, r2
 8008478:	009b      	lsls	r3, r3, #2
 800847a:	440b      	add	r3, r1
 800847c:	331a      	adds	r3, #26
 800847e:	781b      	ldrb	r3, [r3, #0]
 8008480:	2b01      	cmp	r3, #1
 8008482:	f040 80b8 	bne.w	80085f6 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8008486:	78fa      	ldrb	r2, [r7, #3]
 8008488:	6879      	ldr	r1, [r7, #4]
 800848a:	4613      	mov	r3, r2
 800848c:	011b      	lsls	r3, r3, #4
 800848e:	1a9b      	subs	r3, r3, r2
 8008490:	009b      	lsls	r3, r3, #2
 8008492:	440b      	add	r3, r1
 8008494:	333c      	adds	r3, #60	@ 0x3c
 8008496:	781b      	ldrb	r3, [r3, #0]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d10a      	bne.n	80084b2 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800849c:	78fa      	ldrb	r2, [r7, #3]
 800849e:	6879      	ldr	r1, [r7, #4]
 80084a0:	4613      	mov	r3, r2
 80084a2:	011b      	lsls	r3, r3, #4
 80084a4:	1a9b      	subs	r3, r3, r2
 80084a6:	009b      	lsls	r3, r3, #2
 80084a8:	440b      	add	r3, r1
 80084aa:	332a      	adds	r3, #42	@ 0x2a
 80084ac:	2200      	movs	r2, #0
 80084ae:	701a      	strb	r2, [r3, #0]
      break;
 80084b0:	e0a1      	b.n	80085f6 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80084b2:	78fa      	ldrb	r2, [r7, #3]
 80084b4:	6879      	ldr	r1, [r7, #4]
 80084b6:	4613      	mov	r3, r2
 80084b8:	011b      	lsls	r3, r3, #4
 80084ba:	1a9b      	subs	r3, r3, r2
 80084bc:	009b      	lsls	r3, r3, #2
 80084be:	440b      	add	r3, r1
 80084c0:	332a      	adds	r3, #42	@ 0x2a
 80084c2:	2202      	movs	r2, #2
 80084c4:	701a      	strb	r2, [r3, #0]
      break;
 80084c6:	e096      	b.n	80085f6 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80084c8:	78bb      	ldrb	r3, [r7, #2]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d120      	bne.n	8008510 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80084ce:	78fa      	ldrb	r2, [r7, #3]
 80084d0:	6879      	ldr	r1, [r7, #4]
 80084d2:	4613      	mov	r3, r2
 80084d4:	011b      	lsls	r3, r3, #4
 80084d6:	1a9b      	subs	r3, r3, r2
 80084d8:	009b      	lsls	r3, r3, #2
 80084da:	440b      	add	r3, r1
 80084dc:	333d      	adds	r3, #61	@ 0x3d
 80084de:	781b      	ldrb	r3, [r3, #0]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d10a      	bne.n	80084fa <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80084e4:	78fa      	ldrb	r2, [r7, #3]
 80084e6:	6879      	ldr	r1, [r7, #4]
 80084e8:	4613      	mov	r3, r2
 80084ea:	011b      	lsls	r3, r3, #4
 80084ec:	1a9b      	subs	r3, r3, r2
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	440b      	add	r3, r1
 80084f2:	332a      	adds	r3, #42	@ 0x2a
 80084f4:	2200      	movs	r2, #0
 80084f6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80084f8:	e07e      	b.n	80085f8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80084fa:	78fa      	ldrb	r2, [r7, #3]
 80084fc:	6879      	ldr	r1, [r7, #4]
 80084fe:	4613      	mov	r3, r2
 8008500:	011b      	lsls	r3, r3, #4
 8008502:	1a9b      	subs	r3, r3, r2
 8008504:	009b      	lsls	r3, r3, #2
 8008506:	440b      	add	r3, r1
 8008508:	332a      	adds	r3, #42	@ 0x2a
 800850a:	2202      	movs	r2, #2
 800850c:	701a      	strb	r2, [r3, #0]
      break;
 800850e:	e073      	b.n	80085f8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8008510:	78fa      	ldrb	r2, [r7, #3]
 8008512:	6879      	ldr	r1, [r7, #4]
 8008514:	4613      	mov	r3, r2
 8008516:	011b      	lsls	r3, r3, #4
 8008518:	1a9b      	subs	r3, r3, r2
 800851a:	009b      	lsls	r3, r3, #2
 800851c:	440b      	add	r3, r1
 800851e:	333c      	adds	r3, #60	@ 0x3c
 8008520:	781b      	ldrb	r3, [r3, #0]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d10a      	bne.n	800853c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008526:	78fa      	ldrb	r2, [r7, #3]
 8008528:	6879      	ldr	r1, [r7, #4]
 800852a:	4613      	mov	r3, r2
 800852c:	011b      	lsls	r3, r3, #4
 800852e:	1a9b      	subs	r3, r3, r2
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	440b      	add	r3, r1
 8008534:	332a      	adds	r3, #42	@ 0x2a
 8008536:	2200      	movs	r2, #0
 8008538:	701a      	strb	r2, [r3, #0]
      break;
 800853a:	e05d      	b.n	80085f8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800853c:	78fa      	ldrb	r2, [r7, #3]
 800853e:	6879      	ldr	r1, [r7, #4]
 8008540:	4613      	mov	r3, r2
 8008542:	011b      	lsls	r3, r3, #4
 8008544:	1a9b      	subs	r3, r3, r2
 8008546:	009b      	lsls	r3, r3, #2
 8008548:	440b      	add	r3, r1
 800854a:	332a      	adds	r3, #42	@ 0x2a
 800854c:	2202      	movs	r2, #2
 800854e:	701a      	strb	r2, [r3, #0]
      break;
 8008550:	e052      	b.n	80085f8 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8008552:	78bb      	ldrb	r3, [r7, #2]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d120      	bne.n	800859a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8008558:	78fa      	ldrb	r2, [r7, #3]
 800855a:	6879      	ldr	r1, [r7, #4]
 800855c:	4613      	mov	r3, r2
 800855e:	011b      	lsls	r3, r3, #4
 8008560:	1a9b      	subs	r3, r3, r2
 8008562:	009b      	lsls	r3, r3, #2
 8008564:	440b      	add	r3, r1
 8008566:	333d      	adds	r3, #61	@ 0x3d
 8008568:	781b      	ldrb	r3, [r3, #0]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d10a      	bne.n	8008584 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800856e:	78fa      	ldrb	r2, [r7, #3]
 8008570:	6879      	ldr	r1, [r7, #4]
 8008572:	4613      	mov	r3, r2
 8008574:	011b      	lsls	r3, r3, #4
 8008576:	1a9b      	subs	r3, r3, r2
 8008578:	009b      	lsls	r3, r3, #2
 800857a:	440b      	add	r3, r1
 800857c:	332a      	adds	r3, #42	@ 0x2a
 800857e:	2200      	movs	r2, #0
 8008580:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8008582:	e039      	b.n	80085f8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008584:	78fa      	ldrb	r2, [r7, #3]
 8008586:	6879      	ldr	r1, [r7, #4]
 8008588:	4613      	mov	r3, r2
 800858a:	011b      	lsls	r3, r3, #4
 800858c:	1a9b      	subs	r3, r3, r2
 800858e:	009b      	lsls	r3, r3, #2
 8008590:	440b      	add	r3, r1
 8008592:	332a      	adds	r3, #42	@ 0x2a
 8008594:	2202      	movs	r2, #2
 8008596:	701a      	strb	r2, [r3, #0]
      break;
 8008598:	e02e      	b.n	80085f8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800859a:	78fa      	ldrb	r2, [r7, #3]
 800859c:	6879      	ldr	r1, [r7, #4]
 800859e:	4613      	mov	r3, r2
 80085a0:	011b      	lsls	r3, r3, #4
 80085a2:	1a9b      	subs	r3, r3, r2
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	440b      	add	r3, r1
 80085a8:	333c      	adds	r3, #60	@ 0x3c
 80085aa:	781b      	ldrb	r3, [r3, #0]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d10a      	bne.n	80085c6 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80085b0:	78fa      	ldrb	r2, [r7, #3]
 80085b2:	6879      	ldr	r1, [r7, #4]
 80085b4:	4613      	mov	r3, r2
 80085b6:	011b      	lsls	r3, r3, #4
 80085b8:	1a9b      	subs	r3, r3, r2
 80085ba:	009b      	lsls	r3, r3, #2
 80085bc:	440b      	add	r3, r1
 80085be:	332a      	adds	r3, #42	@ 0x2a
 80085c0:	2200      	movs	r2, #0
 80085c2:	701a      	strb	r2, [r3, #0]
      break;
 80085c4:	e018      	b.n	80085f8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80085c6:	78fa      	ldrb	r2, [r7, #3]
 80085c8:	6879      	ldr	r1, [r7, #4]
 80085ca:	4613      	mov	r3, r2
 80085cc:	011b      	lsls	r3, r3, #4
 80085ce:	1a9b      	subs	r3, r3, r2
 80085d0:	009b      	lsls	r3, r3, #2
 80085d2:	440b      	add	r3, r1
 80085d4:	332a      	adds	r3, #42	@ 0x2a
 80085d6:	2202      	movs	r2, #2
 80085d8:	701a      	strb	r2, [r3, #0]
      break;
 80085da:	e00d      	b.n	80085f8 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80085dc:	78fa      	ldrb	r2, [r7, #3]
 80085de:	6879      	ldr	r1, [r7, #4]
 80085e0:	4613      	mov	r3, r2
 80085e2:	011b      	lsls	r3, r3, #4
 80085e4:	1a9b      	subs	r3, r3, r2
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	440b      	add	r3, r1
 80085ea:	332a      	adds	r3, #42	@ 0x2a
 80085ec:	2200      	movs	r2, #0
 80085ee:	701a      	strb	r2, [r3, #0]
      break;
 80085f0:	e002      	b.n	80085f8 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80085f2:	bf00      	nop
 80085f4:	e000      	b.n	80085f8 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80085f6:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80085f8:	78fa      	ldrb	r2, [r7, #3]
 80085fa:	6879      	ldr	r1, [r7, #4]
 80085fc:	4613      	mov	r3, r2
 80085fe:	011b      	lsls	r3, r3, #4
 8008600:	1a9b      	subs	r3, r3, r2
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	440b      	add	r3, r1
 8008606:	332c      	adds	r3, #44	@ 0x2c
 8008608:	697a      	ldr	r2, [r7, #20]
 800860a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800860c:	78fa      	ldrb	r2, [r7, #3]
 800860e:	8b39      	ldrh	r1, [r7, #24]
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	4613      	mov	r3, r2
 8008614:	011b      	lsls	r3, r3, #4
 8008616:	1a9b      	subs	r3, r3, r2
 8008618:	009b      	lsls	r3, r3, #2
 800861a:	4403      	add	r3, r0
 800861c:	3334      	adds	r3, #52	@ 0x34
 800861e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8008620:	78fa      	ldrb	r2, [r7, #3]
 8008622:	6879      	ldr	r1, [r7, #4]
 8008624:	4613      	mov	r3, r2
 8008626:	011b      	lsls	r3, r3, #4
 8008628:	1a9b      	subs	r3, r3, r2
 800862a:	009b      	lsls	r3, r3, #2
 800862c:	440b      	add	r3, r1
 800862e:	334c      	adds	r3, #76	@ 0x4c
 8008630:	2200      	movs	r2, #0
 8008632:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8008634:	78fa      	ldrb	r2, [r7, #3]
 8008636:	6879      	ldr	r1, [r7, #4]
 8008638:	4613      	mov	r3, r2
 800863a:	011b      	lsls	r3, r3, #4
 800863c:	1a9b      	subs	r3, r3, r2
 800863e:	009b      	lsls	r3, r3, #2
 8008640:	440b      	add	r3, r1
 8008642:	3338      	adds	r3, #56	@ 0x38
 8008644:	2200      	movs	r2, #0
 8008646:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8008648:	78fa      	ldrb	r2, [r7, #3]
 800864a:	6879      	ldr	r1, [r7, #4]
 800864c:	4613      	mov	r3, r2
 800864e:	011b      	lsls	r3, r3, #4
 8008650:	1a9b      	subs	r3, r3, r2
 8008652:	009b      	lsls	r3, r3, #2
 8008654:	440b      	add	r3, r1
 8008656:	3315      	adds	r3, #21
 8008658:	78fa      	ldrb	r2, [r7, #3]
 800865a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800865c:	78fa      	ldrb	r2, [r7, #3]
 800865e:	6879      	ldr	r1, [r7, #4]
 8008660:	4613      	mov	r3, r2
 8008662:	011b      	lsls	r3, r3, #4
 8008664:	1a9b      	subs	r3, r3, r2
 8008666:	009b      	lsls	r3, r3, #2
 8008668:	440b      	add	r3, r1
 800866a:	334d      	adds	r3, #77	@ 0x4d
 800866c:	2200      	movs	r2, #0
 800866e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6818      	ldr	r0, [r3, #0]
 8008674:	78fa      	ldrb	r2, [r7, #3]
 8008676:	4613      	mov	r3, r2
 8008678:	011b      	lsls	r3, r3, #4
 800867a:	1a9b      	subs	r3, r3, r2
 800867c:	009b      	lsls	r3, r3, #2
 800867e:	3310      	adds	r3, #16
 8008680:	687a      	ldr	r2, [r7, #4]
 8008682:	4413      	add	r3, r2
 8008684:	1d19      	adds	r1, r3, #4
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	799b      	ldrb	r3, [r3, #6]
 800868a:	461a      	mov	r2, r3
 800868c:	f00a f82e 	bl	80126ec <USB_HC_StartXfer>
 8008690:	4603      	mov	r3, r0
}
 8008692:	4618      	mov	r0, r3
 8008694:	3708      	adds	r7, #8
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
 800869a:	bf00      	nop

0800869c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b086      	sub	sp, #24
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4618      	mov	r0, r3
 80086b4:	f009 fd28 	bl	8012108 <USB_GetMode>
 80086b8:	4603      	mov	r3, r0
 80086ba:	2b01      	cmp	r3, #1
 80086bc:	f040 80fb 	bne.w	80088b6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4618      	mov	r0, r3
 80086c6:	f009 fceb 	bl	80120a0 <USB_ReadInterrupts>
 80086ca:	4603      	mov	r3, r0
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	f000 80f1 	beq.w	80088b4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4618      	mov	r0, r3
 80086d8:	f009 fce2 	bl	80120a0 <USB_ReadInterrupts>
 80086dc:	4603      	mov	r3, r0
 80086de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80086e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80086e6:	d104      	bne.n	80086f2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80086f0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4618      	mov	r0, r3
 80086f8:	f009 fcd2 	bl	80120a0 <USB_ReadInterrupts>
 80086fc:	4603      	mov	r3, r0
 80086fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008702:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008706:	d104      	bne.n	8008712 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008710:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4618      	mov	r0, r3
 8008718:	f009 fcc2 	bl	80120a0 <USB_ReadInterrupts>
 800871c:	4603      	mov	r3, r0
 800871e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008722:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008726:	d104      	bne.n	8008732 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8008730:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4618      	mov	r0, r3
 8008738:	f009 fcb2 	bl	80120a0 <USB_ReadInterrupts>
 800873c:	4603      	mov	r3, r0
 800873e:	f003 0302 	and.w	r3, r3, #2
 8008742:	2b02      	cmp	r3, #2
 8008744:	d103      	bne.n	800874e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	2202      	movs	r2, #2
 800874c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4618      	mov	r0, r3
 8008754:	f009 fca4 	bl	80120a0 <USB_ReadInterrupts>
 8008758:	4603      	mov	r3, r0
 800875a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800875e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008762:	d120      	bne.n	80087a6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800876c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f003 0301 	and.w	r3, r3, #1
 800877a:	2b00      	cmp	r3, #0
 800877c:	d113      	bne.n	80087a6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800877e:	2110      	movs	r1, #16
 8008780:	6938      	ldr	r0, [r7, #16]
 8008782:	f009 fb97 	bl	8011eb4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8008786:	6938      	ldr	r0, [r7, #16]
 8008788:	f009 fbc6 	bl	8011f18 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	7a5b      	ldrb	r3, [r3, #9]
 8008790:	2b02      	cmp	r3, #2
 8008792:	d105      	bne.n	80087a0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	2101      	movs	r1, #1
 800879a:	4618      	mov	r0, r3
 800879c:	f009 fdb2 	bl	8012304 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f00f fcfd 	bl	80181a0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4618      	mov	r0, r3
 80087ac:	f009 fc78 	bl	80120a0 <USB_ReadInterrupts>
 80087b0:	4603      	mov	r3, r0
 80087b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80087b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80087ba:	d102      	bne.n	80087c2 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f001 fd4d 	bl	800a25c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4618      	mov	r0, r3
 80087c8:	f009 fc6a 	bl	80120a0 <USB_ReadInterrupts>
 80087cc:	4603      	mov	r3, r0
 80087ce:	f003 0308 	and.w	r3, r3, #8
 80087d2:	2b08      	cmp	r3, #8
 80087d4:	d106      	bne.n	80087e4 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80087d6:	6878      	ldr	r0, [r7, #4]
 80087d8:	f00f fcc6 	bl	8018168 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	2208      	movs	r2, #8
 80087e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4618      	mov	r0, r3
 80087ea:	f009 fc59 	bl	80120a0 <USB_ReadInterrupts>
 80087ee:	4603      	mov	r3, r0
 80087f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087f8:	d139      	bne.n	800886e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4618      	mov	r0, r3
 8008800:	f00a f9ee 	bl	8012be0 <USB_HC_ReadInterrupt>
 8008804:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8008806:	2300      	movs	r3, #0
 8008808:	617b      	str	r3, [r7, #20]
 800880a:	e025      	b.n	8008858 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	f003 030f 	and.w	r3, r3, #15
 8008812:	68ba      	ldr	r2, [r7, #8]
 8008814:	fa22 f303 	lsr.w	r3, r2, r3
 8008818:	f003 0301 	and.w	r3, r3, #1
 800881c:	2b00      	cmp	r3, #0
 800881e:	d018      	beq.n	8008852 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	015a      	lsls	r2, r3, #5
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	4413      	add	r3, r2
 8008828:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008832:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008836:	d106      	bne.n	8008846 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	b2db      	uxtb	r3, r3
 800883c:	4619      	mov	r1, r3
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 f905 	bl	8008a4e <HCD_HC_IN_IRQHandler>
 8008844:	e005      	b.n	8008852 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	b2db      	uxtb	r3, r3
 800884a:	4619      	mov	r1, r3
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	f000 ff67 	bl	8009720 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	3301      	adds	r3, #1
 8008856:	617b      	str	r3, [r7, #20]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	795b      	ldrb	r3, [r3, #5]
 800885c:	461a      	mov	r2, r3
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	4293      	cmp	r3, r2
 8008862:	d3d3      	bcc.n	800880c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800886c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	4618      	mov	r0, r3
 8008874:	f009 fc14 	bl	80120a0 <USB_ReadInterrupts>
 8008878:	4603      	mov	r3, r0
 800887a:	f003 0310 	and.w	r3, r3, #16
 800887e:	2b10      	cmp	r3, #16
 8008880:	d101      	bne.n	8008886 <HAL_HCD_IRQHandler+0x1ea>
 8008882:	2301      	movs	r3, #1
 8008884:	e000      	b.n	8008888 <HAL_HCD_IRQHandler+0x1ec>
 8008886:	2300      	movs	r3, #0
 8008888:	2b00      	cmp	r3, #0
 800888a:	d014      	beq.n	80088b6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	699a      	ldr	r2, [r3, #24]
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f022 0210 	bic.w	r2, r2, #16
 800889a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f001 fbfe 	bl	800a09e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	699a      	ldr	r2, [r3, #24]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f042 0210 	orr.w	r2, r2, #16
 80088b0:	619a      	str	r2, [r3, #24]
 80088b2:	e000      	b.n	80088b6 <HAL_HCD_IRQHandler+0x21a>
      return;
 80088b4:	bf00      	nop
    }
  }
}
 80088b6:	3718      	adds	r7, #24
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}

080088bc <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b082      	sub	sp, #8
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	d101      	bne.n	80088d2 <HAL_HCD_Start+0x16>
 80088ce:	2302      	movs	r3, #2
 80088d0:	e013      	b.n	80088fa <HAL_HCD_Start+0x3e>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2201      	movs	r2, #1
 80088d6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	2101      	movs	r1, #1
 80088e0:	4618      	mov	r0, r3
 80088e2:	f009 fd76 	bl	80123d2 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4618      	mov	r0, r3
 80088ec:	f009 fa74 	bl	8011dd8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2200      	movs	r2, #0
 80088f4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80088f8:	2300      	movs	r3, #0
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3708      	adds	r7, #8
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}

08008902 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8008902:	b580      	push	{r7, lr}
 8008904:	b082      	sub	sp, #8
 8008906:	af00      	add	r7, sp, #0
 8008908:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8008910:	2b01      	cmp	r3, #1
 8008912:	d101      	bne.n	8008918 <HAL_HCD_Stop+0x16>
 8008914:	2302      	movs	r3, #2
 8008916:	e00d      	b.n	8008934 <HAL_HCD_Stop+0x32>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2201      	movs	r2, #1
 800891c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	4618      	mov	r0, r3
 8008926:	f00a fac9 	bl	8012ebc <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2200      	movs	r2, #0
 800892e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8008932:	2300      	movs	r3, #0
}
 8008934:	4618      	mov	r0, r3
 8008936:	3708      	adds	r7, #8
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}

0800893c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b082      	sub	sp, #8
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4618      	mov	r0, r3
 800894a:	f009 fd18 	bl	801237e <USB_ResetPort>
 800894e:	4603      	mov	r3, r0
}
 8008950:	4618      	mov	r0, r3
 8008952:	3708      	adds	r7, #8
 8008954:	46bd      	mov	sp, r7
 8008956:	bd80      	pop	{r7, pc}

08008958 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8008958:	b480      	push	{r7}
 800895a:	b083      	sub	sp, #12
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
 8008960:	460b      	mov	r3, r1
 8008962:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8008964:	78fa      	ldrb	r2, [r7, #3]
 8008966:	6879      	ldr	r1, [r7, #4]
 8008968:	4613      	mov	r3, r2
 800896a:	011b      	lsls	r3, r3, #4
 800896c:	1a9b      	subs	r3, r3, r2
 800896e:	009b      	lsls	r3, r3, #2
 8008970:	440b      	add	r3, r1
 8008972:	334c      	adds	r3, #76	@ 0x4c
 8008974:	781b      	ldrb	r3, [r3, #0]
}
 8008976:	4618      	mov	r0, r3
 8008978:	370c      	adds	r7, #12
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr

08008982 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8008982:	b480      	push	{r7}
 8008984:	b083      	sub	sp, #12
 8008986:	af00      	add	r7, sp, #0
 8008988:	6078      	str	r0, [r7, #4]
 800898a:	460b      	mov	r3, r1
 800898c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800898e:	78fa      	ldrb	r2, [r7, #3]
 8008990:	6879      	ldr	r1, [r7, #4]
 8008992:	4613      	mov	r3, r2
 8008994:	011b      	lsls	r3, r3, #4
 8008996:	1a9b      	subs	r3, r3, r2
 8008998:	009b      	lsls	r3, r3, #2
 800899a:	440b      	add	r3, r1
 800899c:	3338      	adds	r3, #56	@ 0x38
 800899e:	681b      	ldr	r3, [r3, #0]
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	370c      	adds	r7, #12
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr

080089ac <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b082      	sub	sp, #8
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4618      	mov	r0, r3
 80089ba:	f009 fd5a 	bl	8012472 <USB_GetCurrentFrame>
 80089be:	4603      	mov	r3, r0
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	3708      	adds	r7, #8
 80089c4:	46bd      	mov	sp, r7
 80089c6:	bd80      	pop	{r7, pc}

080089c8 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b082      	sub	sp, #8
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4618      	mov	r0, r3
 80089d6:	f009 fd35 	bl	8012444 <USB_GetHostSpeed>
 80089da:	4603      	mov	r3, r0
}
 80089dc:	4618      	mov	r0, r3
 80089de:	3708      	adds	r7, #8
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}

080089e4 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b083      	sub	sp, #12
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
 80089ec:	460b      	mov	r3, r1
 80089ee:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80089f0:	78fa      	ldrb	r2, [r7, #3]
 80089f2:	6879      	ldr	r1, [r7, #4]
 80089f4:	4613      	mov	r3, r2
 80089f6:	011b      	lsls	r3, r3, #4
 80089f8:	1a9b      	subs	r3, r3, r2
 80089fa:	009b      	lsls	r3, r3, #2
 80089fc:	440b      	add	r3, r1
 80089fe:	331a      	adds	r3, #26
 8008a00:	2200      	movs	r2, #0
 8008a02:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8008a04:	78fa      	ldrb	r2, [r7, #3]
 8008a06:	6879      	ldr	r1, [r7, #4]
 8008a08:	4613      	mov	r3, r2
 8008a0a:	011b      	lsls	r3, r3, #4
 8008a0c:	1a9b      	subs	r3, r3, r2
 8008a0e:	009b      	lsls	r3, r3, #2
 8008a10:	440b      	add	r3, r1
 8008a12:	331b      	adds	r3, #27
 8008a14:	2200      	movs	r2, #0
 8008a16:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8008a18:	78fa      	ldrb	r2, [r7, #3]
 8008a1a:	6879      	ldr	r1, [r7, #4]
 8008a1c:	4613      	mov	r3, r2
 8008a1e:	011b      	lsls	r3, r3, #4
 8008a20:	1a9b      	subs	r3, r3, r2
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	440b      	add	r3, r1
 8008a26:	3325      	adds	r3, #37	@ 0x25
 8008a28:	2200      	movs	r2, #0
 8008a2a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8008a2c:	78fa      	ldrb	r2, [r7, #3]
 8008a2e:	6879      	ldr	r1, [r7, #4]
 8008a30:	4613      	mov	r3, r2
 8008a32:	011b      	lsls	r3, r3, #4
 8008a34:	1a9b      	subs	r3, r3, r2
 8008a36:	009b      	lsls	r3, r3, #2
 8008a38:	440b      	add	r3, r1
 8008a3a:	3324      	adds	r3, #36	@ 0x24
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8008a40:	2300      	movs	r3, #0
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	370c      	adds	r7, #12
 8008a46:	46bd      	mov	sp, r7
 8008a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4c:	4770      	bx	lr

08008a4e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008a4e:	b580      	push	{r7, lr}
 8008a50:	b086      	sub	sp, #24
 8008a52:	af00      	add	r7, sp, #0
 8008a54:	6078      	str	r0, [r7, #4]
 8008a56:	460b      	mov	r3, r1
 8008a58:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a60:	697b      	ldr	r3, [r7, #20]
 8008a62:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	78fa      	ldrb	r2, [r7, #3]
 8008a6a:	4611      	mov	r1, r2
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f009 fb2a 	bl	80120c6 <USB_ReadChInterrupts>
 8008a72:	4603      	mov	r3, r0
 8008a74:	f003 0304 	and.w	r3, r3, #4
 8008a78:	2b04      	cmp	r3, #4
 8008a7a:	d11a      	bne.n	8008ab2 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8008a7c:	78fb      	ldrb	r3, [r7, #3]
 8008a7e:	015a      	lsls	r2, r3, #5
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	4413      	add	r3, r2
 8008a84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a88:	461a      	mov	r2, r3
 8008a8a:	2304      	movs	r3, #4
 8008a8c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008a8e:	78fa      	ldrb	r2, [r7, #3]
 8008a90:	6879      	ldr	r1, [r7, #4]
 8008a92:	4613      	mov	r3, r2
 8008a94:	011b      	lsls	r3, r3, #4
 8008a96:	1a9b      	subs	r3, r3, r2
 8008a98:	009b      	lsls	r3, r3, #2
 8008a9a:	440b      	add	r3, r1
 8008a9c:	334d      	adds	r3, #77	@ 0x4d
 8008a9e:	2207      	movs	r2, #7
 8008aa0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	78fa      	ldrb	r2, [r7, #3]
 8008aa8:	4611      	mov	r1, r2
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f00a f8a9 	bl	8012c02 <USB_HC_Halt>
 8008ab0:	e09e      	b.n	8008bf0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	78fa      	ldrb	r2, [r7, #3]
 8008ab8:	4611      	mov	r1, r2
 8008aba:	4618      	mov	r0, r3
 8008abc:	f009 fb03 	bl	80120c6 <USB_ReadChInterrupts>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ac6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008aca:	d11b      	bne.n	8008b04 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8008acc:	78fb      	ldrb	r3, [r7, #3]
 8008ace:	015a      	lsls	r2, r3, #5
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	4413      	add	r3, r2
 8008ad4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ad8:	461a      	mov	r2, r3
 8008ada:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008ade:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8008ae0:	78fa      	ldrb	r2, [r7, #3]
 8008ae2:	6879      	ldr	r1, [r7, #4]
 8008ae4:	4613      	mov	r3, r2
 8008ae6:	011b      	lsls	r3, r3, #4
 8008ae8:	1a9b      	subs	r3, r3, r2
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	440b      	add	r3, r1
 8008aee:	334d      	adds	r3, #77	@ 0x4d
 8008af0:	2208      	movs	r2, #8
 8008af2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	78fa      	ldrb	r2, [r7, #3]
 8008afa:	4611      	mov	r1, r2
 8008afc:	4618      	mov	r0, r3
 8008afe:	f00a f880 	bl	8012c02 <USB_HC_Halt>
 8008b02:	e075      	b.n	8008bf0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	78fa      	ldrb	r2, [r7, #3]
 8008b0a:	4611      	mov	r1, r2
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f009 fada 	bl	80120c6 <USB_ReadChInterrupts>
 8008b12:	4603      	mov	r3, r0
 8008b14:	f003 0308 	and.w	r3, r3, #8
 8008b18:	2b08      	cmp	r3, #8
 8008b1a:	d11a      	bne.n	8008b52 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8008b1c:	78fb      	ldrb	r3, [r7, #3]
 8008b1e:	015a      	lsls	r2, r3, #5
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	4413      	add	r3, r2
 8008b24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b28:	461a      	mov	r2, r3
 8008b2a:	2308      	movs	r3, #8
 8008b2c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8008b2e:	78fa      	ldrb	r2, [r7, #3]
 8008b30:	6879      	ldr	r1, [r7, #4]
 8008b32:	4613      	mov	r3, r2
 8008b34:	011b      	lsls	r3, r3, #4
 8008b36:	1a9b      	subs	r3, r3, r2
 8008b38:	009b      	lsls	r3, r3, #2
 8008b3a:	440b      	add	r3, r1
 8008b3c:	334d      	adds	r3, #77	@ 0x4d
 8008b3e:	2206      	movs	r2, #6
 8008b40:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	78fa      	ldrb	r2, [r7, #3]
 8008b48:	4611      	mov	r1, r2
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f00a f859 	bl	8012c02 <USB_HC_Halt>
 8008b50:	e04e      	b.n	8008bf0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	78fa      	ldrb	r2, [r7, #3]
 8008b58:	4611      	mov	r1, r2
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f009 fab3 	bl	80120c6 <USB_ReadChInterrupts>
 8008b60:	4603      	mov	r3, r0
 8008b62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b6a:	d11b      	bne.n	8008ba4 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8008b6c:	78fb      	ldrb	r3, [r7, #3]
 8008b6e:	015a      	lsls	r2, r3, #5
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	4413      	add	r3, r2
 8008b74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b78:	461a      	mov	r2, r3
 8008b7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b7e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8008b80:	78fa      	ldrb	r2, [r7, #3]
 8008b82:	6879      	ldr	r1, [r7, #4]
 8008b84:	4613      	mov	r3, r2
 8008b86:	011b      	lsls	r3, r3, #4
 8008b88:	1a9b      	subs	r3, r3, r2
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	440b      	add	r3, r1
 8008b8e:	334d      	adds	r3, #77	@ 0x4d
 8008b90:	2209      	movs	r2, #9
 8008b92:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	78fa      	ldrb	r2, [r7, #3]
 8008b9a:	4611      	mov	r1, r2
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f00a f830 	bl	8012c02 <USB_HC_Halt>
 8008ba2:	e025      	b.n	8008bf0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	78fa      	ldrb	r2, [r7, #3]
 8008baa:	4611      	mov	r1, r2
 8008bac:	4618      	mov	r0, r3
 8008bae:	f009 fa8a 	bl	80120c6 <USB_ReadChInterrupts>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bb8:	2b80      	cmp	r3, #128	@ 0x80
 8008bba:	d119      	bne.n	8008bf0 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8008bbc:	78fb      	ldrb	r3, [r7, #3]
 8008bbe:	015a      	lsls	r2, r3, #5
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	4413      	add	r3, r2
 8008bc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bc8:	461a      	mov	r2, r3
 8008bca:	2380      	movs	r3, #128	@ 0x80
 8008bcc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008bce:	78fa      	ldrb	r2, [r7, #3]
 8008bd0:	6879      	ldr	r1, [r7, #4]
 8008bd2:	4613      	mov	r3, r2
 8008bd4:	011b      	lsls	r3, r3, #4
 8008bd6:	1a9b      	subs	r3, r3, r2
 8008bd8:	009b      	lsls	r3, r3, #2
 8008bda:	440b      	add	r3, r1
 8008bdc:	334d      	adds	r3, #77	@ 0x4d
 8008bde:	2207      	movs	r2, #7
 8008be0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	78fa      	ldrb	r2, [r7, #3]
 8008be8:	4611      	mov	r1, r2
 8008bea:	4618      	mov	r0, r3
 8008bec:	f00a f809 	bl	8012c02 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	78fa      	ldrb	r2, [r7, #3]
 8008bf6:	4611      	mov	r1, r2
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f009 fa64 	bl	80120c6 <USB_ReadChInterrupts>
 8008bfe:	4603      	mov	r3, r0
 8008c00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c08:	d112      	bne.n	8008c30 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	78fa      	ldrb	r2, [r7, #3]
 8008c10:	4611      	mov	r1, r2
 8008c12:	4618      	mov	r0, r3
 8008c14:	f009 fff5 	bl	8012c02 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8008c18:	78fb      	ldrb	r3, [r7, #3]
 8008c1a:	015a      	lsls	r2, r3, #5
 8008c1c:	693b      	ldr	r3, [r7, #16]
 8008c1e:	4413      	add	r3, r2
 8008c20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c24:	461a      	mov	r2, r3
 8008c26:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008c2a:	6093      	str	r3, [r2, #8]
 8008c2c:	f000 bd75 	b.w	800971a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	78fa      	ldrb	r2, [r7, #3]
 8008c36:	4611      	mov	r1, r2
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f009 fa44 	bl	80120c6 <USB_ReadChInterrupts>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	f003 0301 	and.w	r3, r3, #1
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	f040 8128 	bne.w	8008e9a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008c4a:	78fb      	ldrb	r3, [r7, #3]
 8008c4c:	015a      	lsls	r2, r3, #5
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	4413      	add	r3, r2
 8008c52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c56:	461a      	mov	r2, r3
 8008c58:	2320      	movs	r3, #32
 8008c5a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8008c5c:	78fa      	ldrb	r2, [r7, #3]
 8008c5e:	6879      	ldr	r1, [r7, #4]
 8008c60:	4613      	mov	r3, r2
 8008c62:	011b      	lsls	r3, r3, #4
 8008c64:	1a9b      	subs	r3, r3, r2
 8008c66:	009b      	lsls	r3, r3, #2
 8008c68:	440b      	add	r3, r1
 8008c6a:	331b      	adds	r3, #27
 8008c6c:	781b      	ldrb	r3, [r3, #0]
 8008c6e:	2b01      	cmp	r3, #1
 8008c70:	d119      	bne.n	8008ca6 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008c72:	78fa      	ldrb	r2, [r7, #3]
 8008c74:	6879      	ldr	r1, [r7, #4]
 8008c76:	4613      	mov	r3, r2
 8008c78:	011b      	lsls	r3, r3, #4
 8008c7a:	1a9b      	subs	r3, r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	440b      	add	r3, r1
 8008c80:	331b      	adds	r3, #27
 8008c82:	2200      	movs	r2, #0
 8008c84:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008c86:	78fb      	ldrb	r3, [r7, #3]
 8008c88:	015a      	lsls	r2, r3, #5
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	4413      	add	r3, r2
 8008c8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	78fa      	ldrb	r2, [r7, #3]
 8008c96:	0151      	lsls	r1, r2, #5
 8008c98:	693a      	ldr	r2, [r7, #16]
 8008c9a:	440a      	add	r2, r1
 8008c9c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ca0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008ca4:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	799b      	ldrb	r3, [r3, #6]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d01b      	beq.n	8008ce6 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8008cae:	78fa      	ldrb	r2, [r7, #3]
 8008cb0:	6879      	ldr	r1, [r7, #4]
 8008cb2:	4613      	mov	r3, r2
 8008cb4:	011b      	lsls	r3, r3, #4
 8008cb6:	1a9b      	subs	r3, r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	440b      	add	r3, r1
 8008cbc:	3330      	adds	r3, #48	@ 0x30
 8008cbe:	6819      	ldr	r1, [r3, #0]
 8008cc0:	78fb      	ldrb	r3, [r7, #3]
 8008cc2:	015a      	lsls	r2, r3, #5
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ccc:	691b      	ldr	r3, [r3, #16]
 8008cce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008cd2:	78fa      	ldrb	r2, [r7, #3]
 8008cd4:	1ac9      	subs	r1, r1, r3
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	4613      	mov	r3, r2
 8008cda:	011b      	lsls	r3, r3, #4
 8008cdc:	1a9b      	subs	r3, r3, r2
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	4403      	add	r3, r0
 8008ce2:	3338      	adds	r3, #56	@ 0x38
 8008ce4:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8008ce6:	78fa      	ldrb	r2, [r7, #3]
 8008ce8:	6879      	ldr	r1, [r7, #4]
 8008cea:	4613      	mov	r3, r2
 8008cec:	011b      	lsls	r3, r3, #4
 8008cee:	1a9b      	subs	r3, r3, r2
 8008cf0:	009b      	lsls	r3, r3, #2
 8008cf2:	440b      	add	r3, r1
 8008cf4:	334d      	adds	r3, #77	@ 0x4d
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8008cfa:	78fa      	ldrb	r2, [r7, #3]
 8008cfc:	6879      	ldr	r1, [r7, #4]
 8008cfe:	4613      	mov	r3, r2
 8008d00:	011b      	lsls	r3, r3, #4
 8008d02:	1a9b      	subs	r3, r3, r2
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	440b      	add	r3, r1
 8008d08:	3344      	adds	r3, #68	@ 0x44
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8008d0e:	78fb      	ldrb	r3, [r7, #3]
 8008d10:	015a      	lsls	r2, r3, #5
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	4413      	add	r3, r2
 8008d16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008d20:	78fa      	ldrb	r2, [r7, #3]
 8008d22:	6879      	ldr	r1, [r7, #4]
 8008d24:	4613      	mov	r3, r2
 8008d26:	011b      	lsls	r3, r3, #4
 8008d28:	1a9b      	subs	r3, r3, r2
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	440b      	add	r3, r1
 8008d2e:	3326      	adds	r3, #38	@ 0x26
 8008d30:	781b      	ldrb	r3, [r3, #0]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d00a      	beq.n	8008d4c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008d36:	78fa      	ldrb	r2, [r7, #3]
 8008d38:	6879      	ldr	r1, [r7, #4]
 8008d3a:	4613      	mov	r3, r2
 8008d3c:	011b      	lsls	r3, r3, #4
 8008d3e:	1a9b      	subs	r3, r3, r2
 8008d40:	009b      	lsls	r3, r3, #2
 8008d42:	440b      	add	r3, r1
 8008d44:	3326      	adds	r3, #38	@ 0x26
 8008d46:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008d48:	2b02      	cmp	r3, #2
 8008d4a:	d110      	bne.n	8008d6e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	78fa      	ldrb	r2, [r7, #3]
 8008d52:	4611      	mov	r1, r2
 8008d54:	4618      	mov	r0, r3
 8008d56:	f009 ff54 	bl	8012c02 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008d5a:	78fb      	ldrb	r3, [r7, #3]
 8008d5c:	015a      	lsls	r2, r3, #5
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	4413      	add	r3, r2
 8008d62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d66:	461a      	mov	r2, r3
 8008d68:	2310      	movs	r3, #16
 8008d6a:	6093      	str	r3, [r2, #8]
 8008d6c:	e03d      	b.n	8008dea <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008d6e:	78fa      	ldrb	r2, [r7, #3]
 8008d70:	6879      	ldr	r1, [r7, #4]
 8008d72:	4613      	mov	r3, r2
 8008d74:	011b      	lsls	r3, r3, #4
 8008d76:	1a9b      	subs	r3, r3, r2
 8008d78:	009b      	lsls	r3, r3, #2
 8008d7a:	440b      	add	r3, r1
 8008d7c:	3326      	adds	r3, #38	@ 0x26
 8008d7e:	781b      	ldrb	r3, [r3, #0]
 8008d80:	2b03      	cmp	r3, #3
 8008d82:	d00a      	beq.n	8008d9a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8008d84:	78fa      	ldrb	r2, [r7, #3]
 8008d86:	6879      	ldr	r1, [r7, #4]
 8008d88:	4613      	mov	r3, r2
 8008d8a:	011b      	lsls	r3, r3, #4
 8008d8c:	1a9b      	subs	r3, r3, r2
 8008d8e:	009b      	lsls	r3, r3, #2
 8008d90:	440b      	add	r3, r1
 8008d92:	3326      	adds	r3, #38	@ 0x26
 8008d94:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008d96:	2b01      	cmp	r3, #1
 8008d98:	d127      	bne.n	8008dea <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008d9a:	78fb      	ldrb	r3, [r7, #3]
 8008d9c:	015a      	lsls	r2, r3, #5
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	4413      	add	r3, r2
 8008da2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	78fa      	ldrb	r2, [r7, #3]
 8008daa:	0151      	lsls	r1, r2, #5
 8008dac:	693a      	ldr	r2, [r7, #16]
 8008dae:	440a      	add	r2, r1
 8008db0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008db4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008db8:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008dba:	78fa      	ldrb	r2, [r7, #3]
 8008dbc:	6879      	ldr	r1, [r7, #4]
 8008dbe:	4613      	mov	r3, r2
 8008dc0:	011b      	lsls	r3, r3, #4
 8008dc2:	1a9b      	subs	r3, r3, r2
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	440b      	add	r3, r1
 8008dc8:	334c      	adds	r3, #76	@ 0x4c
 8008dca:	2201      	movs	r2, #1
 8008dcc:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008dce:	78fa      	ldrb	r2, [r7, #3]
 8008dd0:	6879      	ldr	r1, [r7, #4]
 8008dd2:	4613      	mov	r3, r2
 8008dd4:	011b      	lsls	r3, r3, #4
 8008dd6:	1a9b      	subs	r3, r3, r2
 8008dd8:	009b      	lsls	r3, r3, #2
 8008dda:	440b      	add	r3, r1
 8008ddc:	334c      	adds	r3, #76	@ 0x4c
 8008dde:	781a      	ldrb	r2, [r3, #0]
 8008de0:	78fb      	ldrb	r3, [r7, #3]
 8008de2:	4619      	mov	r1, r3
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f00f f9e9 	bl	80181bc <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	799b      	ldrb	r3, [r3, #6]
 8008dee:	2b01      	cmp	r3, #1
 8008df0:	d13b      	bne.n	8008e6a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8008df2:	78fa      	ldrb	r2, [r7, #3]
 8008df4:	6879      	ldr	r1, [r7, #4]
 8008df6:	4613      	mov	r3, r2
 8008df8:	011b      	lsls	r3, r3, #4
 8008dfa:	1a9b      	subs	r3, r3, r2
 8008dfc:	009b      	lsls	r3, r3, #2
 8008dfe:	440b      	add	r3, r1
 8008e00:	3338      	adds	r3, #56	@ 0x38
 8008e02:	6819      	ldr	r1, [r3, #0]
 8008e04:	78fa      	ldrb	r2, [r7, #3]
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	4613      	mov	r3, r2
 8008e0a:	011b      	lsls	r3, r3, #4
 8008e0c:	1a9b      	subs	r3, r3, r2
 8008e0e:	009b      	lsls	r3, r3, #2
 8008e10:	4403      	add	r3, r0
 8008e12:	3328      	adds	r3, #40	@ 0x28
 8008e14:	881b      	ldrh	r3, [r3, #0]
 8008e16:	440b      	add	r3, r1
 8008e18:	1e59      	subs	r1, r3, #1
 8008e1a:	78fa      	ldrb	r2, [r7, #3]
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	4613      	mov	r3, r2
 8008e20:	011b      	lsls	r3, r3, #4
 8008e22:	1a9b      	subs	r3, r3, r2
 8008e24:	009b      	lsls	r3, r3, #2
 8008e26:	4403      	add	r3, r0
 8008e28:	3328      	adds	r3, #40	@ 0x28
 8008e2a:	881b      	ldrh	r3, [r3, #0]
 8008e2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8008e30:	f003 0301 	and.w	r3, r3, #1
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	f000 8470 	beq.w	800971a <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8008e3a:	78fa      	ldrb	r2, [r7, #3]
 8008e3c:	6879      	ldr	r1, [r7, #4]
 8008e3e:	4613      	mov	r3, r2
 8008e40:	011b      	lsls	r3, r3, #4
 8008e42:	1a9b      	subs	r3, r3, r2
 8008e44:	009b      	lsls	r3, r3, #2
 8008e46:	440b      	add	r3, r1
 8008e48:	333c      	adds	r3, #60	@ 0x3c
 8008e4a:	781b      	ldrb	r3, [r3, #0]
 8008e4c:	78fa      	ldrb	r2, [r7, #3]
 8008e4e:	f083 0301 	eor.w	r3, r3, #1
 8008e52:	b2d8      	uxtb	r0, r3
 8008e54:	6879      	ldr	r1, [r7, #4]
 8008e56:	4613      	mov	r3, r2
 8008e58:	011b      	lsls	r3, r3, #4
 8008e5a:	1a9b      	subs	r3, r3, r2
 8008e5c:	009b      	lsls	r3, r3, #2
 8008e5e:	440b      	add	r3, r1
 8008e60:	333c      	adds	r3, #60	@ 0x3c
 8008e62:	4602      	mov	r2, r0
 8008e64:	701a      	strb	r2, [r3, #0]
 8008e66:	f000 bc58 	b.w	800971a <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8008e6a:	78fa      	ldrb	r2, [r7, #3]
 8008e6c:	6879      	ldr	r1, [r7, #4]
 8008e6e:	4613      	mov	r3, r2
 8008e70:	011b      	lsls	r3, r3, #4
 8008e72:	1a9b      	subs	r3, r3, r2
 8008e74:	009b      	lsls	r3, r3, #2
 8008e76:	440b      	add	r3, r1
 8008e78:	333c      	adds	r3, #60	@ 0x3c
 8008e7a:	781b      	ldrb	r3, [r3, #0]
 8008e7c:	78fa      	ldrb	r2, [r7, #3]
 8008e7e:	f083 0301 	eor.w	r3, r3, #1
 8008e82:	b2d8      	uxtb	r0, r3
 8008e84:	6879      	ldr	r1, [r7, #4]
 8008e86:	4613      	mov	r3, r2
 8008e88:	011b      	lsls	r3, r3, #4
 8008e8a:	1a9b      	subs	r3, r3, r2
 8008e8c:	009b      	lsls	r3, r3, #2
 8008e8e:	440b      	add	r3, r1
 8008e90:	333c      	adds	r3, #60	@ 0x3c
 8008e92:	4602      	mov	r2, r0
 8008e94:	701a      	strb	r2, [r3, #0]
 8008e96:	f000 bc40 	b.w	800971a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	78fa      	ldrb	r2, [r7, #3]
 8008ea0:	4611      	mov	r1, r2
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f009 f90f 	bl	80120c6 <USB_ReadChInterrupts>
 8008ea8:	4603      	mov	r3, r0
 8008eaa:	f003 0320 	and.w	r3, r3, #32
 8008eae:	2b20      	cmp	r3, #32
 8008eb0:	d131      	bne.n	8008f16 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008eb2:	78fb      	ldrb	r3, [r7, #3]
 8008eb4:	015a      	lsls	r2, r3, #5
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	4413      	add	r3, r2
 8008eba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	2320      	movs	r3, #32
 8008ec2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8008ec4:	78fa      	ldrb	r2, [r7, #3]
 8008ec6:	6879      	ldr	r1, [r7, #4]
 8008ec8:	4613      	mov	r3, r2
 8008eca:	011b      	lsls	r3, r3, #4
 8008ecc:	1a9b      	subs	r3, r3, r2
 8008ece:	009b      	lsls	r3, r3, #2
 8008ed0:	440b      	add	r3, r1
 8008ed2:	331a      	adds	r3, #26
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	2b01      	cmp	r3, #1
 8008ed8:	f040 841f 	bne.w	800971a <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8008edc:	78fa      	ldrb	r2, [r7, #3]
 8008ede:	6879      	ldr	r1, [r7, #4]
 8008ee0:	4613      	mov	r3, r2
 8008ee2:	011b      	lsls	r3, r3, #4
 8008ee4:	1a9b      	subs	r3, r3, r2
 8008ee6:	009b      	lsls	r3, r3, #2
 8008ee8:	440b      	add	r3, r1
 8008eea:	331b      	adds	r3, #27
 8008eec:	2201      	movs	r2, #1
 8008eee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008ef0:	78fa      	ldrb	r2, [r7, #3]
 8008ef2:	6879      	ldr	r1, [r7, #4]
 8008ef4:	4613      	mov	r3, r2
 8008ef6:	011b      	lsls	r3, r3, #4
 8008ef8:	1a9b      	subs	r3, r3, r2
 8008efa:	009b      	lsls	r3, r3, #2
 8008efc:	440b      	add	r3, r1
 8008efe:	334d      	adds	r3, #77	@ 0x4d
 8008f00:	2203      	movs	r2, #3
 8008f02:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	78fa      	ldrb	r2, [r7, #3]
 8008f0a:	4611      	mov	r1, r2
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	f009 fe78 	bl	8012c02 <USB_HC_Halt>
 8008f12:	f000 bc02 	b.w	800971a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	78fa      	ldrb	r2, [r7, #3]
 8008f1c:	4611      	mov	r1, r2
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f009 f8d1 	bl	80120c6 <USB_ReadChInterrupts>
 8008f24:	4603      	mov	r3, r0
 8008f26:	f003 0302 	and.w	r3, r3, #2
 8008f2a:	2b02      	cmp	r3, #2
 8008f2c:	f040 8305 	bne.w	800953a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008f30:	78fb      	ldrb	r3, [r7, #3]
 8008f32:	015a      	lsls	r2, r3, #5
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	4413      	add	r3, r2
 8008f38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f3c:	461a      	mov	r2, r3
 8008f3e:	2302      	movs	r3, #2
 8008f40:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8008f42:	78fa      	ldrb	r2, [r7, #3]
 8008f44:	6879      	ldr	r1, [r7, #4]
 8008f46:	4613      	mov	r3, r2
 8008f48:	011b      	lsls	r3, r3, #4
 8008f4a:	1a9b      	subs	r3, r3, r2
 8008f4c:	009b      	lsls	r3, r3, #2
 8008f4e:	440b      	add	r3, r1
 8008f50:	334d      	adds	r3, #77	@ 0x4d
 8008f52:	781b      	ldrb	r3, [r3, #0]
 8008f54:	2b01      	cmp	r3, #1
 8008f56:	d114      	bne.n	8008f82 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008f58:	78fa      	ldrb	r2, [r7, #3]
 8008f5a:	6879      	ldr	r1, [r7, #4]
 8008f5c:	4613      	mov	r3, r2
 8008f5e:	011b      	lsls	r3, r3, #4
 8008f60:	1a9b      	subs	r3, r3, r2
 8008f62:	009b      	lsls	r3, r3, #2
 8008f64:	440b      	add	r3, r1
 8008f66:	334d      	adds	r3, #77	@ 0x4d
 8008f68:	2202      	movs	r2, #2
 8008f6a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008f6c:	78fa      	ldrb	r2, [r7, #3]
 8008f6e:	6879      	ldr	r1, [r7, #4]
 8008f70:	4613      	mov	r3, r2
 8008f72:	011b      	lsls	r3, r3, #4
 8008f74:	1a9b      	subs	r3, r3, r2
 8008f76:	009b      	lsls	r3, r3, #2
 8008f78:	440b      	add	r3, r1
 8008f7a:	334c      	adds	r3, #76	@ 0x4c
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	701a      	strb	r2, [r3, #0]
 8008f80:	e2cc      	b.n	800951c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8008f82:	78fa      	ldrb	r2, [r7, #3]
 8008f84:	6879      	ldr	r1, [r7, #4]
 8008f86:	4613      	mov	r3, r2
 8008f88:	011b      	lsls	r3, r3, #4
 8008f8a:	1a9b      	subs	r3, r3, r2
 8008f8c:	009b      	lsls	r3, r3, #2
 8008f8e:	440b      	add	r3, r1
 8008f90:	334d      	adds	r3, #77	@ 0x4d
 8008f92:	781b      	ldrb	r3, [r3, #0]
 8008f94:	2b06      	cmp	r3, #6
 8008f96:	d114      	bne.n	8008fc2 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008f98:	78fa      	ldrb	r2, [r7, #3]
 8008f9a:	6879      	ldr	r1, [r7, #4]
 8008f9c:	4613      	mov	r3, r2
 8008f9e:	011b      	lsls	r3, r3, #4
 8008fa0:	1a9b      	subs	r3, r3, r2
 8008fa2:	009b      	lsls	r3, r3, #2
 8008fa4:	440b      	add	r3, r1
 8008fa6:	334d      	adds	r3, #77	@ 0x4d
 8008fa8:	2202      	movs	r2, #2
 8008faa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8008fac:	78fa      	ldrb	r2, [r7, #3]
 8008fae:	6879      	ldr	r1, [r7, #4]
 8008fb0:	4613      	mov	r3, r2
 8008fb2:	011b      	lsls	r3, r3, #4
 8008fb4:	1a9b      	subs	r3, r3, r2
 8008fb6:	009b      	lsls	r3, r3, #2
 8008fb8:	440b      	add	r3, r1
 8008fba:	334c      	adds	r3, #76	@ 0x4c
 8008fbc:	2205      	movs	r2, #5
 8008fbe:	701a      	strb	r2, [r3, #0]
 8008fc0:	e2ac      	b.n	800951c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008fc2:	78fa      	ldrb	r2, [r7, #3]
 8008fc4:	6879      	ldr	r1, [r7, #4]
 8008fc6:	4613      	mov	r3, r2
 8008fc8:	011b      	lsls	r3, r3, #4
 8008fca:	1a9b      	subs	r3, r3, r2
 8008fcc:	009b      	lsls	r3, r3, #2
 8008fce:	440b      	add	r3, r1
 8008fd0:	334d      	adds	r3, #77	@ 0x4d
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	2b07      	cmp	r3, #7
 8008fd6:	d00b      	beq.n	8008ff0 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8008fd8:	78fa      	ldrb	r2, [r7, #3]
 8008fda:	6879      	ldr	r1, [r7, #4]
 8008fdc:	4613      	mov	r3, r2
 8008fde:	011b      	lsls	r3, r3, #4
 8008fe0:	1a9b      	subs	r3, r3, r2
 8008fe2:	009b      	lsls	r3, r3, #2
 8008fe4:	440b      	add	r3, r1
 8008fe6:	334d      	adds	r3, #77	@ 0x4d
 8008fe8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008fea:	2b09      	cmp	r3, #9
 8008fec:	f040 80a6 	bne.w	800913c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008ff0:	78fa      	ldrb	r2, [r7, #3]
 8008ff2:	6879      	ldr	r1, [r7, #4]
 8008ff4:	4613      	mov	r3, r2
 8008ff6:	011b      	lsls	r3, r3, #4
 8008ff8:	1a9b      	subs	r3, r3, r2
 8008ffa:	009b      	lsls	r3, r3, #2
 8008ffc:	440b      	add	r3, r1
 8008ffe:	334d      	adds	r3, #77	@ 0x4d
 8009000:	2202      	movs	r2, #2
 8009002:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009004:	78fa      	ldrb	r2, [r7, #3]
 8009006:	6879      	ldr	r1, [r7, #4]
 8009008:	4613      	mov	r3, r2
 800900a:	011b      	lsls	r3, r3, #4
 800900c:	1a9b      	subs	r3, r3, r2
 800900e:	009b      	lsls	r3, r3, #2
 8009010:	440b      	add	r3, r1
 8009012:	3344      	adds	r3, #68	@ 0x44
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	1c59      	adds	r1, r3, #1
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	4613      	mov	r3, r2
 800901c:	011b      	lsls	r3, r3, #4
 800901e:	1a9b      	subs	r3, r3, r2
 8009020:	009b      	lsls	r3, r3, #2
 8009022:	4403      	add	r3, r0
 8009024:	3344      	adds	r3, #68	@ 0x44
 8009026:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009028:	78fa      	ldrb	r2, [r7, #3]
 800902a:	6879      	ldr	r1, [r7, #4]
 800902c:	4613      	mov	r3, r2
 800902e:	011b      	lsls	r3, r3, #4
 8009030:	1a9b      	subs	r3, r3, r2
 8009032:	009b      	lsls	r3, r3, #2
 8009034:	440b      	add	r3, r1
 8009036:	3344      	adds	r3, #68	@ 0x44
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2b02      	cmp	r3, #2
 800903c:	d943      	bls.n	80090c6 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800903e:	78fa      	ldrb	r2, [r7, #3]
 8009040:	6879      	ldr	r1, [r7, #4]
 8009042:	4613      	mov	r3, r2
 8009044:	011b      	lsls	r3, r3, #4
 8009046:	1a9b      	subs	r3, r3, r2
 8009048:	009b      	lsls	r3, r3, #2
 800904a:	440b      	add	r3, r1
 800904c:	3344      	adds	r3, #68	@ 0x44
 800904e:	2200      	movs	r2, #0
 8009050:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8009052:	78fa      	ldrb	r2, [r7, #3]
 8009054:	6879      	ldr	r1, [r7, #4]
 8009056:	4613      	mov	r3, r2
 8009058:	011b      	lsls	r3, r3, #4
 800905a:	1a9b      	subs	r3, r3, r2
 800905c:	009b      	lsls	r3, r3, #2
 800905e:	440b      	add	r3, r1
 8009060:	331a      	adds	r3, #26
 8009062:	781b      	ldrb	r3, [r3, #0]
 8009064:	2b01      	cmp	r3, #1
 8009066:	d123      	bne.n	80090b0 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8009068:	78fa      	ldrb	r2, [r7, #3]
 800906a:	6879      	ldr	r1, [r7, #4]
 800906c:	4613      	mov	r3, r2
 800906e:	011b      	lsls	r3, r3, #4
 8009070:	1a9b      	subs	r3, r3, r2
 8009072:	009b      	lsls	r3, r3, #2
 8009074:	440b      	add	r3, r1
 8009076:	331b      	adds	r3, #27
 8009078:	2200      	movs	r2, #0
 800907a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800907c:	78fa      	ldrb	r2, [r7, #3]
 800907e:	6879      	ldr	r1, [r7, #4]
 8009080:	4613      	mov	r3, r2
 8009082:	011b      	lsls	r3, r3, #4
 8009084:	1a9b      	subs	r3, r3, r2
 8009086:	009b      	lsls	r3, r3, #2
 8009088:	440b      	add	r3, r1
 800908a:	331c      	adds	r3, #28
 800908c:	2200      	movs	r2, #0
 800908e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009090:	78fb      	ldrb	r3, [r7, #3]
 8009092:	015a      	lsls	r2, r3, #5
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	4413      	add	r3, r2
 8009098:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	78fa      	ldrb	r2, [r7, #3]
 80090a0:	0151      	lsls	r1, r2, #5
 80090a2:	693a      	ldr	r2, [r7, #16]
 80090a4:	440a      	add	r2, r1
 80090a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80090ae:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80090b0:	78fa      	ldrb	r2, [r7, #3]
 80090b2:	6879      	ldr	r1, [r7, #4]
 80090b4:	4613      	mov	r3, r2
 80090b6:	011b      	lsls	r3, r3, #4
 80090b8:	1a9b      	subs	r3, r3, r2
 80090ba:	009b      	lsls	r3, r3, #2
 80090bc:	440b      	add	r3, r1
 80090be:	334c      	adds	r3, #76	@ 0x4c
 80090c0:	2204      	movs	r2, #4
 80090c2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80090c4:	e229      	b.n	800951a <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80090c6:	78fa      	ldrb	r2, [r7, #3]
 80090c8:	6879      	ldr	r1, [r7, #4]
 80090ca:	4613      	mov	r3, r2
 80090cc:	011b      	lsls	r3, r3, #4
 80090ce:	1a9b      	subs	r3, r3, r2
 80090d0:	009b      	lsls	r3, r3, #2
 80090d2:	440b      	add	r3, r1
 80090d4:	334c      	adds	r3, #76	@ 0x4c
 80090d6:	2202      	movs	r2, #2
 80090d8:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80090da:	78fa      	ldrb	r2, [r7, #3]
 80090dc:	6879      	ldr	r1, [r7, #4]
 80090de:	4613      	mov	r3, r2
 80090e0:	011b      	lsls	r3, r3, #4
 80090e2:	1a9b      	subs	r3, r3, r2
 80090e4:	009b      	lsls	r3, r3, #2
 80090e6:	440b      	add	r3, r1
 80090e8:	3326      	adds	r3, #38	@ 0x26
 80090ea:	781b      	ldrb	r3, [r3, #0]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d00b      	beq.n	8009108 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80090f0:	78fa      	ldrb	r2, [r7, #3]
 80090f2:	6879      	ldr	r1, [r7, #4]
 80090f4:	4613      	mov	r3, r2
 80090f6:	011b      	lsls	r3, r3, #4
 80090f8:	1a9b      	subs	r3, r3, r2
 80090fa:	009b      	lsls	r3, r3, #2
 80090fc:	440b      	add	r3, r1
 80090fe:	3326      	adds	r3, #38	@ 0x26
 8009100:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009102:	2b02      	cmp	r3, #2
 8009104:	f040 8209 	bne.w	800951a <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8009108:	78fb      	ldrb	r3, [r7, #3]
 800910a:	015a      	lsls	r2, r3, #5
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	4413      	add	r3, r2
 8009110:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800911e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009126:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8009128:	78fb      	ldrb	r3, [r7, #3]
 800912a:	015a      	lsls	r2, r3, #5
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	4413      	add	r3, r2
 8009130:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009134:	461a      	mov	r2, r3
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800913a:	e1ee      	b.n	800951a <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800913c:	78fa      	ldrb	r2, [r7, #3]
 800913e:	6879      	ldr	r1, [r7, #4]
 8009140:	4613      	mov	r3, r2
 8009142:	011b      	lsls	r3, r3, #4
 8009144:	1a9b      	subs	r3, r3, r2
 8009146:	009b      	lsls	r3, r3, #2
 8009148:	440b      	add	r3, r1
 800914a:	334d      	adds	r3, #77	@ 0x4d
 800914c:	781b      	ldrb	r3, [r3, #0]
 800914e:	2b05      	cmp	r3, #5
 8009150:	f040 80c8 	bne.w	80092e4 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009154:	78fa      	ldrb	r2, [r7, #3]
 8009156:	6879      	ldr	r1, [r7, #4]
 8009158:	4613      	mov	r3, r2
 800915a:	011b      	lsls	r3, r3, #4
 800915c:	1a9b      	subs	r3, r3, r2
 800915e:	009b      	lsls	r3, r3, #2
 8009160:	440b      	add	r3, r1
 8009162:	334d      	adds	r3, #77	@ 0x4d
 8009164:	2202      	movs	r2, #2
 8009166:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009168:	78fa      	ldrb	r2, [r7, #3]
 800916a:	6879      	ldr	r1, [r7, #4]
 800916c:	4613      	mov	r3, r2
 800916e:	011b      	lsls	r3, r3, #4
 8009170:	1a9b      	subs	r3, r3, r2
 8009172:	009b      	lsls	r3, r3, #2
 8009174:	440b      	add	r3, r1
 8009176:	331b      	adds	r3, #27
 8009178:	781b      	ldrb	r3, [r3, #0]
 800917a:	2b01      	cmp	r3, #1
 800917c:	f040 81ce 	bne.w	800951c <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8009180:	78fa      	ldrb	r2, [r7, #3]
 8009182:	6879      	ldr	r1, [r7, #4]
 8009184:	4613      	mov	r3, r2
 8009186:	011b      	lsls	r3, r3, #4
 8009188:	1a9b      	subs	r3, r3, r2
 800918a:	009b      	lsls	r3, r3, #2
 800918c:	440b      	add	r3, r1
 800918e:	3326      	adds	r3, #38	@ 0x26
 8009190:	781b      	ldrb	r3, [r3, #0]
 8009192:	2b03      	cmp	r3, #3
 8009194:	d16b      	bne.n	800926e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8009196:	78fa      	ldrb	r2, [r7, #3]
 8009198:	6879      	ldr	r1, [r7, #4]
 800919a:	4613      	mov	r3, r2
 800919c:	011b      	lsls	r3, r3, #4
 800919e:	1a9b      	subs	r3, r3, r2
 80091a0:	009b      	lsls	r3, r3, #2
 80091a2:	440b      	add	r3, r1
 80091a4:	3348      	adds	r3, #72	@ 0x48
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	1c59      	adds	r1, r3, #1
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	4613      	mov	r3, r2
 80091ae:	011b      	lsls	r3, r3, #4
 80091b0:	1a9b      	subs	r3, r3, r2
 80091b2:	009b      	lsls	r3, r3, #2
 80091b4:	4403      	add	r3, r0
 80091b6:	3348      	adds	r3, #72	@ 0x48
 80091b8:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80091ba:	78fa      	ldrb	r2, [r7, #3]
 80091bc:	6879      	ldr	r1, [r7, #4]
 80091be:	4613      	mov	r3, r2
 80091c0:	011b      	lsls	r3, r3, #4
 80091c2:	1a9b      	subs	r3, r3, r2
 80091c4:	009b      	lsls	r3, r3, #2
 80091c6:	440b      	add	r3, r1
 80091c8:	3348      	adds	r3, #72	@ 0x48
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	2b02      	cmp	r3, #2
 80091ce:	d943      	bls.n	8009258 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80091d0:	78fa      	ldrb	r2, [r7, #3]
 80091d2:	6879      	ldr	r1, [r7, #4]
 80091d4:	4613      	mov	r3, r2
 80091d6:	011b      	lsls	r3, r3, #4
 80091d8:	1a9b      	subs	r3, r3, r2
 80091da:	009b      	lsls	r3, r3, #2
 80091dc:	440b      	add	r3, r1
 80091de:	3348      	adds	r3, #72	@ 0x48
 80091e0:	2200      	movs	r2, #0
 80091e2:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80091e4:	78fa      	ldrb	r2, [r7, #3]
 80091e6:	6879      	ldr	r1, [r7, #4]
 80091e8:	4613      	mov	r3, r2
 80091ea:	011b      	lsls	r3, r3, #4
 80091ec:	1a9b      	subs	r3, r3, r2
 80091ee:	009b      	lsls	r3, r3, #2
 80091f0:	440b      	add	r3, r1
 80091f2:	331b      	adds	r3, #27
 80091f4:	2200      	movs	r2, #0
 80091f6:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80091f8:	78fa      	ldrb	r2, [r7, #3]
 80091fa:	6879      	ldr	r1, [r7, #4]
 80091fc:	4613      	mov	r3, r2
 80091fe:	011b      	lsls	r3, r3, #4
 8009200:	1a9b      	subs	r3, r3, r2
 8009202:	009b      	lsls	r3, r3, #2
 8009204:	440b      	add	r3, r1
 8009206:	3344      	adds	r3, #68	@ 0x44
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	2b02      	cmp	r3, #2
 800920c:	d809      	bhi.n	8009222 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800920e:	78fa      	ldrb	r2, [r7, #3]
 8009210:	6879      	ldr	r1, [r7, #4]
 8009212:	4613      	mov	r3, r2
 8009214:	011b      	lsls	r3, r3, #4
 8009216:	1a9b      	subs	r3, r3, r2
 8009218:	009b      	lsls	r3, r3, #2
 800921a:	440b      	add	r3, r1
 800921c:	331c      	adds	r3, #28
 800921e:	2201      	movs	r2, #1
 8009220:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009222:	78fb      	ldrb	r3, [r7, #3]
 8009224:	015a      	lsls	r2, r3, #5
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	4413      	add	r3, r2
 800922a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800922e:	685b      	ldr	r3, [r3, #4]
 8009230:	78fa      	ldrb	r2, [r7, #3]
 8009232:	0151      	lsls	r1, r2, #5
 8009234:	693a      	ldr	r2, [r7, #16]
 8009236:	440a      	add	r2, r1
 8009238:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800923c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009240:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8009242:	78fa      	ldrb	r2, [r7, #3]
 8009244:	6879      	ldr	r1, [r7, #4]
 8009246:	4613      	mov	r3, r2
 8009248:	011b      	lsls	r3, r3, #4
 800924a:	1a9b      	subs	r3, r3, r2
 800924c:	009b      	lsls	r3, r3, #2
 800924e:	440b      	add	r3, r1
 8009250:	334c      	adds	r3, #76	@ 0x4c
 8009252:	2204      	movs	r2, #4
 8009254:	701a      	strb	r2, [r3, #0]
 8009256:	e014      	b.n	8009282 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009258:	78fa      	ldrb	r2, [r7, #3]
 800925a:	6879      	ldr	r1, [r7, #4]
 800925c:	4613      	mov	r3, r2
 800925e:	011b      	lsls	r3, r3, #4
 8009260:	1a9b      	subs	r3, r3, r2
 8009262:	009b      	lsls	r3, r3, #2
 8009264:	440b      	add	r3, r1
 8009266:	334c      	adds	r3, #76	@ 0x4c
 8009268:	2202      	movs	r2, #2
 800926a:	701a      	strb	r2, [r3, #0]
 800926c:	e009      	b.n	8009282 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800926e:	78fa      	ldrb	r2, [r7, #3]
 8009270:	6879      	ldr	r1, [r7, #4]
 8009272:	4613      	mov	r3, r2
 8009274:	011b      	lsls	r3, r3, #4
 8009276:	1a9b      	subs	r3, r3, r2
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	440b      	add	r3, r1
 800927c:	334c      	adds	r3, #76	@ 0x4c
 800927e:	2202      	movs	r2, #2
 8009280:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009282:	78fa      	ldrb	r2, [r7, #3]
 8009284:	6879      	ldr	r1, [r7, #4]
 8009286:	4613      	mov	r3, r2
 8009288:	011b      	lsls	r3, r3, #4
 800928a:	1a9b      	subs	r3, r3, r2
 800928c:	009b      	lsls	r3, r3, #2
 800928e:	440b      	add	r3, r1
 8009290:	3326      	adds	r3, #38	@ 0x26
 8009292:	781b      	ldrb	r3, [r3, #0]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d00b      	beq.n	80092b0 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8009298:	78fa      	ldrb	r2, [r7, #3]
 800929a:	6879      	ldr	r1, [r7, #4]
 800929c:	4613      	mov	r3, r2
 800929e:	011b      	lsls	r3, r3, #4
 80092a0:	1a9b      	subs	r3, r3, r2
 80092a2:	009b      	lsls	r3, r3, #2
 80092a4:	440b      	add	r3, r1
 80092a6:	3326      	adds	r3, #38	@ 0x26
 80092a8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80092aa:	2b02      	cmp	r3, #2
 80092ac:	f040 8136 	bne.w	800951c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80092b0:	78fb      	ldrb	r3, [r7, #3]
 80092b2:	015a      	lsls	r2, r3, #5
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	4413      	add	r3, r2
 80092b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80092c6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80092ce:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80092d0:	78fb      	ldrb	r3, [r7, #3]
 80092d2:	015a      	lsls	r2, r3, #5
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	4413      	add	r3, r2
 80092d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092dc:	461a      	mov	r2, r3
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	6013      	str	r3, [r2, #0]
 80092e2:	e11b      	b.n	800951c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80092e4:	78fa      	ldrb	r2, [r7, #3]
 80092e6:	6879      	ldr	r1, [r7, #4]
 80092e8:	4613      	mov	r3, r2
 80092ea:	011b      	lsls	r3, r3, #4
 80092ec:	1a9b      	subs	r3, r3, r2
 80092ee:	009b      	lsls	r3, r3, #2
 80092f0:	440b      	add	r3, r1
 80092f2:	334d      	adds	r3, #77	@ 0x4d
 80092f4:	781b      	ldrb	r3, [r3, #0]
 80092f6:	2b03      	cmp	r3, #3
 80092f8:	f040 8081 	bne.w	80093fe <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80092fc:	78fa      	ldrb	r2, [r7, #3]
 80092fe:	6879      	ldr	r1, [r7, #4]
 8009300:	4613      	mov	r3, r2
 8009302:	011b      	lsls	r3, r3, #4
 8009304:	1a9b      	subs	r3, r3, r2
 8009306:	009b      	lsls	r3, r3, #2
 8009308:	440b      	add	r3, r1
 800930a:	334d      	adds	r3, #77	@ 0x4d
 800930c:	2202      	movs	r2, #2
 800930e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009310:	78fa      	ldrb	r2, [r7, #3]
 8009312:	6879      	ldr	r1, [r7, #4]
 8009314:	4613      	mov	r3, r2
 8009316:	011b      	lsls	r3, r3, #4
 8009318:	1a9b      	subs	r3, r3, r2
 800931a:	009b      	lsls	r3, r3, #2
 800931c:	440b      	add	r3, r1
 800931e:	331b      	adds	r3, #27
 8009320:	781b      	ldrb	r3, [r3, #0]
 8009322:	2b01      	cmp	r3, #1
 8009324:	f040 80fa 	bne.w	800951c <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009328:	78fa      	ldrb	r2, [r7, #3]
 800932a:	6879      	ldr	r1, [r7, #4]
 800932c:	4613      	mov	r3, r2
 800932e:	011b      	lsls	r3, r3, #4
 8009330:	1a9b      	subs	r3, r3, r2
 8009332:	009b      	lsls	r3, r3, #2
 8009334:	440b      	add	r3, r1
 8009336:	334c      	adds	r3, #76	@ 0x4c
 8009338:	2202      	movs	r2, #2
 800933a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800933c:	78fb      	ldrb	r3, [r7, #3]
 800933e:	015a      	lsls	r2, r3, #5
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	4413      	add	r3, r2
 8009344:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009348:	685b      	ldr	r3, [r3, #4]
 800934a:	78fa      	ldrb	r2, [r7, #3]
 800934c:	0151      	lsls	r1, r2, #5
 800934e:	693a      	ldr	r2, [r7, #16]
 8009350:	440a      	add	r2, r1
 8009352:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009356:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800935a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800935c:	78fb      	ldrb	r3, [r7, #3]
 800935e:	015a      	lsls	r2, r3, #5
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	4413      	add	r3, r2
 8009364:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009368:	68db      	ldr	r3, [r3, #12]
 800936a:	78fa      	ldrb	r2, [r7, #3]
 800936c:	0151      	lsls	r1, r2, #5
 800936e:	693a      	ldr	r2, [r7, #16]
 8009370:	440a      	add	r2, r1
 8009372:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009376:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800937a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800937c:	78fb      	ldrb	r3, [r7, #3]
 800937e:	015a      	lsls	r2, r3, #5
 8009380:	693b      	ldr	r3, [r7, #16]
 8009382:	4413      	add	r3, r2
 8009384:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009388:	68db      	ldr	r3, [r3, #12]
 800938a:	78fa      	ldrb	r2, [r7, #3]
 800938c:	0151      	lsls	r1, r2, #5
 800938e:	693a      	ldr	r2, [r7, #16]
 8009390:	440a      	add	r2, r1
 8009392:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009396:	f023 0320 	bic.w	r3, r3, #32
 800939a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800939c:	78fa      	ldrb	r2, [r7, #3]
 800939e:	6879      	ldr	r1, [r7, #4]
 80093a0:	4613      	mov	r3, r2
 80093a2:	011b      	lsls	r3, r3, #4
 80093a4:	1a9b      	subs	r3, r3, r2
 80093a6:	009b      	lsls	r3, r3, #2
 80093a8:	440b      	add	r3, r1
 80093aa:	3326      	adds	r3, #38	@ 0x26
 80093ac:	781b      	ldrb	r3, [r3, #0]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d00b      	beq.n	80093ca <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80093b2:	78fa      	ldrb	r2, [r7, #3]
 80093b4:	6879      	ldr	r1, [r7, #4]
 80093b6:	4613      	mov	r3, r2
 80093b8:	011b      	lsls	r3, r3, #4
 80093ba:	1a9b      	subs	r3, r3, r2
 80093bc:	009b      	lsls	r3, r3, #2
 80093be:	440b      	add	r3, r1
 80093c0:	3326      	adds	r3, #38	@ 0x26
 80093c2:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80093c4:	2b02      	cmp	r3, #2
 80093c6:	f040 80a9 	bne.w	800951c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80093ca:	78fb      	ldrb	r3, [r7, #3]
 80093cc:	015a      	lsls	r2, r3, #5
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	4413      	add	r3, r2
 80093d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80093e0:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80093e8:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80093ea:	78fb      	ldrb	r3, [r7, #3]
 80093ec:	015a      	lsls	r2, r3, #5
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	4413      	add	r3, r2
 80093f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093f6:	461a      	mov	r2, r3
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	6013      	str	r3, [r2, #0]
 80093fc:	e08e      	b.n	800951c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80093fe:	78fa      	ldrb	r2, [r7, #3]
 8009400:	6879      	ldr	r1, [r7, #4]
 8009402:	4613      	mov	r3, r2
 8009404:	011b      	lsls	r3, r3, #4
 8009406:	1a9b      	subs	r3, r3, r2
 8009408:	009b      	lsls	r3, r3, #2
 800940a:	440b      	add	r3, r1
 800940c:	334d      	adds	r3, #77	@ 0x4d
 800940e:	781b      	ldrb	r3, [r3, #0]
 8009410:	2b04      	cmp	r3, #4
 8009412:	d143      	bne.n	800949c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009414:	78fa      	ldrb	r2, [r7, #3]
 8009416:	6879      	ldr	r1, [r7, #4]
 8009418:	4613      	mov	r3, r2
 800941a:	011b      	lsls	r3, r3, #4
 800941c:	1a9b      	subs	r3, r3, r2
 800941e:	009b      	lsls	r3, r3, #2
 8009420:	440b      	add	r3, r1
 8009422:	334d      	adds	r3, #77	@ 0x4d
 8009424:	2202      	movs	r2, #2
 8009426:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009428:	78fa      	ldrb	r2, [r7, #3]
 800942a:	6879      	ldr	r1, [r7, #4]
 800942c:	4613      	mov	r3, r2
 800942e:	011b      	lsls	r3, r3, #4
 8009430:	1a9b      	subs	r3, r3, r2
 8009432:	009b      	lsls	r3, r3, #2
 8009434:	440b      	add	r3, r1
 8009436:	334c      	adds	r3, #76	@ 0x4c
 8009438:	2202      	movs	r2, #2
 800943a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800943c:	78fa      	ldrb	r2, [r7, #3]
 800943e:	6879      	ldr	r1, [r7, #4]
 8009440:	4613      	mov	r3, r2
 8009442:	011b      	lsls	r3, r3, #4
 8009444:	1a9b      	subs	r3, r3, r2
 8009446:	009b      	lsls	r3, r3, #2
 8009448:	440b      	add	r3, r1
 800944a:	3326      	adds	r3, #38	@ 0x26
 800944c:	781b      	ldrb	r3, [r3, #0]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d00a      	beq.n	8009468 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8009452:	78fa      	ldrb	r2, [r7, #3]
 8009454:	6879      	ldr	r1, [r7, #4]
 8009456:	4613      	mov	r3, r2
 8009458:	011b      	lsls	r3, r3, #4
 800945a:	1a9b      	subs	r3, r3, r2
 800945c:	009b      	lsls	r3, r3, #2
 800945e:	440b      	add	r3, r1
 8009460:	3326      	adds	r3, #38	@ 0x26
 8009462:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009464:	2b02      	cmp	r3, #2
 8009466:	d159      	bne.n	800951c <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009468:	78fb      	ldrb	r3, [r7, #3]
 800946a:	015a      	lsls	r2, r3, #5
 800946c:	693b      	ldr	r3, [r7, #16]
 800946e:	4413      	add	r3, r2
 8009470:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800947e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009486:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009488:	78fb      	ldrb	r3, [r7, #3]
 800948a:	015a      	lsls	r2, r3, #5
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	4413      	add	r3, r2
 8009490:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009494:	461a      	mov	r2, r3
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6013      	str	r3, [r2, #0]
 800949a:	e03f      	b.n	800951c <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 800949c:	78fa      	ldrb	r2, [r7, #3]
 800949e:	6879      	ldr	r1, [r7, #4]
 80094a0:	4613      	mov	r3, r2
 80094a2:	011b      	lsls	r3, r3, #4
 80094a4:	1a9b      	subs	r3, r3, r2
 80094a6:	009b      	lsls	r3, r3, #2
 80094a8:	440b      	add	r3, r1
 80094aa:	334d      	adds	r3, #77	@ 0x4d
 80094ac:	781b      	ldrb	r3, [r3, #0]
 80094ae:	2b08      	cmp	r3, #8
 80094b0:	d126      	bne.n	8009500 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80094b2:	78fa      	ldrb	r2, [r7, #3]
 80094b4:	6879      	ldr	r1, [r7, #4]
 80094b6:	4613      	mov	r3, r2
 80094b8:	011b      	lsls	r3, r3, #4
 80094ba:	1a9b      	subs	r3, r3, r2
 80094bc:	009b      	lsls	r3, r3, #2
 80094be:	440b      	add	r3, r1
 80094c0:	334d      	adds	r3, #77	@ 0x4d
 80094c2:	2202      	movs	r2, #2
 80094c4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80094c6:	78fa      	ldrb	r2, [r7, #3]
 80094c8:	6879      	ldr	r1, [r7, #4]
 80094ca:	4613      	mov	r3, r2
 80094cc:	011b      	lsls	r3, r3, #4
 80094ce:	1a9b      	subs	r3, r3, r2
 80094d0:	009b      	lsls	r3, r3, #2
 80094d2:	440b      	add	r3, r1
 80094d4:	3344      	adds	r3, #68	@ 0x44
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	1c59      	adds	r1, r3, #1
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	4613      	mov	r3, r2
 80094de:	011b      	lsls	r3, r3, #4
 80094e0:	1a9b      	subs	r3, r3, r2
 80094e2:	009b      	lsls	r3, r3, #2
 80094e4:	4403      	add	r3, r0
 80094e6:	3344      	adds	r3, #68	@ 0x44
 80094e8:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80094ea:	78fa      	ldrb	r2, [r7, #3]
 80094ec:	6879      	ldr	r1, [r7, #4]
 80094ee:	4613      	mov	r3, r2
 80094f0:	011b      	lsls	r3, r3, #4
 80094f2:	1a9b      	subs	r3, r3, r2
 80094f4:	009b      	lsls	r3, r3, #2
 80094f6:	440b      	add	r3, r1
 80094f8:	334c      	adds	r3, #76	@ 0x4c
 80094fa:	2204      	movs	r2, #4
 80094fc:	701a      	strb	r2, [r3, #0]
 80094fe:	e00d      	b.n	800951c <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8009500:	78fa      	ldrb	r2, [r7, #3]
 8009502:	6879      	ldr	r1, [r7, #4]
 8009504:	4613      	mov	r3, r2
 8009506:	011b      	lsls	r3, r3, #4
 8009508:	1a9b      	subs	r3, r3, r2
 800950a:	009b      	lsls	r3, r3, #2
 800950c:	440b      	add	r3, r1
 800950e:	334d      	adds	r3, #77	@ 0x4d
 8009510:	781b      	ldrb	r3, [r3, #0]
 8009512:	2b02      	cmp	r3, #2
 8009514:	f000 8100 	beq.w	8009718 <HCD_HC_IN_IRQHandler+0xcca>
 8009518:	e000      	b.n	800951c <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800951a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800951c:	78fa      	ldrb	r2, [r7, #3]
 800951e:	6879      	ldr	r1, [r7, #4]
 8009520:	4613      	mov	r3, r2
 8009522:	011b      	lsls	r3, r3, #4
 8009524:	1a9b      	subs	r3, r3, r2
 8009526:	009b      	lsls	r3, r3, #2
 8009528:	440b      	add	r3, r1
 800952a:	334c      	adds	r3, #76	@ 0x4c
 800952c:	781a      	ldrb	r2, [r3, #0]
 800952e:	78fb      	ldrb	r3, [r7, #3]
 8009530:	4619      	mov	r1, r3
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f00e fe42 	bl	80181bc <HAL_HCD_HC_NotifyURBChange_Callback>
 8009538:	e0ef      	b.n	800971a <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	78fa      	ldrb	r2, [r7, #3]
 8009540:	4611      	mov	r1, r2
 8009542:	4618      	mov	r0, r3
 8009544:	f008 fdbf 	bl	80120c6 <USB_ReadChInterrupts>
 8009548:	4603      	mov	r3, r0
 800954a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800954e:	2b40      	cmp	r3, #64	@ 0x40
 8009550:	d12f      	bne.n	80095b2 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009552:	78fb      	ldrb	r3, [r7, #3]
 8009554:	015a      	lsls	r2, r3, #5
 8009556:	693b      	ldr	r3, [r7, #16]
 8009558:	4413      	add	r3, r2
 800955a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800955e:	461a      	mov	r2, r3
 8009560:	2340      	movs	r3, #64	@ 0x40
 8009562:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8009564:	78fa      	ldrb	r2, [r7, #3]
 8009566:	6879      	ldr	r1, [r7, #4]
 8009568:	4613      	mov	r3, r2
 800956a:	011b      	lsls	r3, r3, #4
 800956c:	1a9b      	subs	r3, r3, r2
 800956e:	009b      	lsls	r3, r3, #2
 8009570:	440b      	add	r3, r1
 8009572:	334d      	adds	r3, #77	@ 0x4d
 8009574:	2205      	movs	r2, #5
 8009576:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8009578:	78fa      	ldrb	r2, [r7, #3]
 800957a:	6879      	ldr	r1, [r7, #4]
 800957c:	4613      	mov	r3, r2
 800957e:	011b      	lsls	r3, r3, #4
 8009580:	1a9b      	subs	r3, r3, r2
 8009582:	009b      	lsls	r3, r3, #2
 8009584:	440b      	add	r3, r1
 8009586:	331a      	adds	r3, #26
 8009588:	781b      	ldrb	r3, [r3, #0]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d109      	bne.n	80095a2 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800958e:	78fa      	ldrb	r2, [r7, #3]
 8009590:	6879      	ldr	r1, [r7, #4]
 8009592:	4613      	mov	r3, r2
 8009594:	011b      	lsls	r3, r3, #4
 8009596:	1a9b      	subs	r3, r3, r2
 8009598:	009b      	lsls	r3, r3, #2
 800959a:	440b      	add	r3, r1
 800959c:	3344      	adds	r3, #68	@ 0x44
 800959e:	2200      	movs	r2, #0
 80095a0:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	78fa      	ldrb	r2, [r7, #3]
 80095a8:	4611      	mov	r1, r2
 80095aa:	4618      	mov	r0, r3
 80095ac:	f009 fb29 	bl	8012c02 <USB_HC_Halt>
 80095b0:	e0b3      	b.n	800971a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	78fa      	ldrb	r2, [r7, #3]
 80095b8:	4611      	mov	r1, r2
 80095ba:	4618      	mov	r0, r3
 80095bc:	f008 fd83 	bl	80120c6 <USB_ReadChInterrupts>
 80095c0:	4603      	mov	r3, r0
 80095c2:	f003 0310 	and.w	r3, r3, #16
 80095c6:	2b10      	cmp	r3, #16
 80095c8:	f040 80a7 	bne.w	800971a <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80095cc:	78fa      	ldrb	r2, [r7, #3]
 80095ce:	6879      	ldr	r1, [r7, #4]
 80095d0:	4613      	mov	r3, r2
 80095d2:	011b      	lsls	r3, r3, #4
 80095d4:	1a9b      	subs	r3, r3, r2
 80095d6:	009b      	lsls	r3, r3, #2
 80095d8:	440b      	add	r3, r1
 80095da:	3326      	adds	r3, #38	@ 0x26
 80095dc:	781b      	ldrb	r3, [r3, #0]
 80095de:	2b03      	cmp	r3, #3
 80095e0:	d11b      	bne.n	800961a <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80095e2:	78fa      	ldrb	r2, [r7, #3]
 80095e4:	6879      	ldr	r1, [r7, #4]
 80095e6:	4613      	mov	r3, r2
 80095e8:	011b      	lsls	r3, r3, #4
 80095ea:	1a9b      	subs	r3, r3, r2
 80095ec:	009b      	lsls	r3, r3, #2
 80095ee:	440b      	add	r3, r1
 80095f0:	3344      	adds	r3, #68	@ 0x44
 80095f2:	2200      	movs	r2, #0
 80095f4:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80095f6:	78fa      	ldrb	r2, [r7, #3]
 80095f8:	6879      	ldr	r1, [r7, #4]
 80095fa:	4613      	mov	r3, r2
 80095fc:	011b      	lsls	r3, r3, #4
 80095fe:	1a9b      	subs	r3, r3, r2
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	440b      	add	r3, r1
 8009604:	334d      	adds	r3, #77	@ 0x4d
 8009606:	2204      	movs	r2, #4
 8009608:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	78fa      	ldrb	r2, [r7, #3]
 8009610:	4611      	mov	r1, r2
 8009612:	4618      	mov	r0, r3
 8009614:	f009 faf5 	bl	8012c02 <USB_HC_Halt>
 8009618:	e03f      	b.n	800969a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800961a:	78fa      	ldrb	r2, [r7, #3]
 800961c:	6879      	ldr	r1, [r7, #4]
 800961e:	4613      	mov	r3, r2
 8009620:	011b      	lsls	r3, r3, #4
 8009622:	1a9b      	subs	r3, r3, r2
 8009624:	009b      	lsls	r3, r3, #2
 8009626:	440b      	add	r3, r1
 8009628:	3326      	adds	r3, #38	@ 0x26
 800962a:	781b      	ldrb	r3, [r3, #0]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d00a      	beq.n	8009646 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8009630:	78fa      	ldrb	r2, [r7, #3]
 8009632:	6879      	ldr	r1, [r7, #4]
 8009634:	4613      	mov	r3, r2
 8009636:	011b      	lsls	r3, r3, #4
 8009638:	1a9b      	subs	r3, r3, r2
 800963a:	009b      	lsls	r3, r3, #2
 800963c:	440b      	add	r3, r1
 800963e:	3326      	adds	r3, #38	@ 0x26
 8009640:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009642:	2b02      	cmp	r3, #2
 8009644:	d129      	bne.n	800969a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8009646:	78fa      	ldrb	r2, [r7, #3]
 8009648:	6879      	ldr	r1, [r7, #4]
 800964a:	4613      	mov	r3, r2
 800964c:	011b      	lsls	r3, r3, #4
 800964e:	1a9b      	subs	r3, r3, r2
 8009650:	009b      	lsls	r3, r3, #2
 8009652:	440b      	add	r3, r1
 8009654:	3344      	adds	r3, #68	@ 0x44
 8009656:	2200      	movs	r2, #0
 8009658:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	799b      	ldrb	r3, [r3, #6]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d00a      	beq.n	8009678 <HCD_HC_IN_IRQHandler+0xc2a>
 8009662:	78fa      	ldrb	r2, [r7, #3]
 8009664:	6879      	ldr	r1, [r7, #4]
 8009666:	4613      	mov	r3, r2
 8009668:	011b      	lsls	r3, r3, #4
 800966a:	1a9b      	subs	r3, r3, r2
 800966c:	009b      	lsls	r3, r3, #2
 800966e:	440b      	add	r3, r1
 8009670:	331b      	adds	r3, #27
 8009672:	781b      	ldrb	r3, [r3, #0]
 8009674:	2b01      	cmp	r3, #1
 8009676:	d110      	bne.n	800969a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8009678:	78fa      	ldrb	r2, [r7, #3]
 800967a:	6879      	ldr	r1, [r7, #4]
 800967c:	4613      	mov	r3, r2
 800967e:	011b      	lsls	r3, r3, #4
 8009680:	1a9b      	subs	r3, r3, r2
 8009682:	009b      	lsls	r3, r3, #2
 8009684:	440b      	add	r3, r1
 8009686:	334d      	adds	r3, #77	@ 0x4d
 8009688:	2204      	movs	r2, #4
 800968a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	78fa      	ldrb	r2, [r7, #3]
 8009692:	4611      	mov	r1, r2
 8009694:	4618      	mov	r0, r3
 8009696:	f009 fab4 	bl	8012c02 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800969a:	78fa      	ldrb	r2, [r7, #3]
 800969c:	6879      	ldr	r1, [r7, #4]
 800969e:	4613      	mov	r3, r2
 80096a0:	011b      	lsls	r3, r3, #4
 80096a2:	1a9b      	subs	r3, r3, r2
 80096a4:	009b      	lsls	r3, r3, #2
 80096a6:	440b      	add	r3, r1
 80096a8:	331b      	adds	r3, #27
 80096aa:	781b      	ldrb	r3, [r3, #0]
 80096ac:	2b01      	cmp	r3, #1
 80096ae:	d129      	bne.n	8009704 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80096b0:	78fa      	ldrb	r2, [r7, #3]
 80096b2:	6879      	ldr	r1, [r7, #4]
 80096b4:	4613      	mov	r3, r2
 80096b6:	011b      	lsls	r3, r3, #4
 80096b8:	1a9b      	subs	r3, r3, r2
 80096ba:	009b      	lsls	r3, r3, #2
 80096bc:	440b      	add	r3, r1
 80096be:	331b      	adds	r3, #27
 80096c0:	2200      	movs	r2, #0
 80096c2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80096c4:	78fb      	ldrb	r3, [r7, #3]
 80096c6:	015a      	lsls	r2, r3, #5
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	4413      	add	r3, r2
 80096cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096d0:	685b      	ldr	r3, [r3, #4]
 80096d2:	78fa      	ldrb	r2, [r7, #3]
 80096d4:	0151      	lsls	r1, r2, #5
 80096d6:	693a      	ldr	r2, [r7, #16]
 80096d8:	440a      	add	r2, r1
 80096da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80096de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80096e2:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80096e4:	78fb      	ldrb	r3, [r7, #3]
 80096e6:	015a      	lsls	r2, r3, #5
 80096e8:	693b      	ldr	r3, [r7, #16]
 80096ea:	4413      	add	r3, r2
 80096ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096f0:	68db      	ldr	r3, [r3, #12]
 80096f2:	78fa      	ldrb	r2, [r7, #3]
 80096f4:	0151      	lsls	r1, r2, #5
 80096f6:	693a      	ldr	r2, [r7, #16]
 80096f8:	440a      	add	r2, r1
 80096fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80096fe:	f043 0320 	orr.w	r3, r3, #32
 8009702:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8009704:	78fb      	ldrb	r3, [r7, #3]
 8009706:	015a      	lsls	r2, r3, #5
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	4413      	add	r3, r2
 800970c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009710:	461a      	mov	r2, r3
 8009712:	2310      	movs	r3, #16
 8009714:	6093      	str	r3, [r2, #8]
 8009716:	e000      	b.n	800971a <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8009718:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 800971a:	3718      	adds	r7, #24
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}

08009720 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b086      	sub	sp, #24
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	460b      	mov	r3, r1
 800972a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009732:	697b      	ldr	r3, [r7, #20]
 8009734:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	78fa      	ldrb	r2, [r7, #3]
 800973c:	4611      	mov	r1, r2
 800973e:	4618      	mov	r0, r3
 8009740:	f008 fcc1 	bl	80120c6 <USB_ReadChInterrupts>
 8009744:	4603      	mov	r3, r0
 8009746:	f003 0304 	and.w	r3, r3, #4
 800974a:	2b04      	cmp	r3, #4
 800974c:	d11b      	bne.n	8009786 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800974e:	78fb      	ldrb	r3, [r7, #3]
 8009750:	015a      	lsls	r2, r3, #5
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	4413      	add	r3, r2
 8009756:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800975a:	461a      	mov	r2, r3
 800975c:	2304      	movs	r3, #4
 800975e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8009760:	78fa      	ldrb	r2, [r7, #3]
 8009762:	6879      	ldr	r1, [r7, #4]
 8009764:	4613      	mov	r3, r2
 8009766:	011b      	lsls	r3, r3, #4
 8009768:	1a9b      	subs	r3, r3, r2
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	440b      	add	r3, r1
 800976e:	334d      	adds	r3, #77	@ 0x4d
 8009770:	2207      	movs	r2, #7
 8009772:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	78fa      	ldrb	r2, [r7, #3]
 800977a:	4611      	mov	r1, r2
 800977c:	4618      	mov	r0, r3
 800977e:	f009 fa40 	bl	8012c02 <USB_HC_Halt>
 8009782:	f000 bc89 	b.w	800a098 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	78fa      	ldrb	r2, [r7, #3]
 800978c:	4611      	mov	r1, r2
 800978e:	4618      	mov	r0, r3
 8009790:	f008 fc99 	bl	80120c6 <USB_ReadChInterrupts>
 8009794:	4603      	mov	r3, r0
 8009796:	f003 0320 	and.w	r3, r3, #32
 800979a:	2b20      	cmp	r3, #32
 800979c:	f040 8082 	bne.w	80098a4 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80097a0:	78fb      	ldrb	r3, [r7, #3]
 80097a2:	015a      	lsls	r2, r3, #5
 80097a4:	693b      	ldr	r3, [r7, #16]
 80097a6:	4413      	add	r3, r2
 80097a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097ac:	461a      	mov	r2, r3
 80097ae:	2320      	movs	r3, #32
 80097b0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80097b2:	78fa      	ldrb	r2, [r7, #3]
 80097b4:	6879      	ldr	r1, [r7, #4]
 80097b6:	4613      	mov	r3, r2
 80097b8:	011b      	lsls	r3, r3, #4
 80097ba:	1a9b      	subs	r3, r3, r2
 80097bc:	009b      	lsls	r3, r3, #2
 80097be:	440b      	add	r3, r1
 80097c0:	3319      	adds	r3, #25
 80097c2:	781b      	ldrb	r3, [r3, #0]
 80097c4:	2b01      	cmp	r3, #1
 80097c6:	d124      	bne.n	8009812 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80097c8:	78fa      	ldrb	r2, [r7, #3]
 80097ca:	6879      	ldr	r1, [r7, #4]
 80097cc:	4613      	mov	r3, r2
 80097ce:	011b      	lsls	r3, r3, #4
 80097d0:	1a9b      	subs	r3, r3, r2
 80097d2:	009b      	lsls	r3, r3, #2
 80097d4:	440b      	add	r3, r1
 80097d6:	3319      	adds	r3, #25
 80097d8:	2200      	movs	r2, #0
 80097da:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80097dc:	78fa      	ldrb	r2, [r7, #3]
 80097de:	6879      	ldr	r1, [r7, #4]
 80097e0:	4613      	mov	r3, r2
 80097e2:	011b      	lsls	r3, r3, #4
 80097e4:	1a9b      	subs	r3, r3, r2
 80097e6:	009b      	lsls	r3, r3, #2
 80097e8:	440b      	add	r3, r1
 80097ea:	334c      	adds	r3, #76	@ 0x4c
 80097ec:	2202      	movs	r2, #2
 80097ee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80097f0:	78fa      	ldrb	r2, [r7, #3]
 80097f2:	6879      	ldr	r1, [r7, #4]
 80097f4:	4613      	mov	r3, r2
 80097f6:	011b      	lsls	r3, r3, #4
 80097f8:	1a9b      	subs	r3, r3, r2
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	440b      	add	r3, r1
 80097fe:	334d      	adds	r3, #77	@ 0x4d
 8009800:	2203      	movs	r2, #3
 8009802:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	78fa      	ldrb	r2, [r7, #3]
 800980a:	4611      	mov	r1, r2
 800980c:	4618      	mov	r0, r3
 800980e:	f009 f9f8 	bl	8012c02 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8009812:	78fa      	ldrb	r2, [r7, #3]
 8009814:	6879      	ldr	r1, [r7, #4]
 8009816:	4613      	mov	r3, r2
 8009818:	011b      	lsls	r3, r3, #4
 800981a:	1a9b      	subs	r3, r3, r2
 800981c:	009b      	lsls	r3, r3, #2
 800981e:	440b      	add	r3, r1
 8009820:	331a      	adds	r3, #26
 8009822:	781b      	ldrb	r3, [r3, #0]
 8009824:	2b01      	cmp	r3, #1
 8009826:	f040 8437 	bne.w	800a098 <HCD_HC_OUT_IRQHandler+0x978>
 800982a:	78fa      	ldrb	r2, [r7, #3]
 800982c:	6879      	ldr	r1, [r7, #4]
 800982e:	4613      	mov	r3, r2
 8009830:	011b      	lsls	r3, r3, #4
 8009832:	1a9b      	subs	r3, r3, r2
 8009834:	009b      	lsls	r3, r3, #2
 8009836:	440b      	add	r3, r1
 8009838:	331b      	adds	r3, #27
 800983a:	781b      	ldrb	r3, [r3, #0]
 800983c:	2b00      	cmp	r3, #0
 800983e:	f040 842b 	bne.w	800a098 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8009842:	78fa      	ldrb	r2, [r7, #3]
 8009844:	6879      	ldr	r1, [r7, #4]
 8009846:	4613      	mov	r3, r2
 8009848:	011b      	lsls	r3, r3, #4
 800984a:	1a9b      	subs	r3, r3, r2
 800984c:	009b      	lsls	r3, r3, #2
 800984e:	440b      	add	r3, r1
 8009850:	3326      	adds	r3, #38	@ 0x26
 8009852:	781b      	ldrb	r3, [r3, #0]
 8009854:	2b01      	cmp	r3, #1
 8009856:	d009      	beq.n	800986c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8009858:	78fa      	ldrb	r2, [r7, #3]
 800985a:	6879      	ldr	r1, [r7, #4]
 800985c:	4613      	mov	r3, r2
 800985e:	011b      	lsls	r3, r3, #4
 8009860:	1a9b      	subs	r3, r3, r2
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	440b      	add	r3, r1
 8009866:	331b      	adds	r3, #27
 8009868:	2201      	movs	r2, #1
 800986a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800986c:	78fa      	ldrb	r2, [r7, #3]
 800986e:	6879      	ldr	r1, [r7, #4]
 8009870:	4613      	mov	r3, r2
 8009872:	011b      	lsls	r3, r3, #4
 8009874:	1a9b      	subs	r3, r3, r2
 8009876:	009b      	lsls	r3, r3, #2
 8009878:	440b      	add	r3, r1
 800987a:	334d      	adds	r3, #77	@ 0x4d
 800987c:	2203      	movs	r2, #3
 800987e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	78fa      	ldrb	r2, [r7, #3]
 8009886:	4611      	mov	r1, r2
 8009888:	4618      	mov	r0, r3
 800988a:	f009 f9ba 	bl	8012c02 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800988e:	78fa      	ldrb	r2, [r7, #3]
 8009890:	6879      	ldr	r1, [r7, #4]
 8009892:	4613      	mov	r3, r2
 8009894:	011b      	lsls	r3, r3, #4
 8009896:	1a9b      	subs	r3, r3, r2
 8009898:	009b      	lsls	r3, r3, #2
 800989a:	440b      	add	r3, r1
 800989c:	3344      	adds	r3, #68	@ 0x44
 800989e:	2200      	movs	r2, #0
 80098a0:	601a      	str	r2, [r3, #0]
 80098a2:	e3f9      	b.n	800a098 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	78fa      	ldrb	r2, [r7, #3]
 80098aa:	4611      	mov	r1, r2
 80098ac:	4618      	mov	r0, r3
 80098ae:	f008 fc0a 	bl	80120c6 <USB_ReadChInterrupts>
 80098b2:	4603      	mov	r3, r0
 80098b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80098b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098bc:	d111      	bne.n	80098e2 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80098be:	78fb      	ldrb	r3, [r7, #3]
 80098c0:	015a      	lsls	r2, r3, #5
 80098c2:	693b      	ldr	r3, [r7, #16]
 80098c4:	4413      	add	r3, r2
 80098c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80098ca:	461a      	mov	r2, r3
 80098cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80098d0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	78fa      	ldrb	r2, [r7, #3]
 80098d8:	4611      	mov	r1, r2
 80098da:	4618      	mov	r0, r3
 80098dc:	f009 f991 	bl	8012c02 <USB_HC_Halt>
 80098e0:	e3da      	b.n	800a098 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	78fa      	ldrb	r2, [r7, #3]
 80098e8:	4611      	mov	r1, r2
 80098ea:	4618      	mov	r0, r3
 80098ec:	f008 fbeb 	bl	80120c6 <USB_ReadChInterrupts>
 80098f0:	4603      	mov	r3, r0
 80098f2:	f003 0301 	and.w	r3, r3, #1
 80098f6:	2b01      	cmp	r3, #1
 80098f8:	d168      	bne.n	80099cc <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80098fa:	78fa      	ldrb	r2, [r7, #3]
 80098fc:	6879      	ldr	r1, [r7, #4]
 80098fe:	4613      	mov	r3, r2
 8009900:	011b      	lsls	r3, r3, #4
 8009902:	1a9b      	subs	r3, r3, r2
 8009904:	009b      	lsls	r3, r3, #2
 8009906:	440b      	add	r3, r1
 8009908:	3344      	adds	r3, #68	@ 0x44
 800990a:	2200      	movs	r2, #0
 800990c:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	78fa      	ldrb	r2, [r7, #3]
 8009914:	4611      	mov	r1, r2
 8009916:	4618      	mov	r0, r3
 8009918:	f008 fbd5 	bl	80120c6 <USB_ReadChInterrupts>
 800991c:	4603      	mov	r3, r0
 800991e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009922:	2b40      	cmp	r3, #64	@ 0x40
 8009924:	d112      	bne.n	800994c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8009926:	78fa      	ldrb	r2, [r7, #3]
 8009928:	6879      	ldr	r1, [r7, #4]
 800992a:	4613      	mov	r3, r2
 800992c:	011b      	lsls	r3, r3, #4
 800992e:	1a9b      	subs	r3, r3, r2
 8009930:	009b      	lsls	r3, r3, #2
 8009932:	440b      	add	r3, r1
 8009934:	3319      	adds	r3, #25
 8009936:	2201      	movs	r2, #1
 8009938:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800993a:	78fb      	ldrb	r3, [r7, #3]
 800993c:	015a      	lsls	r2, r3, #5
 800993e:	693b      	ldr	r3, [r7, #16]
 8009940:	4413      	add	r3, r2
 8009942:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009946:	461a      	mov	r2, r3
 8009948:	2340      	movs	r3, #64	@ 0x40
 800994a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 800994c:	78fa      	ldrb	r2, [r7, #3]
 800994e:	6879      	ldr	r1, [r7, #4]
 8009950:	4613      	mov	r3, r2
 8009952:	011b      	lsls	r3, r3, #4
 8009954:	1a9b      	subs	r3, r3, r2
 8009956:	009b      	lsls	r3, r3, #2
 8009958:	440b      	add	r3, r1
 800995a:	331b      	adds	r3, #27
 800995c:	781b      	ldrb	r3, [r3, #0]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d019      	beq.n	8009996 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8009962:	78fa      	ldrb	r2, [r7, #3]
 8009964:	6879      	ldr	r1, [r7, #4]
 8009966:	4613      	mov	r3, r2
 8009968:	011b      	lsls	r3, r3, #4
 800996a:	1a9b      	subs	r3, r3, r2
 800996c:	009b      	lsls	r3, r3, #2
 800996e:	440b      	add	r3, r1
 8009970:	331b      	adds	r3, #27
 8009972:	2200      	movs	r2, #0
 8009974:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009976:	78fb      	ldrb	r3, [r7, #3]
 8009978:	015a      	lsls	r2, r3, #5
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	4413      	add	r3, r2
 800997e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	78fa      	ldrb	r2, [r7, #3]
 8009986:	0151      	lsls	r1, r2, #5
 8009988:	693a      	ldr	r2, [r7, #16]
 800998a:	440a      	add	r2, r1
 800998c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009990:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009994:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8009996:	78fb      	ldrb	r3, [r7, #3]
 8009998:	015a      	lsls	r2, r3, #5
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	4413      	add	r3, r2
 800999e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099a2:	461a      	mov	r2, r3
 80099a4:	2301      	movs	r3, #1
 80099a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80099a8:	78fa      	ldrb	r2, [r7, #3]
 80099aa:	6879      	ldr	r1, [r7, #4]
 80099ac:	4613      	mov	r3, r2
 80099ae:	011b      	lsls	r3, r3, #4
 80099b0:	1a9b      	subs	r3, r3, r2
 80099b2:	009b      	lsls	r3, r3, #2
 80099b4:	440b      	add	r3, r1
 80099b6:	334d      	adds	r3, #77	@ 0x4d
 80099b8:	2201      	movs	r2, #1
 80099ba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	78fa      	ldrb	r2, [r7, #3]
 80099c2:	4611      	mov	r1, r2
 80099c4:	4618      	mov	r0, r3
 80099c6:	f009 f91c 	bl	8012c02 <USB_HC_Halt>
 80099ca:	e365      	b.n	800a098 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	78fa      	ldrb	r2, [r7, #3]
 80099d2:	4611      	mov	r1, r2
 80099d4:	4618      	mov	r0, r3
 80099d6:	f008 fb76 	bl	80120c6 <USB_ReadChInterrupts>
 80099da:	4603      	mov	r3, r0
 80099dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099e0:	2b40      	cmp	r3, #64	@ 0x40
 80099e2:	d139      	bne.n	8009a58 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80099e4:	78fa      	ldrb	r2, [r7, #3]
 80099e6:	6879      	ldr	r1, [r7, #4]
 80099e8:	4613      	mov	r3, r2
 80099ea:	011b      	lsls	r3, r3, #4
 80099ec:	1a9b      	subs	r3, r3, r2
 80099ee:	009b      	lsls	r3, r3, #2
 80099f0:	440b      	add	r3, r1
 80099f2:	334d      	adds	r3, #77	@ 0x4d
 80099f4:	2205      	movs	r2, #5
 80099f6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80099f8:	78fa      	ldrb	r2, [r7, #3]
 80099fa:	6879      	ldr	r1, [r7, #4]
 80099fc:	4613      	mov	r3, r2
 80099fe:	011b      	lsls	r3, r3, #4
 8009a00:	1a9b      	subs	r3, r3, r2
 8009a02:	009b      	lsls	r3, r3, #2
 8009a04:	440b      	add	r3, r1
 8009a06:	331a      	adds	r3, #26
 8009a08:	781b      	ldrb	r3, [r3, #0]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d109      	bne.n	8009a22 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8009a0e:	78fa      	ldrb	r2, [r7, #3]
 8009a10:	6879      	ldr	r1, [r7, #4]
 8009a12:	4613      	mov	r3, r2
 8009a14:	011b      	lsls	r3, r3, #4
 8009a16:	1a9b      	subs	r3, r3, r2
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	440b      	add	r3, r1
 8009a1c:	3319      	adds	r3, #25
 8009a1e:	2201      	movs	r2, #1
 8009a20:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8009a22:	78fa      	ldrb	r2, [r7, #3]
 8009a24:	6879      	ldr	r1, [r7, #4]
 8009a26:	4613      	mov	r3, r2
 8009a28:	011b      	lsls	r3, r3, #4
 8009a2a:	1a9b      	subs	r3, r3, r2
 8009a2c:	009b      	lsls	r3, r3, #2
 8009a2e:	440b      	add	r3, r1
 8009a30:	3344      	adds	r3, #68	@ 0x44
 8009a32:	2200      	movs	r2, #0
 8009a34:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	78fa      	ldrb	r2, [r7, #3]
 8009a3c:	4611      	mov	r1, r2
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f009 f8df 	bl	8012c02 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009a44:	78fb      	ldrb	r3, [r7, #3]
 8009a46:	015a      	lsls	r2, r3, #5
 8009a48:	693b      	ldr	r3, [r7, #16]
 8009a4a:	4413      	add	r3, r2
 8009a4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a50:	461a      	mov	r2, r3
 8009a52:	2340      	movs	r3, #64	@ 0x40
 8009a54:	6093      	str	r3, [r2, #8]
 8009a56:	e31f      	b.n	800a098 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	78fa      	ldrb	r2, [r7, #3]
 8009a5e:	4611      	mov	r1, r2
 8009a60:	4618      	mov	r0, r3
 8009a62:	f008 fb30 	bl	80120c6 <USB_ReadChInterrupts>
 8009a66:	4603      	mov	r3, r0
 8009a68:	f003 0308 	and.w	r3, r3, #8
 8009a6c:	2b08      	cmp	r3, #8
 8009a6e:	d11a      	bne.n	8009aa6 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8009a70:	78fb      	ldrb	r3, [r7, #3]
 8009a72:	015a      	lsls	r2, r3, #5
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	4413      	add	r3, r2
 8009a78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a7c:	461a      	mov	r2, r3
 8009a7e:	2308      	movs	r3, #8
 8009a80:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8009a82:	78fa      	ldrb	r2, [r7, #3]
 8009a84:	6879      	ldr	r1, [r7, #4]
 8009a86:	4613      	mov	r3, r2
 8009a88:	011b      	lsls	r3, r3, #4
 8009a8a:	1a9b      	subs	r3, r3, r2
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	440b      	add	r3, r1
 8009a90:	334d      	adds	r3, #77	@ 0x4d
 8009a92:	2206      	movs	r2, #6
 8009a94:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	78fa      	ldrb	r2, [r7, #3]
 8009a9c:	4611      	mov	r1, r2
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	f009 f8af 	bl	8012c02 <USB_HC_Halt>
 8009aa4:	e2f8      	b.n	800a098 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	78fa      	ldrb	r2, [r7, #3]
 8009aac:	4611      	mov	r1, r2
 8009aae:	4618      	mov	r0, r3
 8009ab0:	f008 fb09 	bl	80120c6 <USB_ReadChInterrupts>
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	f003 0310 	and.w	r3, r3, #16
 8009aba:	2b10      	cmp	r3, #16
 8009abc:	d144      	bne.n	8009b48 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009abe:	78fa      	ldrb	r2, [r7, #3]
 8009ac0:	6879      	ldr	r1, [r7, #4]
 8009ac2:	4613      	mov	r3, r2
 8009ac4:	011b      	lsls	r3, r3, #4
 8009ac6:	1a9b      	subs	r3, r3, r2
 8009ac8:	009b      	lsls	r3, r3, #2
 8009aca:	440b      	add	r3, r1
 8009acc:	3344      	adds	r3, #68	@ 0x44
 8009ace:	2200      	movs	r2, #0
 8009ad0:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8009ad2:	78fa      	ldrb	r2, [r7, #3]
 8009ad4:	6879      	ldr	r1, [r7, #4]
 8009ad6:	4613      	mov	r3, r2
 8009ad8:	011b      	lsls	r3, r3, #4
 8009ada:	1a9b      	subs	r3, r3, r2
 8009adc:	009b      	lsls	r3, r3, #2
 8009ade:	440b      	add	r3, r1
 8009ae0:	334d      	adds	r3, #77	@ 0x4d
 8009ae2:	2204      	movs	r2, #4
 8009ae4:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8009ae6:	78fa      	ldrb	r2, [r7, #3]
 8009ae8:	6879      	ldr	r1, [r7, #4]
 8009aea:	4613      	mov	r3, r2
 8009aec:	011b      	lsls	r3, r3, #4
 8009aee:	1a9b      	subs	r3, r3, r2
 8009af0:	009b      	lsls	r3, r3, #2
 8009af2:	440b      	add	r3, r1
 8009af4:	3319      	adds	r3, #25
 8009af6:	781b      	ldrb	r3, [r3, #0]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d114      	bne.n	8009b26 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8009afc:	78fa      	ldrb	r2, [r7, #3]
 8009afe:	6879      	ldr	r1, [r7, #4]
 8009b00:	4613      	mov	r3, r2
 8009b02:	011b      	lsls	r3, r3, #4
 8009b04:	1a9b      	subs	r3, r3, r2
 8009b06:	009b      	lsls	r3, r3, #2
 8009b08:	440b      	add	r3, r1
 8009b0a:	3318      	adds	r3, #24
 8009b0c:	781b      	ldrb	r3, [r3, #0]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d109      	bne.n	8009b26 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8009b12:	78fa      	ldrb	r2, [r7, #3]
 8009b14:	6879      	ldr	r1, [r7, #4]
 8009b16:	4613      	mov	r3, r2
 8009b18:	011b      	lsls	r3, r3, #4
 8009b1a:	1a9b      	subs	r3, r3, r2
 8009b1c:	009b      	lsls	r3, r3, #2
 8009b1e:	440b      	add	r3, r1
 8009b20:	3319      	adds	r3, #25
 8009b22:	2201      	movs	r2, #1
 8009b24:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	78fa      	ldrb	r2, [r7, #3]
 8009b2c:	4611      	mov	r1, r2
 8009b2e:	4618      	mov	r0, r3
 8009b30:	f009 f867 	bl	8012c02 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8009b34:	78fb      	ldrb	r3, [r7, #3]
 8009b36:	015a      	lsls	r2, r3, #5
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	4413      	add	r3, r2
 8009b3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b40:	461a      	mov	r2, r3
 8009b42:	2310      	movs	r3, #16
 8009b44:	6093      	str	r3, [r2, #8]
 8009b46:	e2a7      	b.n	800a098 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	78fa      	ldrb	r2, [r7, #3]
 8009b4e:	4611      	mov	r1, r2
 8009b50:	4618      	mov	r0, r3
 8009b52:	f008 fab8 	bl	80120c6 <USB_ReadChInterrupts>
 8009b56:	4603      	mov	r3, r0
 8009b58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b5c:	2b80      	cmp	r3, #128	@ 0x80
 8009b5e:	f040 8083 	bne.w	8009c68 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	799b      	ldrb	r3, [r3, #6]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d111      	bne.n	8009b8e <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8009b6a:	78fa      	ldrb	r2, [r7, #3]
 8009b6c:	6879      	ldr	r1, [r7, #4]
 8009b6e:	4613      	mov	r3, r2
 8009b70:	011b      	lsls	r3, r3, #4
 8009b72:	1a9b      	subs	r3, r3, r2
 8009b74:	009b      	lsls	r3, r3, #2
 8009b76:	440b      	add	r3, r1
 8009b78:	334d      	adds	r3, #77	@ 0x4d
 8009b7a:	2207      	movs	r2, #7
 8009b7c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	78fa      	ldrb	r2, [r7, #3]
 8009b84:	4611      	mov	r1, r2
 8009b86:	4618      	mov	r0, r3
 8009b88:	f009 f83b 	bl	8012c02 <USB_HC_Halt>
 8009b8c:	e062      	b.n	8009c54 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8009b8e:	78fa      	ldrb	r2, [r7, #3]
 8009b90:	6879      	ldr	r1, [r7, #4]
 8009b92:	4613      	mov	r3, r2
 8009b94:	011b      	lsls	r3, r3, #4
 8009b96:	1a9b      	subs	r3, r3, r2
 8009b98:	009b      	lsls	r3, r3, #2
 8009b9a:	440b      	add	r3, r1
 8009b9c:	3344      	adds	r3, #68	@ 0x44
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	1c59      	adds	r1, r3, #1
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	4613      	mov	r3, r2
 8009ba6:	011b      	lsls	r3, r3, #4
 8009ba8:	1a9b      	subs	r3, r3, r2
 8009baa:	009b      	lsls	r3, r3, #2
 8009bac:	4403      	add	r3, r0
 8009bae:	3344      	adds	r3, #68	@ 0x44
 8009bb0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009bb2:	78fa      	ldrb	r2, [r7, #3]
 8009bb4:	6879      	ldr	r1, [r7, #4]
 8009bb6:	4613      	mov	r3, r2
 8009bb8:	011b      	lsls	r3, r3, #4
 8009bba:	1a9b      	subs	r3, r3, r2
 8009bbc:	009b      	lsls	r3, r3, #2
 8009bbe:	440b      	add	r3, r1
 8009bc0:	3344      	adds	r3, #68	@ 0x44
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	2b02      	cmp	r3, #2
 8009bc6:	d922      	bls.n	8009c0e <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009bc8:	78fa      	ldrb	r2, [r7, #3]
 8009bca:	6879      	ldr	r1, [r7, #4]
 8009bcc:	4613      	mov	r3, r2
 8009bce:	011b      	lsls	r3, r3, #4
 8009bd0:	1a9b      	subs	r3, r3, r2
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	440b      	add	r3, r1
 8009bd6:	3344      	adds	r3, #68	@ 0x44
 8009bd8:	2200      	movs	r2, #0
 8009bda:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009bdc:	78fa      	ldrb	r2, [r7, #3]
 8009bde:	6879      	ldr	r1, [r7, #4]
 8009be0:	4613      	mov	r3, r2
 8009be2:	011b      	lsls	r3, r3, #4
 8009be4:	1a9b      	subs	r3, r3, r2
 8009be6:	009b      	lsls	r3, r3, #2
 8009be8:	440b      	add	r3, r1
 8009bea:	334c      	adds	r3, #76	@ 0x4c
 8009bec:	2204      	movs	r2, #4
 8009bee:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009bf0:	78fa      	ldrb	r2, [r7, #3]
 8009bf2:	6879      	ldr	r1, [r7, #4]
 8009bf4:	4613      	mov	r3, r2
 8009bf6:	011b      	lsls	r3, r3, #4
 8009bf8:	1a9b      	subs	r3, r3, r2
 8009bfa:	009b      	lsls	r3, r3, #2
 8009bfc:	440b      	add	r3, r1
 8009bfe:	334c      	adds	r3, #76	@ 0x4c
 8009c00:	781a      	ldrb	r2, [r3, #0]
 8009c02:	78fb      	ldrb	r3, [r7, #3]
 8009c04:	4619      	mov	r1, r3
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f00e fad8 	bl	80181bc <HAL_HCD_HC_NotifyURBChange_Callback>
 8009c0c:	e022      	b.n	8009c54 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009c0e:	78fa      	ldrb	r2, [r7, #3]
 8009c10:	6879      	ldr	r1, [r7, #4]
 8009c12:	4613      	mov	r3, r2
 8009c14:	011b      	lsls	r3, r3, #4
 8009c16:	1a9b      	subs	r3, r3, r2
 8009c18:	009b      	lsls	r3, r3, #2
 8009c1a:	440b      	add	r3, r1
 8009c1c:	334c      	adds	r3, #76	@ 0x4c
 8009c1e:	2202      	movs	r2, #2
 8009c20:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009c22:	78fb      	ldrb	r3, [r7, #3]
 8009c24:	015a      	lsls	r2, r3, #5
 8009c26:	693b      	ldr	r3, [r7, #16]
 8009c28:	4413      	add	r3, r2
 8009c2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009c38:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009c40:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009c42:	78fb      	ldrb	r3, [r7, #3]
 8009c44:	015a      	lsls	r2, r3, #5
 8009c46:	693b      	ldr	r3, [r7, #16]
 8009c48:	4413      	add	r3, r2
 8009c4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c4e:	461a      	mov	r2, r3
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8009c54:	78fb      	ldrb	r3, [r7, #3]
 8009c56:	015a      	lsls	r2, r3, #5
 8009c58:	693b      	ldr	r3, [r7, #16]
 8009c5a:	4413      	add	r3, r2
 8009c5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c60:	461a      	mov	r2, r3
 8009c62:	2380      	movs	r3, #128	@ 0x80
 8009c64:	6093      	str	r3, [r2, #8]
 8009c66:	e217      	b.n	800a098 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	78fa      	ldrb	r2, [r7, #3]
 8009c6e:	4611      	mov	r1, r2
 8009c70:	4618      	mov	r0, r3
 8009c72:	f008 fa28 	bl	80120c6 <USB_ReadChInterrupts>
 8009c76:	4603      	mov	r3, r0
 8009c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c80:	d11b      	bne.n	8009cba <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8009c82:	78fa      	ldrb	r2, [r7, #3]
 8009c84:	6879      	ldr	r1, [r7, #4]
 8009c86:	4613      	mov	r3, r2
 8009c88:	011b      	lsls	r3, r3, #4
 8009c8a:	1a9b      	subs	r3, r3, r2
 8009c8c:	009b      	lsls	r3, r3, #2
 8009c8e:	440b      	add	r3, r1
 8009c90:	334d      	adds	r3, #77	@ 0x4d
 8009c92:	2209      	movs	r2, #9
 8009c94:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	78fa      	ldrb	r2, [r7, #3]
 8009c9c:	4611      	mov	r1, r2
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f008 ffaf 	bl	8012c02 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8009ca4:	78fb      	ldrb	r3, [r7, #3]
 8009ca6:	015a      	lsls	r2, r3, #5
 8009ca8:	693b      	ldr	r3, [r7, #16]
 8009caa:	4413      	add	r3, r2
 8009cac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cb0:	461a      	mov	r2, r3
 8009cb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009cb6:	6093      	str	r3, [r2, #8]
 8009cb8:	e1ee      	b.n	800a098 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	78fa      	ldrb	r2, [r7, #3]
 8009cc0:	4611      	mov	r1, r2
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f008 f9ff 	bl	80120c6 <USB_ReadChInterrupts>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	f003 0302 	and.w	r3, r3, #2
 8009cce:	2b02      	cmp	r3, #2
 8009cd0:	f040 81df 	bne.w	800a092 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8009cd4:	78fb      	ldrb	r3, [r7, #3]
 8009cd6:	015a      	lsls	r2, r3, #5
 8009cd8:	693b      	ldr	r3, [r7, #16]
 8009cda:	4413      	add	r3, r2
 8009cdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ce0:	461a      	mov	r2, r3
 8009ce2:	2302      	movs	r3, #2
 8009ce4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8009ce6:	78fa      	ldrb	r2, [r7, #3]
 8009ce8:	6879      	ldr	r1, [r7, #4]
 8009cea:	4613      	mov	r3, r2
 8009cec:	011b      	lsls	r3, r3, #4
 8009cee:	1a9b      	subs	r3, r3, r2
 8009cf0:	009b      	lsls	r3, r3, #2
 8009cf2:	440b      	add	r3, r1
 8009cf4:	334d      	adds	r3, #77	@ 0x4d
 8009cf6:	781b      	ldrb	r3, [r3, #0]
 8009cf8:	2b01      	cmp	r3, #1
 8009cfa:	f040 8093 	bne.w	8009e24 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009cfe:	78fa      	ldrb	r2, [r7, #3]
 8009d00:	6879      	ldr	r1, [r7, #4]
 8009d02:	4613      	mov	r3, r2
 8009d04:	011b      	lsls	r3, r3, #4
 8009d06:	1a9b      	subs	r3, r3, r2
 8009d08:	009b      	lsls	r3, r3, #2
 8009d0a:	440b      	add	r3, r1
 8009d0c:	334d      	adds	r3, #77	@ 0x4d
 8009d0e:	2202      	movs	r2, #2
 8009d10:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8009d12:	78fa      	ldrb	r2, [r7, #3]
 8009d14:	6879      	ldr	r1, [r7, #4]
 8009d16:	4613      	mov	r3, r2
 8009d18:	011b      	lsls	r3, r3, #4
 8009d1a:	1a9b      	subs	r3, r3, r2
 8009d1c:	009b      	lsls	r3, r3, #2
 8009d1e:	440b      	add	r3, r1
 8009d20:	334c      	adds	r3, #76	@ 0x4c
 8009d22:	2201      	movs	r2, #1
 8009d24:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009d26:	78fa      	ldrb	r2, [r7, #3]
 8009d28:	6879      	ldr	r1, [r7, #4]
 8009d2a:	4613      	mov	r3, r2
 8009d2c:	011b      	lsls	r3, r3, #4
 8009d2e:	1a9b      	subs	r3, r3, r2
 8009d30:	009b      	lsls	r3, r3, #2
 8009d32:	440b      	add	r3, r1
 8009d34:	3326      	adds	r3, #38	@ 0x26
 8009d36:	781b      	ldrb	r3, [r3, #0]
 8009d38:	2b02      	cmp	r3, #2
 8009d3a:	d00b      	beq.n	8009d54 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8009d3c:	78fa      	ldrb	r2, [r7, #3]
 8009d3e:	6879      	ldr	r1, [r7, #4]
 8009d40:	4613      	mov	r3, r2
 8009d42:	011b      	lsls	r3, r3, #4
 8009d44:	1a9b      	subs	r3, r3, r2
 8009d46:	009b      	lsls	r3, r3, #2
 8009d48:	440b      	add	r3, r1
 8009d4a:	3326      	adds	r3, #38	@ 0x26
 8009d4c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009d4e:	2b03      	cmp	r3, #3
 8009d50:	f040 8190 	bne.w	800a074 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	799b      	ldrb	r3, [r3, #6]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d115      	bne.n	8009d88 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8009d5c:	78fa      	ldrb	r2, [r7, #3]
 8009d5e:	6879      	ldr	r1, [r7, #4]
 8009d60:	4613      	mov	r3, r2
 8009d62:	011b      	lsls	r3, r3, #4
 8009d64:	1a9b      	subs	r3, r3, r2
 8009d66:	009b      	lsls	r3, r3, #2
 8009d68:	440b      	add	r3, r1
 8009d6a:	333d      	adds	r3, #61	@ 0x3d
 8009d6c:	781b      	ldrb	r3, [r3, #0]
 8009d6e:	78fa      	ldrb	r2, [r7, #3]
 8009d70:	f083 0301 	eor.w	r3, r3, #1
 8009d74:	b2d8      	uxtb	r0, r3
 8009d76:	6879      	ldr	r1, [r7, #4]
 8009d78:	4613      	mov	r3, r2
 8009d7a:	011b      	lsls	r3, r3, #4
 8009d7c:	1a9b      	subs	r3, r3, r2
 8009d7e:	009b      	lsls	r3, r3, #2
 8009d80:	440b      	add	r3, r1
 8009d82:	333d      	adds	r3, #61	@ 0x3d
 8009d84:	4602      	mov	r2, r0
 8009d86:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	799b      	ldrb	r3, [r3, #6]
 8009d8c:	2b01      	cmp	r3, #1
 8009d8e:	f040 8171 	bne.w	800a074 <HCD_HC_OUT_IRQHandler+0x954>
 8009d92:	78fa      	ldrb	r2, [r7, #3]
 8009d94:	6879      	ldr	r1, [r7, #4]
 8009d96:	4613      	mov	r3, r2
 8009d98:	011b      	lsls	r3, r3, #4
 8009d9a:	1a9b      	subs	r3, r3, r2
 8009d9c:	009b      	lsls	r3, r3, #2
 8009d9e:	440b      	add	r3, r1
 8009da0:	3334      	adds	r3, #52	@ 0x34
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	f000 8165 	beq.w	800a074 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8009daa:	78fa      	ldrb	r2, [r7, #3]
 8009dac:	6879      	ldr	r1, [r7, #4]
 8009dae:	4613      	mov	r3, r2
 8009db0:	011b      	lsls	r3, r3, #4
 8009db2:	1a9b      	subs	r3, r3, r2
 8009db4:	009b      	lsls	r3, r3, #2
 8009db6:	440b      	add	r3, r1
 8009db8:	3334      	adds	r3, #52	@ 0x34
 8009dba:	6819      	ldr	r1, [r3, #0]
 8009dbc:	78fa      	ldrb	r2, [r7, #3]
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	4613      	mov	r3, r2
 8009dc2:	011b      	lsls	r3, r3, #4
 8009dc4:	1a9b      	subs	r3, r3, r2
 8009dc6:	009b      	lsls	r3, r3, #2
 8009dc8:	4403      	add	r3, r0
 8009dca:	3328      	adds	r3, #40	@ 0x28
 8009dcc:	881b      	ldrh	r3, [r3, #0]
 8009dce:	440b      	add	r3, r1
 8009dd0:	1e59      	subs	r1, r3, #1
 8009dd2:	78fa      	ldrb	r2, [r7, #3]
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	4613      	mov	r3, r2
 8009dd8:	011b      	lsls	r3, r3, #4
 8009dda:	1a9b      	subs	r3, r3, r2
 8009ddc:	009b      	lsls	r3, r3, #2
 8009dde:	4403      	add	r3, r0
 8009de0:	3328      	adds	r3, #40	@ 0x28
 8009de2:	881b      	ldrh	r3, [r3, #0]
 8009de4:	fbb1 f3f3 	udiv	r3, r1, r3
 8009de8:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	f003 0301 	and.w	r3, r3, #1
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	f000 813f 	beq.w	800a074 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8009df6:	78fa      	ldrb	r2, [r7, #3]
 8009df8:	6879      	ldr	r1, [r7, #4]
 8009dfa:	4613      	mov	r3, r2
 8009dfc:	011b      	lsls	r3, r3, #4
 8009dfe:	1a9b      	subs	r3, r3, r2
 8009e00:	009b      	lsls	r3, r3, #2
 8009e02:	440b      	add	r3, r1
 8009e04:	333d      	adds	r3, #61	@ 0x3d
 8009e06:	781b      	ldrb	r3, [r3, #0]
 8009e08:	78fa      	ldrb	r2, [r7, #3]
 8009e0a:	f083 0301 	eor.w	r3, r3, #1
 8009e0e:	b2d8      	uxtb	r0, r3
 8009e10:	6879      	ldr	r1, [r7, #4]
 8009e12:	4613      	mov	r3, r2
 8009e14:	011b      	lsls	r3, r3, #4
 8009e16:	1a9b      	subs	r3, r3, r2
 8009e18:	009b      	lsls	r3, r3, #2
 8009e1a:	440b      	add	r3, r1
 8009e1c:	333d      	adds	r3, #61	@ 0x3d
 8009e1e:	4602      	mov	r2, r0
 8009e20:	701a      	strb	r2, [r3, #0]
 8009e22:	e127      	b.n	800a074 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8009e24:	78fa      	ldrb	r2, [r7, #3]
 8009e26:	6879      	ldr	r1, [r7, #4]
 8009e28:	4613      	mov	r3, r2
 8009e2a:	011b      	lsls	r3, r3, #4
 8009e2c:	1a9b      	subs	r3, r3, r2
 8009e2e:	009b      	lsls	r3, r3, #2
 8009e30:	440b      	add	r3, r1
 8009e32:	334d      	adds	r3, #77	@ 0x4d
 8009e34:	781b      	ldrb	r3, [r3, #0]
 8009e36:	2b03      	cmp	r3, #3
 8009e38:	d120      	bne.n	8009e7c <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009e3a:	78fa      	ldrb	r2, [r7, #3]
 8009e3c:	6879      	ldr	r1, [r7, #4]
 8009e3e:	4613      	mov	r3, r2
 8009e40:	011b      	lsls	r3, r3, #4
 8009e42:	1a9b      	subs	r3, r3, r2
 8009e44:	009b      	lsls	r3, r3, #2
 8009e46:	440b      	add	r3, r1
 8009e48:	334d      	adds	r3, #77	@ 0x4d
 8009e4a:	2202      	movs	r2, #2
 8009e4c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009e4e:	78fa      	ldrb	r2, [r7, #3]
 8009e50:	6879      	ldr	r1, [r7, #4]
 8009e52:	4613      	mov	r3, r2
 8009e54:	011b      	lsls	r3, r3, #4
 8009e56:	1a9b      	subs	r3, r3, r2
 8009e58:	009b      	lsls	r3, r3, #2
 8009e5a:	440b      	add	r3, r1
 8009e5c:	331b      	adds	r3, #27
 8009e5e:	781b      	ldrb	r3, [r3, #0]
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	f040 8107 	bne.w	800a074 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009e66:	78fa      	ldrb	r2, [r7, #3]
 8009e68:	6879      	ldr	r1, [r7, #4]
 8009e6a:	4613      	mov	r3, r2
 8009e6c:	011b      	lsls	r3, r3, #4
 8009e6e:	1a9b      	subs	r3, r3, r2
 8009e70:	009b      	lsls	r3, r3, #2
 8009e72:	440b      	add	r3, r1
 8009e74:	334c      	adds	r3, #76	@ 0x4c
 8009e76:	2202      	movs	r2, #2
 8009e78:	701a      	strb	r2, [r3, #0]
 8009e7a:	e0fb      	b.n	800a074 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8009e7c:	78fa      	ldrb	r2, [r7, #3]
 8009e7e:	6879      	ldr	r1, [r7, #4]
 8009e80:	4613      	mov	r3, r2
 8009e82:	011b      	lsls	r3, r3, #4
 8009e84:	1a9b      	subs	r3, r3, r2
 8009e86:	009b      	lsls	r3, r3, #2
 8009e88:	440b      	add	r3, r1
 8009e8a:	334d      	adds	r3, #77	@ 0x4d
 8009e8c:	781b      	ldrb	r3, [r3, #0]
 8009e8e:	2b04      	cmp	r3, #4
 8009e90:	d13a      	bne.n	8009f08 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009e92:	78fa      	ldrb	r2, [r7, #3]
 8009e94:	6879      	ldr	r1, [r7, #4]
 8009e96:	4613      	mov	r3, r2
 8009e98:	011b      	lsls	r3, r3, #4
 8009e9a:	1a9b      	subs	r3, r3, r2
 8009e9c:	009b      	lsls	r3, r3, #2
 8009e9e:	440b      	add	r3, r1
 8009ea0:	334d      	adds	r3, #77	@ 0x4d
 8009ea2:	2202      	movs	r2, #2
 8009ea4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009ea6:	78fa      	ldrb	r2, [r7, #3]
 8009ea8:	6879      	ldr	r1, [r7, #4]
 8009eaa:	4613      	mov	r3, r2
 8009eac:	011b      	lsls	r3, r3, #4
 8009eae:	1a9b      	subs	r3, r3, r2
 8009eb0:	009b      	lsls	r3, r3, #2
 8009eb2:	440b      	add	r3, r1
 8009eb4:	334c      	adds	r3, #76	@ 0x4c
 8009eb6:	2202      	movs	r2, #2
 8009eb8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009eba:	78fa      	ldrb	r2, [r7, #3]
 8009ebc:	6879      	ldr	r1, [r7, #4]
 8009ebe:	4613      	mov	r3, r2
 8009ec0:	011b      	lsls	r3, r3, #4
 8009ec2:	1a9b      	subs	r3, r3, r2
 8009ec4:	009b      	lsls	r3, r3, #2
 8009ec6:	440b      	add	r3, r1
 8009ec8:	331b      	adds	r3, #27
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	2b01      	cmp	r3, #1
 8009ece:	f040 80d1 	bne.w	800a074 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8009ed2:	78fa      	ldrb	r2, [r7, #3]
 8009ed4:	6879      	ldr	r1, [r7, #4]
 8009ed6:	4613      	mov	r3, r2
 8009ed8:	011b      	lsls	r3, r3, #4
 8009eda:	1a9b      	subs	r3, r3, r2
 8009edc:	009b      	lsls	r3, r3, #2
 8009ede:	440b      	add	r3, r1
 8009ee0:	331b      	adds	r3, #27
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009ee6:	78fb      	ldrb	r3, [r7, #3]
 8009ee8:	015a      	lsls	r2, r3, #5
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	4413      	add	r3, r2
 8009eee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	78fa      	ldrb	r2, [r7, #3]
 8009ef6:	0151      	lsls	r1, r2, #5
 8009ef8:	693a      	ldr	r2, [r7, #16]
 8009efa:	440a      	add	r2, r1
 8009efc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009f00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009f04:	6053      	str	r3, [r2, #4]
 8009f06:	e0b5      	b.n	800a074 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8009f08:	78fa      	ldrb	r2, [r7, #3]
 8009f0a:	6879      	ldr	r1, [r7, #4]
 8009f0c:	4613      	mov	r3, r2
 8009f0e:	011b      	lsls	r3, r3, #4
 8009f10:	1a9b      	subs	r3, r3, r2
 8009f12:	009b      	lsls	r3, r3, #2
 8009f14:	440b      	add	r3, r1
 8009f16:	334d      	adds	r3, #77	@ 0x4d
 8009f18:	781b      	ldrb	r3, [r3, #0]
 8009f1a:	2b05      	cmp	r3, #5
 8009f1c:	d114      	bne.n	8009f48 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009f1e:	78fa      	ldrb	r2, [r7, #3]
 8009f20:	6879      	ldr	r1, [r7, #4]
 8009f22:	4613      	mov	r3, r2
 8009f24:	011b      	lsls	r3, r3, #4
 8009f26:	1a9b      	subs	r3, r3, r2
 8009f28:	009b      	lsls	r3, r3, #2
 8009f2a:	440b      	add	r3, r1
 8009f2c:	334d      	adds	r3, #77	@ 0x4d
 8009f2e:	2202      	movs	r2, #2
 8009f30:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8009f32:	78fa      	ldrb	r2, [r7, #3]
 8009f34:	6879      	ldr	r1, [r7, #4]
 8009f36:	4613      	mov	r3, r2
 8009f38:	011b      	lsls	r3, r3, #4
 8009f3a:	1a9b      	subs	r3, r3, r2
 8009f3c:	009b      	lsls	r3, r3, #2
 8009f3e:	440b      	add	r3, r1
 8009f40:	334c      	adds	r3, #76	@ 0x4c
 8009f42:	2202      	movs	r2, #2
 8009f44:	701a      	strb	r2, [r3, #0]
 8009f46:	e095      	b.n	800a074 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009f48:	78fa      	ldrb	r2, [r7, #3]
 8009f4a:	6879      	ldr	r1, [r7, #4]
 8009f4c:	4613      	mov	r3, r2
 8009f4e:	011b      	lsls	r3, r3, #4
 8009f50:	1a9b      	subs	r3, r3, r2
 8009f52:	009b      	lsls	r3, r3, #2
 8009f54:	440b      	add	r3, r1
 8009f56:	334d      	adds	r3, #77	@ 0x4d
 8009f58:	781b      	ldrb	r3, [r3, #0]
 8009f5a:	2b06      	cmp	r3, #6
 8009f5c:	d114      	bne.n	8009f88 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009f5e:	78fa      	ldrb	r2, [r7, #3]
 8009f60:	6879      	ldr	r1, [r7, #4]
 8009f62:	4613      	mov	r3, r2
 8009f64:	011b      	lsls	r3, r3, #4
 8009f66:	1a9b      	subs	r3, r3, r2
 8009f68:	009b      	lsls	r3, r3, #2
 8009f6a:	440b      	add	r3, r1
 8009f6c:	334d      	adds	r3, #77	@ 0x4d
 8009f6e:	2202      	movs	r2, #2
 8009f70:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8009f72:	78fa      	ldrb	r2, [r7, #3]
 8009f74:	6879      	ldr	r1, [r7, #4]
 8009f76:	4613      	mov	r3, r2
 8009f78:	011b      	lsls	r3, r3, #4
 8009f7a:	1a9b      	subs	r3, r3, r2
 8009f7c:	009b      	lsls	r3, r3, #2
 8009f7e:	440b      	add	r3, r1
 8009f80:	334c      	adds	r3, #76	@ 0x4c
 8009f82:	2205      	movs	r2, #5
 8009f84:	701a      	strb	r2, [r3, #0]
 8009f86:	e075      	b.n	800a074 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009f88:	78fa      	ldrb	r2, [r7, #3]
 8009f8a:	6879      	ldr	r1, [r7, #4]
 8009f8c:	4613      	mov	r3, r2
 8009f8e:	011b      	lsls	r3, r3, #4
 8009f90:	1a9b      	subs	r3, r3, r2
 8009f92:	009b      	lsls	r3, r3, #2
 8009f94:	440b      	add	r3, r1
 8009f96:	334d      	adds	r3, #77	@ 0x4d
 8009f98:	781b      	ldrb	r3, [r3, #0]
 8009f9a:	2b07      	cmp	r3, #7
 8009f9c:	d00a      	beq.n	8009fb4 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8009f9e:	78fa      	ldrb	r2, [r7, #3]
 8009fa0:	6879      	ldr	r1, [r7, #4]
 8009fa2:	4613      	mov	r3, r2
 8009fa4:	011b      	lsls	r3, r3, #4
 8009fa6:	1a9b      	subs	r3, r3, r2
 8009fa8:	009b      	lsls	r3, r3, #2
 8009faa:	440b      	add	r3, r1
 8009fac:	334d      	adds	r3, #77	@ 0x4d
 8009fae:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009fb0:	2b09      	cmp	r3, #9
 8009fb2:	d170      	bne.n	800a096 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009fb4:	78fa      	ldrb	r2, [r7, #3]
 8009fb6:	6879      	ldr	r1, [r7, #4]
 8009fb8:	4613      	mov	r3, r2
 8009fba:	011b      	lsls	r3, r3, #4
 8009fbc:	1a9b      	subs	r3, r3, r2
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	440b      	add	r3, r1
 8009fc2:	334d      	adds	r3, #77	@ 0x4d
 8009fc4:	2202      	movs	r2, #2
 8009fc6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009fc8:	78fa      	ldrb	r2, [r7, #3]
 8009fca:	6879      	ldr	r1, [r7, #4]
 8009fcc:	4613      	mov	r3, r2
 8009fce:	011b      	lsls	r3, r3, #4
 8009fd0:	1a9b      	subs	r3, r3, r2
 8009fd2:	009b      	lsls	r3, r3, #2
 8009fd4:	440b      	add	r3, r1
 8009fd6:	3344      	adds	r3, #68	@ 0x44
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	1c59      	adds	r1, r3, #1
 8009fdc:	6878      	ldr	r0, [r7, #4]
 8009fde:	4613      	mov	r3, r2
 8009fe0:	011b      	lsls	r3, r3, #4
 8009fe2:	1a9b      	subs	r3, r3, r2
 8009fe4:	009b      	lsls	r3, r3, #2
 8009fe6:	4403      	add	r3, r0
 8009fe8:	3344      	adds	r3, #68	@ 0x44
 8009fea:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009fec:	78fa      	ldrb	r2, [r7, #3]
 8009fee:	6879      	ldr	r1, [r7, #4]
 8009ff0:	4613      	mov	r3, r2
 8009ff2:	011b      	lsls	r3, r3, #4
 8009ff4:	1a9b      	subs	r3, r3, r2
 8009ff6:	009b      	lsls	r3, r3, #2
 8009ff8:	440b      	add	r3, r1
 8009ffa:	3344      	adds	r3, #68	@ 0x44
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	2b02      	cmp	r3, #2
 800a000:	d914      	bls.n	800a02c <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800a002:	78fa      	ldrb	r2, [r7, #3]
 800a004:	6879      	ldr	r1, [r7, #4]
 800a006:	4613      	mov	r3, r2
 800a008:	011b      	lsls	r3, r3, #4
 800a00a:	1a9b      	subs	r3, r3, r2
 800a00c:	009b      	lsls	r3, r3, #2
 800a00e:	440b      	add	r3, r1
 800a010:	3344      	adds	r3, #68	@ 0x44
 800a012:	2200      	movs	r2, #0
 800a014:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800a016:	78fa      	ldrb	r2, [r7, #3]
 800a018:	6879      	ldr	r1, [r7, #4]
 800a01a:	4613      	mov	r3, r2
 800a01c:	011b      	lsls	r3, r3, #4
 800a01e:	1a9b      	subs	r3, r3, r2
 800a020:	009b      	lsls	r3, r3, #2
 800a022:	440b      	add	r3, r1
 800a024:	334c      	adds	r3, #76	@ 0x4c
 800a026:	2204      	movs	r2, #4
 800a028:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800a02a:	e022      	b.n	800a072 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800a02c:	78fa      	ldrb	r2, [r7, #3]
 800a02e:	6879      	ldr	r1, [r7, #4]
 800a030:	4613      	mov	r3, r2
 800a032:	011b      	lsls	r3, r3, #4
 800a034:	1a9b      	subs	r3, r3, r2
 800a036:	009b      	lsls	r3, r3, #2
 800a038:	440b      	add	r3, r1
 800a03a:	334c      	adds	r3, #76	@ 0x4c
 800a03c:	2202      	movs	r2, #2
 800a03e:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800a040:	78fb      	ldrb	r3, [r7, #3]
 800a042:	015a      	lsls	r2, r3, #5
 800a044:	693b      	ldr	r3, [r7, #16]
 800a046:	4413      	add	r3, r2
 800a048:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a056:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a05e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800a060:	78fb      	ldrb	r3, [r7, #3]
 800a062:	015a      	lsls	r2, r3, #5
 800a064:	693b      	ldr	r3, [r7, #16]
 800a066:	4413      	add	r3, r2
 800a068:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a06c:	461a      	mov	r2, r3
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800a072:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800a074:	78fa      	ldrb	r2, [r7, #3]
 800a076:	6879      	ldr	r1, [r7, #4]
 800a078:	4613      	mov	r3, r2
 800a07a:	011b      	lsls	r3, r3, #4
 800a07c:	1a9b      	subs	r3, r3, r2
 800a07e:	009b      	lsls	r3, r3, #2
 800a080:	440b      	add	r3, r1
 800a082:	334c      	adds	r3, #76	@ 0x4c
 800a084:	781a      	ldrb	r2, [r3, #0]
 800a086:	78fb      	ldrb	r3, [r7, #3]
 800a088:	4619      	mov	r1, r3
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f00e f896 	bl	80181bc <HAL_HCD_HC_NotifyURBChange_Callback>
 800a090:	e002      	b.n	800a098 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800a092:	bf00      	nop
 800a094:	e000      	b.n	800a098 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800a096:	bf00      	nop
  }
}
 800a098:	3718      	adds	r7, #24
 800a09a:	46bd      	mov	sp, r7
 800a09c:	bd80      	pop	{r7, pc}

0800a09e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800a09e:	b580      	push	{r7, lr}
 800a0a0:	b08a      	sub	sp, #40	@ 0x28
 800a0a2:	af00      	add	r7, sp, #0
 800a0a4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ae:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	6a1b      	ldr	r3, [r3, #32]
 800a0b6:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800a0b8:	69fb      	ldr	r3, [r7, #28]
 800a0ba:	f003 030f 	and.w	r3, r3, #15
 800a0be:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800a0c0:	69fb      	ldr	r3, [r7, #28]
 800a0c2:	0c5b      	lsrs	r3, r3, #17
 800a0c4:	f003 030f 	and.w	r3, r3, #15
 800a0c8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a0ca:	69fb      	ldr	r3, [r7, #28]
 800a0cc:	091b      	lsrs	r3, r3, #4
 800a0ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a0d2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	2b02      	cmp	r3, #2
 800a0d8:	d004      	beq.n	800a0e4 <HCD_RXQLVL_IRQHandler+0x46>
 800a0da:	697b      	ldr	r3, [r7, #20]
 800a0dc:	2b05      	cmp	r3, #5
 800a0de:	f000 80b6 	beq.w	800a24e <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800a0e2:	e0b7      	b.n	800a254 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800a0e4:	693b      	ldr	r3, [r7, #16]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	f000 80b3 	beq.w	800a252 <HCD_RXQLVL_IRQHandler+0x1b4>
 800a0ec:	6879      	ldr	r1, [r7, #4]
 800a0ee:	69ba      	ldr	r2, [r7, #24]
 800a0f0:	4613      	mov	r3, r2
 800a0f2:	011b      	lsls	r3, r3, #4
 800a0f4:	1a9b      	subs	r3, r3, r2
 800a0f6:	009b      	lsls	r3, r3, #2
 800a0f8:	440b      	add	r3, r1
 800a0fa:	332c      	adds	r3, #44	@ 0x2c
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	f000 80a7 	beq.w	800a252 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800a104:	6879      	ldr	r1, [r7, #4]
 800a106:	69ba      	ldr	r2, [r7, #24]
 800a108:	4613      	mov	r3, r2
 800a10a:	011b      	lsls	r3, r3, #4
 800a10c:	1a9b      	subs	r3, r3, r2
 800a10e:	009b      	lsls	r3, r3, #2
 800a110:	440b      	add	r3, r1
 800a112:	3338      	adds	r3, #56	@ 0x38
 800a114:	681a      	ldr	r2, [r3, #0]
 800a116:	693b      	ldr	r3, [r7, #16]
 800a118:	18d1      	adds	r1, r2, r3
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	69ba      	ldr	r2, [r7, #24]
 800a11e:	4613      	mov	r3, r2
 800a120:	011b      	lsls	r3, r3, #4
 800a122:	1a9b      	subs	r3, r3, r2
 800a124:	009b      	lsls	r3, r3, #2
 800a126:	4403      	add	r3, r0
 800a128:	3334      	adds	r3, #52	@ 0x34
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4299      	cmp	r1, r3
 800a12e:	f200 8083 	bhi.w	800a238 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6818      	ldr	r0, [r3, #0]
 800a136:	6879      	ldr	r1, [r7, #4]
 800a138:	69ba      	ldr	r2, [r7, #24]
 800a13a:	4613      	mov	r3, r2
 800a13c:	011b      	lsls	r3, r3, #4
 800a13e:	1a9b      	subs	r3, r3, r2
 800a140:	009b      	lsls	r3, r3, #2
 800a142:	440b      	add	r3, r1
 800a144:	332c      	adds	r3, #44	@ 0x2c
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	693a      	ldr	r2, [r7, #16]
 800a14a:	b292      	uxth	r2, r2
 800a14c:	4619      	mov	r1, r3
 800a14e:	f007 ff4f 	bl	8011ff0 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800a152:	6879      	ldr	r1, [r7, #4]
 800a154:	69ba      	ldr	r2, [r7, #24]
 800a156:	4613      	mov	r3, r2
 800a158:	011b      	lsls	r3, r3, #4
 800a15a:	1a9b      	subs	r3, r3, r2
 800a15c:	009b      	lsls	r3, r3, #2
 800a15e:	440b      	add	r3, r1
 800a160:	332c      	adds	r3, #44	@ 0x2c
 800a162:	681a      	ldr	r2, [r3, #0]
 800a164:	693b      	ldr	r3, [r7, #16]
 800a166:	18d1      	adds	r1, r2, r3
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	69ba      	ldr	r2, [r7, #24]
 800a16c:	4613      	mov	r3, r2
 800a16e:	011b      	lsls	r3, r3, #4
 800a170:	1a9b      	subs	r3, r3, r2
 800a172:	009b      	lsls	r3, r3, #2
 800a174:	4403      	add	r3, r0
 800a176:	332c      	adds	r3, #44	@ 0x2c
 800a178:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800a17a:	6879      	ldr	r1, [r7, #4]
 800a17c:	69ba      	ldr	r2, [r7, #24]
 800a17e:	4613      	mov	r3, r2
 800a180:	011b      	lsls	r3, r3, #4
 800a182:	1a9b      	subs	r3, r3, r2
 800a184:	009b      	lsls	r3, r3, #2
 800a186:	440b      	add	r3, r1
 800a188:	3338      	adds	r3, #56	@ 0x38
 800a18a:	681a      	ldr	r2, [r3, #0]
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	18d1      	adds	r1, r2, r3
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	69ba      	ldr	r2, [r7, #24]
 800a194:	4613      	mov	r3, r2
 800a196:	011b      	lsls	r3, r3, #4
 800a198:	1a9b      	subs	r3, r3, r2
 800a19a:	009b      	lsls	r3, r3, #2
 800a19c:	4403      	add	r3, r0
 800a19e:	3338      	adds	r3, #56	@ 0x38
 800a1a0:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800a1a2:	69bb      	ldr	r3, [r7, #24]
 800a1a4:	015a      	lsls	r2, r3, #5
 800a1a6:	6a3b      	ldr	r3, [r7, #32]
 800a1a8:	4413      	add	r3, r2
 800a1aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1ae:	691b      	ldr	r3, [r3, #16]
 800a1b0:	0cdb      	lsrs	r3, r3, #19
 800a1b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a1b6:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800a1b8:	6879      	ldr	r1, [r7, #4]
 800a1ba:	69ba      	ldr	r2, [r7, #24]
 800a1bc:	4613      	mov	r3, r2
 800a1be:	011b      	lsls	r3, r3, #4
 800a1c0:	1a9b      	subs	r3, r3, r2
 800a1c2:	009b      	lsls	r3, r3, #2
 800a1c4:	440b      	add	r3, r1
 800a1c6:	3328      	adds	r3, #40	@ 0x28
 800a1c8:	881b      	ldrh	r3, [r3, #0]
 800a1ca:	461a      	mov	r2, r3
 800a1cc:	693b      	ldr	r3, [r7, #16]
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d13f      	bne.n	800a252 <HCD_RXQLVL_IRQHandler+0x1b4>
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d03c      	beq.n	800a252 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800a1d8:	69bb      	ldr	r3, [r7, #24]
 800a1da:	015a      	lsls	r2, r3, #5
 800a1dc:	6a3b      	ldr	r3, [r7, #32]
 800a1de:	4413      	add	r3, r2
 800a1e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a1ee:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a1f6:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800a1f8:	69bb      	ldr	r3, [r7, #24]
 800a1fa:	015a      	lsls	r2, r3, #5
 800a1fc:	6a3b      	ldr	r3, [r7, #32]
 800a1fe:	4413      	add	r3, r2
 800a200:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a204:	461a      	mov	r2, r3
 800a206:	68bb      	ldr	r3, [r7, #8]
 800a208:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800a20a:	6879      	ldr	r1, [r7, #4]
 800a20c:	69ba      	ldr	r2, [r7, #24]
 800a20e:	4613      	mov	r3, r2
 800a210:	011b      	lsls	r3, r3, #4
 800a212:	1a9b      	subs	r3, r3, r2
 800a214:	009b      	lsls	r3, r3, #2
 800a216:	440b      	add	r3, r1
 800a218:	333c      	adds	r3, #60	@ 0x3c
 800a21a:	781b      	ldrb	r3, [r3, #0]
 800a21c:	f083 0301 	eor.w	r3, r3, #1
 800a220:	b2d8      	uxtb	r0, r3
 800a222:	6879      	ldr	r1, [r7, #4]
 800a224:	69ba      	ldr	r2, [r7, #24]
 800a226:	4613      	mov	r3, r2
 800a228:	011b      	lsls	r3, r3, #4
 800a22a:	1a9b      	subs	r3, r3, r2
 800a22c:	009b      	lsls	r3, r3, #2
 800a22e:	440b      	add	r3, r1
 800a230:	333c      	adds	r3, #60	@ 0x3c
 800a232:	4602      	mov	r2, r0
 800a234:	701a      	strb	r2, [r3, #0]
      break;
 800a236:	e00c      	b.n	800a252 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800a238:	6879      	ldr	r1, [r7, #4]
 800a23a:	69ba      	ldr	r2, [r7, #24]
 800a23c:	4613      	mov	r3, r2
 800a23e:	011b      	lsls	r3, r3, #4
 800a240:	1a9b      	subs	r3, r3, r2
 800a242:	009b      	lsls	r3, r3, #2
 800a244:	440b      	add	r3, r1
 800a246:	334c      	adds	r3, #76	@ 0x4c
 800a248:	2204      	movs	r2, #4
 800a24a:	701a      	strb	r2, [r3, #0]
      break;
 800a24c:	e001      	b.n	800a252 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800a24e:	bf00      	nop
 800a250:	e000      	b.n	800a254 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800a252:	bf00      	nop
  }
}
 800a254:	bf00      	nop
 800a256:	3728      	adds	r7, #40	@ 0x28
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b086      	sub	sp, #24
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a26a:	697b      	ldr	r3, [r7, #20]
 800a26c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800a278:	693b      	ldr	r3, [r7, #16]
 800a27a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800a282:	68bb      	ldr	r3, [r7, #8]
 800a284:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800a288:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	f003 0302 	and.w	r3, r3, #2
 800a290:	2b02      	cmp	r3, #2
 800a292:	d10b      	bne.n	800a2ac <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	f003 0301 	and.w	r3, r3, #1
 800a29a:	2b01      	cmp	r3, #1
 800a29c:	d102      	bne.n	800a2a4 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800a29e:	6878      	ldr	r0, [r7, #4]
 800a2a0:	f00d ff70 	bl	8018184 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	f043 0302 	orr.w	r3, r3, #2
 800a2aa:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	f003 0308 	and.w	r3, r3, #8
 800a2b2:	2b08      	cmp	r3, #8
 800a2b4:	d132      	bne.n	800a31c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	f043 0308 	orr.w	r3, r3, #8
 800a2bc:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	f003 0304 	and.w	r3, r3, #4
 800a2c4:	2b04      	cmp	r3, #4
 800a2c6:	d126      	bne.n	800a316 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	7a5b      	ldrb	r3, [r3, #9]
 800a2cc:	2b02      	cmp	r3, #2
 800a2ce:	d113      	bne.n	800a2f8 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800a2d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a2da:	d106      	bne.n	800a2ea <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	2102      	movs	r1, #2
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	f008 f80e 	bl	8012304 <USB_InitFSLSPClkSel>
 800a2e8:	e011      	b.n	800a30e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	2101      	movs	r1, #1
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	f008 f807 	bl	8012304 <USB_InitFSLSPClkSel>
 800a2f6:	e00a      	b.n	800a30e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	79db      	ldrb	r3, [r3, #7]
 800a2fc:	2b01      	cmp	r3, #1
 800a2fe:	d106      	bne.n	800a30e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800a300:	693b      	ldr	r3, [r7, #16]
 800a302:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a306:	461a      	mov	r2, r3
 800a308:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800a30c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f00d ff66 	bl	80181e0 <HAL_HCD_PortEnabled_Callback>
 800a314:	e002      	b.n	800a31c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f00d ff70 	bl	80181fc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	f003 0320 	and.w	r3, r3, #32
 800a322:	2b20      	cmp	r3, #32
 800a324:	d103      	bne.n	800a32e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	f043 0320 	orr.w	r3, r3, #32
 800a32c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a334:	461a      	mov	r2, r3
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	6013      	str	r3, [r2, #0]
}
 800a33a:	bf00      	nop
 800a33c:	3718      	adds	r7, #24
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}
	...

0800a344 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b082      	sub	sp, #8
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d101      	bne.n	800a356 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a352:	2301      	movs	r3, #1
 800a354:	e08b      	b.n	800a46e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a35c:	b2db      	uxtb	r3, r3
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d106      	bne.n	800a370 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2200      	movs	r2, #0
 800a366:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f7f8 f808 	bl	8002380 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2224      	movs	r2, #36	@ 0x24
 800a374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	681a      	ldr	r2, [r3, #0]
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f022 0201 	bic.w	r2, r2, #1
 800a386:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	685a      	ldr	r2, [r3, #4]
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a394:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	689a      	ldr	r2, [r3, #8]
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a3a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	68db      	ldr	r3, [r3, #12]
 800a3aa:	2b01      	cmp	r3, #1
 800a3ac:	d107      	bne.n	800a3be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	689a      	ldr	r2, [r3, #8]
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a3ba:	609a      	str	r2, [r3, #8]
 800a3bc:	e006      	b.n	800a3cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	689a      	ldr	r2, [r3, #8]
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a3ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	68db      	ldr	r3, [r3, #12]
 800a3d0:	2b02      	cmp	r3, #2
 800a3d2:	d108      	bne.n	800a3e6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	685a      	ldr	r2, [r3, #4]
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a3e2:	605a      	str	r2, [r3, #4]
 800a3e4:	e007      	b.n	800a3f6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	685a      	ldr	r2, [r3, #4]
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a3f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	6859      	ldr	r1, [r3, #4]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681a      	ldr	r2, [r3, #0]
 800a400:	4b1d      	ldr	r3, [pc, #116]	@ (800a478 <HAL_I2C_Init+0x134>)
 800a402:	430b      	orrs	r3, r1
 800a404:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	68da      	ldr	r2, [r3, #12]
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a414:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	691a      	ldr	r2, [r3, #16]
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	695b      	ldr	r3, [r3, #20]
 800a41e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	699b      	ldr	r3, [r3, #24]
 800a426:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	430a      	orrs	r2, r1
 800a42e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	69d9      	ldr	r1, [r3, #28]
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	6a1a      	ldr	r2, [r3, #32]
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	430a      	orrs	r2, r1
 800a43e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	681a      	ldr	r2, [r3, #0]
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f042 0201 	orr.w	r2, r2, #1
 800a44e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2200      	movs	r2, #0
 800a454:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2220      	movs	r2, #32
 800a45a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2200      	movs	r2, #0
 800a462:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	2200      	movs	r2, #0
 800a468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a46c:	2300      	movs	r3, #0
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3708      	adds	r7, #8
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}
 800a476:	bf00      	nop
 800a478:	02008000 	.word	0x02008000

0800a47c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b082      	sub	sp, #8
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d101      	bne.n	800a48e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800a48a:	2301      	movs	r3, #1
 800a48c:	e021      	b.n	800a4d2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	2224      	movs	r2, #36	@ 0x24
 800a492:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	681a      	ldr	r2, [r3, #0]
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	f022 0201 	bic.w	r2, r2, #1
 800a4a4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f7f8 f812 	bl	80024d0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a4d0:	2300      	movs	r3, #0
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	3708      	adds	r7, #8
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}
	...

0800a4dc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b088      	sub	sp, #32
 800a4e0:	af02      	add	r7, sp, #8
 800a4e2:	60f8      	str	r0, [r7, #12]
 800a4e4:	4608      	mov	r0, r1
 800a4e6:	4611      	mov	r1, r2
 800a4e8:	461a      	mov	r2, r3
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	817b      	strh	r3, [r7, #10]
 800a4ee:	460b      	mov	r3, r1
 800a4f0:	813b      	strh	r3, [r7, #8]
 800a4f2:	4613      	mov	r3, r2
 800a4f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4fc:	b2db      	uxtb	r3, r3
 800a4fe:	2b20      	cmp	r3, #32
 800a500:	f040 80f9 	bne.w	800a6f6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a504:	6a3b      	ldr	r3, [r7, #32]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d002      	beq.n	800a510 <HAL_I2C_Mem_Write+0x34>
 800a50a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d105      	bne.n	800a51c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a516:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800a518:	2301      	movs	r3, #1
 800a51a:	e0ed      	b.n	800a6f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a522:	2b01      	cmp	r3, #1
 800a524:	d101      	bne.n	800a52a <HAL_I2C_Mem_Write+0x4e>
 800a526:	2302      	movs	r3, #2
 800a528:	e0e6      	b.n	800a6f8 <HAL_I2C_Mem_Write+0x21c>
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	2201      	movs	r2, #1
 800a52e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a532:	f7fb fab3 	bl	8005a9c <HAL_GetTick>
 800a536:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	9300      	str	r3, [sp, #0]
 800a53c:	2319      	movs	r3, #25
 800a53e:	2201      	movs	r2, #1
 800a540:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a544:	68f8      	ldr	r0, [r7, #12]
 800a546:	f000 fad1 	bl	800aaec <I2C_WaitOnFlagUntilTimeout>
 800a54a:	4603      	mov	r3, r0
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d001      	beq.n	800a554 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800a550:	2301      	movs	r3, #1
 800a552:	e0d1      	b.n	800a6f8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	2221      	movs	r2, #33	@ 0x21
 800a558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	2240      	movs	r2, #64	@ 0x40
 800a560:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	2200      	movs	r2, #0
 800a568:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	6a3a      	ldr	r2, [r7, #32]
 800a56e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a574:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	2200      	movs	r2, #0
 800a57a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a57c:	88f8      	ldrh	r0, [r7, #6]
 800a57e:	893a      	ldrh	r2, [r7, #8]
 800a580:	8979      	ldrh	r1, [r7, #10]
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	9301      	str	r3, [sp, #4]
 800a586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a588:	9300      	str	r3, [sp, #0]
 800a58a:	4603      	mov	r3, r0
 800a58c:	68f8      	ldr	r0, [r7, #12]
 800a58e:	f000 f9e1 	bl	800a954 <I2C_RequestMemoryWrite>
 800a592:	4603      	mov	r3, r0
 800a594:	2b00      	cmp	r3, #0
 800a596:	d005      	beq.n	800a5a4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	2200      	movs	r2, #0
 800a59c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	e0a9      	b.n	800a6f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a5a8:	b29b      	uxth	r3, r3
 800a5aa:	2bff      	cmp	r3, #255	@ 0xff
 800a5ac:	d90e      	bls.n	800a5cc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	22ff      	movs	r2, #255	@ 0xff
 800a5b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a5b8:	b2da      	uxtb	r2, r3
 800a5ba:	8979      	ldrh	r1, [r7, #10]
 800a5bc:	2300      	movs	r3, #0
 800a5be:	9300      	str	r3, [sp, #0]
 800a5c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a5c4:	68f8      	ldr	r0, [r7, #12]
 800a5c6:	f000 fc55 	bl	800ae74 <I2C_TransferConfig>
 800a5ca:	e00f      	b.n	800a5ec <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a5d0:	b29a      	uxth	r2, r3
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a5da:	b2da      	uxtb	r2, r3
 800a5dc:	8979      	ldrh	r1, [r7, #10]
 800a5de:	2300      	movs	r3, #0
 800a5e0:	9300      	str	r3, [sp, #0]
 800a5e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a5e6:	68f8      	ldr	r0, [r7, #12]
 800a5e8:	f000 fc44 	bl	800ae74 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a5ec:	697a      	ldr	r2, [r7, #20]
 800a5ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a5f0:	68f8      	ldr	r0, [r7, #12]
 800a5f2:	f000 fad4 	bl	800ab9e <I2C_WaitOnTXISFlagUntilTimeout>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d001      	beq.n	800a600 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800a5fc:	2301      	movs	r3, #1
 800a5fe:	e07b      	b.n	800a6f8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a604:	781a      	ldrb	r2, [r3, #0]
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a610:	1c5a      	adds	r2, r3, #1
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a61a:	b29b      	uxth	r3, r3
 800a61c:	3b01      	subs	r3, #1
 800a61e:	b29a      	uxth	r2, r3
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a628:	3b01      	subs	r3, #1
 800a62a:	b29a      	uxth	r2, r3
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a634:	b29b      	uxth	r3, r3
 800a636:	2b00      	cmp	r3, #0
 800a638:	d034      	beq.n	800a6a4 <HAL_I2C_Mem_Write+0x1c8>
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d130      	bne.n	800a6a4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a642:	697b      	ldr	r3, [r7, #20]
 800a644:	9300      	str	r3, [sp, #0]
 800a646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a648:	2200      	movs	r2, #0
 800a64a:	2180      	movs	r1, #128	@ 0x80
 800a64c:	68f8      	ldr	r0, [r7, #12]
 800a64e:	f000 fa4d 	bl	800aaec <I2C_WaitOnFlagUntilTimeout>
 800a652:	4603      	mov	r3, r0
 800a654:	2b00      	cmp	r3, #0
 800a656:	d001      	beq.n	800a65c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800a658:	2301      	movs	r3, #1
 800a65a:	e04d      	b.n	800a6f8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a660:	b29b      	uxth	r3, r3
 800a662:	2bff      	cmp	r3, #255	@ 0xff
 800a664:	d90e      	bls.n	800a684 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	22ff      	movs	r2, #255	@ 0xff
 800a66a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a670:	b2da      	uxtb	r2, r3
 800a672:	8979      	ldrh	r1, [r7, #10]
 800a674:	2300      	movs	r3, #0
 800a676:	9300      	str	r3, [sp, #0]
 800a678:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a67c:	68f8      	ldr	r0, [r7, #12]
 800a67e:	f000 fbf9 	bl	800ae74 <I2C_TransferConfig>
 800a682:	e00f      	b.n	800a6a4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a688:	b29a      	uxth	r2, r3
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a692:	b2da      	uxtb	r2, r3
 800a694:	8979      	ldrh	r1, [r7, #10]
 800a696:	2300      	movs	r3, #0
 800a698:	9300      	str	r3, [sp, #0]
 800a69a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a69e:	68f8      	ldr	r0, [r7, #12]
 800a6a0:	f000 fbe8 	bl	800ae74 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6a8:	b29b      	uxth	r3, r3
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d19e      	bne.n	800a5ec <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a6ae:	697a      	ldr	r2, [r7, #20]
 800a6b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a6b2:	68f8      	ldr	r0, [r7, #12]
 800a6b4:	f000 faba 	bl	800ac2c <I2C_WaitOnSTOPFlagUntilTimeout>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d001      	beq.n	800a6c2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800a6be:	2301      	movs	r3, #1
 800a6c0:	e01a      	b.n	800a6f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	2220      	movs	r2, #32
 800a6c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	6859      	ldr	r1, [r3, #4]
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	681a      	ldr	r2, [r3, #0]
 800a6d4:	4b0a      	ldr	r3, [pc, #40]	@ (800a700 <HAL_I2C_Mem_Write+0x224>)
 800a6d6:	400b      	ands	r3, r1
 800a6d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	2220      	movs	r2, #32
 800a6de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	e000      	b.n	800a6f8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800a6f6:	2302      	movs	r3, #2
  }
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	3718      	adds	r7, #24
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bd80      	pop	{r7, pc}
 800a700:	fe00e800 	.word	0xfe00e800

0800a704 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b088      	sub	sp, #32
 800a708:	af02      	add	r7, sp, #8
 800a70a:	60f8      	str	r0, [r7, #12]
 800a70c:	4608      	mov	r0, r1
 800a70e:	4611      	mov	r1, r2
 800a710:	461a      	mov	r2, r3
 800a712:	4603      	mov	r3, r0
 800a714:	817b      	strh	r3, [r7, #10]
 800a716:	460b      	mov	r3, r1
 800a718:	813b      	strh	r3, [r7, #8]
 800a71a:	4613      	mov	r3, r2
 800a71c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a724:	b2db      	uxtb	r3, r3
 800a726:	2b20      	cmp	r3, #32
 800a728:	f040 80fd 	bne.w	800a926 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800a72c:	6a3b      	ldr	r3, [r7, #32]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d002      	beq.n	800a738 <HAL_I2C_Mem_Read+0x34>
 800a732:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a734:	2b00      	cmp	r3, #0
 800a736:	d105      	bne.n	800a744 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a73e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800a740:	2301      	movs	r3, #1
 800a742:	e0f1      	b.n	800a928 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a74a:	2b01      	cmp	r3, #1
 800a74c:	d101      	bne.n	800a752 <HAL_I2C_Mem_Read+0x4e>
 800a74e:	2302      	movs	r3, #2
 800a750:	e0ea      	b.n	800a928 <HAL_I2C_Mem_Read+0x224>
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	2201      	movs	r2, #1
 800a756:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a75a:	f7fb f99f 	bl	8005a9c <HAL_GetTick>
 800a75e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	9300      	str	r3, [sp, #0]
 800a764:	2319      	movs	r3, #25
 800a766:	2201      	movs	r2, #1
 800a768:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a76c:	68f8      	ldr	r0, [r7, #12]
 800a76e:	f000 f9bd 	bl	800aaec <I2C_WaitOnFlagUntilTimeout>
 800a772:	4603      	mov	r3, r0
 800a774:	2b00      	cmp	r3, #0
 800a776:	d001      	beq.n	800a77c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800a778:	2301      	movs	r3, #1
 800a77a:	e0d5      	b.n	800a928 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	2222      	movs	r2, #34	@ 0x22
 800a780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	2240      	movs	r2, #64	@ 0x40
 800a788:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	2200      	movs	r2, #0
 800a790:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	6a3a      	ldr	r2, [r7, #32]
 800a796:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a79c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a7a4:	88f8      	ldrh	r0, [r7, #6]
 800a7a6:	893a      	ldrh	r2, [r7, #8]
 800a7a8:	8979      	ldrh	r1, [r7, #10]
 800a7aa:	697b      	ldr	r3, [r7, #20]
 800a7ac:	9301      	str	r3, [sp, #4]
 800a7ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7b0:	9300      	str	r3, [sp, #0]
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	68f8      	ldr	r0, [r7, #12]
 800a7b6:	f000 f921 	bl	800a9fc <I2C_RequestMemoryRead>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d005      	beq.n	800a7cc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	e0ad      	b.n	800a928 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7d0:	b29b      	uxth	r3, r3
 800a7d2:	2bff      	cmp	r3, #255	@ 0xff
 800a7d4:	d90e      	bls.n	800a7f4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	2201      	movs	r2, #1
 800a7da:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a7e0:	b2da      	uxtb	r2, r3
 800a7e2:	8979      	ldrh	r1, [r7, #10]
 800a7e4:	4b52      	ldr	r3, [pc, #328]	@ (800a930 <HAL_I2C_Mem_Read+0x22c>)
 800a7e6:	9300      	str	r3, [sp, #0]
 800a7e8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a7ec:	68f8      	ldr	r0, [r7, #12]
 800a7ee:	f000 fb41 	bl	800ae74 <I2C_TransferConfig>
 800a7f2:	e00f      	b.n	800a814 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7f8:	b29a      	uxth	r2, r3
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a802:	b2da      	uxtb	r2, r3
 800a804:	8979      	ldrh	r1, [r7, #10]
 800a806:	4b4a      	ldr	r3, [pc, #296]	@ (800a930 <HAL_I2C_Mem_Read+0x22c>)
 800a808:	9300      	str	r3, [sp, #0]
 800a80a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a80e:	68f8      	ldr	r0, [r7, #12]
 800a810:	f000 fb30 	bl	800ae74 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800a814:	697b      	ldr	r3, [r7, #20]
 800a816:	9300      	str	r3, [sp, #0]
 800a818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a81a:	2200      	movs	r2, #0
 800a81c:	2104      	movs	r1, #4
 800a81e:	68f8      	ldr	r0, [r7, #12]
 800a820:	f000 f964 	bl	800aaec <I2C_WaitOnFlagUntilTimeout>
 800a824:	4603      	mov	r3, r0
 800a826:	2b00      	cmp	r3, #0
 800a828:	d001      	beq.n	800a82e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800a82a:	2301      	movs	r3, #1
 800a82c:	e07c      	b.n	800a928 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a838:	b2d2      	uxtb	r2, r2
 800a83a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a840:	1c5a      	adds	r2, r3, #1
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a84a:	3b01      	subs	r3, #1
 800a84c:	b29a      	uxth	r2, r3
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a856:	b29b      	uxth	r3, r3
 800a858:	3b01      	subs	r3, #1
 800a85a:	b29a      	uxth	r2, r3
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a864:	b29b      	uxth	r3, r3
 800a866:	2b00      	cmp	r3, #0
 800a868:	d034      	beq.n	800a8d4 <HAL_I2C_Mem_Read+0x1d0>
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d130      	bne.n	800a8d4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a872:	697b      	ldr	r3, [r7, #20]
 800a874:	9300      	str	r3, [sp, #0]
 800a876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a878:	2200      	movs	r2, #0
 800a87a:	2180      	movs	r1, #128	@ 0x80
 800a87c:	68f8      	ldr	r0, [r7, #12]
 800a87e:	f000 f935 	bl	800aaec <I2C_WaitOnFlagUntilTimeout>
 800a882:	4603      	mov	r3, r0
 800a884:	2b00      	cmp	r3, #0
 800a886:	d001      	beq.n	800a88c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800a888:	2301      	movs	r3, #1
 800a88a:	e04d      	b.n	800a928 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a890:	b29b      	uxth	r3, r3
 800a892:	2bff      	cmp	r3, #255	@ 0xff
 800a894:	d90e      	bls.n	800a8b4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	2201      	movs	r2, #1
 800a89a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a8a0:	b2da      	uxtb	r2, r3
 800a8a2:	8979      	ldrh	r1, [r7, #10]
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	9300      	str	r3, [sp, #0]
 800a8a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a8ac:	68f8      	ldr	r0, [r7, #12]
 800a8ae:	f000 fae1 	bl	800ae74 <I2C_TransferConfig>
 800a8b2:	e00f      	b.n	800a8d4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8b8:	b29a      	uxth	r2, r3
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a8c2:	b2da      	uxtb	r2, r3
 800a8c4:	8979      	ldrh	r1, [r7, #10]
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	9300      	str	r3, [sp, #0]
 800a8ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a8ce:	68f8      	ldr	r0, [r7, #12]
 800a8d0:	f000 fad0 	bl	800ae74 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8d8:	b29b      	uxth	r3, r3
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d19a      	bne.n	800a814 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a8de:	697a      	ldr	r2, [r7, #20]
 800a8e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a8e2:	68f8      	ldr	r0, [r7, #12]
 800a8e4:	f000 f9a2 	bl	800ac2c <I2C_WaitOnSTOPFlagUntilTimeout>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d001      	beq.n	800a8f2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	e01a      	b.n	800a928 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	2220      	movs	r2, #32
 800a8f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	6859      	ldr	r1, [r3, #4]
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681a      	ldr	r2, [r3, #0]
 800a904:	4b0b      	ldr	r3, [pc, #44]	@ (800a934 <HAL_I2C_Mem_Read+0x230>)
 800a906:	400b      	ands	r3, r1
 800a908:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	2220      	movs	r2, #32
 800a90e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	2200      	movs	r2, #0
 800a916:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	2200      	movs	r2, #0
 800a91e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a922:	2300      	movs	r3, #0
 800a924:	e000      	b.n	800a928 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800a926:	2302      	movs	r3, #2
  }
}
 800a928:	4618      	mov	r0, r3
 800a92a:	3718      	adds	r7, #24
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bd80      	pop	{r7, pc}
 800a930:	80002400 	.word	0x80002400
 800a934:	fe00e800 	.word	0xfe00e800

0800a938 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800a938:	b480      	push	{r7}
 800a93a:	b083      	sub	sp, #12
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a946:	b2db      	uxtb	r3, r3
}
 800a948:	4618      	mov	r0, r3
 800a94a:	370c      	adds	r7, #12
 800a94c:	46bd      	mov	sp, r7
 800a94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a952:	4770      	bx	lr

0800a954 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b086      	sub	sp, #24
 800a958:	af02      	add	r7, sp, #8
 800a95a:	60f8      	str	r0, [r7, #12]
 800a95c:	4608      	mov	r0, r1
 800a95e:	4611      	mov	r1, r2
 800a960:	461a      	mov	r2, r3
 800a962:	4603      	mov	r3, r0
 800a964:	817b      	strh	r3, [r7, #10]
 800a966:	460b      	mov	r3, r1
 800a968:	813b      	strh	r3, [r7, #8]
 800a96a:	4613      	mov	r3, r2
 800a96c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800a96e:	88fb      	ldrh	r3, [r7, #6]
 800a970:	b2da      	uxtb	r2, r3
 800a972:	8979      	ldrh	r1, [r7, #10]
 800a974:	4b20      	ldr	r3, [pc, #128]	@ (800a9f8 <I2C_RequestMemoryWrite+0xa4>)
 800a976:	9300      	str	r3, [sp, #0]
 800a978:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a97c:	68f8      	ldr	r0, [r7, #12]
 800a97e:	f000 fa79 	bl	800ae74 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a982:	69fa      	ldr	r2, [r7, #28]
 800a984:	69b9      	ldr	r1, [r7, #24]
 800a986:	68f8      	ldr	r0, [r7, #12]
 800a988:	f000 f909 	bl	800ab9e <I2C_WaitOnTXISFlagUntilTimeout>
 800a98c:	4603      	mov	r3, r0
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d001      	beq.n	800a996 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800a992:	2301      	movs	r3, #1
 800a994:	e02c      	b.n	800a9f0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a996:	88fb      	ldrh	r3, [r7, #6]
 800a998:	2b01      	cmp	r3, #1
 800a99a:	d105      	bne.n	800a9a8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a99c:	893b      	ldrh	r3, [r7, #8]
 800a99e:	b2da      	uxtb	r2, r3
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	629a      	str	r2, [r3, #40]	@ 0x28
 800a9a6:	e015      	b.n	800a9d4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a9a8:	893b      	ldrh	r3, [r7, #8]
 800a9aa:	0a1b      	lsrs	r3, r3, #8
 800a9ac:	b29b      	uxth	r3, r3
 800a9ae:	b2da      	uxtb	r2, r3
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a9b6:	69fa      	ldr	r2, [r7, #28]
 800a9b8:	69b9      	ldr	r1, [r7, #24]
 800a9ba:	68f8      	ldr	r0, [r7, #12]
 800a9bc:	f000 f8ef 	bl	800ab9e <I2C_WaitOnTXISFlagUntilTimeout>
 800a9c0:	4603      	mov	r3, r0
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d001      	beq.n	800a9ca <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	e012      	b.n	800a9f0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a9ca:	893b      	ldrh	r3, [r7, #8]
 800a9cc:	b2da      	uxtb	r2, r3
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800a9d4:	69fb      	ldr	r3, [r7, #28]
 800a9d6:	9300      	str	r3, [sp, #0]
 800a9d8:	69bb      	ldr	r3, [r7, #24]
 800a9da:	2200      	movs	r2, #0
 800a9dc:	2180      	movs	r1, #128	@ 0x80
 800a9de:	68f8      	ldr	r0, [r7, #12]
 800a9e0:	f000 f884 	bl	800aaec <I2C_WaitOnFlagUntilTimeout>
 800a9e4:	4603      	mov	r3, r0
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d001      	beq.n	800a9ee <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	e000      	b.n	800a9f0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800a9ee:	2300      	movs	r3, #0
}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	3710      	adds	r7, #16
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}
 800a9f8:	80002000 	.word	0x80002000

0800a9fc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b086      	sub	sp, #24
 800aa00:	af02      	add	r7, sp, #8
 800aa02:	60f8      	str	r0, [r7, #12]
 800aa04:	4608      	mov	r0, r1
 800aa06:	4611      	mov	r1, r2
 800aa08:	461a      	mov	r2, r3
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	817b      	strh	r3, [r7, #10]
 800aa0e:	460b      	mov	r3, r1
 800aa10:	813b      	strh	r3, [r7, #8]
 800aa12:	4613      	mov	r3, r2
 800aa14:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800aa16:	88fb      	ldrh	r3, [r7, #6]
 800aa18:	b2da      	uxtb	r2, r3
 800aa1a:	8979      	ldrh	r1, [r7, #10]
 800aa1c:	4b20      	ldr	r3, [pc, #128]	@ (800aaa0 <I2C_RequestMemoryRead+0xa4>)
 800aa1e:	9300      	str	r3, [sp, #0]
 800aa20:	2300      	movs	r3, #0
 800aa22:	68f8      	ldr	r0, [r7, #12]
 800aa24:	f000 fa26 	bl	800ae74 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800aa28:	69fa      	ldr	r2, [r7, #28]
 800aa2a:	69b9      	ldr	r1, [r7, #24]
 800aa2c:	68f8      	ldr	r0, [r7, #12]
 800aa2e:	f000 f8b6 	bl	800ab9e <I2C_WaitOnTXISFlagUntilTimeout>
 800aa32:	4603      	mov	r3, r0
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d001      	beq.n	800aa3c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800aa38:	2301      	movs	r3, #1
 800aa3a:	e02c      	b.n	800aa96 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800aa3c:	88fb      	ldrh	r3, [r7, #6]
 800aa3e:	2b01      	cmp	r3, #1
 800aa40:	d105      	bne.n	800aa4e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800aa42:	893b      	ldrh	r3, [r7, #8]
 800aa44:	b2da      	uxtb	r2, r3
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	629a      	str	r2, [r3, #40]	@ 0x28
 800aa4c:	e015      	b.n	800aa7a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800aa4e:	893b      	ldrh	r3, [r7, #8]
 800aa50:	0a1b      	lsrs	r3, r3, #8
 800aa52:	b29b      	uxth	r3, r3
 800aa54:	b2da      	uxtb	r2, r3
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800aa5c:	69fa      	ldr	r2, [r7, #28]
 800aa5e:	69b9      	ldr	r1, [r7, #24]
 800aa60:	68f8      	ldr	r0, [r7, #12]
 800aa62:	f000 f89c 	bl	800ab9e <I2C_WaitOnTXISFlagUntilTimeout>
 800aa66:	4603      	mov	r3, r0
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d001      	beq.n	800aa70 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	e012      	b.n	800aa96 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800aa70:	893b      	ldrh	r3, [r7, #8]
 800aa72:	b2da      	uxtb	r2, r3
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800aa7a:	69fb      	ldr	r3, [r7, #28]
 800aa7c:	9300      	str	r3, [sp, #0]
 800aa7e:	69bb      	ldr	r3, [r7, #24]
 800aa80:	2200      	movs	r2, #0
 800aa82:	2140      	movs	r1, #64	@ 0x40
 800aa84:	68f8      	ldr	r0, [r7, #12]
 800aa86:	f000 f831 	bl	800aaec <I2C_WaitOnFlagUntilTimeout>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d001      	beq.n	800aa94 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800aa90:	2301      	movs	r3, #1
 800aa92:	e000      	b.n	800aa96 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800aa94:	2300      	movs	r3, #0
}
 800aa96:	4618      	mov	r0, r3
 800aa98:	3710      	adds	r7, #16
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	bd80      	pop	{r7, pc}
 800aa9e:	bf00      	nop
 800aaa0:	80002000 	.word	0x80002000

0800aaa4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	b083      	sub	sp, #12
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	699b      	ldr	r3, [r3, #24]
 800aab2:	f003 0302 	and.w	r3, r3, #2
 800aab6:	2b02      	cmp	r3, #2
 800aab8:	d103      	bne.n	800aac2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	2200      	movs	r2, #0
 800aac0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	699b      	ldr	r3, [r3, #24]
 800aac8:	f003 0301 	and.w	r3, r3, #1
 800aacc:	2b01      	cmp	r3, #1
 800aace:	d007      	beq.n	800aae0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	699a      	ldr	r2, [r3, #24]
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	f042 0201 	orr.w	r2, r2, #1
 800aade:	619a      	str	r2, [r3, #24]
  }
}
 800aae0:	bf00      	nop
 800aae2:	370c      	adds	r7, #12
 800aae4:	46bd      	mov	sp, r7
 800aae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaea:	4770      	bx	lr

0800aaec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b084      	sub	sp, #16
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	60f8      	str	r0, [r7, #12]
 800aaf4:	60b9      	str	r1, [r7, #8]
 800aaf6:	603b      	str	r3, [r7, #0]
 800aaf8:	4613      	mov	r3, r2
 800aafa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800aafc:	e03b      	b.n	800ab76 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800aafe:	69ba      	ldr	r2, [r7, #24]
 800ab00:	6839      	ldr	r1, [r7, #0]
 800ab02:	68f8      	ldr	r0, [r7, #12]
 800ab04:	f000 f8d6 	bl	800acb4 <I2C_IsErrorOccurred>
 800ab08:	4603      	mov	r3, r0
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d001      	beq.n	800ab12 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800ab0e:	2301      	movs	r3, #1
 800ab10:	e041      	b.n	800ab96 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ab18:	d02d      	beq.n	800ab76 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab1a:	f7fa ffbf 	bl	8005a9c <HAL_GetTick>
 800ab1e:	4602      	mov	r2, r0
 800ab20:	69bb      	ldr	r3, [r7, #24]
 800ab22:	1ad3      	subs	r3, r2, r3
 800ab24:	683a      	ldr	r2, [r7, #0]
 800ab26:	429a      	cmp	r2, r3
 800ab28:	d302      	bcc.n	800ab30 <I2C_WaitOnFlagUntilTimeout+0x44>
 800ab2a:	683b      	ldr	r3, [r7, #0]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d122      	bne.n	800ab76 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	699a      	ldr	r2, [r3, #24]
 800ab36:	68bb      	ldr	r3, [r7, #8]
 800ab38:	4013      	ands	r3, r2
 800ab3a:	68ba      	ldr	r2, [r7, #8]
 800ab3c:	429a      	cmp	r2, r3
 800ab3e:	bf0c      	ite	eq
 800ab40:	2301      	moveq	r3, #1
 800ab42:	2300      	movne	r3, #0
 800ab44:	b2db      	uxtb	r3, r3
 800ab46:	461a      	mov	r2, r3
 800ab48:	79fb      	ldrb	r3, [r7, #7]
 800ab4a:	429a      	cmp	r2, r3
 800ab4c:	d113      	bne.n	800ab76 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab52:	f043 0220 	orr.w	r2, r3, #32
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	2220      	movs	r2, #32
 800ab5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	2200      	movs	r2, #0
 800ab66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800ab72:	2301      	movs	r3, #1
 800ab74:	e00f      	b.n	800ab96 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	699a      	ldr	r2, [r3, #24]
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	4013      	ands	r3, r2
 800ab80:	68ba      	ldr	r2, [r7, #8]
 800ab82:	429a      	cmp	r2, r3
 800ab84:	bf0c      	ite	eq
 800ab86:	2301      	moveq	r3, #1
 800ab88:	2300      	movne	r3, #0
 800ab8a:	b2db      	uxtb	r3, r3
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	79fb      	ldrb	r3, [r7, #7]
 800ab90:	429a      	cmp	r2, r3
 800ab92:	d0b4      	beq.n	800aafe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ab94:	2300      	movs	r3, #0
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	3710      	adds	r7, #16
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}

0800ab9e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800ab9e:	b580      	push	{r7, lr}
 800aba0:	b084      	sub	sp, #16
 800aba2:	af00      	add	r7, sp, #0
 800aba4:	60f8      	str	r0, [r7, #12]
 800aba6:	60b9      	str	r1, [r7, #8]
 800aba8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800abaa:	e033      	b.n	800ac14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800abac:	687a      	ldr	r2, [r7, #4]
 800abae:	68b9      	ldr	r1, [r7, #8]
 800abb0:	68f8      	ldr	r0, [r7, #12]
 800abb2:	f000 f87f 	bl	800acb4 <I2C_IsErrorOccurred>
 800abb6:	4603      	mov	r3, r0
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d001      	beq.n	800abc0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800abbc:	2301      	movs	r3, #1
 800abbe:	e031      	b.n	800ac24 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800abc6:	d025      	beq.n	800ac14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800abc8:	f7fa ff68 	bl	8005a9c <HAL_GetTick>
 800abcc:	4602      	mov	r2, r0
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	1ad3      	subs	r3, r2, r3
 800abd2:	68ba      	ldr	r2, [r7, #8]
 800abd4:	429a      	cmp	r2, r3
 800abd6:	d302      	bcc.n	800abde <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800abd8:	68bb      	ldr	r3, [r7, #8]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d11a      	bne.n	800ac14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	699b      	ldr	r3, [r3, #24]
 800abe4:	f003 0302 	and.w	r3, r3, #2
 800abe8:	2b02      	cmp	r3, #2
 800abea:	d013      	beq.n	800ac14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abf0:	f043 0220 	orr.w	r2, r3, #32
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	2220      	movs	r2, #32
 800abfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	2200      	movs	r2, #0
 800ac04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800ac10:	2301      	movs	r3, #1
 800ac12:	e007      	b.n	800ac24 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	699b      	ldr	r3, [r3, #24]
 800ac1a:	f003 0302 	and.w	r3, r3, #2
 800ac1e:	2b02      	cmp	r3, #2
 800ac20:	d1c4      	bne.n	800abac <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800ac22:	2300      	movs	r3, #0
}
 800ac24:	4618      	mov	r0, r3
 800ac26:	3710      	adds	r7, #16
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	bd80      	pop	{r7, pc}

0800ac2c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b084      	sub	sp, #16
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	60f8      	str	r0, [r7, #12]
 800ac34:	60b9      	str	r1, [r7, #8]
 800ac36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ac38:	e02f      	b.n	800ac9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ac3a:	687a      	ldr	r2, [r7, #4]
 800ac3c:	68b9      	ldr	r1, [r7, #8]
 800ac3e:	68f8      	ldr	r0, [r7, #12]
 800ac40:	f000 f838 	bl	800acb4 <I2C_IsErrorOccurred>
 800ac44:	4603      	mov	r3, r0
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d001      	beq.n	800ac4e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	e02d      	b.n	800acaa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ac4e:	f7fa ff25 	bl	8005a9c <HAL_GetTick>
 800ac52:	4602      	mov	r2, r0
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	1ad3      	subs	r3, r2, r3
 800ac58:	68ba      	ldr	r2, [r7, #8]
 800ac5a:	429a      	cmp	r2, r3
 800ac5c:	d302      	bcc.n	800ac64 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d11a      	bne.n	800ac9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	699b      	ldr	r3, [r3, #24]
 800ac6a:	f003 0320 	and.w	r3, r3, #32
 800ac6e:	2b20      	cmp	r3, #32
 800ac70:	d013      	beq.n	800ac9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac76:	f043 0220 	orr.w	r2, r3, #32
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	2220      	movs	r2, #32
 800ac82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	2200      	movs	r2, #0
 800ac8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	2200      	movs	r2, #0
 800ac92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800ac96:	2301      	movs	r3, #1
 800ac98:	e007      	b.n	800acaa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	699b      	ldr	r3, [r3, #24]
 800aca0:	f003 0320 	and.w	r3, r3, #32
 800aca4:	2b20      	cmp	r3, #32
 800aca6:	d1c8      	bne.n	800ac3a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800aca8:	2300      	movs	r3, #0
}
 800acaa:	4618      	mov	r0, r3
 800acac:	3710      	adds	r7, #16
 800acae:	46bd      	mov	sp, r7
 800acb0:	bd80      	pop	{r7, pc}
	...

0800acb4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b08a      	sub	sp, #40	@ 0x28
 800acb8:	af00      	add	r7, sp, #0
 800acba:	60f8      	str	r0, [r7, #12]
 800acbc:	60b9      	str	r1, [r7, #8]
 800acbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800acc0:	2300      	movs	r3, #0
 800acc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	699b      	ldr	r3, [r3, #24]
 800accc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800acce:	2300      	movs	r3, #0
 800acd0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800acd6:	69bb      	ldr	r3, [r7, #24]
 800acd8:	f003 0310 	and.w	r3, r3, #16
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d068      	beq.n	800adb2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	2210      	movs	r2, #16
 800ace6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800ace8:	e049      	b.n	800ad7e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800acf0:	d045      	beq.n	800ad7e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800acf2:	f7fa fed3 	bl	8005a9c <HAL_GetTick>
 800acf6:	4602      	mov	r2, r0
 800acf8:	69fb      	ldr	r3, [r7, #28]
 800acfa:	1ad3      	subs	r3, r2, r3
 800acfc:	68ba      	ldr	r2, [r7, #8]
 800acfe:	429a      	cmp	r2, r3
 800ad00:	d302      	bcc.n	800ad08 <I2C_IsErrorOccurred+0x54>
 800ad02:	68bb      	ldr	r3, [r7, #8]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d13a      	bne.n	800ad7e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	685b      	ldr	r3, [r3, #4]
 800ad0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ad12:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ad1a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	699b      	ldr	r3, [r3, #24]
 800ad22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ad26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ad2a:	d121      	bne.n	800ad70 <I2C_IsErrorOccurred+0xbc>
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ad32:	d01d      	beq.n	800ad70 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800ad34:	7cfb      	ldrb	r3, [r7, #19]
 800ad36:	2b20      	cmp	r3, #32
 800ad38:	d01a      	beq.n	800ad70 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	685a      	ldr	r2, [r3, #4]
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ad48:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800ad4a:	f7fa fea7 	bl	8005a9c <HAL_GetTick>
 800ad4e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ad50:	e00e      	b.n	800ad70 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800ad52:	f7fa fea3 	bl	8005a9c <HAL_GetTick>
 800ad56:	4602      	mov	r2, r0
 800ad58:	69fb      	ldr	r3, [r7, #28]
 800ad5a:	1ad3      	subs	r3, r2, r3
 800ad5c:	2b19      	cmp	r3, #25
 800ad5e:	d907      	bls.n	800ad70 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800ad60:	6a3b      	ldr	r3, [r7, #32]
 800ad62:	f043 0320 	orr.w	r3, r3, #32
 800ad66:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800ad68:	2301      	movs	r3, #1
 800ad6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800ad6e:	e006      	b.n	800ad7e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	699b      	ldr	r3, [r3, #24]
 800ad76:	f003 0320 	and.w	r3, r3, #32
 800ad7a:	2b20      	cmp	r3, #32
 800ad7c:	d1e9      	bne.n	800ad52 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	699b      	ldr	r3, [r3, #24]
 800ad84:	f003 0320 	and.w	r3, r3, #32
 800ad88:	2b20      	cmp	r3, #32
 800ad8a:	d003      	beq.n	800ad94 <I2C_IsErrorOccurred+0xe0>
 800ad8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d0aa      	beq.n	800acea <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800ad94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d103      	bne.n	800ada4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	2220      	movs	r2, #32
 800ada2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800ada4:	6a3b      	ldr	r3, [r7, #32]
 800ada6:	f043 0304 	orr.w	r3, r3, #4
 800adaa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800adac:	2301      	movs	r3, #1
 800adae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	699b      	ldr	r3, [r3, #24]
 800adb8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800adba:	69bb      	ldr	r3, [r7, #24]
 800adbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d00b      	beq.n	800addc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800adc4:	6a3b      	ldr	r3, [r7, #32]
 800adc6:	f043 0301 	orr.w	r3, r3, #1
 800adca:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800add4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800add6:	2301      	movs	r3, #1
 800add8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800addc:	69bb      	ldr	r3, [r7, #24]
 800adde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d00b      	beq.n	800adfe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800ade6:	6a3b      	ldr	r3, [r7, #32]
 800ade8:	f043 0308 	orr.w	r3, r3, #8
 800adec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800adf6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800adf8:	2301      	movs	r3, #1
 800adfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800adfe:	69bb      	ldr	r3, [r7, #24]
 800ae00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d00b      	beq.n	800ae20 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800ae08:	6a3b      	ldr	r3, [r7, #32]
 800ae0a:	f043 0302 	orr.w	r3, r3, #2
 800ae0e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ae18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800ae20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d01c      	beq.n	800ae62 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ae28:	68f8      	ldr	r0, [r7, #12]
 800ae2a:	f7ff fe3b 	bl	800aaa4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	6859      	ldr	r1, [r3, #4]
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	681a      	ldr	r2, [r3, #0]
 800ae38:	4b0d      	ldr	r3, [pc, #52]	@ (800ae70 <I2C_IsErrorOccurred+0x1bc>)
 800ae3a:	400b      	ands	r3, r1
 800ae3c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ae42:	6a3b      	ldr	r3, [r7, #32]
 800ae44:	431a      	orrs	r2, r3
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	2220      	movs	r2, #32
 800ae4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	2200      	movs	r2, #0
 800ae56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800ae62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	3728      	adds	r7, #40	@ 0x28
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}
 800ae6e:	bf00      	nop
 800ae70:	fe00e800 	.word	0xfe00e800

0800ae74 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800ae74:	b480      	push	{r7}
 800ae76:	b087      	sub	sp, #28
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	60f8      	str	r0, [r7, #12]
 800ae7c:	607b      	str	r3, [r7, #4]
 800ae7e:	460b      	mov	r3, r1
 800ae80:	817b      	strh	r3, [r7, #10]
 800ae82:	4613      	mov	r3, r2
 800ae84:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ae86:	897b      	ldrh	r3, [r7, #10]
 800ae88:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ae8c:	7a7b      	ldrb	r3, [r7, #9]
 800ae8e:	041b      	lsls	r3, r3, #16
 800ae90:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ae94:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ae9a:	6a3b      	ldr	r3, [r7, #32]
 800ae9c:	4313      	orrs	r3, r2
 800ae9e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aea2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	685a      	ldr	r2, [r3, #4]
 800aeaa:	6a3b      	ldr	r3, [r7, #32]
 800aeac:	0d5b      	lsrs	r3, r3, #21
 800aeae:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800aeb2:	4b08      	ldr	r3, [pc, #32]	@ (800aed4 <I2C_TransferConfig+0x60>)
 800aeb4:	430b      	orrs	r3, r1
 800aeb6:	43db      	mvns	r3, r3
 800aeb8:	ea02 0103 	and.w	r1, r2, r3
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	697a      	ldr	r2, [r7, #20]
 800aec2:	430a      	orrs	r2, r1
 800aec4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800aec6:	bf00      	nop
 800aec8:	371c      	adds	r7, #28
 800aeca:	46bd      	mov	sp, r7
 800aecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed0:	4770      	bx	lr
 800aed2:	bf00      	nop
 800aed4:	03ff63ff 	.word	0x03ff63ff

0800aed8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800aed8:	b480      	push	{r7}
 800aeda:	b083      	sub	sp, #12
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]
 800aee0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aee8:	b2db      	uxtb	r3, r3
 800aeea:	2b20      	cmp	r3, #32
 800aeec:	d138      	bne.n	800af60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aef4:	2b01      	cmp	r3, #1
 800aef6:	d101      	bne.n	800aefc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800aef8:	2302      	movs	r3, #2
 800aefa:	e032      	b.n	800af62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2201      	movs	r2, #1
 800af00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2224      	movs	r2, #36	@ 0x24
 800af08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	681a      	ldr	r2, [r3, #0]
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	f022 0201 	bic.w	r2, r2, #1
 800af1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	681a      	ldr	r2, [r3, #0]
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800af2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	6819      	ldr	r1, [r3, #0]
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	683a      	ldr	r2, [r7, #0]
 800af38:	430a      	orrs	r2, r1
 800af3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	681a      	ldr	r2, [r3, #0]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f042 0201 	orr.w	r2, r2, #1
 800af4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	2220      	movs	r2, #32
 800af50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2200      	movs	r2, #0
 800af58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800af5c:	2300      	movs	r3, #0
 800af5e:	e000      	b.n	800af62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800af60:	2302      	movs	r3, #2
  }
}
 800af62:	4618      	mov	r0, r3
 800af64:	370c      	adds	r7, #12
 800af66:	46bd      	mov	sp, r7
 800af68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6c:	4770      	bx	lr

0800af6e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800af6e:	b480      	push	{r7}
 800af70:	b085      	sub	sp, #20
 800af72:	af00      	add	r7, sp, #0
 800af74:	6078      	str	r0, [r7, #4]
 800af76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af7e:	b2db      	uxtb	r3, r3
 800af80:	2b20      	cmp	r3, #32
 800af82:	d139      	bne.n	800aff8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800af8a:	2b01      	cmp	r3, #1
 800af8c:	d101      	bne.n	800af92 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800af8e:	2302      	movs	r3, #2
 800af90:	e033      	b.n	800affa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2201      	movs	r2, #1
 800af96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	2224      	movs	r2, #36	@ 0x24
 800af9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	681a      	ldr	r2, [r3, #0]
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	f022 0201 	bic.w	r2, r2, #1
 800afb0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800afc0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	021b      	lsls	r3, r3, #8
 800afc6:	68fa      	ldr	r2, [r7, #12]
 800afc8:	4313      	orrs	r3, r2
 800afca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	68fa      	ldr	r2, [r7, #12]
 800afd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	681a      	ldr	r2, [r3, #0]
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f042 0201 	orr.w	r2, r2, #1
 800afe2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2220      	movs	r2, #32
 800afe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2200      	movs	r2, #0
 800aff0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800aff4:	2300      	movs	r3, #0
 800aff6:	e000      	b.n	800affa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800aff8:	2302      	movs	r3, #2
  }
}
 800affa:	4618      	mov	r0, r3
 800affc:	3714      	adds	r7, #20
 800affe:	46bd      	mov	sp, r7
 800b000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b004:	4770      	bx	lr

0800b006 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800b006:	b580      	push	{r7, lr}
 800b008:	b084      	sub	sp, #16
 800b00a:	af00      	add	r7, sp, #0
 800b00c:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d101      	bne.n	800b018 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800b014:	2301      	movs	r3, #1
 800b016:	e08f      	b.n	800b138 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800b01e:	b2db      	uxtb	r3, r3
 800b020:	2b00      	cmp	r3, #0
 800b022:	d106      	bne.n	800b032 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2200      	movs	r2, #0
 800b028:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f7f7 fa8b 	bl	8002548 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	2202      	movs	r2, #2
 800b036:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	699a      	ldr	r2, [r3, #24]
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800b048:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	6999      	ldr	r1, [r3, #24]
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	685a      	ldr	r2, [r3, #4]
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	689b      	ldr	r3, [r3, #8]
 800b058:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800b05e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	691b      	ldr	r3, [r3, #16]
 800b064:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	430a      	orrs	r2, r1
 800b06c:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	695b      	ldr	r3, [r3, #20]
 800b072:	041b      	lsls	r3, r3, #16
 800b074:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6999      	ldr	r1, [r3, #24]
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	68fa      	ldr	r2, [r7, #12]
 800b080:	430a      	orrs	r2, r1
 800b082:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	69db      	ldr	r3, [r3, #28]
 800b088:	041b      	lsls	r3, r3, #16
 800b08a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	6a19      	ldr	r1, [r3, #32]
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	68fa      	ldr	r2, [r7, #12]
 800b096:	430a      	orrs	r2, r1
 800b098:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b09e:	041b      	lsls	r3, r3, #16
 800b0a0:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	68fa      	ldr	r2, [r7, #12]
 800b0ac:	430a      	orrs	r2, r1
 800b0ae:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0b4:	041b      	lsls	r3, r3, #16
 800b0b6:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	68fa      	ldr	r2, [r7, #12]
 800b0c2:	430a      	orrs	r2, r1
 800b0c4:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800b0cc:	021b      	lsls	r3, r3, #8
 800b0ce:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800b0d6:	041b      	lsls	r3, r3, #16
 800b0d8:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800b0e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800b0f0:	68ba      	ldr	r2, [r7, #8]
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	4313      	orrs	r3, r2
 800b0f6:	687a      	ldr	r2, [r7, #4]
 800b0f8:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800b0fc:	431a      	orrs	r2, r3
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	430a      	orrs	r2, r1
 800b104:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	f042 0206 	orr.w	r2, r2, #6
 800b114:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	699a      	ldr	r2, [r3, #24]
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	f042 0201 	orr.w	r2, r2, #1
 800b124:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2200      	movs	r2, #0
 800b12a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2201      	movs	r2, #1
 800b132:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800b136:	2300      	movs	r3, #0
}
 800b138:	4618      	mov	r0, r3
 800b13a:	3710      	adds	r7, #16
 800b13c:	46bd      	mov	sp, r7
 800b13e:	bd80      	pop	{r7, pc}

0800b140 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b084      	sub	sp, #16
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b14e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b156:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	f003 0304 	and.w	r3, r3, #4
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d023      	beq.n	800b1aa <HAL_LTDC_IRQHandler+0x6a>
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	f003 0304 	and.w	r3, r3, #4
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d01e      	beq.n	800b1aa <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f022 0204 	bic.w	r2, r2, #4
 800b17a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	2204      	movs	r2, #4
 800b182:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b18a:	f043 0201 	orr.w	r2, r3, #1
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	2204      	movs	r2, #4
 800b198:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2200      	movs	r2, #0
 800b1a0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f000 f86f 	bl	800b288 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	f003 0302 	and.w	r3, r3, #2
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d023      	beq.n	800b1fc <HAL_LTDC_IRQHandler+0xbc>
 800b1b4:	68bb      	ldr	r3, [r7, #8]
 800b1b6:	f003 0302 	and.w	r3, r3, #2
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d01e      	beq.n	800b1fc <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	f022 0202 	bic.w	r2, r2, #2
 800b1cc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	2202      	movs	r2, #2
 800b1d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b1dc:	f043 0202 	orr.w	r2, r3, #2
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2204      	movs	r2, #4
 800b1ea:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	f000 f846 	bl	800b288 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f003 0301 	and.w	r3, r3, #1
 800b202:	2b00      	cmp	r3, #0
 800b204:	d01b      	beq.n	800b23e <HAL_LTDC_IRQHandler+0xfe>
 800b206:	68bb      	ldr	r3, [r7, #8]
 800b208:	f003 0301 	and.w	r3, r3, #1
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d016      	beq.n	800b23e <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	f022 0201 	bic.w	r2, r2, #1
 800b21e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	2201      	movs	r2, #1
 800b226:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2201      	movs	r2, #1
 800b22c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	2200      	movs	r2, #0
 800b234:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800b238:	6878      	ldr	r0, [r7, #4]
 800b23a:	f000 f82f 	bl	800b29c <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	f003 0308 	and.w	r3, r3, #8
 800b244:	2b00      	cmp	r3, #0
 800b246:	d01b      	beq.n	800b280 <HAL_LTDC_IRQHandler+0x140>
 800b248:	68bb      	ldr	r3, [r7, #8]
 800b24a:	f003 0308 	and.w	r3, r3, #8
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d016      	beq.n	800b280 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	f022 0208 	bic.w	r2, r2, #8
 800b260:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	2208      	movs	r2, #8
 800b268:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2201      	movs	r2, #1
 800b26e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2200      	movs	r2, #0
 800b276:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800b27a:	6878      	ldr	r0, [r7, #4]
 800b27c:	f000 f818 	bl	800b2b0 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800b280:	bf00      	nop
 800b282:	3710      	adds	r7, #16
 800b284:	46bd      	mov	sp, r7
 800b286:	bd80      	pop	{r7, pc}

0800b288 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800b288:	b480      	push	{r7}
 800b28a:	b083      	sub	sp, #12
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800b290:	bf00      	nop
 800b292:	370c      	adds	r7, #12
 800b294:	46bd      	mov	sp, r7
 800b296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29a:	4770      	bx	lr

0800b29c <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b083      	sub	sp, #12
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800b2a4:	bf00      	nop
 800b2a6:	370c      	adds	r7, #12
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr

0800b2b0 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	b083      	sub	sp, #12
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800b2b8:	bf00      	nop
 800b2ba:	370c      	adds	r7, #12
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c2:	4770      	bx	lr

0800b2c4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800b2c4:	b5b0      	push	{r4, r5, r7, lr}
 800b2c6:	b084      	sub	sp, #16
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	60f8      	str	r0, [r7, #12]
 800b2cc:	60b9      	str	r1, [r7, #8]
 800b2ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800b2d6:	2b01      	cmp	r3, #1
 800b2d8:	d101      	bne.n	800b2de <HAL_LTDC_ConfigLayer+0x1a>
 800b2da:	2302      	movs	r3, #2
 800b2dc:	e02c      	b.n	800b338 <HAL_LTDC_ConfigLayer+0x74>
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	2201      	movs	r2, #1
 800b2e2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	2202      	movs	r2, #2
 800b2ea:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800b2ee:	68fa      	ldr	r2, [r7, #12]
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2134      	movs	r1, #52	@ 0x34
 800b2f4:	fb01 f303 	mul.w	r3, r1, r3
 800b2f8:	4413      	add	r3, r2
 800b2fa:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800b2fe:	68bb      	ldr	r3, [r7, #8]
 800b300:	4614      	mov	r4, r2
 800b302:	461d      	mov	r5, r3
 800b304:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b306:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b308:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b30a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b30c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b30e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b310:	682b      	ldr	r3, [r5, #0]
 800b312:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800b314:	687a      	ldr	r2, [r7, #4]
 800b316:	68b9      	ldr	r1, [r7, #8]
 800b318:	68f8      	ldr	r0, [r7, #12]
 800b31a:	f000 f811 	bl	800b340 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	2201      	movs	r2, #1
 800b324:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	2201      	movs	r2, #1
 800b32a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	2200      	movs	r2, #0
 800b332:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800b336:	2300      	movs	r3, #0
}
 800b338:	4618      	mov	r0, r3
 800b33a:	3710      	adds	r7, #16
 800b33c:	46bd      	mov	sp, r7
 800b33e:	bdb0      	pop	{r4, r5, r7, pc}

0800b340 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800b340:	b480      	push	{r7}
 800b342:	b089      	sub	sp, #36	@ 0x24
 800b344:	af00      	add	r7, sp, #0
 800b346:	60f8      	str	r0, [r7, #12]
 800b348:	60b9      	str	r1, [r7, #8]
 800b34a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	685a      	ldr	r2, [r3, #4]
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	68db      	ldr	r3, [r3, #12]
 800b356:	0c1b      	lsrs	r3, r3, #16
 800b358:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b35c:	4413      	add	r3, r2
 800b35e:	041b      	lsls	r3, r3, #16
 800b360:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	461a      	mov	r2, r3
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	01db      	lsls	r3, r3, #7
 800b36c:	4413      	add	r3, r2
 800b36e:	3384      	adds	r3, #132	@ 0x84
 800b370:	685b      	ldr	r3, [r3, #4]
 800b372:	68fa      	ldr	r2, [r7, #12]
 800b374:	6812      	ldr	r2, [r2, #0]
 800b376:	4611      	mov	r1, r2
 800b378:	687a      	ldr	r2, [r7, #4]
 800b37a:	01d2      	lsls	r2, r2, #7
 800b37c:	440a      	add	r2, r1
 800b37e:	3284      	adds	r2, #132	@ 0x84
 800b380:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800b384:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800b386:	68bb      	ldr	r3, [r7, #8]
 800b388:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	68db      	ldr	r3, [r3, #12]
 800b390:	0c1b      	lsrs	r3, r3, #16
 800b392:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800b396:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800b398:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	4619      	mov	r1, r3
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	01db      	lsls	r3, r3, #7
 800b3a4:	440b      	add	r3, r1
 800b3a6:	3384      	adds	r3, #132	@ 0x84
 800b3a8:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800b3aa:	69fb      	ldr	r3, [r7, #28]
 800b3ac:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800b3ae:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	68da      	ldr	r2, [r3, #12]
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	68db      	ldr	r3, [r3, #12]
 800b3ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b3be:	4413      	add	r3, r2
 800b3c0:	041b      	lsls	r3, r3, #16
 800b3c2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	461a      	mov	r2, r3
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	01db      	lsls	r3, r3, #7
 800b3ce:	4413      	add	r3, r2
 800b3d0:	3384      	adds	r3, #132	@ 0x84
 800b3d2:	689b      	ldr	r3, [r3, #8]
 800b3d4:	68fa      	ldr	r2, [r7, #12]
 800b3d6:	6812      	ldr	r2, [r2, #0]
 800b3d8:	4611      	mov	r1, r2
 800b3da:	687a      	ldr	r2, [r7, #4]
 800b3dc:	01d2      	lsls	r2, r2, #7
 800b3de:	440a      	add	r2, r1
 800b3e0:	3284      	adds	r2, #132	@ 0x84
 800b3e2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800b3e6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800b3e8:	68bb      	ldr	r3, [r7, #8]
 800b3ea:	689a      	ldr	r2, [r3, #8]
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	68db      	ldr	r3, [r3, #12]
 800b3f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b3f6:	4413      	add	r3, r2
 800b3f8:	1c5a      	adds	r2, r3, #1
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	4619      	mov	r1, r3
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	01db      	lsls	r3, r3, #7
 800b404:	440b      	add	r3, r1
 800b406:	3384      	adds	r3, #132	@ 0x84
 800b408:	4619      	mov	r1, r3
 800b40a:	69fb      	ldr	r3, [r7, #28]
 800b40c:	4313      	orrs	r3, r2
 800b40e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	461a      	mov	r2, r3
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	01db      	lsls	r3, r3, #7
 800b41a:	4413      	add	r3, r2
 800b41c:	3384      	adds	r3, #132	@ 0x84
 800b41e:	691b      	ldr	r3, [r3, #16]
 800b420:	68fa      	ldr	r2, [r7, #12]
 800b422:	6812      	ldr	r2, [r2, #0]
 800b424:	4611      	mov	r1, r2
 800b426:	687a      	ldr	r2, [r7, #4]
 800b428:	01d2      	lsls	r2, r2, #7
 800b42a:	440a      	add	r2, r1
 800b42c:	3284      	adds	r2, #132	@ 0x84
 800b42e:	f023 0307 	bic.w	r3, r3, #7
 800b432:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	461a      	mov	r2, r3
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	01db      	lsls	r3, r3, #7
 800b43e:	4413      	add	r3, r2
 800b440:	3384      	adds	r3, #132	@ 0x84
 800b442:	461a      	mov	r2, r3
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	691b      	ldr	r3, [r3, #16]
 800b448:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800b450:	021b      	lsls	r3, r3, #8
 800b452:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800b454:	68bb      	ldr	r3, [r7, #8]
 800b456:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800b45a:	041b      	lsls	r3, r3, #16
 800b45c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	699b      	ldr	r3, [r3, #24]
 800b462:	061b      	lsls	r3, r3, #24
 800b464:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b46c:	461a      	mov	r2, r3
 800b46e:	69fb      	ldr	r3, [r7, #28]
 800b470:	431a      	orrs	r2, r3
 800b472:	69bb      	ldr	r3, [r7, #24]
 800b474:	431a      	orrs	r2, r3
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	4619      	mov	r1, r3
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	01db      	lsls	r3, r3, #7
 800b480:	440b      	add	r3, r1
 800b482:	3384      	adds	r3, #132	@ 0x84
 800b484:	4619      	mov	r1, r3
 800b486:	697b      	ldr	r3, [r7, #20]
 800b488:	4313      	orrs	r3, r2
 800b48a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	461a      	mov	r2, r3
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	01db      	lsls	r3, r3, #7
 800b496:	4413      	add	r3, r2
 800b498:	3384      	adds	r3, #132	@ 0x84
 800b49a:	695b      	ldr	r3, [r3, #20]
 800b49c:	68fa      	ldr	r2, [r7, #12]
 800b49e:	6812      	ldr	r2, [r2, #0]
 800b4a0:	4611      	mov	r1, r2
 800b4a2:	687a      	ldr	r2, [r7, #4]
 800b4a4:	01d2      	lsls	r2, r2, #7
 800b4a6:	440a      	add	r2, r1
 800b4a8:	3284      	adds	r2, #132	@ 0x84
 800b4aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800b4ae:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	461a      	mov	r2, r3
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	01db      	lsls	r3, r3, #7
 800b4ba:	4413      	add	r3, r2
 800b4bc:	3384      	adds	r3, #132	@ 0x84
 800b4be:	461a      	mov	r2, r3
 800b4c0:	68bb      	ldr	r3, [r7, #8]
 800b4c2:	695b      	ldr	r3, [r3, #20]
 800b4c4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	461a      	mov	r2, r3
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	01db      	lsls	r3, r3, #7
 800b4d0:	4413      	add	r3, r2
 800b4d2:	3384      	adds	r3, #132	@ 0x84
 800b4d4:	69da      	ldr	r2, [r3, #28]
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	4619      	mov	r1, r3
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	01db      	lsls	r3, r3, #7
 800b4e0:	440b      	add	r3, r1
 800b4e2:	3384      	adds	r3, #132	@ 0x84
 800b4e4:	4619      	mov	r1, r3
 800b4e6:	4b4f      	ldr	r3, [pc, #316]	@ (800b624 <LTDC_SetConfig+0x2e4>)
 800b4e8:	4013      	ands	r3, r2
 800b4ea:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	69da      	ldr	r2, [r3, #28]
 800b4f0:	68bb      	ldr	r3, [r7, #8]
 800b4f2:	6a1b      	ldr	r3, [r3, #32]
 800b4f4:	68f9      	ldr	r1, [r7, #12]
 800b4f6:	6809      	ldr	r1, [r1, #0]
 800b4f8:	4608      	mov	r0, r1
 800b4fa:	6879      	ldr	r1, [r7, #4]
 800b4fc:	01c9      	lsls	r1, r1, #7
 800b4fe:	4401      	add	r1, r0
 800b500:	3184      	adds	r1, #132	@ 0x84
 800b502:	4313      	orrs	r3, r2
 800b504:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	461a      	mov	r2, r3
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	01db      	lsls	r3, r3, #7
 800b510:	4413      	add	r3, r2
 800b512:	3384      	adds	r3, #132	@ 0x84
 800b514:	461a      	mov	r2, r3
 800b516:	68bb      	ldr	r3, [r7, #8]
 800b518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b51a:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800b51c:	68bb      	ldr	r3, [r7, #8]
 800b51e:	691b      	ldr	r3, [r3, #16]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d102      	bne.n	800b52a <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 800b524:	2304      	movs	r3, #4
 800b526:	61fb      	str	r3, [r7, #28]
 800b528:	e01b      	b.n	800b562 <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800b52a:	68bb      	ldr	r3, [r7, #8]
 800b52c:	691b      	ldr	r3, [r3, #16]
 800b52e:	2b01      	cmp	r3, #1
 800b530:	d102      	bne.n	800b538 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800b532:	2303      	movs	r3, #3
 800b534:	61fb      	str	r3, [r7, #28]
 800b536:	e014      	b.n	800b562 <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800b538:	68bb      	ldr	r3, [r7, #8]
 800b53a:	691b      	ldr	r3, [r3, #16]
 800b53c:	2b04      	cmp	r3, #4
 800b53e:	d00b      	beq.n	800b558 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800b540:	68bb      	ldr	r3, [r7, #8]
 800b542:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800b544:	2b02      	cmp	r3, #2
 800b546:	d007      	beq.n	800b558 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800b54c:	2b03      	cmp	r3, #3
 800b54e:	d003      	beq.n	800b558 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800b550:	68bb      	ldr	r3, [r7, #8]
 800b552:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800b554:	2b07      	cmp	r3, #7
 800b556:	d102      	bne.n	800b55e <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 800b558:	2302      	movs	r3, #2
 800b55a:	61fb      	str	r3, [r7, #28]
 800b55c:	e001      	b.n	800b562 <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 800b55e:	2301      	movs	r3, #1
 800b560:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	461a      	mov	r2, r3
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	01db      	lsls	r3, r3, #7
 800b56c:	4413      	add	r3, r2
 800b56e:	3384      	adds	r3, #132	@ 0x84
 800b570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b572:	68fa      	ldr	r2, [r7, #12]
 800b574:	6812      	ldr	r2, [r2, #0]
 800b576:	4611      	mov	r1, r2
 800b578:	687a      	ldr	r2, [r7, #4]
 800b57a:	01d2      	lsls	r2, r2, #7
 800b57c:	440a      	add	r2, r1
 800b57e:	3284      	adds	r2, #132	@ 0x84
 800b580:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800b584:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800b586:	68bb      	ldr	r3, [r7, #8]
 800b588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b58a:	69fa      	ldr	r2, [r7, #28]
 800b58c:	fb02 f303 	mul.w	r3, r2, r3
 800b590:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	6859      	ldr	r1, [r3, #4]
 800b596:	68bb      	ldr	r3, [r7, #8]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	1acb      	subs	r3, r1, r3
 800b59c:	69f9      	ldr	r1, [r7, #28]
 800b59e:	fb01 f303 	mul.w	r3, r1, r3
 800b5a2:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800b5a4:	68f9      	ldr	r1, [r7, #12]
 800b5a6:	6809      	ldr	r1, [r1, #0]
 800b5a8:	4608      	mov	r0, r1
 800b5aa:	6879      	ldr	r1, [r7, #4]
 800b5ac:	01c9      	lsls	r1, r1, #7
 800b5ae:	4401      	add	r1, r0
 800b5b0:	3184      	adds	r1, #132	@ 0x84
 800b5b2:	4313      	orrs	r3, r2
 800b5b4:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	461a      	mov	r2, r3
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	01db      	lsls	r3, r3, #7
 800b5c0:	4413      	add	r3, r2
 800b5c2:	3384      	adds	r3, #132	@ 0x84
 800b5c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	4619      	mov	r1, r3
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	01db      	lsls	r3, r3, #7
 800b5d0:	440b      	add	r3, r1
 800b5d2:	3384      	adds	r3, #132	@ 0x84
 800b5d4:	4619      	mov	r1, r3
 800b5d6:	4b14      	ldr	r3, [pc, #80]	@ (800b628 <LTDC_SetConfig+0x2e8>)
 800b5d8:	4013      	ands	r3, r2
 800b5da:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	461a      	mov	r2, r3
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	01db      	lsls	r3, r3, #7
 800b5e6:	4413      	add	r3, r2
 800b5e8:	3384      	adds	r3, #132	@ 0x84
 800b5ea:	461a      	mov	r2, r3
 800b5ec:	68bb      	ldr	r3, [r7, #8]
 800b5ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5f0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	461a      	mov	r2, r3
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	01db      	lsls	r3, r3, #7
 800b5fc:	4413      	add	r3, r2
 800b5fe:	3384      	adds	r3, #132	@ 0x84
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	68fa      	ldr	r2, [r7, #12]
 800b604:	6812      	ldr	r2, [r2, #0]
 800b606:	4611      	mov	r1, r2
 800b608:	687a      	ldr	r2, [r7, #4]
 800b60a:	01d2      	lsls	r2, r2, #7
 800b60c:	440a      	add	r2, r1
 800b60e:	3284      	adds	r2, #132	@ 0x84
 800b610:	f043 0301 	orr.w	r3, r3, #1
 800b614:	6013      	str	r3, [r2, #0]
}
 800b616:	bf00      	nop
 800b618:	3724      	adds	r7, #36	@ 0x24
 800b61a:	46bd      	mov	sp, r7
 800b61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b620:	4770      	bx	lr
 800b622:	bf00      	nop
 800b624:	fffff8f8 	.word	0xfffff8f8
 800b628:	fffff800 	.word	0xfffff800

0800b62c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800b62c:	b480      	push	{r7}
 800b62e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b630:	4b05      	ldr	r3, [pc, #20]	@ (800b648 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	4a04      	ldr	r2, [pc, #16]	@ (800b648 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b636:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b63a:	6013      	str	r3, [r2, #0]
}
 800b63c:	bf00      	nop
 800b63e:	46bd      	mov	sp, r7
 800b640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b644:	4770      	bx	lr
 800b646:	bf00      	nop
 800b648:	40007000 	.word	0x40007000

0800b64c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	b082      	sub	sp, #8
 800b650:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800b652:	2300      	movs	r3, #0
 800b654:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800b656:	4b23      	ldr	r3, [pc, #140]	@ (800b6e4 <HAL_PWREx_EnableOverDrive+0x98>)
 800b658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b65a:	4a22      	ldr	r2, [pc, #136]	@ (800b6e4 <HAL_PWREx_EnableOverDrive+0x98>)
 800b65c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b660:	6413      	str	r3, [r2, #64]	@ 0x40
 800b662:	4b20      	ldr	r3, [pc, #128]	@ (800b6e4 <HAL_PWREx_EnableOverDrive+0x98>)
 800b664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b666:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b66a:	603b      	str	r3, [r7, #0]
 800b66c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800b66e:	4b1e      	ldr	r3, [pc, #120]	@ (800b6e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	4a1d      	ldr	r2, [pc, #116]	@ (800b6e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b674:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b678:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b67a:	f7fa fa0f 	bl	8005a9c <HAL_GetTick>
 800b67e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800b680:	e009      	b.n	800b696 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800b682:	f7fa fa0b 	bl	8005a9c <HAL_GetTick>
 800b686:	4602      	mov	r2, r0
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	1ad3      	subs	r3, r2, r3
 800b68c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b690:	d901      	bls.n	800b696 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800b692:	2303      	movs	r3, #3
 800b694:	e022      	b.n	800b6dc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800b696:	4b14      	ldr	r3, [pc, #80]	@ (800b6e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b698:	685b      	ldr	r3, [r3, #4]
 800b69a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b69e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b6a2:	d1ee      	bne.n	800b682 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800b6a4:	4b10      	ldr	r3, [pc, #64]	@ (800b6e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	4a0f      	ldr	r2, [pc, #60]	@ (800b6e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b6aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b6ae:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b6b0:	f7fa f9f4 	bl	8005a9c <HAL_GetTick>
 800b6b4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800b6b6:	e009      	b.n	800b6cc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800b6b8:	f7fa f9f0 	bl	8005a9c <HAL_GetTick>
 800b6bc:	4602      	mov	r2, r0
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	1ad3      	subs	r3, r2, r3
 800b6c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b6c6:	d901      	bls.n	800b6cc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800b6c8:	2303      	movs	r3, #3
 800b6ca:	e007      	b.n	800b6dc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800b6cc:	4b06      	ldr	r3, [pc, #24]	@ (800b6e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b6ce:	685b      	ldr	r3, [r3, #4]
 800b6d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b6d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b6d8:	d1ee      	bne.n	800b6b8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800b6da:	2300      	movs	r3, #0
}
 800b6dc:	4618      	mov	r0, r3
 800b6de:	3708      	adds	r7, #8
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	bd80      	pop	{r7, pc}
 800b6e4:	40023800 	.word	0x40023800
 800b6e8:	40007000 	.word	0x40007000

0800b6ec <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b086      	sub	sp, #24
 800b6f0:	af02      	add	r7, sp, #8
 800b6f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800b6f4:	f7fa f9d2 	bl	8005a9c <HAL_GetTick>
 800b6f8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d101      	bne.n	800b704 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800b700:	2301      	movs	r3, #1
 800b702:	e067      	b.n	800b7d4 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b70a:	b2db      	uxtb	r3, r3
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d10b      	bne.n	800b728 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2200      	movs	r2, #0
 800b714:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f7f6 ffdd 	bl	80026d8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800b71e:	f241 3188 	movw	r1, #5000	@ 0x1388
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f000 f85e 	bl	800b7e4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	689b      	ldr	r3, [r3, #8]
 800b736:	3b01      	subs	r3, #1
 800b738:	021a      	lsls	r2, r3, #8
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	430a      	orrs	r2, r1
 800b740:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b746:	9300      	str	r3, [sp, #0]
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	2200      	movs	r2, #0
 800b74c:	2120      	movs	r1, #32
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	f000 f856 	bl	800b800 <QSPI_WaitFlagStateUntilTimeout>
 800b754:	4603      	mov	r3, r0
 800b756:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800b758:	7afb      	ldrb	r3, [r7, #11]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d135      	bne.n	800b7ca <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	681a      	ldr	r2, [r3, #0]
 800b764:	4b1d      	ldr	r3, [pc, #116]	@ (800b7dc <HAL_QSPI_Init+0xf0>)
 800b766:	4013      	ands	r3, r2
 800b768:	687a      	ldr	r2, [r7, #4]
 800b76a:	6852      	ldr	r2, [r2, #4]
 800b76c:	0611      	lsls	r1, r2, #24
 800b76e:	687a      	ldr	r2, [r7, #4]
 800b770:	68d2      	ldr	r2, [r2, #12]
 800b772:	4311      	orrs	r1, r2
 800b774:	687a      	ldr	r2, [r7, #4]
 800b776:	69d2      	ldr	r2, [r2, #28]
 800b778:	4311      	orrs	r1, r2
 800b77a:	687a      	ldr	r2, [r7, #4]
 800b77c:	6a12      	ldr	r2, [r2, #32]
 800b77e:	4311      	orrs	r1, r2
 800b780:	687a      	ldr	r2, [r7, #4]
 800b782:	6812      	ldr	r2, [r2, #0]
 800b784:	430b      	orrs	r3, r1
 800b786:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	685a      	ldr	r2, [r3, #4]
 800b78e:	4b14      	ldr	r3, [pc, #80]	@ (800b7e0 <HAL_QSPI_Init+0xf4>)
 800b790:	4013      	ands	r3, r2
 800b792:	687a      	ldr	r2, [r7, #4]
 800b794:	6912      	ldr	r2, [r2, #16]
 800b796:	0411      	lsls	r1, r2, #16
 800b798:	687a      	ldr	r2, [r7, #4]
 800b79a:	6952      	ldr	r2, [r2, #20]
 800b79c:	4311      	orrs	r1, r2
 800b79e:	687a      	ldr	r2, [r7, #4]
 800b7a0:	6992      	ldr	r2, [r2, #24]
 800b7a2:	4311      	orrs	r1, r2
 800b7a4:	687a      	ldr	r2, [r7, #4]
 800b7a6:	6812      	ldr	r2, [r2, #0]
 800b7a8:	430b      	orrs	r3, r1
 800b7aa:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	681a      	ldr	r2, [r3, #0]
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	f042 0201 	orr.w	r2, r2, #1
 800b7ba:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2200      	movs	r2, #0
 800b7c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	2201      	movs	r2, #1
 800b7c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800b7d2:	7afb      	ldrb	r3, [r7, #11]
}
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	3710      	adds	r7, #16
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	bd80      	pop	{r7, pc}
 800b7dc:	00ffff2f 	.word	0x00ffff2f
 800b7e0:	ffe0f8fe 	.word	0xffe0f8fe

0800b7e4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800b7e4:	b480      	push	{r7}
 800b7e6:	b083      	sub	sp, #12
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
 800b7ec:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	683a      	ldr	r2, [r7, #0]
 800b7f2:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800b7f4:	bf00      	nop
 800b7f6:	370c      	adds	r7, #12
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fe:	4770      	bx	lr

0800b800 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b084      	sub	sp, #16
 800b804:	af00      	add	r7, sp, #0
 800b806:	60f8      	str	r0, [r7, #12]
 800b808:	60b9      	str	r1, [r7, #8]
 800b80a:	603b      	str	r3, [r7, #0]
 800b80c:	4613      	mov	r3, r2
 800b80e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b810:	e01a      	b.n	800b848 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b812:	69bb      	ldr	r3, [r7, #24]
 800b814:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b818:	d016      	beq.n	800b848 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b81a:	f7fa f93f 	bl	8005a9c <HAL_GetTick>
 800b81e:	4602      	mov	r2, r0
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	1ad3      	subs	r3, r2, r3
 800b824:	69ba      	ldr	r2, [r7, #24]
 800b826:	429a      	cmp	r2, r3
 800b828:	d302      	bcc.n	800b830 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800b82a:	69bb      	ldr	r3, [r7, #24]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d10b      	bne.n	800b848 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	2204      	movs	r2, #4
 800b834:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b83c:	f043 0201 	orr.w	r2, r3, #1
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800b844:	2301      	movs	r3, #1
 800b846:	e00e      	b.n	800b866 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	689a      	ldr	r2, [r3, #8]
 800b84e:	68bb      	ldr	r3, [r7, #8]
 800b850:	4013      	ands	r3, r2
 800b852:	2b00      	cmp	r3, #0
 800b854:	bf14      	ite	ne
 800b856:	2301      	movne	r3, #1
 800b858:	2300      	moveq	r3, #0
 800b85a:	b2db      	uxtb	r3, r3
 800b85c:	461a      	mov	r2, r3
 800b85e:	79fb      	ldrb	r3, [r7, #7]
 800b860:	429a      	cmp	r2, r3
 800b862:	d1d6      	bne.n	800b812 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b864:	2300      	movs	r3, #0
}
 800b866:	4618      	mov	r0, r3
 800b868:	3710      	adds	r7, #16
 800b86a:	46bd      	mov	sp, r7
 800b86c:	bd80      	pop	{r7, pc}
	...

0800b870 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b086      	sub	sp, #24
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800b878:	2300      	movs	r3, #0
 800b87a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d101      	bne.n	800b886 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800b882:	2301      	movs	r3, #1
 800b884:	e291      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	f003 0301 	and.w	r3, r3, #1
 800b88e:	2b00      	cmp	r3, #0
 800b890:	f000 8087 	beq.w	800b9a2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800b894:	4b96      	ldr	r3, [pc, #600]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b896:	689b      	ldr	r3, [r3, #8]
 800b898:	f003 030c 	and.w	r3, r3, #12
 800b89c:	2b04      	cmp	r3, #4
 800b89e:	d00c      	beq.n	800b8ba <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b8a0:	4b93      	ldr	r3, [pc, #588]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b8a2:	689b      	ldr	r3, [r3, #8]
 800b8a4:	f003 030c 	and.w	r3, r3, #12
 800b8a8:	2b08      	cmp	r3, #8
 800b8aa:	d112      	bne.n	800b8d2 <HAL_RCC_OscConfig+0x62>
 800b8ac:	4b90      	ldr	r3, [pc, #576]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b8ae:	685b      	ldr	r3, [r3, #4]
 800b8b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b8b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b8b8:	d10b      	bne.n	800b8d2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b8ba:	4b8d      	ldr	r3, [pc, #564]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d06c      	beq.n	800b9a0 <HAL_RCC_OscConfig+0x130>
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	685b      	ldr	r3, [r3, #4]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d168      	bne.n	800b9a0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b8ce:	2301      	movs	r3, #1
 800b8d0:	e26b      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	685b      	ldr	r3, [r3, #4]
 800b8d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b8da:	d106      	bne.n	800b8ea <HAL_RCC_OscConfig+0x7a>
 800b8dc:	4b84      	ldr	r3, [pc, #528]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	4a83      	ldr	r2, [pc, #524]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b8e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b8e6:	6013      	str	r3, [r2, #0]
 800b8e8:	e02e      	b.n	800b948 <HAL_RCC_OscConfig+0xd8>
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	685b      	ldr	r3, [r3, #4]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d10c      	bne.n	800b90c <HAL_RCC_OscConfig+0x9c>
 800b8f2:	4b7f      	ldr	r3, [pc, #508]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	4a7e      	ldr	r2, [pc, #504]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b8f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b8fc:	6013      	str	r3, [r2, #0]
 800b8fe:	4b7c      	ldr	r3, [pc, #496]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	4a7b      	ldr	r2, [pc, #492]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b904:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b908:	6013      	str	r3, [r2, #0]
 800b90a:	e01d      	b.n	800b948 <HAL_RCC_OscConfig+0xd8>
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	685b      	ldr	r3, [r3, #4]
 800b910:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b914:	d10c      	bne.n	800b930 <HAL_RCC_OscConfig+0xc0>
 800b916:	4b76      	ldr	r3, [pc, #472]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	4a75      	ldr	r2, [pc, #468]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b91c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b920:	6013      	str	r3, [r2, #0]
 800b922:	4b73      	ldr	r3, [pc, #460]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	4a72      	ldr	r2, [pc, #456]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b92c:	6013      	str	r3, [r2, #0]
 800b92e:	e00b      	b.n	800b948 <HAL_RCC_OscConfig+0xd8>
 800b930:	4b6f      	ldr	r3, [pc, #444]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	4a6e      	ldr	r2, [pc, #440]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b93a:	6013      	str	r3, [r2, #0]
 800b93c:	4b6c      	ldr	r3, [pc, #432]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	4a6b      	ldr	r2, [pc, #428]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b942:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b946:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d013      	beq.n	800b978 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b950:	f7fa f8a4 	bl	8005a9c <HAL_GetTick>
 800b954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b956:	e008      	b.n	800b96a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b958:	f7fa f8a0 	bl	8005a9c <HAL_GetTick>
 800b95c:	4602      	mov	r2, r0
 800b95e:	693b      	ldr	r3, [r7, #16]
 800b960:	1ad3      	subs	r3, r2, r3
 800b962:	2b64      	cmp	r3, #100	@ 0x64
 800b964:	d901      	bls.n	800b96a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b966:	2303      	movs	r3, #3
 800b968:	e21f      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b96a:	4b61      	ldr	r3, [pc, #388]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b972:	2b00      	cmp	r3, #0
 800b974:	d0f0      	beq.n	800b958 <HAL_RCC_OscConfig+0xe8>
 800b976:	e014      	b.n	800b9a2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b978:	f7fa f890 	bl	8005a9c <HAL_GetTick>
 800b97c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b97e:	e008      	b.n	800b992 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b980:	f7fa f88c 	bl	8005a9c <HAL_GetTick>
 800b984:	4602      	mov	r2, r0
 800b986:	693b      	ldr	r3, [r7, #16]
 800b988:	1ad3      	subs	r3, r2, r3
 800b98a:	2b64      	cmp	r3, #100	@ 0x64
 800b98c:	d901      	bls.n	800b992 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b98e:	2303      	movs	r3, #3
 800b990:	e20b      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b992:	4b57      	ldr	r3, [pc, #348]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d1f0      	bne.n	800b980 <HAL_RCC_OscConfig+0x110>
 800b99e:	e000      	b.n	800b9a2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b9a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	f003 0302 	and.w	r3, r3, #2
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d069      	beq.n	800ba82 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b9ae:	4b50      	ldr	r3, [pc, #320]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b9b0:	689b      	ldr	r3, [r3, #8]
 800b9b2:	f003 030c 	and.w	r3, r3, #12
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d00b      	beq.n	800b9d2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b9ba:	4b4d      	ldr	r3, [pc, #308]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b9bc:	689b      	ldr	r3, [r3, #8]
 800b9be:	f003 030c 	and.w	r3, r3, #12
 800b9c2:	2b08      	cmp	r3, #8
 800b9c4:	d11c      	bne.n	800ba00 <HAL_RCC_OscConfig+0x190>
 800b9c6:	4b4a      	ldr	r3, [pc, #296]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b9c8:	685b      	ldr	r3, [r3, #4]
 800b9ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d116      	bne.n	800ba00 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b9d2:	4b47      	ldr	r3, [pc, #284]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	f003 0302 	and.w	r3, r3, #2
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d005      	beq.n	800b9ea <HAL_RCC_OscConfig+0x17a>
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	68db      	ldr	r3, [r3, #12]
 800b9e2:	2b01      	cmp	r3, #1
 800b9e4:	d001      	beq.n	800b9ea <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800b9e6:	2301      	movs	r3, #1
 800b9e8:	e1df      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b9ea:	4b41      	ldr	r3, [pc, #260]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	691b      	ldr	r3, [r3, #16]
 800b9f6:	00db      	lsls	r3, r3, #3
 800b9f8:	493d      	ldr	r1, [pc, #244]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800b9fa:	4313      	orrs	r3, r2
 800b9fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b9fe:	e040      	b.n	800ba82 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	68db      	ldr	r3, [r3, #12]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d023      	beq.n	800ba50 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ba08:	4b39      	ldr	r3, [pc, #228]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	4a38      	ldr	r2, [pc, #224]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800ba0e:	f043 0301 	orr.w	r3, r3, #1
 800ba12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba14:	f7fa f842 	bl	8005a9c <HAL_GetTick>
 800ba18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ba1a:	e008      	b.n	800ba2e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ba1c:	f7fa f83e 	bl	8005a9c <HAL_GetTick>
 800ba20:	4602      	mov	r2, r0
 800ba22:	693b      	ldr	r3, [r7, #16]
 800ba24:	1ad3      	subs	r3, r2, r3
 800ba26:	2b02      	cmp	r3, #2
 800ba28:	d901      	bls.n	800ba2e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800ba2a:	2303      	movs	r3, #3
 800ba2c:	e1bd      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ba2e:	4b30      	ldr	r3, [pc, #192]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	f003 0302 	and.w	r3, r3, #2
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d0f0      	beq.n	800ba1c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ba3a:	4b2d      	ldr	r3, [pc, #180]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	691b      	ldr	r3, [r3, #16]
 800ba46:	00db      	lsls	r3, r3, #3
 800ba48:	4929      	ldr	r1, [pc, #164]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800ba4a:	4313      	orrs	r3, r2
 800ba4c:	600b      	str	r3, [r1, #0]
 800ba4e:	e018      	b.n	800ba82 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ba50:	4b27      	ldr	r3, [pc, #156]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	4a26      	ldr	r2, [pc, #152]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800ba56:	f023 0301 	bic.w	r3, r3, #1
 800ba5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba5c:	f7fa f81e 	bl	8005a9c <HAL_GetTick>
 800ba60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ba62:	e008      	b.n	800ba76 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ba64:	f7fa f81a 	bl	8005a9c <HAL_GetTick>
 800ba68:	4602      	mov	r2, r0
 800ba6a:	693b      	ldr	r3, [r7, #16]
 800ba6c:	1ad3      	subs	r3, r2, r3
 800ba6e:	2b02      	cmp	r3, #2
 800ba70:	d901      	bls.n	800ba76 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800ba72:	2303      	movs	r3, #3
 800ba74:	e199      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ba76:	4b1e      	ldr	r3, [pc, #120]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f003 0302 	and.w	r3, r3, #2
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d1f0      	bne.n	800ba64 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	f003 0308 	and.w	r3, r3, #8
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d038      	beq.n	800bb00 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	695b      	ldr	r3, [r3, #20]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d019      	beq.n	800baca <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ba96:	4b16      	ldr	r3, [pc, #88]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800ba98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba9a:	4a15      	ldr	r2, [pc, #84]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800ba9c:	f043 0301 	orr.w	r3, r3, #1
 800baa0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800baa2:	f7f9 fffb 	bl	8005a9c <HAL_GetTick>
 800baa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800baa8:	e008      	b.n	800babc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800baaa:	f7f9 fff7 	bl	8005a9c <HAL_GetTick>
 800baae:	4602      	mov	r2, r0
 800bab0:	693b      	ldr	r3, [r7, #16]
 800bab2:	1ad3      	subs	r3, r2, r3
 800bab4:	2b02      	cmp	r3, #2
 800bab6:	d901      	bls.n	800babc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800bab8:	2303      	movs	r3, #3
 800baba:	e176      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800babc:	4b0c      	ldr	r3, [pc, #48]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800babe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bac0:	f003 0302 	and.w	r3, r3, #2
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d0f0      	beq.n	800baaa <HAL_RCC_OscConfig+0x23a>
 800bac8:	e01a      	b.n	800bb00 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800baca:	4b09      	ldr	r3, [pc, #36]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800bacc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bace:	4a08      	ldr	r2, [pc, #32]	@ (800baf0 <HAL_RCC_OscConfig+0x280>)
 800bad0:	f023 0301 	bic.w	r3, r3, #1
 800bad4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bad6:	f7f9 ffe1 	bl	8005a9c <HAL_GetTick>
 800bada:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800badc:	e00a      	b.n	800baf4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bade:	f7f9 ffdd 	bl	8005a9c <HAL_GetTick>
 800bae2:	4602      	mov	r2, r0
 800bae4:	693b      	ldr	r3, [r7, #16]
 800bae6:	1ad3      	subs	r3, r2, r3
 800bae8:	2b02      	cmp	r3, #2
 800baea:	d903      	bls.n	800baf4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800baec:	2303      	movs	r3, #3
 800baee:	e15c      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
 800baf0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800baf4:	4b91      	ldr	r3, [pc, #580]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800baf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800baf8:	f003 0302 	and.w	r3, r3, #2
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d1ee      	bne.n	800bade <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f003 0304 	and.w	r3, r3, #4
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	f000 80a4 	beq.w	800bc56 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bb0e:	4b8b      	ldr	r3, [pc, #556]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bb10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d10d      	bne.n	800bb36 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800bb1a:	4b88      	ldr	r3, [pc, #544]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bb1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb1e:	4a87      	ldr	r2, [pc, #540]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bb20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bb24:	6413      	str	r3, [r2, #64]	@ 0x40
 800bb26:	4b85      	ldr	r3, [pc, #532]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bb28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bb2e:	60bb      	str	r3, [r7, #8]
 800bb30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bb32:	2301      	movs	r3, #1
 800bb34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bb36:	4b82      	ldr	r3, [pc, #520]	@ (800bd40 <HAL_RCC_OscConfig+0x4d0>)
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d118      	bne.n	800bb74 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800bb42:	4b7f      	ldr	r3, [pc, #508]	@ (800bd40 <HAL_RCC_OscConfig+0x4d0>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	4a7e      	ldr	r2, [pc, #504]	@ (800bd40 <HAL_RCC_OscConfig+0x4d0>)
 800bb48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bb4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bb4e:	f7f9 ffa5 	bl	8005a9c <HAL_GetTick>
 800bb52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bb54:	e008      	b.n	800bb68 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bb56:	f7f9 ffa1 	bl	8005a9c <HAL_GetTick>
 800bb5a:	4602      	mov	r2, r0
 800bb5c:	693b      	ldr	r3, [r7, #16]
 800bb5e:	1ad3      	subs	r3, r2, r3
 800bb60:	2b64      	cmp	r3, #100	@ 0x64
 800bb62:	d901      	bls.n	800bb68 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800bb64:	2303      	movs	r3, #3
 800bb66:	e120      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bb68:	4b75      	ldr	r3, [pc, #468]	@ (800bd40 <HAL_RCC_OscConfig+0x4d0>)
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d0f0      	beq.n	800bb56 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	689b      	ldr	r3, [r3, #8]
 800bb78:	2b01      	cmp	r3, #1
 800bb7a:	d106      	bne.n	800bb8a <HAL_RCC_OscConfig+0x31a>
 800bb7c:	4b6f      	ldr	r3, [pc, #444]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bb7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb80:	4a6e      	ldr	r2, [pc, #440]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bb82:	f043 0301 	orr.w	r3, r3, #1
 800bb86:	6713      	str	r3, [r2, #112]	@ 0x70
 800bb88:	e02d      	b.n	800bbe6 <HAL_RCC_OscConfig+0x376>
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	689b      	ldr	r3, [r3, #8]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d10c      	bne.n	800bbac <HAL_RCC_OscConfig+0x33c>
 800bb92:	4b6a      	ldr	r3, [pc, #424]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bb94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb96:	4a69      	ldr	r2, [pc, #420]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bb98:	f023 0301 	bic.w	r3, r3, #1
 800bb9c:	6713      	str	r3, [r2, #112]	@ 0x70
 800bb9e:	4b67      	ldr	r3, [pc, #412]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bba2:	4a66      	ldr	r2, [pc, #408]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bba4:	f023 0304 	bic.w	r3, r3, #4
 800bba8:	6713      	str	r3, [r2, #112]	@ 0x70
 800bbaa:	e01c      	b.n	800bbe6 <HAL_RCC_OscConfig+0x376>
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	689b      	ldr	r3, [r3, #8]
 800bbb0:	2b05      	cmp	r3, #5
 800bbb2:	d10c      	bne.n	800bbce <HAL_RCC_OscConfig+0x35e>
 800bbb4:	4b61      	ldr	r3, [pc, #388]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bbb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bbb8:	4a60      	ldr	r2, [pc, #384]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bbba:	f043 0304 	orr.w	r3, r3, #4
 800bbbe:	6713      	str	r3, [r2, #112]	@ 0x70
 800bbc0:	4b5e      	ldr	r3, [pc, #376]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bbc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bbc4:	4a5d      	ldr	r2, [pc, #372]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bbc6:	f043 0301 	orr.w	r3, r3, #1
 800bbca:	6713      	str	r3, [r2, #112]	@ 0x70
 800bbcc:	e00b      	b.n	800bbe6 <HAL_RCC_OscConfig+0x376>
 800bbce:	4b5b      	ldr	r3, [pc, #364]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bbd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bbd2:	4a5a      	ldr	r2, [pc, #360]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bbd4:	f023 0301 	bic.w	r3, r3, #1
 800bbd8:	6713      	str	r3, [r2, #112]	@ 0x70
 800bbda:	4b58      	ldr	r3, [pc, #352]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bbdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bbde:	4a57      	ldr	r2, [pc, #348]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bbe0:	f023 0304 	bic.w	r3, r3, #4
 800bbe4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	689b      	ldr	r3, [r3, #8]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d015      	beq.n	800bc1a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bbee:	f7f9 ff55 	bl	8005a9c <HAL_GetTick>
 800bbf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bbf4:	e00a      	b.n	800bc0c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bbf6:	f7f9 ff51 	bl	8005a9c <HAL_GetTick>
 800bbfa:	4602      	mov	r2, r0
 800bbfc:	693b      	ldr	r3, [r7, #16]
 800bbfe:	1ad3      	subs	r3, r2, r3
 800bc00:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bc04:	4293      	cmp	r3, r2
 800bc06:	d901      	bls.n	800bc0c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800bc08:	2303      	movs	r3, #3
 800bc0a:	e0ce      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bc0c:	4b4b      	ldr	r3, [pc, #300]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bc0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc10:	f003 0302 	and.w	r3, r3, #2
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d0ee      	beq.n	800bbf6 <HAL_RCC_OscConfig+0x386>
 800bc18:	e014      	b.n	800bc44 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc1a:	f7f9 ff3f 	bl	8005a9c <HAL_GetTick>
 800bc1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bc20:	e00a      	b.n	800bc38 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bc22:	f7f9 ff3b 	bl	8005a9c <HAL_GetTick>
 800bc26:	4602      	mov	r2, r0
 800bc28:	693b      	ldr	r3, [r7, #16]
 800bc2a:	1ad3      	subs	r3, r2, r3
 800bc2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bc30:	4293      	cmp	r3, r2
 800bc32:	d901      	bls.n	800bc38 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800bc34:	2303      	movs	r3, #3
 800bc36:	e0b8      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bc38:	4b40      	ldr	r3, [pc, #256]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bc3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc3c:	f003 0302 	and.w	r3, r3, #2
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d1ee      	bne.n	800bc22 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800bc44:	7dfb      	ldrb	r3, [r7, #23]
 800bc46:	2b01      	cmp	r3, #1
 800bc48:	d105      	bne.n	800bc56 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bc4a:	4b3c      	ldr	r3, [pc, #240]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bc4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc4e:	4a3b      	ldr	r2, [pc, #236]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bc50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bc54:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	699b      	ldr	r3, [r3, #24]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	f000 80a4 	beq.w	800bda8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800bc60:	4b36      	ldr	r3, [pc, #216]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bc62:	689b      	ldr	r3, [r3, #8]
 800bc64:	f003 030c 	and.w	r3, r3, #12
 800bc68:	2b08      	cmp	r3, #8
 800bc6a:	d06b      	beq.n	800bd44 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	699b      	ldr	r3, [r3, #24]
 800bc70:	2b02      	cmp	r3, #2
 800bc72:	d149      	bne.n	800bd08 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bc74:	4b31      	ldr	r3, [pc, #196]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	4a30      	ldr	r2, [pc, #192]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bc7a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bc7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc80:	f7f9 ff0c 	bl	8005a9c <HAL_GetTick>
 800bc84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bc86:	e008      	b.n	800bc9a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bc88:	f7f9 ff08 	bl	8005a9c <HAL_GetTick>
 800bc8c:	4602      	mov	r2, r0
 800bc8e:	693b      	ldr	r3, [r7, #16]
 800bc90:	1ad3      	subs	r3, r2, r3
 800bc92:	2b02      	cmp	r3, #2
 800bc94:	d901      	bls.n	800bc9a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800bc96:	2303      	movs	r3, #3
 800bc98:	e087      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bc9a:	4b28      	ldr	r3, [pc, #160]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d1f0      	bne.n	800bc88 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	69da      	ldr	r2, [r3, #28]
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	6a1b      	ldr	r3, [r3, #32]
 800bcae:	431a      	orrs	r2, r3
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcb4:	019b      	lsls	r3, r3, #6
 800bcb6:	431a      	orrs	r2, r3
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcbc:	085b      	lsrs	r3, r3, #1
 800bcbe:	3b01      	subs	r3, #1
 800bcc0:	041b      	lsls	r3, r3, #16
 800bcc2:	431a      	orrs	r2, r3
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcc8:	061b      	lsls	r3, r3, #24
 800bcca:	4313      	orrs	r3, r2
 800bccc:	4a1b      	ldr	r2, [pc, #108]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bcce:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bcd2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800bcd4:	4b19      	ldr	r3, [pc, #100]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	4a18      	ldr	r2, [pc, #96]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bcda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bcde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bce0:	f7f9 fedc 	bl	8005a9c <HAL_GetTick>
 800bce4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bce6:	e008      	b.n	800bcfa <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bce8:	f7f9 fed8 	bl	8005a9c <HAL_GetTick>
 800bcec:	4602      	mov	r2, r0
 800bcee:	693b      	ldr	r3, [r7, #16]
 800bcf0:	1ad3      	subs	r3, r2, r3
 800bcf2:	2b02      	cmp	r3, #2
 800bcf4:	d901      	bls.n	800bcfa <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800bcf6:	2303      	movs	r3, #3
 800bcf8:	e057      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bcfa:	4b10      	ldr	r3, [pc, #64]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d0f0      	beq.n	800bce8 <HAL_RCC_OscConfig+0x478>
 800bd06:	e04f      	b.n	800bda8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bd08:	4b0c      	ldr	r3, [pc, #48]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	4a0b      	ldr	r2, [pc, #44]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bd0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bd12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd14:	f7f9 fec2 	bl	8005a9c <HAL_GetTick>
 800bd18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bd1a:	e008      	b.n	800bd2e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bd1c:	f7f9 febe 	bl	8005a9c <HAL_GetTick>
 800bd20:	4602      	mov	r2, r0
 800bd22:	693b      	ldr	r3, [r7, #16]
 800bd24:	1ad3      	subs	r3, r2, r3
 800bd26:	2b02      	cmp	r3, #2
 800bd28:	d901      	bls.n	800bd2e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800bd2a:	2303      	movs	r3, #3
 800bd2c:	e03d      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bd2e:	4b03      	ldr	r3, [pc, #12]	@ (800bd3c <HAL_RCC_OscConfig+0x4cc>)
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d1f0      	bne.n	800bd1c <HAL_RCC_OscConfig+0x4ac>
 800bd3a:	e035      	b.n	800bda8 <HAL_RCC_OscConfig+0x538>
 800bd3c:	40023800 	.word	0x40023800
 800bd40:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800bd44:	4b1b      	ldr	r3, [pc, #108]	@ (800bdb4 <HAL_RCC_OscConfig+0x544>)
 800bd46:	685b      	ldr	r3, [r3, #4]
 800bd48:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	699b      	ldr	r3, [r3, #24]
 800bd4e:	2b01      	cmp	r3, #1
 800bd50:	d028      	beq.n	800bda4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bd5c:	429a      	cmp	r2, r3
 800bd5e:	d121      	bne.n	800bda4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bd6a:	429a      	cmp	r2, r3
 800bd6c:	d11a      	bne.n	800bda4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800bd6e:	68fa      	ldr	r2, [r7, #12]
 800bd70:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800bd74:	4013      	ands	r3, r2
 800bd76:	687a      	ldr	r2, [r7, #4]
 800bd78:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800bd7a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800bd7c:	4293      	cmp	r3, r2
 800bd7e:	d111      	bne.n	800bda4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd8a:	085b      	lsrs	r3, r3, #1
 800bd8c:	3b01      	subs	r3, #1
 800bd8e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800bd90:	429a      	cmp	r2, r3
 800bd92:	d107      	bne.n	800bda4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd9e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800bda0:	429a      	cmp	r2, r3
 800bda2:	d001      	beq.n	800bda8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800bda4:	2301      	movs	r3, #1
 800bda6:	e000      	b.n	800bdaa <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800bda8:	2300      	movs	r3, #0
}
 800bdaa:	4618      	mov	r0, r3
 800bdac:	3718      	adds	r7, #24
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	bd80      	pop	{r7, pc}
 800bdb2:	bf00      	nop
 800bdb4:	40023800 	.word	0x40023800

0800bdb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	b084      	sub	sp, #16
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	6078      	str	r0, [r7, #4]
 800bdc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d101      	bne.n	800bdd0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800bdcc:	2301      	movs	r3, #1
 800bdce:	e0d0      	b.n	800bf72 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bdd0:	4b6a      	ldr	r3, [pc, #424]	@ (800bf7c <HAL_RCC_ClockConfig+0x1c4>)
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	f003 030f 	and.w	r3, r3, #15
 800bdd8:	683a      	ldr	r2, [r7, #0]
 800bdda:	429a      	cmp	r2, r3
 800bddc:	d910      	bls.n	800be00 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bdde:	4b67      	ldr	r3, [pc, #412]	@ (800bf7c <HAL_RCC_ClockConfig+0x1c4>)
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	f023 020f 	bic.w	r2, r3, #15
 800bde6:	4965      	ldr	r1, [pc, #404]	@ (800bf7c <HAL_RCC_ClockConfig+0x1c4>)
 800bde8:	683b      	ldr	r3, [r7, #0]
 800bdea:	4313      	orrs	r3, r2
 800bdec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bdee:	4b63      	ldr	r3, [pc, #396]	@ (800bf7c <HAL_RCC_ClockConfig+0x1c4>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	f003 030f 	and.w	r3, r3, #15
 800bdf6:	683a      	ldr	r2, [r7, #0]
 800bdf8:	429a      	cmp	r2, r3
 800bdfa:	d001      	beq.n	800be00 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	e0b8      	b.n	800bf72 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	f003 0302 	and.w	r3, r3, #2
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d020      	beq.n	800be4e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	f003 0304 	and.w	r3, r3, #4
 800be14:	2b00      	cmp	r3, #0
 800be16:	d005      	beq.n	800be24 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800be18:	4b59      	ldr	r3, [pc, #356]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800be1a:	689b      	ldr	r3, [r3, #8]
 800be1c:	4a58      	ldr	r2, [pc, #352]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800be1e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800be22:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	f003 0308 	and.w	r3, r3, #8
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d005      	beq.n	800be3c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800be30:	4b53      	ldr	r3, [pc, #332]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800be32:	689b      	ldr	r3, [r3, #8]
 800be34:	4a52      	ldr	r2, [pc, #328]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800be36:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800be3a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800be3c:	4b50      	ldr	r3, [pc, #320]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800be3e:	689b      	ldr	r3, [r3, #8]
 800be40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	689b      	ldr	r3, [r3, #8]
 800be48:	494d      	ldr	r1, [pc, #308]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800be4a:	4313      	orrs	r3, r2
 800be4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	f003 0301 	and.w	r3, r3, #1
 800be56:	2b00      	cmp	r3, #0
 800be58:	d040      	beq.n	800bedc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	685b      	ldr	r3, [r3, #4]
 800be5e:	2b01      	cmp	r3, #1
 800be60:	d107      	bne.n	800be72 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800be62:	4b47      	ldr	r3, [pc, #284]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d115      	bne.n	800be9a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800be6e:	2301      	movs	r3, #1
 800be70:	e07f      	b.n	800bf72 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	685b      	ldr	r3, [r3, #4]
 800be76:	2b02      	cmp	r3, #2
 800be78:	d107      	bne.n	800be8a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800be7a:	4b41      	ldr	r3, [pc, #260]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800be82:	2b00      	cmp	r3, #0
 800be84:	d109      	bne.n	800be9a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800be86:	2301      	movs	r3, #1
 800be88:	e073      	b.n	800bf72 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800be8a:	4b3d      	ldr	r3, [pc, #244]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	f003 0302 	and.w	r3, r3, #2
 800be92:	2b00      	cmp	r3, #0
 800be94:	d101      	bne.n	800be9a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800be96:	2301      	movs	r3, #1
 800be98:	e06b      	b.n	800bf72 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800be9a:	4b39      	ldr	r3, [pc, #228]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800be9c:	689b      	ldr	r3, [r3, #8]
 800be9e:	f023 0203 	bic.w	r2, r3, #3
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	685b      	ldr	r3, [r3, #4]
 800bea6:	4936      	ldr	r1, [pc, #216]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800bea8:	4313      	orrs	r3, r2
 800beaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800beac:	f7f9 fdf6 	bl	8005a9c <HAL_GetTick>
 800beb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800beb2:	e00a      	b.n	800beca <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800beb4:	f7f9 fdf2 	bl	8005a9c <HAL_GetTick>
 800beb8:	4602      	mov	r2, r0
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	1ad3      	subs	r3, r2, r3
 800bebe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bec2:	4293      	cmp	r3, r2
 800bec4:	d901      	bls.n	800beca <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800bec6:	2303      	movs	r3, #3
 800bec8:	e053      	b.n	800bf72 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800beca:	4b2d      	ldr	r3, [pc, #180]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800becc:	689b      	ldr	r3, [r3, #8]
 800bece:	f003 020c 	and.w	r2, r3, #12
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	685b      	ldr	r3, [r3, #4]
 800bed6:	009b      	lsls	r3, r3, #2
 800bed8:	429a      	cmp	r2, r3
 800beda:	d1eb      	bne.n	800beb4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bedc:	4b27      	ldr	r3, [pc, #156]	@ (800bf7c <HAL_RCC_ClockConfig+0x1c4>)
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	f003 030f 	and.w	r3, r3, #15
 800bee4:	683a      	ldr	r2, [r7, #0]
 800bee6:	429a      	cmp	r2, r3
 800bee8:	d210      	bcs.n	800bf0c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800beea:	4b24      	ldr	r3, [pc, #144]	@ (800bf7c <HAL_RCC_ClockConfig+0x1c4>)
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	f023 020f 	bic.w	r2, r3, #15
 800bef2:	4922      	ldr	r1, [pc, #136]	@ (800bf7c <HAL_RCC_ClockConfig+0x1c4>)
 800bef4:	683b      	ldr	r3, [r7, #0]
 800bef6:	4313      	orrs	r3, r2
 800bef8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800befa:	4b20      	ldr	r3, [pc, #128]	@ (800bf7c <HAL_RCC_ClockConfig+0x1c4>)
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	f003 030f 	and.w	r3, r3, #15
 800bf02:	683a      	ldr	r2, [r7, #0]
 800bf04:	429a      	cmp	r2, r3
 800bf06:	d001      	beq.n	800bf0c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800bf08:	2301      	movs	r3, #1
 800bf0a:	e032      	b.n	800bf72 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	f003 0304 	and.w	r3, r3, #4
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d008      	beq.n	800bf2a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bf18:	4b19      	ldr	r3, [pc, #100]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800bf1a:	689b      	ldr	r3, [r3, #8]
 800bf1c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	68db      	ldr	r3, [r3, #12]
 800bf24:	4916      	ldr	r1, [pc, #88]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800bf26:	4313      	orrs	r3, r2
 800bf28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f003 0308 	and.w	r3, r3, #8
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d009      	beq.n	800bf4a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800bf36:	4b12      	ldr	r3, [pc, #72]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800bf38:	689b      	ldr	r3, [r3, #8]
 800bf3a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	691b      	ldr	r3, [r3, #16]
 800bf42:	00db      	lsls	r3, r3, #3
 800bf44:	490e      	ldr	r1, [pc, #56]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800bf46:	4313      	orrs	r3, r2
 800bf48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800bf4a:	f000 f821 	bl	800bf90 <HAL_RCC_GetSysClockFreq>
 800bf4e:	4602      	mov	r2, r0
 800bf50:	4b0b      	ldr	r3, [pc, #44]	@ (800bf80 <HAL_RCC_ClockConfig+0x1c8>)
 800bf52:	689b      	ldr	r3, [r3, #8]
 800bf54:	091b      	lsrs	r3, r3, #4
 800bf56:	f003 030f 	and.w	r3, r3, #15
 800bf5a:	490a      	ldr	r1, [pc, #40]	@ (800bf84 <HAL_RCC_ClockConfig+0x1cc>)
 800bf5c:	5ccb      	ldrb	r3, [r1, r3]
 800bf5e:	fa22 f303 	lsr.w	r3, r2, r3
 800bf62:	4a09      	ldr	r2, [pc, #36]	@ (800bf88 <HAL_RCC_ClockConfig+0x1d0>)
 800bf64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800bf66:	4b09      	ldr	r3, [pc, #36]	@ (800bf8c <HAL_RCC_ClockConfig+0x1d4>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	f7f7 f992 	bl	8003294 <HAL_InitTick>

  return HAL_OK;
 800bf70:	2300      	movs	r3, #0
}
 800bf72:	4618      	mov	r0, r3
 800bf74:	3710      	adds	r7, #16
 800bf76:	46bd      	mov	sp, r7
 800bf78:	bd80      	pop	{r7, pc}
 800bf7a:	bf00      	nop
 800bf7c:	40023c00 	.word	0x40023c00
 800bf80:	40023800 	.word	0x40023800
 800bf84:	08018928 	.word	0x08018928
 800bf88:	20012000 	.word	0x20012000
 800bf8c:	20012038 	.word	0x20012038

0800bf90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bf90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bf94:	b090      	sub	sp, #64	@ 0x40
 800bf96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800bf98:	2300      	movs	r3, #0
 800bf9a:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bfa8:	4b59      	ldr	r3, [pc, #356]	@ (800c110 <HAL_RCC_GetSysClockFreq+0x180>)
 800bfaa:	689b      	ldr	r3, [r3, #8]
 800bfac:	f003 030c 	and.w	r3, r3, #12
 800bfb0:	2b08      	cmp	r3, #8
 800bfb2:	d00d      	beq.n	800bfd0 <HAL_RCC_GetSysClockFreq+0x40>
 800bfb4:	2b08      	cmp	r3, #8
 800bfb6:	f200 80a1 	bhi.w	800c0fc <HAL_RCC_GetSysClockFreq+0x16c>
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d002      	beq.n	800bfc4 <HAL_RCC_GetSysClockFreq+0x34>
 800bfbe:	2b04      	cmp	r3, #4
 800bfc0:	d003      	beq.n	800bfca <HAL_RCC_GetSysClockFreq+0x3a>
 800bfc2:	e09b      	b.n	800c0fc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800bfc4:	4b53      	ldr	r3, [pc, #332]	@ (800c114 <HAL_RCC_GetSysClockFreq+0x184>)
 800bfc6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bfc8:	e09b      	b.n	800c102 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800bfca:	4b53      	ldr	r3, [pc, #332]	@ (800c118 <HAL_RCC_GetSysClockFreq+0x188>)
 800bfcc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bfce:	e098      	b.n	800c102 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bfd0:	4b4f      	ldr	r3, [pc, #316]	@ (800c110 <HAL_RCC_GetSysClockFreq+0x180>)
 800bfd2:	685b      	ldr	r3, [r3, #4]
 800bfd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bfd8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800bfda:	4b4d      	ldr	r3, [pc, #308]	@ (800c110 <HAL_RCC_GetSysClockFreq+0x180>)
 800bfdc:	685b      	ldr	r3, [r3, #4]
 800bfde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d028      	beq.n	800c038 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bfe6:	4b4a      	ldr	r3, [pc, #296]	@ (800c110 <HAL_RCC_GetSysClockFreq+0x180>)
 800bfe8:	685b      	ldr	r3, [r3, #4]
 800bfea:	099b      	lsrs	r3, r3, #6
 800bfec:	2200      	movs	r2, #0
 800bfee:	623b      	str	r3, [r7, #32]
 800bff0:	627a      	str	r2, [r7, #36]	@ 0x24
 800bff2:	6a3b      	ldr	r3, [r7, #32]
 800bff4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800bff8:	2100      	movs	r1, #0
 800bffa:	4b47      	ldr	r3, [pc, #284]	@ (800c118 <HAL_RCC_GetSysClockFreq+0x188>)
 800bffc:	fb03 f201 	mul.w	r2, r3, r1
 800c000:	2300      	movs	r3, #0
 800c002:	fb00 f303 	mul.w	r3, r0, r3
 800c006:	4413      	add	r3, r2
 800c008:	4a43      	ldr	r2, [pc, #268]	@ (800c118 <HAL_RCC_GetSysClockFreq+0x188>)
 800c00a:	fba0 1202 	umull	r1, r2, r0, r2
 800c00e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c010:	460a      	mov	r2, r1
 800c012:	62ba      	str	r2, [r7, #40]	@ 0x28
 800c014:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c016:	4413      	add	r3, r2
 800c018:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c01a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c01c:	2200      	movs	r2, #0
 800c01e:	61bb      	str	r3, [r7, #24]
 800c020:	61fa      	str	r2, [r7, #28]
 800c022:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c026:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800c02a:	f7f4 f8f1 	bl	8000210 <__aeabi_uldivmod>
 800c02e:	4602      	mov	r2, r0
 800c030:	460b      	mov	r3, r1
 800c032:	4613      	mov	r3, r2
 800c034:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c036:	e053      	b.n	800c0e0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c038:	4b35      	ldr	r3, [pc, #212]	@ (800c110 <HAL_RCC_GetSysClockFreq+0x180>)
 800c03a:	685b      	ldr	r3, [r3, #4]
 800c03c:	099b      	lsrs	r3, r3, #6
 800c03e:	2200      	movs	r2, #0
 800c040:	613b      	str	r3, [r7, #16]
 800c042:	617a      	str	r2, [r7, #20]
 800c044:	693b      	ldr	r3, [r7, #16]
 800c046:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800c04a:	f04f 0b00 	mov.w	fp, #0
 800c04e:	4652      	mov	r2, sl
 800c050:	465b      	mov	r3, fp
 800c052:	f04f 0000 	mov.w	r0, #0
 800c056:	f04f 0100 	mov.w	r1, #0
 800c05a:	0159      	lsls	r1, r3, #5
 800c05c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800c060:	0150      	lsls	r0, r2, #5
 800c062:	4602      	mov	r2, r0
 800c064:	460b      	mov	r3, r1
 800c066:	ebb2 080a 	subs.w	r8, r2, sl
 800c06a:	eb63 090b 	sbc.w	r9, r3, fp
 800c06e:	f04f 0200 	mov.w	r2, #0
 800c072:	f04f 0300 	mov.w	r3, #0
 800c076:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800c07a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800c07e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800c082:	ebb2 0408 	subs.w	r4, r2, r8
 800c086:	eb63 0509 	sbc.w	r5, r3, r9
 800c08a:	f04f 0200 	mov.w	r2, #0
 800c08e:	f04f 0300 	mov.w	r3, #0
 800c092:	00eb      	lsls	r3, r5, #3
 800c094:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c098:	00e2      	lsls	r2, r4, #3
 800c09a:	4614      	mov	r4, r2
 800c09c:	461d      	mov	r5, r3
 800c09e:	eb14 030a 	adds.w	r3, r4, sl
 800c0a2:	603b      	str	r3, [r7, #0]
 800c0a4:	eb45 030b 	adc.w	r3, r5, fp
 800c0a8:	607b      	str	r3, [r7, #4]
 800c0aa:	f04f 0200 	mov.w	r2, #0
 800c0ae:	f04f 0300 	mov.w	r3, #0
 800c0b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 800c0b6:	4629      	mov	r1, r5
 800c0b8:	028b      	lsls	r3, r1, #10
 800c0ba:	4621      	mov	r1, r4
 800c0bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800c0c0:	4621      	mov	r1, r4
 800c0c2:	028a      	lsls	r2, r1, #10
 800c0c4:	4610      	mov	r0, r2
 800c0c6:	4619      	mov	r1, r3
 800c0c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	60bb      	str	r3, [r7, #8]
 800c0ce:	60fa      	str	r2, [r7, #12]
 800c0d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c0d4:	f7f4 f89c 	bl	8000210 <__aeabi_uldivmod>
 800c0d8:	4602      	mov	r2, r0
 800c0da:	460b      	mov	r3, r1
 800c0dc:	4613      	mov	r3, r2
 800c0de:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800c0e0:	4b0b      	ldr	r3, [pc, #44]	@ (800c110 <HAL_RCC_GetSysClockFreq+0x180>)
 800c0e2:	685b      	ldr	r3, [r3, #4]
 800c0e4:	0c1b      	lsrs	r3, r3, #16
 800c0e6:	f003 0303 	and.w	r3, r3, #3
 800c0ea:	3301      	adds	r3, #1
 800c0ec:	005b      	lsls	r3, r3, #1
 800c0ee:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800c0f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800c0fa:	e002      	b.n	800c102 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c0fc:	4b05      	ldr	r3, [pc, #20]	@ (800c114 <HAL_RCC_GetSysClockFreq+0x184>)
 800c0fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800c100:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800c104:	4618      	mov	r0, r3
 800c106:	3740      	adds	r7, #64	@ 0x40
 800c108:	46bd      	mov	sp, r7
 800c10a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c10e:	bf00      	nop
 800c110:	40023800 	.word	0x40023800
 800c114:	00f42400 	.word	0x00f42400
 800c118:	017d7840 	.word	0x017d7840

0800c11c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c11c:	b480      	push	{r7}
 800c11e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c120:	4b03      	ldr	r3, [pc, #12]	@ (800c130 <HAL_RCC_GetHCLKFreq+0x14>)
 800c122:	681b      	ldr	r3, [r3, #0]
}
 800c124:	4618      	mov	r0, r3
 800c126:	46bd      	mov	sp, r7
 800c128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12c:	4770      	bx	lr
 800c12e:	bf00      	nop
 800c130:	20012000 	.word	0x20012000

0800c134 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800c138:	f7ff fff0 	bl	800c11c <HAL_RCC_GetHCLKFreq>
 800c13c:	4602      	mov	r2, r0
 800c13e:	4b05      	ldr	r3, [pc, #20]	@ (800c154 <HAL_RCC_GetPCLK1Freq+0x20>)
 800c140:	689b      	ldr	r3, [r3, #8]
 800c142:	0a9b      	lsrs	r3, r3, #10
 800c144:	f003 0307 	and.w	r3, r3, #7
 800c148:	4903      	ldr	r1, [pc, #12]	@ (800c158 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c14a:	5ccb      	ldrb	r3, [r1, r3]
 800c14c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c150:	4618      	mov	r0, r3
 800c152:	bd80      	pop	{r7, pc}
 800c154:	40023800 	.word	0x40023800
 800c158:	08018938 	.word	0x08018938

0800c15c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800c160:	f7ff ffdc 	bl	800c11c <HAL_RCC_GetHCLKFreq>
 800c164:	4602      	mov	r2, r0
 800c166:	4b05      	ldr	r3, [pc, #20]	@ (800c17c <HAL_RCC_GetPCLK2Freq+0x20>)
 800c168:	689b      	ldr	r3, [r3, #8]
 800c16a:	0b5b      	lsrs	r3, r3, #13
 800c16c:	f003 0307 	and.w	r3, r3, #7
 800c170:	4903      	ldr	r1, [pc, #12]	@ (800c180 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c172:	5ccb      	ldrb	r3, [r1, r3]
 800c174:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c178:	4618      	mov	r0, r3
 800c17a:	bd80      	pop	{r7, pc}
 800c17c:	40023800 	.word	0x40023800
 800c180:	08018938 	.word	0x08018938

0800c184 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c184:	b480      	push	{r7}
 800c186:	b083      	sub	sp, #12
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
 800c18c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	220f      	movs	r2, #15
 800c192:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800c194:	4b12      	ldr	r3, [pc, #72]	@ (800c1e0 <HAL_RCC_GetClockConfig+0x5c>)
 800c196:	689b      	ldr	r3, [r3, #8]
 800c198:	f003 0203 	and.w	r2, r3, #3
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800c1a0:	4b0f      	ldr	r3, [pc, #60]	@ (800c1e0 <HAL_RCC_GetClockConfig+0x5c>)
 800c1a2:	689b      	ldr	r3, [r3, #8]
 800c1a4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800c1ac:	4b0c      	ldr	r3, [pc, #48]	@ (800c1e0 <HAL_RCC_GetClockConfig+0x5c>)
 800c1ae:	689b      	ldr	r3, [r3, #8]
 800c1b0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800c1b8:	4b09      	ldr	r3, [pc, #36]	@ (800c1e0 <HAL_RCC_GetClockConfig+0x5c>)
 800c1ba:	689b      	ldr	r3, [r3, #8]
 800c1bc:	08db      	lsrs	r3, r3, #3
 800c1be:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800c1c6:	4b07      	ldr	r3, [pc, #28]	@ (800c1e4 <HAL_RCC_GetClockConfig+0x60>)
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f003 020f 	and.w	r2, r3, #15
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	601a      	str	r2, [r3, #0]
}
 800c1d2:	bf00      	nop
 800c1d4:	370c      	adds	r7, #12
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1dc:	4770      	bx	lr
 800c1de:	bf00      	nop
 800c1e0:	40023800 	.word	0x40023800
 800c1e4:	40023c00 	.word	0x40023c00

0800c1e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b088      	sub	sp, #32
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800c200:	2300      	movs	r3, #0
 800c202:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	f003 0301 	and.w	r3, r3, #1
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d012      	beq.n	800c236 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c210:	4b69      	ldr	r3, [pc, #420]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c212:	689b      	ldr	r3, [r3, #8]
 800c214:	4a68      	ldr	r2, [pc, #416]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c216:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c21a:	6093      	str	r3, [r2, #8]
 800c21c:	4b66      	ldr	r3, [pc, #408]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c21e:	689a      	ldr	r2, [r3, #8]
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c224:	4964      	ldr	r1, [pc, #400]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c226:	4313      	orrs	r3, r2
 800c228:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d101      	bne.n	800c236 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800c232:	2301      	movs	r3, #1
 800c234:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d017      	beq.n	800c272 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c242:	4b5d      	ldr	r3, [pc, #372]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c244:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c248:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c250:	4959      	ldr	r1, [pc, #356]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c252:	4313      	orrs	r3, r2
 800c254:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c25c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c260:	d101      	bne.n	800c266 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800c262:	2301      	movs	r3, #1
 800c264:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d101      	bne.n	800c272 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800c26e:	2301      	movs	r3, #1
 800c270:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d017      	beq.n	800c2ae <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800c27e:	4b4e      	ldr	r3, [pc, #312]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c280:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c284:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c28c:	494a      	ldr	r1, [pc, #296]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c28e:	4313      	orrs	r3, r2
 800c290:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c298:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c29c:	d101      	bne.n	800c2a2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800c29e:	2301      	movs	r3, #1
 800c2a0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d101      	bne.n	800c2ae <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800c2aa:	2301      	movs	r3, #1
 800c2ac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d001      	beq.n	800c2be <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800c2ba:	2301      	movs	r3, #1
 800c2bc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	f003 0320 	and.w	r3, r3, #32
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	f000 808b 	beq.w	800c3e2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800c2cc:	4b3a      	ldr	r3, [pc, #232]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c2ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c2d0:	4a39      	ldr	r2, [pc, #228]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c2d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c2d6:	6413      	str	r3, [r2, #64]	@ 0x40
 800c2d8:	4b37      	ldr	r3, [pc, #220]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c2da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c2dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c2e0:	60bb      	str	r3, [r7, #8]
 800c2e2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800c2e4:	4b35      	ldr	r3, [pc, #212]	@ (800c3bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	4a34      	ldr	r2, [pc, #208]	@ (800c3bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800c2ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c2ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c2f0:	f7f9 fbd4 	bl	8005a9c <HAL_GetTick>
 800c2f4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800c2f6:	e008      	b.n	800c30a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c2f8:	f7f9 fbd0 	bl	8005a9c <HAL_GetTick>
 800c2fc:	4602      	mov	r2, r0
 800c2fe:	697b      	ldr	r3, [r7, #20]
 800c300:	1ad3      	subs	r3, r2, r3
 800c302:	2b64      	cmp	r3, #100	@ 0x64
 800c304:	d901      	bls.n	800c30a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800c306:	2303      	movs	r3, #3
 800c308:	e357      	b.n	800c9ba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800c30a:	4b2c      	ldr	r3, [pc, #176]	@ (800c3bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c312:	2b00      	cmp	r3, #0
 800c314:	d0f0      	beq.n	800c2f8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c316:	4b28      	ldr	r3, [pc, #160]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c318:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c31a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c31e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c320:	693b      	ldr	r3, [r7, #16]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d035      	beq.n	800c392 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c32a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c32e:	693a      	ldr	r2, [r7, #16]
 800c330:	429a      	cmp	r2, r3
 800c332:	d02e      	beq.n	800c392 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c334:	4b20      	ldr	r3, [pc, #128]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c336:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c338:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c33c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c33e:	4b1e      	ldr	r3, [pc, #120]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c342:	4a1d      	ldr	r2, [pc, #116]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c344:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c348:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c34a:	4b1b      	ldr	r3, [pc, #108]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c34c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c34e:	4a1a      	ldr	r2, [pc, #104]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c350:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c354:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800c356:	4a18      	ldr	r2, [pc, #96]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800c35c:	4b16      	ldr	r3, [pc, #88]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c35e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c360:	f003 0301 	and.w	r3, r3, #1
 800c364:	2b01      	cmp	r3, #1
 800c366:	d114      	bne.n	800c392 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c368:	f7f9 fb98 	bl	8005a9c <HAL_GetTick>
 800c36c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c36e:	e00a      	b.n	800c386 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c370:	f7f9 fb94 	bl	8005a9c <HAL_GetTick>
 800c374:	4602      	mov	r2, r0
 800c376:	697b      	ldr	r3, [r7, #20]
 800c378:	1ad3      	subs	r3, r2, r3
 800c37a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c37e:	4293      	cmp	r3, r2
 800c380:	d901      	bls.n	800c386 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800c382:	2303      	movs	r3, #3
 800c384:	e319      	b.n	800c9ba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c386:	4b0c      	ldr	r3, [pc, #48]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c388:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c38a:	f003 0302 	and.w	r3, r3, #2
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d0ee      	beq.n	800c370 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c396:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c39a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c39e:	d111      	bne.n	800c3c4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800c3a0:	4b05      	ldr	r3, [pc, #20]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c3a2:	689b      	ldr	r3, [r3, #8]
 800c3a4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800c3ac:	4b04      	ldr	r3, [pc, #16]	@ (800c3c0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800c3ae:	400b      	ands	r3, r1
 800c3b0:	4901      	ldr	r1, [pc, #4]	@ (800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c3b2:	4313      	orrs	r3, r2
 800c3b4:	608b      	str	r3, [r1, #8]
 800c3b6:	e00b      	b.n	800c3d0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800c3b8:	40023800 	.word	0x40023800
 800c3bc:	40007000 	.word	0x40007000
 800c3c0:	0ffffcff 	.word	0x0ffffcff
 800c3c4:	4baa      	ldr	r3, [pc, #680]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c3c6:	689b      	ldr	r3, [r3, #8]
 800c3c8:	4aa9      	ldr	r2, [pc, #676]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c3ca:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800c3ce:	6093      	str	r3, [r2, #8]
 800c3d0:	4ba7      	ldr	r3, [pc, #668]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c3d2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c3dc:	49a4      	ldr	r1, [pc, #656]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c3de:	4313      	orrs	r3, r2
 800c3e0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	f003 0310 	and.w	r3, r3, #16
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d010      	beq.n	800c410 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c3ee:	4ba0      	ldr	r3, [pc, #640]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c3f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c3f4:	4a9e      	ldr	r2, [pc, #632]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c3f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c3fa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800c3fe:	4b9c      	ldr	r3, [pc, #624]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c400:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c408:	4999      	ldr	r1, [pc, #612]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c40a:	4313      	orrs	r3, r2
 800c40c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d00a      	beq.n	800c432 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c41c:	4b94      	ldr	r3, [pc, #592]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c41e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c422:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c42a:	4991      	ldr	r1, [pc, #580]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c42c:	4313      	orrs	r3, r2
 800c42e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d00a      	beq.n	800c454 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c43e:	4b8c      	ldr	r3, [pc, #560]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c440:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c444:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c44c:	4988      	ldr	r1, [pc, #544]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c44e:	4313      	orrs	r3, r2
 800c450:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d00a      	beq.n	800c476 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c460:	4b83      	ldr	r3, [pc, #524]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c466:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c46e:	4980      	ldr	r1, [pc, #512]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c470:	4313      	orrs	r3, r2
 800c472:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d00a      	beq.n	800c498 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c482:	4b7b      	ldr	r3, [pc, #492]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c484:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c488:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c490:	4977      	ldr	r1, [pc, #476]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c492:	4313      	orrs	r3, r2
 800c494:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d00a      	beq.n	800c4ba <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c4a4:	4b72      	ldr	r3, [pc, #456]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c4a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4aa:	f023 0203 	bic.w	r2, r3, #3
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c4b2:	496f      	ldr	r1, [pc, #444]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c4b4:	4313      	orrs	r3, r2
 800c4b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d00a      	beq.n	800c4dc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c4c6:	4b6a      	ldr	r3, [pc, #424]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c4c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4cc:	f023 020c 	bic.w	r2, r3, #12
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c4d4:	4966      	ldr	r1, [pc, #408]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c4d6:	4313      	orrs	r3, r2
 800c4d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d00a      	beq.n	800c4fe <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c4e8:	4b61      	ldr	r3, [pc, #388]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c4ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4ee:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c4f6:	495e      	ldr	r1, [pc, #376]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c4f8:	4313      	orrs	r3, r2
 800c4fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c506:	2b00      	cmp	r3, #0
 800c508:	d00a      	beq.n	800c520 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c50a:	4b59      	ldr	r3, [pc, #356]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c50c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c510:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c518:	4955      	ldr	r1, [pc, #340]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c51a:	4313      	orrs	r3, r2
 800c51c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d00a      	beq.n	800c542 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800c52c:	4b50      	ldr	r3, [pc, #320]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c52e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c532:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c53a:	494d      	ldr	r1, [pc, #308]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c53c:	4313      	orrs	r3, r2
 800c53e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d00a      	beq.n	800c564 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800c54e:	4b48      	ldr	r3, [pc, #288]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c550:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c554:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c55c:	4944      	ldr	r1, [pc, #272]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c55e:	4313      	orrs	r3, r2
 800c560:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d00a      	beq.n	800c586 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800c570:	4b3f      	ldr	r3, [pc, #252]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c576:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c57e:	493c      	ldr	r1, [pc, #240]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c580:	4313      	orrs	r3, r2
 800c582:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d00a      	beq.n	800c5a8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800c592:	4b37      	ldr	r3, [pc, #220]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c594:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c598:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c5a0:	4933      	ldr	r1, [pc, #204]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c5a2:	4313      	orrs	r3, r2
 800c5a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d00a      	beq.n	800c5ca <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c5b4:	4b2e      	ldr	r3, [pc, #184]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c5b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5ba:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c5c2:	492b      	ldr	r1, [pc, #172]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c5c4:	4313      	orrs	r3, r2
 800c5c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d011      	beq.n	800c5fa <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c5d6:	4b26      	ldr	r3, [pc, #152]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c5d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5dc:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c5e4:	4922      	ldr	r1, [pc, #136]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c5e6:	4313      	orrs	r3, r2
 800c5e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c5f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c5f4:	d101      	bne.n	800c5fa <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800c5f6:	2301      	movs	r3, #1
 800c5f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	f003 0308 	and.w	r3, r3, #8
 800c602:	2b00      	cmp	r3, #0
 800c604:	d001      	beq.n	800c60a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800c606:	2301      	movs	r3, #1
 800c608:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c612:	2b00      	cmp	r3, #0
 800c614:	d00a      	beq.n	800c62c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c616:	4b16      	ldr	r3, [pc, #88]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c618:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c61c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c624:	4912      	ldr	r1, [pc, #72]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c626:	4313      	orrs	r3, r2
 800c628:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c634:	2b00      	cmp	r3, #0
 800c636:	d00b      	beq.n	800c650 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800c638:	4b0d      	ldr	r3, [pc, #52]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c63a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c63e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c648:	4909      	ldr	r1, [pc, #36]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c64a:	4313      	orrs	r3, r2
 800c64c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800c650:	69fb      	ldr	r3, [r7, #28]
 800c652:	2b01      	cmp	r3, #1
 800c654:	d006      	beq.n	800c664 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c65e:	2b00      	cmp	r3, #0
 800c660:	f000 80d9 	beq.w	800c816 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c664:	4b02      	ldr	r3, [pc, #8]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	4a01      	ldr	r2, [pc, #4]	@ (800c670 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c66a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c66e:	e001      	b.n	800c674 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800c670:	40023800 	.word	0x40023800
 800c674:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c676:	f7f9 fa11 	bl	8005a9c <HAL_GetTick>
 800c67a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c67c:	e008      	b.n	800c690 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800c67e:	f7f9 fa0d 	bl	8005a9c <HAL_GetTick>
 800c682:	4602      	mov	r2, r0
 800c684:	697b      	ldr	r3, [r7, #20]
 800c686:	1ad3      	subs	r3, r2, r3
 800c688:	2b64      	cmp	r3, #100	@ 0x64
 800c68a:	d901      	bls.n	800c690 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c68c:	2303      	movs	r3, #3
 800c68e:	e194      	b.n	800c9ba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c690:	4b6c      	ldr	r3, [pc, #432]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d1f0      	bne.n	800c67e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	f003 0301 	and.w	r3, r3, #1
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d021      	beq.n	800c6ec <HAL_RCCEx_PeriphCLKConfig+0x504>
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d11d      	bne.n	800c6ec <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c6b0:	4b64      	ldr	r3, [pc, #400]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c6b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c6b6:	0c1b      	lsrs	r3, r3, #16
 800c6b8:	f003 0303 	and.w	r3, r3, #3
 800c6bc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c6be:	4b61      	ldr	r3, [pc, #388]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c6c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c6c4:	0e1b      	lsrs	r3, r3, #24
 800c6c6:	f003 030f 	and.w	r3, r3, #15
 800c6ca:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	685b      	ldr	r3, [r3, #4]
 800c6d0:	019a      	lsls	r2, r3, #6
 800c6d2:	693b      	ldr	r3, [r7, #16]
 800c6d4:	041b      	lsls	r3, r3, #16
 800c6d6:	431a      	orrs	r2, r3
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	061b      	lsls	r3, r3, #24
 800c6dc:	431a      	orrs	r2, r3
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	689b      	ldr	r3, [r3, #8]
 800c6e2:	071b      	lsls	r3, r3, #28
 800c6e4:	4957      	ldr	r1, [pc, #348]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c6e6:	4313      	orrs	r3, r2
 800c6e8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d004      	beq.n	800c702 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c6fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c700:	d00a      	beq.n	800c718 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d02e      	beq.n	800c76c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c712:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c716:	d129      	bne.n	800c76c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c718:	4b4a      	ldr	r3, [pc, #296]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c71a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c71e:	0c1b      	lsrs	r3, r3, #16
 800c720:	f003 0303 	and.w	r3, r3, #3
 800c724:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c726:	4b47      	ldr	r3, [pc, #284]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c728:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c72c:	0f1b      	lsrs	r3, r3, #28
 800c72e:	f003 0307 	and.w	r3, r3, #7
 800c732:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	685b      	ldr	r3, [r3, #4]
 800c738:	019a      	lsls	r2, r3, #6
 800c73a:	693b      	ldr	r3, [r7, #16]
 800c73c:	041b      	lsls	r3, r3, #16
 800c73e:	431a      	orrs	r2, r3
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	68db      	ldr	r3, [r3, #12]
 800c744:	061b      	lsls	r3, r3, #24
 800c746:	431a      	orrs	r2, r3
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	071b      	lsls	r3, r3, #28
 800c74c:	493d      	ldr	r1, [pc, #244]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c74e:	4313      	orrs	r3, r2
 800c750:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800c754:	4b3b      	ldr	r3, [pc, #236]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c756:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c75a:	f023 021f 	bic.w	r2, r3, #31
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c762:	3b01      	subs	r3, #1
 800c764:	4937      	ldr	r1, [pc, #220]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c766:	4313      	orrs	r3, r2
 800c768:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c774:	2b00      	cmp	r3, #0
 800c776:	d01d      	beq.n	800c7b4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c778:	4b32      	ldr	r3, [pc, #200]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c77a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c77e:	0e1b      	lsrs	r3, r3, #24
 800c780:	f003 030f 	and.w	r3, r3, #15
 800c784:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c786:	4b2f      	ldr	r3, [pc, #188]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c788:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c78c:	0f1b      	lsrs	r3, r3, #28
 800c78e:	f003 0307 	and.w	r3, r3, #7
 800c792:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	685b      	ldr	r3, [r3, #4]
 800c798:	019a      	lsls	r2, r3, #6
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	691b      	ldr	r3, [r3, #16]
 800c79e:	041b      	lsls	r3, r3, #16
 800c7a0:	431a      	orrs	r2, r3
 800c7a2:	693b      	ldr	r3, [r7, #16]
 800c7a4:	061b      	lsls	r3, r3, #24
 800c7a6:	431a      	orrs	r2, r3
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	071b      	lsls	r3, r3, #28
 800c7ac:	4925      	ldr	r1, [pc, #148]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c7ae:	4313      	orrs	r3, r2
 800c7b0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d011      	beq.n	800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	685b      	ldr	r3, [r3, #4]
 800c7c4:	019a      	lsls	r2, r3, #6
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	691b      	ldr	r3, [r3, #16]
 800c7ca:	041b      	lsls	r3, r3, #16
 800c7cc:	431a      	orrs	r2, r3
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	68db      	ldr	r3, [r3, #12]
 800c7d2:	061b      	lsls	r3, r3, #24
 800c7d4:	431a      	orrs	r2, r3
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	689b      	ldr	r3, [r3, #8]
 800c7da:	071b      	lsls	r3, r3, #28
 800c7dc:	4919      	ldr	r1, [pc, #100]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c7de:	4313      	orrs	r3, r2
 800c7e0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c7e4:	4b17      	ldr	r3, [pc, #92]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	4a16      	ldr	r2, [pc, #88]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c7ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c7ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c7f0:	f7f9 f954 	bl	8005a9c <HAL_GetTick>
 800c7f4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c7f6:	e008      	b.n	800c80a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800c7f8:	f7f9 f950 	bl	8005a9c <HAL_GetTick>
 800c7fc:	4602      	mov	r2, r0
 800c7fe:	697b      	ldr	r3, [r7, #20]
 800c800:	1ad3      	subs	r3, r2, r3
 800c802:	2b64      	cmp	r3, #100	@ 0x64
 800c804:	d901      	bls.n	800c80a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c806:	2303      	movs	r3, #3
 800c808:	e0d7      	b.n	800c9ba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c80a:	4b0e      	ldr	r3, [pc, #56]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c812:	2b00      	cmp	r3, #0
 800c814:	d0f0      	beq.n	800c7f8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800c816:	69bb      	ldr	r3, [r7, #24]
 800c818:	2b01      	cmp	r3, #1
 800c81a:	f040 80cd 	bne.w	800c9b8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800c81e:	4b09      	ldr	r3, [pc, #36]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	4a08      	ldr	r2, [pc, #32]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c824:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c828:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c82a:	f7f9 f937 	bl	8005a9c <HAL_GetTick>
 800c82e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c830:	e00a      	b.n	800c848 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c832:	f7f9 f933 	bl	8005a9c <HAL_GetTick>
 800c836:	4602      	mov	r2, r0
 800c838:	697b      	ldr	r3, [r7, #20]
 800c83a:	1ad3      	subs	r3, r2, r3
 800c83c:	2b64      	cmp	r3, #100	@ 0x64
 800c83e:	d903      	bls.n	800c848 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c840:	2303      	movs	r3, #3
 800c842:	e0ba      	b.n	800c9ba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800c844:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c848:	4b5e      	ldr	r3, [pc, #376]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c850:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c854:	d0ed      	beq.n	800c832 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d003      	beq.n	800c86a <HAL_RCCEx_PeriphCLKConfig+0x682>
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c866:	2b00      	cmp	r3, #0
 800c868:	d009      	beq.n	800c87e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c872:	2b00      	cmp	r3, #0
 800c874:	d02e      	beq.n	800c8d4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d12a      	bne.n	800c8d4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c87e:	4b51      	ldr	r3, [pc, #324]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c884:	0c1b      	lsrs	r3, r3, #16
 800c886:	f003 0303 	and.w	r3, r3, #3
 800c88a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c88c:	4b4d      	ldr	r3, [pc, #308]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c88e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c892:	0f1b      	lsrs	r3, r3, #28
 800c894:	f003 0307 	and.w	r3, r3, #7
 800c898:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	695b      	ldr	r3, [r3, #20]
 800c89e:	019a      	lsls	r2, r3, #6
 800c8a0:	693b      	ldr	r3, [r7, #16]
 800c8a2:	041b      	lsls	r3, r3, #16
 800c8a4:	431a      	orrs	r2, r3
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	699b      	ldr	r3, [r3, #24]
 800c8aa:	061b      	lsls	r3, r3, #24
 800c8ac:	431a      	orrs	r2, r3
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	071b      	lsls	r3, r3, #28
 800c8b2:	4944      	ldr	r1, [pc, #272]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c8b4:	4313      	orrs	r3, r2
 800c8b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c8ba:	4b42      	ldr	r3, [pc, #264]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c8bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c8c0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8c8:	3b01      	subs	r3, #1
 800c8ca:	021b      	lsls	r3, r3, #8
 800c8cc:	493d      	ldr	r1, [pc, #244]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c8ce:	4313      	orrs	r3, r2
 800c8d0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d022      	beq.n	800c926 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c8e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c8e8:	d11d      	bne.n	800c926 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c8ea:	4b36      	ldr	r3, [pc, #216]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c8ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8f0:	0e1b      	lsrs	r3, r3, #24
 800c8f2:	f003 030f 	and.w	r3, r3, #15
 800c8f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c8f8:	4b32      	ldr	r3, [pc, #200]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c8fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8fe:	0f1b      	lsrs	r3, r3, #28
 800c900:	f003 0307 	and.w	r3, r3, #7
 800c904:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	695b      	ldr	r3, [r3, #20]
 800c90a:	019a      	lsls	r2, r3, #6
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	6a1b      	ldr	r3, [r3, #32]
 800c910:	041b      	lsls	r3, r3, #16
 800c912:	431a      	orrs	r2, r3
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	061b      	lsls	r3, r3, #24
 800c918:	431a      	orrs	r2, r3
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	071b      	lsls	r3, r3, #28
 800c91e:	4929      	ldr	r1, [pc, #164]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c920:	4313      	orrs	r3, r2
 800c922:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	f003 0308 	and.w	r3, r3, #8
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d028      	beq.n	800c984 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c932:	4b24      	ldr	r3, [pc, #144]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c934:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c938:	0e1b      	lsrs	r3, r3, #24
 800c93a:	f003 030f 	and.w	r3, r3, #15
 800c93e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c940:	4b20      	ldr	r3, [pc, #128]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c942:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c946:	0c1b      	lsrs	r3, r3, #16
 800c948:	f003 0303 	and.w	r3, r3, #3
 800c94c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	695b      	ldr	r3, [r3, #20]
 800c952:	019a      	lsls	r2, r3, #6
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	041b      	lsls	r3, r3, #16
 800c958:	431a      	orrs	r2, r3
 800c95a:	693b      	ldr	r3, [r7, #16]
 800c95c:	061b      	lsls	r3, r3, #24
 800c95e:	431a      	orrs	r2, r3
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	69db      	ldr	r3, [r3, #28]
 800c964:	071b      	lsls	r3, r3, #28
 800c966:	4917      	ldr	r1, [pc, #92]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c968:	4313      	orrs	r3, r2
 800c96a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c96e:	4b15      	ldr	r3, [pc, #84]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c970:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c974:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c97c:	4911      	ldr	r1, [pc, #68]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c97e:	4313      	orrs	r3, r2
 800c980:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c984:	4b0f      	ldr	r3, [pc, #60]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	4a0e      	ldr	r2, [pc, #56]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c98a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c98e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c990:	f7f9 f884 	bl	8005a9c <HAL_GetTick>
 800c994:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c996:	e008      	b.n	800c9aa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c998:	f7f9 f880 	bl	8005a9c <HAL_GetTick>
 800c99c:	4602      	mov	r2, r0
 800c99e:	697b      	ldr	r3, [r7, #20]
 800c9a0:	1ad3      	subs	r3, r2, r3
 800c9a2:	2b64      	cmp	r3, #100	@ 0x64
 800c9a4:	d901      	bls.n	800c9aa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c9a6:	2303      	movs	r3, #3
 800c9a8:	e007      	b.n	800c9ba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c9aa:	4b06      	ldr	r3, [pc, #24]	@ (800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c9b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c9b6:	d1ef      	bne.n	800c998 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800c9b8:	2300      	movs	r3, #0
}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	3720      	adds	r7, #32
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	bd80      	pop	{r7, pc}
 800c9c2:	bf00      	nop
 800c9c4:	40023800 	.word	0x40023800

0800c9c8 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c9c8:	b480      	push	{r7}
 800c9ca:	b085      	sub	sp, #20
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	4a80      	ldr	r2, [pc, #512]	@ (800cbd8 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 800c9d8:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800c9da:	4b80      	ldr	r3, [pc, #512]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c9dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c9e0:	099b      	lsrs	r3, r3, #6
 800c9e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c9ea:	4b7c      	ldr	r3, [pc, #496]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c9ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c9f0:	0c1b      	lsrs	r3, r3, #16
 800c9f2:	f003 0203 	and.w	r2, r3, #3
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c9fa:	4b78      	ldr	r3, [pc, #480]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c9fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca00:	0e1b      	lsrs	r3, r3, #24
 800ca02:	f003 020f 	and.w	r2, r3, #15
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800ca0a:	4b74      	ldr	r3, [pc, #464]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ca0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca10:	0f1b      	lsrs	r3, r3, #28
 800ca12:	f003 0207 	and.w	r2, r3, #7
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 800ca1a:	4b70      	ldr	r3, [pc, #448]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ca1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca20:	099b      	lsrs	r3, r3, #6
 800ca22:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800ca2a:	4b6c      	ldr	r3, [pc, #432]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ca2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca30:	0c1b      	lsrs	r3, r3, #16
 800ca32:	f003 0203 	and.w	r2, r3, #3
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800ca3a:	4b68      	ldr	r3, [pc, #416]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ca3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca40:	0e1b      	lsrs	r3, r3, #24
 800ca42:	f003 020f 	and.w	r2, r3, #15
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800ca4a:	4b64      	ldr	r3, [pc, #400]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ca4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca50:	0f1b      	lsrs	r3, r3, #28
 800ca52:	f003 0207 	and.w	r2, r3, #7
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 800ca5a:	4b60      	ldr	r3, [pc, #384]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ca5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ca60:	f003 021f 	and.w	r2, r3, #31
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 800ca68:	4b5c      	ldr	r3, [pc, #368]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ca6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ca6e:	0a1b      	lsrs	r3, r3, #8
 800ca70:	f003 021f 	and.w	r2, r3, #31
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 800ca78:	4b58      	ldr	r3, [pc, #352]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ca7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ca7e:	0c1b      	lsrs	r3, r3, #16
 800ca80:	f003 0203 	and.w	r2, r3, #3
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 800ca88:	4b54      	ldr	r3, [pc, #336]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ca8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ca8e:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 800ca96:	4b51      	ldr	r3, [pc, #324]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ca98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ca9c:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 800caa4:	4b4d      	ldr	r3, [pc, #308]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800caa6:	689b      	ldr	r3, [r3, #8]
 800caa8:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 800cab0:	4b4a      	ldr	r3, [pc, #296]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cab6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 800cabe:	4b47      	ldr	r3, [pc, #284]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cac4:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 800cacc:	4b43      	ldr	r3, [pc, #268]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cad2:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 800cada:	4b40      	ldr	r3, [pc, #256]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cadc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cae0:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 800cae8:	4b3c      	ldr	r3, [pc, #240]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800caea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800caee:	f003 0203 	and.w	r2, r3, #3
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 800caf6:	4b39      	ldr	r3, [pc, #228]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800caf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cafc:	f003 020c 	and.w	r2, r3, #12
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 800cb04:	4b35      	ldr	r3, [pc, #212]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cb06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb0a:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 800cb12:	4b32      	ldr	r3, [pc, #200]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cb14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb18:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 800cb20:	4b2e      	ldr	r3, [pc, #184]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cb22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb26:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 800cb2e:	4b2b      	ldr	r3, [pc, #172]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cb30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb34:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 800cb3c:	4b27      	ldr	r3, [pc, #156]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cb3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb42:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 800cb4a:	4b24      	ldr	r3, [pc, #144]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cb4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb50:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 800cb58:	4b20      	ldr	r3, [pc, #128]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cb5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb5e:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 800cb66:	4b1d      	ldr	r3, [pc, #116]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cb68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb6c:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 800cb74:	4b19      	ldr	r3, [pc, #100]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cb76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb7a:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 800cb82:	4b16      	ldr	r3, [pc, #88]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cb84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb88:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800cb92:	4b12      	ldr	r3, [pc, #72]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cb94:	689b      	ldr	r3, [r3, #8]
 800cb96:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800cb9a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800cb9c:	4b0f      	ldr	r3, [pc, #60]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cb9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cba0:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	431a      	orrs	r2, r3
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 800cbac:	4b0b      	ldr	r3, [pc, #44]	@ (800cbdc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800cbae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cbb2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d103      	bne.n	800cbc2 <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2200      	movs	r2, #0
 800cbbe:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800cbc0:	e003      	b.n	800cbca <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800cbc8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800cbca:	bf00      	nop
 800cbcc:	3714      	adds	r7, #20
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd4:	4770      	bx	lr
 800cbd6:	bf00      	nop
 800cbd8:	00fffff1 	.word	0x00fffff1
 800cbdc:	40023800 	.word	0x40023800

0800cbe0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800cbe0:	b480      	push	{r7}
 800cbe2:	b087      	sub	sp, #28
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800cbe8:	2300      	movs	r3, #0
 800cbea:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800cbec:	2300      	movs	r3, #0
 800cbee:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800cbfe:	f040 808d 	bne.w	800cd1c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800cc02:	4b93      	ldr	r3, [pc, #588]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cc04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cc08:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800cc0a:	68bb      	ldr	r3, [r7, #8]
 800cc0c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800cc10:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800cc12:	68bb      	ldr	r3, [r7, #8]
 800cc14:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cc18:	d07c      	beq.n	800cd14 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800cc1a:	68bb      	ldr	r3, [r7, #8]
 800cc1c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cc20:	d87b      	bhi.n	800cd1a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800cc22:	68bb      	ldr	r3, [r7, #8]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d004      	beq.n	800cc32 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800cc28:	68bb      	ldr	r3, [r7, #8]
 800cc2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cc2e:	d039      	beq.n	800cca4 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800cc30:	e073      	b.n	800cd1a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800cc32:	4b87      	ldr	r3, [pc, #540]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cc34:	685b      	ldr	r3, [r3, #4]
 800cc36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d108      	bne.n	800cc50 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800cc3e:	4b84      	ldr	r3, [pc, #528]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cc40:	685b      	ldr	r3, [r3, #4]
 800cc42:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cc46:	4a83      	ldr	r2, [pc, #524]	@ (800ce54 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800cc48:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc4c:	613b      	str	r3, [r7, #16]
 800cc4e:	e007      	b.n	800cc60 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800cc50:	4b7f      	ldr	r3, [pc, #508]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cc52:	685b      	ldr	r3, [r3, #4]
 800cc54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cc58:	4a7f      	ldr	r2, [pc, #508]	@ (800ce58 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800cc5a:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc5e:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800cc60:	4b7b      	ldr	r3, [pc, #492]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cc62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc66:	0e1b      	lsrs	r3, r3, #24
 800cc68:	f003 030f 	and.w	r3, r3, #15
 800cc6c:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800cc6e:	4b78      	ldr	r3, [pc, #480]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cc70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc74:	099b      	lsrs	r3, r3, #6
 800cc76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc7a:	693a      	ldr	r2, [r7, #16]
 800cc7c:	fb03 f202 	mul.w	r2, r3, r2
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc86:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800cc88:	4b71      	ldr	r3, [pc, #452]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cc8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cc8e:	0a1b      	lsrs	r3, r3, #8
 800cc90:	f003 031f 	and.w	r3, r3, #31
 800cc94:	3301      	adds	r3, #1
 800cc96:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800cc98:	697a      	ldr	r2, [r7, #20]
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cca0:	617b      	str	r3, [r7, #20]
        break;
 800cca2:	e03b      	b.n	800cd1c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800cca4:	4b6a      	ldr	r3, [pc, #424]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cca6:	685b      	ldr	r3, [r3, #4]
 800cca8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d108      	bne.n	800ccc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800ccb0:	4b67      	ldr	r3, [pc, #412]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ccb2:	685b      	ldr	r3, [r3, #4]
 800ccb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ccb8:	4a66      	ldr	r2, [pc, #408]	@ (800ce54 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800ccba:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccbe:	613b      	str	r3, [r7, #16]
 800ccc0:	e007      	b.n	800ccd2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800ccc2:	4b63      	ldr	r3, [pc, #396]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ccc4:	685b      	ldr	r3, [r3, #4]
 800ccc6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ccca:	4a63      	ldr	r2, [pc, #396]	@ (800ce58 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800cccc:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccd0:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800ccd2:	4b5f      	ldr	r3, [pc, #380]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ccd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ccd8:	0e1b      	lsrs	r3, r3, #24
 800ccda:	f003 030f 	and.w	r3, r3, #15
 800ccde:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800cce0:	4b5b      	ldr	r3, [pc, #364]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cce2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cce6:	099b      	lsrs	r3, r3, #6
 800cce8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccec:	693a      	ldr	r2, [r7, #16]
 800ccee:	fb03 f202 	mul.w	r2, r3, r2
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccf8:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800ccfa:	4b55      	ldr	r3, [pc, #340]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ccfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cd00:	f003 031f 	and.w	r3, r3, #31
 800cd04:	3301      	adds	r3, #1
 800cd06:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800cd08:	697a      	ldr	r2, [r7, #20]
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd10:	617b      	str	r3, [r7, #20]
        break;
 800cd12:	e003      	b.n	800cd1c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800cd14:	4b51      	ldr	r3, [pc, #324]	@ (800ce5c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800cd16:	617b      	str	r3, [r7, #20]
        break;
 800cd18:	e000      	b.n	800cd1c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800cd1a:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cd22:	f040 808d 	bne.w	800ce40 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800cd26:	4b4a      	ldr	r3, [pc, #296]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cd28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cd2c:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800cd2e:	68bb      	ldr	r3, [r7, #8]
 800cd30:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800cd34:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800cd36:	68bb      	ldr	r3, [r7, #8]
 800cd38:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cd3c:	d07c      	beq.n	800ce38 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800cd3e:	68bb      	ldr	r3, [r7, #8]
 800cd40:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cd44:	d87b      	bhi.n	800ce3e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800cd46:	68bb      	ldr	r3, [r7, #8]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d004      	beq.n	800cd56 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800cd4c:	68bb      	ldr	r3, [r7, #8]
 800cd4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cd52:	d039      	beq.n	800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800cd54:	e073      	b.n	800ce3e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800cd56:	4b3e      	ldr	r3, [pc, #248]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cd58:	685b      	ldr	r3, [r3, #4]
 800cd5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d108      	bne.n	800cd74 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800cd62:	4b3b      	ldr	r3, [pc, #236]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cd64:	685b      	ldr	r3, [r3, #4]
 800cd66:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cd6a:	4a3a      	ldr	r2, [pc, #232]	@ (800ce54 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800cd6c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd70:	613b      	str	r3, [r7, #16]
 800cd72:	e007      	b.n	800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800cd74:	4b36      	ldr	r3, [pc, #216]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cd76:	685b      	ldr	r3, [r3, #4]
 800cd78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cd7c:	4a36      	ldr	r2, [pc, #216]	@ (800ce58 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800cd7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd82:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800cd84:	4b32      	ldr	r3, [pc, #200]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cd86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cd8a:	0e1b      	lsrs	r3, r3, #24
 800cd8c:	f003 030f 	and.w	r3, r3, #15
 800cd90:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800cd92:	4b2f      	ldr	r3, [pc, #188]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cd94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cd98:	099b      	lsrs	r3, r3, #6
 800cd9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd9e:	693a      	ldr	r2, [r7, #16]
 800cda0:	fb03 f202 	mul.w	r2, r3, r2
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdaa:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800cdac:	4b28      	ldr	r3, [pc, #160]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cdae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cdb2:	0a1b      	lsrs	r3, r3, #8
 800cdb4:	f003 031f 	and.w	r3, r3, #31
 800cdb8:	3301      	adds	r3, #1
 800cdba:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800cdbc:	697a      	ldr	r2, [r7, #20]
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdc4:	617b      	str	r3, [r7, #20]
        break;
 800cdc6:	e03b      	b.n	800ce40 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800cdc8:	4b21      	ldr	r3, [pc, #132]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cdca:	685b      	ldr	r3, [r3, #4]
 800cdcc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d108      	bne.n	800cde6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800cdd4:	4b1e      	ldr	r3, [pc, #120]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cdd6:	685b      	ldr	r3, [r3, #4]
 800cdd8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cddc:	4a1d      	ldr	r2, [pc, #116]	@ (800ce54 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800cdde:	fbb2 f3f3 	udiv	r3, r2, r3
 800cde2:	613b      	str	r3, [r7, #16]
 800cde4:	e007      	b.n	800cdf6 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800cde6:	4b1a      	ldr	r3, [pc, #104]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cde8:	685b      	ldr	r3, [r3, #4]
 800cdea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cdee:	4a1a      	ldr	r2, [pc, #104]	@ (800ce58 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800cdf0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdf4:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800cdf6:	4b16      	ldr	r3, [pc, #88]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cdf8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cdfc:	0e1b      	lsrs	r3, r3, #24
 800cdfe:	f003 030f 	and.w	r3, r3, #15
 800ce02:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800ce04:	4b12      	ldr	r3, [pc, #72]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ce06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ce0a:	099b      	lsrs	r3, r3, #6
 800ce0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce10:	693a      	ldr	r2, [r7, #16]
 800ce12:	fb03 f202 	mul.w	r2, r3, r2
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce1c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800ce1e:	4b0c      	ldr	r3, [pc, #48]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ce20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ce24:	f003 031f 	and.w	r3, r3, #31
 800ce28:	3301      	adds	r3, #1
 800ce2a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800ce2c:	697a      	ldr	r2, [r7, #20]
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce34:	617b      	str	r3, [r7, #20]
        break;
 800ce36:	e003      	b.n	800ce40 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800ce38:	4b08      	ldr	r3, [pc, #32]	@ (800ce5c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800ce3a:	617b      	str	r3, [r7, #20]
        break;
 800ce3c:	e000      	b.n	800ce40 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800ce3e:	bf00      	nop
      }
    }
  }

  return frequency;
 800ce40:	697b      	ldr	r3, [r7, #20]
}
 800ce42:	4618      	mov	r0, r3
 800ce44:	371c      	adds	r7, #28
 800ce46:	46bd      	mov	sp, r7
 800ce48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4c:	4770      	bx	lr
 800ce4e:	bf00      	nop
 800ce50:	40023800 	.word	0x40023800
 800ce54:	00f42400 	.word	0x00f42400
 800ce58:	017d7840 	.word	0x017d7840
 800ce5c:	00bb8000 	.word	0x00bb8000

0800ce60 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800ce60:	b580      	push	{r7, lr}
 800ce62:	b084      	sub	sp, #16
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d101      	bne.n	800ce72 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800ce6e:	2301      	movs	r3, #1
 800ce70:	e071      	b.n	800cf56 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	7f5b      	ldrb	r3, [r3, #29]
 800ce76:	b2db      	uxtb	r3, r3
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d105      	bne.n	800ce88 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2200      	movs	r2, #0
 800ce80:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800ce82:	6878      	ldr	r0, [r7, #4]
 800ce84:	f7f5 fcb8 	bl	80027f8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	2202      	movs	r2, #2
 800ce8c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	68db      	ldr	r3, [r3, #12]
 800ce94:	f003 0310 	and.w	r3, r3, #16
 800ce98:	2b10      	cmp	r3, #16
 800ce9a:	d053      	beq.n	800cf44 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	22ca      	movs	r2, #202	@ 0xca
 800cea2:	625a      	str	r2, [r3, #36]	@ 0x24
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	2253      	movs	r2, #83	@ 0x53
 800ceaa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800ceac:	6878      	ldr	r0, [r7, #4]
 800ceae:	f000 fac7 	bl	800d440 <RTC_EnterInitMode>
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800ceb6:	7bfb      	ldrb	r3, [r7, #15]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d12a      	bne.n	800cf12 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	6899      	ldr	r1, [r3, #8]
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681a      	ldr	r2, [r3, #0]
 800cec6:	4b26      	ldr	r3, [pc, #152]	@ (800cf60 <HAL_RTC_Init+0x100>)
 800cec8:	400b      	ands	r3, r1
 800ceca:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	6899      	ldr	r1, [r3, #8]
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	685a      	ldr	r2, [r3, #4]
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	691b      	ldr	r3, [r3, #16]
 800ceda:	431a      	orrs	r2, r3
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	695b      	ldr	r3, [r3, #20]
 800cee0:	431a      	orrs	r2, r3
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	430a      	orrs	r2, r1
 800cee8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	687a      	ldr	r2, [r7, #4]
 800cef0:	68d2      	ldr	r2, [r2, #12]
 800cef2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	6919      	ldr	r1, [r3, #16]
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	689b      	ldr	r3, [r3, #8]
 800cefe:	041a      	lsls	r2, r3, #16
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	430a      	orrs	r2, r1
 800cf06:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800cf08:	6878      	ldr	r0, [r7, #4]
 800cf0a:	f000 fad0 	bl	800d4ae <RTC_ExitInitMode>
 800cf0e:	4603      	mov	r3, r0
 800cf10:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800cf12:	7bfb      	ldrb	r3, [r7, #15]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d110      	bne.n	800cf3a <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	f022 0208 	bic.w	r2, r2, #8
 800cf26:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	699a      	ldr	r2, [r3, #24]
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	430a      	orrs	r2, r1
 800cf38:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	22ff      	movs	r2, #255	@ 0xff
 800cf40:	625a      	str	r2, [r3, #36]	@ 0x24
 800cf42:	e001      	b.n	800cf48 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800cf44:	2300      	movs	r3, #0
 800cf46:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800cf48:	7bfb      	ldrb	r3, [r7, #15]
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d102      	bne.n	800cf54 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	2201      	movs	r2, #1
 800cf52:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800cf54:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf56:	4618      	mov	r0, r3
 800cf58:	3710      	adds	r7, #16
 800cf5a:	46bd      	mov	sp, r7
 800cf5c:	bd80      	pop	{r7, pc}
 800cf5e:	bf00      	nop
 800cf60:	ff8fffbf 	.word	0xff8fffbf

0800cf64 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800cf64:	b590      	push	{r4, r7, lr}
 800cf66:	b087      	sub	sp, #28
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	60f8      	str	r0, [r7, #12]
 800cf6c:	60b9      	str	r1, [r7, #8]
 800cf6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800cf70:	2300      	movs	r3, #0
 800cf72:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	7f1b      	ldrb	r3, [r3, #28]
 800cf78:	2b01      	cmp	r3, #1
 800cf7a:	d101      	bne.n	800cf80 <HAL_RTC_SetTime+0x1c>
 800cf7c:	2302      	movs	r3, #2
 800cf7e:	e085      	b.n	800d08c <HAL_RTC_SetTime+0x128>
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	2201      	movs	r2, #1
 800cf84:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	2202      	movs	r2, #2
 800cf8a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d126      	bne.n	800cfe0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	689b      	ldr	r3, [r3, #8]
 800cf98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d102      	bne.n	800cfa6 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800cfa0:	68bb      	ldr	r3, [r7, #8]
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800cfa6:	68bb      	ldr	r3, [r7, #8]
 800cfa8:	781b      	ldrb	r3, [r3, #0]
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f000 faa4 	bl	800d4f8 <RTC_ByteToBcd2>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800cfb4:	68bb      	ldr	r3, [r7, #8]
 800cfb6:	785b      	ldrb	r3, [r3, #1]
 800cfb8:	4618      	mov	r0, r3
 800cfba:	f000 fa9d 	bl	800d4f8 <RTC_ByteToBcd2>
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800cfc2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800cfc4:	68bb      	ldr	r3, [r7, #8]
 800cfc6:	789b      	ldrb	r3, [r3, #2]
 800cfc8:	4618      	mov	r0, r3
 800cfca:	f000 fa95 	bl	800d4f8 <RTC_ByteToBcd2>
 800cfce:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800cfd0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800cfd4:	68bb      	ldr	r3, [r7, #8]
 800cfd6:	78db      	ldrb	r3, [r3, #3]
 800cfd8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800cfda:	4313      	orrs	r3, r2
 800cfdc:	617b      	str	r3, [r7, #20]
 800cfde:	e018      	b.n	800d012 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	689b      	ldr	r3, [r3, #8]
 800cfe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d102      	bne.n	800cff4 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800cfee:	68bb      	ldr	r3, [r7, #8]
 800cff0:	2200      	movs	r2, #0
 800cff2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800cff4:	68bb      	ldr	r3, [r7, #8]
 800cff6:	781b      	ldrb	r3, [r3, #0]
 800cff8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800cffa:	68bb      	ldr	r3, [r7, #8]
 800cffc:	785b      	ldrb	r3, [r3, #1]
 800cffe:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800d000:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800d002:	68ba      	ldr	r2, [r7, #8]
 800d004:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800d006:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800d008:	68bb      	ldr	r3, [r7, #8]
 800d00a:	78db      	ldrb	r3, [r3, #3]
 800d00c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800d00e:	4313      	orrs	r3, r2
 800d010:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	22ca      	movs	r2, #202	@ 0xca
 800d018:	625a      	str	r2, [r3, #36]	@ 0x24
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	2253      	movs	r2, #83	@ 0x53
 800d020:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800d022:	68f8      	ldr	r0, [r7, #12]
 800d024:	f000 fa0c 	bl	800d440 <RTC_EnterInitMode>
 800d028:	4603      	mov	r3, r0
 800d02a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800d02c:	7cfb      	ldrb	r3, [r7, #19]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d11e      	bne.n	800d070 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	681a      	ldr	r2, [r3, #0]
 800d036:	6979      	ldr	r1, [r7, #20]
 800d038:	4b16      	ldr	r3, [pc, #88]	@ (800d094 <HAL_RTC_SetTime+0x130>)
 800d03a:	400b      	ands	r3, r1
 800d03c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	689a      	ldr	r2, [r3, #8]
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800d04c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	6899      	ldr	r1, [r3, #8]
 800d054:	68bb      	ldr	r3, [r7, #8]
 800d056:	68da      	ldr	r2, [r3, #12]
 800d058:	68bb      	ldr	r3, [r7, #8]
 800d05a:	691b      	ldr	r3, [r3, #16]
 800d05c:	431a      	orrs	r2, r3
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	430a      	orrs	r2, r1
 800d064:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800d066:	68f8      	ldr	r0, [r7, #12]
 800d068:	f000 fa21 	bl	800d4ae <RTC_ExitInitMode>
 800d06c:	4603      	mov	r3, r0
 800d06e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800d070:	7cfb      	ldrb	r3, [r7, #19]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d102      	bne.n	800d07c <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	2201      	movs	r2, #1
 800d07a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	22ff      	movs	r2, #255	@ 0xff
 800d082:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	2200      	movs	r2, #0
 800d088:	771a      	strb	r2, [r3, #28]

  return status;
 800d08a:	7cfb      	ldrb	r3, [r7, #19]
}
 800d08c:	4618      	mov	r0, r3
 800d08e:	371c      	adds	r7, #28
 800d090:	46bd      	mov	sp, r7
 800d092:	bd90      	pop	{r4, r7, pc}
 800d094:	007f7f7f 	.word	0x007f7f7f

0800d098 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800d098:	b590      	push	{r4, r7, lr}
 800d09a:	b087      	sub	sp, #28
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	60f8      	str	r0, [r7, #12]
 800d0a0:	60b9      	str	r1, [r7, #8]
 800d0a2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	7f1b      	ldrb	r3, [r3, #28]
 800d0ac:	2b01      	cmp	r3, #1
 800d0ae:	d101      	bne.n	800d0b4 <HAL_RTC_SetDate+0x1c>
 800d0b0:	2302      	movs	r3, #2
 800d0b2:	e06f      	b.n	800d194 <HAL_RTC_SetDate+0xfc>
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	2201      	movs	r2, #1
 800d0b8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	2202      	movs	r2, #2
 800d0be:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d10e      	bne.n	800d0e4 <HAL_RTC_SetDate+0x4c>
 800d0c6:	68bb      	ldr	r3, [r7, #8]
 800d0c8:	785b      	ldrb	r3, [r3, #1]
 800d0ca:	f003 0310 	and.w	r3, r3, #16
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d008      	beq.n	800d0e4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800d0d2:	68bb      	ldr	r3, [r7, #8]
 800d0d4:	785b      	ldrb	r3, [r3, #1]
 800d0d6:	f023 0310 	bic.w	r3, r3, #16
 800d0da:	b2db      	uxtb	r3, r3
 800d0dc:	330a      	adds	r3, #10
 800d0de:	b2da      	uxtb	r2, r3
 800d0e0:	68bb      	ldr	r3, [r7, #8]
 800d0e2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d11c      	bne.n	800d124 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	78db      	ldrb	r3, [r3, #3]
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	f000 fa02 	bl	800d4f8 <RTC_ByteToBcd2>
 800d0f4:	4603      	mov	r3, r0
 800d0f6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800d0f8:	68bb      	ldr	r3, [r7, #8]
 800d0fa:	785b      	ldrb	r3, [r3, #1]
 800d0fc:	4618      	mov	r0, r3
 800d0fe:	f000 f9fb 	bl	800d4f8 <RTC_ByteToBcd2>
 800d102:	4603      	mov	r3, r0
 800d104:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800d106:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800d108:	68bb      	ldr	r3, [r7, #8]
 800d10a:	789b      	ldrb	r3, [r3, #2]
 800d10c:	4618      	mov	r0, r3
 800d10e:	f000 f9f3 	bl	800d4f8 <RTC_ByteToBcd2>
 800d112:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800d114:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800d118:	68bb      	ldr	r3, [r7, #8]
 800d11a:	781b      	ldrb	r3, [r3, #0]
 800d11c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800d11e:	4313      	orrs	r3, r2
 800d120:	617b      	str	r3, [r7, #20]
 800d122:	e00e      	b.n	800d142 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800d124:	68bb      	ldr	r3, [r7, #8]
 800d126:	78db      	ldrb	r3, [r3, #3]
 800d128:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800d12a:	68bb      	ldr	r3, [r7, #8]
 800d12c:	785b      	ldrb	r3, [r3, #1]
 800d12e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800d130:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800d132:	68ba      	ldr	r2, [r7, #8]
 800d134:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800d136:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800d138:	68bb      	ldr	r3, [r7, #8]
 800d13a:	781b      	ldrb	r3, [r3, #0]
 800d13c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800d13e:	4313      	orrs	r3, r2
 800d140:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	22ca      	movs	r2, #202	@ 0xca
 800d148:	625a      	str	r2, [r3, #36]	@ 0x24
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	2253      	movs	r2, #83	@ 0x53
 800d150:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800d152:	68f8      	ldr	r0, [r7, #12]
 800d154:	f000 f974 	bl	800d440 <RTC_EnterInitMode>
 800d158:	4603      	mov	r3, r0
 800d15a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800d15c:	7cfb      	ldrb	r3, [r7, #19]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d10a      	bne.n	800d178 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	681a      	ldr	r2, [r3, #0]
 800d166:	6979      	ldr	r1, [r7, #20]
 800d168:	4b0c      	ldr	r3, [pc, #48]	@ (800d19c <HAL_RTC_SetDate+0x104>)
 800d16a:	400b      	ands	r3, r1
 800d16c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800d16e:	68f8      	ldr	r0, [r7, #12]
 800d170:	f000 f99d 	bl	800d4ae <RTC_ExitInitMode>
 800d174:	4603      	mov	r3, r0
 800d176:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800d178:	7cfb      	ldrb	r3, [r7, #19]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d102      	bne.n	800d184 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	2201      	movs	r2, #1
 800d182:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	22ff      	movs	r2, #255	@ 0xff
 800d18a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	2200      	movs	r2, #0
 800d190:	771a      	strb	r2, [r3, #28]

  return status;
 800d192:	7cfb      	ldrb	r3, [r7, #19]
}
 800d194:	4618      	mov	r0, r3
 800d196:	371c      	adds	r7, #28
 800d198:	46bd      	mov	sp, r7
 800d19a:	bd90      	pop	{r4, r7, pc}
 800d19c:	00ffff3f 	.word	0x00ffff3f

0800d1a0 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800d1a0:	b590      	push	{r4, r7, lr}
 800d1a2:	b089      	sub	sp, #36	@ 0x24
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	60f8      	str	r0, [r7, #12]
 800d1a8:	60b9      	str	r1, [r7, #8]
 800d1aa:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800d1ac:	2300      	movs	r3, #0
 800d1ae:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800d1b4:	2300      	movs	r3, #0
 800d1b6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	7f1b      	ldrb	r3, [r3, #28]
 800d1bc:	2b01      	cmp	r3, #1
 800d1be:	d101      	bne.n	800d1c4 <HAL_RTC_SetAlarm+0x24>
 800d1c0:	2302      	movs	r3, #2
 800d1c2:	e113      	b.n	800d3ec <HAL_RTC_SetAlarm+0x24c>
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	2201      	movs	r2, #1
 800d1c8:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	2202      	movs	r2, #2
 800d1ce:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d137      	bne.n	800d246 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	689b      	ldr	r3, [r3, #8]
 800d1dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d102      	bne.n	800d1ea <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800d1e4:	68bb      	ldr	r3, [r7, #8]
 800d1e6:	2200      	movs	r2, #0
 800d1e8:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800d1ea:	68bb      	ldr	r3, [r7, #8]
 800d1ec:	781b      	ldrb	r3, [r3, #0]
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	f000 f982 	bl	800d4f8 <RTC_ByteToBcd2>
 800d1f4:	4603      	mov	r3, r0
 800d1f6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800d1f8:	68bb      	ldr	r3, [r7, #8]
 800d1fa:	785b      	ldrb	r3, [r3, #1]
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	f000 f97b 	bl	800d4f8 <RTC_ByteToBcd2>
 800d202:	4603      	mov	r3, r0
 800d204:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800d206:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800d208:	68bb      	ldr	r3, [r7, #8]
 800d20a:	789b      	ldrb	r3, [r3, #2]
 800d20c:	4618      	mov	r0, r3
 800d20e:	f000 f973 	bl	800d4f8 <RTC_ByteToBcd2>
 800d212:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800d214:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800d218:	68bb      	ldr	r3, [r7, #8]
 800d21a:	78db      	ldrb	r3, [r3, #3]
 800d21c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800d21e:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800d222:	68bb      	ldr	r3, [r7, #8]
 800d224:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d228:	4618      	mov	r0, r3
 800d22a:	f000 f965 	bl	800d4f8 <RTC_ByteToBcd2>
 800d22e:	4603      	mov	r3, r0
 800d230:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800d232:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800d236:	68bb      	ldr	r3, [r7, #8]
 800d238:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800d23a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800d23c:	68bb      	ldr	r3, [r7, #8]
 800d23e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800d240:	4313      	orrs	r3, r2
 800d242:	61fb      	str	r3, [r7, #28]
 800d244:	e023      	b.n	800d28e <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	689b      	ldr	r3, [r3, #8]
 800d24c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d250:	2b00      	cmp	r3, #0
 800d252:	d102      	bne.n	800d25a <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800d254:	68bb      	ldr	r3, [r7, #8]
 800d256:	2200      	movs	r2, #0
 800d258:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800d25a:	68bb      	ldr	r3, [r7, #8]
 800d25c:	781b      	ldrb	r3, [r3, #0]
 800d25e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800d260:	68bb      	ldr	r3, [r7, #8]
 800d262:	785b      	ldrb	r3, [r3, #1]
 800d264:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800d266:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800d268:	68ba      	ldr	r2, [r7, #8]
 800d26a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800d26c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800d26e:	68bb      	ldr	r3, [r7, #8]
 800d270:	78db      	ldrb	r3, [r3, #3]
 800d272:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800d274:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800d276:	68bb      	ldr	r3, [r7, #8]
 800d278:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d27c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800d27e:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800d280:	68bb      	ldr	r3, [r7, #8]
 800d282:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800d284:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800d286:	68bb      	ldr	r3, [r7, #8]
 800d288:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800d28a:	4313      	orrs	r3, r2
 800d28c:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800d28e:	68bb      	ldr	r3, [r7, #8]
 800d290:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800d292:	68bb      	ldr	r3, [r7, #8]
 800d294:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800d296:	4313      	orrs	r3, r2
 800d298:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	22ca      	movs	r2, #202	@ 0xca
 800d2a0:	625a      	str	r2, [r3, #36]	@ 0x24
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	2253      	movs	r2, #83	@ 0x53
 800d2a8:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 800d2aa:	68bb      	ldr	r3, [r7, #8]
 800d2ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d2b2:	d148      	bne.n	800d346 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	689a      	ldr	r2, [r3, #8]
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d2c2:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	689a      	ldr	r2, [r3, #8]
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d2d2:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	68db      	ldr	r3, [r3, #12]
 800d2da:	b2da      	uxtb	r2, r3
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800d2e4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800d2e6:	f7f8 fbd9 	bl	8005a9c <HAL_GetTick>
 800d2ea:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800d2ec:	e013      	b.n	800d316 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d2ee:	f7f8 fbd5 	bl	8005a9c <HAL_GetTick>
 800d2f2:	4602      	mov	r2, r0
 800d2f4:	69bb      	ldr	r3, [r7, #24]
 800d2f6:	1ad3      	subs	r3, r2, r3
 800d2f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d2fc:	d90b      	bls.n	800d316 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	22ff      	movs	r2, #255	@ 0xff
 800d304:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	2203      	movs	r2, #3
 800d30a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	2200      	movs	r2, #0
 800d310:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800d312:	2303      	movs	r3, #3
 800d314:	e06a      	b.n	800d3ec <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	68db      	ldr	r3, [r3, #12]
 800d31c:	f003 0301 	and.w	r3, r3, #1
 800d320:	2b00      	cmp	r3, #0
 800d322:	d0e4      	beq.n	800d2ee <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	69fa      	ldr	r2, [r7, #28]
 800d32a:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	697a      	ldr	r2, [r7, #20]
 800d332:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	689a      	ldr	r2, [r3, #8]
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d342:	609a      	str	r2, [r3, #8]
 800d344:	e047      	b.n	800d3d6 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	689a      	ldr	r2, [r3, #8]
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800d354:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	689a      	ldr	r2, [r3, #8]
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d364:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	68db      	ldr	r3, [r3, #12]
 800d36c:	b2da      	uxtb	r2, r3
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800d376:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800d378:	f7f8 fb90 	bl	8005a9c <HAL_GetTick>
 800d37c:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800d37e:	e013      	b.n	800d3a8 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d380:	f7f8 fb8c 	bl	8005a9c <HAL_GetTick>
 800d384:	4602      	mov	r2, r0
 800d386:	69bb      	ldr	r3, [r7, #24]
 800d388:	1ad3      	subs	r3, r2, r3
 800d38a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d38e:	d90b      	bls.n	800d3a8 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	22ff      	movs	r2, #255	@ 0xff
 800d396:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	2203      	movs	r2, #3
 800d39c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	2200      	movs	r2, #0
 800d3a2:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800d3a4:	2303      	movs	r3, #3
 800d3a6:	e021      	b.n	800d3ec <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	68db      	ldr	r3, [r3, #12]
 800d3ae:	f003 0302 	and.w	r3, r3, #2
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d0e4      	beq.n	800d380 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	69fa      	ldr	r2, [r7, #28]
 800d3bc:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	697a      	ldr	r2, [r7, #20]
 800d3c4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	689a      	ldr	r2, [r3, #8]
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d3d4:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	22ff      	movs	r2, #255	@ 0xff
 800d3dc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	2201      	movs	r2, #1
 800d3e2:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800d3ea:	2300      	movs	r3, #0
}
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	3724      	adds	r7, #36	@ 0x24
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	bd90      	pop	{r4, r7, pc}

0800d3f4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800d3f4:	b580      	push	{r7, lr}
 800d3f6:	b084      	sub	sp, #16
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	4a0d      	ldr	r2, [pc, #52]	@ (800d43c <HAL_RTC_WaitForSynchro+0x48>)
 800d406:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d408:	f7f8 fb48 	bl	8005a9c <HAL_GetTick>
 800d40c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d40e:	e009      	b.n	800d424 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d410:	f7f8 fb44 	bl	8005a9c <HAL_GetTick>
 800d414:	4602      	mov	r2, r0
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	1ad3      	subs	r3, r2, r3
 800d41a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d41e:	d901      	bls.n	800d424 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800d420:	2303      	movs	r3, #3
 800d422:	e007      	b.n	800d434 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	68db      	ldr	r3, [r3, #12]
 800d42a:	f003 0320 	and.w	r3, r3, #32
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d0ee      	beq.n	800d410 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800d432:	2300      	movs	r3, #0
}
 800d434:	4618      	mov	r0, r3
 800d436:	3710      	adds	r7, #16
 800d438:	46bd      	mov	sp, r7
 800d43a:	bd80      	pop	{r7, pc}
 800d43c:	0001ff5f 	.word	0x0001ff5f

0800d440 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800d440:	b580      	push	{r7, lr}
 800d442:	b084      	sub	sp, #16
 800d444:	af00      	add	r7, sp, #0
 800d446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d448:	2300      	movs	r3, #0
 800d44a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800d44c:	2300      	movs	r3, #0
 800d44e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	68db      	ldr	r3, [r3, #12]
 800d456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d122      	bne.n	800d4a4 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	68da      	ldr	r2, [r3, #12]
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800d46c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800d46e:	f7f8 fb15 	bl	8005a9c <HAL_GetTick>
 800d472:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800d474:	e00c      	b.n	800d490 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d476:	f7f8 fb11 	bl	8005a9c <HAL_GetTick>
 800d47a:	4602      	mov	r2, r0
 800d47c:	68bb      	ldr	r3, [r7, #8]
 800d47e:	1ad3      	subs	r3, r2, r3
 800d480:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d484:	d904      	bls.n	800d490 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	2204      	movs	r2, #4
 800d48a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800d48c:	2301      	movs	r3, #1
 800d48e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	68db      	ldr	r3, [r3, #12]
 800d496:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d102      	bne.n	800d4a4 <RTC_EnterInitMode+0x64>
 800d49e:	7bfb      	ldrb	r3, [r7, #15]
 800d4a0:	2b01      	cmp	r3, #1
 800d4a2:	d1e8      	bne.n	800d476 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800d4a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	3710      	adds	r7, #16
 800d4aa:	46bd      	mov	sp, r7
 800d4ac:	bd80      	pop	{r7, pc}

0800d4ae <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800d4ae:	b580      	push	{r7, lr}
 800d4b0:	b084      	sub	sp, #16
 800d4b2:	af00      	add	r7, sp, #0
 800d4b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	68da      	ldr	r2, [r3, #12]
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d4c8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	689b      	ldr	r3, [r3, #8]
 800d4d0:	f003 0320 	and.w	r3, r3, #32
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d10a      	bne.n	800d4ee <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d4d8:	6878      	ldr	r0, [r7, #4]
 800d4da:	f7ff ff8b 	bl	800d3f4 <HAL_RTC_WaitForSynchro>
 800d4de:	4603      	mov	r3, r0
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d004      	beq.n	800d4ee <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	2204      	movs	r2, #4
 800d4e8:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800d4ea:	2301      	movs	r3, #1
 800d4ec:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800d4ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4f0:	4618      	mov	r0, r3
 800d4f2:	3710      	adds	r7, #16
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	bd80      	pop	{r7, pc}

0800d4f8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800d4f8:	b480      	push	{r7}
 800d4fa:	b085      	sub	sp, #20
 800d4fc:	af00      	add	r7, sp, #0
 800d4fe:	4603      	mov	r3, r0
 800d500:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800d502:	2300      	movs	r3, #0
 800d504:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800d506:	e005      	b.n	800d514 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	3301      	adds	r3, #1
 800d50c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800d50e:	79fb      	ldrb	r3, [r7, #7]
 800d510:	3b0a      	subs	r3, #10
 800d512:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800d514:	79fb      	ldrb	r3, [r7, #7]
 800d516:	2b09      	cmp	r3, #9
 800d518:	d8f6      	bhi.n	800d508 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	b2db      	uxtb	r3, r3
 800d51e:	011b      	lsls	r3, r3, #4
 800d520:	b2da      	uxtb	r2, r3
 800d522:	79fb      	ldrb	r3, [r7, #7]
 800d524:	4313      	orrs	r3, r2
 800d526:	b2db      	uxtb	r3, r3
}
 800d528:	4618      	mov	r0, r3
 800d52a:	3714      	adds	r7, #20
 800d52c:	46bd      	mov	sp, r7
 800d52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d532:	4770      	bx	lr

0800d534 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800d534:	b480      	push	{r7}
 800d536:	b087      	sub	sp, #28
 800d538:	af00      	add	r7, sp, #0
 800d53a:	60f8      	str	r0, [r7, #12]
 800d53c:	60b9      	str	r1, [r7, #8]
 800d53e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800d540:	2300      	movs	r3, #0
 800d542:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	7f1b      	ldrb	r3, [r3, #28]
 800d548:	2b01      	cmp	r3, #1
 800d54a:	d101      	bne.n	800d550 <HAL_RTCEx_SetTimeStamp+0x1c>
 800d54c:	2302      	movs	r3, #2
 800d54e:	e050      	b.n	800d5f2 <HAL_RTCEx_SetTimeStamp+0xbe>
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	2201      	movs	r2, #1
 800d554:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	2202      	movs	r2, #2
 800d55a:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	f022 0206 	bic.w	r2, r2, #6
 800d56a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	687a      	ldr	r2, [r7, #4]
 800d578:	430a      	orrs	r2, r1
 800d57a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	689a      	ldr	r2, [r3, #8]
 800d582:	4b1f      	ldr	r3, [pc, #124]	@ (800d600 <HAL_RTCEx_SetTimeStamp+0xcc>)
 800d584:	4013      	ands	r3, r2
 800d586:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800d588:	697a      	ldr	r2, [r7, #20]
 800d58a:	68bb      	ldr	r3, [r7, #8]
 800d58c:	4313      	orrs	r3, r2
 800d58e:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	22ca      	movs	r2, #202	@ 0xca
 800d596:	625a      	str	r2, [r3, #36]	@ 0x24
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	2253      	movs	r2, #83	@ 0x53
 800d59e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	697a      	ldr	r2, [r7, #20]
 800d5a6:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	68db      	ldr	r3, [r3, #12]
 800d5ae:	b2da      	uxtb	r2, r3
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800d5b8:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	68db      	ldr	r3, [r3, #12]
 800d5c0:	b2da      	uxtb	r2, r3
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800d5ca:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	689a      	ldr	r2, [r3, #8]
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d5da:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	22ff      	movs	r2, #255	@ 0xff
 800d5e2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	2201      	movs	r2, #1
 800d5e8:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	2200      	movs	r2, #0
 800d5ee:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800d5f0:	2300      	movs	r3, #0
}
 800d5f2:	4618      	mov	r0, r3
 800d5f4:	371c      	adds	r7, #28
 800d5f6:	46bd      	mov	sp, r7
 800d5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5fc:	4770      	bx	lr
 800d5fe:	bf00      	nop
 800d600:	fffff7f7 	.word	0xfffff7f7

0800d604 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d604:	b580      	push	{r7, lr}
 800d606:	b086      	sub	sp, #24
 800d608:	af00      	add	r7, sp, #0
 800d60a:	60f8      	str	r0, [r7, #12]
 800d60c:	60b9      	str	r1, [r7, #8]
 800d60e:	607a      	str	r2, [r7, #4]
 800d610:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d612:	2300      	movs	r3, #0
 800d614:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800d616:	68bb      	ldr	r3, [r7, #8]
 800d618:	2b02      	cmp	r3, #2
 800d61a:	d904      	bls.n	800d626 <HAL_SAI_InitProtocol+0x22>
 800d61c:	68bb      	ldr	r3, [r7, #8]
 800d61e:	3b03      	subs	r3, #3
 800d620:	2b01      	cmp	r3, #1
 800d622:	d812      	bhi.n	800d64a <HAL_SAI_InitProtocol+0x46>
 800d624:	e008      	b.n	800d638 <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	687a      	ldr	r2, [r7, #4]
 800d62a:	68b9      	ldr	r1, [r7, #8]
 800d62c:	68f8      	ldr	r0, [r7, #12]
 800d62e:	f000 fb1d 	bl	800dc6c <SAI_InitI2S>
 800d632:	4603      	mov	r3, r0
 800d634:	75fb      	strb	r3, [r7, #23]
      break;
 800d636:	e00b      	b.n	800d650 <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	687a      	ldr	r2, [r7, #4]
 800d63c:	68b9      	ldr	r1, [r7, #8]
 800d63e:	68f8      	ldr	r0, [r7, #12]
 800d640:	f000 fbc2 	bl	800ddc8 <SAI_InitPCM>
 800d644:	4603      	mov	r3, r0
 800d646:	75fb      	strb	r3, [r7, #23]
      break;
 800d648:	e002      	b.n	800d650 <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 800d64a:	2301      	movs	r3, #1
 800d64c:	75fb      	strb	r3, [r7, #23]
      break;
 800d64e:	bf00      	nop
  }

  if (status == HAL_OK)
 800d650:	7dfb      	ldrb	r3, [r7, #23]
 800d652:	2b00      	cmp	r3, #0
 800d654:	d104      	bne.n	800d660 <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 800d656:	68f8      	ldr	r0, [r7, #12]
 800d658:	f000 f808 	bl	800d66c <HAL_SAI_Init>
 800d65c:	4603      	mov	r3, r0
 800d65e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800d660:	7dfb      	ldrb	r3, [r7, #23]
}
 800d662:	4618      	mov	r0, r3
 800d664:	3718      	adds	r7, #24
 800d666:	46bd      	mov	sp, r7
 800d668:	bd80      	pop	{r7, pc}
	...

0800d66c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800d66c:	b580      	push	{r7, lr}
 800d66e:	b088      	sub	sp, #32
 800d670:	af00      	add	r7, sp, #0
 800d672:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800d674:	2300      	movs	r3, #0
 800d676:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800d678:	2300      	movs	r3, #0
 800d67a:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800d67c:	2300      	movs	r3, #0
 800d67e:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d101      	bne.n	800d68a <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800d686:	2301      	movs	r3, #1
 800d688:	e156      	b.n	800d938 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d690:	b2db      	uxtb	r3, r3
 800d692:	2b00      	cmp	r3, #0
 800d694:	d106      	bne.n	800d6a4 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	2200      	movs	r2, #0
 800d69a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800d69e:	6878      	ldr	r0, [r7, #4]
 800d6a0:	f7f5 fcbe 	bl	8003020 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	2202      	movs	r2, #2
 800d6a8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800d6ac:	6878      	ldr	r0, [r7, #4]
 800d6ae:	f000 fc41 	bl	800df34 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	68db      	ldr	r3, [r3, #12]
 800d6b6:	2b02      	cmp	r3, #2
 800d6b8:	d00c      	beq.n	800d6d4 <HAL_SAI_Init+0x68>
 800d6ba:	2b02      	cmp	r3, #2
 800d6bc:	d80d      	bhi.n	800d6da <HAL_SAI_Init+0x6e>
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d002      	beq.n	800d6c8 <HAL_SAI_Init+0x5c>
 800d6c2:	2b01      	cmp	r3, #1
 800d6c4:	d003      	beq.n	800d6ce <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800d6c6:	e008      	b.n	800d6da <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800d6c8:	2300      	movs	r3, #0
 800d6ca:	61fb      	str	r3, [r7, #28]
      break;
 800d6cc:	e006      	b.n	800d6dc <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800d6ce:	2310      	movs	r3, #16
 800d6d0:	61fb      	str	r3, [r7, #28]
      break;
 800d6d2:	e003      	b.n	800d6dc <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800d6d4:	2320      	movs	r3, #32
 800d6d6:	61fb      	str	r3, [r7, #28]
      break;
 800d6d8:	e000      	b.n	800d6dc <HAL_SAI_Init+0x70>
      break;
 800d6da:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	689b      	ldr	r3, [r3, #8]
 800d6e0:	2b03      	cmp	r3, #3
 800d6e2:	d81e      	bhi.n	800d722 <HAL_SAI_Init+0xb6>
 800d6e4:	a201      	add	r2, pc, #4	@ (adr r2, 800d6ec <HAL_SAI_Init+0x80>)
 800d6e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6ea:	bf00      	nop
 800d6ec:	0800d6fd 	.word	0x0800d6fd
 800d6f0:	0800d703 	.word	0x0800d703
 800d6f4:	0800d70b 	.word	0x0800d70b
 800d6f8:	0800d713 	.word	0x0800d713
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	617b      	str	r3, [r7, #20]
    }
    break;
 800d700:	e010      	b.n	800d724 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800d702:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d706:	617b      	str	r3, [r7, #20]
    }
    break;
 800d708:	e00c      	b.n	800d724 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800d70a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d70e:	617b      	str	r3, [r7, #20]
    }
    break;
 800d710:	e008      	b.n	800d724 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800d712:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d716:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800d718:	69fb      	ldr	r3, [r7, #28]
 800d71a:	f043 0301 	orr.w	r3, r3, #1
 800d71e:	61fb      	str	r3, [r7, #28]
    }
    break;
 800d720:	e000      	b.n	800d724 <HAL_SAI_Init+0xb8>
    default:
      break;
 800d722:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	4a85      	ldr	r2, [pc, #532]	@ (800d940 <HAL_SAI_Init+0x2d4>)
 800d72a:	4293      	cmp	r3, r2
 800d72c:	d004      	beq.n	800d738 <HAL_SAI_Init+0xcc>
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	4a84      	ldr	r2, [pc, #528]	@ (800d944 <HAL_SAI_Init+0x2d8>)
 800d734:	4293      	cmp	r3, r2
 800d736:	d103      	bne.n	800d740 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800d738:	4a83      	ldr	r2, [pc, #524]	@ (800d948 <HAL_SAI_Init+0x2dc>)
 800d73a:	69fb      	ldr	r3, [r7, #28]
 800d73c:	6013      	str	r3, [r2, #0]
 800d73e:	e002      	b.n	800d746 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800d740:	4a82      	ldr	r2, [pc, #520]	@ (800d94c <HAL_SAI_Init+0x2e0>)
 800d742:	69fb      	ldr	r3, [r7, #28]
 800d744:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	69db      	ldr	r3, [r3, #28]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d04c      	beq.n	800d7e8 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800d74e:	2300      	movs	r3, #0
 800d750:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	4a7a      	ldr	r2, [pc, #488]	@ (800d940 <HAL_SAI_Init+0x2d4>)
 800d758:	4293      	cmp	r3, r2
 800d75a:	d004      	beq.n	800d766 <HAL_SAI_Init+0xfa>
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	4a78      	ldr	r2, [pc, #480]	@ (800d944 <HAL_SAI_Init+0x2d8>)
 800d762:	4293      	cmp	r3, r2
 800d764:	d104      	bne.n	800d770 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800d766:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800d76a:	f7ff fa39 	bl	800cbe0 <HAL_RCCEx_GetPeriphCLKFreq>
 800d76e:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	4a76      	ldr	r2, [pc, #472]	@ (800d950 <HAL_SAI_Init+0x2e4>)
 800d776:	4293      	cmp	r3, r2
 800d778:	d004      	beq.n	800d784 <HAL_SAI_Init+0x118>
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	4a75      	ldr	r2, [pc, #468]	@ (800d954 <HAL_SAI_Init+0x2e8>)
 800d780:	4293      	cmp	r3, r2
 800d782:	d104      	bne.n	800d78e <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800d784:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800d788:	f7ff fa2a 	bl	800cbe0 <HAL_RCCEx_GetPeriphCLKFreq>
 800d78c:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800d78e:	693a      	ldr	r2, [r7, #16]
 800d790:	4613      	mov	r3, r2
 800d792:	009b      	lsls	r3, r3, #2
 800d794:	4413      	add	r3, r2
 800d796:	005b      	lsls	r3, r3, #1
 800d798:	461a      	mov	r2, r3
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	69db      	ldr	r3, [r3, #28]
 800d79e:	025b      	lsls	r3, r3, #9
 800d7a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d7a4:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	4a6b      	ldr	r2, [pc, #428]	@ (800d958 <HAL_SAI_Init+0x2ec>)
 800d7aa:	fba2 2303 	umull	r2, r3, r2, r3
 800d7ae:	08da      	lsrs	r2, r3, #3
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800d7b4:	68f9      	ldr	r1, [r7, #12]
 800d7b6:	4b68      	ldr	r3, [pc, #416]	@ (800d958 <HAL_SAI_Init+0x2ec>)
 800d7b8:	fba3 2301 	umull	r2, r3, r3, r1
 800d7bc:	08da      	lsrs	r2, r3, #3
 800d7be:	4613      	mov	r3, r2
 800d7c0:	009b      	lsls	r3, r3, #2
 800d7c2:	4413      	add	r3, r2
 800d7c4:	005b      	lsls	r3, r3, #1
 800d7c6:	1aca      	subs	r2, r1, r3
 800d7c8:	2a08      	cmp	r2, #8
 800d7ca:	d904      	bls.n	800d7d6 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	6a1b      	ldr	r3, [r3, #32]
 800d7d0:	1c5a      	adds	r2, r3, #1
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7da:	2b04      	cmp	r3, #4
 800d7dc:	d104      	bne.n	800d7e8 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	6a1b      	ldr	r3, [r3, #32]
 800d7e2:	085a      	lsrs	r2, r3, #1
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	685b      	ldr	r3, [r3, #4]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d003      	beq.n	800d7f8 <HAL_SAI_Init+0x18c>
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	685b      	ldr	r3, [r3, #4]
 800d7f4:	2b02      	cmp	r3, #2
 800d7f6:	d109      	bne.n	800d80c <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d7fc:	2b01      	cmp	r3, #1
 800d7fe:	d101      	bne.n	800d804 <HAL_SAI_Init+0x198>
 800d800:	2300      	movs	r3, #0
 800d802:	e001      	b.n	800d808 <HAL_SAI_Init+0x19c>
 800d804:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d808:	61bb      	str	r3, [r7, #24]
 800d80a:	e008      	b.n	800d81e <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d810:	2b01      	cmp	r3, #1
 800d812:	d102      	bne.n	800d81a <HAL_SAI_Init+0x1ae>
 800d814:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d818:	e000      	b.n	800d81c <HAL_SAI_Init+0x1b0>
 800d81a:	2300      	movs	r3, #0
 800d81c:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	6819      	ldr	r1, [r3, #0]
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681a      	ldr	r2, [r3, #0]
 800d828:	4b4c      	ldr	r3, [pc, #304]	@ (800d95c <HAL_SAI_Init+0x2f0>)
 800d82a:	400b      	ands	r3, r1
 800d82c:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	6819      	ldr	r1, [r3, #0]
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	685a      	ldr	r2, [r3, #4]
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d83c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d842:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d848:	431a      	orrs	r2, r3
 800d84a:	69bb      	ldr	r3, [r7, #24]
 800d84c:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800d84e:	697b      	ldr	r3, [r7, #20]
 800d850:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800d856:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	691b      	ldr	r3, [r3, #16]
 800d85c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d862:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	6a1b      	ldr	r3, [r3, #32]
 800d868:	051b      	lsls	r3, r3, #20
 800d86a:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	430a      	orrs	r2, r1
 800d872:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	6859      	ldr	r1, [r3, #4]
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	681a      	ldr	r2, [r3, #0]
 800d87e:	4b38      	ldr	r3, [pc, #224]	@ (800d960 <HAL_SAI_Init+0x2f4>)
 800d880:	400b      	ands	r3, r1
 800d882:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	6859      	ldr	r1, [r3, #4]
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	699a      	ldr	r2, [r3, #24]
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d892:	431a      	orrs	r2, r3
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d898:	431a      	orrs	r2, r3
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	430a      	orrs	r2, r1
 800d8a0:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	6899      	ldr	r1, [r3, #8]
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681a      	ldr	r2, [r3, #0]
 800d8ac:	4b2d      	ldr	r3, [pc, #180]	@ (800d964 <HAL_SAI_Init+0x2f8>)
 800d8ae:	400b      	ands	r3, r1
 800d8b0:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	6899      	ldr	r1, [r3, #8]
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8bc:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d8c2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800d8c8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800d8ce:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d8d4:	3b01      	subs	r3, #1
 800d8d6:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800d8d8:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	430a      	orrs	r2, r1
 800d8e0:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	68d9      	ldr	r1, [r3, #12]
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681a      	ldr	r2, [r3, #0]
 800d8ec:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800d8f0:	400b      	ands	r3, r1
 800d8f2:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	68d9      	ldr	r1, [r3, #12]
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d902:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d908:	041b      	lsls	r3, r3, #16
 800d90a:	431a      	orrs	r2, r3
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d910:	3b01      	subs	r3, #1
 800d912:	021b      	lsls	r3, r3, #8
 800d914:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	430a      	orrs	r2, r1
 800d91c:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	2200      	movs	r2, #0
 800d922:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	2201      	movs	r2, #1
 800d92a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	2200      	movs	r2, #0
 800d932:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800d936:	2300      	movs	r3, #0
}
 800d938:	4618      	mov	r0, r3
 800d93a:	3720      	adds	r7, #32
 800d93c:	46bd      	mov	sp, r7
 800d93e:	bd80      	pop	{r7, pc}
 800d940:	40015804 	.word	0x40015804
 800d944:	40015824 	.word	0x40015824
 800d948:	40015800 	.word	0x40015800
 800d94c:	40015c00 	.word	0x40015c00
 800d950:	40015c04 	.word	0x40015c04
 800d954:	40015c24 	.word	0x40015c24
 800d958:	cccccccd 	.word	0xcccccccd
 800d95c:	ff05c010 	.word	0xff05c010
 800d960:	ffff1ff0 	.word	0xffff1ff0
 800d964:	fff88000 	.word	0xfff88000

0800d968 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 800d968:	b580      	push	{r7, lr}
 800d96a:	b082      	sub	sp, #8
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d101      	bne.n	800d97a <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 800d976:	2301      	movs	r3, #1
 800d978:	e027      	b.n	800d9ca <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	2202      	movs	r2, #2
 800d97e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	2200      	movs	r2, #0
 800d988:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d992:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 800d994:	6878      	ldr	r0, [r7, #4]
 800d996:	f000 facd 	bl	800df34 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	685a      	ldr	r2, [r3, #4]
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	f042 0208 	orr.w	r2, r2, #8
 800d9a8:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 800d9aa:	6878      	ldr	r0, [r7, #4]
 800d9ac:	f7f5 fc18 	bl	80031e0 <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	2200      	movs	r2, #0
 800d9bc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	2200      	movs	r2, #0
 800d9c4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800d9c8:	2300      	movs	r3, #0
}
 800d9ca:	4618      	mov	r0, r3
 800d9cc:	3708      	adds	r7, #8
 800d9ce:	46bd      	mov	sp, r7
 800d9d0:	bd80      	pop	{r7, pc}
	...

0800d9d4 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800d9d4:	b580      	push	{r7, lr}
 800d9d6:	b086      	sub	sp, #24
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	60f8      	str	r0, [r7, #12]
 800d9dc:	60b9      	str	r1, [r7, #8]
 800d9de:	4613      	mov	r3, r2
 800d9e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800d9e2:	f7f8 f85b 	bl	8005a9c <HAL_GetTick>
 800d9e6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 800d9e8:	68bb      	ldr	r3, [r7, #8]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d002      	beq.n	800d9f4 <HAL_SAI_Transmit_DMA+0x20>
 800d9ee:	88fb      	ldrh	r3, [r7, #6]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d101      	bne.n	800d9f8 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800d9f4:	2301      	movs	r3, #1
 800d9f6:	e093      	b.n	800db20 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d9fe:	b2db      	uxtb	r3, r3
 800da00:	2b01      	cmp	r3, #1
 800da02:	f040 808c 	bne.w	800db1e <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800da0c:	2b01      	cmp	r3, #1
 800da0e:	d101      	bne.n	800da14 <HAL_SAI_Transmit_DMA+0x40>
 800da10:	2302      	movs	r3, #2
 800da12:	e085      	b.n	800db20 <HAL_SAI_Transmit_DMA+0x14c>
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	2201      	movs	r2, #1
 800da18:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	68ba      	ldr	r2, [r7, #8]
 800da20:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	88fa      	ldrh	r2, [r7, #6]
 800da26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	88fa      	ldrh	r2, [r7, #6]
 800da2e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	2200      	movs	r2, #0
 800da36:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	2212      	movs	r2, #18
 800da3e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da46:	4a38      	ldr	r2, [pc, #224]	@ (800db28 <HAL_SAI_Transmit_DMA+0x154>)
 800da48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da4e:	4a37      	ldr	r2, [pc, #220]	@ (800db2c <HAL_SAI_Transmit_DMA+0x158>)
 800da50:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da56:	4a36      	ldr	r2, [pc, #216]	@ (800db30 <HAL_SAI_Transmit_DMA+0x15c>)
 800da58:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da5e:	2200      	movs	r2, #0
 800da60:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800da6a:	4619      	mov	r1, r3
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	331c      	adds	r3, #28
 800da72:	461a      	mov	r2, r3
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800da7a:	f7f8 fea9 	bl	80067d0 <HAL_DMA_Start_IT>
 800da7e:	4603      	mov	r3, r0
 800da80:	2b00      	cmp	r3, #0
 800da82:	d005      	beq.n	800da90 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	2200      	movs	r2, #0
 800da88:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800da8c:	2301      	movs	r3, #1
 800da8e:	e047      	b.n	800db20 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800da90:	2100      	movs	r1, #0
 800da92:	68f8      	ldr	r0, [r7, #12]
 800da94:	f000 fa18 	bl	800dec8 <SAI_InterruptFlag>
 800da98:	4601      	mov	r1, r0
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	691a      	ldr	r2, [r3, #16]
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	430a      	orrs	r2, r1
 800daa6:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	681a      	ldr	r2, [r3, #0]
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800dab6:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800dab8:	e015      	b.n	800dae6 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800daba:	f7f7 ffef 	bl	8005a9c <HAL_GetTick>
 800dabe:	4602      	mov	r2, r0
 800dac0:	697b      	ldr	r3, [r7, #20]
 800dac2:	1ad3      	subs	r3, r2, r3
 800dac4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800dac8:	d90d      	bls.n	800dae6 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dad0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	2200      	movs	r2, #0
 800dade:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800dae2:	2303      	movs	r3, #3
 800dae4:	e01c      	b.n	800db20 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	695b      	ldr	r3, [r3, #20]
 800daec:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d0e2      	beq.n	800daba <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d107      	bne.n	800db12 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	681a      	ldr	r2, [r3, #0]
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800db10:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	2200      	movs	r2, #0
 800db16:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800db1a:	2300      	movs	r3, #0
 800db1c:	e000      	b.n	800db20 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800db1e:	2302      	movs	r3, #2
  }
}
 800db20:	4618      	mov	r0, r3
 800db22:	3718      	adds	r7, #24
 800db24:	46bd      	mov	sp, r7
 800db26:	bd80      	pop	{r7, pc}
 800db28:	0800e005 	.word	0x0800e005
 800db2c:	0800dfa5 	.word	0x0800dfa5
 800db30:	0800e09d 	.word	0x0800e09d

0800db34 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800db34:	b580      	push	{r7, lr}
 800db36:	b084      	sub	sp, #16
 800db38:	af00      	add	r7, sp, #0
 800db3a:	60f8      	str	r0, [r7, #12]
 800db3c:	60b9      	str	r1, [r7, #8]
 800db3e:	4613      	mov	r3, r2
 800db40:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 800db42:	68bb      	ldr	r3, [r7, #8]
 800db44:	2b00      	cmp	r3, #0
 800db46:	d002      	beq.n	800db4e <HAL_SAI_Receive_DMA+0x1a>
 800db48:	88fb      	ldrh	r3, [r7, #6]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d101      	bne.n	800db52 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800db4e:	2301      	movs	r3, #1
 800db50:	e074      	b.n	800dc3c <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800db58:	b2db      	uxtb	r3, r3
 800db5a:	2b01      	cmp	r3, #1
 800db5c:	d16d      	bne.n	800dc3a <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800db64:	2b01      	cmp	r3, #1
 800db66:	d101      	bne.n	800db6c <HAL_SAI_Receive_DMA+0x38>
 800db68:	2302      	movs	r3, #2
 800db6a:	e067      	b.n	800dc3c <HAL_SAI_Receive_DMA+0x108>
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	2201      	movs	r2, #1
 800db70:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	68ba      	ldr	r2, [r7, #8]
 800db78:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	88fa      	ldrh	r2, [r7, #6]
 800db7e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	88fa      	ldrh	r2, [r7, #6]
 800db86:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	2200      	movs	r2, #0
 800db8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	2222      	movs	r2, #34	@ 0x22
 800db96:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db9e:	4a29      	ldr	r2, [pc, #164]	@ (800dc44 <HAL_SAI_Receive_DMA+0x110>)
 800dba0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dba6:	4a28      	ldr	r2, [pc, #160]	@ (800dc48 <HAL_SAI_Receive_DMA+0x114>)
 800dba8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dbae:	4a27      	ldr	r2, [pc, #156]	@ (800dc4c <HAL_SAI_Receive_DMA+0x118>)
 800dbb0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dbb6:	2200      	movs	r2, #0
 800dbb8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	331c      	adds	r3, #28
 800dbc4:	4619      	mov	r1, r3
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dbca:	461a      	mov	r2, r3
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800dbd2:	f7f8 fdfd 	bl	80067d0 <HAL_DMA_Start_IT>
 800dbd6:	4603      	mov	r3, r0
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d005      	beq.n	800dbe8 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	2200      	movs	r2, #0
 800dbe0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800dbe4:	2301      	movs	r3, #1
 800dbe6:	e029      	b.n	800dc3c <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800dbe8:	2100      	movs	r1, #0
 800dbea:	68f8      	ldr	r0, [r7, #12]
 800dbec:	f000 f96c 	bl	800dec8 <SAI_InterruptFlag>
 800dbf0:	4601      	mov	r1, r0
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	691a      	ldr	r2, [r3, #16]
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	430a      	orrs	r2, r1
 800dbfe:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	681a      	ldr	r2, [r3, #0]
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800dc0e:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d107      	bne.n	800dc2e <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	681a      	ldr	r2, [r3, #0]
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800dc2c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	2200      	movs	r2, #0
 800dc32:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800dc36:	2300      	movs	r3, #0
 800dc38:	e000      	b.n	800dc3c <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800dc3a:	2302      	movs	r3, #2
  }
}
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	3710      	adds	r7, #16
 800dc40:	46bd      	mov	sp, r7
 800dc42:	bd80      	pop	{r7, pc}
 800dc44:	0800e081 	.word	0x0800e081
 800dc48:	0800e021 	.word	0x0800e021
 800dc4c:	0800e09d 	.word	0x0800e09d

0800dc50 <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 800dc50:	b480      	push	{r7}
 800dc52:	b083      	sub	sp, #12
 800dc54:	af00      	add	r7, sp, #0
 800dc56:	6078      	str	r0, [r7, #4]
  return hsai->State;
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800dc5e:	b2db      	uxtb	r3, r3
}
 800dc60:	4618      	mov	r0, r3
 800dc62:	370c      	adds	r7, #12
 800dc64:	46bd      	mov	sp, r7
 800dc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6a:	4770      	bx	lr

0800dc6c <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800dc6c:	b480      	push	{r7}
 800dc6e:	b085      	sub	sp, #20
 800dc70:	af00      	add	r7, sp, #0
 800dc72:	60f8      	str	r0, [r7, #12]
 800dc74:	60b9      	str	r1, [r7, #8]
 800dc76:	607a      	str	r2, [r7, #4]
 800dc78:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	2200      	movs	r2, #0
 800dc7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	2200      	movs	r2, #0
 800dc84:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	685b      	ldr	r3, [r3, #4]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d003      	beq.n	800dc96 <SAI_InitI2S+0x2a>
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	685b      	ldr	r3, [r3, #4]
 800dc92:	2b02      	cmp	r3, #2
 800dc94:	d103      	bne.n	800dc9e <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	2200      	movs	r2, #0
 800dc9a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800dc9c:	e002      	b.n	800dca4 <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	2201      	movs	r2, #1
 800dca2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800dcaa:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800dcb2:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	2200      	movs	r2, #0
 800dcb8:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	683a      	ldr	r2, [r7, #0]
 800dcbe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1) != 0)
 800dcc0:	683b      	ldr	r3, [r7, #0]
 800dcc2:	f003 0301 	and.w	r3, r3, #1
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d001      	beq.n	800dcce <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 800dcca:	2301      	movs	r3, #1
 800dccc:	e076      	b.n	800ddbc <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 800dcce:	68bb      	ldr	r3, [r7, #8]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d107      	bne.n	800dce4 <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	2200      	movs	r2, #0
 800dcd8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800dce0:	651a      	str	r2, [r3, #80]	@ 0x50
 800dce2:	e006      	b.n	800dcf2 <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800dcea:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	2200      	movs	r2, #0
 800dcf0:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	2b03      	cmp	r3, #3
 800dcf6:	d84f      	bhi.n	800dd98 <SAI_InitI2S+0x12c>
 800dcf8:	a201      	add	r2, pc, #4	@ (adr r2, 800dd00 <SAI_InitI2S+0x94>)
 800dcfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcfe:	bf00      	nop
 800dd00:	0800dd11 	.word	0x0800dd11
 800dd04:	0800dd33 	.word	0x0800dd33
 800dd08:	0800dd55 	.word	0x0800dd55
 800dd0c:	0800dd77 	.word	0x0800dd77
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	2280      	movs	r2, #128	@ 0x80
 800dd14:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * (nbslot / 2);
 800dd16:	683b      	ldr	r3, [r7, #0]
 800dd18:	085b      	lsrs	r3, r3, #1
 800dd1a:	015a      	lsls	r2, r3, #5
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16 * (nbslot / 2);
 800dd20:	683b      	ldr	r3, [r7, #0]
 800dd22:	085b      	lsrs	r3, r3, #1
 800dd24:	011a      	lsls	r2, r3, #4
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	2240      	movs	r2, #64	@ 0x40
 800dd2e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800dd30:	e034      	b.n	800dd9c <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	2280      	movs	r2, #128	@ 0x80
 800dd36:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	085b      	lsrs	r3, r3, #1
 800dd3c:	019a      	lsls	r2, r3, #6
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800dd42:	683b      	ldr	r3, [r7, #0]
 800dd44:	085b      	lsrs	r3, r3, #1
 800dd46:	015a      	lsls	r2, r3, #5
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	2280      	movs	r2, #128	@ 0x80
 800dd50:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800dd52:	e023      	b.n	800dd9c <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	22c0      	movs	r2, #192	@ 0xc0
 800dd58:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800dd5a:	683b      	ldr	r3, [r7, #0]
 800dd5c:	085b      	lsrs	r3, r3, #1
 800dd5e:	019a      	lsls	r2, r3, #6
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800dd64:	683b      	ldr	r3, [r7, #0]
 800dd66:	085b      	lsrs	r3, r3, #1
 800dd68:	015a      	lsls	r2, r3, #5
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	2280      	movs	r2, #128	@ 0x80
 800dd72:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800dd74:	e012      	b.n	800dd9c <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	22e0      	movs	r2, #224	@ 0xe0
 800dd7a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800dd7c:	683b      	ldr	r3, [r7, #0]
 800dd7e:	085b      	lsrs	r3, r3, #1
 800dd80:	019a      	lsls	r2, r3, #6
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800dd86:	683b      	ldr	r3, [r7, #0]
 800dd88:	085b      	lsrs	r3, r3, #1
 800dd8a:	015a      	lsls	r2, r3, #5
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	2280      	movs	r2, #128	@ 0x80
 800dd94:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800dd96:	e001      	b.n	800dd9c <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 800dd98:	2301      	movs	r3, #1
 800dd9a:	e00f      	b.n	800ddbc <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800dd9c:	68bb      	ldr	r3, [r7, #8]
 800dd9e:	2b02      	cmp	r3, #2
 800dda0:	d10b      	bne.n	800ddba <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	2b01      	cmp	r3, #1
 800dda6:	d102      	bne.n	800ddae <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	2210      	movs	r2, #16
 800ddac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	2b02      	cmp	r3, #2
 800ddb2:	d102      	bne.n	800ddba <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	2208      	movs	r2, #8
 800ddb8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return HAL_OK;
 800ddba:	2300      	movs	r3, #0
}
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	3714      	adds	r7, #20
 800ddc0:	46bd      	mov	sp, r7
 800ddc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc6:	4770      	bx	lr

0800ddc8 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800ddc8:	b480      	push	{r7}
 800ddca:	b085      	sub	sp, #20
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	60f8      	str	r0, [r7, #12]
 800ddd0:	60b9      	str	r1, [r7, #8]
 800ddd2:	607a      	str	r2, [r7, #4]
 800ddd4:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	2200      	movs	r2, #0
 800ddda:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	2200      	movs	r2, #0
 800dde0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	685b      	ldr	r3, [r3, #4]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d003      	beq.n	800ddf2 <SAI_InitPCM+0x2a>
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	685b      	ldr	r3, [r3, #4]
 800ddee:	2b02      	cmp	r3, #2
 800ddf0:	d103      	bne.n	800ddfa <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	2201      	movs	r2, #1
 800ddf6:	63da      	str	r2, [r3, #60]	@ 0x3c
 800ddf8:	e002      	b.n	800de00 <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	2200      	movs	r2, #0
 800ddfe:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	2200      	movs	r2, #0
 800de04:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800de0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800de14:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	2200      	movs	r2, #0
 800de1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	683a      	ldr	r2, [r7, #0]
 800de20:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800de28:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800de2a:	68bb      	ldr	r3, [r7, #8]
 800de2c:	2b04      	cmp	r3, #4
 800de2e:	d103      	bne.n	800de38 <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	2201      	movs	r2, #1
 800de34:	645a      	str	r2, [r3, #68]	@ 0x44
 800de36:	e002      	b.n	800de3e <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	220d      	movs	r2, #13
 800de3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	2b03      	cmp	r3, #3
 800de42:	d837      	bhi.n	800deb4 <SAI_InitPCM+0xec>
 800de44:	a201      	add	r2, pc, #4	@ (adr r2, 800de4c <SAI_InitPCM+0x84>)
 800de46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de4a:	bf00      	nop
 800de4c:	0800de5d 	.word	0x0800de5d
 800de50:	0800de73 	.word	0x0800de73
 800de54:	0800de89 	.word	0x0800de89
 800de58:	0800de9f 	.word	0x0800de9f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	2280      	movs	r2, #128	@ 0x80
 800de60:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16 * nbslot;
 800de62:	683b      	ldr	r3, [r7, #0]
 800de64:	011a      	lsls	r2, r3, #4
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	2240      	movs	r2, #64	@ 0x40
 800de6e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800de70:	e022      	b.n	800deb8 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	2280      	movs	r2, #128	@ 0x80
 800de76:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800de78:	683b      	ldr	r3, [r7, #0]
 800de7a:	015a      	lsls	r2, r3, #5
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	2280      	movs	r2, #128	@ 0x80
 800de84:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800de86:	e017      	b.n	800deb8 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	22c0      	movs	r2, #192	@ 0xc0
 800de8c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800de8e:	683b      	ldr	r3, [r7, #0]
 800de90:	015a      	lsls	r2, r3, #5
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	2280      	movs	r2, #128	@ 0x80
 800de9a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800de9c:	e00c      	b.n	800deb8 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	22e0      	movs	r2, #224	@ 0xe0
 800dea2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800dea4:	683b      	ldr	r3, [r7, #0]
 800dea6:	015a      	lsls	r2, r3, #5
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	2280      	movs	r2, #128	@ 0x80
 800deb0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800deb2:	e001      	b.n	800deb8 <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 800deb4:	2301      	movs	r3, #1
 800deb6:	e000      	b.n	800deba <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 800deb8:	2300      	movs	r3, #0
}
 800deba:	4618      	mov	r0, r3
 800debc:	3714      	adds	r7, #20
 800debe:	46bd      	mov	sp, r7
 800dec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec4:	4770      	bx	lr
 800dec6:	bf00      	nop

0800dec8 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800dec8:	b480      	push	{r7}
 800deca:	b085      	sub	sp, #20
 800decc:	af00      	add	r7, sp, #0
 800dece:	6078      	str	r0, [r7, #4]
 800ded0:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800ded2:	2301      	movs	r3, #1
 800ded4:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800ded6:	683b      	ldr	r3, [r7, #0]
 800ded8:	2b01      	cmp	r3, #1
 800deda:	d103      	bne.n	800dee4 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	f043 0308 	orr.w	r3, r3, #8
 800dee2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dee8:	2b08      	cmp	r3, #8
 800deea:	d10b      	bne.n	800df04 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800def0:	2b03      	cmp	r3, #3
 800def2:	d003      	beq.n	800defc <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	685b      	ldr	r3, [r3, #4]
 800def8:	2b01      	cmp	r3, #1
 800defa:	d103      	bne.n	800df04 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	f043 0310 	orr.w	r3, r3, #16
 800df02:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	685b      	ldr	r3, [r3, #4]
 800df08:	2b03      	cmp	r3, #3
 800df0a:	d003      	beq.n	800df14 <SAI_InterruptFlag+0x4c>
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	685b      	ldr	r3, [r3, #4]
 800df10:	2b02      	cmp	r3, #2
 800df12:	d104      	bne.n	800df1e <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800df1a:	60fb      	str	r3, [r7, #12]
 800df1c:	e003      	b.n	800df26 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	f043 0304 	orr.w	r3, r3, #4
 800df24:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800df26:	68fb      	ldr	r3, [r7, #12]
}
 800df28:	4618      	mov	r0, r3
 800df2a:	3714      	adds	r7, #20
 800df2c:	46bd      	mov	sp, r7
 800df2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df32:	4770      	bx	lr

0800df34 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800df34:	b480      	push	{r7}
 800df36:	b085      	sub	sp, #20
 800df38:	af00      	add	r7, sp, #0
 800df3a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800df3c:	4b17      	ldr	r3, [pc, #92]	@ (800df9c <SAI_Disable+0x68>)
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	4a17      	ldr	r2, [pc, #92]	@ (800dfa0 <SAI_Disable+0x6c>)
 800df42:	fba2 2303 	umull	r2, r3, r2, r3
 800df46:	0b1b      	lsrs	r3, r3, #12
 800df48:	009b      	lsls	r3, r3, #2
 800df4a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800df4c:	2300      	movs	r3, #0
 800df4e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	681a      	ldr	r2, [r3, #0]
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800df5e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	1e5a      	subs	r2, r3, #1
 800df64:	60fa      	str	r2, [r7, #12]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d10a      	bne.n	800df80 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df70:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800df7a:	2303      	movs	r3, #3
 800df7c:	72fb      	strb	r3, [r7, #11]
      break;
 800df7e:	e006      	b.n	800df8e <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d1e8      	bne.n	800df60 <SAI_Disable+0x2c>

  return status;
 800df8e:	7afb      	ldrb	r3, [r7, #11]
}
 800df90:	4618      	mov	r0, r3
 800df92:	3714      	adds	r7, #20
 800df94:	46bd      	mov	sp, r7
 800df96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df9a:	4770      	bx	lr
 800df9c:	20012000 	.word	0x20012000
 800dfa0:	95cbec1b 	.word	0x95cbec1b

0800dfa4 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	b084      	sub	sp, #16
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfb0:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	69db      	ldr	r3, [r3, #28]
 800dfb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dfba:	d01c      	beq.n	800dff6 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	2200      	movs	r2, #0
 800dfc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	681a      	ldr	r2, [r3, #0]
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800dfd2:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800dfd4:	2100      	movs	r1, #0
 800dfd6:	68f8      	ldr	r0, [r7, #12]
 800dfd8:	f7ff ff76 	bl	800dec8 <SAI_InterruptFlag>
 800dfdc:	4603      	mov	r3, r0
 800dfde:	43d9      	mvns	r1, r3
 800dfe0:	68fb      	ldr	r3, [r7, #12]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	691a      	ldr	r2, [r3, #16]
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	400a      	ands	r2, r1
 800dfec:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	2201      	movs	r2, #1
 800dff2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800dff6:	68f8      	ldr	r0, [r7, #12]
 800dff8:	f7f6 ffce 	bl	8004f98 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800dffc:	bf00      	nop
 800dffe:	3710      	adds	r7, #16
 800e000:	46bd      	mov	sp, r7
 800e002:	bd80      	pop	{r7, pc}

0800e004 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e004:	b580      	push	{r7, lr}
 800e006:	b084      	sub	sp, #16
 800e008:	af00      	add	r7, sp, #0
 800e00a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e010:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800e012:	68f8      	ldr	r0, [r7, #12]
 800e014:	f7f6 ffca 	bl	8004fac <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800e018:	bf00      	nop
 800e01a:	3710      	adds	r7, #16
 800e01c:	46bd      	mov	sp, r7
 800e01e:	bd80      	pop	{r7, pc}

0800e020 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b084      	sub	sp, #16
 800e024:	af00      	add	r7, sp, #0
 800e026:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e02c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	69db      	ldr	r3, [r3, #28]
 800e032:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e036:	d01c      	beq.n	800e072 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	681a      	ldr	r2, [r3, #0]
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800e046:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	2200      	movs	r2, #0
 800e04c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800e050:	2100      	movs	r1, #0
 800e052:	68f8      	ldr	r0, [r7, #12]
 800e054:	f7ff ff38 	bl	800dec8 <SAI_InterruptFlag>
 800e058:	4603      	mov	r3, r0
 800e05a:	43d9      	mvns	r1, r3
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	691a      	ldr	r2, [r3, #16]
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	400a      	ands	r2, r1
 800e068:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	2201      	movs	r2, #1
 800e06e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800e072:	68f8      	ldr	r0, [r7, #12]
 800e074:	f7f7 f99a 	bl	80053ac <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800e078:	bf00      	nop
 800e07a:	3710      	adds	r7, #16
 800e07c:	46bd      	mov	sp, r7
 800e07e:	bd80      	pop	{r7, pc}

0800e080 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e080:	b580      	push	{r7, lr}
 800e082:	b084      	sub	sp, #16
 800e084:	af00      	add	r7, sp, #0
 800e086:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e08c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800e08e:	68f8      	ldr	r0, [r7, #12]
 800e090:	f7f7 f996 	bl	80053c0 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800e094:	bf00      	nop
 800e096:	3710      	adds	r7, #16
 800e098:	46bd      	mov	sp, r7
 800e09a:	bd80      	pop	{r7, pc}

0800e09c <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b084      	sub	sp, #16
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0a8:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e0b0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e0be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e0c0:	2b01      	cmp	r3, #1
 800e0c2:	d004      	beq.n	800e0ce <SAI_DMAError+0x32>
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e0ca:	2b01      	cmp	r3, #1
 800e0cc:	d112      	bne.n	800e0f4 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	681a      	ldr	r2, [r3, #0]
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800e0dc:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800e0de:	68f8      	ldr	r0, [r7, #12]
 800e0e0:	f7ff ff28 	bl	800df34 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	2201      	movs	r2, #1
 800e0e8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	2200      	movs	r2, #0
 800e0f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800e0f4:	68f8      	ldr	r0, [r7, #12]
 800e0f6:	f7f6 ff63 	bl	8004fc0 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800e0fa:	bf00      	nop
 800e0fc:	3710      	adds	r7, #16
 800e0fe:	46bd      	mov	sp, r7
 800e100:	bd80      	pop	{r7, pc}

0800e102 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800e102:	b580      	push	{r7, lr}
 800e104:	b082      	sub	sp, #8
 800e106:	af00      	add	r7, sp, #0
 800e108:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d101      	bne.n	800e114 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800e110:	2301      	movs	r3, #1
 800e112:	e022      	b.n	800e15a <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e11a:	b2db      	uxtb	r3, r3
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d105      	bne.n	800e12c <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	2200      	movs	r2, #0
 800e124:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800e126:	6878      	ldr	r0, [r7, #4]
 800e128:	f7f4 fb94 	bl	8002854 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	2203      	movs	r2, #3
 800e130:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800e134:	6878      	ldr	r0, [r7, #4]
 800e136:	f000 f815 	bl	800e164 <HAL_SD_InitCard>
 800e13a:	4603      	mov	r3, r0
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d001      	beq.n	800e144 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800e140:	2301      	movs	r3, #1
 800e142:	e00a      	b.n	800e15a <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	2200      	movs	r2, #0
 800e148:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	2200      	movs	r2, #0
 800e14e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	2201      	movs	r2, #1
 800e154:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800e158:	2300      	movs	r3, #0
}
 800e15a:	4618      	mov	r0, r3
 800e15c:	3708      	adds	r7, #8
 800e15e:	46bd      	mov	sp, r7
 800e160:	bd80      	pop	{r7, pc}
	...

0800e164 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e164:	b5b0      	push	{r4, r5, r7, lr}
 800e166:	b08e      	sub	sp, #56	@ 0x38
 800e168:	af04      	add	r7, sp, #16
 800e16a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800e16c:	2300      	movs	r3, #0
 800e16e:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800e170:	2300      	movs	r3, #0
 800e172:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800e174:	2300      	movs	r3, #0
 800e176:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800e178:	2300      	movs	r3, #0
 800e17a:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800e17c:	2300      	movs	r3, #0
 800e17e:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800e180:	2376      	movs	r3, #118	@ 0x76
 800e182:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	681d      	ldr	r5, [r3, #0]
 800e188:	466c      	mov	r4, sp
 800e18a:	f107 0318 	add.w	r3, r7, #24
 800e18e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e192:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e196:	f107 030c 	add.w	r3, r7, #12
 800e19a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e19c:	4628      	mov	r0, r5
 800e19e:	f003 f85b 	bl	8011258 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	685a      	ldr	r2, [r3, #4]
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e1b0:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	f003 f887 	bl	80112ca <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	685a      	ldr	r2, [r3, #4]
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e1ca:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800e1cc:	2002      	movs	r0, #2
 800e1ce:	f7f7 fc71 	bl	8005ab4 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800e1d2:	6878      	ldr	r0, [r7, #4]
 800e1d4:	f000 fe10 	bl	800edf8 <SD_PowerON>
 800e1d8:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800e1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d00b      	beq.n	800e1f8 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	2201      	movs	r2, #1
 800e1e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e1ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1ee:	431a      	orrs	r2, r3
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800e1f4:	2301      	movs	r3, #1
 800e1f6:	e02e      	b.n	800e256 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800e1f8:	6878      	ldr	r0, [r7, #4]
 800e1fa:	f000 fd2f 	bl	800ec5c <SD_InitCard>
 800e1fe:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800e200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e202:	2b00      	cmp	r3, #0
 800e204:	d00b      	beq.n	800e21e <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	2201      	movs	r2, #1
 800e20a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e214:	431a      	orrs	r2, r3
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800e21a:	2301      	movs	r3, #1
 800e21c:	e01b      	b.n	800e256 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800e226:	4618      	mov	r0, r3
 800e228:	f003 f8e2 	bl	80113f0 <SDMMC_CmdBlockLength>
 800e22c:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800e22e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e230:	2b00      	cmp	r3, #0
 800e232:	d00f      	beq.n	800e254 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	4a09      	ldr	r2, [pc, #36]	@ (800e260 <HAL_SD_InitCard+0xfc>)
 800e23a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e242:	431a      	orrs	r2, r3
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	2201      	movs	r2, #1
 800e24c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800e250:	2301      	movs	r3, #1
 800e252:	e000      	b.n	800e256 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800e254:	2300      	movs	r3, #0
}
 800e256:	4618      	mov	r0, r3
 800e258:	3728      	adds	r7, #40	@ 0x28
 800e25a:	46bd      	mov	sp, r7
 800e25c:	bdb0      	pop	{r4, r5, r7, pc}
 800e25e:	bf00      	nop
 800e260:	004005ff 	.word	0x004005ff

0800e264 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800e264:	b580      	push	{r7, lr}
 800e266:	b08c      	sub	sp, #48	@ 0x30
 800e268:	af00      	add	r7, sp, #0
 800e26a:	60f8      	str	r0, [r7, #12]
 800e26c:	60b9      	str	r1, [r7, #8]
 800e26e:	607a      	str	r2, [r7, #4]
 800e270:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800e276:	68bb      	ldr	r3, [r7, #8]
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d107      	bne.n	800e28c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e280:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800e288:	2301      	movs	r3, #1
 800e28a:	e0c3      	b.n	800e414 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e292:	b2db      	uxtb	r3, r3
 800e294:	2b01      	cmp	r3, #1
 800e296:	f040 80bc 	bne.w	800e412 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	2200      	movs	r2, #0
 800e29e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e2a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e2a2:	683b      	ldr	r3, [r7, #0]
 800e2a4:	441a      	add	r2, r3
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e2aa:	429a      	cmp	r2, r3
 800e2ac:	d907      	bls.n	800e2be <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2b2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800e2ba:	2301      	movs	r3, #1
 800e2bc:	e0aa      	b.n	800e414 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	2203      	movs	r2, #3
 800e2c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	2200      	movs	r2, #0
 800e2cc:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800e2dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2e2:	4a4e      	ldr	r2, [pc, #312]	@ (800e41c <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800e2e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2ea:	4a4d      	ldr	r2, [pc, #308]	@ (800e420 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800e2ec:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2f2:	2200      	movs	r2, #0
 800e2f4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e30e:	689a      	ldr	r2, [r3, #8]
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	430a      	orrs	r2, r1
 800e318:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	3380      	adds	r3, #128	@ 0x80
 800e324:	4619      	mov	r1, r3
 800e326:	68ba      	ldr	r2, [r7, #8]
 800e328:	683b      	ldr	r3, [r7, #0]
 800e32a:	025b      	lsls	r3, r3, #9
 800e32c:	089b      	lsrs	r3, r3, #2
 800e32e:	f7f8 fa4f 	bl	80067d0 <HAL_DMA_Start_IT>
 800e332:	4603      	mov	r3, r0
 800e334:	2b00      	cmp	r3, #0
 800e336:	d017      	beq.n	800e368 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800e346:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	4a35      	ldr	r2, [pc, #212]	@ (800e424 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800e34e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e354:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	2201      	movs	r2, #1
 800e360:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800e364:	2301      	movs	r3, #1
 800e366:	e055      	b.n	800e414 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	f042 0208 	orr.w	r2, r2, #8
 800e376:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e37c:	2b01      	cmp	r3, #1
 800e37e:	d002      	beq.n	800e386 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800e380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e382:	025b      	lsls	r3, r3, #9
 800e384:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e386:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e38a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e38c:	683b      	ldr	r3, [r7, #0]
 800e38e:	025b      	lsls	r3, r3, #9
 800e390:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e392:	2390      	movs	r3, #144	@ 0x90
 800e394:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e396:	2302      	movs	r3, #2
 800e398:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e39a:	2300      	movs	r3, #0
 800e39c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800e39e:	2301      	movs	r3, #1
 800e3a0:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	f107 0210 	add.w	r2, r7, #16
 800e3aa:	4611      	mov	r1, r2
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	f002 fff3 	bl	8011398 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800e3b2:	683b      	ldr	r3, [r7, #0]
 800e3b4:	2b01      	cmp	r3, #1
 800e3b6:	d90a      	bls.n	800e3ce <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	2282      	movs	r2, #130	@ 0x82
 800e3bc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	f003 f857 	bl	8011478 <SDMMC_CmdReadMultiBlock>
 800e3ca:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800e3cc:	e009      	b.n	800e3e2 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	2281      	movs	r2, #129	@ 0x81
 800e3d2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e3da:	4618      	mov	r0, r3
 800e3dc:	f003 f82a 	bl	8011434 <SDMMC_CmdReadSingleBlock>
 800e3e0:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800e3e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d012      	beq.n	800e40e <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	4a0d      	ldr	r2, [pc, #52]	@ (800e424 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800e3ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e3f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3f6:	431a      	orrs	r2, r3
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	2201      	movs	r2, #1
 800e400:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	2200      	movs	r2, #0
 800e408:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800e40a:	2301      	movs	r3, #1
 800e40c:	e002      	b.n	800e414 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800e40e:	2300      	movs	r3, #0
 800e410:	e000      	b.n	800e414 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800e412:	2302      	movs	r3, #2
  }
}
 800e414:	4618      	mov	r0, r3
 800e416:	3730      	adds	r7, #48	@ 0x30
 800e418:	46bd      	mov	sp, r7
 800e41a:	bd80      	pop	{r7, pc}
 800e41c:	0800eb47 	.word	0x0800eb47
 800e420:	0800ebb9 	.word	0x0800ebb9
 800e424:	004005ff 	.word	0x004005ff

0800e428 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800e428:	b580      	push	{r7, lr}
 800e42a:	b08c      	sub	sp, #48	@ 0x30
 800e42c:	af00      	add	r7, sp, #0
 800e42e:	60f8      	str	r0, [r7, #12]
 800e430:	60b9      	str	r1, [r7, #8]
 800e432:	607a      	str	r2, [r7, #4]
 800e434:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800e43a:	68bb      	ldr	r3, [r7, #8]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d107      	bne.n	800e450 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e444:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800e44c:	2301      	movs	r3, #1
 800e44e:	e0c6      	b.n	800e5de <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e456:	b2db      	uxtb	r3, r3
 800e458:	2b01      	cmp	r3, #1
 800e45a:	f040 80bf 	bne.w	800e5dc <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	2200      	movs	r2, #0
 800e462:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e464:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e466:	683b      	ldr	r3, [r7, #0]
 800e468:	441a      	add	r2, r3
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e46e:	429a      	cmp	r2, r3
 800e470:	d907      	bls.n	800e482 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e476:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800e47e:	2301      	movs	r3, #1
 800e480:	e0ad      	b.n	800e5de <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	2203      	movs	r2, #3
 800e486:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	2200      	movs	r2, #0
 800e490:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	f042 021a 	orr.w	r2, r2, #26
 800e4a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4a6:	4a50      	ldr	r2, [pc, #320]	@ (800e5e8 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800e4a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4ae:	4a4f      	ldr	r2, [pc, #316]	@ (800e5ec <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800e4b0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4b6:	2200      	movs	r2, #0
 800e4b8:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4be:	2b01      	cmp	r3, #1
 800e4c0:	d002      	beq.n	800e4c8 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800e4c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4c4:	025b      	lsls	r3, r3, #9
 800e4c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800e4c8:	683b      	ldr	r3, [r7, #0]
 800e4ca:	2b01      	cmp	r3, #1
 800e4cc:	d90a      	bls.n	800e4e4 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	22a0      	movs	r2, #160	@ 0xa0
 800e4d2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e4da:	4618      	mov	r0, r3
 800e4dc:	f003 f810 	bl	8011500 <SDMMC_CmdWriteMultiBlock>
 800e4e0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800e4e2:	e009      	b.n	800e4f8 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	2290      	movs	r2, #144	@ 0x90
 800e4e8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e4f0:	4618      	mov	r0, r3
 800e4f2:	f002 ffe3 	bl	80114bc <SDMMC_CmdWriteSingleBlock>
 800e4f6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800e4f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d012      	beq.n	800e524 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	4a3b      	ldr	r2, [pc, #236]	@ (800e5f0 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800e504:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e50a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e50c:	431a      	orrs	r2, r3
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	2201      	movs	r2, #1
 800e516:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	2200      	movs	r2, #0
 800e51e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800e520:	2301      	movs	r3, #1
 800e522:	e05c      	b.n	800e5de <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	f042 0208 	orr.w	r2, r2, #8
 800e532:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e538:	2240      	movs	r2, #64	@ 0x40
 800e53a:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e54c:	689a      	ldr	r2, [r3, #8]
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	430a      	orrs	r2, r1
 800e556:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800e55c:	68b9      	ldr	r1, [r7, #8]
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	3380      	adds	r3, #128	@ 0x80
 800e564:	461a      	mov	r2, r3
 800e566:	683b      	ldr	r3, [r7, #0]
 800e568:	025b      	lsls	r3, r3, #9
 800e56a:	089b      	lsrs	r3, r3, #2
 800e56c:	f7f8 f930 	bl	80067d0 <HAL_DMA_Start_IT>
 800e570:	4603      	mov	r3, r0
 800e572:	2b00      	cmp	r3, #0
 800e574:	d01a      	beq.n	800e5ac <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	f022 021a 	bic.w	r2, r2, #26
 800e584:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	4a19      	ldr	r2, [pc, #100]	@ (800e5f0 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800e58c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e592:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	2201      	movs	r2, #1
 800e59e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	2200      	movs	r2, #0
 800e5a6:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800e5a8:	2301      	movs	r3, #1
 800e5aa:	e018      	b.n	800e5de <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e5ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e5b0:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e5b2:	683b      	ldr	r3, [r7, #0]
 800e5b4:	025b      	lsls	r3, r3, #9
 800e5b6:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e5b8:	2390      	movs	r3, #144	@ 0x90
 800e5ba:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800e5bc:	2300      	movs	r3, #0
 800e5be:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e5c0:	2300      	movs	r3, #0
 800e5c2:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800e5c4:	2301      	movs	r3, #1
 800e5c6:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	f107 0210 	add.w	r2, r7, #16
 800e5d0:	4611      	mov	r1, r2
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	f002 fee0 	bl	8011398 <SDMMC_ConfigData>

      return HAL_OK;
 800e5d8:	2300      	movs	r3, #0
 800e5da:	e000      	b.n	800e5de <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800e5dc:	2302      	movs	r3, #2
  }
}
 800e5de:	4618      	mov	r0, r3
 800e5e0:	3730      	adds	r7, #48	@ 0x30
 800e5e2:	46bd      	mov	sp, r7
 800e5e4:	bd80      	pop	{r7, pc}
 800e5e6:	bf00      	nop
 800e5e8:	0800eb1d 	.word	0x0800eb1d
 800e5ec:	0800ebb9 	.word	0x0800ebb9
 800e5f0:	004005ff 	.word	0x004005ff

0800e5f4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800e5f4:	b480      	push	{r7}
 800e5f6:	b083      	sub	sp, #12
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800e5fc:	bf00      	nop
 800e5fe:	370c      	adds	r7, #12
 800e600:	46bd      	mov	sp, r7
 800e602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e606:	4770      	bx	lr

0800e608 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800e608:	b480      	push	{r7}
 800e60a:	b083      	sub	sp, #12
 800e60c:	af00      	add	r7, sp, #0
 800e60e:	6078      	str	r0, [r7, #4]
 800e610:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e616:	0f9b      	lsrs	r3, r3, #30
 800e618:	b2da      	uxtb	r2, r3
 800e61a:	683b      	ldr	r3, [r7, #0]
 800e61c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e622:	0e9b      	lsrs	r3, r3, #26
 800e624:	b2db      	uxtb	r3, r3
 800e626:	f003 030f 	and.w	r3, r3, #15
 800e62a:	b2da      	uxtb	r2, r3
 800e62c:	683b      	ldr	r3, [r7, #0]
 800e62e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e634:	0e1b      	lsrs	r3, r3, #24
 800e636:	b2db      	uxtb	r3, r3
 800e638:	f003 0303 	and.w	r3, r3, #3
 800e63c:	b2da      	uxtb	r2, r3
 800e63e:	683b      	ldr	r3, [r7, #0]
 800e640:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e646:	0c1b      	lsrs	r3, r3, #16
 800e648:	b2da      	uxtb	r2, r3
 800e64a:	683b      	ldr	r3, [r7, #0]
 800e64c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e652:	0a1b      	lsrs	r3, r3, #8
 800e654:	b2da      	uxtb	r2, r3
 800e656:	683b      	ldr	r3, [r7, #0]
 800e658:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e65e:	b2da      	uxtb	r2, r3
 800e660:	683b      	ldr	r3, [r7, #0]
 800e662:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e668:	0d1b      	lsrs	r3, r3, #20
 800e66a:	b29a      	uxth	r2, r3
 800e66c:	683b      	ldr	r3, [r7, #0]
 800e66e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e674:	0c1b      	lsrs	r3, r3, #16
 800e676:	b2db      	uxtb	r3, r3
 800e678:	f003 030f 	and.w	r3, r3, #15
 800e67c:	b2da      	uxtb	r2, r3
 800e67e:	683b      	ldr	r3, [r7, #0]
 800e680:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e686:	0bdb      	lsrs	r3, r3, #15
 800e688:	b2db      	uxtb	r3, r3
 800e68a:	f003 0301 	and.w	r3, r3, #1
 800e68e:	b2da      	uxtb	r2, r3
 800e690:	683b      	ldr	r3, [r7, #0]
 800e692:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e698:	0b9b      	lsrs	r3, r3, #14
 800e69a:	b2db      	uxtb	r3, r3
 800e69c:	f003 0301 	and.w	r3, r3, #1
 800e6a0:	b2da      	uxtb	r2, r3
 800e6a2:	683b      	ldr	r3, [r7, #0]
 800e6a4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e6aa:	0b5b      	lsrs	r3, r3, #13
 800e6ac:	b2db      	uxtb	r3, r3
 800e6ae:	f003 0301 	and.w	r3, r3, #1
 800e6b2:	b2da      	uxtb	r2, r3
 800e6b4:	683b      	ldr	r3, [r7, #0]
 800e6b6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e6bc:	0b1b      	lsrs	r3, r3, #12
 800e6be:	b2db      	uxtb	r3, r3
 800e6c0:	f003 0301 	and.w	r3, r3, #1
 800e6c4:	b2da      	uxtb	r2, r3
 800e6c6:	683b      	ldr	r3, [r7, #0]
 800e6c8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800e6ca:	683b      	ldr	r3, [r7, #0]
 800e6cc:	2200      	movs	r2, #0
 800e6ce:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d163      	bne.n	800e7a0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e6dc:	009a      	lsls	r2, r3, #2
 800e6de:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800e6e2:	4013      	ands	r3, r2
 800e6e4:	687a      	ldr	r2, [r7, #4]
 800e6e6:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800e6e8:	0f92      	lsrs	r2, r2, #30
 800e6ea:	431a      	orrs	r2, r3
 800e6ec:	683b      	ldr	r3, [r7, #0]
 800e6ee:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e6f4:	0edb      	lsrs	r3, r3, #27
 800e6f6:	b2db      	uxtb	r3, r3
 800e6f8:	f003 0307 	and.w	r3, r3, #7
 800e6fc:	b2da      	uxtb	r2, r3
 800e6fe:	683b      	ldr	r3, [r7, #0]
 800e700:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e706:	0e1b      	lsrs	r3, r3, #24
 800e708:	b2db      	uxtb	r3, r3
 800e70a:	f003 0307 	and.w	r3, r3, #7
 800e70e:	b2da      	uxtb	r2, r3
 800e710:	683b      	ldr	r3, [r7, #0]
 800e712:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e718:	0d5b      	lsrs	r3, r3, #21
 800e71a:	b2db      	uxtb	r3, r3
 800e71c:	f003 0307 	and.w	r3, r3, #7
 800e720:	b2da      	uxtb	r2, r3
 800e722:	683b      	ldr	r3, [r7, #0]
 800e724:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e72a:	0c9b      	lsrs	r3, r3, #18
 800e72c:	b2db      	uxtb	r3, r3
 800e72e:	f003 0307 	and.w	r3, r3, #7
 800e732:	b2da      	uxtb	r2, r3
 800e734:	683b      	ldr	r3, [r7, #0]
 800e736:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e73c:	0bdb      	lsrs	r3, r3, #15
 800e73e:	b2db      	uxtb	r3, r3
 800e740:	f003 0307 	and.w	r3, r3, #7
 800e744:	b2da      	uxtb	r2, r3
 800e746:	683b      	ldr	r3, [r7, #0]
 800e748:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800e74a:	683b      	ldr	r3, [r7, #0]
 800e74c:	691b      	ldr	r3, [r3, #16]
 800e74e:	1c5a      	adds	r2, r3, #1
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800e754:	683b      	ldr	r3, [r7, #0]
 800e756:	7e1b      	ldrb	r3, [r3, #24]
 800e758:	b2db      	uxtb	r3, r3
 800e75a:	f003 0307 	and.w	r3, r3, #7
 800e75e:	3302      	adds	r3, #2
 800e760:	2201      	movs	r2, #1
 800e762:	fa02 f303 	lsl.w	r3, r2, r3
 800e766:	687a      	ldr	r2, [r7, #4]
 800e768:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800e76a:	fb03 f202 	mul.w	r2, r3, r2
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800e772:	683b      	ldr	r3, [r7, #0]
 800e774:	7a1b      	ldrb	r3, [r3, #8]
 800e776:	b2db      	uxtb	r3, r3
 800e778:	f003 030f 	and.w	r3, r3, #15
 800e77c:	2201      	movs	r2, #1
 800e77e:	409a      	lsls	r2, r3
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e788:	687a      	ldr	r2, [r7, #4]
 800e78a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800e78c:	0a52      	lsrs	r2, r2, #9
 800e78e:	fb03 f202 	mul.w	r2, r3, r2
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e79c:	661a      	str	r2, [r3, #96]	@ 0x60
 800e79e:	e031      	b.n	800e804 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e7a4:	2b01      	cmp	r3, #1
 800e7a6:	d11d      	bne.n	800e7e4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e7ac:	041b      	lsls	r3, r3, #16
 800e7ae:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e7b6:	0c1b      	lsrs	r3, r3, #16
 800e7b8:	431a      	orrs	r2, r3
 800e7ba:	683b      	ldr	r3, [r7, #0]
 800e7bc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800e7be:	683b      	ldr	r3, [r7, #0]
 800e7c0:	691b      	ldr	r3, [r3, #16]
 800e7c2:	3301      	adds	r3, #1
 800e7c4:	029a      	lsls	r2, r3, #10
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e7d8:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	661a      	str	r2, [r3, #96]	@ 0x60
 800e7e2:	e00f      	b.n	800e804 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	4a58      	ldr	r2, [pc, #352]	@ (800e94c <HAL_SD_GetCardCSD+0x344>)
 800e7ea:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7f0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	2201      	movs	r2, #1
 800e7fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800e800:	2301      	movs	r3, #1
 800e802:	e09d      	b.n	800e940 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e808:	0b9b      	lsrs	r3, r3, #14
 800e80a:	b2db      	uxtb	r3, r3
 800e80c:	f003 0301 	and.w	r3, r3, #1
 800e810:	b2da      	uxtb	r2, r3
 800e812:	683b      	ldr	r3, [r7, #0]
 800e814:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e81a:	09db      	lsrs	r3, r3, #7
 800e81c:	b2db      	uxtb	r3, r3
 800e81e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e822:	b2da      	uxtb	r2, r3
 800e824:	683b      	ldr	r3, [r7, #0]
 800e826:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e82c:	b2db      	uxtb	r3, r3
 800e82e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e832:	b2da      	uxtb	r2, r3
 800e834:	683b      	ldr	r3, [r7, #0]
 800e836:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e83c:	0fdb      	lsrs	r3, r3, #31
 800e83e:	b2da      	uxtb	r2, r3
 800e840:	683b      	ldr	r3, [r7, #0]
 800e842:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e848:	0f5b      	lsrs	r3, r3, #29
 800e84a:	b2db      	uxtb	r3, r3
 800e84c:	f003 0303 	and.w	r3, r3, #3
 800e850:	b2da      	uxtb	r2, r3
 800e852:	683b      	ldr	r3, [r7, #0]
 800e854:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e85a:	0e9b      	lsrs	r3, r3, #26
 800e85c:	b2db      	uxtb	r3, r3
 800e85e:	f003 0307 	and.w	r3, r3, #7
 800e862:	b2da      	uxtb	r2, r3
 800e864:	683b      	ldr	r3, [r7, #0]
 800e866:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e86c:	0d9b      	lsrs	r3, r3, #22
 800e86e:	b2db      	uxtb	r3, r3
 800e870:	f003 030f 	and.w	r3, r3, #15
 800e874:	b2da      	uxtb	r2, r3
 800e876:	683b      	ldr	r3, [r7, #0]
 800e878:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e87e:	0d5b      	lsrs	r3, r3, #21
 800e880:	b2db      	uxtb	r3, r3
 800e882:	f003 0301 	and.w	r3, r3, #1
 800e886:	b2da      	uxtb	r2, r3
 800e888:	683b      	ldr	r3, [r7, #0]
 800e88a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800e88e:	683b      	ldr	r3, [r7, #0]
 800e890:	2200      	movs	r2, #0
 800e892:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e89a:	0c1b      	lsrs	r3, r3, #16
 800e89c:	b2db      	uxtb	r3, r3
 800e89e:	f003 0301 	and.w	r3, r3, #1
 800e8a2:	b2da      	uxtb	r2, r3
 800e8a4:	683b      	ldr	r3, [r7, #0]
 800e8a6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e8ae:	0bdb      	lsrs	r3, r3, #15
 800e8b0:	b2db      	uxtb	r3, r3
 800e8b2:	f003 0301 	and.w	r3, r3, #1
 800e8b6:	b2da      	uxtb	r2, r3
 800e8b8:	683b      	ldr	r3, [r7, #0]
 800e8ba:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e8c2:	0b9b      	lsrs	r3, r3, #14
 800e8c4:	b2db      	uxtb	r3, r3
 800e8c6:	f003 0301 	and.w	r3, r3, #1
 800e8ca:	b2da      	uxtb	r2, r3
 800e8cc:	683b      	ldr	r3, [r7, #0]
 800e8ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e8d6:	0b5b      	lsrs	r3, r3, #13
 800e8d8:	b2db      	uxtb	r3, r3
 800e8da:	f003 0301 	and.w	r3, r3, #1
 800e8de:	b2da      	uxtb	r2, r3
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e8ea:	0b1b      	lsrs	r3, r3, #12
 800e8ec:	b2db      	uxtb	r3, r3
 800e8ee:	f003 0301 	and.w	r3, r3, #1
 800e8f2:	b2da      	uxtb	r2, r3
 800e8f4:	683b      	ldr	r3, [r7, #0]
 800e8f6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e8fe:	0a9b      	lsrs	r3, r3, #10
 800e900:	b2db      	uxtb	r3, r3
 800e902:	f003 0303 	and.w	r3, r3, #3
 800e906:	b2da      	uxtb	r2, r3
 800e908:	683b      	ldr	r3, [r7, #0]
 800e90a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e912:	0a1b      	lsrs	r3, r3, #8
 800e914:	b2db      	uxtb	r3, r3
 800e916:	f003 0303 	and.w	r3, r3, #3
 800e91a:	b2da      	uxtb	r2, r3
 800e91c:	683b      	ldr	r3, [r7, #0]
 800e91e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e926:	085b      	lsrs	r3, r3, #1
 800e928:	b2db      	uxtb	r3, r3
 800e92a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e92e:	b2da      	uxtb	r2, r3
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	2201      	movs	r2, #1
 800e93a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800e93e:	2300      	movs	r3, #0
}
 800e940:	4618      	mov	r0, r3
 800e942:	370c      	adds	r7, #12
 800e944:	46bd      	mov	sp, r7
 800e946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e94a:	4770      	bx	lr
 800e94c:	004005ff 	.word	0x004005ff

0800e950 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800e950:	b480      	push	{r7}
 800e952:	b083      	sub	sp, #12
 800e954:	af00      	add	r7, sp, #0
 800e956:	6078      	str	r0, [r7, #4]
 800e958:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e95e:	683b      	ldr	r3, [r7, #0]
 800e960:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e966:	683b      	ldr	r3, [r7, #0]
 800e968:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e96e:	683b      	ldr	r3, [r7, #0]
 800e970:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e976:	683b      	ldr	r3, [r7, #0]
 800e978:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e97e:	683b      	ldr	r3, [r7, #0]
 800e980:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e986:	683b      	ldr	r3, [r7, #0]
 800e988:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e98e:	683b      	ldr	r3, [r7, #0]
 800e990:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e996:	683b      	ldr	r3, [r7, #0]
 800e998:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800e99a:	2300      	movs	r3, #0
}
 800e99c:	4618      	mov	r0, r3
 800e99e:	370c      	adds	r7, #12
 800e9a0:	46bd      	mov	sp, r7
 800e9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9a6:	4770      	bx	lr

0800e9a8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800e9a8:	b5b0      	push	{r4, r5, r7, lr}
 800e9aa:	b08e      	sub	sp, #56	@ 0x38
 800e9ac:	af04      	add	r7, sp, #16
 800e9ae:	6078      	str	r0, [r7, #4]
 800e9b0:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800e9b2:	2300      	movs	r3, #0
 800e9b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	2203      	movs	r2, #3
 800e9bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e9c4:	2b03      	cmp	r3, #3
 800e9c6:	d02e      	beq.n	800ea26 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800e9c8:	683b      	ldr	r3, [r7, #0]
 800e9ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e9ce:	d106      	bne.n	800e9de <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9d4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	639a      	str	r2, [r3, #56]	@ 0x38
 800e9dc:	e029      	b.n	800ea32 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800e9de:	683b      	ldr	r3, [r7, #0]
 800e9e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e9e4:	d10a      	bne.n	800e9fc <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800e9e6:	6878      	ldr	r0, [r7, #4]
 800e9e8:	f000 fabc 	bl	800ef64 <SD_WideBus_Enable>
 800e9ec:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e9f2:	6a3b      	ldr	r3, [r7, #32]
 800e9f4:	431a      	orrs	r2, r3
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	639a      	str	r2, [r3, #56]	@ 0x38
 800e9fa:	e01a      	b.n	800ea32 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800e9fc:	683b      	ldr	r3, [r7, #0]
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d10a      	bne.n	800ea18 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800ea02:	6878      	ldr	r0, [r7, #4]
 800ea04:	f000 faf9 	bl	800effa <SD_WideBus_Disable>
 800ea08:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ea0e:	6a3b      	ldr	r3, [r7, #32]
 800ea10:	431a      	orrs	r2, r3
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	639a      	str	r2, [r3, #56]	@ 0x38
 800ea16:	e00c      	b.n	800ea32 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea1c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	639a      	str	r2, [r3, #56]	@ 0x38
 800ea24:	e005      	b.n	800ea32 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea2a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d00b      	beq.n	800ea52 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	4a26      	ldr	r2, [pc, #152]	@ (800ead8 <HAL_SD_ConfigWideBusOperation+0x130>)
 800ea40:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	2201      	movs	r2, #1
 800ea46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800ea4a:	2301      	movs	r3, #1
 800ea4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ea50:	e01f      	b.n	800ea92 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	685b      	ldr	r3, [r3, #4]
 800ea56:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	689b      	ldr	r3, [r3, #8]
 800ea5c:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	68db      	ldr	r3, [r3, #12]
 800ea62:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800ea64:	683b      	ldr	r3, [r7, #0]
 800ea66:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	695b      	ldr	r3, [r3, #20]
 800ea6c:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	699b      	ldr	r3, [r3, #24]
 800ea72:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	681d      	ldr	r5, [r3, #0]
 800ea78:	466c      	mov	r4, sp
 800ea7a:	f107 0314 	add.w	r3, r7, #20
 800ea7e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ea82:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ea86:	f107 0308 	add.w	r3, r7, #8
 800ea8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ea8c:	4628      	mov	r0, r5
 800ea8e:	f002 fbe3 	bl	8011258 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ea9a:	4618      	mov	r0, r3
 800ea9c:	f002 fca8 	bl	80113f0 <SDMMC_CmdBlockLength>
 800eaa0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800eaa2:	6a3b      	ldr	r3, [r7, #32]
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d00c      	beq.n	800eac2 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	4a0a      	ldr	r2, [pc, #40]	@ (800ead8 <HAL_SD_ConfigWideBusOperation+0x130>)
 800eaae:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800eab4:	6a3b      	ldr	r3, [r7, #32]
 800eab6:	431a      	orrs	r2, r3
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800eabc:	2301      	movs	r3, #1
 800eabe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	2201      	movs	r2, #1
 800eac6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800eaca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800eace:	4618      	mov	r0, r3
 800ead0:	3728      	adds	r7, #40	@ 0x28
 800ead2:	46bd      	mov	sp, r7
 800ead4:	bdb0      	pop	{r4, r5, r7, pc}
 800ead6:	bf00      	nop
 800ead8:	004005ff 	.word	0x004005ff

0800eadc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800eadc:	b580      	push	{r7, lr}
 800eade:	b086      	sub	sp, #24
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800eae4:	2300      	movs	r3, #0
 800eae6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800eae8:	f107 030c 	add.w	r3, r7, #12
 800eaec:	4619      	mov	r1, r3
 800eaee:	6878      	ldr	r0, [r7, #4]
 800eaf0:	f000 fa10 	bl	800ef14 <SD_SendStatus>
 800eaf4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800eaf6:	697b      	ldr	r3, [r7, #20]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d005      	beq.n	800eb08 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800eb00:	697b      	ldr	r3, [r7, #20]
 800eb02:	431a      	orrs	r2, r3
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	0a5b      	lsrs	r3, r3, #9
 800eb0c:	f003 030f 	and.w	r3, r3, #15
 800eb10:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800eb12:	693b      	ldr	r3, [r7, #16]
}
 800eb14:	4618      	mov	r0, r3
 800eb16:	3718      	adds	r7, #24
 800eb18:	46bd      	mov	sp, r7
 800eb1a:	bd80      	pop	{r7, pc}

0800eb1c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800eb1c:	b480      	push	{r7}
 800eb1e:	b085      	sub	sp, #20
 800eb20:	af00      	add	r7, sp, #0
 800eb22:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb28:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800eb38:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800eb3a:	bf00      	nop
 800eb3c:	3714      	adds	r7, #20
 800eb3e:	46bd      	mov	sp, r7
 800eb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb44:	4770      	bx	lr

0800eb46 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800eb46:	b580      	push	{r7, lr}
 800eb48:	b084      	sub	sp, #16
 800eb4a:	af00      	add	r7, sp, #0
 800eb4c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb52:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb58:	2b82      	cmp	r3, #130	@ 0x82
 800eb5a:	d111      	bne.n	800eb80 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	4618      	mov	r0, r3
 800eb62:	f002 fcef 	bl	8011544 <SDMMC_CmdStopTransfer>
 800eb66:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eb68:	68bb      	ldr	r3, [r7, #8]
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d008      	beq.n	800eb80 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800eb6e:	68fb      	ldr	r3, [r7, #12]
 800eb70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800eb72:	68bb      	ldr	r3, [r7, #8]
 800eb74:	431a      	orrs	r2, r3
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800eb7a:	68f8      	ldr	r0, [r7, #12]
 800eb7c:	f7ff fd3a 	bl	800e5f4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	f022 0208 	bic.w	r2, r2, #8
 800eb8e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	f240 523a 	movw	r2, #1338	@ 0x53a
 800eb98:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	2201      	movs	r2, #1
 800eb9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	2200      	movs	r2, #0
 800eba6:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800eba8:	68f8      	ldr	r0, [r7, #12]
 800ebaa:	f004 faa3 	bl	80130f4 <HAL_SD_RxCpltCallback>
#endif
}
 800ebae:	bf00      	nop
 800ebb0:	3710      	adds	r7, #16
 800ebb2:	46bd      	mov	sp, r7
 800ebb4:	bd80      	pop	{r7, pc}
	...

0800ebb8 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800ebb8:	b580      	push	{r7, lr}
 800ebba:	b086      	sub	sp, #24
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebc4:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800ebc6:	6878      	ldr	r0, [r7, #4]
 800ebc8:	f7f7 ffec 	bl	8006ba4 <HAL_DMA_GetError>
 800ebcc:	4603      	mov	r3, r0
 800ebce:	2b02      	cmp	r3, #2
 800ebd0:	d03e      	beq.n	800ec50 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800ebd2:	697b      	ldr	r3, [r7, #20]
 800ebd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebd8:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ebde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebe0:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800ebe2:	693b      	ldr	r3, [r7, #16]
 800ebe4:	2b01      	cmp	r3, #1
 800ebe6:	d002      	beq.n	800ebee <SD_DMAError+0x36>
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	2b01      	cmp	r3, #1
 800ebec:	d12d      	bne.n	800ec4a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ebee:	697b      	ldr	r3, [r7, #20]
 800ebf0:	681b      	ldr	r3, [r3, #0]
 800ebf2:	4a19      	ldr	r2, [pc, #100]	@ (800ec58 <SD_DMAError+0xa0>)
 800ebf4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800ebf6:	697b      	ldr	r3, [r7, #20]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ebfc:	697b      	ldr	r3, [r7, #20]
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800ec04:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800ec06:	697b      	ldr	r3, [r7, #20]
 800ec08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec0a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ec0e:	697b      	ldr	r3, [r7, #20]
 800ec10:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800ec12:	6978      	ldr	r0, [r7, #20]
 800ec14:	f7ff ff62 	bl	800eadc <HAL_SD_GetCardState>
 800ec18:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800ec1a:	68bb      	ldr	r3, [r7, #8]
 800ec1c:	2b06      	cmp	r3, #6
 800ec1e:	d002      	beq.n	800ec26 <SD_DMAError+0x6e>
 800ec20:	68bb      	ldr	r3, [r7, #8]
 800ec22:	2b05      	cmp	r3, #5
 800ec24:	d10a      	bne.n	800ec3c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800ec26:	697b      	ldr	r3, [r7, #20]
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	f002 fc8a 	bl	8011544 <SDMMC_CmdStopTransfer>
 800ec30:	4602      	mov	r2, r0
 800ec32:	697b      	ldr	r3, [r7, #20]
 800ec34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec36:	431a      	orrs	r2, r3
 800ec38:	697b      	ldr	r3, [r7, #20]
 800ec3a:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800ec3c:	697b      	ldr	r3, [r7, #20]
 800ec3e:	2201      	movs	r2, #1
 800ec40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ec44:	697b      	ldr	r3, [r7, #20]
 800ec46:	2200      	movs	r2, #0
 800ec48:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800ec4a:	6978      	ldr	r0, [r7, #20]
 800ec4c:	f7ff fcd2 	bl	800e5f4 <HAL_SD_ErrorCallback>
#endif
  }
}
 800ec50:	bf00      	nop
 800ec52:	3718      	adds	r7, #24
 800ec54:	46bd      	mov	sp, r7
 800ec56:	bd80      	pop	{r7, pc}
 800ec58:	004005ff 	.word	0x004005ff

0800ec5c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ec5c:	b5b0      	push	{r4, r5, r7, lr}
 800ec5e:	b094      	sub	sp, #80	@ 0x50
 800ec60:	af04      	add	r7, sp, #16
 800ec62:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800ec64:	2301      	movs	r3, #1
 800ec66:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	4618      	mov	r0, r3
 800ec6e:	f002 fb3a 	bl	80112e6 <SDMMC_GetPowerState>
 800ec72:	4603      	mov	r3, r0
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d102      	bne.n	800ec7e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ec78:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800ec7c:	e0b8      	b.n	800edf0 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ec82:	2b03      	cmp	r3, #3
 800ec84:	d02f      	beq.n	800ece6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	4618      	mov	r0, r3
 800ec8c:	f002 fd65 	bl	801175a <SDMMC_CmdSendCID>
 800ec90:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ec92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	d001      	beq.n	800ec9c <SD_InitCard+0x40>
    {
      return errorstate;
 800ec98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ec9a:	e0a9      	b.n	800edf0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	2100      	movs	r1, #0
 800eca2:	4618      	mov	r0, r3
 800eca4:	f002 fb65 	bl	8011372 <SDMMC_GetResponse>
 800eca8:	4602      	mov	r2, r0
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	2104      	movs	r1, #4
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	f002 fb5c 	bl	8011372 <SDMMC_GetResponse>
 800ecba:	4602      	mov	r2, r0
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	2108      	movs	r1, #8
 800ecc6:	4618      	mov	r0, r3
 800ecc8:	f002 fb53 	bl	8011372 <SDMMC_GetResponse>
 800eccc:	4602      	mov	r2, r0
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	210c      	movs	r1, #12
 800ecd8:	4618      	mov	r0, r3
 800ecda:	f002 fb4a 	bl	8011372 <SDMMC_GetResponse>
 800ecde:	4602      	mov	r2, r0
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ecea:	2b03      	cmp	r3, #3
 800ecec:	d00d      	beq.n	800ed0a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	f107 020e 	add.w	r2, r7, #14
 800ecf6:	4611      	mov	r1, r2
 800ecf8:	4618      	mov	r0, r3
 800ecfa:	f002 fd6b 	bl	80117d4 <SDMMC_CmdSetRelAdd>
 800ecfe:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ed00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d001      	beq.n	800ed0a <SD_InitCard+0xae>
    {
      return errorstate;
 800ed06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed08:	e072      	b.n	800edf0 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ed0e:	2b03      	cmp	r3, #3
 800ed10:	d036      	beq.n	800ed80 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800ed12:	89fb      	ldrh	r3, [r7, #14]
 800ed14:	461a      	mov	r2, r3
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	681a      	ldr	r2, [r3, #0]
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed22:	041b      	lsls	r3, r3, #16
 800ed24:	4619      	mov	r1, r3
 800ed26:	4610      	mov	r0, r2
 800ed28:	f002 fd35 	bl	8011796 <SDMMC_CmdSendCSD>
 800ed2c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ed2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d001      	beq.n	800ed38 <SD_InitCard+0xdc>
    {
      return errorstate;
 800ed34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed36:	e05b      	b.n	800edf0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	2100      	movs	r1, #0
 800ed3e:	4618      	mov	r0, r3
 800ed40:	f002 fb17 	bl	8011372 <SDMMC_GetResponse>
 800ed44:	4602      	mov	r2, r0
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	2104      	movs	r1, #4
 800ed50:	4618      	mov	r0, r3
 800ed52:	f002 fb0e 	bl	8011372 <SDMMC_GetResponse>
 800ed56:	4602      	mov	r2, r0
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	2108      	movs	r1, #8
 800ed62:	4618      	mov	r0, r3
 800ed64:	f002 fb05 	bl	8011372 <SDMMC_GetResponse>
 800ed68:	4602      	mov	r2, r0
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	210c      	movs	r1, #12
 800ed74:	4618      	mov	r0, r3
 800ed76:	f002 fafc 	bl	8011372 <SDMMC_GetResponse>
 800ed7a:	4602      	mov	r2, r0
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	2104      	movs	r1, #4
 800ed86:	4618      	mov	r0, r3
 800ed88:	f002 faf3 	bl	8011372 <SDMMC_GetResponse>
 800ed8c:	4603      	mov	r3, r0
 800ed8e:	0d1a      	lsrs	r2, r3, #20
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800ed94:	f107 0310 	add.w	r3, r7, #16
 800ed98:	4619      	mov	r1, r3
 800ed9a:	6878      	ldr	r0, [r7, #4]
 800ed9c:	f7ff fc34 	bl	800e608 <HAL_SD_GetCardCSD>
 800eda0:	4603      	mov	r3, r0
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d002      	beq.n	800edac <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800eda6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800edaa:	e021      	b.n	800edf0 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	6819      	ldr	r1, [r3, #0]
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800edb4:	041b      	lsls	r3, r3, #16
 800edb6:	2200      	movs	r2, #0
 800edb8:	461c      	mov	r4, r3
 800edba:	4615      	mov	r5, r2
 800edbc:	4622      	mov	r2, r4
 800edbe:	462b      	mov	r3, r5
 800edc0:	4608      	mov	r0, r1
 800edc2:	f002 fbe1 	bl	8011588 <SDMMC_CmdSelDesel>
 800edc6:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800edc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d001      	beq.n	800edd2 <SD_InitCard+0x176>
  {
    return errorstate;
 800edce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800edd0:	e00e      	b.n	800edf0 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	681d      	ldr	r5, [r3, #0]
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	466c      	mov	r4, sp
 800edda:	f103 0210 	add.w	r2, r3, #16
 800edde:	ca07      	ldmia	r2, {r0, r1, r2}
 800ede0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ede4:	3304      	adds	r3, #4
 800ede6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ede8:	4628      	mov	r0, r5
 800edea:	f002 fa35 	bl	8011258 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800edee:	2300      	movs	r3, #0
}
 800edf0:	4618      	mov	r0, r3
 800edf2:	3740      	adds	r7, #64	@ 0x40
 800edf4:	46bd      	mov	sp, r7
 800edf6:	bdb0      	pop	{r4, r5, r7, pc}

0800edf8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800edf8:	b580      	push	{r7, lr}
 800edfa:	b086      	sub	sp, #24
 800edfc:	af00      	add	r7, sp, #0
 800edfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ee00:	2300      	movs	r3, #0
 800ee02:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800ee04:	2300      	movs	r3, #0
 800ee06:	617b      	str	r3, [r7, #20]
 800ee08:	2300      	movs	r3, #0
 800ee0a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	4618      	mov	r0, r3
 800ee12:	f002 fbdc 	bl	80115ce <SDMMC_CmdGoIdleState>
 800ee16:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	d001      	beq.n	800ee22 <SD_PowerON+0x2a>
  {
    return errorstate;
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	e072      	b.n	800ef08 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	4618      	mov	r0, r3
 800ee28:	f002 fbef 	bl	801160a <SDMMC_CmdOperCond>
 800ee2c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d00d      	beq.n	800ee50 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	2200      	movs	r2, #0
 800ee38:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	4618      	mov	r0, r3
 800ee40:	f002 fbc5 	bl	80115ce <SDMMC_CmdGoIdleState>
 800ee44:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d004      	beq.n	800ee56 <SD_PowerON+0x5e>
    {
      return errorstate;
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	e05b      	b.n	800ef08 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	2201      	movs	r2, #1
 800ee54:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ee5a:	2b01      	cmp	r3, #1
 800ee5c:	d137      	bne.n	800eece <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	2100      	movs	r1, #0
 800ee64:	4618      	mov	r0, r3
 800ee66:	f002 fbef 	bl	8011648 <SDMMC_CmdAppCommand>
 800ee6a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d02d      	beq.n	800eece <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ee72:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ee76:	e047      	b.n	800ef08 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	2100      	movs	r1, #0
 800ee7e:	4618      	mov	r0, r3
 800ee80:	f002 fbe2 	bl	8011648 <SDMMC_CmdAppCommand>
 800ee84:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d001      	beq.n	800ee90 <SD_PowerON+0x98>
    {
      return errorstate;
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	e03b      	b.n	800ef08 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	491e      	ldr	r1, [pc, #120]	@ (800ef10 <SD_PowerON+0x118>)
 800ee96:	4618      	mov	r0, r3
 800ee98:	f002 fbf8 	bl	801168c <SDMMC_CmdAppOperCommand>
 800ee9c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d002      	beq.n	800eeaa <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800eea4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800eea8:	e02e      	b.n	800ef08 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	2100      	movs	r1, #0
 800eeb0:	4618      	mov	r0, r3
 800eeb2:	f002 fa5e 	bl	8011372 <SDMMC_GetResponse>
 800eeb6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800eeb8:	697b      	ldr	r3, [r7, #20]
 800eeba:	0fdb      	lsrs	r3, r3, #31
 800eebc:	2b01      	cmp	r3, #1
 800eebe:	d101      	bne.n	800eec4 <SD_PowerON+0xcc>
 800eec0:	2301      	movs	r3, #1
 800eec2:	e000      	b.n	800eec6 <SD_PowerON+0xce>
 800eec4:	2300      	movs	r3, #0
 800eec6:	613b      	str	r3, [r7, #16]

    count++;
 800eec8:	68bb      	ldr	r3, [r7, #8]
 800eeca:	3301      	adds	r3, #1
 800eecc:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800eece:	68bb      	ldr	r3, [r7, #8]
 800eed0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800eed4:	4293      	cmp	r3, r2
 800eed6:	d802      	bhi.n	800eede <SD_PowerON+0xe6>
 800eed8:	693b      	ldr	r3, [r7, #16]
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d0cc      	beq.n	800ee78 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800eede:	68bb      	ldr	r3, [r7, #8]
 800eee0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800eee4:	4293      	cmp	r3, r2
 800eee6:	d902      	bls.n	800eeee <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800eee8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800eeec:	e00c      	b.n	800ef08 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800eeee:	697b      	ldr	r3, [r7, #20]
 800eef0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d003      	beq.n	800ef00 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	2201      	movs	r2, #1
 800eefc:	645a      	str	r2, [r3, #68]	@ 0x44
 800eefe:	e002      	b.n	800ef06 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	2200      	movs	r2, #0
 800ef04:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800ef06:	2300      	movs	r3, #0
}
 800ef08:	4618      	mov	r0, r3
 800ef0a:	3718      	adds	r7, #24
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	bd80      	pop	{r7, pc}
 800ef10:	c1100000 	.word	0xc1100000

0800ef14 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b084      	sub	sp, #16
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
 800ef1c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800ef1e:	683b      	ldr	r3, [r7, #0]
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d102      	bne.n	800ef2a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800ef24:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ef28:	e018      	b.n	800ef5c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	681a      	ldr	r2, [r3, #0]
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef32:	041b      	lsls	r3, r3, #16
 800ef34:	4619      	mov	r1, r3
 800ef36:	4610      	mov	r0, r2
 800ef38:	f002 fc6d 	bl	8011816 <SDMMC_CmdSendStatus>
 800ef3c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d001      	beq.n	800ef48 <SD_SendStatus+0x34>
  {
    return errorstate;
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	e009      	b.n	800ef5c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	2100      	movs	r1, #0
 800ef4e:	4618      	mov	r0, r3
 800ef50:	f002 fa0f 	bl	8011372 <SDMMC_GetResponse>
 800ef54:	4602      	mov	r2, r0
 800ef56:	683b      	ldr	r3, [r7, #0]
 800ef58:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800ef5a:	2300      	movs	r3, #0
}
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	3710      	adds	r7, #16
 800ef60:	46bd      	mov	sp, r7
 800ef62:	bd80      	pop	{r7, pc}

0800ef64 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800ef64:	b580      	push	{r7, lr}
 800ef66:	b086      	sub	sp, #24
 800ef68:	af00      	add	r7, sp, #0
 800ef6a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	60fb      	str	r3, [r7, #12]
 800ef70:	2300      	movs	r3, #0
 800ef72:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	2100      	movs	r1, #0
 800ef7a:	4618      	mov	r0, r3
 800ef7c:	f002 f9f9 	bl	8011372 <SDMMC_GetResponse>
 800ef80:	4603      	mov	r3, r0
 800ef82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ef86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ef8a:	d102      	bne.n	800ef92 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ef8c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ef90:	e02f      	b.n	800eff2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ef92:	f107 030c 	add.w	r3, r7, #12
 800ef96:	4619      	mov	r1, r3
 800ef98:	6878      	ldr	r0, [r7, #4]
 800ef9a:	f000 f879 	bl	800f090 <SD_FindSCR>
 800ef9e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800efa0:	697b      	ldr	r3, [r7, #20]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d001      	beq.n	800efaa <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800efa6:	697b      	ldr	r3, [r7, #20]
 800efa8:	e023      	b.n	800eff2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800efaa:	693b      	ldr	r3, [r7, #16]
 800efac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d01c      	beq.n	800efee <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	681a      	ldr	r2, [r3, #0]
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800efbc:	041b      	lsls	r3, r3, #16
 800efbe:	4619      	mov	r1, r3
 800efc0:	4610      	mov	r0, r2
 800efc2:	f002 fb41 	bl	8011648 <SDMMC_CmdAppCommand>
 800efc6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800efc8:	697b      	ldr	r3, [r7, #20]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d001      	beq.n	800efd2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800efce:	697b      	ldr	r3, [r7, #20]
 800efd0:	e00f      	b.n	800eff2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	2102      	movs	r1, #2
 800efd8:	4618      	mov	r0, r3
 800efda:	f002 fb7b 	bl	80116d4 <SDMMC_CmdBusWidth>
 800efde:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800efe0:	697b      	ldr	r3, [r7, #20]
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d001      	beq.n	800efea <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800efe6:	697b      	ldr	r3, [r7, #20]
 800efe8:	e003      	b.n	800eff2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800efea:	2300      	movs	r3, #0
 800efec:	e001      	b.n	800eff2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800efee:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800eff2:	4618      	mov	r0, r3
 800eff4:	3718      	adds	r7, #24
 800eff6:	46bd      	mov	sp, r7
 800eff8:	bd80      	pop	{r7, pc}

0800effa <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800effa:	b580      	push	{r7, lr}
 800effc:	b086      	sub	sp, #24
 800effe:	af00      	add	r7, sp, #0
 800f000:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800f002:	2300      	movs	r3, #0
 800f004:	60fb      	str	r3, [r7, #12]
 800f006:	2300      	movs	r3, #0
 800f008:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	2100      	movs	r1, #0
 800f010:	4618      	mov	r0, r3
 800f012:	f002 f9ae 	bl	8011372 <SDMMC_GetResponse>
 800f016:	4603      	mov	r3, r0
 800f018:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f01c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f020:	d102      	bne.n	800f028 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f022:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f026:	e02f      	b.n	800f088 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f028:	f107 030c 	add.w	r3, r7, #12
 800f02c:	4619      	mov	r1, r3
 800f02e:	6878      	ldr	r0, [r7, #4]
 800f030:	f000 f82e 	bl	800f090 <SD_FindSCR>
 800f034:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f036:	697b      	ldr	r3, [r7, #20]
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d001      	beq.n	800f040 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800f03c:	697b      	ldr	r3, [r7, #20]
 800f03e:	e023      	b.n	800f088 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f040:	693b      	ldr	r3, [r7, #16]
 800f042:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f046:	2b00      	cmp	r3, #0
 800f048:	d01c      	beq.n	800f084 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	681a      	ldr	r2, [r3, #0]
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f052:	041b      	lsls	r3, r3, #16
 800f054:	4619      	mov	r1, r3
 800f056:	4610      	mov	r0, r2
 800f058:	f002 faf6 	bl	8011648 <SDMMC_CmdAppCommand>
 800f05c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f05e:	697b      	ldr	r3, [r7, #20]
 800f060:	2b00      	cmp	r3, #0
 800f062:	d001      	beq.n	800f068 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800f064:	697b      	ldr	r3, [r7, #20]
 800f066:	e00f      	b.n	800f088 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	2100      	movs	r1, #0
 800f06e:	4618      	mov	r0, r3
 800f070:	f002 fb30 	bl	80116d4 <SDMMC_CmdBusWidth>
 800f074:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f076:	697b      	ldr	r3, [r7, #20]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d001      	beq.n	800f080 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800f07c:	697b      	ldr	r3, [r7, #20]
 800f07e:	e003      	b.n	800f088 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f080:	2300      	movs	r3, #0
 800f082:	e001      	b.n	800f088 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f084:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800f088:	4618      	mov	r0, r3
 800f08a:	3718      	adds	r7, #24
 800f08c:	46bd      	mov	sp, r7
 800f08e:	bd80      	pop	{r7, pc}

0800f090 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800f090:	b590      	push	{r4, r7, lr}
 800f092:	b08f      	sub	sp, #60	@ 0x3c
 800f094:	af00      	add	r7, sp, #0
 800f096:	6078      	str	r0, [r7, #4]
 800f098:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800f09a:	f7f6 fcff 	bl	8005a9c <HAL_GetTick>
 800f09e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800f0a0:	2300      	movs	r3, #0
 800f0a2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800f0a4:	2300      	movs	r3, #0
 800f0a6:	60bb      	str	r3, [r7, #8]
 800f0a8:	2300      	movs	r3, #0
 800f0aa:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800f0ac:	683b      	ldr	r3, [r7, #0]
 800f0ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	2108      	movs	r1, #8
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	f002 f99a 	bl	80113f0 <SDMMC_CmdBlockLength>
 800f0bc:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800f0be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d001      	beq.n	800f0c8 <SD_FindSCR+0x38>
  {
    return errorstate;
 800f0c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0c6:	e0b2      	b.n	800f22e <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	681a      	ldr	r2, [r3, #0]
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f0d0:	041b      	lsls	r3, r3, #16
 800f0d2:	4619      	mov	r1, r3
 800f0d4:	4610      	mov	r0, r2
 800f0d6:	f002 fab7 	bl	8011648 <SDMMC_CmdAppCommand>
 800f0da:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800f0dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d001      	beq.n	800f0e6 <SD_FindSCR+0x56>
  {
    return errorstate;
 800f0e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0e4:	e0a3      	b.n	800f22e <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f0e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f0ea:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800f0ec:	2308      	movs	r3, #8
 800f0ee:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800f0f0:	2330      	movs	r3, #48	@ 0x30
 800f0f2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800f0f4:	2302      	movs	r3, #2
 800f0f6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f0f8:	2300      	movs	r3, #0
 800f0fa:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800f0fc:	2301      	movs	r3, #1
 800f0fe:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	681b      	ldr	r3, [r3, #0]
 800f104:	f107 0210 	add.w	r2, r7, #16
 800f108:	4611      	mov	r1, r2
 800f10a:	4618      	mov	r0, r3
 800f10c:	f002 f944 	bl	8011398 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	4618      	mov	r0, r3
 800f116:	f002 faff 	bl	8011718 <SDMMC_CmdSendSCR>
 800f11a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800f11c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d02a      	beq.n	800f178 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800f122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f124:	e083      	b.n	800f22e <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f12c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f130:	2b00      	cmp	r3, #0
 800f132:	d00f      	beq.n	800f154 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	6819      	ldr	r1, [r3, #0]
 800f138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f13a:	009b      	lsls	r3, r3, #2
 800f13c:	f107 0208 	add.w	r2, r7, #8
 800f140:	18d4      	adds	r4, r2, r3
 800f142:	4608      	mov	r0, r1
 800f144:	f002 f8b4 	bl	80112b0 <SDMMC_ReadFIFO>
 800f148:	4603      	mov	r3, r0
 800f14a:	6023      	str	r3, [r4, #0]
      index++;
 800f14c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f14e:	3301      	adds	r3, #1
 800f150:	637b      	str	r3, [r7, #52]	@ 0x34
 800f152:	e006      	b.n	800f162 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f15a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d012      	beq.n	800f188 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800f162:	f7f6 fc9b 	bl	8005a9c <HAL_GetTick>
 800f166:	4602      	mov	r2, r0
 800f168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f16a:	1ad3      	subs	r3, r2, r3
 800f16c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f170:	d102      	bne.n	800f178 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f172:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800f176:	e05a      	b.n	800f22e <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f17e:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800f182:	2b00      	cmp	r3, #0
 800f184:	d0cf      	beq.n	800f126 <SD_FindSCR+0x96>
 800f186:	e000      	b.n	800f18a <SD_FindSCR+0xfa>
      break;
 800f188:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f190:	f003 0308 	and.w	r3, r3, #8
 800f194:	2b00      	cmp	r3, #0
 800f196:	d005      	beq.n	800f1a4 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	2208      	movs	r2, #8
 800f19e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800f1a0:	2308      	movs	r3, #8
 800f1a2:	e044      	b.n	800f22e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1aa:	f003 0302 	and.w	r3, r3, #2
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d005      	beq.n	800f1be <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	2202      	movs	r2, #2
 800f1b8:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800f1ba:	2302      	movs	r3, #2
 800f1bc:	e037      	b.n	800f22e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1c4:	f003 0320 	and.w	r3, r3, #32
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d005      	beq.n	800f1d8 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	2220      	movs	r2, #32
 800f1d2:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800f1d4:	2320      	movs	r3, #32
 800f1d6:	e02a      	b.n	800f22e <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	f240 523a 	movw	r2, #1338	@ 0x53a
 800f1e0:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	061a      	lsls	r2, r3, #24
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	021b      	lsls	r3, r3, #8
 800f1ea:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800f1ee:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	0a1b      	lsrs	r3, r3, #8
 800f1f4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800f1f8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	0e1b      	lsrs	r3, r3, #24
 800f1fe:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800f200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f202:	601a      	str	r2, [r3, #0]
    scr++;
 800f204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f206:	3304      	adds	r3, #4
 800f208:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800f20a:	68bb      	ldr	r3, [r7, #8]
 800f20c:	061a      	lsls	r2, r3, #24
 800f20e:	68bb      	ldr	r3, [r7, #8]
 800f210:	021b      	lsls	r3, r3, #8
 800f212:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800f216:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800f218:	68bb      	ldr	r3, [r7, #8]
 800f21a:	0a1b      	lsrs	r3, r3, #8
 800f21c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800f220:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800f222:	68bb      	ldr	r3, [r7, #8]
 800f224:	0e1b      	lsrs	r3, r3, #24
 800f226:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800f228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f22a:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800f22c:	2300      	movs	r3, #0
}
 800f22e:	4618      	mov	r0, r3
 800f230:	373c      	adds	r7, #60	@ 0x3c
 800f232:	46bd      	mov	sp, r7
 800f234:	bd90      	pop	{r4, r7, pc}

0800f236 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800f236:	b580      	push	{r7, lr}
 800f238:	b082      	sub	sp, #8
 800f23a:	af00      	add	r7, sp, #0
 800f23c:	6078      	str	r0, [r7, #4]
 800f23e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	2b00      	cmp	r3, #0
 800f244:	d101      	bne.n	800f24a <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800f246:	2301      	movs	r3, #1
 800f248:	e025      	b.n	800f296 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800f250:	b2db      	uxtb	r3, r3
 800f252:	2b00      	cmp	r3, #0
 800f254:	d106      	bne.n	800f264 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	2200      	movs	r2, #0
 800f25a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800f25e:	6878      	ldr	r0, [r7, #4]
 800f260:	f7f3 fed4 	bl	800300c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	2202      	movs	r2, #2
 800f268:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	681a      	ldr	r2, [r3, #0]
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	3304      	adds	r3, #4
 800f274:	4619      	mov	r1, r3
 800f276:	4610      	mov	r0, r2
 800f278:	f001 feec 	bl	8011054 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	6818      	ldr	r0, [r3, #0]
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	685b      	ldr	r3, [r3, #4]
 800f284:	461a      	mov	r2, r3
 800f286:	6839      	ldr	r1, [r7, #0]
 800f288:	f001 ff40 	bl	801110c <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	2201      	movs	r2, #1
 800f290:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800f294:	2300      	movs	r3, #0
}
 800f296:	4618      	mov	r0, r3
 800f298:	3708      	adds	r7, #8
 800f29a:	46bd      	mov	sp, r7
 800f29c:	bd80      	pop	{r7, pc}

0800f29e <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800f29e:	b580      	push	{r7, lr}
 800f2a0:	b086      	sub	sp, #24
 800f2a2:	af00      	add	r7, sp, #0
 800f2a4:	60f8      	str	r0, [r7, #12]
 800f2a6:	60b9      	str	r1, [r7, #8]
 800f2a8:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800f2b0:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800f2b2:	7dfb      	ldrb	r3, [r7, #23]
 800f2b4:	2b02      	cmp	r3, #2
 800f2b6:	d101      	bne.n	800f2bc <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800f2b8:	2302      	movs	r3, #2
 800f2ba:	e021      	b.n	800f300 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800f2bc:	7dfb      	ldrb	r3, [r7, #23]
 800f2be:	2b01      	cmp	r3, #1
 800f2c0:	d002      	beq.n	800f2c8 <HAL_SDRAM_SendCommand+0x2a>
 800f2c2:	7dfb      	ldrb	r3, [r7, #23]
 800f2c4:	2b05      	cmp	r3, #5
 800f2c6:	d118      	bne.n	800f2fa <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	2202      	movs	r2, #2
 800f2cc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	687a      	ldr	r2, [r7, #4]
 800f2d6:	68b9      	ldr	r1, [r7, #8]
 800f2d8:	4618      	mov	r0, r3
 800f2da:	f001 ff81 	bl	80111e0 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800f2de:	68bb      	ldr	r3, [r7, #8]
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	2b02      	cmp	r3, #2
 800f2e4:	d104      	bne.n	800f2f0 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	2205      	movs	r2, #5
 800f2ea:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800f2ee:	e006      	b.n	800f2fe <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	2201      	movs	r2, #1
 800f2f4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800f2f8:	e001      	b.n	800f2fe <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800f2fa:	2301      	movs	r3, #1
 800f2fc:	e000      	b.n	800f300 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800f2fe:	2300      	movs	r3, #0
}
 800f300:	4618      	mov	r0, r3
 800f302:	3718      	adds	r7, #24
 800f304:	46bd      	mov	sp, r7
 800f306:	bd80      	pop	{r7, pc}

0800f308 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b082      	sub	sp, #8
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
 800f310:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800f318:	b2db      	uxtb	r3, r3
 800f31a:	2b02      	cmp	r3, #2
 800f31c:	d101      	bne.n	800f322 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800f31e:	2302      	movs	r3, #2
 800f320:	e016      	b.n	800f350 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800f328:	b2db      	uxtb	r3, r3
 800f32a:	2b01      	cmp	r3, #1
 800f32c:	d10f      	bne.n	800f34e <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	2202      	movs	r2, #2
 800f332:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	6839      	ldr	r1, [r7, #0]
 800f33c:	4618      	mov	r0, r3
 800f33e:	f001 ff73 	bl	8011228 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	2201      	movs	r2, #1
 800f346:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800f34a:	2300      	movs	r3, #0
 800f34c:	e000      	b.n	800f350 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800f34e:	2301      	movs	r3, #1
}
 800f350:	4618      	mov	r0, r3
 800f352:	3708      	adds	r7, #8
 800f354:	46bd      	mov	sp, r7
 800f356:	bd80      	pop	{r7, pc}

0800f358 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800f358:	b580      	push	{r7, lr}
 800f35a:	b084      	sub	sp, #16
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	2b00      	cmp	r3, #0
 800f364:	d101      	bne.n	800f36a <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800f366:	2301      	movs	r3, #1
 800f368:	e04c      	b.n	800f404 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f370:	b2db      	uxtb	r3, r3
 800f372:	2b00      	cmp	r3, #0
 800f374:	d106      	bne.n	800f384 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	2200      	movs	r2, #0
 800f37a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800f37e:	6878      	ldr	r0, [r7, #4]
 800f380:	f7f3 faca 	bl	8002918 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	2202      	movs	r2, #2
 800f388:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	681a      	ldr	r2, [r3, #0]
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	f022 0203 	bic.w	r2, r2, #3
 800f39a:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800f3a4:	68fa      	ldr	r2, [r7, #12]
 800f3a6:	4b19      	ldr	r3, [pc, #100]	@ (800f40c <HAL_SPDIFRX_Init+0xb4>)
 800f3a8:	4013      	ands	r3, r2
 800f3aa:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800f3b4:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800f3ba:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800f3c0:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800f3c6:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800f3cc:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800f3d2:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800f3d8:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800f3de:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800f3e4:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800f3e6:	68fa      	ldr	r2, [r7, #12]
 800f3e8:	4313      	orrs	r3, r2
 800f3ea:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	68fa      	ldr	r2, [r7, #12]
 800f3f2:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	2200      	movs	r2, #0
 800f3f8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	2201      	movs	r2, #1
 800f3fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800f402:	2300      	movs	r3, #0
}
 800f404:	4618      	mov	r0, r3
 800f406:	3710      	adds	r7, #16
 800f408:	46bd      	mov	sp, r7
 800f40a:	bd80      	pop	{r7, pc}
 800f40c:	fff88407 	.word	0xfff88407

0800f410 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f410:	b580      	push	{r7, lr}
 800f412:	b084      	sub	sp, #16
 800f414:	af00      	add	r7, sp, #0
 800f416:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d101      	bne.n	800f422 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f41e:	2301      	movs	r3, #1
 800f420:	e09d      	b.n	800f55e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f426:	2b00      	cmp	r3, #0
 800f428:	d108      	bne.n	800f43c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	685b      	ldr	r3, [r3, #4]
 800f42e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f432:	d009      	beq.n	800f448 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	2200      	movs	r2, #0
 800f438:	61da      	str	r2, [r3, #28]
 800f43a:	e005      	b.n	800f448 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	2200      	movs	r2, #0
 800f440:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	2200      	movs	r2, #0
 800f446:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	2200      	movs	r2, #0
 800f44c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f454:	b2db      	uxtb	r3, r3
 800f456:	2b00      	cmp	r3, #0
 800f458:	d106      	bne.n	800f468 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	2200      	movs	r2, #0
 800f45e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f462:	6878      	ldr	r0, [r7, #4]
 800f464:	f7f3 fabc 	bl	80029e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	2202      	movs	r2, #2
 800f46c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	681a      	ldr	r2, [r3, #0]
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f47e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	68db      	ldr	r3, [r3, #12]
 800f484:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f488:	d902      	bls.n	800f490 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800f48a:	2300      	movs	r3, #0
 800f48c:	60fb      	str	r3, [r7, #12]
 800f48e:	e002      	b.n	800f496 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800f490:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f494:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	68db      	ldr	r3, [r3, #12]
 800f49a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800f49e:	d007      	beq.n	800f4b0 <HAL_SPI_Init+0xa0>
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	68db      	ldr	r3, [r3, #12]
 800f4a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f4a8:	d002      	beq.n	800f4b0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	685b      	ldr	r3, [r3, #4]
 800f4b4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	689b      	ldr	r3, [r3, #8]
 800f4bc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800f4c0:	431a      	orrs	r2, r3
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	691b      	ldr	r3, [r3, #16]
 800f4c6:	f003 0302 	and.w	r3, r3, #2
 800f4ca:	431a      	orrs	r2, r3
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	695b      	ldr	r3, [r3, #20]
 800f4d0:	f003 0301 	and.w	r3, r3, #1
 800f4d4:	431a      	orrs	r2, r3
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	699b      	ldr	r3, [r3, #24]
 800f4da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f4de:	431a      	orrs	r2, r3
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	69db      	ldr	r3, [r3, #28]
 800f4e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f4e8:	431a      	orrs	r2, r3
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	6a1b      	ldr	r3, [r3, #32]
 800f4ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f4f2:	ea42 0103 	orr.w	r1, r2, r3
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4fa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	681b      	ldr	r3, [r3, #0]
 800f502:	430a      	orrs	r2, r1
 800f504:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	699b      	ldr	r3, [r3, #24]
 800f50a:	0c1b      	lsrs	r3, r3, #16
 800f50c:	f003 0204 	and.w	r2, r3, #4
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f514:	f003 0310 	and.w	r3, r3, #16
 800f518:	431a      	orrs	r2, r3
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f51e:	f003 0308 	and.w	r3, r3, #8
 800f522:	431a      	orrs	r2, r3
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	68db      	ldr	r3, [r3, #12]
 800f528:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800f52c:	ea42 0103 	orr.w	r1, r2, r3
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	430a      	orrs	r2, r1
 800f53c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	69da      	ldr	r2, [r3, #28]
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800f54c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	2200      	movs	r2, #0
 800f552:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	2201      	movs	r2, #1
 800f558:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800f55c:	2300      	movs	r3, #0
}
 800f55e:	4618      	mov	r0, r3
 800f560:	3710      	adds	r7, #16
 800f562:	46bd      	mov	sp, r7
 800f564:	bd80      	pop	{r7, pc}

0800f566 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f566:	b580      	push	{r7, lr}
 800f568:	b082      	sub	sp, #8
 800f56a:	af00      	add	r7, sp, #0
 800f56c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	2b00      	cmp	r3, #0
 800f572:	d101      	bne.n	800f578 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f574:	2301      	movs	r3, #1
 800f576:	e049      	b.n	800f60c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f57e:	b2db      	uxtb	r3, r3
 800f580:	2b00      	cmp	r3, #0
 800f582:	d106      	bne.n	800f592 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	2200      	movs	r2, #0
 800f588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f58c:	6878      	ldr	r0, [r7, #4]
 800f58e:	f7f3 fa89 	bl	8002aa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	2202      	movs	r2, #2
 800f596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	681a      	ldr	r2, [r3, #0]
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	3304      	adds	r3, #4
 800f5a2:	4619      	mov	r1, r3
 800f5a4:	4610      	mov	r0, r2
 800f5a6:	f000 fc11 	bl	800fdcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	2201      	movs	r2, #1
 800f5ae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	2201      	movs	r2, #1
 800f5b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	2201      	movs	r2, #1
 800f5be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	2201      	movs	r2, #1
 800f5c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	2201      	movs	r2, #1
 800f5ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	2201      	movs	r2, #1
 800f5d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	2201      	movs	r2, #1
 800f5de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	2201      	movs	r2, #1
 800f5e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	2201      	movs	r2, #1
 800f5ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	2201      	movs	r2, #1
 800f5f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	2201      	movs	r2, #1
 800f5fe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	2201      	movs	r2, #1
 800f606:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f60a:	2300      	movs	r3, #0
}
 800f60c:	4618      	mov	r0, r3
 800f60e:	3708      	adds	r7, #8
 800f610:	46bd      	mov	sp, r7
 800f612:	bd80      	pop	{r7, pc}

0800f614 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f614:	b480      	push	{r7}
 800f616:	b085      	sub	sp, #20
 800f618:	af00      	add	r7, sp, #0
 800f61a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f622:	b2db      	uxtb	r3, r3
 800f624:	2b01      	cmp	r3, #1
 800f626:	d001      	beq.n	800f62c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f628:	2301      	movs	r3, #1
 800f62a:	e054      	b.n	800f6d6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	2202      	movs	r2, #2
 800f630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	68da      	ldr	r2, [r3, #12]
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	681b      	ldr	r3, [r3, #0]
 800f63e:	f042 0201 	orr.w	r2, r2, #1
 800f642:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	681b      	ldr	r3, [r3, #0]
 800f648:	4a26      	ldr	r2, [pc, #152]	@ (800f6e4 <HAL_TIM_Base_Start_IT+0xd0>)
 800f64a:	4293      	cmp	r3, r2
 800f64c:	d022      	beq.n	800f694 <HAL_TIM_Base_Start_IT+0x80>
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f656:	d01d      	beq.n	800f694 <HAL_TIM_Base_Start_IT+0x80>
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	681b      	ldr	r3, [r3, #0]
 800f65c:	4a22      	ldr	r2, [pc, #136]	@ (800f6e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800f65e:	4293      	cmp	r3, r2
 800f660:	d018      	beq.n	800f694 <HAL_TIM_Base_Start_IT+0x80>
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	4a21      	ldr	r2, [pc, #132]	@ (800f6ec <HAL_TIM_Base_Start_IT+0xd8>)
 800f668:	4293      	cmp	r3, r2
 800f66a:	d013      	beq.n	800f694 <HAL_TIM_Base_Start_IT+0x80>
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	4a1f      	ldr	r2, [pc, #124]	@ (800f6f0 <HAL_TIM_Base_Start_IT+0xdc>)
 800f672:	4293      	cmp	r3, r2
 800f674:	d00e      	beq.n	800f694 <HAL_TIM_Base_Start_IT+0x80>
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	4a1e      	ldr	r2, [pc, #120]	@ (800f6f4 <HAL_TIM_Base_Start_IT+0xe0>)
 800f67c:	4293      	cmp	r3, r2
 800f67e:	d009      	beq.n	800f694 <HAL_TIM_Base_Start_IT+0x80>
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	4a1c      	ldr	r2, [pc, #112]	@ (800f6f8 <HAL_TIM_Base_Start_IT+0xe4>)
 800f686:	4293      	cmp	r3, r2
 800f688:	d004      	beq.n	800f694 <HAL_TIM_Base_Start_IT+0x80>
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	4a1b      	ldr	r2, [pc, #108]	@ (800f6fc <HAL_TIM_Base_Start_IT+0xe8>)
 800f690:	4293      	cmp	r3, r2
 800f692:	d115      	bne.n	800f6c0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	689a      	ldr	r2, [r3, #8]
 800f69a:	4b19      	ldr	r3, [pc, #100]	@ (800f700 <HAL_TIM_Base_Start_IT+0xec>)
 800f69c:	4013      	ands	r3, r2
 800f69e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	2b06      	cmp	r3, #6
 800f6a4:	d015      	beq.n	800f6d2 <HAL_TIM_Base_Start_IT+0xbe>
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f6ac:	d011      	beq.n	800f6d2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	681a      	ldr	r2, [r3, #0]
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	f042 0201 	orr.w	r2, r2, #1
 800f6bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6be:	e008      	b.n	800f6d2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	681a      	ldr	r2, [r3, #0]
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	f042 0201 	orr.w	r2, r2, #1
 800f6ce:	601a      	str	r2, [r3, #0]
 800f6d0:	e000      	b.n	800f6d4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f6d4:	2300      	movs	r3, #0
}
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	3714      	adds	r7, #20
 800f6da:	46bd      	mov	sp, r7
 800f6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6e0:	4770      	bx	lr
 800f6e2:	bf00      	nop
 800f6e4:	40010000 	.word	0x40010000
 800f6e8:	40000400 	.word	0x40000400
 800f6ec:	40000800 	.word	0x40000800
 800f6f0:	40000c00 	.word	0x40000c00
 800f6f4:	40010400 	.word	0x40010400
 800f6f8:	40014000 	.word	0x40014000
 800f6fc:	40001800 	.word	0x40001800
 800f700:	00010007 	.word	0x00010007

0800f704 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f704:	b580      	push	{r7, lr}
 800f706:	b082      	sub	sp, #8
 800f708:	af00      	add	r7, sp, #0
 800f70a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d101      	bne.n	800f716 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f712:	2301      	movs	r3, #1
 800f714:	e049      	b.n	800f7aa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f71c:	b2db      	uxtb	r3, r3
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d106      	bne.n	800f730 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	2200      	movs	r2, #0
 800f726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f72a:	6878      	ldr	r0, [r7, #4]
 800f72c:	f7f3 fa28 	bl	8002b80 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	2202      	movs	r2, #2
 800f734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	681a      	ldr	r2, [r3, #0]
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	3304      	adds	r3, #4
 800f740:	4619      	mov	r1, r3
 800f742:	4610      	mov	r0, r2
 800f744:	f000 fb42 	bl	800fdcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	2201      	movs	r2, #1
 800f74c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	2201      	movs	r2, #1
 800f754:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	2201      	movs	r2, #1
 800f75c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	2201      	movs	r2, #1
 800f764:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	2201      	movs	r2, #1
 800f76c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	2201      	movs	r2, #1
 800f774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	2201      	movs	r2, #1
 800f77c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	2201      	movs	r2, #1
 800f784:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	2201      	movs	r2, #1
 800f78c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	2201      	movs	r2, #1
 800f794:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	2201      	movs	r2, #1
 800f79c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	2201      	movs	r2, #1
 800f7a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f7a8:	2300      	movs	r3, #0
}
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	3708      	adds	r7, #8
 800f7ae:	46bd      	mov	sp, r7
 800f7b0:	bd80      	pop	{r7, pc}

0800f7b2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f7b2:	b580      	push	{r7, lr}
 800f7b4:	b084      	sub	sp, #16
 800f7b6:	af00      	add	r7, sp, #0
 800f7b8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	68db      	ldr	r3, [r3, #12]
 800f7c0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	691b      	ldr	r3, [r3, #16]
 800f7c8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800f7ca:	68bb      	ldr	r3, [r7, #8]
 800f7cc:	f003 0302 	and.w	r3, r3, #2
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d020      	beq.n	800f816 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	f003 0302 	and.w	r3, r3, #2
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d01b      	beq.n	800f816 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	f06f 0202 	mvn.w	r2, #2
 800f7e6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	2201      	movs	r2, #1
 800f7ec:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	699b      	ldr	r3, [r3, #24]
 800f7f4:	f003 0303 	and.w	r3, r3, #3
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d003      	beq.n	800f804 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f7fc:	6878      	ldr	r0, [r7, #4]
 800f7fe:	f000 fac7 	bl	800fd90 <HAL_TIM_IC_CaptureCallback>
 800f802:	e005      	b.n	800f810 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f804:	6878      	ldr	r0, [r7, #4]
 800f806:	f000 fab9 	bl	800fd7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f80a:	6878      	ldr	r0, [r7, #4]
 800f80c:	f000 faca 	bl	800fda4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	2200      	movs	r2, #0
 800f814:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800f816:	68bb      	ldr	r3, [r7, #8]
 800f818:	f003 0304 	and.w	r3, r3, #4
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d020      	beq.n	800f862 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	f003 0304 	and.w	r3, r3, #4
 800f826:	2b00      	cmp	r3, #0
 800f828:	d01b      	beq.n	800f862 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	f06f 0204 	mvn.w	r2, #4
 800f832:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	2202      	movs	r2, #2
 800f838:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	681b      	ldr	r3, [r3, #0]
 800f83e:	699b      	ldr	r3, [r3, #24]
 800f840:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f844:	2b00      	cmp	r3, #0
 800f846:	d003      	beq.n	800f850 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f848:	6878      	ldr	r0, [r7, #4]
 800f84a:	f000 faa1 	bl	800fd90 <HAL_TIM_IC_CaptureCallback>
 800f84e:	e005      	b.n	800f85c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f850:	6878      	ldr	r0, [r7, #4]
 800f852:	f000 fa93 	bl	800fd7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f856:	6878      	ldr	r0, [r7, #4]
 800f858:	f000 faa4 	bl	800fda4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	2200      	movs	r2, #0
 800f860:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800f862:	68bb      	ldr	r3, [r7, #8]
 800f864:	f003 0308 	and.w	r3, r3, #8
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d020      	beq.n	800f8ae <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	f003 0308 	and.w	r3, r3, #8
 800f872:	2b00      	cmp	r3, #0
 800f874:	d01b      	beq.n	800f8ae <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	f06f 0208 	mvn.w	r2, #8
 800f87e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	2204      	movs	r2, #4
 800f884:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	69db      	ldr	r3, [r3, #28]
 800f88c:	f003 0303 	and.w	r3, r3, #3
 800f890:	2b00      	cmp	r3, #0
 800f892:	d003      	beq.n	800f89c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f894:	6878      	ldr	r0, [r7, #4]
 800f896:	f000 fa7b 	bl	800fd90 <HAL_TIM_IC_CaptureCallback>
 800f89a:	e005      	b.n	800f8a8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f89c:	6878      	ldr	r0, [r7, #4]
 800f89e:	f000 fa6d 	bl	800fd7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f8a2:	6878      	ldr	r0, [r7, #4]
 800f8a4:	f000 fa7e 	bl	800fda4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	2200      	movs	r2, #0
 800f8ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800f8ae:	68bb      	ldr	r3, [r7, #8]
 800f8b0:	f003 0310 	and.w	r3, r3, #16
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d020      	beq.n	800f8fa <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	f003 0310 	and.w	r3, r3, #16
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d01b      	beq.n	800f8fa <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	f06f 0210 	mvn.w	r2, #16
 800f8ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	2208      	movs	r2, #8
 800f8d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	69db      	ldr	r3, [r3, #28]
 800f8d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d003      	beq.n	800f8e8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f8e0:	6878      	ldr	r0, [r7, #4]
 800f8e2:	f000 fa55 	bl	800fd90 <HAL_TIM_IC_CaptureCallback>
 800f8e6:	e005      	b.n	800f8f4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f8e8:	6878      	ldr	r0, [r7, #4]
 800f8ea:	f000 fa47 	bl	800fd7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f8ee:	6878      	ldr	r0, [r7, #4]
 800f8f0:	f000 fa58 	bl	800fda4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	2200      	movs	r2, #0
 800f8f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f8fa:	68bb      	ldr	r3, [r7, #8]
 800f8fc:	f003 0301 	and.w	r3, r3, #1
 800f900:	2b00      	cmp	r3, #0
 800f902:	d00c      	beq.n	800f91e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	f003 0301 	and.w	r3, r3, #1
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d007      	beq.n	800f91e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	f06f 0201 	mvn.w	r2, #1
 800f916:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f918:	6878      	ldr	r0, [r7, #4]
 800f91a:	f7f2 fafb 	bl	8001f14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f91e:	68bb      	ldr	r3, [r7, #8]
 800f920:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f924:	2b00      	cmp	r3, #0
 800f926:	d104      	bne.n	800f932 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f928:	68bb      	ldr	r3, [r7, #8]
 800f92a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d00c      	beq.n	800f94c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f938:	2b00      	cmp	r3, #0
 800f93a:	d007      	beq.n	800f94c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f944:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f946:	6878      	ldr	r0, [r7, #4]
 800f948:	f000 fef4 	bl	8010734 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f94c:	68bb      	ldr	r3, [r7, #8]
 800f94e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f952:	2b00      	cmp	r3, #0
 800f954:	d00c      	beq.n	800f970 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d007      	beq.n	800f970 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f96a:	6878      	ldr	r0, [r7, #4]
 800f96c:	f000 feec 	bl	8010748 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f970:	68bb      	ldr	r3, [r7, #8]
 800f972:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f976:	2b00      	cmp	r3, #0
 800f978:	d00c      	beq.n	800f994 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f980:	2b00      	cmp	r3, #0
 800f982:	d007      	beq.n	800f994 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f98c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f98e:	6878      	ldr	r0, [r7, #4]
 800f990:	f000 fa12 	bl	800fdb8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f994:	68bb      	ldr	r3, [r7, #8]
 800f996:	f003 0320 	and.w	r3, r3, #32
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d00c      	beq.n	800f9b8 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	f003 0320 	and.w	r3, r3, #32
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d007      	beq.n	800f9b8 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	f06f 0220 	mvn.w	r2, #32
 800f9b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f9b2:	6878      	ldr	r0, [r7, #4]
 800f9b4:	f000 feb4 	bl	8010720 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f9b8:	bf00      	nop
 800f9ba:	3710      	adds	r7, #16
 800f9bc:	46bd      	mov	sp, r7
 800f9be:	bd80      	pop	{r7, pc}

0800f9c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f9c0:	b580      	push	{r7, lr}
 800f9c2:	b086      	sub	sp, #24
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	60f8      	str	r0, [r7, #12]
 800f9c8:	60b9      	str	r1, [r7, #8]
 800f9ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f9cc:	2300      	movs	r3, #0
 800f9ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f9d6:	2b01      	cmp	r3, #1
 800f9d8:	d101      	bne.n	800f9de <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f9da:	2302      	movs	r3, #2
 800f9dc:	e0ff      	b.n	800fbde <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	2201      	movs	r2, #1
 800f9e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	2b14      	cmp	r3, #20
 800f9ea:	f200 80f0 	bhi.w	800fbce <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f9ee:	a201      	add	r2, pc, #4	@ (adr r2, 800f9f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f9f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9f4:	0800fa49 	.word	0x0800fa49
 800f9f8:	0800fbcf 	.word	0x0800fbcf
 800f9fc:	0800fbcf 	.word	0x0800fbcf
 800fa00:	0800fbcf 	.word	0x0800fbcf
 800fa04:	0800fa89 	.word	0x0800fa89
 800fa08:	0800fbcf 	.word	0x0800fbcf
 800fa0c:	0800fbcf 	.word	0x0800fbcf
 800fa10:	0800fbcf 	.word	0x0800fbcf
 800fa14:	0800facb 	.word	0x0800facb
 800fa18:	0800fbcf 	.word	0x0800fbcf
 800fa1c:	0800fbcf 	.word	0x0800fbcf
 800fa20:	0800fbcf 	.word	0x0800fbcf
 800fa24:	0800fb0b 	.word	0x0800fb0b
 800fa28:	0800fbcf 	.word	0x0800fbcf
 800fa2c:	0800fbcf 	.word	0x0800fbcf
 800fa30:	0800fbcf 	.word	0x0800fbcf
 800fa34:	0800fb4d 	.word	0x0800fb4d
 800fa38:	0800fbcf 	.word	0x0800fbcf
 800fa3c:	0800fbcf 	.word	0x0800fbcf
 800fa40:	0800fbcf 	.word	0x0800fbcf
 800fa44:	0800fb8d 	.word	0x0800fb8d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	68b9      	ldr	r1, [r7, #8]
 800fa4e:	4618      	mov	r0, r3
 800fa50:	f000 fa62 	bl	800ff18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	699a      	ldr	r2, [r3, #24]
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	f042 0208 	orr.w	r2, r2, #8
 800fa62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	699a      	ldr	r2, [r3, #24]
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	f022 0204 	bic.w	r2, r2, #4
 800fa72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	6999      	ldr	r1, [r3, #24]
 800fa7a:	68bb      	ldr	r3, [r7, #8]
 800fa7c:	691a      	ldr	r2, [r3, #16]
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	681b      	ldr	r3, [r3, #0]
 800fa82:	430a      	orrs	r2, r1
 800fa84:	619a      	str	r2, [r3, #24]
      break;
 800fa86:	e0a5      	b.n	800fbd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	68b9      	ldr	r1, [r7, #8]
 800fa8e:	4618      	mov	r0, r3
 800fa90:	f000 fab4 	bl	800fffc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	699a      	ldr	r2, [r3, #24]
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800faa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800faa4:	68fb      	ldr	r3, [r7, #12]
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	699a      	ldr	r2, [r3, #24]
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fab2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	6999      	ldr	r1, [r3, #24]
 800faba:	68bb      	ldr	r3, [r7, #8]
 800fabc:	691b      	ldr	r3, [r3, #16]
 800fabe:	021a      	lsls	r2, r3, #8
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	430a      	orrs	r2, r1
 800fac6:	619a      	str	r2, [r3, #24]
      break;
 800fac8:	e084      	b.n	800fbd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	68b9      	ldr	r1, [r7, #8]
 800fad0:	4618      	mov	r0, r3
 800fad2:	f000 fb0b 	bl	80100ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	69da      	ldr	r2, [r3, #28]
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	f042 0208 	orr.w	r2, r2, #8
 800fae4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	681b      	ldr	r3, [r3, #0]
 800faea:	69da      	ldr	r2, [r3, #28]
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	f022 0204 	bic.w	r2, r2, #4
 800faf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	69d9      	ldr	r1, [r3, #28]
 800fafc:	68bb      	ldr	r3, [r7, #8]
 800fafe:	691a      	ldr	r2, [r3, #16]
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	430a      	orrs	r2, r1
 800fb06:	61da      	str	r2, [r3, #28]
      break;
 800fb08:	e064      	b.n	800fbd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	68b9      	ldr	r1, [r7, #8]
 800fb10:	4618      	mov	r0, r3
 800fb12:	f000 fb61 	bl	80101d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	69da      	ldr	r2, [r3, #28]
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fb24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	69da      	ldr	r2, [r3, #28]
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fb34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	69d9      	ldr	r1, [r3, #28]
 800fb3c:	68bb      	ldr	r3, [r7, #8]
 800fb3e:	691b      	ldr	r3, [r3, #16]
 800fb40:	021a      	lsls	r2, r3, #8
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	681b      	ldr	r3, [r3, #0]
 800fb46:	430a      	orrs	r2, r1
 800fb48:	61da      	str	r2, [r3, #28]
      break;
 800fb4a:	e043      	b.n	800fbd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	68b9      	ldr	r1, [r7, #8]
 800fb52:	4618      	mov	r0, r3
 800fb54:	f000 fb98 	bl	8010288 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	f042 0208 	orr.w	r2, r2, #8
 800fb66:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	f022 0204 	bic.w	r2, r2, #4
 800fb76:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800fb7e:	68bb      	ldr	r3, [r7, #8]
 800fb80:	691a      	ldr	r2, [r3, #16]
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	430a      	orrs	r2, r1
 800fb88:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800fb8a:	e023      	b.n	800fbd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	68b9      	ldr	r1, [r7, #8]
 800fb92:	4618      	mov	r0, r3
 800fb94:	f000 fbca 	bl	801032c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	681b      	ldr	r3, [r3, #0]
 800fb9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fba6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fbb6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800fbbe:	68bb      	ldr	r3, [r7, #8]
 800fbc0:	691b      	ldr	r3, [r3, #16]
 800fbc2:	021a      	lsls	r2, r3, #8
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	430a      	orrs	r2, r1
 800fbca:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800fbcc:	e002      	b.n	800fbd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800fbce:	2301      	movs	r3, #1
 800fbd0:	75fb      	strb	r3, [r7, #23]
      break;
 800fbd2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	2200      	movs	r2, #0
 800fbd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800fbdc:	7dfb      	ldrb	r3, [r7, #23]
}
 800fbde:	4618      	mov	r0, r3
 800fbe0:	3718      	adds	r7, #24
 800fbe2:	46bd      	mov	sp, r7
 800fbe4:	bd80      	pop	{r7, pc}
 800fbe6:	bf00      	nop

0800fbe8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800fbe8:	b580      	push	{r7, lr}
 800fbea:	b084      	sub	sp, #16
 800fbec:	af00      	add	r7, sp, #0
 800fbee:	6078      	str	r0, [r7, #4]
 800fbf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fbfc:	2b01      	cmp	r3, #1
 800fbfe:	d101      	bne.n	800fc04 <HAL_TIM_ConfigClockSource+0x1c>
 800fc00:	2302      	movs	r3, #2
 800fc02:	e0b4      	b.n	800fd6e <HAL_TIM_ConfigClockSource+0x186>
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	2201      	movs	r2, #1
 800fc08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	2202      	movs	r2, #2
 800fc10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	689b      	ldr	r3, [r3, #8]
 800fc1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800fc1c:	68ba      	ldr	r2, [r7, #8]
 800fc1e:	4b56      	ldr	r3, [pc, #344]	@ (800fd78 <HAL_TIM_ConfigClockSource+0x190>)
 800fc20:	4013      	ands	r3, r2
 800fc22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fc24:	68bb      	ldr	r3, [r7, #8]
 800fc26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fc2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	68ba      	ldr	r2, [r7, #8]
 800fc32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800fc34:	683b      	ldr	r3, [r7, #0]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fc3c:	d03e      	beq.n	800fcbc <HAL_TIM_ConfigClockSource+0xd4>
 800fc3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fc42:	f200 8087 	bhi.w	800fd54 <HAL_TIM_ConfigClockSource+0x16c>
 800fc46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fc4a:	f000 8086 	beq.w	800fd5a <HAL_TIM_ConfigClockSource+0x172>
 800fc4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fc52:	d87f      	bhi.n	800fd54 <HAL_TIM_ConfigClockSource+0x16c>
 800fc54:	2b70      	cmp	r3, #112	@ 0x70
 800fc56:	d01a      	beq.n	800fc8e <HAL_TIM_ConfigClockSource+0xa6>
 800fc58:	2b70      	cmp	r3, #112	@ 0x70
 800fc5a:	d87b      	bhi.n	800fd54 <HAL_TIM_ConfigClockSource+0x16c>
 800fc5c:	2b60      	cmp	r3, #96	@ 0x60
 800fc5e:	d050      	beq.n	800fd02 <HAL_TIM_ConfigClockSource+0x11a>
 800fc60:	2b60      	cmp	r3, #96	@ 0x60
 800fc62:	d877      	bhi.n	800fd54 <HAL_TIM_ConfigClockSource+0x16c>
 800fc64:	2b50      	cmp	r3, #80	@ 0x50
 800fc66:	d03c      	beq.n	800fce2 <HAL_TIM_ConfigClockSource+0xfa>
 800fc68:	2b50      	cmp	r3, #80	@ 0x50
 800fc6a:	d873      	bhi.n	800fd54 <HAL_TIM_ConfigClockSource+0x16c>
 800fc6c:	2b40      	cmp	r3, #64	@ 0x40
 800fc6e:	d058      	beq.n	800fd22 <HAL_TIM_ConfigClockSource+0x13a>
 800fc70:	2b40      	cmp	r3, #64	@ 0x40
 800fc72:	d86f      	bhi.n	800fd54 <HAL_TIM_ConfigClockSource+0x16c>
 800fc74:	2b30      	cmp	r3, #48	@ 0x30
 800fc76:	d064      	beq.n	800fd42 <HAL_TIM_ConfigClockSource+0x15a>
 800fc78:	2b30      	cmp	r3, #48	@ 0x30
 800fc7a:	d86b      	bhi.n	800fd54 <HAL_TIM_ConfigClockSource+0x16c>
 800fc7c:	2b20      	cmp	r3, #32
 800fc7e:	d060      	beq.n	800fd42 <HAL_TIM_ConfigClockSource+0x15a>
 800fc80:	2b20      	cmp	r3, #32
 800fc82:	d867      	bhi.n	800fd54 <HAL_TIM_ConfigClockSource+0x16c>
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d05c      	beq.n	800fd42 <HAL_TIM_ConfigClockSource+0x15a>
 800fc88:	2b10      	cmp	r3, #16
 800fc8a:	d05a      	beq.n	800fd42 <HAL_TIM_ConfigClockSource+0x15a>
 800fc8c:	e062      	b.n	800fd54 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800fc92:	683b      	ldr	r3, [r7, #0]
 800fc94:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800fc96:	683b      	ldr	r3, [r7, #0]
 800fc98:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800fc9a:	683b      	ldr	r3, [r7, #0]
 800fc9c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800fc9e:	f000 fc13 	bl	80104c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	689b      	ldr	r3, [r3, #8]
 800fca8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800fcaa:	68bb      	ldr	r3, [r7, #8]
 800fcac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800fcb0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	68ba      	ldr	r2, [r7, #8]
 800fcb8:	609a      	str	r2, [r3, #8]
      break;
 800fcba:	e04f      	b.n	800fd5c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800fcc0:	683b      	ldr	r3, [r7, #0]
 800fcc2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800fcc4:	683b      	ldr	r3, [r7, #0]
 800fcc6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800fcc8:	683b      	ldr	r3, [r7, #0]
 800fcca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800fccc:	f000 fbfc 	bl	80104c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	689a      	ldr	r2, [r3, #8]
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800fcde:	609a      	str	r2, [r3, #8]
      break;
 800fce0:	e03c      	b.n	800fd5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fce6:	683b      	ldr	r3, [r7, #0]
 800fce8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fcea:	683b      	ldr	r3, [r7, #0]
 800fcec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fcee:	461a      	mov	r2, r3
 800fcf0:	f000 fb70 	bl	80103d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	2150      	movs	r1, #80	@ 0x50
 800fcfa:	4618      	mov	r0, r3
 800fcfc:	f000 fbc9 	bl	8010492 <TIM_ITRx_SetConfig>
      break;
 800fd00:	e02c      	b.n	800fd5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fd06:	683b      	ldr	r3, [r7, #0]
 800fd08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fd0a:	683b      	ldr	r3, [r7, #0]
 800fd0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800fd0e:	461a      	mov	r2, r3
 800fd10:	f000 fb8f 	bl	8010432 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	2160      	movs	r1, #96	@ 0x60
 800fd1a:	4618      	mov	r0, r3
 800fd1c:	f000 fbb9 	bl	8010492 <TIM_ITRx_SetConfig>
      break;
 800fd20:	e01c      	b.n	800fd5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fd26:	683b      	ldr	r3, [r7, #0]
 800fd28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fd2a:	683b      	ldr	r3, [r7, #0]
 800fd2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fd2e:	461a      	mov	r2, r3
 800fd30:	f000 fb50 	bl	80103d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	2140      	movs	r1, #64	@ 0x40
 800fd3a:	4618      	mov	r0, r3
 800fd3c:	f000 fba9 	bl	8010492 <TIM_ITRx_SetConfig>
      break;
 800fd40:	e00c      	b.n	800fd5c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	681a      	ldr	r2, [r3, #0]
 800fd46:	683b      	ldr	r3, [r7, #0]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	4619      	mov	r1, r3
 800fd4c:	4610      	mov	r0, r2
 800fd4e:	f000 fba0 	bl	8010492 <TIM_ITRx_SetConfig>
      break;
 800fd52:	e003      	b.n	800fd5c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800fd54:	2301      	movs	r3, #1
 800fd56:	73fb      	strb	r3, [r7, #15]
      break;
 800fd58:	e000      	b.n	800fd5c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800fd5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	2201      	movs	r2, #1
 800fd60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	2200      	movs	r2, #0
 800fd68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800fd6c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd6e:	4618      	mov	r0, r3
 800fd70:	3710      	adds	r7, #16
 800fd72:	46bd      	mov	sp, r7
 800fd74:	bd80      	pop	{r7, pc}
 800fd76:	bf00      	nop
 800fd78:	fffeff88 	.word	0xfffeff88

0800fd7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fd7c:	b480      	push	{r7}
 800fd7e:	b083      	sub	sp, #12
 800fd80:	af00      	add	r7, sp, #0
 800fd82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800fd84:	bf00      	nop
 800fd86:	370c      	adds	r7, #12
 800fd88:	46bd      	mov	sp, r7
 800fd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd8e:	4770      	bx	lr

0800fd90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800fd90:	b480      	push	{r7}
 800fd92:	b083      	sub	sp, #12
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800fd98:	bf00      	nop
 800fd9a:	370c      	adds	r7, #12
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda2:	4770      	bx	lr

0800fda4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800fda4:	b480      	push	{r7}
 800fda6:	b083      	sub	sp, #12
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800fdac:	bf00      	nop
 800fdae:	370c      	adds	r7, #12
 800fdb0:	46bd      	mov	sp, r7
 800fdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb6:	4770      	bx	lr

0800fdb8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800fdb8:	b480      	push	{r7}
 800fdba:	b083      	sub	sp, #12
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800fdc0:	bf00      	nop
 800fdc2:	370c      	adds	r7, #12
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdca:	4770      	bx	lr

0800fdcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800fdcc:	b480      	push	{r7}
 800fdce:	b085      	sub	sp, #20
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	6078      	str	r0, [r7, #4]
 800fdd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	4a43      	ldr	r2, [pc, #268]	@ (800feec <TIM_Base_SetConfig+0x120>)
 800fde0:	4293      	cmp	r3, r2
 800fde2:	d013      	beq.n	800fe0c <TIM_Base_SetConfig+0x40>
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fdea:	d00f      	beq.n	800fe0c <TIM_Base_SetConfig+0x40>
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	4a40      	ldr	r2, [pc, #256]	@ (800fef0 <TIM_Base_SetConfig+0x124>)
 800fdf0:	4293      	cmp	r3, r2
 800fdf2:	d00b      	beq.n	800fe0c <TIM_Base_SetConfig+0x40>
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	4a3f      	ldr	r2, [pc, #252]	@ (800fef4 <TIM_Base_SetConfig+0x128>)
 800fdf8:	4293      	cmp	r3, r2
 800fdfa:	d007      	beq.n	800fe0c <TIM_Base_SetConfig+0x40>
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	4a3e      	ldr	r2, [pc, #248]	@ (800fef8 <TIM_Base_SetConfig+0x12c>)
 800fe00:	4293      	cmp	r3, r2
 800fe02:	d003      	beq.n	800fe0c <TIM_Base_SetConfig+0x40>
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	4a3d      	ldr	r2, [pc, #244]	@ (800fefc <TIM_Base_SetConfig+0x130>)
 800fe08:	4293      	cmp	r3, r2
 800fe0a:	d108      	bne.n	800fe1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fe12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fe14:	683b      	ldr	r3, [r7, #0]
 800fe16:	685b      	ldr	r3, [r3, #4]
 800fe18:	68fa      	ldr	r2, [r7, #12]
 800fe1a:	4313      	orrs	r3, r2
 800fe1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	4a32      	ldr	r2, [pc, #200]	@ (800feec <TIM_Base_SetConfig+0x120>)
 800fe22:	4293      	cmp	r3, r2
 800fe24:	d02b      	beq.n	800fe7e <TIM_Base_SetConfig+0xb2>
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fe2c:	d027      	beq.n	800fe7e <TIM_Base_SetConfig+0xb2>
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	4a2f      	ldr	r2, [pc, #188]	@ (800fef0 <TIM_Base_SetConfig+0x124>)
 800fe32:	4293      	cmp	r3, r2
 800fe34:	d023      	beq.n	800fe7e <TIM_Base_SetConfig+0xb2>
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	4a2e      	ldr	r2, [pc, #184]	@ (800fef4 <TIM_Base_SetConfig+0x128>)
 800fe3a:	4293      	cmp	r3, r2
 800fe3c:	d01f      	beq.n	800fe7e <TIM_Base_SetConfig+0xb2>
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	4a2d      	ldr	r2, [pc, #180]	@ (800fef8 <TIM_Base_SetConfig+0x12c>)
 800fe42:	4293      	cmp	r3, r2
 800fe44:	d01b      	beq.n	800fe7e <TIM_Base_SetConfig+0xb2>
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	4a2c      	ldr	r2, [pc, #176]	@ (800fefc <TIM_Base_SetConfig+0x130>)
 800fe4a:	4293      	cmp	r3, r2
 800fe4c:	d017      	beq.n	800fe7e <TIM_Base_SetConfig+0xb2>
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	4a2b      	ldr	r2, [pc, #172]	@ (800ff00 <TIM_Base_SetConfig+0x134>)
 800fe52:	4293      	cmp	r3, r2
 800fe54:	d013      	beq.n	800fe7e <TIM_Base_SetConfig+0xb2>
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	4a2a      	ldr	r2, [pc, #168]	@ (800ff04 <TIM_Base_SetConfig+0x138>)
 800fe5a:	4293      	cmp	r3, r2
 800fe5c:	d00f      	beq.n	800fe7e <TIM_Base_SetConfig+0xb2>
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	4a29      	ldr	r2, [pc, #164]	@ (800ff08 <TIM_Base_SetConfig+0x13c>)
 800fe62:	4293      	cmp	r3, r2
 800fe64:	d00b      	beq.n	800fe7e <TIM_Base_SetConfig+0xb2>
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	4a28      	ldr	r2, [pc, #160]	@ (800ff0c <TIM_Base_SetConfig+0x140>)
 800fe6a:	4293      	cmp	r3, r2
 800fe6c:	d007      	beq.n	800fe7e <TIM_Base_SetConfig+0xb2>
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	4a27      	ldr	r2, [pc, #156]	@ (800ff10 <TIM_Base_SetConfig+0x144>)
 800fe72:	4293      	cmp	r3, r2
 800fe74:	d003      	beq.n	800fe7e <TIM_Base_SetConfig+0xb2>
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	4a26      	ldr	r2, [pc, #152]	@ (800ff14 <TIM_Base_SetConfig+0x148>)
 800fe7a:	4293      	cmp	r3, r2
 800fe7c:	d108      	bne.n	800fe90 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fe84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fe86:	683b      	ldr	r3, [r7, #0]
 800fe88:	68db      	ldr	r3, [r3, #12]
 800fe8a:	68fa      	ldr	r2, [r7, #12]
 800fe8c:	4313      	orrs	r3, r2
 800fe8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800fe96:	683b      	ldr	r3, [r7, #0]
 800fe98:	695b      	ldr	r3, [r3, #20]
 800fe9a:	4313      	orrs	r3, r2
 800fe9c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fe9e:	683b      	ldr	r3, [r7, #0]
 800fea0:	689a      	ldr	r2, [r3, #8]
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fea6:	683b      	ldr	r3, [r7, #0]
 800fea8:	681a      	ldr	r2, [r3, #0]
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	4a0e      	ldr	r2, [pc, #56]	@ (800feec <TIM_Base_SetConfig+0x120>)
 800feb2:	4293      	cmp	r3, r2
 800feb4:	d003      	beq.n	800febe <TIM_Base_SetConfig+0xf2>
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	4a10      	ldr	r2, [pc, #64]	@ (800fefc <TIM_Base_SetConfig+0x130>)
 800feba:	4293      	cmp	r3, r2
 800febc:	d103      	bne.n	800fec6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800febe:	683b      	ldr	r3, [r7, #0]
 800fec0:	691a      	ldr	r2, [r3, #16]
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	f043 0204 	orr.w	r2, r3, #4
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	2201      	movs	r2, #1
 800fed6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	68fa      	ldr	r2, [r7, #12]
 800fedc:	601a      	str	r2, [r3, #0]
}
 800fede:	bf00      	nop
 800fee0:	3714      	adds	r7, #20
 800fee2:	46bd      	mov	sp, r7
 800fee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee8:	4770      	bx	lr
 800feea:	bf00      	nop
 800feec:	40010000 	.word	0x40010000
 800fef0:	40000400 	.word	0x40000400
 800fef4:	40000800 	.word	0x40000800
 800fef8:	40000c00 	.word	0x40000c00
 800fefc:	40010400 	.word	0x40010400
 800ff00:	40014000 	.word	0x40014000
 800ff04:	40014400 	.word	0x40014400
 800ff08:	40014800 	.word	0x40014800
 800ff0c:	40001800 	.word	0x40001800
 800ff10:	40001c00 	.word	0x40001c00
 800ff14:	40002000 	.word	0x40002000

0800ff18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ff18:	b480      	push	{r7}
 800ff1a:	b087      	sub	sp, #28
 800ff1c:	af00      	add	r7, sp, #0
 800ff1e:	6078      	str	r0, [r7, #4]
 800ff20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	6a1b      	ldr	r3, [r3, #32]
 800ff26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	6a1b      	ldr	r3, [r3, #32]
 800ff2c:	f023 0201 	bic.w	r2, r3, #1
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	685b      	ldr	r3, [r3, #4]
 800ff38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	699b      	ldr	r3, [r3, #24]
 800ff3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ff40:	68fa      	ldr	r2, [r7, #12]
 800ff42:	4b2b      	ldr	r3, [pc, #172]	@ (800fff0 <TIM_OC1_SetConfig+0xd8>)
 800ff44:	4013      	ands	r3, r2
 800ff46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	f023 0303 	bic.w	r3, r3, #3
 800ff4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ff50:	683b      	ldr	r3, [r7, #0]
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	68fa      	ldr	r2, [r7, #12]
 800ff56:	4313      	orrs	r3, r2
 800ff58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ff5a:	697b      	ldr	r3, [r7, #20]
 800ff5c:	f023 0302 	bic.w	r3, r3, #2
 800ff60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ff62:	683b      	ldr	r3, [r7, #0]
 800ff64:	689b      	ldr	r3, [r3, #8]
 800ff66:	697a      	ldr	r2, [r7, #20]
 800ff68:	4313      	orrs	r3, r2
 800ff6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	4a21      	ldr	r2, [pc, #132]	@ (800fff4 <TIM_OC1_SetConfig+0xdc>)
 800ff70:	4293      	cmp	r3, r2
 800ff72:	d003      	beq.n	800ff7c <TIM_OC1_SetConfig+0x64>
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	4a20      	ldr	r2, [pc, #128]	@ (800fff8 <TIM_OC1_SetConfig+0xe0>)
 800ff78:	4293      	cmp	r3, r2
 800ff7a:	d10c      	bne.n	800ff96 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ff7c:	697b      	ldr	r3, [r7, #20]
 800ff7e:	f023 0308 	bic.w	r3, r3, #8
 800ff82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ff84:	683b      	ldr	r3, [r7, #0]
 800ff86:	68db      	ldr	r3, [r3, #12]
 800ff88:	697a      	ldr	r2, [r7, #20]
 800ff8a:	4313      	orrs	r3, r2
 800ff8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ff8e:	697b      	ldr	r3, [r7, #20]
 800ff90:	f023 0304 	bic.w	r3, r3, #4
 800ff94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	4a16      	ldr	r2, [pc, #88]	@ (800fff4 <TIM_OC1_SetConfig+0xdc>)
 800ff9a:	4293      	cmp	r3, r2
 800ff9c:	d003      	beq.n	800ffa6 <TIM_OC1_SetConfig+0x8e>
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	4a15      	ldr	r2, [pc, #84]	@ (800fff8 <TIM_OC1_SetConfig+0xe0>)
 800ffa2:	4293      	cmp	r3, r2
 800ffa4:	d111      	bne.n	800ffca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ffa6:	693b      	ldr	r3, [r7, #16]
 800ffa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ffac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ffae:	693b      	ldr	r3, [r7, #16]
 800ffb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ffb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ffb6:	683b      	ldr	r3, [r7, #0]
 800ffb8:	695b      	ldr	r3, [r3, #20]
 800ffba:	693a      	ldr	r2, [r7, #16]
 800ffbc:	4313      	orrs	r3, r2
 800ffbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ffc0:	683b      	ldr	r3, [r7, #0]
 800ffc2:	699b      	ldr	r3, [r3, #24]
 800ffc4:	693a      	ldr	r2, [r7, #16]
 800ffc6:	4313      	orrs	r3, r2
 800ffc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	693a      	ldr	r2, [r7, #16]
 800ffce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	68fa      	ldr	r2, [r7, #12]
 800ffd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ffd6:	683b      	ldr	r3, [r7, #0]
 800ffd8:	685a      	ldr	r2, [r3, #4]
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	697a      	ldr	r2, [r7, #20]
 800ffe2:	621a      	str	r2, [r3, #32]
}
 800ffe4:	bf00      	nop
 800ffe6:	371c      	adds	r7, #28
 800ffe8:	46bd      	mov	sp, r7
 800ffea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffee:	4770      	bx	lr
 800fff0:	fffeff8f 	.word	0xfffeff8f
 800fff4:	40010000 	.word	0x40010000
 800fff8:	40010400 	.word	0x40010400

0800fffc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fffc:	b480      	push	{r7}
 800fffe:	b087      	sub	sp, #28
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]
 8010004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	6a1b      	ldr	r3, [r3, #32]
 801000a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	6a1b      	ldr	r3, [r3, #32]
 8010010:	f023 0210 	bic.w	r2, r3, #16
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	685b      	ldr	r3, [r3, #4]
 801001c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	699b      	ldr	r3, [r3, #24]
 8010022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8010024:	68fa      	ldr	r2, [r7, #12]
 8010026:	4b2e      	ldr	r3, [pc, #184]	@ (80100e0 <TIM_OC2_SetConfig+0xe4>)
 8010028:	4013      	ands	r3, r2
 801002a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010032:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010034:	683b      	ldr	r3, [r7, #0]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	021b      	lsls	r3, r3, #8
 801003a:	68fa      	ldr	r2, [r7, #12]
 801003c:	4313      	orrs	r3, r2
 801003e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8010040:	697b      	ldr	r3, [r7, #20]
 8010042:	f023 0320 	bic.w	r3, r3, #32
 8010046:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010048:	683b      	ldr	r3, [r7, #0]
 801004a:	689b      	ldr	r3, [r3, #8]
 801004c:	011b      	lsls	r3, r3, #4
 801004e:	697a      	ldr	r2, [r7, #20]
 8010050:	4313      	orrs	r3, r2
 8010052:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	4a23      	ldr	r2, [pc, #140]	@ (80100e4 <TIM_OC2_SetConfig+0xe8>)
 8010058:	4293      	cmp	r3, r2
 801005a:	d003      	beq.n	8010064 <TIM_OC2_SetConfig+0x68>
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	4a22      	ldr	r2, [pc, #136]	@ (80100e8 <TIM_OC2_SetConfig+0xec>)
 8010060:	4293      	cmp	r3, r2
 8010062:	d10d      	bne.n	8010080 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8010064:	697b      	ldr	r3, [r7, #20]
 8010066:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801006a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 801006c:	683b      	ldr	r3, [r7, #0]
 801006e:	68db      	ldr	r3, [r3, #12]
 8010070:	011b      	lsls	r3, r3, #4
 8010072:	697a      	ldr	r2, [r7, #20]
 8010074:	4313      	orrs	r3, r2
 8010076:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8010078:	697b      	ldr	r3, [r7, #20]
 801007a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801007e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	4a18      	ldr	r2, [pc, #96]	@ (80100e4 <TIM_OC2_SetConfig+0xe8>)
 8010084:	4293      	cmp	r3, r2
 8010086:	d003      	beq.n	8010090 <TIM_OC2_SetConfig+0x94>
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	4a17      	ldr	r2, [pc, #92]	@ (80100e8 <TIM_OC2_SetConfig+0xec>)
 801008c:	4293      	cmp	r3, r2
 801008e:	d113      	bne.n	80100b8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8010090:	693b      	ldr	r3, [r7, #16]
 8010092:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8010096:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8010098:	693b      	ldr	r3, [r7, #16]
 801009a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801009e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80100a0:	683b      	ldr	r3, [r7, #0]
 80100a2:	695b      	ldr	r3, [r3, #20]
 80100a4:	009b      	lsls	r3, r3, #2
 80100a6:	693a      	ldr	r2, [r7, #16]
 80100a8:	4313      	orrs	r3, r2
 80100aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80100ac:	683b      	ldr	r3, [r7, #0]
 80100ae:	699b      	ldr	r3, [r3, #24]
 80100b0:	009b      	lsls	r3, r3, #2
 80100b2:	693a      	ldr	r2, [r7, #16]
 80100b4:	4313      	orrs	r3, r2
 80100b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	693a      	ldr	r2, [r7, #16]
 80100bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	68fa      	ldr	r2, [r7, #12]
 80100c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80100c4:	683b      	ldr	r3, [r7, #0]
 80100c6:	685a      	ldr	r2, [r3, #4]
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	697a      	ldr	r2, [r7, #20]
 80100d0:	621a      	str	r2, [r3, #32]
}
 80100d2:	bf00      	nop
 80100d4:	371c      	adds	r7, #28
 80100d6:	46bd      	mov	sp, r7
 80100d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100dc:	4770      	bx	lr
 80100de:	bf00      	nop
 80100e0:	feff8fff 	.word	0xfeff8fff
 80100e4:	40010000 	.word	0x40010000
 80100e8:	40010400 	.word	0x40010400

080100ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80100ec:	b480      	push	{r7}
 80100ee:	b087      	sub	sp, #28
 80100f0:	af00      	add	r7, sp, #0
 80100f2:	6078      	str	r0, [r7, #4]
 80100f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	6a1b      	ldr	r3, [r3, #32]
 80100fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	6a1b      	ldr	r3, [r3, #32]
 8010100:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	685b      	ldr	r3, [r3, #4]
 801010c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	69db      	ldr	r3, [r3, #28]
 8010112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010114:	68fa      	ldr	r2, [r7, #12]
 8010116:	4b2d      	ldr	r3, [pc, #180]	@ (80101cc <TIM_OC3_SetConfig+0xe0>)
 8010118:	4013      	ands	r3, r2
 801011a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	f023 0303 	bic.w	r3, r3, #3
 8010122:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010124:	683b      	ldr	r3, [r7, #0]
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	68fa      	ldr	r2, [r7, #12]
 801012a:	4313      	orrs	r3, r2
 801012c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801012e:	697b      	ldr	r3, [r7, #20]
 8010130:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8010134:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8010136:	683b      	ldr	r3, [r7, #0]
 8010138:	689b      	ldr	r3, [r3, #8]
 801013a:	021b      	lsls	r3, r3, #8
 801013c:	697a      	ldr	r2, [r7, #20]
 801013e:	4313      	orrs	r3, r2
 8010140:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	4a22      	ldr	r2, [pc, #136]	@ (80101d0 <TIM_OC3_SetConfig+0xe4>)
 8010146:	4293      	cmp	r3, r2
 8010148:	d003      	beq.n	8010152 <TIM_OC3_SetConfig+0x66>
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	4a21      	ldr	r2, [pc, #132]	@ (80101d4 <TIM_OC3_SetConfig+0xe8>)
 801014e:	4293      	cmp	r3, r2
 8010150:	d10d      	bne.n	801016e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8010152:	697b      	ldr	r3, [r7, #20]
 8010154:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8010158:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801015a:	683b      	ldr	r3, [r7, #0]
 801015c:	68db      	ldr	r3, [r3, #12]
 801015e:	021b      	lsls	r3, r3, #8
 8010160:	697a      	ldr	r2, [r7, #20]
 8010162:	4313      	orrs	r3, r2
 8010164:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8010166:	697b      	ldr	r3, [r7, #20]
 8010168:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801016c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	4a17      	ldr	r2, [pc, #92]	@ (80101d0 <TIM_OC3_SetConfig+0xe4>)
 8010172:	4293      	cmp	r3, r2
 8010174:	d003      	beq.n	801017e <TIM_OC3_SetConfig+0x92>
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	4a16      	ldr	r2, [pc, #88]	@ (80101d4 <TIM_OC3_SetConfig+0xe8>)
 801017a:	4293      	cmp	r3, r2
 801017c:	d113      	bne.n	80101a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 801017e:	693b      	ldr	r3, [r7, #16]
 8010180:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010184:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8010186:	693b      	ldr	r3, [r7, #16]
 8010188:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801018c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801018e:	683b      	ldr	r3, [r7, #0]
 8010190:	695b      	ldr	r3, [r3, #20]
 8010192:	011b      	lsls	r3, r3, #4
 8010194:	693a      	ldr	r2, [r7, #16]
 8010196:	4313      	orrs	r3, r2
 8010198:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801019a:	683b      	ldr	r3, [r7, #0]
 801019c:	699b      	ldr	r3, [r3, #24]
 801019e:	011b      	lsls	r3, r3, #4
 80101a0:	693a      	ldr	r2, [r7, #16]
 80101a2:	4313      	orrs	r3, r2
 80101a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	693a      	ldr	r2, [r7, #16]
 80101aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	68fa      	ldr	r2, [r7, #12]
 80101b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80101b2:	683b      	ldr	r3, [r7, #0]
 80101b4:	685a      	ldr	r2, [r3, #4]
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	697a      	ldr	r2, [r7, #20]
 80101be:	621a      	str	r2, [r3, #32]
}
 80101c0:	bf00      	nop
 80101c2:	371c      	adds	r7, #28
 80101c4:	46bd      	mov	sp, r7
 80101c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ca:	4770      	bx	lr
 80101cc:	fffeff8f 	.word	0xfffeff8f
 80101d0:	40010000 	.word	0x40010000
 80101d4:	40010400 	.word	0x40010400

080101d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80101d8:	b480      	push	{r7}
 80101da:	b087      	sub	sp, #28
 80101dc:	af00      	add	r7, sp, #0
 80101de:	6078      	str	r0, [r7, #4]
 80101e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	6a1b      	ldr	r3, [r3, #32]
 80101e6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	6a1b      	ldr	r3, [r3, #32]
 80101ec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	685b      	ldr	r3, [r3, #4]
 80101f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	69db      	ldr	r3, [r3, #28]
 80101fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010200:	68fa      	ldr	r2, [r7, #12]
 8010202:	4b1e      	ldr	r3, [pc, #120]	@ (801027c <TIM_OC4_SetConfig+0xa4>)
 8010204:	4013      	ands	r3, r2
 8010206:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801020e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010210:	683b      	ldr	r3, [r7, #0]
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	021b      	lsls	r3, r3, #8
 8010216:	68fa      	ldr	r2, [r7, #12]
 8010218:	4313      	orrs	r3, r2
 801021a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 801021c:	693b      	ldr	r3, [r7, #16]
 801021e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8010222:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010224:	683b      	ldr	r3, [r7, #0]
 8010226:	689b      	ldr	r3, [r3, #8]
 8010228:	031b      	lsls	r3, r3, #12
 801022a:	693a      	ldr	r2, [r7, #16]
 801022c:	4313      	orrs	r3, r2
 801022e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	4a13      	ldr	r2, [pc, #76]	@ (8010280 <TIM_OC4_SetConfig+0xa8>)
 8010234:	4293      	cmp	r3, r2
 8010236:	d003      	beq.n	8010240 <TIM_OC4_SetConfig+0x68>
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	4a12      	ldr	r2, [pc, #72]	@ (8010284 <TIM_OC4_SetConfig+0xac>)
 801023c:	4293      	cmp	r3, r2
 801023e:	d109      	bne.n	8010254 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010240:	697b      	ldr	r3, [r7, #20]
 8010242:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010246:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010248:	683b      	ldr	r3, [r7, #0]
 801024a:	695b      	ldr	r3, [r3, #20]
 801024c:	019b      	lsls	r3, r3, #6
 801024e:	697a      	ldr	r2, [r7, #20]
 8010250:	4313      	orrs	r3, r2
 8010252:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	697a      	ldr	r2, [r7, #20]
 8010258:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	68fa      	ldr	r2, [r7, #12]
 801025e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010260:	683b      	ldr	r3, [r7, #0]
 8010262:	685a      	ldr	r2, [r3, #4]
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	693a      	ldr	r2, [r7, #16]
 801026c:	621a      	str	r2, [r3, #32]
}
 801026e:	bf00      	nop
 8010270:	371c      	adds	r7, #28
 8010272:	46bd      	mov	sp, r7
 8010274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010278:	4770      	bx	lr
 801027a:	bf00      	nop
 801027c:	feff8fff 	.word	0xfeff8fff
 8010280:	40010000 	.word	0x40010000
 8010284:	40010400 	.word	0x40010400

08010288 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8010288:	b480      	push	{r7}
 801028a:	b087      	sub	sp, #28
 801028c:	af00      	add	r7, sp, #0
 801028e:	6078      	str	r0, [r7, #4]
 8010290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	6a1b      	ldr	r3, [r3, #32]
 8010296:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	6a1b      	ldr	r3, [r3, #32]
 801029c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	685b      	ldr	r3, [r3, #4]
 80102a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80102b0:	68fa      	ldr	r2, [r7, #12]
 80102b2:	4b1b      	ldr	r3, [pc, #108]	@ (8010320 <TIM_OC5_SetConfig+0x98>)
 80102b4:	4013      	ands	r3, r2
 80102b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80102b8:	683b      	ldr	r3, [r7, #0]
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	68fa      	ldr	r2, [r7, #12]
 80102be:	4313      	orrs	r3, r2
 80102c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80102c2:	693b      	ldr	r3, [r7, #16]
 80102c4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80102c8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80102ca:	683b      	ldr	r3, [r7, #0]
 80102cc:	689b      	ldr	r3, [r3, #8]
 80102ce:	041b      	lsls	r3, r3, #16
 80102d0:	693a      	ldr	r2, [r7, #16]
 80102d2:	4313      	orrs	r3, r2
 80102d4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	4a12      	ldr	r2, [pc, #72]	@ (8010324 <TIM_OC5_SetConfig+0x9c>)
 80102da:	4293      	cmp	r3, r2
 80102dc:	d003      	beq.n	80102e6 <TIM_OC5_SetConfig+0x5e>
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	4a11      	ldr	r2, [pc, #68]	@ (8010328 <TIM_OC5_SetConfig+0xa0>)
 80102e2:	4293      	cmp	r3, r2
 80102e4:	d109      	bne.n	80102fa <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80102e6:	697b      	ldr	r3, [r7, #20]
 80102e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80102ec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80102ee:	683b      	ldr	r3, [r7, #0]
 80102f0:	695b      	ldr	r3, [r3, #20]
 80102f2:	021b      	lsls	r3, r3, #8
 80102f4:	697a      	ldr	r2, [r7, #20]
 80102f6:	4313      	orrs	r3, r2
 80102f8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	697a      	ldr	r2, [r7, #20]
 80102fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	68fa      	ldr	r2, [r7, #12]
 8010304:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8010306:	683b      	ldr	r3, [r7, #0]
 8010308:	685a      	ldr	r2, [r3, #4]
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	693a      	ldr	r2, [r7, #16]
 8010312:	621a      	str	r2, [r3, #32]
}
 8010314:	bf00      	nop
 8010316:	371c      	adds	r7, #28
 8010318:	46bd      	mov	sp, r7
 801031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801031e:	4770      	bx	lr
 8010320:	fffeff8f 	.word	0xfffeff8f
 8010324:	40010000 	.word	0x40010000
 8010328:	40010400 	.word	0x40010400

0801032c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801032c:	b480      	push	{r7}
 801032e:	b087      	sub	sp, #28
 8010330:	af00      	add	r7, sp, #0
 8010332:	6078      	str	r0, [r7, #4]
 8010334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	6a1b      	ldr	r3, [r3, #32]
 801033a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	6a1b      	ldr	r3, [r3, #32]
 8010340:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	685b      	ldr	r3, [r3, #4]
 801034c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8010354:	68fa      	ldr	r2, [r7, #12]
 8010356:	4b1c      	ldr	r3, [pc, #112]	@ (80103c8 <TIM_OC6_SetConfig+0x9c>)
 8010358:	4013      	ands	r3, r2
 801035a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801035c:	683b      	ldr	r3, [r7, #0]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	021b      	lsls	r3, r3, #8
 8010362:	68fa      	ldr	r2, [r7, #12]
 8010364:	4313      	orrs	r3, r2
 8010366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8010368:	693b      	ldr	r3, [r7, #16]
 801036a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801036e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8010370:	683b      	ldr	r3, [r7, #0]
 8010372:	689b      	ldr	r3, [r3, #8]
 8010374:	051b      	lsls	r3, r3, #20
 8010376:	693a      	ldr	r2, [r7, #16]
 8010378:	4313      	orrs	r3, r2
 801037a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	4a13      	ldr	r2, [pc, #76]	@ (80103cc <TIM_OC6_SetConfig+0xa0>)
 8010380:	4293      	cmp	r3, r2
 8010382:	d003      	beq.n	801038c <TIM_OC6_SetConfig+0x60>
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	4a12      	ldr	r2, [pc, #72]	@ (80103d0 <TIM_OC6_SetConfig+0xa4>)
 8010388:	4293      	cmp	r3, r2
 801038a:	d109      	bne.n	80103a0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 801038c:	697b      	ldr	r3, [r7, #20]
 801038e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8010392:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8010394:	683b      	ldr	r3, [r7, #0]
 8010396:	695b      	ldr	r3, [r3, #20]
 8010398:	029b      	lsls	r3, r3, #10
 801039a:	697a      	ldr	r2, [r7, #20]
 801039c:	4313      	orrs	r3, r2
 801039e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	697a      	ldr	r2, [r7, #20]
 80103a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	68fa      	ldr	r2, [r7, #12]
 80103aa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80103ac:	683b      	ldr	r3, [r7, #0]
 80103ae:	685a      	ldr	r2, [r3, #4]
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	693a      	ldr	r2, [r7, #16]
 80103b8:	621a      	str	r2, [r3, #32]
}
 80103ba:	bf00      	nop
 80103bc:	371c      	adds	r7, #28
 80103be:	46bd      	mov	sp, r7
 80103c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c4:	4770      	bx	lr
 80103c6:	bf00      	nop
 80103c8:	feff8fff 	.word	0xfeff8fff
 80103cc:	40010000 	.word	0x40010000
 80103d0:	40010400 	.word	0x40010400

080103d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80103d4:	b480      	push	{r7}
 80103d6:	b087      	sub	sp, #28
 80103d8:	af00      	add	r7, sp, #0
 80103da:	60f8      	str	r0, [r7, #12]
 80103dc:	60b9      	str	r1, [r7, #8]
 80103de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	6a1b      	ldr	r3, [r3, #32]
 80103e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	6a1b      	ldr	r3, [r3, #32]
 80103ea:	f023 0201 	bic.w	r2, r3, #1
 80103ee:	68fb      	ldr	r3, [r7, #12]
 80103f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80103f2:	68fb      	ldr	r3, [r7, #12]
 80103f4:	699b      	ldr	r3, [r3, #24]
 80103f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80103f8:	693b      	ldr	r3, [r7, #16]
 80103fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80103fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	011b      	lsls	r3, r3, #4
 8010404:	693a      	ldr	r2, [r7, #16]
 8010406:	4313      	orrs	r3, r2
 8010408:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801040a:	697b      	ldr	r3, [r7, #20]
 801040c:	f023 030a 	bic.w	r3, r3, #10
 8010410:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010412:	697a      	ldr	r2, [r7, #20]
 8010414:	68bb      	ldr	r3, [r7, #8]
 8010416:	4313      	orrs	r3, r2
 8010418:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	693a      	ldr	r2, [r7, #16]
 801041e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	697a      	ldr	r2, [r7, #20]
 8010424:	621a      	str	r2, [r3, #32]
}
 8010426:	bf00      	nop
 8010428:	371c      	adds	r7, #28
 801042a:	46bd      	mov	sp, r7
 801042c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010430:	4770      	bx	lr

08010432 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010432:	b480      	push	{r7}
 8010434:	b087      	sub	sp, #28
 8010436:	af00      	add	r7, sp, #0
 8010438:	60f8      	str	r0, [r7, #12]
 801043a:	60b9      	str	r1, [r7, #8]
 801043c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801043e:	68fb      	ldr	r3, [r7, #12]
 8010440:	6a1b      	ldr	r3, [r3, #32]
 8010442:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010444:	68fb      	ldr	r3, [r7, #12]
 8010446:	6a1b      	ldr	r3, [r3, #32]
 8010448:	f023 0210 	bic.w	r2, r3, #16
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	699b      	ldr	r3, [r3, #24]
 8010454:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010456:	693b      	ldr	r3, [r7, #16]
 8010458:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801045c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	031b      	lsls	r3, r3, #12
 8010462:	693a      	ldr	r2, [r7, #16]
 8010464:	4313      	orrs	r3, r2
 8010466:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010468:	697b      	ldr	r3, [r7, #20]
 801046a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801046e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010470:	68bb      	ldr	r3, [r7, #8]
 8010472:	011b      	lsls	r3, r3, #4
 8010474:	697a      	ldr	r2, [r7, #20]
 8010476:	4313      	orrs	r3, r2
 8010478:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801047a:	68fb      	ldr	r3, [r7, #12]
 801047c:	693a      	ldr	r2, [r7, #16]
 801047e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	697a      	ldr	r2, [r7, #20]
 8010484:	621a      	str	r2, [r3, #32]
}
 8010486:	bf00      	nop
 8010488:	371c      	adds	r7, #28
 801048a:	46bd      	mov	sp, r7
 801048c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010490:	4770      	bx	lr

08010492 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8010492:	b480      	push	{r7}
 8010494:	b085      	sub	sp, #20
 8010496:	af00      	add	r7, sp, #0
 8010498:	6078      	str	r0, [r7, #4]
 801049a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	689b      	ldr	r3, [r3, #8]
 80104a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80104a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80104aa:	683a      	ldr	r2, [r7, #0]
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	4313      	orrs	r3, r2
 80104b0:	f043 0307 	orr.w	r3, r3, #7
 80104b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	68fa      	ldr	r2, [r7, #12]
 80104ba:	609a      	str	r2, [r3, #8]
}
 80104bc:	bf00      	nop
 80104be:	3714      	adds	r7, #20
 80104c0:	46bd      	mov	sp, r7
 80104c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104c6:	4770      	bx	lr

080104c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80104c8:	b480      	push	{r7}
 80104ca:	b087      	sub	sp, #28
 80104cc:	af00      	add	r7, sp, #0
 80104ce:	60f8      	str	r0, [r7, #12]
 80104d0:	60b9      	str	r1, [r7, #8]
 80104d2:	607a      	str	r2, [r7, #4]
 80104d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	689b      	ldr	r3, [r3, #8]
 80104da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80104dc:	697b      	ldr	r3, [r7, #20]
 80104de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80104e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80104e4:	683b      	ldr	r3, [r7, #0]
 80104e6:	021a      	lsls	r2, r3, #8
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	431a      	orrs	r2, r3
 80104ec:	68bb      	ldr	r3, [r7, #8]
 80104ee:	4313      	orrs	r3, r2
 80104f0:	697a      	ldr	r2, [r7, #20]
 80104f2:	4313      	orrs	r3, r2
 80104f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	697a      	ldr	r2, [r7, #20]
 80104fa:	609a      	str	r2, [r3, #8]
}
 80104fc:	bf00      	nop
 80104fe:	371c      	adds	r7, #28
 8010500:	46bd      	mov	sp, r7
 8010502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010506:	4770      	bx	lr

08010508 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010508:	b480      	push	{r7}
 801050a:	b085      	sub	sp, #20
 801050c:	af00      	add	r7, sp, #0
 801050e:	6078      	str	r0, [r7, #4]
 8010510:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010518:	2b01      	cmp	r3, #1
 801051a:	d101      	bne.n	8010520 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801051c:	2302      	movs	r3, #2
 801051e:	e06d      	b.n	80105fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	2201      	movs	r2, #1
 8010524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	2202      	movs	r2, #2
 801052c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	685b      	ldr	r3, [r3, #4]
 8010536:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	689b      	ldr	r3, [r3, #8]
 801053e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	681b      	ldr	r3, [r3, #0]
 8010544:	4a30      	ldr	r2, [pc, #192]	@ (8010608 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8010546:	4293      	cmp	r3, r2
 8010548:	d004      	beq.n	8010554 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	4a2f      	ldr	r2, [pc, #188]	@ (801060c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8010550:	4293      	cmp	r3, r2
 8010552:	d108      	bne.n	8010566 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8010554:	68fb      	ldr	r3, [r7, #12]
 8010556:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801055a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801055c:	683b      	ldr	r3, [r7, #0]
 801055e:	685b      	ldr	r3, [r3, #4]
 8010560:	68fa      	ldr	r2, [r7, #12]
 8010562:	4313      	orrs	r3, r2
 8010564:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801056c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801056e:	683b      	ldr	r3, [r7, #0]
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	68fa      	ldr	r2, [r7, #12]
 8010574:	4313      	orrs	r3, r2
 8010576:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	68fa      	ldr	r2, [r7, #12]
 801057e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	4a20      	ldr	r2, [pc, #128]	@ (8010608 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8010586:	4293      	cmp	r3, r2
 8010588:	d022      	beq.n	80105d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010592:	d01d      	beq.n	80105d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	4a1d      	ldr	r2, [pc, #116]	@ (8010610 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 801059a:	4293      	cmp	r3, r2
 801059c:	d018      	beq.n	80105d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	4a1c      	ldr	r2, [pc, #112]	@ (8010614 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80105a4:	4293      	cmp	r3, r2
 80105a6:	d013      	beq.n	80105d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	4a1a      	ldr	r2, [pc, #104]	@ (8010618 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80105ae:	4293      	cmp	r3, r2
 80105b0:	d00e      	beq.n	80105d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	4a15      	ldr	r2, [pc, #84]	@ (801060c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80105b8:	4293      	cmp	r3, r2
 80105ba:	d009      	beq.n	80105d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	4a16      	ldr	r2, [pc, #88]	@ (801061c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80105c2:	4293      	cmp	r3, r2
 80105c4:	d004      	beq.n	80105d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	4a15      	ldr	r2, [pc, #84]	@ (8010620 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80105cc:	4293      	cmp	r3, r2
 80105ce:	d10c      	bne.n	80105ea <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80105d0:	68bb      	ldr	r3, [r7, #8]
 80105d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80105d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80105d8:	683b      	ldr	r3, [r7, #0]
 80105da:	689b      	ldr	r3, [r3, #8]
 80105dc:	68ba      	ldr	r2, [r7, #8]
 80105de:	4313      	orrs	r3, r2
 80105e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	68ba      	ldr	r2, [r7, #8]
 80105e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	2201      	movs	r2, #1
 80105ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	2200      	movs	r2, #0
 80105f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80105fa:	2300      	movs	r3, #0
}
 80105fc:	4618      	mov	r0, r3
 80105fe:	3714      	adds	r7, #20
 8010600:	46bd      	mov	sp, r7
 8010602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010606:	4770      	bx	lr
 8010608:	40010000 	.word	0x40010000
 801060c:	40010400 	.word	0x40010400
 8010610:	40000400 	.word	0x40000400
 8010614:	40000800 	.word	0x40000800
 8010618:	40000c00 	.word	0x40000c00
 801061c:	40014000 	.word	0x40014000
 8010620:	40001800 	.word	0x40001800

08010624 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8010624:	b480      	push	{r7}
 8010626:	b085      	sub	sp, #20
 8010628:	af00      	add	r7, sp, #0
 801062a:	6078      	str	r0, [r7, #4]
 801062c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801062e:	2300      	movs	r3, #0
 8010630:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010638:	2b01      	cmp	r3, #1
 801063a:	d101      	bne.n	8010640 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 801063c:	2302      	movs	r3, #2
 801063e:	e065      	b.n	801070c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	2201      	movs	r2, #1
 8010644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801064e:	683b      	ldr	r3, [r7, #0]
 8010650:	68db      	ldr	r3, [r3, #12]
 8010652:	4313      	orrs	r3, r2
 8010654:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010656:	68fb      	ldr	r3, [r7, #12]
 8010658:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801065c:	683b      	ldr	r3, [r7, #0]
 801065e:	689b      	ldr	r3, [r3, #8]
 8010660:	4313      	orrs	r3, r2
 8010662:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 801066a:	683b      	ldr	r3, [r7, #0]
 801066c:	685b      	ldr	r3, [r3, #4]
 801066e:	4313      	orrs	r3, r2
 8010670:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8010678:	683b      	ldr	r3, [r7, #0]
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	4313      	orrs	r3, r2
 801067e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010686:	683b      	ldr	r3, [r7, #0]
 8010688:	691b      	ldr	r3, [r3, #16]
 801068a:	4313      	orrs	r3, r2
 801068c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8010694:	683b      	ldr	r3, [r7, #0]
 8010696:	695b      	ldr	r3, [r3, #20]
 8010698:	4313      	orrs	r3, r2
 801069a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801069c:	68fb      	ldr	r3, [r7, #12]
 801069e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80106a2:	683b      	ldr	r3, [r7, #0]
 80106a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106a6:	4313      	orrs	r3, r2
 80106a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80106aa:	68fb      	ldr	r3, [r7, #12]
 80106ac:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80106b0:	683b      	ldr	r3, [r7, #0]
 80106b2:	699b      	ldr	r3, [r3, #24]
 80106b4:	041b      	lsls	r3, r3, #16
 80106b6:	4313      	orrs	r3, r2
 80106b8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	4a16      	ldr	r2, [pc, #88]	@ (8010718 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80106c0:	4293      	cmp	r3, r2
 80106c2:	d004      	beq.n	80106ce <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	4a14      	ldr	r2, [pc, #80]	@ (801071c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80106ca:	4293      	cmp	r3, r2
 80106cc:	d115      	bne.n	80106fa <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80106d4:	683b      	ldr	r3, [r7, #0]
 80106d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106d8:	051b      	lsls	r3, r3, #20
 80106da:	4313      	orrs	r3, r2
 80106dc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80106de:	68fb      	ldr	r3, [r7, #12]
 80106e0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80106e4:	683b      	ldr	r3, [r7, #0]
 80106e6:	69db      	ldr	r3, [r3, #28]
 80106e8:	4313      	orrs	r3, r2
 80106ea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80106ec:	68fb      	ldr	r3, [r7, #12]
 80106ee:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80106f2:	683b      	ldr	r3, [r7, #0]
 80106f4:	6a1b      	ldr	r3, [r3, #32]
 80106f6:	4313      	orrs	r3, r2
 80106f8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	68fa      	ldr	r2, [r7, #12]
 8010700:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	2200      	movs	r2, #0
 8010706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801070a:	2300      	movs	r3, #0
}
 801070c:	4618      	mov	r0, r3
 801070e:	3714      	adds	r7, #20
 8010710:	46bd      	mov	sp, r7
 8010712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010716:	4770      	bx	lr
 8010718:	40010000 	.word	0x40010000
 801071c:	40010400 	.word	0x40010400

08010720 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010720:	b480      	push	{r7}
 8010722:	b083      	sub	sp, #12
 8010724:	af00      	add	r7, sp, #0
 8010726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010728:	bf00      	nop
 801072a:	370c      	adds	r7, #12
 801072c:	46bd      	mov	sp, r7
 801072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010732:	4770      	bx	lr

08010734 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010734:	b480      	push	{r7}
 8010736:	b083      	sub	sp, #12
 8010738:	af00      	add	r7, sp, #0
 801073a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801073c:	bf00      	nop
 801073e:	370c      	adds	r7, #12
 8010740:	46bd      	mov	sp, r7
 8010742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010746:	4770      	bx	lr

08010748 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010748:	b480      	push	{r7}
 801074a:	b083      	sub	sp, #12
 801074c:	af00      	add	r7, sp, #0
 801074e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010750:	bf00      	nop
 8010752:	370c      	adds	r7, #12
 8010754:	46bd      	mov	sp, r7
 8010756:	f85d 7b04 	ldr.w	r7, [sp], #4
 801075a:	4770      	bx	lr

0801075c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801075c:	b580      	push	{r7, lr}
 801075e:	b082      	sub	sp, #8
 8010760:	af00      	add	r7, sp, #0
 8010762:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	2b00      	cmp	r3, #0
 8010768:	d101      	bne.n	801076e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801076a:	2301      	movs	r3, #1
 801076c:	e040      	b.n	80107f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010772:	2b00      	cmp	r3, #0
 8010774:	d106      	bne.n	8010784 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	2200      	movs	r2, #0
 801077a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801077e:	6878      	ldr	r0, [r7, #4]
 8010780:	f7f2 faec 	bl	8002d5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	2224      	movs	r2, #36	@ 0x24
 8010788:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	681b      	ldr	r3, [r3, #0]
 801078e:	681a      	ldr	r2, [r3, #0]
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	f022 0201 	bic.w	r2, r2, #1
 8010798:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d002      	beq.n	80107a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80107a2:	6878      	ldr	r0, [r7, #4]
 80107a4:	f000 fa8c 	bl	8010cc0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80107a8:	6878      	ldr	r0, [r7, #4]
 80107aa:	f000 f825 	bl	80107f8 <UART_SetConfig>
 80107ae:	4603      	mov	r3, r0
 80107b0:	2b01      	cmp	r3, #1
 80107b2:	d101      	bne.n	80107b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80107b4:	2301      	movs	r3, #1
 80107b6:	e01b      	b.n	80107f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	685a      	ldr	r2, [r3, #4]
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	681b      	ldr	r3, [r3, #0]
 80107c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80107c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	681b      	ldr	r3, [r3, #0]
 80107cc:	689a      	ldr	r2, [r3, #8]
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80107d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	681a      	ldr	r2, [r3, #0]
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	681b      	ldr	r3, [r3, #0]
 80107e2:	f042 0201 	orr.w	r2, r2, #1
 80107e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80107e8:	6878      	ldr	r0, [r7, #4]
 80107ea:	f000 fb0b 	bl	8010e04 <UART_CheckIdleState>
 80107ee:	4603      	mov	r3, r0
}
 80107f0:	4618      	mov	r0, r3
 80107f2:	3708      	adds	r7, #8
 80107f4:	46bd      	mov	sp, r7
 80107f6:	bd80      	pop	{r7, pc}

080107f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80107f8:	b580      	push	{r7, lr}
 80107fa:	b088      	sub	sp, #32
 80107fc:	af00      	add	r7, sp, #0
 80107fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010800:	2300      	movs	r3, #0
 8010802:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	689a      	ldr	r2, [r3, #8]
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	691b      	ldr	r3, [r3, #16]
 801080c:	431a      	orrs	r2, r3
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	695b      	ldr	r3, [r3, #20]
 8010812:	431a      	orrs	r2, r3
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	69db      	ldr	r3, [r3, #28]
 8010818:	4313      	orrs	r3, r2
 801081a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	681a      	ldr	r2, [r3, #0]
 8010822:	4ba6      	ldr	r3, [pc, #664]	@ (8010abc <UART_SetConfig+0x2c4>)
 8010824:	4013      	ands	r3, r2
 8010826:	687a      	ldr	r2, [r7, #4]
 8010828:	6812      	ldr	r2, [r2, #0]
 801082a:	6979      	ldr	r1, [r7, #20]
 801082c:	430b      	orrs	r3, r1
 801082e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	685b      	ldr	r3, [r3, #4]
 8010836:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	68da      	ldr	r2, [r3, #12]
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	430a      	orrs	r2, r1
 8010844:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	699b      	ldr	r3, [r3, #24]
 801084a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	6a1b      	ldr	r3, [r3, #32]
 8010850:	697a      	ldr	r2, [r7, #20]
 8010852:	4313      	orrs	r3, r2
 8010854:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	681b      	ldr	r3, [r3, #0]
 801085a:	689b      	ldr	r3, [r3, #8]
 801085c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	697a      	ldr	r2, [r7, #20]
 8010866:	430a      	orrs	r2, r1
 8010868:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	4a94      	ldr	r2, [pc, #592]	@ (8010ac0 <UART_SetConfig+0x2c8>)
 8010870:	4293      	cmp	r3, r2
 8010872:	d120      	bne.n	80108b6 <UART_SetConfig+0xbe>
 8010874:	4b93      	ldr	r3, [pc, #588]	@ (8010ac4 <UART_SetConfig+0x2cc>)
 8010876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801087a:	f003 0303 	and.w	r3, r3, #3
 801087e:	2b03      	cmp	r3, #3
 8010880:	d816      	bhi.n	80108b0 <UART_SetConfig+0xb8>
 8010882:	a201      	add	r2, pc, #4	@ (adr r2, 8010888 <UART_SetConfig+0x90>)
 8010884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010888:	08010899 	.word	0x08010899
 801088c:	080108a5 	.word	0x080108a5
 8010890:	0801089f 	.word	0x0801089f
 8010894:	080108ab 	.word	0x080108ab
 8010898:	2301      	movs	r3, #1
 801089a:	77fb      	strb	r3, [r7, #31]
 801089c:	e150      	b.n	8010b40 <UART_SetConfig+0x348>
 801089e:	2302      	movs	r3, #2
 80108a0:	77fb      	strb	r3, [r7, #31]
 80108a2:	e14d      	b.n	8010b40 <UART_SetConfig+0x348>
 80108a4:	2304      	movs	r3, #4
 80108a6:	77fb      	strb	r3, [r7, #31]
 80108a8:	e14a      	b.n	8010b40 <UART_SetConfig+0x348>
 80108aa:	2308      	movs	r3, #8
 80108ac:	77fb      	strb	r3, [r7, #31]
 80108ae:	e147      	b.n	8010b40 <UART_SetConfig+0x348>
 80108b0:	2310      	movs	r3, #16
 80108b2:	77fb      	strb	r3, [r7, #31]
 80108b4:	e144      	b.n	8010b40 <UART_SetConfig+0x348>
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	4a83      	ldr	r2, [pc, #524]	@ (8010ac8 <UART_SetConfig+0x2d0>)
 80108bc:	4293      	cmp	r3, r2
 80108be:	d132      	bne.n	8010926 <UART_SetConfig+0x12e>
 80108c0:	4b80      	ldr	r3, [pc, #512]	@ (8010ac4 <UART_SetConfig+0x2cc>)
 80108c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80108c6:	f003 030c 	and.w	r3, r3, #12
 80108ca:	2b0c      	cmp	r3, #12
 80108cc:	d828      	bhi.n	8010920 <UART_SetConfig+0x128>
 80108ce:	a201      	add	r2, pc, #4	@ (adr r2, 80108d4 <UART_SetConfig+0xdc>)
 80108d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108d4:	08010909 	.word	0x08010909
 80108d8:	08010921 	.word	0x08010921
 80108dc:	08010921 	.word	0x08010921
 80108e0:	08010921 	.word	0x08010921
 80108e4:	08010915 	.word	0x08010915
 80108e8:	08010921 	.word	0x08010921
 80108ec:	08010921 	.word	0x08010921
 80108f0:	08010921 	.word	0x08010921
 80108f4:	0801090f 	.word	0x0801090f
 80108f8:	08010921 	.word	0x08010921
 80108fc:	08010921 	.word	0x08010921
 8010900:	08010921 	.word	0x08010921
 8010904:	0801091b 	.word	0x0801091b
 8010908:	2300      	movs	r3, #0
 801090a:	77fb      	strb	r3, [r7, #31]
 801090c:	e118      	b.n	8010b40 <UART_SetConfig+0x348>
 801090e:	2302      	movs	r3, #2
 8010910:	77fb      	strb	r3, [r7, #31]
 8010912:	e115      	b.n	8010b40 <UART_SetConfig+0x348>
 8010914:	2304      	movs	r3, #4
 8010916:	77fb      	strb	r3, [r7, #31]
 8010918:	e112      	b.n	8010b40 <UART_SetConfig+0x348>
 801091a:	2308      	movs	r3, #8
 801091c:	77fb      	strb	r3, [r7, #31]
 801091e:	e10f      	b.n	8010b40 <UART_SetConfig+0x348>
 8010920:	2310      	movs	r3, #16
 8010922:	77fb      	strb	r3, [r7, #31]
 8010924:	e10c      	b.n	8010b40 <UART_SetConfig+0x348>
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	681b      	ldr	r3, [r3, #0]
 801092a:	4a68      	ldr	r2, [pc, #416]	@ (8010acc <UART_SetConfig+0x2d4>)
 801092c:	4293      	cmp	r3, r2
 801092e:	d120      	bne.n	8010972 <UART_SetConfig+0x17a>
 8010930:	4b64      	ldr	r3, [pc, #400]	@ (8010ac4 <UART_SetConfig+0x2cc>)
 8010932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010936:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801093a:	2b30      	cmp	r3, #48	@ 0x30
 801093c:	d013      	beq.n	8010966 <UART_SetConfig+0x16e>
 801093e:	2b30      	cmp	r3, #48	@ 0x30
 8010940:	d814      	bhi.n	801096c <UART_SetConfig+0x174>
 8010942:	2b20      	cmp	r3, #32
 8010944:	d009      	beq.n	801095a <UART_SetConfig+0x162>
 8010946:	2b20      	cmp	r3, #32
 8010948:	d810      	bhi.n	801096c <UART_SetConfig+0x174>
 801094a:	2b00      	cmp	r3, #0
 801094c:	d002      	beq.n	8010954 <UART_SetConfig+0x15c>
 801094e:	2b10      	cmp	r3, #16
 8010950:	d006      	beq.n	8010960 <UART_SetConfig+0x168>
 8010952:	e00b      	b.n	801096c <UART_SetConfig+0x174>
 8010954:	2300      	movs	r3, #0
 8010956:	77fb      	strb	r3, [r7, #31]
 8010958:	e0f2      	b.n	8010b40 <UART_SetConfig+0x348>
 801095a:	2302      	movs	r3, #2
 801095c:	77fb      	strb	r3, [r7, #31]
 801095e:	e0ef      	b.n	8010b40 <UART_SetConfig+0x348>
 8010960:	2304      	movs	r3, #4
 8010962:	77fb      	strb	r3, [r7, #31]
 8010964:	e0ec      	b.n	8010b40 <UART_SetConfig+0x348>
 8010966:	2308      	movs	r3, #8
 8010968:	77fb      	strb	r3, [r7, #31]
 801096a:	e0e9      	b.n	8010b40 <UART_SetConfig+0x348>
 801096c:	2310      	movs	r3, #16
 801096e:	77fb      	strb	r3, [r7, #31]
 8010970:	e0e6      	b.n	8010b40 <UART_SetConfig+0x348>
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	681b      	ldr	r3, [r3, #0]
 8010976:	4a56      	ldr	r2, [pc, #344]	@ (8010ad0 <UART_SetConfig+0x2d8>)
 8010978:	4293      	cmp	r3, r2
 801097a:	d120      	bne.n	80109be <UART_SetConfig+0x1c6>
 801097c:	4b51      	ldr	r3, [pc, #324]	@ (8010ac4 <UART_SetConfig+0x2cc>)
 801097e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010982:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8010986:	2bc0      	cmp	r3, #192	@ 0xc0
 8010988:	d013      	beq.n	80109b2 <UART_SetConfig+0x1ba>
 801098a:	2bc0      	cmp	r3, #192	@ 0xc0
 801098c:	d814      	bhi.n	80109b8 <UART_SetConfig+0x1c0>
 801098e:	2b80      	cmp	r3, #128	@ 0x80
 8010990:	d009      	beq.n	80109a6 <UART_SetConfig+0x1ae>
 8010992:	2b80      	cmp	r3, #128	@ 0x80
 8010994:	d810      	bhi.n	80109b8 <UART_SetConfig+0x1c0>
 8010996:	2b00      	cmp	r3, #0
 8010998:	d002      	beq.n	80109a0 <UART_SetConfig+0x1a8>
 801099a:	2b40      	cmp	r3, #64	@ 0x40
 801099c:	d006      	beq.n	80109ac <UART_SetConfig+0x1b4>
 801099e:	e00b      	b.n	80109b8 <UART_SetConfig+0x1c0>
 80109a0:	2300      	movs	r3, #0
 80109a2:	77fb      	strb	r3, [r7, #31]
 80109a4:	e0cc      	b.n	8010b40 <UART_SetConfig+0x348>
 80109a6:	2302      	movs	r3, #2
 80109a8:	77fb      	strb	r3, [r7, #31]
 80109aa:	e0c9      	b.n	8010b40 <UART_SetConfig+0x348>
 80109ac:	2304      	movs	r3, #4
 80109ae:	77fb      	strb	r3, [r7, #31]
 80109b0:	e0c6      	b.n	8010b40 <UART_SetConfig+0x348>
 80109b2:	2308      	movs	r3, #8
 80109b4:	77fb      	strb	r3, [r7, #31]
 80109b6:	e0c3      	b.n	8010b40 <UART_SetConfig+0x348>
 80109b8:	2310      	movs	r3, #16
 80109ba:	77fb      	strb	r3, [r7, #31]
 80109bc:	e0c0      	b.n	8010b40 <UART_SetConfig+0x348>
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	4a44      	ldr	r2, [pc, #272]	@ (8010ad4 <UART_SetConfig+0x2dc>)
 80109c4:	4293      	cmp	r3, r2
 80109c6:	d125      	bne.n	8010a14 <UART_SetConfig+0x21c>
 80109c8:	4b3e      	ldr	r3, [pc, #248]	@ (8010ac4 <UART_SetConfig+0x2cc>)
 80109ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80109ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80109d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80109d6:	d017      	beq.n	8010a08 <UART_SetConfig+0x210>
 80109d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80109dc:	d817      	bhi.n	8010a0e <UART_SetConfig+0x216>
 80109de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80109e2:	d00b      	beq.n	80109fc <UART_SetConfig+0x204>
 80109e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80109e8:	d811      	bhi.n	8010a0e <UART_SetConfig+0x216>
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d003      	beq.n	80109f6 <UART_SetConfig+0x1fe>
 80109ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80109f2:	d006      	beq.n	8010a02 <UART_SetConfig+0x20a>
 80109f4:	e00b      	b.n	8010a0e <UART_SetConfig+0x216>
 80109f6:	2300      	movs	r3, #0
 80109f8:	77fb      	strb	r3, [r7, #31]
 80109fa:	e0a1      	b.n	8010b40 <UART_SetConfig+0x348>
 80109fc:	2302      	movs	r3, #2
 80109fe:	77fb      	strb	r3, [r7, #31]
 8010a00:	e09e      	b.n	8010b40 <UART_SetConfig+0x348>
 8010a02:	2304      	movs	r3, #4
 8010a04:	77fb      	strb	r3, [r7, #31]
 8010a06:	e09b      	b.n	8010b40 <UART_SetConfig+0x348>
 8010a08:	2308      	movs	r3, #8
 8010a0a:	77fb      	strb	r3, [r7, #31]
 8010a0c:	e098      	b.n	8010b40 <UART_SetConfig+0x348>
 8010a0e:	2310      	movs	r3, #16
 8010a10:	77fb      	strb	r3, [r7, #31]
 8010a12:	e095      	b.n	8010b40 <UART_SetConfig+0x348>
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	4a2f      	ldr	r2, [pc, #188]	@ (8010ad8 <UART_SetConfig+0x2e0>)
 8010a1a:	4293      	cmp	r3, r2
 8010a1c:	d125      	bne.n	8010a6a <UART_SetConfig+0x272>
 8010a1e:	4b29      	ldr	r3, [pc, #164]	@ (8010ac4 <UART_SetConfig+0x2cc>)
 8010a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010a24:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8010a28:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010a2c:	d017      	beq.n	8010a5e <UART_SetConfig+0x266>
 8010a2e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010a32:	d817      	bhi.n	8010a64 <UART_SetConfig+0x26c>
 8010a34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010a38:	d00b      	beq.n	8010a52 <UART_SetConfig+0x25a>
 8010a3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010a3e:	d811      	bhi.n	8010a64 <UART_SetConfig+0x26c>
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d003      	beq.n	8010a4c <UART_SetConfig+0x254>
 8010a44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010a48:	d006      	beq.n	8010a58 <UART_SetConfig+0x260>
 8010a4a:	e00b      	b.n	8010a64 <UART_SetConfig+0x26c>
 8010a4c:	2301      	movs	r3, #1
 8010a4e:	77fb      	strb	r3, [r7, #31]
 8010a50:	e076      	b.n	8010b40 <UART_SetConfig+0x348>
 8010a52:	2302      	movs	r3, #2
 8010a54:	77fb      	strb	r3, [r7, #31]
 8010a56:	e073      	b.n	8010b40 <UART_SetConfig+0x348>
 8010a58:	2304      	movs	r3, #4
 8010a5a:	77fb      	strb	r3, [r7, #31]
 8010a5c:	e070      	b.n	8010b40 <UART_SetConfig+0x348>
 8010a5e:	2308      	movs	r3, #8
 8010a60:	77fb      	strb	r3, [r7, #31]
 8010a62:	e06d      	b.n	8010b40 <UART_SetConfig+0x348>
 8010a64:	2310      	movs	r3, #16
 8010a66:	77fb      	strb	r3, [r7, #31]
 8010a68:	e06a      	b.n	8010b40 <UART_SetConfig+0x348>
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	681b      	ldr	r3, [r3, #0]
 8010a6e:	4a1b      	ldr	r2, [pc, #108]	@ (8010adc <UART_SetConfig+0x2e4>)
 8010a70:	4293      	cmp	r3, r2
 8010a72:	d138      	bne.n	8010ae6 <UART_SetConfig+0x2ee>
 8010a74:	4b13      	ldr	r3, [pc, #76]	@ (8010ac4 <UART_SetConfig+0x2cc>)
 8010a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010a7a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8010a7e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010a82:	d017      	beq.n	8010ab4 <UART_SetConfig+0x2bc>
 8010a84:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010a88:	d82a      	bhi.n	8010ae0 <UART_SetConfig+0x2e8>
 8010a8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010a8e:	d00b      	beq.n	8010aa8 <UART_SetConfig+0x2b0>
 8010a90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010a94:	d824      	bhi.n	8010ae0 <UART_SetConfig+0x2e8>
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d003      	beq.n	8010aa2 <UART_SetConfig+0x2aa>
 8010a9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010a9e:	d006      	beq.n	8010aae <UART_SetConfig+0x2b6>
 8010aa0:	e01e      	b.n	8010ae0 <UART_SetConfig+0x2e8>
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	77fb      	strb	r3, [r7, #31]
 8010aa6:	e04b      	b.n	8010b40 <UART_SetConfig+0x348>
 8010aa8:	2302      	movs	r3, #2
 8010aaa:	77fb      	strb	r3, [r7, #31]
 8010aac:	e048      	b.n	8010b40 <UART_SetConfig+0x348>
 8010aae:	2304      	movs	r3, #4
 8010ab0:	77fb      	strb	r3, [r7, #31]
 8010ab2:	e045      	b.n	8010b40 <UART_SetConfig+0x348>
 8010ab4:	2308      	movs	r3, #8
 8010ab6:	77fb      	strb	r3, [r7, #31]
 8010ab8:	e042      	b.n	8010b40 <UART_SetConfig+0x348>
 8010aba:	bf00      	nop
 8010abc:	efff69f3 	.word	0xefff69f3
 8010ac0:	40011000 	.word	0x40011000
 8010ac4:	40023800 	.word	0x40023800
 8010ac8:	40004400 	.word	0x40004400
 8010acc:	40004800 	.word	0x40004800
 8010ad0:	40004c00 	.word	0x40004c00
 8010ad4:	40005000 	.word	0x40005000
 8010ad8:	40011400 	.word	0x40011400
 8010adc:	40007800 	.word	0x40007800
 8010ae0:	2310      	movs	r3, #16
 8010ae2:	77fb      	strb	r3, [r7, #31]
 8010ae4:	e02c      	b.n	8010b40 <UART_SetConfig+0x348>
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	681b      	ldr	r3, [r3, #0]
 8010aea:	4a72      	ldr	r2, [pc, #456]	@ (8010cb4 <UART_SetConfig+0x4bc>)
 8010aec:	4293      	cmp	r3, r2
 8010aee:	d125      	bne.n	8010b3c <UART_SetConfig+0x344>
 8010af0:	4b71      	ldr	r3, [pc, #452]	@ (8010cb8 <UART_SetConfig+0x4c0>)
 8010af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010af6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8010afa:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8010afe:	d017      	beq.n	8010b30 <UART_SetConfig+0x338>
 8010b00:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8010b04:	d817      	bhi.n	8010b36 <UART_SetConfig+0x33e>
 8010b06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010b0a:	d00b      	beq.n	8010b24 <UART_SetConfig+0x32c>
 8010b0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010b10:	d811      	bhi.n	8010b36 <UART_SetConfig+0x33e>
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d003      	beq.n	8010b1e <UART_SetConfig+0x326>
 8010b16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010b1a:	d006      	beq.n	8010b2a <UART_SetConfig+0x332>
 8010b1c:	e00b      	b.n	8010b36 <UART_SetConfig+0x33e>
 8010b1e:	2300      	movs	r3, #0
 8010b20:	77fb      	strb	r3, [r7, #31]
 8010b22:	e00d      	b.n	8010b40 <UART_SetConfig+0x348>
 8010b24:	2302      	movs	r3, #2
 8010b26:	77fb      	strb	r3, [r7, #31]
 8010b28:	e00a      	b.n	8010b40 <UART_SetConfig+0x348>
 8010b2a:	2304      	movs	r3, #4
 8010b2c:	77fb      	strb	r3, [r7, #31]
 8010b2e:	e007      	b.n	8010b40 <UART_SetConfig+0x348>
 8010b30:	2308      	movs	r3, #8
 8010b32:	77fb      	strb	r3, [r7, #31]
 8010b34:	e004      	b.n	8010b40 <UART_SetConfig+0x348>
 8010b36:	2310      	movs	r3, #16
 8010b38:	77fb      	strb	r3, [r7, #31]
 8010b3a:	e001      	b.n	8010b40 <UART_SetConfig+0x348>
 8010b3c:	2310      	movs	r3, #16
 8010b3e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	69db      	ldr	r3, [r3, #28]
 8010b44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010b48:	d15b      	bne.n	8010c02 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8010b4a:	7ffb      	ldrb	r3, [r7, #31]
 8010b4c:	2b08      	cmp	r3, #8
 8010b4e:	d828      	bhi.n	8010ba2 <UART_SetConfig+0x3aa>
 8010b50:	a201      	add	r2, pc, #4	@ (adr r2, 8010b58 <UART_SetConfig+0x360>)
 8010b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b56:	bf00      	nop
 8010b58:	08010b7d 	.word	0x08010b7d
 8010b5c:	08010b85 	.word	0x08010b85
 8010b60:	08010b8d 	.word	0x08010b8d
 8010b64:	08010ba3 	.word	0x08010ba3
 8010b68:	08010b93 	.word	0x08010b93
 8010b6c:	08010ba3 	.word	0x08010ba3
 8010b70:	08010ba3 	.word	0x08010ba3
 8010b74:	08010ba3 	.word	0x08010ba3
 8010b78:	08010b9b 	.word	0x08010b9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010b7c:	f7fb fada 	bl	800c134 <HAL_RCC_GetPCLK1Freq>
 8010b80:	61b8      	str	r0, [r7, #24]
        break;
 8010b82:	e013      	b.n	8010bac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010b84:	f7fb faea 	bl	800c15c <HAL_RCC_GetPCLK2Freq>
 8010b88:	61b8      	str	r0, [r7, #24]
        break;
 8010b8a:	e00f      	b.n	8010bac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010b8c:	4b4b      	ldr	r3, [pc, #300]	@ (8010cbc <UART_SetConfig+0x4c4>)
 8010b8e:	61bb      	str	r3, [r7, #24]
        break;
 8010b90:	e00c      	b.n	8010bac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010b92:	f7fb f9fd 	bl	800bf90 <HAL_RCC_GetSysClockFreq>
 8010b96:	61b8      	str	r0, [r7, #24]
        break;
 8010b98:	e008      	b.n	8010bac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010b9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010b9e:	61bb      	str	r3, [r7, #24]
        break;
 8010ba0:	e004      	b.n	8010bac <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8010ba2:	2300      	movs	r3, #0
 8010ba4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8010ba6:	2301      	movs	r3, #1
 8010ba8:	77bb      	strb	r3, [r7, #30]
        break;
 8010baa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010bac:	69bb      	ldr	r3, [r7, #24]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d074      	beq.n	8010c9c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8010bb2:	69bb      	ldr	r3, [r7, #24]
 8010bb4:	005a      	lsls	r2, r3, #1
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	685b      	ldr	r3, [r3, #4]
 8010bba:	085b      	lsrs	r3, r3, #1
 8010bbc:	441a      	add	r2, r3
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	685b      	ldr	r3, [r3, #4]
 8010bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8010bc6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010bc8:	693b      	ldr	r3, [r7, #16]
 8010bca:	2b0f      	cmp	r3, #15
 8010bcc:	d916      	bls.n	8010bfc <UART_SetConfig+0x404>
 8010bce:	693b      	ldr	r3, [r7, #16]
 8010bd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010bd4:	d212      	bcs.n	8010bfc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010bd6:	693b      	ldr	r3, [r7, #16]
 8010bd8:	b29b      	uxth	r3, r3
 8010bda:	f023 030f 	bic.w	r3, r3, #15
 8010bde:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010be0:	693b      	ldr	r3, [r7, #16]
 8010be2:	085b      	lsrs	r3, r3, #1
 8010be4:	b29b      	uxth	r3, r3
 8010be6:	f003 0307 	and.w	r3, r3, #7
 8010bea:	b29a      	uxth	r2, r3
 8010bec:	89fb      	ldrh	r3, [r7, #14]
 8010bee:	4313      	orrs	r3, r2
 8010bf0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	681b      	ldr	r3, [r3, #0]
 8010bf6:	89fa      	ldrh	r2, [r7, #14]
 8010bf8:	60da      	str	r2, [r3, #12]
 8010bfa:	e04f      	b.n	8010c9c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8010bfc:	2301      	movs	r3, #1
 8010bfe:	77bb      	strb	r3, [r7, #30]
 8010c00:	e04c      	b.n	8010c9c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010c02:	7ffb      	ldrb	r3, [r7, #31]
 8010c04:	2b08      	cmp	r3, #8
 8010c06:	d828      	bhi.n	8010c5a <UART_SetConfig+0x462>
 8010c08:	a201      	add	r2, pc, #4	@ (adr r2, 8010c10 <UART_SetConfig+0x418>)
 8010c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c0e:	bf00      	nop
 8010c10:	08010c35 	.word	0x08010c35
 8010c14:	08010c3d 	.word	0x08010c3d
 8010c18:	08010c45 	.word	0x08010c45
 8010c1c:	08010c5b 	.word	0x08010c5b
 8010c20:	08010c4b 	.word	0x08010c4b
 8010c24:	08010c5b 	.word	0x08010c5b
 8010c28:	08010c5b 	.word	0x08010c5b
 8010c2c:	08010c5b 	.word	0x08010c5b
 8010c30:	08010c53 	.word	0x08010c53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010c34:	f7fb fa7e 	bl	800c134 <HAL_RCC_GetPCLK1Freq>
 8010c38:	61b8      	str	r0, [r7, #24]
        break;
 8010c3a:	e013      	b.n	8010c64 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010c3c:	f7fb fa8e 	bl	800c15c <HAL_RCC_GetPCLK2Freq>
 8010c40:	61b8      	str	r0, [r7, #24]
        break;
 8010c42:	e00f      	b.n	8010c64 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010c44:	4b1d      	ldr	r3, [pc, #116]	@ (8010cbc <UART_SetConfig+0x4c4>)
 8010c46:	61bb      	str	r3, [r7, #24]
        break;
 8010c48:	e00c      	b.n	8010c64 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010c4a:	f7fb f9a1 	bl	800bf90 <HAL_RCC_GetSysClockFreq>
 8010c4e:	61b8      	str	r0, [r7, #24]
        break;
 8010c50:	e008      	b.n	8010c64 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010c52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010c56:	61bb      	str	r3, [r7, #24]
        break;
 8010c58:	e004      	b.n	8010c64 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8010c5a:	2300      	movs	r3, #0
 8010c5c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8010c5e:	2301      	movs	r3, #1
 8010c60:	77bb      	strb	r3, [r7, #30]
        break;
 8010c62:	bf00      	nop
    }

    if (pclk != 0U)
 8010c64:	69bb      	ldr	r3, [r7, #24]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d018      	beq.n	8010c9c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	685b      	ldr	r3, [r3, #4]
 8010c6e:	085a      	lsrs	r2, r3, #1
 8010c70:	69bb      	ldr	r3, [r7, #24]
 8010c72:	441a      	add	r2, r3
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	685b      	ldr	r3, [r3, #4]
 8010c78:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c7c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010c7e:	693b      	ldr	r3, [r7, #16]
 8010c80:	2b0f      	cmp	r3, #15
 8010c82:	d909      	bls.n	8010c98 <UART_SetConfig+0x4a0>
 8010c84:	693b      	ldr	r3, [r7, #16]
 8010c86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010c8a:	d205      	bcs.n	8010c98 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010c8c:	693b      	ldr	r3, [r7, #16]
 8010c8e:	b29a      	uxth	r2, r3
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	681b      	ldr	r3, [r3, #0]
 8010c94:	60da      	str	r2, [r3, #12]
 8010c96:	e001      	b.n	8010c9c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8010c98:	2301      	movs	r3, #1
 8010c9a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	2200      	movs	r2, #0
 8010ca0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	2200      	movs	r2, #0
 8010ca6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8010ca8:	7fbb      	ldrb	r3, [r7, #30]
}
 8010caa:	4618      	mov	r0, r3
 8010cac:	3720      	adds	r7, #32
 8010cae:	46bd      	mov	sp, r7
 8010cb0:	bd80      	pop	{r7, pc}
 8010cb2:	bf00      	nop
 8010cb4:	40007c00 	.word	0x40007c00
 8010cb8:	40023800 	.word	0x40023800
 8010cbc:	00f42400 	.word	0x00f42400

08010cc0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010cc0:	b480      	push	{r7}
 8010cc2:	b083      	sub	sp, #12
 8010cc4:	af00      	add	r7, sp, #0
 8010cc6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ccc:	f003 0308 	and.w	r3, r3, #8
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d00a      	beq.n	8010cea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	681b      	ldr	r3, [r3, #0]
 8010cd8:	685b      	ldr	r3, [r3, #4]
 8010cda:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	430a      	orrs	r2, r1
 8010ce8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010cee:	f003 0301 	and.w	r3, r3, #1
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d00a      	beq.n	8010d0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	681b      	ldr	r3, [r3, #0]
 8010cfa:	685b      	ldr	r3, [r3, #4]
 8010cfc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	430a      	orrs	r2, r1
 8010d0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d10:	f003 0302 	and.w	r3, r3, #2
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d00a      	beq.n	8010d2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	681b      	ldr	r3, [r3, #0]
 8010d1c:	685b      	ldr	r3, [r3, #4]
 8010d1e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	430a      	orrs	r2, r1
 8010d2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d32:	f003 0304 	and.w	r3, r3, #4
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d00a      	beq.n	8010d50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	681b      	ldr	r3, [r3, #0]
 8010d3e:	685b      	ldr	r3, [r3, #4]
 8010d40:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	430a      	orrs	r2, r1
 8010d4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d54:	f003 0310 	and.w	r3, r3, #16
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d00a      	beq.n	8010d72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	689b      	ldr	r3, [r3, #8]
 8010d62:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	430a      	orrs	r2, r1
 8010d70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d76:	f003 0320 	and.w	r3, r3, #32
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d00a      	beq.n	8010d94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010d7e:	687b      	ldr	r3, [r7, #4]
 8010d80:	681b      	ldr	r3, [r3, #0]
 8010d82:	689b      	ldr	r3, [r3, #8]
 8010d84:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	430a      	orrs	r2, r1
 8010d92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d01a      	beq.n	8010dd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	681b      	ldr	r3, [r3, #0]
 8010da4:	685b      	ldr	r3, [r3, #4]
 8010da6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	681b      	ldr	r3, [r3, #0]
 8010db2:	430a      	orrs	r2, r1
 8010db4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010dba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010dbe:	d10a      	bne.n	8010dd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	685b      	ldr	r3, [r3, #4]
 8010dc6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	430a      	orrs	r2, r1
 8010dd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010dda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d00a      	beq.n	8010df8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	685b      	ldr	r3, [r3, #4]
 8010de8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	430a      	orrs	r2, r1
 8010df6:	605a      	str	r2, [r3, #4]
  }
}
 8010df8:	bf00      	nop
 8010dfa:	370c      	adds	r7, #12
 8010dfc:	46bd      	mov	sp, r7
 8010dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e02:	4770      	bx	lr

08010e04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010e04:	b580      	push	{r7, lr}
 8010e06:	b08c      	sub	sp, #48	@ 0x30
 8010e08:	af02      	add	r7, sp, #8
 8010e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	2200      	movs	r2, #0
 8010e10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010e14:	f7f4 fe42 	bl	8005a9c <HAL_GetTick>
 8010e18:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	f003 0308 	and.w	r3, r3, #8
 8010e24:	2b08      	cmp	r3, #8
 8010e26:	d12e      	bne.n	8010e86 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010e28:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010e2c:	9300      	str	r3, [sp, #0]
 8010e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e30:	2200      	movs	r2, #0
 8010e32:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010e36:	6878      	ldr	r0, [r7, #4]
 8010e38:	f000 f83b 	bl	8010eb2 <UART_WaitOnFlagUntilTimeout>
 8010e3c:	4603      	mov	r3, r0
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d021      	beq.n	8010e86 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	681b      	ldr	r3, [r3, #0]
 8010e46:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e48:	693b      	ldr	r3, [r7, #16]
 8010e4a:	e853 3f00 	ldrex	r3, [r3]
 8010e4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8010e50:	68fb      	ldr	r3, [r7, #12]
 8010e52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010e56:	623b      	str	r3, [r7, #32]
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	461a      	mov	r2, r3
 8010e5e:	6a3b      	ldr	r3, [r7, #32]
 8010e60:	61fb      	str	r3, [r7, #28]
 8010e62:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e64:	69b9      	ldr	r1, [r7, #24]
 8010e66:	69fa      	ldr	r2, [r7, #28]
 8010e68:	e841 2300 	strex	r3, r2, [r1]
 8010e6c:	617b      	str	r3, [r7, #20]
   return(result);
 8010e6e:	697b      	ldr	r3, [r7, #20]
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d1e6      	bne.n	8010e42 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	2220      	movs	r2, #32
 8010e78:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	2200      	movs	r2, #0
 8010e7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010e82:	2303      	movs	r3, #3
 8010e84:	e011      	b.n	8010eaa <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	2220      	movs	r2, #32
 8010e8a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	2220      	movs	r2, #32
 8010e90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	2200      	movs	r2, #0
 8010e98:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	2200      	movs	r2, #0
 8010e9e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	2200      	movs	r2, #0
 8010ea4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8010ea8:	2300      	movs	r3, #0
}
 8010eaa:	4618      	mov	r0, r3
 8010eac:	3728      	adds	r7, #40	@ 0x28
 8010eae:	46bd      	mov	sp, r7
 8010eb0:	bd80      	pop	{r7, pc}

08010eb2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010eb2:	b580      	push	{r7, lr}
 8010eb4:	b084      	sub	sp, #16
 8010eb6:	af00      	add	r7, sp, #0
 8010eb8:	60f8      	str	r0, [r7, #12]
 8010eba:	60b9      	str	r1, [r7, #8]
 8010ebc:	603b      	str	r3, [r7, #0]
 8010ebe:	4613      	mov	r3, r2
 8010ec0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010ec2:	e04f      	b.n	8010f64 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010ec4:	69bb      	ldr	r3, [r7, #24]
 8010ec6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010eca:	d04b      	beq.n	8010f64 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010ecc:	f7f4 fde6 	bl	8005a9c <HAL_GetTick>
 8010ed0:	4602      	mov	r2, r0
 8010ed2:	683b      	ldr	r3, [r7, #0]
 8010ed4:	1ad3      	subs	r3, r2, r3
 8010ed6:	69ba      	ldr	r2, [r7, #24]
 8010ed8:	429a      	cmp	r2, r3
 8010eda:	d302      	bcc.n	8010ee2 <UART_WaitOnFlagUntilTimeout+0x30>
 8010edc:	69bb      	ldr	r3, [r7, #24]
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d101      	bne.n	8010ee6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010ee2:	2303      	movs	r3, #3
 8010ee4:	e04e      	b.n	8010f84 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	681b      	ldr	r3, [r3, #0]
 8010eec:	f003 0304 	and.w	r3, r3, #4
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d037      	beq.n	8010f64 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010ef4:	68bb      	ldr	r3, [r7, #8]
 8010ef6:	2b80      	cmp	r3, #128	@ 0x80
 8010ef8:	d034      	beq.n	8010f64 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010efa:	68bb      	ldr	r3, [r7, #8]
 8010efc:	2b40      	cmp	r3, #64	@ 0x40
 8010efe:	d031      	beq.n	8010f64 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	69db      	ldr	r3, [r3, #28]
 8010f06:	f003 0308 	and.w	r3, r3, #8
 8010f0a:	2b08      	cmp	r3, #8
 8010f0c:	d110      	bne.n	8010f30 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	681b      	ldr	r3, [r3, #0]
 8010f12:	2208      	movs	r2, #8
 8010f14:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010f16:	68f8      	ldr	r0, [r7, #12]
 8010f18:	f000 f838 	bl	8010f8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	2208      	movs	r2, #8
 8010f20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010f24:	68fb      	ldr	r3, [r7, #12]
 8010f26:	2200      	movs	r2, #0
 8010f28:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8010f2c:	2301      	movs	r3, #1
 8010f2e:	e029      	b.n	8010f84 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010f30:	68fb      	ldr	r3, [r7, #12]
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	69db      	ldr	r3, [r3, #28]
 8010f36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010f3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010f3e:	d111      	bne.n	8010f64 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010f48:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010f4a:	68f8      	ldr	r0, [r7, #12]
 8010f4c:	f000 f81e 	bl	8010f8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	2220      	movs	r2, #32
 8010f54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	2200      	movs	r2, #0
 8010f5c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010f60:	2303      	movs	r3, #3
 8010f62:	e00f      	b.n	8010f84 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	69da      	ldr	r2, [r3, #28]
 8010f6a:	68bb      	ldr	r3, [r7, #8]
 8010f6c:	4013      	ands	r3, r2
 8010f6e:	68ba      	ldr	r2, [r7, #8]
 8010f70:	429a      	cmp	r2, r3
 8010f72:	bf0c      	ite	eq
 8010f74:	2301      	moveq	r3, #1
 8010f76:	2300      	movne	r3, #0
 8010f78:	b2db      	uxtb	r3, r3
 8010f7a:	461a      	mov	r2, r3
 8010f7c:	79fb      	ldrb	r3, [r7, #7]
 8010f7e:	429a      	cmp	r2, r3
 8010f80:	d0a0      	beq.n	8010ec4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010f82:	2300      	movs	r3, #0
}
 8010f84:	4618      	mov	r0, r3
 8010f86:	3710      	adds	r7, #16
 8010f88:	46bd      	mov	sp, r7
 8010f8a:	bd80      	pop	{r7, pc}

08010f8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010f8c:	b480      	push	{r7}
 8010f8e:	b095      	sub	sp, #84	@ 0x54
 8010f90:	af00      	add	r7, sp, #0
 8010f92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f9c:	e853 3f00 	ldrex	r3, [r3]
 8010fa0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fa4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010fa8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	681b      	ldr	r3, [r3, #0]
 8010fae:	461a      	mov	r2, r3
 8010fb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fb2:	643b      	str	r3, [r7, #64]	@ 0x40
 8010fb4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fb6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010fb8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010fba:	e841 2300 	strex	r3, r2, [r1]
 8010fbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d1e6      	bne.n	8010f94 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	3308      	adds	r3, #8
 8010fcc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fce:	6a3b      	ldr	r3, [r7, #32]
 8010fd0:	e853 3f00 	ldrex	r3, [r3]
 8010fd4:	61fb      	str	r3, [r7, #28]
   return(result);
 8010fd6:	69fb      	ldr	r3, [r7, #28]
 8010fd8:	f023 0301 	bic.w	r3, r3, #1
 8010fdc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	3308      	adds	r3, #8
 8010fe4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010fe6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010fec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010fee:	e841 2300 	strex	r3, r2, [r1]
 8010ff2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d1e5      	bne.n	8010fc6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010ffe:	2b01      	cmp	r3, #1
 8011000:	d118      	bne.n	8011034 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011008:	68fb      	ldr	r3, [r7, #12]
 801100a:	e853 3f00 	ldrex	r3, [r3]
 801100e:	60bb      	str	r3, [r7, #8]
   return(result);
 8011010:	68bb      	ldr	r3, [r7, #8]
 8011012:	f023 0310 	bic.w	r3, r3, #16
 8011016:	647b      	str	r3, [r7, #68]	@ 0x44
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	681b      	ldr	r3, [r3, #0]
 801101c:	461a      	mov	r2, r3
 801101e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011020:	61bb      	str	r3, [r7, #24]
 8011022:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011024:	6979      	ldr	r1, [r7, #20]
 8011026:	69ba      	ldr	r2, [r7, #24]
 8011028:	e841 2300 	strex	r3, r2, [r1]
 801102c:	613b      	str	r3, [r7, #16]
   return(result);
 801102e:	693b      	ldr	r3, [r7, #16]
 8011030:	2b00      	cmp	r3, #0
 8011032:	d1e6      	bne.n	8011002 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	2220      	movs	r2, #32
 8011038:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	2200      	movs	r2, #0
 8011040:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	2200      	movs	r2, #0
 8011046:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8011048:	bf00      	nop
 801104a:	3754      	adds	r7, #84	@ 0x54
 801104c:	46bd      	mov	sp, r7
 801104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011052:	4770      	bx	lr

08011054 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8011054:	b480      	push	{r7}
 8011056:	b083      	sub	sp, #12
 8011058:	af00      	add	r7, sp, #0
 801105a:	6078      	str	r0, [r7, #4]
 801105c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 801105e:	683b      	ldr	r3, [r7, #0]
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	2b00      	cmp	r3, #0
 8011064:	d121      	bne.n	80110aa <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	681a      	ldr	r2, [r3, #0]
 801106a:	4b27      	ldr	r3, [pc, #156]	@ (8011108 <FMC_SDRAM_Init+0xb4>)
 801106c:	4013      	ands	r3, r2
 801106e:	683a      	ldr	r2, [r7, #0]
 8011070:	6851      	ldr	r1, [r2, #4]
 8011072:	683a      	ldr	r2, [r7, #0]
 8011074:	6892      	ldr	r2, [r2, #8]
 8011076:	4311      	orrs	r1, r2
 8011078:	683a      	ldr	r2, [r7, #0]
 801107a:	68d2      	ldr	r2, [r2, #12]
 801107c:	4311      	orrs	r1, r2
 801107e:	683a      	ldr	r2, [r7, #0]
 8011080:	6912      	ldr	r2, [r2, #16]
 8011082:	4311      	orrs	r1, r2
 8011084:	683a      	ldr	r2, [r7, #0]
 8011086:	6952      	ldr	r2, [r2, #20]
 8011088:	4311      	orrs	r1, r2
 801108a:	683a      	ldr	r2, [r7, #0]
 801108c:	6992      	ldr	r2, [r2, #24]
 801108e:	4311      	orrs	r1, r2
 8011090:	683a      	ldr	r2, [r7, #0]
 8011092:	69d2      	ldr	r2, [r2, #28]
 8011094:	4311      	orrs	r1, r2
 8011096:	683a      	ldr	r2, [r7, #0]
 8011098:	6a12      	ldr	r2, [r2, #32]
 801109a:	4311      	orrs	r1, r2
 801109c:	683a      	ldr	r2, [r7, #0]
 801109e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80110a0:	430a      	orrs	r2, r1
 80110a2:	431a      	orrs	r2, r3
 80110a4:	687b      	ldr	r3, [r7, #4]
 80110a6:	601a      	str	r2, [r3, #0]
 80110a8:	e026      	b.n	80110f8 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	681b      	ldr	r3, [r3, #0]
 80110ae:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80110b2:	683b      	ldr	r3, [r7, #0]
 80110b4:	69d9      	ldr	r1, [r3, #28]
 80110b6:	683b      	ldr	r3, [r7, #0]
 80110b8:	6a1b      	ldr	r3, [r3, #32]
 80110ba:	4319      	orrs	r1, r3
 80110bc:	683b      	ldr	r3, [r7, #0]
 80110be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80110c0:	430b      	orrs	r3, r1
 80110c2:	431a      	orrs	r2, r3
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	685a      	ldr	r2, [r3, #4]
 80110cc:	4b0e      	ldr	r3, [pc, #56]	@ (8011108 <FMC_SDRAM_Init+0xb4>)
 80110ce:	4013      	ands	r3, r2
 80110d0:	683a      	ldr	r2, [r7, #0]
 80110d2:	6851      	ldr	r1, [r2, #4]
 80110d4:	683a      	ldr	r2, [r7, #0]
 80110d6:	6892      	ldr	r2, [r2, #8]
 80110d8:	4311      	orrs	r1, r2
 80110da:	683a      	ldr	r2, [r7, #0]
 80110dc:	68d2      	ldr	r2, [r2, #12]
 80110de:	4311      	orrs	r1, r2
 80110e0:	683a      	ldr	r2, [r7, #0]
 80110e2:	6912      	ldr	r2, [r2, #16]
 80110e4:	4311      	orrs	r1, r2
 80110e6:	683a      	ldr	r2, [r7, #0]
 80110e8:	6952      	ldr	r2, [r2, #20]
 80110ea:	4311      	orrs	r1, r2
 80110ec:	683a      	ldr	r2, [r7, #0]
 80110ee:	6992      	ldr	r2, [r2, #24]
 80110f0:	430a      	orrs	r2, r1
 80110f2:	431a      	orrs	r2, r3
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80110f8:	2300      	movs	r3, #0
}
 80110fa:	4618      	mov	r0, r3
 80110fc:	370c      	adds	r7, #12
 80110fe:	46bd      	mov	sp, r7
 8011100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011104:	4770      	bx	lr
 8011106:	bf00      	nop
 8011108:	ffff8000 	.word	0xffff8000

0801110c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 801110c:	b480      	push	{r7}
 801110e:	b085      	sub	sp, #20
 8011110:	af00      	add	r7, sp, #0
 8011112:	60f8      	str	r0, [r7, #12]
 8011114:	60b9      	str	r1, [r7, #8]
 8011116:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	2b00      	cmp	r3, #0
 801111c:	d128      	bne.n	8011170 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	689b      	ldr	r3, [r3, #8]
 8011122:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8011126:	68bb      	ldr	r3, [r7, #8]
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	1e59      	subs	r1, r3, #1
 801112c:	68bb      	ldr	r3, [r7, #8]
 801112e:	685b      	ldr	r3, [r3, #4]
 8011130:	3b01      	subs	r3, #1
 8011132:	011b      	lsls	r3, r3, #4
 8011134:	4319      	orrs	r1, r3
 8011136:	68bb      	ldr	r3, [r7, #8]
 8011138:	689b      	ldr	r3, [r3, #8]
 801113a:	3b01      	subs	r3, #1
 801113c:	021b      	lsls	r3, r3, #8
 801113e:	4319      	orrs	r1, r3
 8011140:	68bb      	ldr	r3, [r7, #8]
 8011142:	68db      	ldr	r3, [r3, #12]
 8011144:	3b01      	subs	r3, #1
 8011146:	031b      	lsls	r3, r3, #12
 8011148:	4319      	orrs	r1, r3
 801114a:	68bb      	ldr	r3, [r7, #8]
 801114c:	691b      	ldr	r3, [r3, #16]
 801114e:	3b01      	subs	r3, #1
 8011150:	041b      	lsls	r3, r3, #16
 8011152:	4319      	orrs	r1, r3
 8011154:	68bb      	ldr	r3, [r7, #8]
 8011156:	695b      	ldr	r3, [r3, #20]
 8011158:	3b01      	subs	r3, #1
 801115a:	051b      	lsls	r3, r3, #20
 801115c:	4319      	orrs	r1, r3
 801115e:	68bb      	ldr	r3, [r7, #8]
 8011160:	699b      	ldr	r3, [r3, #24]
 8011162:	3b01      	subs	r3, #1
 8011164:	061b      	lsls	r3, r3, #24
 8011166:	430b      	orrs	r3, r1
 8011168:	431a      	orrs	r2, r3
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	609a      	str	r2, [r3, #8]
 801116e:	e02d      	b.n	80111cc <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8011170:	68fb      	ldr	r3, [r7, #12]
 8011172:	689a      	ldr	r2, [r3, #8]
 8011174:	4b19      	ldr	r3, [pc, #100]	@ (80111dc <FMC_SDRAM_Timing_Init+0xd0>)
 8011176:	4013      	ands	r3, r2
 8011178:	68ba      	ldr	r2, [r7, #8]
 801117a:	68d2      	ldr	r2, [r2, #12]
 801117c:	3a01      	subs	r2, #1
 801117e:	0311      	lsls	r1, r2, #12
 8011180:	68ba      	ldr	r2, [r7, #8]
 8011182:	6952      	ldr	r2, [r2, #20]
 8011184:	3a01      	subs	r2, #1
 8011186:	0512      	lsls	r2, r2, #20
 8011188:	430a      	orrs	r2, r1
 801118a:	431a      	orrs	r2, r3
 801118c:	68fb      	ldr	r3, [r7, #12]
 801118e:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8011190:	68fb      	ldr	r3, [r7, #12]
 8011192:	68db      	ldr	r3, [r3, #12]
 8011194:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8011198:	68bb      	ldr	r3, [r7, #8]
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	1e59      	subs	r1, r3, #1
 801119e:	68bb      	ldr	r3, [r7, #8]
 80111a0:	685b      	ldr	r3, [r3, #4]
 80111a2:	3b01      	subs	r3, #1
 80111a4:	011b      	lsls	r3, r3, #4
 80111a6:	4319      	orrs	r1, r3
 80111a8:	68bb      	ldr	r3, [r7, #8]
 80111aa:	689b      	ldr	r3, [r3, #8]
 80111ac:	3b01      	subs	r3, #1
 80111ae:	021b      	lsls	r3, r3, #8
 80111b0:	4319      	orrs	r1, r3
 80111b2:	68bb      	ldr	r3, [r7, #8]
 80111b4:	691b      	ldr	r3, [r3, #16]
 80111b6:	3b01      	subs	r3, #1
 80111b8:	041b      	lsls	r3, r3, #16
 80111ba:	4319      	orrs	r1, r3
 80111bc:	68bb      	ldr	r3, [r7, #8]
 80111be:	699b      	ldr	r3, [r3, #24]
 80111c0:	3b01      	subs	r3, #1
 80111c2:	061b      	lsls	r3, r3, #24
 80111c4:	430b      	orrs	r3, r1
 80111c6:	431a      	orrs	r2, r3
 80111c8:	68fb      	ldr	r3, [r7, #12]
 80111ca:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80111cc:	2300      	movs	r3, #0
}
 80111ce:	4618      	mov	r0, r3
 80111d0:	3714      	adds	r7, #20
 80111d2:	46bd      	mov	sp, r7
 80111d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111d8:	4770      	bx	lr
 80111da:	bf00      	nop
 80111dc:	ff0f0fff 	.word	0xff0f0fff

080111e0 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80111e0:	b480      	push	{r7}
 80111e2:	b085      	sub	sp, #20
 80111e4:	af00      	add	r7, sp, #0
 80111e6:	60f8      	str	r0, [r7, #12]
 80111e8:	60b9      	str	r1, [r7, #8]
 80111ea:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	691a      	ldr	r2, [r3, #16]
 80111f0:	4b0c      	ldr	r3, [pc, #48]	@ (8011224 <FMC_SDRAM_SendCommand+0x44>)
 80111f2:	4013      	ands	r3, r2
 80111f4:	68ba      	ldr	r2, [r7, #8]
 80111f6:	6811      	ldr	r1, [r2, #0]
 80111f8:	68ba      	ldr	r2, [r7, #8]
 80111fa:	6852      	ldr	r2, [r2, #4]
 80111fc:	4311      	orrs	r1, r2
 80111fe:	68ba      	ldr	r2, [r7, #8]
 8011200:	6892      	ldr	r2, [r2, #8]
 8011202:	3a01      	subs	r2, #1
 8011204:	0152      	lsls	r2, r2, #5
 8011206:	4311      	orrs	r1, r2
 8011208:	68ba      	ldr	r2, [r7, #8]
 801120a:	68d2      	ldr	r2, [r2, #12]
 801120c:	0252      	lsls	r2, r2, #9
 801120e:	430a      	orrs	r2, r1
 8011210:	431a      	orrs	r2, r3
 8011212:	68fb      	ldr	r3, [r7, #12]
 8011214:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8011216:	2300      	movs	r3, #0
}
 8011218:	4618      	mov	r0, r3
 801121a:	3714      	adds	r7, #20
 801121c:	46bd      	mov	sp, r7
 801121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011222:	4770      	bx	lr
 8011224:	ffc00000 	.word	0xffc00000

08011228 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8011228:	b480      	push	{r7}
 801122a:	b083      	sub	sp, #12
 801122c:	af00      	add	r7, sp, #0
 801122e:	6078      	str	r0, [r7, #4]
 8011230:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	695a      	ldr	r2, [r3, #20]
 8011236:	4b07      	ldr	r3, [pc, #28]	@ (8011254 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8011238:	4013      	ands	r3, r2
 801123a:	683a      	ldr	r2, [r7, #0]
 801123c:	0052      	lsls	r2, r2, #1
 801123e:	431a      	orrs	r2, r3
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8011244:	2300      	movs	r3, #0
}
 8011246:	4618      	mov	r0, r3
 8011248:	370c      	adds	r7, #12
 801124a:	46bd      	mov	sp, r7
 801124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011250:	4770      	bx	lr
 8011252:	bf00      	nop
 8011254:	ffffc001 	.word	0xffffc001

08011258 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8011258:	b084      	sub	sp, #16
 801125a:	b480      	push	{r7}
 801125c:	b085      	sub	sp, #20
 801125e:	af00      	add	r7, sp, #0
 8011260:	6078      	str	r0, [r7, #4]
 8011262:	f107 001c 	add.w	r0, r7, #28
 8011266:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 801126a:	2300      	movs	r3, #0
 801126c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 801126e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8011270:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8011272:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8011274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8011276:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8011278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 801127a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 801127c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 801127e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8011280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8011282:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8011284:	68fa      	ldr	r2, [r7, #12]
 8011286:	4313      	orrs	r3, r2
 8011288:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	685a      	ldr	r2, [r3, #4]
 801128e:	4b07      	ldr	r3, [pc, #28]	@ (80112ac <SDMMC_Init+0x54>)
 8011290:	4013      	ands	r3, r2
 8011292:	68fa      	ldr	r2, [r7, #12]
 8011294:	431a      	orrs	r2, r3
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 801129a:	2300      	movs	r3, #0
}
 801129c:	4618      	mov	r0, r3
 801129e:	3714      	adds	r7, #20
 80112a0:	46bd      	mov	sp, r7
 80112a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112a6:	b004      	add	sp, #16
 80112a8:	4770      	bx	lr
 80112aa:	bf00      	nop
 80112ac:	ffff8100 	.word	0xffff8100

080112b0 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80112b0:	b480      	push	{r7}
 80112b2:	b083      	sub	sp, #12
 80112b4:	af00      	add	r7, sp, #0
 80112b6:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80112be:	4618      	mov	r0, r3
 80112c0:	370c      	adds	r7, #12
 80112c2:	46bd      	mov	sp, r7
 80112c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112c8:	4770      	bx	lr

080112ca <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 80112ca:	b480      	push	{r7}
 80112cc:	b083      	sub	sp, #12
 80112ce:	af00      	add	r7, sp, #0
 80112d0:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	2203      	movs	r2, #3
 80112d6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80112d8:	2300      	movs	r3, #0
}
 80112da:	4618      	mov	r0, r3
 80112dc:	370c      	adds	r7, #12
 80112de:	46bd      	mov	sp, r7
 80112e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112e4:	4770      	bx	lr

080112e6 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 80112e6:	b480      	push	{r7}
 80112e8:	b083      	sub	sp, #12
 80112ea:	af00      	add	r7, sp, #0
 80112ec:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	f003 0303 	and.w	r3, r3, #3
}
 80112f6:	4618      	mov	r0, r3
 80112f8:	370c      	adds	r7, #12
 80112fa:	46bd      	mov	sp, r7
 80112fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011300:	4770      	bx	lr
	...

08011304 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8011304:	b480      	push	{r7}
 8011306:	b085      	sub	sp, #20
 8011308:	af00      	add	r7, sp, #0
 801130a:	6078      	str	r0, [r7, #4]
 801130c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801130e:	2300      	movs	r3, #0
 8011310:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8011312:	683b      	ldr	r3, [r7, #0]
 8011314:	681a      	ldr	r2, [r3, #0]
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801131a:	683b      	ldr	r3, [r7, #0]
 801131c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 801131e:	683b      	ldr	r3, [r7, #0]
 8011320:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011322:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8011324:	683b      	ldr	r3, [r7, #0]
 8011326:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8011328:	431a      	orrs	r2, r3
                       Command->CPSM);
 801132a:	683b      	ldr	r3, [r7, #0]
 801132c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 801132e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011330:	68fa      	ldr	r2, [r7, #12]
 8011332:	4313      	orrs	r3, r2
 8011334:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	68da      	ldr	r2, [r3, #12]
 801133a:	4b06      	ldr	r3, [pc, #24]	@ (8011354 <SDMMC_SendCommand+0x50>)
 801133c:	4013      	ands	r3, r2
 801133e:	68fa      	ldr	r2, [r7, #12]
 8011340:	431a      	orrs	r2, r3
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8011346:	2300      	movs	r3, #0
}
 8011348:	4618      	mov	r0, r3
 801134a:	3714      	adds	r7, #20
 801134c:	46bd      	mov	sp, r7
 801134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011352:	4770      	bx	lr
 8011354:	fffff000 	.word	0xfffff000

08011358 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8011358:	b480      	push	{r7}
 801135a:	b083      	sub	sp, #12
 801135c:	af00      	add	r7, sp, #0
 801135e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	691b      	ldr	r3, [r3, #16]
 8011364:	b2db      	uxtb	r3, r3
}
 8011366:	4618      	mov	r0, r3
 8011368:	370c      	adds	r7, #12
 801136a:	46bd      	mov	sp, r7
 801136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011370:	4770      	bx	lr

08011372 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8011372:	b480      	push	{r7}
 8011374:	b085      	sub	sp, #20
 8011376:	af00      	add	r7, sp, #0
 8011378:	6078      	str	r0, [r7, #4]
 801137a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	3314      	adds	r3, #20
 8011380:	461a      	mov	r2, r3
 8011382:	683b      	ldr	r3, [r7, #0]
 8011384:	4413      	add	r3, r2
 8011386:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8011388:	68fb      	ldr	r3, [r7, #12]
 801138a:	681b      	ldr	r3, [r3, #0]
}  
 801138c:	4618      	mov	r0, r3
 801138e:	3714      	adds	r7, #20
 8011390:	46bd      	mov	sp, r7
 8011392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011396:	4770      	bx	lr

08011398 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8011398:	b480      	push	{r7}
 801139a:	b085      	sub	sp, #20
 801139c:	af00      	add	r7, sp, #0
 801139e:	6078      	str	r0, [r7, #4]
 80113a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80113a2:	2300      	movs	r3, #0
 80113a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80113a6:	683b      	ldr	r3, [r7, #0]
 80113a8:	681a      	ldr	r2, [r3, #0]
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 80113ae:	683b      	ldr	r3, [r7, #0]
 80113b0:	685a      	ldr	r2, [r3, #4]
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80113b6:	683b      	ldr	r3, [r7, #0]
 80113b8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80113ba:	683b      	ldr	r3, [r7, #0]
 80113bc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80113be:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80113c0:	683b      	ldr	r3, [r7, #0]
 80113c2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80113c4:	431a      	orrs	r2, r3
                       Data->DPSM);
 80113c6:	683b      	ldr	r3, [r7, #0]
 80113c8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80113ca:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80113cc:	68fa      	ldr	r2, [r7, #12]
 80113ce:	4313      	orrs	r3, r2
 80113d0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80113d6:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	431a      	orrs	r2, r3
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80113e2:	2300      	movs	r3, #0

}
 80113e4:	4618      	mov	r0, r3
 80113e6:	3714      	adds	r7, #20
 80113e8:	46bd      	mov	sp, r7
 80113ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ee:	4770      	bx	lr

080113f0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b088      	sub	sp, #32
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
 80113f8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80113fa:	683b      	ldr	r3, [r7, #0]
 80113fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80113fe:	2310      	movs	r3, #16
 8011400:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011402:	2340      	movs	r3, #64	@ 0x40
 8011404:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011406:	2300      	movs	r3, #0
 8011408:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801140a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801140e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011410:	f107 0308 	add.w	r3, r7, #8
 8011414:	4619      	mov	r1, r3
 8011416:	6878      	ldr	r0, [r7, #4]
 8011418:	f7ff ff74 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 801141c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011420:	2110      	movs	r1, #16
 8011422:	6878      	ldr	r0, [r7, #4]
 8011424:	f000 fa1a 	bl	801185c <SDMMC_GetCmdResp1>
 8011428:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801142a:	69fb      	ldr	r3, [r7, #28]
}
 801142c:	4618      	mov	r0, r3
 801142e:	3720      	adds	r7, #32
 8011430:	46bd      	mov	sp, r7
 8011432:	bd80      	pop	{r7, pc}

08011434 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8011434:	b580      	push	{r7, lr}
 8011436:	b088      	sub	sp, #32
 8011438:	af00      	add	r7, sp, #0
 801143a:	6078      	str	r0, [r7, #4]
 801143c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801143e:	683b      	ldr	r3, [r7, #0]
 8011440:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8011442:	2311      	movs	r3, #17
 8011444:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011446:	2340      	movs	r3, #64	@ 0x40
 8011448:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801144a:	2300      	movs	r3, #0
 801144c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801144e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011452:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011454:	f107 0308 	add.w	r3, r7, #8
 8011458:	4619      	mov	r1, r3
 801145a:	6878      	ldr	r0, [r7, #4]
 801145c:	f7ff ff52 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8011460:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011464:	2111      	movs	r1, #17
 8011466:	6878      	ldr	r0, [r7, #4]
 8011468:	f000 f9f8 	bl	801185c <SDMMC_GetCmdResp1>
 801146c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801146e:	69fb      	ldr	r3, [r7, #28]
}
 8011470:	4618      	mov	r0, r3
 8011472:	3720      	adds	r7, #32
 8011474:	46bd      	mov	sp, r7
 8011476:	bd80      	pop	{r7, pc}

08011478 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8011478:	b580      	push	{r7, lr}
 801147a:	b088      	sub	sp, #32
 801147c:	af00      	add	r7, sp, #0
 801147e:	6078      	str	r0, [r7, #4]
 8011480:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8011482:	683b      	ldr	r3, [r7, #0]
 8011484:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8011486:	2312      	movs	r3, #18
 8011488:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801148a:	2340      	movs	r3, #64	@ 0x40
 801148c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801148e:	2300      	movs	r3, #0
 8011490:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011492:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011496:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011498:	f107 0308 	add.w	r3, r7, #8
 801149c:	4619      	mov	r1, r3
 801149e:	6878      	ldr	r0, [r7, #4]
 80114a0:	f7ff ff30 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80114a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80114a8:	2112      	movs	r1, #18
 80114aa:	6878      	ldr	r0, [r7, #4]
 80114ac:	f000 f9d6 	bl	801185c <SDMMC_GetCmdResp1>
 80114b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80114b2:	69fb      	ldr	r3, [r7, #28]
}
 80114b4:	4618      	mov	r0, r3
 80114b6:	3720      	adds	r7, #32
 80114b8:	46bd      	mov	sp, r7
 80114ba:	bd80      	pop	{r7, pc}

080114bc <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80114bc:	b580      	push	{r7, lr}
 80114be:	b088      	sub	sp, #32
 80114c0:	af00      	add	r7, sp, #0
 80114c2:	6078      	str	r0, [r7, #4]
 80114c4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80114c6:	683b      	ldr	r3, [r7, #0]
 80114c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80114ca:	2318      	movs	r3, #24
 80114cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80114ce:	2340      	movs	r3, #64	@ 0x40
 80114d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80114d2:	2300      	movs	r3, #0
 80114d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80114d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80114da:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80114dc:	f107 0308 	add.w	r3, r7, #8
 80114e0:	4619      	mov	r1, r3
 80114e2:	6878      	ldr	r0, [r7, #4]
 80114e4:	f7ff ff0e 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80114e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80114ec:	2118      	movs	r1, #24
 80114ee:	6878      	ldr	r0, [r7, #4]
 80114f0:	f000 f9b4 	bl	801185c <SDMMC_GetCmdResp1>
 80114f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80114f6:	69fb      	ldr	r3, [r7, #28]
}
 80114f8:	4618      	mov	r0, r3
 80114fa:	3720      	adds	r7, #32
 80114fc:	46bd      	mov	sp, r7
 80114fe:	bd80      	pop	{r7, pc}

08011500 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8011500:	b580      	push	{r7, lr}
 8011502:	b088      	sub	sp, #32
 8011504:	af00      	add	r7, sp, #0
 8011506:	6078      	str	r0, [r7, #4]
 8011508:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801150a:	683b      	ldr	r3, [r7, #0]
 801150c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801150e:	2319      	movs	r3, #25
 8011510:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011512:	2340      	movs	r3, #64	@ 0x40
 8011514:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011516:	2300      	movs	r3, #0
 8011518:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801151a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801151e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011520:	f107 0308 	add.w	r3, r7, #8
 8011524:	4619      	mov	r1, r3
 8011526:	6878      	ldr	r0, [r7, #4]
 8011528:	f7ff feec 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 801152c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011530:	2119      	movs	r1, #25
 8011532:	6878      	ldr	r0, [r7, #4]
 8011534:	f000 f992 	bl	801185c <SDMMC_GetCmdResp1>
 8011538:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801153a:	69fb      	ldr	r3, [r7, #28]
}
 801153c:	4618      	mov	r0, r3
 801153e:	3720      	adds	r7, #32
 8011540:	46bd      	mov	sp, r7
 8011542:	bd80      	pop	{r7, pc}

08011544 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8011544:	b580      	push	{r7, lr}
 8011546:	b088      	sub	sp, #32
 8011548:	af00      	add	r7, sp, #0
 801154a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 801154c:	2300      	movs	r3, #0
 801154e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8011550:	230c      	movs	r3, #12
 8011552:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011554:	2340      	movs	r3, #64	@ 0x40
 8011556:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011558:	2300      	movs	r3, #0
 801155a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801155c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011560:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011562:	f107 0308 	add.w	r3, r7, #8
 8011566:	4619      	mov	r1, r3
 8011568:	6878      	ldr	r0, [r7, #4]
 801156a:	f7ff fecb 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 801156e:	4a05      	ldr	r2, [pc, #20]	@ (8011584 <SDMMC_CmdStopTransfer+0x40>)
 8011570:	210c      	movs	r1, #12
 8011572:	6878      	ldr	r0, [r7, #4]
 8011574:	f000 f972 	bl	801185c <SDMMC_GetCmdResp1>
 8011578:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801157a:	69fb      	ldr	r3, [r7, #28]
}
 801157c:	4618      	mov	r0, r3
 801157e:	3720      	adds	r7, #32
 8011580:	46bd      	mov	sp, r7
 8011582:	bd80      	pop	{r7, pc}
 8011584:	05f5e100 	.word	0x05f5e100

08011588 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8011588:	b580      	push	{r7, lr}
 801158a:	b08a      	sub	sp, #40	@ 0x28
 801158c:	af00      	add	r7, sp, #0
 801158e:	60f8      	str	r0, [r7, #12]
 8011590:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8011594:	683b      	ldr	r3, [r7, #0]
 8011596:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8011598:	2307      	movs	r3, #7
 801159a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801159c:	2340      	movs	r3, #64	@ 0x40
 801159e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80115a0:	2300      	movs	r3, #0
 80115a2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80115a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80115a8:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80115aa:	f107 0310 	add.w	r3, r7, #16
 80115ae:	4619      	mov	r1, r3
 80115b0:	68f8      	ldr	r0, [r7, #12]
 80115b2:	f7ff fea7 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80115b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80115ba:	2107      	movs	r1, #7
 80115bc:	68f8      	ldr	r0, [r7, #12]
 80115be:	f000 f94d 	bl	801185c <SDMMC_GetCmdResp1>
 80115c2:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 80115c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80115c6:	4618      	mov	r0, r3
 80115c8:	3728      	adds	r7, #40	@ 0x28
 80115ca:	46bd      	mov	sp, r7
 80115cc:	bd80      	pop	{r7, pc}

080115ce <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80115ce:	b580      	push	{r7, lr}
 80115d0:	b088      	sub	sp, #32
 80115d2:	af00      	add	r7, sp, #0
 80115d4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80115d6:	2300      	movs	r3, #0
 80115d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80115da:	2300      	movs	r3, #0
 80115dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80115de:	2300      	movs	r3, #0
 80115e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80115e2:	2300      	movs	r3, #0
 80115e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80115e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80115ea:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80115ec:	f107 0308 	add.w	r3, r7, #8
 80115f0:	4619      	mov	r1, r3
 80115f2:	6878      	ldr	r0, [r7, #4]
 80115f4:	f7ff fe86 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80115f8:	6878      	ldr	r0, [r7, #4]
 80115fa:	f000 fb67 	bl	8011ccc <SDMMC_GetCmdError>
 80115fe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011600:	69fb      	ldr	r3, [r7, #28]
}
 8011602:	4618      	mov	r0, r3
 8011604:	3720      	adds	r7, #32
 8011606:	46bd      	mov	sp, r7
 8011608:	bd80      	pop	{r7, pc}

0801160a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 801160a:	b580      	push	{r7, lr}
 801160c:	b088      	sub	sp, #32
 801160e:	af00      	add	r7, sp, #0
 8011610:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8011612:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8011616:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8011618:	2308      	movs	r3, #8
 801161a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801161c:	2340      	movs	r3, #64	@ 0x40
 801161e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011620:	2300      	movs	r3, #0
 8011622:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011624:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011628:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801162a:	f107 0308 	add.w	r3, r7, #8
 801162e:	4619      	mov	r1, r3
 8011630:	6878      	ldr	r0, [r7, #4]
 8011632:	f7ff fe67 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8011636:	6878      	ldr	r0, [r7, #4]
 8011638:	f000 fafa 	bl	8011c30 <SDMMC_GetCmdResp7>
 801163c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801163e:	69fb      	ldr	r3, [r7, #28]
}
 8011640:	4618      	mov	r0, r3
 8011642:	3720      	adds	r7, #32
 8011644:	46bd      	mov	sp, r7
 8011646:	bd80      	pop	{r7, pc}

08011648 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011648:	b580      	push	{r7, lr}
 801164a:	b088      	sub	sp, #32
 801164c:	af00      	add	r7, sp, #0
 801164e:	6078      	str	r0, [r7, #4]
 8011650:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8011652:	683b      	ldr	r3, [r7, #0]
 8011654:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8011656:	2337      	movs	r3, #55	@ 0x37
 8011658:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801165a:	2340      	movs	r3, #64	@ 0x40
 801165c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801165e:	2300      	movs	r3, #0
 8011660:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011662:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011666:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011668:	f107 0308 	add.w	r3, r7, #8
 801166c:	4619      	mov	r1, r3
 801166e:	6878      	ldr	r0, [r7, #4]
 8011670:	f7ff fe48 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8011674:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011678:	2137      	movs	r1, #55	@ 0x37
 801167a:	6878      	ldr	r0, [r7, #4]
 801167c:	f000 f8ee 	bl	801185c <SDMMC_GetCmdResp1>
 8011680:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011682:	69fb      	ldr	r3, [r7, #28]
}
 8011684:	4618      	mov	r0, r3
 8011686:	3720      	adds	r7, #32
 8011688:	46bd      	mov	sp, r7
 801168a:	bd80      	pop	{r7, pc}

0801168c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801168c:	b580      	push	{r7, lr}
 801168e:	b088      	sub	sp, #32
 8011690:	af00      	add	r7, sp, #0
 8011692:	6078      	str	r0, [r7, #4]
 8011694:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8011696:	683a      	ldr	r2, [r7, #0]
 8011698:	4b0d      	ldr	r3, [pc, #52]	@ (80116d0 <SDMMC_CmdAppOperCommand+0x44>)
 801169a:	4313      	orrs	r3, r2
 801169c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 801169e:	2329      	movs	r3, #41	@ 0x29
 80116a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80116a2:	2340      	movs	r3, #64	@ 0x40
 80116a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80116a6:	2300      	movs	r3, #0
 80116a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80116aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80116ae:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80116b0:	f107 0308 	add.w	r3, r7, #8
 80116b4:	4619      	mov	r1, r3
 80116b6:	6878      	ldr	r0, [r7, #4]
 80116b8:	f7ff fe24 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80116bc:	6878      	ldr	r0, [r7, #4]
 80116be:	f000 fa03 	bl	8011ac8 <SDMMC_GetCmdResp3>
 80116c2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80116c4:	69fb      	ldr	r3, [r7, #28]
}
 80116c6:	4618      	mov	r0, r3
 80116c8:	3720      	adds	r7, #32
 80116ca:	46bd      	mov	sp, r7
 80116cc:	bd80      	pop	{r7, pc}
 80116ce:	bf00      	nop
 80116d0:	80100000 	.word	0x80100000

080116d4 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80116d4:	b580      	push	{r7, lr}
 80116d6:	b088      	sub	sp, #32
 80116d8:	af00      	add	r7, sp, #0
 80116da:	6078      	str	r0, [r7, #4]
 80116dc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80116de:	683b      	ldr	r3, [r7, #0]
 80116e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80116e2:	2306      	movs	r3, #6
 80116e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80116e6:	2340      	movs	r3, #64	@ 0x40
 80116e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80116ea:	2300      	movs	r3, #0
 80116ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80116ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80116f2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80116f4:	f107 0308 	add.w	r3, r7, #8
 80116f8:	4619      	mov	r1, r3
 80116fa:	6878      	ldr	r0, [r7, #4]
 80116fc:	f7ff fe02 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8011700:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011704:	2106      	movs	r1, #6
 8011706:	6878      	ldr	r0, [r7, #4]
 8011708:	f000 f8a8 	bl	801185c <SDMMC_GetCmdResp1>
 801170c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801170e:	69fb      	ldr	r3, [r7, #28]
}
 8011710:	4618      	mov	r0, r3
 8011712:	3720      	adds	r7, #32
 8011714:	46bd      	mov	sp, r7
 8011716:	bd80      	pop	{r7, pc}

08011718 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8011718:	b580      	push	{r7, lr}
 801171a:	b088      	sub	sp, #32
 801171c:	af00      	add	r7, sp, #0
 801171e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8011720:	2300      	movs	r3, #0
 8011722:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8011724:	2333      	movs	r3, #51	@ 0x33
 8011726:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011728:	2340      	movs	r3, #64	@ 0x40
 801172a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801172c:	2300      	movs	r3, #0
 801172e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011730:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011734:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011736:	f107 0308 	add.w	r3, r7, #8
 801173a:	4619      	mov	r1, r3
 801173c:	6878      	ldr	r0, [r7, #4]
 801173e:	f7ff fde1 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8011742:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011746:	2133      	movs	r1, #51	@ 0x33
 8011748:	6878      	ldr	r0, [r7, #4]
 801174a:	f000 f887 	bl	801185c <SDMMC_GetCmdResp1>
 801174e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011750:	69fb      	ldr	r3, [r7, #28]
}
 8011752:	4618      	mov	r0, r3
 8011754:	3720      	adds	r7, #32
 8011756:	46bd      	mov	sp, r7
 8011758:	bd80      	pop	{r7, pc}

0801175a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 801175a:	b580      	push	{r7, lr}
 801175c:	b088      	sub	sp, #32
 801175e:	af00      	add	r7, sp, #0
 8011760:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8011762:	2300      	movs	r3, #0
 8011764:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8011766:	2302      	movs	r3, #2
 8011768:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801176a:	23c0      	movs	r3, #192	@ 0xc0
 801176c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801176e:	2300      	movs	r3, #0
 8011770:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011772:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011776:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011778:	f107 0308 	add.w	r3, r7, #8
 801177c:	4619      	mov	r1, r3
 801177e:	6878      	ldr	r0, [r7, #4]
 8011780:	f7ff fdc0 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011784:	6878      	ldr	r0, [r7, #4]
 8011786:	f000 f957 	bl	8011a38 <SDMMC_GetCmdResp2>
 801178a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801178c:	69fb      	ldr	r3, [r7, #28]
}
 801178e:	4618      	mov	r0, r3
 8011790:	3720      	adds	r7, #32
 8011792:	46bd      	mov	sp, r7
 8011794:	bd80      	pop	{r7, pc}

08011796 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011796:	b580      	push	{r7, lr}
 8011798:	b088      	sub	sp, #32
 801179a:	af00      	add	r7, sp, #0
 801179c:	6078      	str	r0, [r7, #4]
 801179e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80117a0:	683b      	ldr	r3, [r7, #0]
 80117a2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80117a4:	2309      	movs	r3, #9
 80117a6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80117a8:	23c0      	movs	r3, #192	@ 0xc0
 80117aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80117ac:	2300      	movs	r3, #0
 80117ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80117b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80117b4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80117b6:	f107 0308 	add.w	r3, r7, #8
 80117ba:	4619      	mov	r1, r3
 80117bc:	6878      	ldr	r0, [r7, #4]
 80117be:	f7ff fda1 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80117c2:	6878      	ldr	r0, [r7, #4]
 80117c4:	f000 f938 	bl	8011a38 <SDMMC_GetCmdResp2>
 80117c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80117ca:	69fb      	ldr	r3, [r7, #28]
}
 80117cc:	4618      	mov	r0, r3
 80117ce:	3720      	adds	r7, #32
 80117d0:	46bd      	mov	sp, r7
 80117d2:	bd80      	pop	{r7, pc}

080117d4 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80117d4:	b580      	push	{r7, lr}
 80117d6:	b088      	sub	sp, #32
 80117d8:	af00      	add	r7, sp, #0
 80117da:	6078      	str	r0, [r7, #4]
 80117dc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80117de:	2300      	movs	r3, #0
 80117e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80117e2:	2303      	movs	r3, #3
 80117e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80117e6:	2340      	movs	r3, #64	@ 0x40
 80117e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80117ea:	2300      	movs	r3, #0
 80117ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80117ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80117f2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80117f4:	f107 0308 	add.w	r3, r7, #8
 80117f8:	4619      	mov	r1, r3
 80117fa:	6878      	ldr	r0, [r7, #4]
 80117fc:	f7ff fd82 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8011800:	683a      	ldr	r2, [r7, #0]
 8011802:	2103      	movs	r1, #3
 8011804:	6878      	ldr	r0, [r7, #4]
 8011806:	f000 f99d 	bl	8011b44 <SDMMC_GetCmdResp6>
 801180a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801180c:	69fb      	ldr	r3, [r7, #28]
}
 801180e:	4618      	mov	r0, r3
 8011810:	3720      	adds	r7, #32
 8011812:	46bd      	mov	sp, r7
 8011814:	bd80      	pop	{r7, pc}

08011816 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011816:	b580      	push	{r7, lr}
 8011818:	b088      	sub	sp, #32
 801181a:	af00      	add	r7, sp, #0
 801181c:	6078      	str	r0, [r7, #4]
 801181e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8011820:	683b      	ldr	r3, [r7, #0]
 8011822:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8011824:	230d      	movs	r3, #13
 8011826:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011828:	2340      	movs	r3, #64	@ 0x40
 801182a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801182c:	2300      	movs	r3, #0
 801182e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011830:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011834:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011836:	f107 0308 	add.w	r3, r7, #8
 801183a:	4619      	mov	r1, r3
 801183c:	6878      	ldr	r0, [r7, #4]
 801183e:	f7ff fd61 	bl	8011304 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8011842:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011846:	210d      	movs	r1, #13
 8011848:	6878      	ldr	r0, [r7, #4]
 801184a:	f000 f807 	bl	801185c <SDMMC_GetCmdResp1>
 801184e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011850:	69fb      	ldr	r3, [r7, #28]
}
 8011852:	4618      	mov	r0, r3
 8011854:	3720      	adds	r7, #32
 8011856:	46bd      	mov	sp, r7
 8011858:	bd80      	pop	{r7, pc}
	...

0801185c <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 801185c:	b580      	push	{r7, lr}
 801185e:	b088      	sub	sp, #32
 8011860:	af00      	add	r7, sp, #0
 8011862:	60f8      	str	r0, [r7, #12]
 8011864:	460b      	mov	r3, r1
 8011866:	607a      	str	r2, [r7, #4]
 8011868:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 801186a:	4b70      	ldr	r3, [pc, #448]	@ (8011a2c <SDMMC_GetCmdResp1+0x1d0>)
 801186c:	681b      	ldr	r3, [r3, #0]
 801186e:	4a70      	ldr	r2, [pc, #448]	@ (8011a30 <SDMMC_GetCmdResp1+0x1d4>)
 8011870:	fba2 2303 	umull	r2, r3, r2, r3
 8011874:	0a5a      	lsrs	r2, r3, #9
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	fb02 f303 	mul.w	r3, r2, r3
 801187c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 801187e:	69fb      	ldr	r3, [r7, #28]
 8011880:	1e5a      	subs	r2, r3, #1
 8011882:	61fa      	str	r2, [r7, #28]
 8011884:	2b00      	cmp	r3, #0
 8011886:	d102      	bne.n	801188e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011888:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801188c:	e0c9      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011892:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011894:	69bb      	ldr	r3, [r7, #24]
 8011896:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801189a:	2b00      	cmp	r3, #0
 801189c:	d0ef      	beq.n	801187e <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801189e:	69bb      	ldr	r3, [r7, #24]
 80118a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d1ea      	bne.n	801187e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80118ac:	f003 0304 	and.w	r3, r3, #4
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d004      	beq.n	80118be <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80118b4:	68fb      	ldr	r3, [r7, #12]
 80118b6:	2204      	movs	r2, #4
 80118b8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80118ba:	2304      	movs	r3, #4
 80118bc:	e0b1      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80118c2:	f003 0301 	and.w	r3, r3, #1
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d004      	beq.n	80118d4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	2201      	movs	r2, #1
 80118ce:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80118d0:	2301      	movs	r3, #1
 80118d2:	e0a6      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	22c5      	movs	r2, #197	@ 0xc5
 80118d8:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80118da:	68f8      	ldr	r0, [r7, #12]
 80118dc:	f7ff fd3c 	bl	8011358 <SDMMC_GetCommandResponse>
 80118e0:	4603      	mov	r3, r0
 80118e2:	461a      	mov	r2, r3
 80118e4:	7afb      	ldrb	r3, [r7, #11]
 80118e6:	4293      	cmp	r3, r2
 80118e8:	d001      	beq.n	80118ee <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80118ea:	2301      	movs	r3, #1
 80118ec:	e099      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80118ee:	2100      	movs	r1, #0
 80118f0:	68f8      	ldr	r0, [r7, #12]
 80118f2:	f7ff fd3e 	bl	8011372 <SDMMC_GetResponse>
 80118f6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80118f8:	697a      	ldr	r2, [r7, #20]
 80118fa:	4b4e      	ldr	r3, [pc, #312]	@ (8011a34 <SDMMC_GetCmdResp1+0x1d8>)
 80118fc:	4013      	ands	r3, r2
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d101      	bne.n	8011906 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8011902:	2300      	movs	r3, #0
 8011904:	e08d      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8011906:	697b      	ldr	r3, [r7, #20]
 8011908:	2b00      	cmp	r3, #0
 801190a:	da02      	bge.n	8011912 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 801190c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011910:	e087      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8011912:	697b      	ldr	r3, [r7, #20]
 8011914:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8011918:	2b00      	cmp	r3, #0
 801191a:	d001      	beq.n	8011920 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 801191c:	2340      	movs	r3, #64	@ 0x40
 801191e:	e080      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8011920:	697b      	ldr	r3, [r7, #20]
 8011922:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011926:	2b00      	cmp	r3, #0
 8011928:	d001      	beq.n	801192e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 801192a:	2380      	movs	r3, #128	@ 0x80
 801192c:	e079      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801192e:	697b      	ldr	r3, [r7, #20]
 8011930:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011934:	2b00      	cmp	r3, #0
 8011936:	d002      	beq.n	801193e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8011938:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801193c:	e071      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801193e:	697b      	ldr	r3, [r7, #20]
 8011940:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011944:	2b00      	cmp	r3, #0
 8011946:	d002      	beq.n	801194e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8011948:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801194c:	e069      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 801194e:	697b      	ldr	r3, [r7, #20]
 8011950:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011954:	2b00      	cmp	r3, #0
 8011956:	d002      	beq.n	801195e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8011958:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801195c:	e061      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 801195e:	697b      	ldr	r3, [r7, #20]
 8011960:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011964:	2b00      	cmp	r3, #0
 8011966:	d002      	beq.n	801196e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8011968:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801196c:	e059      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 801196e:	697b      	ldr	r3, [r7, #20]
 8011970:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011974:	2b00      	cmp	r3, #0
 8011976:	d002      	beq.n	801197e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011978:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801197c:	e051      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 801197e:	697b      	ldr	r3, [r7, #20]
 8011980:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011984:	2b00      	cmp	r3, #0
 8011986:	d002      	beq.n	801198e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011988:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801198c:	e049      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 801198e:	697b      	ldr	r3, [r7, #20]
 8011990:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011994:	2b00      	cmp	r3, #0
 8011996:	d002      	beq.n	801199e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8011998:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801199c:	e041      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 801199e:	697b      	ldr	r3, [r7, #20]
 80119a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d002      	beq.n	80119ae <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80119a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80119ac:	e039      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80119ae:	697b      	ldr	r3, [r7, #20]
 80119b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80119b4:	2b00      	cmp	r3, #0
 80119b6:	d002      	beq.n	80119be <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80119b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80119bc:	e031      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80119be:	697b      	ldr	r3, [r7, #20]
 80119c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d002      	beq.n	80119ce <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80119c8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80119cc:	e029      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80119ce:	697b      	ldr	r3, [r7, #20]
 80119d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d002      	beq.n	80119de <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80119d8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80119dc:	e021      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80119de:	697b      	ldr	r3, [r7, #20]
 80119e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d002      	beq.n	80119ee <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80119e8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80119ec:	e019      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80119ee:	697b      	ldr	r3, [r7, #20]
 80119f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	d002      	beq.n	80119fe <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80119f8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80119fc:	e011      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80119fe:	697b      	ldr	r3, [r7, #20]
 8011a00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d002      	beq.n	8011a0e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8011a08:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8011a0c:	e009      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8011a0e:	697b      	ldr	r3, [r7, #20]
 8011a10:	f003 0308 	and.w	r3, r3, #8
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	d002      	beq.n	8011a1e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8011a18:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8011a1c:	e001      	b.n	8011a22 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8011a1e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8011a22:	4618      	mov	r0, r3
 8011a24:	3720      	adds	r7, #32
 8011a26:	46bd      	mov	sp, r7
 8011a28:	bd80      	pop	{r7, pc}
 8011a2a:	bf00      	nop
 8011a2c:	20012000 	.word	0x20012000
 8011a30:	10624dd3 	.word	0x10624dd3
 8011a34:	fdffe008 	.word	0xfdffe008

08011a38 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8011a38:	b480      	push	{r7}
 8011a3a:	b085      	sub	sp, #20
 8011a3c:	af00      	add	r7, sp, #0
 8011a3e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011a40:	4b1f      	ldr	r3, [pc, #124]	@ (8011ac0 <SDMMC_GetCmdResp2+0x88>)
 8011a42:	681b      	ldr	r3, [r3, #0]
 8011a44:	4a1f      	ldr	r2, [pc, #124]	@ (8011ac4 <SDMMC_GetCmdResp2+0x8c>)
 8011a46:	fba2 2303 	umull	r2, r3, r2, r3
 8011a4a:	0a5b      	lsrs	r3, r3, #9
 8011a4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011a50:	fb02 f303 	mul.w	r3, r2, r3
 8011a54:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011a56:	68fb      	ldr	r3, [r7, #12]
 8011a58:	1e5a      	subs	r2, r3, #1
 8011a5a:	60fa      	str	r2, [r7, #12]
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d102      	bne.n	8011a66 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011a60:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011a64:	e026      	b.n	8011ab4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a6a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011a6c:	68bb      	ldr	r3, [r7, #8]
 8011a6e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d0ef      	beq.n	8011a56 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011a76:	68bb      	ldr	r3, [r7, #8]
 8011a78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d1ea      	bne.n	8011a56 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a84:	f003 0304 	and.w	r3, r3, #4
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d004      	beq.n	8011a96 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011a8c:	687b      	ldr	r3, [r7, #4]
 8011a8e:	2204      	movs	r2, #4
 8011a90:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011a92:	2304      	movs	r3, #4
 8011a94:	e00e      	b.n	8011ab4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a9a:	f003 0301 	and.w	r3, r3, #1
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d004      	beq.n	8011aac <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	2201      	movs	r2, #1
 8011aa6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011aa8:	2301      	movs	r3, #1
 8011aaa:	e003      	b.n	8011ab4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	22c5      	movs	r2, #197	@ 0xc5
 8011ab0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8011ab2:	2300      	movs	r3, #0
}
 8011ab4:	4618      	mov	r0, r3
 8011ab6:	3714      	adds	r7, #20
 8011ab8:	46bd      	mov	sp, r7
 8011aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011abe:	4770      	bx	lr
 8011ac0:	20012000 	.word	0x20012000
 8011ac4:	10624dd3 	.word	0x10624dd3

08011ac8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8011ac8:	b480      	push	{r7}
 8011aca:	b085      	sub	sp, #20
 8011acc:	af00      	add	r7, sp, #0
 8011ace:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011ad0:	4b1a      	ldr	r3, [pc, #104]	@ (8011b3c <SDMMC_GetCmdResp3+0x74>)
 8011ad2:	681b      	ldr	r3, [r3, #0]
 8011ad4:	4a1a      	ldr	r2, [pc, #104]	@ (8011b40 <SDMMC_GetCmdResp3+0x78>)
 8011ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8011ada:	0a5b      	lsrs	r3, r3, #9
 8011adc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011ae0:	fb02 f303 	mul.w	r3, r2, r3
 8011ae4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011ae6:	68fb      	ldr	r3, [r7, #12]
 8011ae8:	1e5a      	subs	r2, r3, #1
 8011aea:	60fa      	str	r2, [r7, #12]
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d102      	bne.n	8011af6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011af0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011af4:	e01b      	b.n	8011b2e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011afa:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011afc:	68bb      	ldr	r3, [r7, #8]
 8011afe:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d0ef      	beq.n	8011ae6 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011b06:	68bb      	ldr	r3, [r7, #8]
 8011b08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d1ea      	bne.n	8011ae6 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011b14:	f003 0304 	and.w	r3, r3, #4
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d004      	beq.n	8011b26 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	2204      	movs	r2, #4
 8011b20:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011b22:	2304      	movs	r3, #4
 8011b24:	e003      	b.n	8011b2e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	22c5      	movs	r2, #197	@ 0xc5
 8011b2a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8011b2c:	2300      	movs	r3, #0
}
 8011b2e:	4618      	mov	r0, r3
 8011b30:	3714      	adds	r7, #20
 8011b32:	46bd      	mov	sp, r7
 8011b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b38:	4770      	bx	lr
 8011b3a:	bf00      	nop
 8011b3c:	20012000 	.word	0x20012000
 8011b40:	10624dd3 	.word	0x10624dd3

08011b44 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8011b44:	b580      	push	{r7, lr}
 8011b46:	b088      	sub	sp, #32
 8011b48:	af00      	add	r7, sp, #0
 8011b4a:	60f8      	str	r0, [r7, #12]
 8011b4c:	460b      	mov	r3, r1
 8011b4e:	607a      	str	r2, [r7, #4]
 8011b50:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011b52:	4b35      	ldr	r3, [pc, #212]	@ (8011c28 <SDMMC_GetCmdResp6+0xe4>)
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	4a35      	ldr	r2, [pc, #212]	@ (8011c2c <SDMMC_GetCmdResp6+0xe8>)
 8011b58:	fba2 2303 	umull	r2, r3, r2, r3
 8011b5c:	0a5b      	lsrs	r3, r3, #9
 8011b5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011b62:	fb02 f303 	mul.w	r3, r2, r3
 8011b66:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8011b68:	69fb      	ldr	r3, [r7, #28]
 8011b6a:	1e5a      	subs	r2, r3, #1
 8011b6c:	61fa      	str	r2, [r7, #28]
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d102      	bne.n	8011b78 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011b72:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011b76:	e052      	b.n	8011c1e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8011b78:	68fb      	ldr	r3, [r7, #12]
 8011b7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011b7c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011b7e:	69bb      	ldr	r3, [r7, #24]
 8011b80:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d0ef      	beq.n	8011b68 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011b88:	69bb      	ldr	r3, [r7, #24]
 8011b8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	d1ea      	bne.n	8011b68 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011b92:	68fb      	ldr	r3, [r7, #12]
 8011b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011b96:	f003 0304 	and.w	r3, r3, #4
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d004      	beq.n	8011ba8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	2204      	movs	r2, #4
 8011ba2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011ba4:	2304      	movs	r3, #4
 8011ba6:	e03a      	b.n	8011c1e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011ba8:	68fb      	ldr	r3, [r7, #12]
 8011baa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011bac:	f003 0301 	and.w	r3, r3, #1
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d004      	beq.n	8011bbe <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011bb4:	68fb      	ldr	r3, [r7, #12]
 8011bb6:	2201      	movs	r2, #1
 8011bb8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011bba:	2301      	movs	r3, #1
 8011bbc:	e02f      	b.n	8011c1e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8011bbe:	68f8      	ldr	r0, [r7, #12]
 8011bc0:	f7ff fbca 	bl	8011358 <SDMMC_GetCommandResponse>
 8011bc4:	4603      	mov	r3, r0
 8011bc6:	461a      	mov	r2, r3
 8011bc8:	7afb      	ldrb	r3, [r7, #11]
 8011bca:	4293      	cmp	r3, r2
 8011bcc:	d001      	beq.n	8011bd2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011bce:	2301      	movs	r3, #1
 8011bd0:	e025      	b.n	8011c1e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	22c5      	movs	r2, #197	@ 0xc5
 8011bd6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8011bd8:	2100      	movs	r1, #0
 8011bda:	68f8      	ldr	r0, [r7, #12]
 8011bdc:	f7ff fbc9 	bl	8011372 <SDMMC_GetResponse>
 8011be0:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8011be2:	697b      	ldr	r3, [r7, #20]
 8011be4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d106      	bne.n	8011bfa <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8011bec:	697b      	ldr	r3, [r7, #20]
 8011bee:	0c1b      	lsrs	r3, r3, #16
 8011bf0:	b29a      	uxth	r2, r3
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8011bf6:	2300      	movs	r3, #0
 8011bf8:	e011      	b.n	8011c1e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8011bfa:	697b      	ldr	r3, [r7, #20]
 8011bfc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	d002      	beq.n	8011c0a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011c04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011c08:	e009      	b.n	8011c1e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8011c0a:	697b      	ldr	r3, [r7, #20]
 8011c0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d002      	beq.n	8011c1a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011c14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011c18:	e001      	b.n	8011c1e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8011c1a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8011c1e:	4618      	mov	r0, r3
 8011c20:	3720      	adds	r7, #32
 8011c22:	46bd      	mov	sp, r7
 8011c24:	bd80      	pop	{r7, pc}
 8011c26:	bf00      	nop
 8011c28:	20012000 	.word	0x20012000
 8011c2c:	10624dd3 	.word	0x10624dd3

08011c30 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8011c30:	b480      	push	{r7}
 8011c32:	b085      	sub	sp, #20
 8011c34:	af00      	add	r7, sp, #0
 8011c36:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011c38:	4b22      	ldr	r3, [pc, #136]	@ (8011cc4 <SDMMC_GetCmdResp7+0x94>)
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	4a22      	ldr	r2, [pc, #136]	@ (8011cc8 <SDMMC_GetCmdResp7+0x98>)
 8011c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8011c42:	0a5b      	lsrs	r3, r3, #9
 8011c44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011c48:	fb02 f303 	mul.w	r3, r2, r3
 8011c4c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011c4e:	68fb      	ldr	r3, [r7, #12]
 8011c50:	1e5a      	subs	r2, r3, #1
 8011c52:	60fa      	str	r2, [r7, #12]
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	d102      	bne.n	8011c5e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011c58:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011c5c:	e02c      	b.n	8011cb8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011c62:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011c64:	68bb      	ldr	r3, [r7, #8]
 8011c66:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d0ef      	beq.n	8011c4e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011c6e:	68bb      	ldr	r3, [r7, #8]
 8011c70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d1ea      	bne.n	8011c4e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011c7c:	f003 0304 	and.w	r3, r3, #4
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d004      	beq.n	8011c8e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	2204      	movs	r2, #4
 8011c88:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011c8a:	2304      	movs	r3, #4
 8011c8c:	e014      	b.n	8011cb8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011c92:	f003 0301 	and.w	r3, r3, #1
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	d004      	beq.n	8011ca4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	2201      	movs	r2, #1
 8011c9e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011ca0:	2301      	movs	r3, #1
 8011ca2:	e009      	b.n	8011cb8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	d002      	beq.n	8011cb6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	2240      	movs	r2, #64	@ 0x40
 8011cb4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8011cb6:	2300      	movs	r3, #0
  
}
 8011cb8:	4618      	mov	r0, r3
 8011cba:	3714      	adds	r7, #20
 8011cbc:	46bd      	mov	sp, r7
 8011cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cc2:	4770      	bx	lr
 8011cc4:	20012000 	.word	0x20012000
 8011cc8:	10624dd3 	.word	0x10624dd3

08011ccc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8011ccc:	b480      	push	{r7}
 8011cce:	b085      	sub	sp, #20
 8011cd0:	af00      	add	r7, sp, #0
 8011cd2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011cd4:	4b11      	ldr	r3, [pc, #68]	@ (8011d1c <SDMMC_GetCmdError+0x50>)
 8011cd6:	681b      	ldr	r3, [r3, #0]
 8011cd8:	4a11      	ldr	r2, [pc, #68]	@ (8011d20 <SDMMC_GetCmdError+0x54>)
 8011cda:	fba2 2303 	umull	r2, r3, r2, r3
 8011cde:	0a5b      	lsrs	r3, r3, #9
 8011ce0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011ce4:	fb02 f303 	mul.w	r3, r2, r3
 8011ce8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011cea:	68fb      	ldr	r3, [r7, #12]
 8011cec:	1e5a      	subs	r2, r3, #1
 8011cee:	60fa      	str	r2, [r7, #12]
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d102      	bne.n	8011cfa <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011cf4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011cf8:	e009      	b.n	8011d0e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8011cfa:	687b      	ldr	r3, [r7, #4]
 8011cfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d0f1      	beq.n	8011cea <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	22c5      	movs	r2, #197	@ 0xc5
 8011d0a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8011d0c:	2300      	movs	r3, #0
}
 8011d0e:	4618      	mov	r0, r3
 8011d10:	3714      	adds	r7, #20
 8011d12:	46bd      	mov	sp, r7
 8011d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d18:	4770      	bx	lr
 8011d1a:	bf00      	nop
 8011d1c:	20012000 	.word	0x20012000
 8011d20:	10624dd3 	.word	0x10624dd3

08011d24 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8011d24:	b084      	sub	sp, #16
 8011d26:	b580      	push	{r7, lr}
 8011d28:	b084      	sub	sp, #16
 8011d2a:	af00      	add	r7, sp, #0
 8011d2c:	6078      	str	r0, [r7, #4]
 8011d2e:	f107 001c 	add.w	r0, r7, #28
 8011d32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8011d36:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8011d3a:	2b01      	cmp	r3, #1
 8011d3c:	d121      	bne.n	8011d82 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011d42:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	68da      	ldr	r2, [r3, #12]
 8011d4e:	4b21      	ldr	r3, [pc, #132]	@ (8011dd4 <USB_CoreInit+0xb0>)
 8011d50:	4013      	ands	r3, r2
 8011d52:	687a      	ldr	r2, [r7, #4]
 8011d54:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	68db      	ldr	r3, [r3, #12]
 8011d5a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8011d62:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011d66:	2b01      	cmp	r3, #1
 8011d68:	d105      	bne.n	8011d76 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	68db      	ldr	r3, [r3, #12]
 8011d6e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8011d76:	6878      	ldr	r0, [r7, #4]
 8011d78:	f000 f9d4 	bl	8012124 <USB_CoreReset>
 8011d7c:	4603      	mov	r3, r0
 8011d7e:	73fb      	strb	r3, [r7, #15]
 8011d80:	e010      	b.n	8011da4 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	68db      	ldr	r3, [r3, #12]
 8011d86:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8011d8e:	6878      	ldr	r0, [r7, #4]
 8011d90:	f000 f9c8 	bl	8012124 <USB_CoreReset>
 8011d94:	4603      	mov	r3, r0
 8011d96:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011d9c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8011da0:	687b      	ldr	r3, [r7, #4]
 8011da2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8011da4:	7fbb      	ldrb	r3, [r7, #30]
 8011da6:	2b01      	cmp	r3, #1
 8011da8:	d10b      	bne.n	8011dc2 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	689b      	ldr	r3, [r3, #8]
 8011dae:	f043 0206 	orr.w	r2, r3, #6
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	689b      	ldr	r3, [r3, #8]
 8011dba:	f043 0220 	orr.w	r2, r3, #32
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8011dc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8011dc4:	4618      	mov	r0, r3
 8011dc6:	3710      	adds	r7, #16
 8011dc8:	46bd      	mov	sp, r7
 8011dca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8011dce:	b004      	add	sp, #16
 8011dd0:	4770      	bx	lr
 8011dd2:	bf00      	nop
 8011dd4:	ffbdffbf 	.word	0xffbdffbf

08011dd8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011dd8:	b480      	push	{r7}
 8011dda:	b083      	sub	sp, #12
 8011ddc:	af00      	add	r7, sp, #0
 8011dde:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	689b      	ldr	r3, [r3, #8]
 8011de4:	f043 0201 	orr.w	r2, r3, #1
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8011dec:	2300      	movs	r3, #0
}
 8011dee:	4618      	mov	r0, r3
 8011df0:	370c      	adds	r7, #12
 8011df2:	46bd      	mov	sp, r7
 8011df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df8:	4770      	bx	lr

08011dfa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011dfa:	b480      	push	{r7}
 8011dfc:	b083      	sub	sp, #12
 8011dfe:	af00      	add	r7, sp, #0
 8011e00:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	689b      	ldr	r3, [r3, #8]
 8011e06:	f023 0201 	bic.w	r2, r3, #1
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8011e0e:	2300      	movs	r3, #0
}
 8011e10:	4618      	mov	r0, r3
 8011e12:	370c      	adds	r7, #12
 8011e14:	46bd      	mov	sp, r7
 8011e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e1a:	4770      	bx	lr

08011e1c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8011e1c:	b580      	push	{r7, lr}
 8011e1e:	b084      	sub	sp, #16
 8011e20:	af00      	add	r7, sp, #0
 8011e22:	6078      	str	r0, [r7, #4]
 8011e24:	460b      	mov	r3, r1
 8011e26:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8011e28:	2300      	movs	r3, #0
 8011e2a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	68db      	ldr	r3, [r3, #12]
 8011e30:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8011e38:	78fb      	ldrb	r3, [r7, #3]
 8011e3a:	2b01      	cmp	r3, #1
 8011e3c:	d115      	bne.n	8011e6a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	68db      	ldr	r3, [r3, #12]
 8011e42:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8011e4a:	200a      	movs	r0, #10
 8011e4c:	f7f3 fe32 	bl	8005ab4 <HAL_Delay>
      ms += 10U;
 8011e50:	68fb      	ldr	r3, [r7, #12]
 8011e52:	330a      	adds	r3, #10
 8011e54:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8011e56:	6878      	ldr	r0, [r7, #4]
 8011e58:	f000 f956 	bl	8012108 <USB_GetMode>
 8011e5c:	4603      	mov	r3, r0
 8011e5e:	2b01      	cmp	r3, #1
 8011e60:	d01e      	beq.n	8011ea0 <USB_SetCurrentMode+0x84>
 8011e62:	68fb      	ldr	r3, [r7, #12]
 8011e64:	2bc7      	cmp	r3, #199	@ 0xc7
 8011e66:	d9f0      	bls.n	8011e4a <USB_SetCurrentMode+0x2e>
 8011e68:	e01a      	b.n	8011ea0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8011e6a:	78fb      	ldrb	r3, [r7, #3]
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d115      	bne.n	8011e9c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	68db      	ldr	r3, [r3, #12]
 8011e74:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8011e7c:	200a      	movs	r0, #10
 8011e7e:	f7f3 fe19 	bl	8005ab4 <HAL_Delay>
      ms += 10U;
 8011e82:	68fb      	ldr	r3, [r7, #12]
 8011e84:	330a      	adds	r3, #10
 8011e86:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8011e88:	6878      	ldr	r0, [r7, #4]
 8011e8a:	f000 f93d 	bl	8012108 <USB_GetMode>
 8011e8e:	4603      	mov	r3, r0
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	d005      	beq.n	8011ea0 <USB_SetCurrentMode+0x84>
 8011e94:	68fb      	ldr	r3, [r7, #12]
 8011e96:	2bc7      	cmp	r3, #199	@ 0xc7
 8011e98:	d9f0      	bls.n	8011e7c <USB_SetCurrentMode+0x60>
 8011e9a:	e001      	b.n	8011ea0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8011e9c:	2301      	movs	r3, #1
 8011e9e:	e005      	b.n	8011eac <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8011ea0:	68fb      	ldr	r3, [r7, #12]
 8011ea2:	2bc8      	cmp	r3, #200	@ 0xc8
 8011ea4:	d101      	bne.n	8011eaa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8011ea6:	2301      	movs	r3, #1
 8011ea8:	e000      	b.n	8011eac <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8011eaa:	2300      	movs	r3, #0
}
 8011eac:	4618      	mov	r0, r3
 8011eae:	3710      	adds	r7, #16
 8011eb0:	46bd      	mov	sp, r7
 8011eb2:	bd80      	pop	{r7, pc}

08011eb4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8011eb4:	b480      	push	{r7}
 8011eb6:	b085      	sub	sp, #20
 8011eb8:	af00      	add	r7, sp, #0
 8011eba:	6078      	str	r0, [r7, #4]
 8011ebc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8011ebe:	2300      	movs	r3, #0
 8011ec0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011ec2:	68fb      	ldr	r3, [r7, #12]
 8011ec4:	3301      	adds	r3, #1
 8011ec6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011ece:	d901      	bls.n	8011ed4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8011ed0:	2303      	movs	r3, #3
 8011ed2:	e01b      	b.n	8011f0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	691b      	ldr	r3, [r3, #16]
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	daf2      	bge.n	8011ec2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8011edc:	2300      	movs	r3, #0
 8011ede:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8011ee0:	683b      	ldr	r3, [r7, #0]
 8011ee2:	019b      	lsls	r3, r3, #6
 8011ee4:	f043 0220 	orr.w	r2, r3, #32
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011eec:	68fb      	ldr	r3, [r7, #12]
 8011eee:	3301      	adds	r3, #1
 8011ef0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011ef8:	d901      	bls.n	8011efe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8011efa:	2303      	movs	r3, #3
 8011efc:	e006      	b.n	8011f0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	691b      	ldr	r3, [r3, #16]
 8011f02:	f003 0320 	and.w	r3, r3, #32
 8011f06:	2b20      	cmp	r3, #32
 8011f08:	d0f0      	beq.n	8011eec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8011f0a:	2300      	movs	r3, #0
}
 8011f0c:	4618      	mov	r0, r3
 8011f0e:	3714      	adds	r7, #20
 8011f10:	46bd      	mov	sp, r7
 8011f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f16:	4770      	bx	lr

08011f18 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8011f18:	b480      	push	{r7}
 8011f1a:	b085      	sub	sp, #20
 8011f1c:	af00      	add	r7, sp, #0
 8011f1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011f20:	2300      	movs	r3, #0
 8011f22:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011f24:	68fb      	ldr	r3, [r7, #12]
 8011f26:	3301      	adds	r3, #1
 8011f28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011f2a:	68fb      	ldr	r3, [r7, #12]
 8011f2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011f30:	d901      	bls.n	8011f36 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8011f32:	2303      	movs	r3, #3
 8011f34:	e018      	b.n	8011f68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	691b      	ldr	r3, [r3, #16]
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	daf2      	bge.n	8011f24 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8011f3e:	2300      	movs	r3, #0
 8011f40:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	2210      	movs	r2, #16
 8011f46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011f48:	68fb      	ldr	r3, [r7, #12]
 8011f4a:	3301      	adds	r3, #1
 8011f4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011f4e:	68fb      	ldr	r3, [r7, #12]
 8011f50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011f54:	d901      	bls.n	8011f5a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8011f56:	2303      	movs	r3, #3
 8011f58:	e006      	b.n	8011f68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	691b      	ldr	r3, [r3, #16]
 8011f5e:	f003 0310 	and.w	r3, r3, #16
 8011f62:	2b10      	cmp	r3, #16
 8011f64:	d0f0      	beq.n	8011f48 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8011f66:	2300      	movs	r3, #0
}
 8011f68:	4618      	mov	r0, r3
 8011f6a:	3714      	adds	r7, #20
 8011f6c:	46bd      	mov	sp, r7
 8011f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f72:	4770      	bx	lr

08011f74 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8011f74:	b480      	push	{r7}
 8011f76:	b089      	sub	sp, #36	@ 0x24
 8011f78:	af00      	add	r7, sp, #0
 8011f7a:	60f8      	str	r0, [r7, #12]
 8011f7c:	60b9      	str	r1, [r7, #8]
 8011f7e:	4611      	mov	r1, r2
 8011f80:	461a      	mov	r2, r3
 8011f82:	460b      	mov	r3, r1
 8011f84:	71fb      	strb	r3, [r7, #7]
 8011f86:	4613      	mov	r3, r2
 8011f88:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8011f8e:	68bb      	ldr	r3, [r7, #8]
 8011f90:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8011f92:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d123      	bne.n	8011fe2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8011f9a:	88bb      	ldrh	r3, [r7, #4]
 8011f9c:	3303      	adds	r3, #3
 8011f9e:	089b      	lsrs	r3, r3, #2
 8011fa0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8011fa2:	2300      	movs	r3, #0
 8011fa4:	61bb      	str	r3, [r7, #24]
 8011fa6:	e018      	b.n	8011fda <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8011fa8:	79fb      	ldrb	r3, [r7, #7]
 8011faa:	031a      	lsls	r2, r3, #12
 8011fac:	697b      	ldr	r3, [r7, #20]
 8011fae:	4413      	add	r3, r2
 8011fb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011fb4:	461a      	mov	r2, r3
 8011fb6:	69fb      	ldr	r3, [r7, #28]
 8011fb8:	681b      	ldr	r3, [r3, #0]
 8011fba:	6013      	str	r3, [r2, #0]
      pSrc++;
 8011fbc:	69fb      	ldr	r3, [r7, #28]
 8011fbe:	3301      	adds	r3, #1
 8011fc0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011fc2:	69fb      	ldr	r3, [r7, #28]
 8011fc4:	3301      	adds	r3, #1
 8011fc6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011fc8:	69fb      	ldr	r3, [r7, #28]
 8011fca:	3301      	adds	r3, #1
 8011fcc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011fce:	69fb      	ldr	r3, [r7, #28]
 8011fd0:	3301      	adds	r3, #1
 8011fd2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8011fd4:	69bb      	ldr	r3, [r7, #24]
 8011fd6:	3301      	adds	r3, #1
 8011fd8:	61bb      	str	r3, [r7, #24]
 8011fda:	69ba      	ldr	r2, [r7, #24]
 8011fdc:	693b      	ldr	r3, [r7, #16]
 8011fde:	429a      	cmp	r2, r3
 8011fe0:	d3e2      	bcc.n	8011fa8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8011fe2:	2300      	movs	r3, #0
}
 8011fe4:	4618      	mov	r0, r3
 8011fe6:	3724      	adds	r7, #36	@ 0x24
 8011fe8:	46bd      	mov	sp, r7
 8011fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fee:	4770      	bx	lr

08011ff0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8011ff0:	b480      	push	{r7}
 8011ff2:	b08b      	sub	sp, #44	@ 0x2c
 8011ff4:	af00      	add	r7, sp, #0
 8011ff6:	60f8      	str	r0, [r7, #12]
 8011ff8:	60b9      	str	r1, [r7, #8]
 8011ffa:	4613      	mov	r3, r2
 8011ffc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011ffe:	68fb      	ldr	r3, [r7, #12]
 8012000:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8012002:	68bb      	ldr	r3, [r7, #8]
 8012004:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8012006:	88fb      	ldrh	r3, [r7, #6]
 8012008:	089b      	lsrs	r3, r3, #2
 801200a:	b29b      	uxth	r3, r3
 801200c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801200e:	88fb      	ldrh	r3, [r7, #6]
 8012010:	f003 0303 	and.w	r3, r3, #3
 8012014:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8012016:	2300      	movs	r3, #0
 8012018:	623b      	str	r3, [r7, #32]
 801201a:	e014      	b.n	8012046 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 801201c:	69bb      	ldr	r3, [r7, #24]
 801201e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8012022:	681a      	ldr	r2, [r3, #0]
 8012024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012026:	601a      	str	r2, [r3, #0]
    pDest++;
 8012028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801202a:	3301      	adds	r3, #1
 801202c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801202e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012030:	3301      	adds	r3, #1
 8012032:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8012034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012036:	3301      	adds	r3, #1
 8012038:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801203a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801203c:	3301      	adds	r3, #1
 801203e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8012040:	6a3b      	ldr	r3, [r7, #32]
 8012042:	3301      	adds	r3, #1
 8012044:	623b      	str	r3, [r7, #32]
 8012046:	6a3a      	ldr	r2, [r7, #32]
 8012048:	697b      	ldr	r3, [r7, #20]
 801204a:	429a      	cmp	r2, r3
 801204c:	d3e6      	bcc.n	801201c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801204e:	8bfb      	ldrh	r3, [r7, #30]
 8012050:	2b00      	cmp	r3, #0
 8012052:	d01e      	beq.n	8012092 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8012054:	2300      	movs	r3, #0
 8012056:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8012058:	69bb      	ldr	r3, [r7, #24]
 801205a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801205e:	461a      	mov	r2, r3
 8012060:	f107 0310 	add.w	r3, r7, #16
 8012064:	6812      	ldr	r2, [r2, #0]
 8012066:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8012068:	693a      	ldr	r2, [r7, #16]
 801206a:	6a3b      	ldr	r3, [r7, #32]
 801206c:	b2db      	uxtb	r3, r3
 801206e:	00db      	lsls	r3, r3, #3
 8012070:	fa22 f303 	lsr.w	r3, r2, r3
 8012074:	b2da      	uxtb	r2, r3
 8012076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012078:	701a      	strb	r2, [r3, #0]
      i++;
 801207a:	6a3b      	ldr	r3, [r7, #32]
 801207c:	3301      	adds	r3, #1
 801207e:	623b      	str	r3, [r7, #32]
      pDest++;
 8012080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012082:	3301      	adds	r3, #1
 8012084:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8012086:	8bfb      	ldrh	r3, [r7, #30]
 8012088:	3b01      	subs	r3, #1
 801208a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 801208c:	8bfb      	ldrh	r3, [r7, #30]
 801208e:	2b00      	cmp	r3, #0
 8012090:	d1ea      	bne.n	8012068 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8012092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012094:	4618      	mov	r0, r3
 8012096:	372c      	adds	r7, #44	@ 0x2c
 8012098:	46bd      	mov	sp, r7
 801209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801209e:	4770      	bx	lr

080120a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80120a0:	b480      	push	{r7}
 80120a2:	b085      	sub	sp, #20
 80120a4:	af00      	add	r7, sp, #0
 80120a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	695b      	ldr	r3, [r3, #20]
 80120ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	699b      	ldr	r3, [r3, #24]
 80120b2:	68fa      	ldr	r2, [r7, #12]
 80120b4:	4013      	ands	r3, r2
 80120b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80120b8:	68fb      	ldr	r3, [r7, #12]
}
 80120ba:	4618      	mov	r0, r3
 80120bc:	3714      	adds	r7, #20
 80120be:	46bd      	mov	sp, r7
 80120c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120c4:	4770      	bx	lr

080120c6 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80120c6:	b480      	push	{r7}
 80120c8:	b085      	sub	sp, #20
 80120ca:	af00      	add	r7, sp, #0
 80120cc:	6078      	str	r0, [r7, #4]
 80120ce:	460b      	mov	r3, r1
 80120d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80120d6:	78fb      	ldrb	r3, [r7, #3]
 80120d8:	015a      	lsls	r2, r3, #5
 80120da:	68fb      	ldr	r3, [r7, #12]
 80120dc:	4413      	add	r3, r2
 80120de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80120e2:	689b      	ldr	r3, [r3, #8]
 80120e4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80120e6:	78fb      	ldrb	r3, [r7, #3]
 80120e8:	015a      	lsls	r2, r3, #5
 80120ea:	68fb      	ldr	r3, [r7, #12]
 80120ec:	4413      	add	r3, r2
 80120ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80120f2:	68db      	ldr	r3, [r3, #12]
 80120f4:	68ba      	ldr	r2, [r7, #8]
 80120f6:	4013      	ands	r3, r2
 80120f8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80120fa:	68bb      	ldr	r3, [r7, #8]
}
 80120fc:	4618      	mov	r0, r3
 80120fe:	3714      	adds	r7, #20
 8012100:	46bd      	mov	sp, r7
 8012102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012106:	4770      	bx	lr

08012108 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8012108:	b480      	push	{r7}
 801210a:	b083      	sub	sp, #12
 801210c:	af00      	add	r7, sp, #0
 801210e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	695b      	ldr	r3, [r3, #20]
 8012114:	f003 0301 	and.w	r3, r3, #1
}
 8012118:	4618      	mov	r0, r3
 801211a:	370c      	adds	r7, #12
 801211c:	46bd      	mov	sp, r7
 801211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012122:	4770      	bx	lr

08012124 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8012124:	b480      	push	{r7}
 8012126:	b085      	sub	sp, #20
 8012128:	af00      	add	r7, sp, #0
 801212a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801212c:	2300      	movs	r3, #0
 801212e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8012130:	68fb      	ldr	r3, [r7, #12]
 8012132:	3301      	adds	r3, #1
 8012134:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8012136:	68fb      	ldr	r3, [r7, #12]
 8012138:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801213c:	d901      	bls.n	8012142 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801213e:	2303      	movs	r3, #3
 8012140:	e022      	b.n	8012188 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	691b      	ldr	r3, [r3, #16]
 8012146:	2b00      	cmp	r3, #0
 8012148:	daf2      	bge.n	8012130 <USB_CoreReset+0xc>

  count = 10U;
 801214a:	230a      	movs	r3, #10
 801214c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 801214e:	e002      	b.n	8012156 <USB_CoreReset+0x32>
  {
    count--;
 8012150:	68fb      	ldr	r3, [r7, #12]
 8012152:	3b01      	subs	r3, #1
 8012154:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8012156:	68fb      	ldr	r3, [r7, #12]
 8012158:	2b00      	cmp	r3, #0
 801215a:	d1f9      	bne.n	8012150 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	691b      	ldr	r3, [r3, #16]
 8012160:	f043 0201 	orr.w	r2, r3, #1
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8012168:	68fb      	ldr	r3, [r7, #12]
 801216a:	3301      	adds	r3, #1
 801216c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801216e:	68fb      	ldr	r3, [r7, #12]
 8012170:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8012174:	d901      	bls.n	801217a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8012176:	2303      	movs	r3, #3
 8012178:	e006      	b.n	8012188 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	691b      	ldr	r3, [r3, #16]
 801217e:	f003 0301 	and.w	r3, r3, #1
 8012182:	2b01      	cmp	r3, #1
 8012184:	d0f0      	beq.n	8012168 <USB_CoreReset+0x44>

  return HAL_OK;
 8012186:	2300      	movs	r3, #0
}
 8012188:	4618      	mov	r0, r3
 801218a:	3714      	adds	r7, #20
 801218c:	46bd      	mov	sp, r7
 801218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012192:	4770      	bx	lr

08012194 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012194:	b084      	sub	sp, #16
 8012196:	b580      	push	{r7, lr}
 8012198:	b086      	sub	sp, #24
 801219a:	af00      	add	r7, sp, #0
 801219c:	6078      	str	r0, [r7, #4]
 801219e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80121a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80121a6:	2300      	movs	r3, #0
 80121a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80121b4:	461a      	mov	r2, r3
 80121b6:	2300      	movs	r3, #0
 80121b8:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80121be:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	68db      	ldr	r3, [r3, #12]
 80121ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d119      	bne.n	8012206 <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80121d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80121d6:	2b01      	cmp	r3, #1
 80121d8:	d10a      	bne.n	80121f0 <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80121da:	68fb      	ldr	r3, [r7, #12]
 80121dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80121e0:	681b      	ldr	r3, [r3, #0]
 80121e2:	68fa      	ldr	r2, [r7, #12]
 80121e4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80121e8:	f043 0304 	orr.w	r3, r3, #4
 80121ec:	6013      	str	r3, [r2, #0]
 80121ee:	e014      	b.n	801221a <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80121f0:	68fb      	ldr	r3, [r7, #12]
 80121f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	68fa      	ldr	r2, [r7, #12]
 80121fa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80121fe:	f023 0304 	bic.w	r3, r3, #4
 8012202:	6013      	str	r3, [r2, #0]
 8012204:	e009      	b.n	801221a <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8012206:	68fb      	ldr	r3, [r7, #12]
 8012208:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801220c:	681b      	ldr	r3, [r3, #0]
 801220e:	68fa      	ldr	r2, [r7, #12]
 8012210:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8012214:	f023 0304 	bic.w	r3, r3, #4
 8012218:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801221a:	2110      	movs	r1, #16
 801221c:	6878      	ldr	r0, [r7, #4]
 801221e:	f7ff fe49 	bl	8011eb4 <USB_FlushTxFifo>
 8012222:	4603      	mov	r3, r0
 8012224:	2b00      	cmp	r3, #0
 8012226:	d001      	beq.n	801222c <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 8012228:	2301      	movs	r3, #1
 801222a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 801222c:	6878      	ldr	r0, [r7, #4]
 801222e:	f7ff fe73 	bl	8011f18 <USB_FlushRxFifo>
 8012232:	4603      	mov	r3, r0
 8012234:	2b00      	cmp	r3, #0
 8012236:	d001      	beq.n	801223c <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 8012238:	2301      	movs	r3, #1
 801223a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 801223c:	2300      	movs	r3, #0
 801223e:	613b      	str	r3, [r7, #16]
 8012240:	e015      	b.n	801226e <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8012242:	693b      	ldr	r3, [r7, #16]
 8012244:	015a      	lsls	r2, r3, #5
 8012246:	68fb      	ldr	r3, [r7, #12]
 8012248:	4413      	add	r3, r2
 801224a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801224e:	461a      	mov	r2, r3
 8012250:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012254:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8012256:	693b      	ldr	r3, [r7, #16]
 8012258:	015a      	lsls	r2, r3, #5
 801225a:	68fb      	ldr	r3, [r7, #12]
 801225c:	4413      	add	r3, r2
 801225e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012262:	461a      	mov	r2, r3
 8012264:	2300      	movs	r3, #0
 8012266:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8012268:	693b      	ldr	r3, [r7, #16]
 801226a:	3301      	adds	r3, #1
 801226c:	613b      	str	r3, [r7, #16]
 801226e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8012272:	461a      	mov	r2, r3
 8012274:	693b      	ldr	r3, [r7, #16]
 8012276:	4293      	cmp	r3, r2
 8012278:	d3e3      	bcc.n	8012242 <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	2200      	movs	r2, #0
 801227e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012286:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8012288:	687b      	ldr	r3, [r7, #4]
 801228a:	4a18      	ldr	r2, [pc, #96]	@ (80122ec <USB_HostInit+0x158>)
 801228c:	4293      	cmp	r3, r2
 801228e:	d10b      	bne.n	80122a8 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012296:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	4a15      	ldr	r2, [pc, #84]	@ (80122f0 <USB_HostInit+0x15c>)
 801229c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	4a14      	ldr	r2, [pc, #80]	@ (80122f4 <USB_HostInit+0x160>)
 80122a2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80122a6:	e009      	b.n	80122bc <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	2280      	movs	r2, #128	@ 0x80
 80122ac:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	4a11      	ldr	r2, [pc, #68]	@ (80122f8 <USB_HostInit+0x164>)
 80122b2:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	4a11      	ldr	r2, [pc, #68]	@ (80122fc <USB_HostInit+0x168>)
 80122b8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80122bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d105      	bne.n	80122d0 <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	699b      	ldr	r3, [r3, #24]
 80122c8:	f043 0210 	orr.w	r2, r3, #16
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	699a      	ldr	r2, [r3, #24]
 80122d4:	4b0a      	ldr	r3, [pc, #40]	@ (8012300 <USB_HostInit+0x16c>)
 80122d6:	4313      	orrs	r3, r2
 80122d8:	687a      	ldr	r2, [r7, #4]
 80122da:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80122dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80122de:	4618      	mov	r0, r3
 80122e0:	3718      	adds	r7, #24
 80122e2:	46bd      	mov	sp, r7
 80122e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80122e8:	b004      	add	sp, #16
 80122ea:	4770      	bx	lr
 80122ec:	40040000 	.word	0x40040000
 80122f0:	01000200 	.word	0x01000200
 80122f4:	00e00300 	.word	0x00e00300
 80122f8:	00600080 	.word	0x00600080
 80122fc:	004000e0 	.word	0x004000e0
 8012300:	a3200008 	.word	0xa3200008

08012304 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8012304:	b480      	push	{r7}
 8012306:	b085      	sub	sp, #20
 8012308:	af00      	add	r7, sp, #0
 801230a:	6078      	str	r0, [r7, #4]
 801230c:	460b      	mov	r3, r1
 801230e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8012314:	68fb      	ldr	r3, [r7, #12]
 8012316:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801231a:	681b      	ldr	r3, [r3, #0]
 801231c:	68fa      	ldr	r2, [r7, #12]
 801231e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8012322:	f023 0303 	bic.w	r3, r3, #3
 8012326:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8012328:	68fb      	ldr	r3, [r7, #12]
 801232a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801232e:	681a      	ldr	r2, [r3, #0]
 8012330:	78fb      	ldrb	r3, [r7, #3]
 8012332:	f003 0303 	and.w	r3, r3, #3
 8012336:	68f9      	ldr	r1, [r7, #12]
 8012338:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 801233c:	4313      	orrs	r3, r2
 801233e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8012340:	78fb      	ldrb	r3, [r7, #3]
 8012342:	2b01      	cmp	r3, #1
 8012344:	d107      	bne.n	8012356 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8012346:	68fb      	ldr	r3, [r7, #12]
 8012348:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801234c:	461a      	mov	r2, r3
 801234e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8012352:	6053      	str	r3, [r2, #4]
 8012354:	e00c      	b.n	8012370 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8012356:	78fb      	ldrb	r3, [r7, #3]
 8012358:	2b02      	cmp	r3, #2
 801235a:	d107      	bne.n	801236c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012362:	461a      	mov	r2, r3
 8012364:	f241 7370 	movw	r3, #6000	@ 0x1770
 8012368:	6053      	str	r3, [r2, #4]
 801236a:	e001      	b.n	8012370 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 801236c:	2301      	movs	r3, #1
 801236e:	e000      	b.n	8012372 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8012370:	2300      	movs	r3, #0
}
 8012372:	4618      	mov	r0, r3
 8012374:	3714      	adds	r7, #20
 8012376:	46bd      	mov	sp, r7
 8012378:	f85d 7b04 	ldr.w	r7, [sp], #4
 801237c:	4770      	bx	lr

0801237e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 801237e:	b580      	push	{r7, lr}
 8012380:	b084      	sub	sp, #16
 8012382:	af00      	add	r7, sp, #0
 8012384:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 801238a:	2300      	movs	r3, #0
 801238c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 801238e:	68fb      	ldr	r3, [r7, #12]
 8012390:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8012394:	681b      	ldr	r3, [r3, #0]
 8012396:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8012398:	68bb      	ldr	r3, [r7, #8]
 801239a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 801239e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80123a0:	68bb      	ldr	r3, [r7, #8]
 80123a2:	68fa      	ldr	r2, [r7, #12]
 80123a4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80123a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80123ac:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80123ae:	2064      	movs	r0, #100	@ 0x64
 80123b0:	f7f3 fb80 	bl	8005ab4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80123b4:	68bb      	ldr	r3, [r7, #8]
 80123b6:	68fa      	ldr	r2, [r7, #12]
 80123b8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80123bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80123c0:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80123c2:	200a      	movs	r0, #10
 80123c4:	f7f3 fb76 	bl	8005ab4 <HAL_Delay>

  return HAL_OK;
 80123c8:	2300      	movs	r3, #0
}
 80123ca:	4618      	mov	r0, r3
 80123cc:	3710      	adds	r7, #16
 80123ce:	46bd      	mov	sp, r7
 80123d0:	bd80      	pop	{r7, pc}

080123d2 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80123d2:	b480      	push	{r7}
 80123d4:	b085      	sub	sp, #20
 80123d6:	af00      	add	r7, sp, #0
 80123d8:	6078      	str	r0, [r7, #4]
 80123da:	460b      	mov	r3, r1
 80123dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80123e2:	2300      	movs	r3, #0
 80123e4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80123e6:	68fb      	ldr	r3, [r7, #12]
 80123e8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80123f0:	68bb      	ldr	r3, [r7, #8]
 80123f2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80123f6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80123f8:	68bb      	ldr	r3, [r7, #8]
 80123fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d109      	bne.n	8012416 <USB_DriveVbus+0x44>
 8012402:	78fb      	ldrb	r3, [r7, #3]
 8012404:	2b01      	cmp	r3, #1
 8012406:	d106      	bne.n	8012416 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8012408:	68bb      	ldr	r3, [r7, #8]
 801240a:	68fa      	ldr	r2, [r7, #12]
 801240c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8012410:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8012414:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8012416:	68bb      	ldr	r3, [r7, #8]
 8012418:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801241c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012420:	d109      	bne.n	8012436 <USB_DriveVbus+0x64>
 8012422:	78fb      	ldrb	r3, [r7, #3]
 8012424:	2b00      	cmp	r3, #0
 8012426:	d106      	bne.n	8012436 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8012428:	68bb      	ldr	r3, [r7, #8]
 801242a:	68fa      	ldr	r2, [r7, #12]
 801242c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8012430:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012434:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8012436:	2300      	movs	r3, #0
}
 8012438:	4618      	mov	r0, r3
 801243a:	3714      	adds	r7, #20
 801243c:	46bd      	mov	sp, r7
 801243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012442:	4770      	bx	lr

08012444 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8012444:	b480      	push	{r7}
 8012446:	b085      	sub	sp, #20
 8012448:	af00      	add	r7, sp, #0
 801244a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8012450:	2300      	movs	r3, #0
 8012452:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8012454:	68fb      	ldr	r3, [r7, #12]
 8012456:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 801245e:	68bb      	ldr	r3, [r7, #8]
 8012460:	0c5b      	lsrs	r3, r3, #17
 8012462:	f003 0303 	and.w	r3, r3, #3
}
 8012466:	4618      	mov	r0, r3
 8012468:	3714      	adds	r7, #20
 801246a:	46bd      	mov	sp, r7
 801246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012470:	4770      	bx	lr

08012472 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8012472:	b480      	push	{r7}
 8012474:	b085      	sub	sp, #20
 8012476:	af00      	add	r7, sp, #0
 8012478:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 801247e:	68fb      	ldr	r3, [r7, #12]
 8012480:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012484:	689b      	ldr	r3, [r3, #8]
 8012486:	b29b      	uxth	r3, r3
}
 8012488:	4618      	mov	r0, r3
 801248a:	3714      	adds	r7, #20
 801248c:	46bd      	mov	sp, r7
 801248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012492:	4770      	bx	lr

08012494 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8012494:	b580      	push	{r7, lr}
 8012496:	b088      	sub	sp, #32
 8012498:	af00      	add	r7, sp, #0
 801249a:	6078      	str	r0, [r7, #4]
 801249c:	4608      	mov	r0, r1
 801249e:	4611      	mov	r1, r2
 80124a0:	461a      	mov	r2, r3
 80124a2:	4603      	mov	r3, r0
 80124a4:	70fb      	strb	r3, [r7, #3]
 80124a6:	460b      	mov	r3, r1
 80124a8:	70bb      	strb	r3, [r7, #2]
 80124aa:	4613      	mov	r3, r2
 80124ac:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80124ae:	2300      	movs	r3, #0
 80124b0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80124b6:	78fb      	ldrb	r3, [r7, #3]
 80124b8:	015a      	lsls	r2, r3, #5
 80124ba:	693b      	ldr	r3, [r7, #16]
 80124bc:	4413      	add	r3, r2
 80124be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80124c2:	461a      	mov	r2, r3
 80124c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80124c8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80124ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80124ce:	2b03      	cmp	r3, #3
 80124d0:	d87c      	bhi.n	80125cc <USB_HC_Init+0x138>
 80124d2:	a201      	add	r2, pc, #4	@ (adr r2, 80124d8 <USB_HC_Init+0x44>)
 80124d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80124d8:	080124e9 	.word	0x080124e9
 80124dc:	0801258f 	.word	0x0801258f
 80124e0:	080124e9 	.word	0x080124e9
 80124e4:	08012551 	.word	0x08012551
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80124e8:	78fb      	ldrb	r3, [r7, #3]
 80124ea:	015a      	lsls	r2, r3, #5
 80124ec:	693b      	ldr	r3, [r7, #16]
 80124ee:	4413      	add	r3, r2
 80124f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80124f4:	461a      	mov	r2, r3
 80124f6:	f240 439d 	movw	r3, #1181	@ 0x49d
 80124fa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80124fc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8012500:	2b00      	cmp	r3, #0
 8012502:	da10      	bge.n	8012526 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8012504:	78fb      	ldrb	r3, [r7, #3]
 8012506:	015a      	lsls	r2, r3, #5
 8012508:	693b      	ldr	r3, [r7, #16]
 801250a:	4413      	add	r3, r2
 801250c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012510:	68db      	ldr	r3, [r3, #12]
 8012512:	78fa      	ldrb	r2, [r7, #3]
 8012514:	0151      	lsls	r1, r2, #5
 8012516:	693a      	ldr	r2, [r7, #16]
 8012518:	440a      	add	r2, r1
 801251a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801251e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012522:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8012524:	e055      	b.n	80125d2 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	4a6f      	ldr	r2, [pc, #444]	@ (80126e8 <USB_HC_Init+0x254>)
 801252a:	4293      	cmp	r3, r2
 801252c:	d151      	bne.n	80125d2 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 801252e:	78fb      	ldrb	r3, [r7, #3]
 8012530:	015a      	lsls	r2, r3, #5
 8012532:	693b      	ldr	r3, [r7, #16]
 8012534:	4413      	add	r3, r2
 8012536:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801253a:	68db      	ldr	r3, [r3, #12]
 801253c:	78fa      	ldrb	r2, [r7, #3]
 801253e:	0151      	lsls	r1, r2, #5
 8012540:	693a      	ldr	r2, [r7, #16]
 8012542:	440a      	add	r2, r1
 8012544:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012548:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 801254c:	60d3      	str	r3, [r2, #12]
      break;
 801254e:	e040      	b.n	80125d2 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8012550:	78fb      	ldrb	r3, [r7, #3]
 8012552:	015a      	lsls	r2, r3, #5
 8012554:	693b      	ldr	r3, [r7, #16]
 8012556:	4413      	add	r3, r2
 8012558:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801255c:	461a      	mov	r2, r3
 801255e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8012562:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8012564:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8012568:	2b00      	cmp	r3, #0
 801256a:	da34      	bge.n	80125d6 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 801256c:	78fb      	ldrb	r3, [r7, #3]
 801256e:	015a      	lsls	r2, r3, #5
 8012570:	693b      	ldr	r3, [r7, #16]
 8012572:	4413      	add	r3, r2
 8012574:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012578:	68db      	ldr	r3, [r3, #12]
 801257a:	78fa      	ldrb	r2, [r7, #3]
 801257c:	0151      	lsls	r1, r2, #5
 801257e:	693a      	ldr	r2, [r7, #16]
 8012580:	440a      	add	r2, r1
 8012582:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012586:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801258a:	60d3      	str	r3, [r2, #12]
      }

      break;
 801258c:	e023      	b.n	80125d6 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 801258e:	78fb      	ldrb	r3, [r7, #3]
 8012590:	015a      	lsls	r2, r3, #5
 8012592:	693b      	ldr	r3, [r7, #16]
 8012594:	4413      	add	r3, r2
 8012596:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801259a:	461a      	mov	r2, r3
 801259c:	f240 2325 	movw	r3, #549	@ 0x225
 80125a0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80125a2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	da17      	bge.n	80125da <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80125aa:	78fb      	ldrb	r3, [r7, #3]
 80125ac:	015a      	lsls	r2, r3, #5
 80125ae:	693b      	ldr	r3, [r7, #16]
 80125b0:	4413      	add	r3, r2
 80125b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125b6:	68db      	ldr	r3, [r3, #12]
 80125b8:	78fa      	ldrb	r2, [r7, #3]
 80125ba:	0151      	lsls	r1, r2, #5
 80125bc:	693a      	ldr	r2, [r7, #16]
 80125be:	440a      	add	r2, r1
 80125c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80125c4:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80125c8:	60d3      	str	r3, [r2, #12]
      }
      break;
 80125ca:	e006      	b.n	80125da <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80125cc:	2301      	movs	r3, #1
 80125ce:	77fb      	strb	r3, [r7, #31]
      break;
 80125d0:	e004      	b.n	80125dc <USB_HC_Init+0x148>
      break;
 80125d2:	bf00      	nop
 80125d4:	e002      	b.n	80125dc <USB_HC_Init+0x148>
      break;
 80125d6:	bf00      	nop
 80125d8:	e000      	b.n	80125dc <USB_HC_Init+0x148>
      break;
 80125da:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80125dc:	78fb      	ldrb	r3, [r7, #3]
 80125de:	015a      	lsls	r2, r3, #5
 80125e0:	693b      	ldr	r3, [r7, #16]
 80125e2:	4413      	add	r3, r2
 80125e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125e8:	461a      	mov	r2, r3
 80125ea:	2300      	movs	r3, #0
 80125ec:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80125ee:	78fb      	ldrb	r3, [r7, #3]
 80125f0:	015a      	lsls	r2, r3, #5
 80125f2:	693b      	ldr	r3, [r7, #16]
 80125f4:	4413      	add	r3, r2
 80125f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125fa:	68db      	ldr	r3, [r3, #12]
 80125fc:	78fa      	ldrb	r2, [r7, #3]
 80125fe:	0151      	lsls	r1, r2, #5
 8012600:	693a      	ldr	r2, [r7, #16]
 8012602:	440a      	add	r2, r1
 8012604:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012608:	f043 0302 	orr.w	r3, r3, #2
 801260c:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 801260e:	693b      	ldr	r3, [r7, #16]
 8012610:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012614:	699a      	ldr	r2, [r3, #24]
 8012616:	78fb      	ldrb	r3, [r7, #3]
 8012618:	f003 030f 	and.w	r3, r3, #15
 801261c:	2101      	movs	r1, #1
 801261e:	fa01 f303 	lsl.w	r3, r1, r3
 8012622:	6939      	ldr	r1, [r7, #16]
 8012624:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8012628:	4313      	orrs	r3, r2
 801262a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	699b      	ldr	r3, [r3, #24]
 8012630:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8012638:	f997 3002 	ldrsb.w	r3, [r7, #2]
 801263c:	2b00      	cmp	r3, #0
 801263e:	da03      	bge.n	8012648 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8012640:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012644:	61bb      	str	r3, [r7, #24]
 8012646:	e001      	b.n	801264c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8012648:	2300      	movs	r3, #0
 801264a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 801264c:	6878      	ldr	r0, [r7, #4]
 801264e:	f7ff fef9 	bl	8012444 <USB_GetHostSpeed>
 8012652:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8012654:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8012658:	2b02      	cmp	r3, #2
 801265a:	d106      	bne.n	801266a <USB_HC_Init+0x1d6>
 801265c:	68fb      	ldr	r3, [r7, #12]
 801265e:	2b02      	cmp	r3, #2
 8012660:	d003      	beq.n	801266a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8012662:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8012666:	617b      	str	r3, [r7, #20]
 8012668:	e001      	b.n	801266e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 801266a:	2300      	movs	r3, #0
 801266c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 801266e:	787b      	ldrb	r3, [r7, #1]
 8012670:	059b      	lsls	r3, r3, #22
 8012672:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8012676:	78bb      	ldrb	r3, [r7, #2]
 8012678:	02db      	lsls	r3, r3, #11
 801267a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 801267e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8012680:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8012684:	049b      	lsls	r3, r3, #18
 8012686:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 801268a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 801268c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801268e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8012692:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8012694:	69bb      	ldr	r3, [r7, #24]
 8012696:	431a      	orrs	r2, r3
 8012698:	697b      	ldr	r3, [r7, #20]
 801269a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 801269c:	78fa      	ldrb	r2, [r7, #3]
 801269e:	0151      	lsls	r1, r2, #5
 80126a0:	693a      	ldr	r2, [r7, #16]
 80126a2:	440a      	add	r2, r1
 80126a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80126a8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80126ac:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80126ae:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80126b2:	2b03      	cmp	r3, #3
 80126b4:	d003      	beq.n	80126be <USB_HC_Init+0x22a>
 80126b6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80126ba:	2b01      	cmp	r3, #1
 80126bc:	d10f      	bne.n	80126de <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80126be:	78fb      	ldrb	r3, [r7, #3]
 80126c0:	015a      	lsls	r2, r3, #5
 80126c2:	693b      	ldr	r3, [r7, #16]
 80126c4:	4413      	add	r3, r2
 80126c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80126ca:	681b      	ldr	r3, [r3, #0]
 80126cc:	78fa      	ldrb	r2, [r7, #3]
 80126ce:	0151      	lsls	r1, r2, #5
 80126d0:	693a      	ldr	r2, [r7, #16]
 80126d2:	440a      	add	r2, r1
 80126d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80126d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80126dc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80126de:	7ffb      	ldrb	r3, [r7, #31]
}
 80126e0:	4618      	mov	r0, r3
 80126e2:	3720      	adds	r7, #32
 80126e4:	46bd      	mov	sp, r7
 80126e6:	bd80      	pop	{r7, pc}
 80126e8:	40040000 	.word	0x40040000

080126ec <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80126ec:	b580      	push	{r7, lr}
 80126ee:	b08c      	sub	sp, #48	@ 0x30
 80126f0:	af02      	add	r7, sp, #8
 80126f2:	60f8      	str	r0, [r7, #12]
 80126f4:	60b9      	str	r1, [r7, #8]
 80126f6:	4613      	mov	r3, r2
 80126f8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80126fa:	68fb      	ldr	r3, [r7, #12]
 80126fc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80126fe:	68bb      	ldr	r3, [r7, #8]
 8012700:	785b      	ldrb	r3, [r3, #1]
 8012702:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8012704:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012708:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 801270a:	68fb      	ldr	r3, [r7, #12]
 801270c:	4a5d      	ldr	r2, [pc, #372]	@ (8012884 <USB_HC_StartXfer+0x198>)
 801270e:	4293      	cmp	r3, r2
 8012710:	d12f      	bne.n	8012772 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8012712:	79fb      	ldrb	r3, [r7, #7]
 8012714:	2b01      	cmp	r3, #1
 8012716:	d11c      	bne.n	8012752 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8012718:	68bb      	ldr	r3, [r7, #8]
 801271a:	7c9b      	ldrb	r3, [r3, #18]
 801271c:	2b00      	cmp	r3, #0
 801271e:	d003      	beq.n	8012728 <USB_HC_StartXfer+0x3c>
 8012720:	68bb      	ldr	r3, [r7, #8]
 8012722:	7c9b      	ldrb	r3, [r3, #18]
 8012724:	2b02      	cmp	r3, #2
 8012726:	d124      	bne.n	8012772 <USB_HC_StartXfer+0x86>
 8012728:	68bb      	ldr	r3, [r7, #8]
 801272a:	799b      	ldrb	r3, [r3, #6]
 801272c:	2b00      	cmp	r3, #0
 801272e:	d120      	bne.n	8012772 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8012730:	69fb      	ldr	r3, [r7, #28]
 8012732:	015a      	lsls	r2, r3, #5
 8012734:	6a3b      	ldr	r3, [r7, #32]
 8012736:	4413      	add	r3, r2
 8012738:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801273c:	68db      	ldr	r3, [r3, #12]
 801273e:	69fa      	ldr	r2, [r7, #28]
 8012740:	0151      	lsls	r1, r2, #5
 8012742:	6a3a      	ldr	r2, [r7, #32]
 8012744:	440a      	add	r2, r1
 8012746:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801274a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801274e:	60d3      	str	r3, [r2, #12]
 8012750:	e00f      	b.n	8012772 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8012752:	68bb      	ldr	r3, [r7, #8]
 8012754:	791b      	ldrb	r3, [r3, #4]
 8012756:	2b00      	cmp	r3, #0
 8012758:	d10b      	bne.n	8012772 <USB_HC_StartXfer+0x86>
 801275a:	68bb      	ldr	r3, [r7, #8]
 801275c:	795b      	ldrb	r3, [r3, #5]
 801275e:	2b01      	cmp	r3, #1
 8012760:	d107      	bne.n	8012772 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8012762:	68bb      	ldr	r3, [r7, #8]
 8012764:	785b      	ldrb	r3, [r3, #1]
 8012766:	4619      	mov	r1, r3
 8012768:	68f8      	ldr	r0, [r7, #12]
 801276a:	f000 fb6b 	bl	8012e44 <USB_DoPing>
        return HAL_OK;
 801276e:	2300      	movs	r3, #0
 8012770:	e232      	b.n	8012bd8 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8012772:	68bb      	ldr	r3, [r7, #8]
 8012774:	799b      	ldrb	r3, [r3, #6]
 8012776:	2b01      	cmp	r3, #1
 8012778:	d158      	bne.n	801282c <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 801277a:	2301      	movs	r3, #1
 801277c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 801277e:	68bb      	ldr	r3, [r7, #8]
 8012780:	78db      	ldrb	r3, [r3, #3]
 8012782:	2b00      	cmp	r3, #0
 8012784:	d007      	beq.n	8012796 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8012786:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012788:	68ba      	ldr	r2, [r7, #8]
 801278a:	8a92      	ldrh	r2, [r2, #20]
 801278c:	fb03 f202 	mul.w	r2, r3, r2
 8012790:	68bb      	ldr	r3, [r7, #8]
 8012792:	61da      	str	r2, [r3, #28]
 8012794:	e07c      	b.n	8012890 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8012796:	68bb      	ldr	r3, [r7, #8]
 8012798:	7c9b      	ldrb	r3, [r3, #18]
 801279a:	2b01      	cmp	r3, #1
 801279c:	d130      	bne.n	8012800 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 801279e:	68bb      	ldr	r3, [r7, #8]
 80127a0:	6a1b      	ldr	r3, [r3, #32]
 80127a2:	2bbc      	cmp	r3, #188	@ 0xbc
 80127a4:	d918      	bls.n	80127d8 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80127a6:	68bb      	ldr	r3, [r7, #8]
 80127a8:	8a9b      	ldrh	r3, [r3, #20]
 80127aa:	461a      	mov	r2, r3
 80127ac:	68bb      	ldr	r3, [r7, #8]
 80127ae:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80127b0:	68bb      	ldr	r3, [r7, #8]
 80127b2:	69da      	ldr	r2, [r3, #28]
 80127b4:	68bb      	ldr	r3, [r7, #8]
 80127b6:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80127b8:	68bb      	ldr	r3, [r7, #8]
 80127ba:	68db      	ldr	r3, [r3, #12]
 80127bc:	2b01      	cmp	r3, #1
 80127be:	d003      	beq.n	80127c8 <USB_HC_StartXfer+0xdc>
 80127c0:	68bb      	ldr	r3, [r7, #8]
 80127c2:	68db      	ldr	r3, [r3, #12]
 80127c4:	2b02      	cmp	r3, #2
 80127c6:	d103      	bne.n	80127d0 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80127c8:	68bb      	ldr	r3, [r7, #8]
 80127ca:	2202      	movs	r2, #2
 80127cc:	60da      	str	r2, [r3, #12]
 80127ce:	e05f      	b.n	8012890 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80127d0:	68bb      	ldr	r3, [r7, #8]
 80127d2:	2201      	movs	r2, #1
 80127d4:	60da      	str	r2, [r3, #12]
 80127d6:	e05b      	b.n	8012890 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80127d8:	68bb      	ldr	r3, [r7, #8]
 80127da:	6a1a      	ldr	r2, [r3, #32]
 80127dc:	68bb      	ldr	r3, [r7, #8]
 80127de:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80127e0:	68bb      	ldr	r3, [r7, #8]
 80127e2:	68db      	ldr	r3, [r3, #12]
 80127e4:	2b01      	cmp	r3, #1
 80127e6:	d007      	beq.n	80127f8 <USB_HC_StartXfer+0x10c>
 80127e8:	68bb      	ldr	r3, [r7, #8]
 80127ea:	68db      	ldr	r3, [r3, #12]
 80127ec:	2b02      	cmp	r3, #2
 80127ee:	d003      	beq.n	80127f8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80127f0:	68bb      	ldr	r3, [r7, #8]
 80127f2:	2204      	movs	r2, #4
 80127f4:	60da      	str	r2, [r3, #12]
 80127f6:	e04b      	b.n	8012890 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80127f8:	68bb      	ldr	r3, [r7, #8]
 80127fa:	2203      	movs	r2, #3
 80127fc:	60da      	str	r2, [r3, #12]
 80127fe:	e047      	b.n	8012890 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8012800:	79fb      	ldrb	r3, [r7, #7]
 8012802:	2b01      	cmp	r3, #1
 8012804:	d10d      	bne.n	8012822 <USB_HC_StartXfer+0x136>
 8012806:	68bb      	ldr	r3, [r7, #8]
 8012808:	6a1b      	ldr	r3, [r3, #32]
 801280a:	68ba      	ldr	r2, [r7, #8]
 801280c:	8a92      	ldrh	r2, [r2, #20]
 801280e:	4293      	cmp	r3, r2
 8012810:	d907      	bls.n	8012822 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8012812:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012814:	68ba      	ldr	r2, [r7, #8]
 8012816:	8a92      	ldrh	r2, [r2, #20]
 8012818:	fb03 f202 	mul.w	r2, r3, r2
 801281c:	68bb      	ldr	r3, [r7, #8]
 801281e:	61da      	str	r2, [r3, #28]
 8012820:	e036      	b.n	8012890 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8012822:	68bb      	ldr	r3, [r7, #8]
 8012824:	6a1a      	ldr	r2, [r3, #32]
 8012826:	68bb      	ldr	r3, [r7, #8]
 8012828:	61da      	str	r2, [r3, #28]
 801282a:	e031      	b.n	8012890 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 801282c:	68bb      	ldr	r3, [r7, #8]
 801282e:	6a1b      	ldr	r3, [r3, #32]
 8012830:	2b00      	cmp	r3, #0
 8012832:	d018      	beq.n	8012866 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8012834:	68bb      	ldr	r3, [r7, #8]
 8012836:	6a1b      	ldr	r3, [r3, #32]
 8012838:	68ba      	ldr	r2, [r7, #8]
 801283a:	8a92      	ldrh	r2, [r2, #20]
 801283c:	4413      	add	r3, r2
 801283e:	3b01      	subs	r3, #1
 8012840:	68ba      	ldr	r2, [r7, #8]
 8012842:	8a92      	ldrh	r2, [r2, #20]
 8012844:	fbb3 f3f2 	udiv	r3, r3, r2
 8012848:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 801284a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801284c:	8b7b      	ldrh	r3, [r7, #26]
 801284e:	429a      	cmp	r2, r3
 8012850:	d90b      	bls.n	801286a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8012852:	8b7b      	ldrh	r3, [r7, #26]
 8012854:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8012856:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012858:	68ba      	ldr	r2, [r7, #8]
 801285a:	8a92      	ldrh	r2, [r2, #20]
 801285c:	fb03 f202 	mul.w	r2, r3, r2
 8012860:	68bb      	ldr	r3, [r7, #8]
 8012862:	61da      	str	r2, [r3, #28]
 8012864:	e001      	b.n	801286a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8012866:	2301      	movs	r3, #1
 8012868:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 801286a:	68bb      	ldr	r3, [r7, #8]
 801286c:	78db      	ldrb	r3, [r3, #3]
 801286e:	2b00      	cmp	r3, #0
 8012870:	d00a      	beq.n	8012888 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8012872:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012874:	68ba      	ldr	r2, [r7, #8]
 8012876:	8a92      	ldrh	r2, [r2, #20]
 8012878:	fb03 f202 	mul.w	r2, r3, r2
 801287c:	68bb      	ldr	r3, [r7, #8]
 801287e:	61da      	str	r2, [r3, #28]
 8012880:	e006      	b.n	8012890 <USB_HC_StartXfer+0x1a4>
 8012882:	bf00      	nop
 8012884:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8012888:	68bb      	ldr	r3, [r7, #8]
 801288a:	6a1a      	ldr	r2, [r3, #32]
 801288c:	68bb      	ldr	r3, [r7, #8]
 801288e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8012890:	68bb      	ldr	r3, [r7, #8]
 8012892:	69db      	ldr	r3, [r3, #28]
 8012894:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8012898:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801289a:	04d9      	lsls	r1, r3, #19
 801289c:	4ba3      	ldr	r3, [pc, #652]	@ (8012b2c <USB_HC_StartXfer+0x440>)
 801289e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80128a0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80128a2:	68bb      	ldr	r3, [r7, #8]
 80128a4:	7d9b      	ldrb	r3, [r3, #22]
 80128a6:	075b      	lsls	r3, r3, #29
 80128a8:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80128ac:	69f9      	ldr	r1, [r7, #28]
 80128ae:	0148      	lsls	r0, r1, #5
 80128b0:	6a39      	ldr	r1, [r7, #32]
 80128b2:	4401      	add	r1, r0
 80128b4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80128b8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80128ba:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80128bc:	79fb      	ldrb	r3, [r7, #7]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d009      	beq.n	80128d6 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80128c2:	68bb      	ldr	r3, [r7, #8]
 80128c4:	6999      	ldr	r1, [r3, #24]
 80128c6:	69fb      	ldr	r3, [r7, #28]
 80128c8:	015a      	lsls	r2, r3, #5
 80128ca:	6a3b      	ldr	r3, [r7, #32]
 80128cc:	4413      	add	r3, r2
 80128ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80128d2:	460a      	mov	r2, r1
 80128d4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80128d6:	6a3b      	ldr	r3, [r7, #32]
 80128d8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80128dc:	689b      	ldr	r3, [r3, #8]
 80128de:	f003 0301 	and.w	r3, r3, #1
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	bf0c      	ite	eq
 80128e6:	2301      	moveq	r3, #1
 80128e8:	2300      	movne	r3, #0
 80128ea:	b2db      	uxtb	r3, r3
 80128ec:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80128ee:	69fb      	ldr	r3, [r7, #28]
 80128f0:	015a      	lsls	r2, r3, #5
 80128f2:	6a3b      	ldr	r3, [r7, #32]
 80128f4:	4413      	add	r3, r2
 80128f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80128fa:	681b      	ldr	r3, [r3, #0]
 80128fc:	69fa      	ldr	r2, [r7, #28]
 80128fe:	0151      	lsls	r1, r2, #5
 8012900:	6a3a      	ldr	r2, [r7, #32]
 8012902:	440a      	add	r2, r1
 8012904:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012908:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801290c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 801290e:	69fb      	ldr	r3, [r7, #28]
 8012910:	015a      	lsls	r2, r3, #5
 8012912:	6a3b      	ldr	r3, [r7, #32]
 8012914:	4413      	add	r3, r2
 8012916:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801291a:	681a      	ldr	r2, [r3, #0]
 801291c:	7e7b      	ldrb	r3, [r7, #25]
 801291e:	075b      	lsls	r3, r3, #29
 8012920:	69f9      	ldr	r1, [r7, #28]
 8012922:	0148      	lsls	r0, r1, #5
 8012924:	6a39      	ldr	r1, [r7, #32]
 8012926:	4401      	add	r1, r0
 8012928:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 801292c:	4313      	orrs	r3, r2
 801292e:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8012930:	68bb      	ldr	r3, [r7, #8]
 8012932:	799b      	ldrb	r3, [r3, #6]
 8012934:	2b01      	cmp	r3, #1
 8012936:	f040 80c3 	bne.w	8012ac0 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 801293a:	68bb      	ldr	r3, [r7, #8]
 801293c:	7c5b      	ldrb	r3, [r3, #17]
 801293e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8012940:	68ba      	ldr	r2, [r7, #8]
 8012942:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8012944:	4313      	orrs	r3, r2
 8012946:	69fa      	ldr	r2, [r7, #28]
 8012948:	0151      	lsls	r1, r2, #5
 801294a:	6a3a      	ldr	r2, [r7, #32]
 801294c:	440a      	add	r2, r1
 801294e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8012952:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8012956:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8012958:	69fb      	ldr	r3, [r7, #28]
 801295a:	015a      	lsls	r2, r3, #5
 801295c:	6a3b      	ldr	r3, [r7, #32]
 801295e:	4413      	add	r3, r2
 8012960:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012964:	68db      	ldr	r3, [r3, #12]
 8012966:	69fa      	ldr	r2, [r7, #28]
 8012968:	0151      	lsls	r1, r2, #5
 801296a:	6a3a      	ldr	r2, [r7, #32]
 801296c:	440a      	add	r2, r1
 801296e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012972:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8012976:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8012978:	68bb      	ldr	r3, [r7, #8]
 801297a:	79db      	ldrb	r3, [r3, #7]
 801297c:	2b01      	cmp	r3, #1
 801297e:	d123      	bne.n	80129c8 <USB_HC_StartXfer+0x2dc>
 8012980:	68bb      	ldr	r3, [r7, #8]
 8012982:	78db      	ldrb	r3, [r3, #3]
 8012984:	2b00      	cmp	r3, #0
 8012986:	d11f      	bne.n	80129c8 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8012988:	69fb      	ldr	r3, [r7, #28]
 801298a:	015a      	lsls	r2, r3, #5
 801298c:	6a3b      	ldr	r3, [r7, #32]
 801298e:	4413      	add	r3, r2
 8012990:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012994:	685b      	ldr	r3, [r3, #4]
 8012996:	69fa      	ldr	r2, [r7, #28]
 8012998:	0151      	lsls	r1, r2, #5
 801299a:	6a3a      	ldr	r2, [r7, #32]
 801299c:	440a      	add	r2, r1
 801299e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80129a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80129a6:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80129a8:	69fb      	ldr	r3, [r7, #28]
 80129aa:	015a      	lsls	r2, r3, #5
 80129ac:	6a3b      	ldr	r3, [r7, #32]
 80129ae:	4413      	add	r3, r2
 80129b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80129b4:	68db      	ldr	r3, [r3, #12]
 80129b6:	69fa      	ldr	r2, [r7, #28]
 80129b8:	0151      	lsls	r1, r2, #5
 80129ba:	6a3a      	ldr	r2, [r7, #32]
 80129bc:	440a      	add	r2, r1
 80129be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80129c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80129c6:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80129c8:	68bb      	ldr	r3, [r7, #8]
 80129ca:	7c9b      	ldrb	r3, [r3, #18]
 80129cc:	2b01      	cmp	r3, #1
 80129ce:	d003      	beq.n	80129d8 <USB_HC_StartXfer+0x2ec>
 80129d0:	68bb      	ldr	r3, [r7, #8]
 80129d2:	7c9b      	ldrb	r3, [r3, #18]
 80129d4:	2b03      	cmp	r3, #3
 80129d6:	d117      	bne.n	8012a08 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80129d8:	68bb      	ldr	r3, [r7, #8]
 80129da:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80129dc:	2b01      	cmp	r3, #1
 80129de:	d113      	bne.n	8012a08 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80129e0:	68bb      	ldr	r3, [r7, #8]
 80129e2:	78db      	ldrb	r3, [r3, #3]
 80129e4:	2b01      	cmp	r3, #1
 80129e6:	d10f      	bne.n	8012a08 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80129e8:	69fb      	ldr	r3, [r7, #28]
 80129ea:	015a      	lsls	r2, r3, #5
 80129ec:	6a3b      	ldr	r3, [r7, #32]
 80129ee:	4413      	add	r3, r2
 80129f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80129f4:	685b      	ldr	r3, [r3, #4]
 80129f6:	69fa      	ldr	r2, [r7, #28]
 80129f8:	0151      	lsls	r1, r2, #5
 80129fa:	6a3a      	ldr	r2, [r7, #32]
 80129fc:	440a      	add	r2, r1
 80129fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012a02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8012a06:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8012a08:	68bb      	ldr	r3, [r7, #8]
 8012a0a:	7c9b      	ldrb	r3, [r3, #18]
 8012a0c:	2b01      	cmp	r3, #1
 8012a0e:	d162      	bne.n	8012ad6 <USB_HC_StartXfer+0x3ea>
 8012a10:	68bb      	ldr	r3, [r7, #8]
 8012a12:	78db      	ldrb	r3, [r3, #3]
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	d15e      	bne.n	8012ad6 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8012a18:	68bb      	ldr	r3, [r7, #8]
 8012a1a:	68db      	ldr	r3, [r3, #12]
 8012a1c:	3b01      	subs	r3, #1
 8012a1e:	2b03      	cmp	r3, #3
 8012a20:	d858      	bhi.n	8012ad4 <USB_HC_StartXfer+0x3e8>
 8012a22:	a201      	add	r2, pc, #4	@ (adr r2, 8012a28 <USB_HC_StartXfer+0x33c>)
 8012a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a28:	08012a39 	.word	0x08012a39
 8012a2c:	08012a5b 	.word	0x08012a5b
 8012a30:	08012a7d 	.word	0x08012a7d
 8012a34:	08012a9f 	.word	0x08012a9f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8012a38:	69fb      	ldr	r3, [r7, #28]
 8012a3a:	015a      	lsls	r2, r3, #5
 8012a3c:	6a3b      	ldr	r3, [r7, #32]
 8012a3e:	4413      	add	r3, r2
 8012a40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012a44:	685b      	ldr	r3, [r3, #4]
 8012a46:	69fa      	ldr	r2, [r7, #28]
 8012a48:	0151      	lsls	r1, r2, #5
 8012a4a:	6a3a      	ldr	r2, [r7, #32]
 8012a4c:	440a      	add	r2, r1
 8012a4e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012a52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012a56:	6053      	str	r3, [r2, #4]
          break;
 8012a58:	e03d      	b.n	8012ad6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8012a5a:	69fb      	ldr	r3, [r7, #28]
 8012a5c:	015a      	lsls	r2, r3, #5
 8012a5e:	6a3b      	ldr	r3, [r7, #32]
 8012a60:	4413      	add	r3, r2
 8012a62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012a66:	685b      	ldr	r3, [r3, #4]
 8012a68:	69fa      	ldr	r2, [r7, #28]
 8012a6a:	0151      	lsls	r1, r2, #5
 8012a6c:	6a3a      	ldr	r2, [r7, #32]
 8012a6e:	440a      	add	r2, r1
 8012a70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012a74:	f043 030e 	orr.w	r3, r3, #14
 8012a78:	6053      	str	r3, [r2, #4]
          break;
 8012a7a:	e02c      	b.n	8012ad6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8012a7c:	69fb      	ldr	r3, [r7, #28]
 8012a7e:	015a      	lsls	r2, r3, #5
 8012a80:	6a3b      	ldr	r3, [r7, #32]
 8012a82:	4413      	add	r3, r2
 8012a84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012a88:	685b      	ldr	r3, [r3, #4]
 8012a8a:	69fa      	ldr	r2, [r7, #28]
 8012a8c:	0151      	lsls	r1, r2, #5
 8012a8e:	6a3a      	ldr	r2, [r7, #32]
 8012a90:	440a      	add	r2, r1
 8012a92:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012a96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8012a9a:	6053      	str	r3, [r2, #4]
          break;
 8012a9c:	e01b      	b.n	8012ad6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8012a9e:	69fb      	ldr	r3, [r7, #28]
 8012aa0:	015a      	lsls	r2, r3, #5
 8012aa2:	6a3b      	ldr	r3, [r7, #32]
 8012aa4:	4413      	add	r3, r2
 8012aa6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012aaa:	685b      	ldr	r3, [r3, #4]
 8012aac:	69fa      	ldr	r2, [r7, #28]
 8012aae:	0151      	lsls	r1, r2, #5
 8012ab0:	6a3a      	ldr	r2, [r7, #32]
 8012ab2:	440a      	add	r2, r1
 8012ab4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012ab8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012abc:	6053      	str	r3, [r2, #4]
          break;
 8012abe:	e00a      	b.n	8012ad6 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8012ac0:	69fb      	ldr	r3, [r7, #28]
 8012ac2:	015a      	lsls	r2, r3, #5
 8012ac4:	6a3b      	ldr	r3, [r7, #32]
 8012ac6:	4413      	add	r3, r2
 8012ac8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012acc:	461a      	mov	r2, r3
 8012ace:	2300      	movs	r3, #0
 8012ad0:	6053      	str	r3, [r2, #4]
 8012ad2:	e000      	b.n	8012ad6 <USB_HC_StartXfer+0x3ea>
          break;
 8012ad4:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8012ad6:	69fb      	ldr	r3, [r7, #28]
 8012ad8:	015a      	lsls	r2, r3, #5
 8012ada:	6a3b      	ldr	r3, [r7, #32]
 8012adc:	4413      	add	r3, r2
 8012ade:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012ae2:	681b      	ldr	r3, [r3, #0]
 8012ae4:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8012ae6:	693b      	ldr	r3, [r7, #16]
 8012ae8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8012aec:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8012aee:	68bb      	ldr	r3, [r7, #8]
 8012af0:	78db      	ldrb	r3, [r3, #3]
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	d004      	beq.n	8012b00 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8012af6:	693b      	ldr	r3, [r7, #16]
 8012af8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012afc:	613b      	str	r3, [r7, #16]
 8012afe:	e003      	b.n	8012b08 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8012b00:	693b      	ldr	r3, [r7, #16]
 8012b02:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012b06:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8012b08:	693b      	ldr	r3, [r7, #16]
 8012b0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012b0e:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8012b10:	69fb      	ldr	r3, [r7, #28]
 8012b12:	015a      	lsls	r2, r3, #5
 8012b14:	6a3b      	ldr	r3, [r7, #32]
 8012b16:	4413      	add	r3, r2
 8012b18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012b1c:	461a      	mov	r2, r3
 8012b1e:	693b      	ldr	r3, [r7, #16]
 8012b20:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8012b22:	79fb      	ldrb	r3, [r7, #7]
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d003      	beq.n	8012b30 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8012b28:	2300      	movs	r3, #0
 8012b2a:	e055      	b.n	8012bd8 <USB_HC_StartXfer+0x4ec>
 8012b2c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8012b30:	68bb      	ldr	r3, [r7, #8]
 8012b32:	78db      	ldrb	r3, [r3, #3]
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d14e      	bne.n	8012bd6 <USB_HC_StartXfer+0x4ea>
 8012b38:	68bb      	ldr	r3, [r7, #8]
 8012b3a:	6a1b      	ldr	r3, [r3, #32]
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d04a      	beq.n	8012bd6 <USB_HC_StartXfer+0x4ea>
 8012b40:	68bb      	ldr	r3, [r7, #8]
 8012b42:	79db      	ldrb	r3, [r3, #7]
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d146      	bne.n	8012bd6 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8012b48:	68bb      	ldr	r3, [r7, #8]
 8012b4a:	7c9b      	ldrb	r3, [r3, #18]
 8012b4c:	2b03      	cmp	r3, #3
 8012b4e:	d831      	bhi.n	8012bb4 <USB_HC_StartXfer+0x4c8>
 8012b50:	a201      	add	r2, pc, #4	@ (adr r2, 8012b58 <USB_HC_StartXfer+0x46c>)
 8012b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b56:	bf00      	nop
 8012b58:	08012b69 	.word	0x08012b69
 8012b5c:	08012b8d 	.word	0x08012b8d
 8012b60:	08012b69 	.word	0x08012b69
 8012b64:	08012b8d 	.word	0x08012b8d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8012b68:	68bb      	ldr	r3, [r7, #8]
 8012b6a:	6a1b      	ldr	r3, [r3, #32]
 8012b6c:	3303      	adds	r3, #3
 8012b6e:	089b      	lsrs	r3, r3, #2
 8012b70:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8012b72:	8afa      	ldrh	r2, [r7, #22]
 8012b74:	68fb      	ldr	r3, [r7, #12]
 8012b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b78:	b29b      	uxth	r3, r3
 8012b7a:	429a      	cmp	r2, r3
 8012b7c:	d91c      	bls.n	8012bb8 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8012b7e:	68fb      	ldr	r3, [r7, #12]
 8012b80:	699b      	ldr	r3, [r3, #24]
 8012b82:	f043 0220 	orr.w	r2, r3, #32
 8012b86:	68fb      	ldr	r3, [r7, #12]
 8012b88:	619a      	str	r2, [r3, #24]
        }
        break;
 8012b8a:	e015      	b.n	8012bb8 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8012b8c:	68bb      	ldr	r3, [r7, #8]
 8012b8e:	6a1b      	ldr	r3, [r3, #32]
 8012b90:	3303      	adds	r3, #3
 8012b92:	089b      	lsrs	r3, r3, #2
 8012b94:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8012b96:	8afa      	ldrh	r2, [r7, #22]
 8012b98:	6a3b      	ldr	r3, [r7, #32]
 8012b9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012b9e:	691b      	ldr	r3, [r3, #16]
 8012ba0:	b29b      	uxth	r3, r3
 8012ba2:	429a      	cmp	r2, r3
 8012ba4:	d90a      	bls.n	8012bbc <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8012ba6:	68fb      	ldr	r3, [r7, #12]
 8012ba8:	699b      	ldr	r3, [r3, #24]
 8012baa:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8012bae:	68fb      	ldr	r3, [r7, #12]
 8012bb0:	619a      	str	r2, [r3, #24]
        }
        break;
 8012bb2:	e003      	b.n	8012bbc <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8012bb4:	bf00      	nop
 8012bb6:	e002      	b.n	8012bbe <USB_HC_StartXfer+0x4d2>
        break;
 8012bb8:	bf00      	nop
 8012bba:	e000      	b.n	8012bbe <USB_HC_StartXfer+0x4d2>
        break;
 8012bbc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8012bbe:	68bb      	ldr	r3, [r7, #8]
 8012bc0:	6999      	ldr	r1, [r3, #24]
 8012bc2:	68bb      	ldr	r3, [r7, #8]
 8012bc4:	785a      	ldrb	r2, [r3, #1]
 8012bc6:	68bb      	ldr	r3, [r7, #8]
 8012bc8:	6a1b      	ldr	r3, [r3, #32]
 8012bca:	b29b      	uxth	r3, r3
 8012bcc:	2000      	movs	r0, #0
 8012bce:	9000      	str	r0, [sp, #0]
 8012bd0:	68f8      	ldr	r0, [r7, #12]
 8012bd2:	f7ff f9cf 	bl	8011f74 <USB_WritePacket>
  }

  return HAL_OK;
 8012bd6:	2300      	movs	r3, #0
}
 8012bd8:	4618      	mov	r0, r3
 8012bda:	3728      	adds	r7, #40	@ 0x28
 8012bdc:	46bd      	mov	sp, r7
 8012bde:	bd80      	pop	{r7, pc}

08012be0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8012be0:	b480      	push	{r7}
 8012be2:	b085      	sub	sp, #20
 8012be4:	af00      	add	r7, sp, #0
 8012be6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8012bec:	68fb      	ldr	r3, [r7, #12]
 8012bee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012bf2:	695b      	ldr	r3, [r3, #20]
 8012bf4:	b29b      	uxth	r3, r3
}
 8012bf6:	4618      	mov	r0, r3
 8012bf8:	3714      	adds	r7, #20
 8012bfa:	46bd      	mov	sp, r7
 8012bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c00:	4770      	bx	lr

08012c02 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8012c02:	b480      	push	{r7}
 8012c04:	b089      	sub	sp, #36	@ 0x24
 8012c06:	af00      	add	r7, sp, #0
 8012c08:	6078      	str	r0, [r7, #4]
 8012c0a:	460b      	mov	r3, r1
 8012c0c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8012c12:	78fb      	ldrb	r3, [r7, #3]
 8012c14:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8012c16:	2300      	movs	r3, #0
 8012c18:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8012c1a:	69bb      	ldr	r3, [r7, #24]
 8012c1c:	015a      	lsls	r2, r3, #5
 8012c1e:	69fb      	ldr	r3, [r7, #28]
 8012c20:	4413      	add	r3, r2
 8012c22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	0c9b      	lsrs	r3, r3, #18
 8012c2a:	f003 0303 	and.w	r3, r3, #3
 8012c2e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8012c30:	69bb      	ldr	r3, [r7, #24]
 8012c32:	015a      	lsls	r2, r3, #5
 8012c34:	69fb      	ldr	r3, [r7, #28]
 8012c36:	4413      	add	r3, r2
 8012c38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012c3c:	681b      	ldr	r3, [r3, #0]
 8012c3e:	0fdb      	lsrs	r3, r3, #31
 8012c40:	f003 0301 	and.w	r3, r3, #1
 8012c44:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8012c46:	69bb      	ldr	r3, [r7, #24]
 8012c48:	015a      	lsls	r2, r3, #5
 8012c4a:	69fb      	ldr	r3, [r7, #28]
 8012c4c:	4413      	add	r3, r2
 8012c4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012c52:	685b      	ldr	r3, [r3, #4]
 8012c54:	0fdb      	lsrs	r3, r3, #31
 8012c56:	f003 0301 	and.w	r3, r3, #1
 8012c5a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	689b      	ldr	r3, [r3, #8]
 8012c60:	f003 0320 	and.w	r3, r3, #32
 8012c64:	2b20      	cmp	r3, #32
 8012c66:	d10d      	bne.n	8012c84 <USB_HC_Halt+0x82>
 8012c68:	68fb      	ldr	r3, [r7, #12]
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d10a      	bne.n	8012c84 <USB_HC_Halt+0x82>
 8012c6e:	693b      	ldr	r3, [r7, #16]
 8012c70:	2b00      	cmp	r3, #0
 8012c72:	d005      	beq.n	8012c80 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8012c74:	697b      	ldr	r3, [r7, #20]
 8012c76:	2b01      	cmp	r3, #1
 8012c78:	d002      	beq.n	8012c80 <USB_HC_Halt+0x7e>
 8012c7a:	697b      	ldr	r3, [r7, #20]
 8012c7c:	2b03      	cmp	r3, #3
 8012c7e:	d101      	bne.n	8012c84 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8012c80:	2300      	movs	r3, #0
 8012c82:	e0d8      	b.n	8012e36 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8012c84:	697b      	ldr	r3, [r7, #20]
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	d002      	beq.n	8012c90 <USB_HC_Halt+0x8e>
 8012c8a:	697b      	ldr	r3, [r7, #20]
 8012c8c:	2b02      	cmp	r3, #2
 8012c8e:	d173      	bne.n	8012d78 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8012c90:	69bb      	ldr	r3, [r7, #24]
 8012c92:	015a      	lsls	r2, r3, #5
 8012c94:	69fb      	ldr	r3, [r7, #28]
 8012c96:	4413      	add	r3, r2
 8012c98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012c9c:	681b      	ldr	r3, [r3, #0]
 8012c9e:	69ba      	ldr	r2, [r7, #24]
 8012ca0:	0151      	lsls	r1, r2, #5
 8012ca2:	69fa      	ldr	r2, [r7, #28]
 8012ca4:	440a      	add	r2, r1
 8012ca6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012caa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012cae:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	689b      	ldr	r3, [r3, #8]
 8012cb4:	f003 0320 	and.w	r3, r3, #32
 8012cb8:	2b00      	cmp	r3, #0
 8012cba:	d14a      	bne.n	8012d52 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cc0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	d133      	bne.n	8012d30 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8012cc8:	69bb      	ldr	r3, [r7, #24]
 8012cca:	015a      	lsls	r2, r3, #5
 8012ccc:	69fb      	ldr	r3, [r7, #28]
 8012cce:	4413      	add	r3, r2
 8012cd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012cd4:	681b      	ldr	r3, [r3, #0]
 8012cd6:	69ba      	ldr	r2, [r7, #24]
 8012cd8:	0151      	lsls	r1, r2, #5
 8012cda:	69fa      	ldr	r2, [r7, #28]
 8012cdc:	440a      	add	r2, r1
 8012cde:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012ce2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012ce6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012ce8:	69bb      	ldr	r3, [r7, #24]
 8012cea:	015a      	lsls	r2, r3, #5
 8012cec:	69fb      	ldr	r3, [r7, #28]
 8012cee:	4413      	add	r3, r2
 8012cf0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	69ba      	ldr	r2, [r7, #24]
 8012cf8:	0151      	lsls	r1, r2, #5
 8012cfa:	69fa      	ldr	r2, [r7, #28]
 8012cfc:	440a      	add	r2, r1
 8012cfe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012d02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012d06:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8012d08:	68bb      	ldr	r3, [r7, #8]
 8012d0a:	3301      	adds	r3, #1
 8012d0c:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8012d0e:	68bb      	ldr	r3, [r7, #8]
 8012d10:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012d14:	d82e      	bhi.n	8012d74 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8012d16:	69bb      	ldr	r3, [r7, #24]
 8012d18:	015a      	lsls	r2, r3, #5
 8012d1a:	69fb      	ldr	r3, [r7, #28]
 8012d1c:	4413      	add	r3, r2
 8012d1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012d22:	681b      	ldr	r3, [r3, #0]
 8012d24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012d28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012d2c:	d0ec      	beq.n	8012d08 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012d2e:	e081      	b.n	8012e34 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012d30:	69bb      	ldr	r3, [r7, #24]
 8012d32:	015a      	lsls	r2, r3, #5
 8012d34:	69fb      	ldr	r3, [r7, #28]
 8012d36:	4413      	add	r3, r2
 8012d38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012d3c:	681b      	ldr	r3, [r3, #0]
 8012d3e:	69ba      	ldr	r2, [r7, #24]
 8012d40:	0151      	lsls	r1, r2, #5
 8012d42:	69fa      	ldr	r2, [r7, #28]
 8012d44:	440a      	add	r2, r1
 8012d46:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012d4a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012d4e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012d50:	e070      	b.n	8012e34 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012d52:	69bb      	ldr	r3, [r7, #24]
 8012d54:	015a      	lsls	r2, r3, #5
 8012d56:	69fb      	ldr	r3, [r7, #28]
 8012d58:	4413      	add	r3, r2
 8012d5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012d5e:	681b      	ldr	r3, [r3, #0]
 8012d60:	69ba      	ldr	r2, [r7, #24]
 8012d62:	0151      	lsls	r1, r2, #5
 8012d64:	69fa      	ldr	r2, [r7, #28]
 8012d66:	440a      	add	r2, r1
 8012d68:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012d6c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012d70:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012d72:	e05f      	b.n	8012e34 <USB_HC_Halt+0x232>
            break;
 8012d74:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012d76:	e05d      	b.n	8012e34 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8012d78:	69bb      	ldr	r3, [r7, #24]
 8012d7a:	015a      	lsls	r2, r3, #5
 8012d7c:	69fb      	ldr	r3, [r7, #28]
 8012d7e:	4413      	add	r3, r2
 8012d80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012d84:	681b      	ldr	r3, [r3, #0]
 8012d86:	69ba      	ldr	r2, [r7, #24]
 8012d88:	0151      	lsls	r1, r2, #5
 8012d8a:	69fa      	ldr	r2, [r7, #28]
 8012d8c:	440a      	add	r2, r1
 8012d8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012d92:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012d96:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8012d98:	69fb      	ldr	r3, [r7, #28]
 8012d9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012d9e:	691b      	ldr	r3, [r3, #16]
 8012da0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012da4:	2b00      	cmp	r3, #0
 8012da6:	d133      	bne.n	8012e10 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8012da8:	69bb      	ldr	r3, [r7, #24]
 8012daa:	015a      	lsls	r2, r3, #5
 8012dac:	69fb      	ldr	r3, [r7, #28]
 8012dae:	4413      	add	r3, r2
 8012db0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	69ba      	ldr	r2, [r7, #24]
 8012db8:	0151      	lsls	r1, r2, #5
 8012dba:	69fa      	ldr	r2, [r7, #28]
 8012dbc:	440a      	add	r2, r1
 8012dbe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012dc2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012dc6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012dc8:	69bb      	ldr	r3, [r7, #24]
 8012dca:	015a      	lsls	r2, r3, #5
 8012dcc:	69fb      	ldr	r3, [r7, #28]
 8012dce:	4413      	add	r3, r2
 8012dd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012dd4:	681b      	ldr	r3, [r3, #0]
 8012dd6:	69ba      	ldr	r2, [r7, #24]
 8012dd8:	0151      	lsls	r1, r2, #5
 8012dda:	69fa      	ldr	r2, [r7, #28]
 8012ddc:	440a      	add	r2, r1
 8012dde:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012de2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012de6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8012de8:	68bb      	ldr	r3, [r7, #8]
 8012dea:	3301      	adds	r3, #1
 8012dec:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8012dee:	68bb      	ldr	r3, [r7, #8]
 8012df0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012df4:	d81d      	bhi.n	8012e32 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8012df6:	69bb      	ldr	r3, [r7, #24]
 8012df8:	015a      	lsls	r2, r3, #5
 8012dfa:	69fb      	ldr	r3, [r7, #28]
 8012dfc:	4413      	add	r3, r2
 8012dfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012e02:	681b      	ldr	r3, [r3, #0]
 8012e04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012e08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012e0c:	d0ec      	beq.n	8012de8 <USB_HC_Halt+0x1e6>
 8012e0e:	e011      	b.n	8012e34 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012e10:	69bb      	ldr	r3, [r7, #24]
 8012e12:	015a      	lsls	r2, r3, #5
 8012e14:	69fb      	ldr	r3, [r7, #28]
 8012e16:	4413      	add	r3, r2
 8012e18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012e1c:	681b      	ldr	r3, [r3, #0]
 8012e1e:	69ba      	ldr	r2, [r7, #24]
 8012e20:	0151      	lsls	r1, r2, #5
 8012e22:	69fa      	ldr	r2, [r7, #28]
 8012e24:	440a      	add	r2, r1
 8012e26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012e2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012e2e:	6013      	str	r3, [r2, #0]
 8012e30:	e000      	b.n	8012e34 <USB_HC_Halt+0x232>
          break;
 8012e32:	bf00      	nop
    }
  }

  return HAL_OK;
 8012e34:	2300      	movs	r3, #0
}
 8012e36:	4618      	mov	r0, r3
 8012e38:	3724      	adds	r7, #36	@ 0x24
 8012e3a:	46bd      	mov	sp, r7
 8012e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e40:	4770      	bx	lr
	...

08012e44 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8012e44:	b480      	push	{r7}
 8012e46:	b087      	sub	sp, #28
 8012e48:	af00      	add	r7, sp, #0
 8012e4a:	6078      	str	r0, [r7, #4]
 8012e4c:	460b      	mov	r3, r1
 8012e4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8012e54:	78fb      	ldrb	r3, [r7, #3]
 8012e56:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8012e58:	2301      	movs	r3, #1
 8012e5a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8012e5c:	68fb      	ldr	r3, [r7, #12]
 8012e5e:	04da      	lsls	r2, r3, #19
 8012e60:	4b15      	ldr	r3, [pc, #84]	@ (8012eb8 <USB_DoPing+0x74>)
 8012e62:	4013      	ands	r3, r2
 8012e64:	693a      	ldr	r2, [r7, #16]
 8012e66:	0151      	lsls	r1, r2, #5
 8012e68:	697a      	ldr	r2, [r7, #20]
 8012e6a:	440a      	add	r2, r1
 8012e6c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012e70:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012e74:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8012e76:	693b      	ldr	r3, [r7, #16]
 8012e78:	015a      	lsls	r2, r3, #5
 8012e7a:	697b      	ldr	r3, [r7, #20]
 8012e7c:	4413      	add	r3, r2
 8012e7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012e82:	681b      	ldr	r3, [r3, #0]
 8012e84:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8012e86:	68bb      	ldr	r3, [r7, #8]
 8012e88:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8012e8c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8012e8e:	68bb      	ldr	r3, [r7, #8]
 8012e90:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012e94:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8012e96:	693b      	ldr	r3, [r7, #16]
 8012e98:	015a      	lsls	r2, r3, #5
 8012e9a:	697b      	ldr	r3, [r7, #20]
 8012e9c:	4413      	add	r3, r2
 8012e9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012ea2:	461a      	mov	r2, r3
 8012ea4:	68bb      	ldr	r3, [r7, #8]
 8012ea6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8012ea8:	2300      	movs	r3, #0
}
 8012eaa:	4618      	mov	r0, r3
 8012eac:	371c      	adds	r7, #28
 8012eae:	46bd      	mov	sp, r7
 8012eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eb4:	4770      	bx	lr
 8012eb6:	bf00      	nop
 8012eb8:	1ff80000 	.word	0x1ff80000

08012ebc <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8012ebc:	b580      	push	{r7, lr}
 8012ebe:	b088      	sub	sp, #32
 8012ec0:	af00      	add	r7, sp, #0
 8012ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8012ec4:	2300      	movs	r3, #0
 8012ec6:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8012ecc:	2300      	movs	r3, #0
 8012ece:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8012ed0:	6878      	ldr	r0, [r7, #4]
 8012ed2:	f7fe ff92 	bl	8011dfa <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8012ed6:	2110      	movs	r1, #16
 8012ed8:	6878      	ldr	r0, [r7, #4]
 8012eda:	f7fe ffeb 	bl	8011eb4 <USB_FlushTxFifo>
 8012ede:	4603      	mov	r3, r0
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	d001      	beq.n	8012ee8 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8012ee4:	2301      	movs	r3, #1
 8012ee6:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8012ee8:	6878      	ldr	r0, [r7, #4]
 8012eea:	f7ff f815 	bl	8011f18 <USB_FlushRxFifo>
 8012eee:	4603      	mov	r3, r0
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d001      	beq.n	8012ef8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8012ef4:	2301      	movs	r3, #1
 8012ef6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8012ef8:	2300      	movs	r3, #0
 8012efa:	61bb      	str	r3, [r7, #24]
 8012efc:	e01f      	b.n	8012f3e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8012efe:	69bb      	ldr	r3, [r7, #24]
 8012f00:	015a      	lsls	r2, r3, #5
 8012f02:	697b      	ldr	r3, [r7, #20]
 8012f04:	4413      	add	r3, r2
 8012f06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012f0a:	681b      	ldr	r3, [r3, #0]
 8012f0c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8012f0e:	693b      	ldr	r3, [r7, #16]
 8012f10:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012f14:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8012f16:	693b      	ldr	r3, [r7, #16]
 8012f18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012f1c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8012f1e:	693b      	ldr	r3, [r7, #16]
 8012f20:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012f24:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8012f26:	69bb      	ldr	r3, [r7, #24]
 8012f28:	015a      	lsls	r2, r3, #5
 8012f2a:	697b      	ldr	r3, [r7, #20]
 8012f2c:	4413      	add	r3, r2
 8012f2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012f32:	461a      	mov	r2, r3
 8012f34:	693b      	ldr	r3, [r7, #16]
 8012f36:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8012f38:	69bb      	ldr	r3, [r7, #24]
 8012f3a:	3301      	adds	r3, #1
 8012f3c:	61bb      	str	r3, [r7, #24]
 8012f3e:	69bb      	ldr	r3, [r7, #24]
 8012f40:	2b0f      	cmp	r3, #15
 8012f42:	d9dc      	bls.n	8012efe <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8012f44:	2300      	movs	r3, #0
 8012f46:	61bb      	str	r3, [r7, #24]
 8012f48:	e034      	b.n	8012fb4 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8012f4a:	69bb      	ldr	r3, [r7, #24]
 8012f4c:	015a      	lsls	r2, r3, #5
 8012f4e:	697b      	ldr	r3, [r7, #20]
 8012f50:	4413      	add	r3, r2
 8012f52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012f56:	681b      	ldr	r3, [r3, #0]
 8012f58:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8012f5a:	693b      	ldr	r3, [r7, #16]
 8012f5c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012f60:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8012f62:	693b      	ldr	r3, [r7, #16]
 8012f64:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012f68:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8012f6a:	693b      	ldr	r3, [r7, #16]
 8012f6c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012f70:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8012f72:	69bb      	ldr	r3, [r7, #24]
 8012f74:	015a      	lsls	r2, r3, #5
 8012f76:	697b      	ldr	r3, [r7, #20]
 8012f78:	4413      	add	r3, r2
 8012f7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012f7e:	461a      	mov	r2, r3
 8012f80:	693b      	ldr	r3, [r7, #16]
 8012f82:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8012f84:	68fb      	ldr	r3, [r7, #12]
 8012f86:	3301      	adds	r3, #1
 8012f88:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8012f8a:	68fb      	ldr	r3, [r7, #12]
 8012f8c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012f90:	d80c      	bhi.n	8012fac <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8012f92:	69bb      	ldr	r3, [r7, #24]
 8012f94:	015a      	lsls	r2, r3, #5
 8012f96:	697b      	ldr	r3, [r7, #20]
 8012f98:	4413      	add	r3, r2
 8012f9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012f9e:	681b      	ldr	r3, [r3, #0]
 8012fa0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012fa4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012fa8:	d0ec      	beq.n	8012f84 <USB_StopHost+0xc8>
 8012faa:	e000      	b.n	8012fae <USB_StopHost+0xf2>
        break;
 8012fac:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8012fae:	69bb      	ldr	r3, [r7, #24]
 8012fb0:	3301      	adds	r3, #1
 8012fb2:	61bb      	str	r3, [r7, #24]
 8012fb4:	69bb      	ldr	r3, [r7, #24]
 8012fb6:	2b0f      	cmp	r3, #15
 8012fb8:	d9c7      	bls.n	8012f4a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8012fba:	697b      	ldr	r3, [r7, #20]
 8012fbc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012fc0:	461a      	mov	r2, r3
 8012fc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012fc6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012fce:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8012fd0:	6878      	ldr	r0, [r7, #4]
 8012fd2:	f7fe ff01 	bl	8011dd8 <USB_EnableGlobalInt>

  return ret;
 8012fd6:	7ffb      	ldrb	r3, [r7, #31]
}
 8012fd8:	4618      	mov	r0, r3
 8012fda:	3720      	adds	r7, #32
 8012fdc:	46bd      	mov	sp, r7
 8012fde:	bd80      	pop	{r7, pc}

08012fe0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8012fe0:	b580      	push	{r7, lr}
 8012fe2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8012fe4:	4904      	ldr	r1, [pc, #16]	@ (8012ff8 <MX_FATFS_Init+0x18>)
 8012fe6:	4805      	ldr	r0, [pc, #20]	@ (8012ffc <MX_FATFS_Init+0x1c>)
 8012fe8:	f002 fc64 	bl	80158b4 <FATFS_LinkDriver>
 8012fec:	4603      	mov	r3, r0
 8012fee:	461a      	mov	r2, r3
 8012ff0:	4b03      	ldr	r3, [pc, #12]	@ (8013000 <MX_FATFS_Init+0x20>)
 8012ff2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8012ff4:	bf00      	nop
 8012ff6:	bd80      	pop	{r7, pc}
 8012ff8:	20013aec 	.word	0x20013aec
 8012ffc:	08018948 	.word	0x08018948
 8013000:	20013ae8 	.word	0x20013ae8

08013004 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8013004:	b580      	push	{r7, lr}
 8013006:	b082      	sub	sp, #8
 8013008:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 801300a:	2300      	movs	r3, #0
 801300c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 801300e:	f000 f87b 	bl	8013108 <BSP_SD_IsDetected>
 8013012:	4603      	mov	r3, r0
 8013014:	2b01      	cmp	r3, #1
 8013016:	d001      	beq.n	801301c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8013018:	2302      	movs	r3, #2
 801301a:	e012      	b.n	8013042 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 801301c:	480b      	ldr	r0, [pc, #44]	@ (801304c <BSP_SD_Init+0x48>)
 801301e:	f7fb f870 	bl	800e102 <HAL_SD_Init>
 8013022:	4603      	mov	r3, r0
 8013024:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8013026:	79fb      	ldrb	r3, [r7, #7]
 8013028:	2b00      	cmp	r3, #0
 801302a:	d109      	bne.n	8013040 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 801302c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8013030:	4806      	ldr	r0, [pc, #24]	@ (801304c <BSP_SD_Init+0x48>)
 8013032:	f7fb fcb9 	bl	800e9a8 <HAL_SD_ConfigWideBusOperation>
 8013036:	4603      	mov	r3, r0
 8013038:	2b00      	cmp	r3, #0
 801303a:	d001      	beq.n	8013040 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 801303c:	2301      	movs	r3, #1
 801303e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8013040:	79fb      	ldrb	r3, [r7, #7]
}
 8013042:	4618      	mov	r0, r3
 8013044:	3708      	adds	r7, #8
 8013046:	46bd      	mov	sp, r7
 8013048:	bd80      	pop	{r7, pc}
 801304a:	bf00      	nop
 801304c:	20012bd0 	.word	0x20012bd0

08013050 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8013050:	b580      	push	{r7, lr}
 8013052:	b086      	sub	sp, #24
 8013054:	af00      	add	r7, sp, #0
 8013056:	60f8      	str	r0, [r7, #12]
 8013058:	60b9      	str	r1, [r7, #8]
 801305a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 801305c:	2300      	movs	r3, #0
 801305e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	68ba      	ldr	r2, [r7, #8]
 8013064:	68f9      	ldr	r1, [r7, #12]
 8013066:	4806      	ldr	r0, [pc, #24]	@ (8013080 <BSP_SD_ReadBlocks_DMA+0x30>)
 8013068:	f7fb f8fc 	bl	800e264 <HAL_SD_ReadBlocks_DMA>
 801306c:	4603      	mov	r3, r0
 801306e:	2b00      	cmp	r3, #0
 8013070:	d001      	beq.n	8013076 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8013072:	2301      	movs	r3, #1
 8013074:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8013076:	7dfb      	ldrb	r3, [r7, #23]
}
 8013078:	4618      	mov	r0, r3
 801307a:	3718      	adds	r7, #24
 801307c:	46bd      	mov	sp, r7
 801307e:	bd80      	pop	{r7, pc}
 8013080:	20012bd0 	.word	0x20012bd0

08013084 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8013084:	b580      	push	{r7, lr}
 8013086:	b086      	sub	sp, #24
 8013088:	af00      	add	r7, sp, #0
 801308a:	60f8      	str	r0, [r7, #12]
 801308c:	60b9      	str	r1, [r7, #8]
 801308e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8013090:	2300      	movs	r3, #0
 8013092:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8013094:	687b      	ldr	r3, [r7, #4]
 8013096:	68ba      	ldr	r2, [r7, #8]
 8013098:	68f9      	ldr	r1, [r7, #12]
 801309a:	4806      	ldr	r0, [pc, #24]	@ (80130b4 <BSP_SD_WriteBlocks_DMA+0x30>)
 801309c:	f7fb f9c4 	bl	800e428 <HAL_SD_WriteBlocks_DMA>
 80130a0:	4603      	mov	r3, r0
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	d001      	beq.n	80130aa <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80130a6:	2301      	movs	r3, #1
 80130a8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80130aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80130ac:	4618      	mov	r0, r3
 80130ae:	3718      	adds	r7, #24
 80130b0:	46bd      	mov	sp, r7
 80130b2:	bd80      	pop	{r7, pc}
 80130b4:	20012bd0 	.word	0x20012bd0

080130b8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80130b8:	b580      	push	{r7, lr}
 80130ba:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80130bc:	4805      	ldr	r0, [pc, #20]	@ (80130d4 <BSP_SD_GetCardState+0x1c>)
 80130be:	f7fb fd0d 	bl	800eadc <HAL_SD_GetCardState>
 80130c2:	4603      	mov	r3, r0
 80130c4:	2b04      	cmp	r3, #4
 80130c6:	bf14      	ite	ne
 80130c8:	2301      	movne	r3, #1
 80130ca:	2300      	moveq	r3, #0
 80130cc:	b2db      	uxtb	r3, r3
}
 80130ce:	4618      	mov	r0, r3
 80130d0:	bd80      	pop	{r7, pc}
 80130d2:	bf00      	nop
 80130d4:	20012bd0 	.word	0x20012bd0

080130d8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80130d8:	b580      	push	{r7, lr}
 80130da:	b082      	sub	sp, #8
 80130dc:	af00      	add	r7, sp, #0
 80130de:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 80130e0:	6879      	ldr	r1, [r7, #4]
 80130e2:	4803      	ldr	r0, [pc, #12]	@ (80130f0 <BSP_SD_GetCardInfo+0x18>)
 80130e4:	f7fb fc34 	bl	800e950 <HAL_SD_GetCardInfo>
}
 80130e8:	bf00      	nop
 80130ea:	3708      	adds	r7, #8
 80130ec:	46bd      	mov	sp, r7
 80130ee:	bd80      	pop	{r7, pc}
 80130f0:	20012bd0 	.word	0x20012bd0

080130f4 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80130f4:	b580      	push	{r7, lr}
 80130f6:	b082      	sub	sp, #8
 80130f8:	af00      	add	r7, sp, #0
 80130fa:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80130fc:	f000 f9b2 	bl	8013464 <BSP_SD_ReadCpltCallback>
}
 8013100:	bf00      	nop
 8013102:	3708      	adds	r7, #8
 8013104:	46bd      	mov	sp, r7
 8013106:	bd80      	pop	{r7, pc}

08013108 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8013108:	b580      	push	{r7, lr}
 801310a:	b082      	sub	sp, #8
 801310c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 801310e:	2301      	movs	r3, #1
 8013110:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8013112:	f000 f80b 	bl	801312c <BSP_PlatformIsDetected>
 8013116:	4603      	mov	r3, r0
 8013118:	2b00      	cmp	r3, #0
 801311a:	d101      	bne.n	8013120 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 801311c:	2300      	movs	r3, #0
 801311e:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8013120:	79fb      	ldrb	r3, [r7, #7]
 8013122:	b2db      	uxtb	r3, r3
}
 8013124:	4618      	mov	r0, r3
 8013126:	3708      	adds	r7, #8
 8013128:	46bd      	mov	sp, r7
 801312a:	bd80      	pop	{r7, pc}

0801312c <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 801312c:	b580      	push	{r7, lr}
 801312e:	b082      	sub	sp, #8
 8013130:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8013132:	2301      	movs	r3, #1
 8013134:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8013136:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 801313a:	4806      	ldr	r0, [pc, #24]	@ (8013154 <BSP_PlatformIsDetected+0x28>)
 801313c:	f7f4 ffc0 	bl	80080c0 <HAL_GPIO_ReadPin>
 8013140:	4603      	mov	r3, r0
 8013142:	2b00      	cmp	r3, #0
 8013144:	d001      	beq.n	801314a <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8013146:	2300      	movs	r3, #0
 8013148:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 801314a:	79fb      	ldrb	r3, [r7, #7]
}
 801314c:	4618      	mov	r0, r3
 801314e:	3708      	adds	r7, #8
 8013150:	46bd      	mov	sp, r7
 8013152:	bd80      	pop	{r7, pc}
 8013154:	40020800 	.word	0x40020800

08013158 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8013158:	b580      	push	{r7, lr}
 801315a:	b084      	sub	sp, #16
 801315c:	af00      	add	r7, sp, #0
 801315e:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8013160:	f002 fbf4 	bl	801594c <osKernelSysTick>
 8013164:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 8013166:	e006      	b.n	8013176 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8013168:	f7ff ffa6 	bl	80130b8 <BSP_SD_GetCardState>
 801316c:	4603      	mov	r3, r0
 801316e:	2b00      	cmp	r3, #0
 8013170:	d101      	bne.n	8013176 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8013172:	2300      	movs	r3, #0
 8013174:	e009      	b.n	801318a <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 8013176:	f002 fbe9 	bl	801594c <osKernelSysTick>
 801317a:	4602      	mov	r2, r0
 801317c:	68fb      	ldr	r3, [r7, #12]
 801317e:	1ad3      	subs	r3, r2, r3
 8013180:	687a      	ldr	r2, [r7, #4]
 8013182:	429a      	cmp	r2, r3
 8013184:	d8f0      	bhi.n	8013168 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8013186:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 801318a:	4618      	mov	r0, r3
 801318c:	3710      	adds	r7, #16
 801318e:	46bd      	mov	sp, r7
 8013190:	bd80      	pop	{r7, pc}
	...

08013194 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8013194:	b580      	push	{r7, lr}
 8013196:	b082      	sub	sp, #8
 8013198:	af00      	add	r7, sp, #0
 801319a:	4603      	mov	r3, r0
 801319c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 801319e:	4b0b      	ldr	r3, [pc, #44]	@ (80131cc <SD_CheckStatus+0x38>)
 80131a0:	2201      	movs	r2, #1
 80131a2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80131a4:	f7ff ff88 	bl	80130b8 <BSP_SD_GetCardState>
 80131a8:	4603      	mov	r3, r0
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d107      	bne.n	80131be <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80131ae:	4b07      	ldr	r3, [pc, #28]	@ (80131cc <SD_CheckStatus+0x38>)
 80131b0:	781b      	ldrb	r3, [r3, #0]
 80131b2:	b2db      	uxtb	r3, r3
 80131b4:	f023 0301 	bic.w	r3, r3, #1
 80131b8:	b2da      	uxtb	r2, r3
 80131ba:	4b04      	ldr	r3, [pc, #16]	@ (80131cc <SD_CheckStatus+0x38>)
 80131bc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80131be:	4b03      	ldr	r3, [pc, #12]	@ (80131cc <SD_CheckStatus+0x38>)
 80131c0:	781b      	ldrb	r3, [r3, #0]
 80131c2:	b2db      	uxtb	r3, r3
}
 80131c4:	4618      	mov	r0, r3
 80131c6:	3708      	adds	r7, #8
 80131c8:	46bd      	mov	sp, r7
 80131ca:	bd80      	pop	{r7, pc}
 80131cc:	2001203d 	.word	0x2001203d

080131d0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80131d0:	b590      	push	{r4, r7, lr}
 80131d2:	b087      	sub	sp, #28
 80131d4:	af00      	add	r7, sp, #0
 80131d6:	4603      	mov	r3, r0
 80131d8:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80131da:	4b20      	ldr	r3, [pc, #128]	@ (801325c <SD_initialize+0x8c>)
 80131dc:	2201      	movs	r2, #1
 80131de:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 80131e0:	f002 fba8 	bl	8015934 <osKernelRunning>
 80131e4:	4603      	mov	r3, r0
 80131e6:	2b00      	cmp	r3, #0
 80131e8:	d030      	beq.n	801324c <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 80131ea:	f7ff ff0b 	bl	8013004 <BSP_SD_Init>
 80131ee:	4603      	mov	r3, r0
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	d107      	bne.n	8013204 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 80131f4:	79fb      	ldrb	r3, [r7, #7]
 80131f6:	4618      	mov	r0, r3
 80131f8:	f7ff ffcc 	bl	8013194 <SD_CheckStatus>
 80131fc:	4603      	mov	r3, r0
 80131fe:	461a      	mov	r2, r3
 8013200:	4b16      	ldr	r3, [pc, #88]	@ (801325c <SD_initialize+0x8c>)
 8013202:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8013204:	4b15      	ldr	r3, [pc, #84]	@ (801325c <SD_initialize+0x8c>)
 8013206:	781b      	ldrb	r3, [r3, #0]
 8013208:	b2db      	uxtb	r3, r3
 801320a:	2b01      	cmp	r3, #1
 801320c:	d01e      	beq.n	801324c <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 801320e:	4b14      	ldr	r3, [pc, #80]	@ (8013260 <SD_initialize+0x90>)
 8013210:	681b      	ldr	r3, [r3, #0]
 8013212:	2b00      	cmp	r3, #0
 8013214:	d10e      	bne.n	8013234 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8013216:	4b13      	ldr	r3, [pc, #76]	@ (8013264 <SD_initialize+0x94>)
 8013218:	f107 0408 	add.w	r4, r7, #8
 801321c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801321e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 8013222:	f107 0308 	add.w	r3, r7, #8
 8013226:	2100      	movs	r1, #0
 8013228:	4618      	mov	r0, r3
 801322a:	f002 fbff 	bl	8015a2c <osMessageCreate>
 801322e:	4603      	mov	r3, r0
 8013230:	4a0b      	ldr	r2, [pc, #44]	@ (8013260 <SD_initialize+0x90>)
 8013232:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 8013234:	4b0a      	ldr	r3, [pc, #40]	@ (8013260 <SD_initialize+0x90>)
 8013236:	681b      	ldr	r3, [r3, #0]
 8013238:	2b00      	cmp	r3, #0
 801323a:	d107      	bne.n	801324c <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 801323c:	4b07      	ldr	r3, [pc, #28]	@ (801325c <SD_initialize+0x8c>)
 801323e:	781b      	ldrb	r3, [r3, #0]
 8013240:	b2db      	uxtb	r3, r3
 8013242:	f043 0301 	orr.w	r3, r3, #1
 8013246:	b2da      	uxtb	r2, r3
 8013248:	4b04      	ldr	r3, [pc, #16]	@ (801325c <SD_initialize+0x8c>)
 801324a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 801324c:	4b03      	ldr	r3, [pc, #12]	@ (801325c <SD_initialize+0x8c>)
 801324e:	781b      	ldrb	r3, [r3, #0]
 8013250:	b2db      	uxtb	r3, r3
}
 8013252:	4618      	mov	r0, r3
 8013254:	371c      	adds	r7, #28
 8013256:	46bd      	mov	sp, r7
 8013258:	bd90      	pop	{r4, r7, pc}
 801325a:	bf00      	nop
 801325c:	2001203d 	.word	0x2001203d
 8013260:	20013af0 	.word	0x20013af0
 8013264:	080188d4 	.word	0x080188d4

08013268 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8013268:	b580      	push	{r7, lr}
 801326a:	b082      	sub	sp, #8
 801326c:	af00      	add	r7, sp, #0
 801326e:	4603      	mov	r3, r0
 8013270:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8013272:	79fb      	ldrb	r3, [r7, #7]
 8013274:	4618      	mov	r0, r3
 8013276:	f7ff ff8d 	bl	8013194 <SD_CheckStatus>
 801327a:	4603      	mov	r3, r0
}
 801327c:	4618      	mov	r0, r3
 801327e:	3708      	adds	r7, #8
 8013280:	46bd      	mov	sp, r7
 8013282:	bd80      	pop	{r7, pc}

08013284 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8013284:	b580      	push	{r7, lr}
 8013286:	b08a      	sub	sp, #40	@ 0x28
 8013288:	af00      	add	r7, sp, #0
 801328a:	60b9      	str	r1, [r7, #8]
 801328c:	607a      	str	r2, [r7, #4]
 801328e:	603b      	str	r3, [r7, #0]
 8013290:	4603      	mov	r3, r0
 8013292:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8013294:	2301      	movs	r3, #1
 8013296:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 801329a:	f247 5030 	movw	r0, #30000	@ 0x7530
 801329e:	f7ff ff5b 	bl	8013158 <SD_CheckStatusWithTimeout>
 80132a2:	4603      	mov	r3, r0
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	da02      	bge.n	80132ae <SD_read+0x2a>
  {
    return res;
 80132a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80132ac:	e032      	b.n	8013314 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 80132ae:	683a      	ldr	r2, [r7, #0]
 80132b0:	6879      	ldr	r1, [r7, #4]
 80132b2:	68b8      	ldr	r0, [r7, #8]
 80132b4:	f7ff fecc 	bl	8013050 <BSP_SD_ReadBlocks_DMA>
 80132b8:	4603      	mov	r3, r0
 80132ba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 80132be:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	d124      	bne.n	8013310 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 80132c6:	4b15      	ldr	r3, [pc, #84]	@ (801331c <SD_read+0x98>)
 80132c8:	6819      	ldr	r1, [r3, #0]
 80132ca:	f107 0314 	add.w	r3, r7, #20
 80132ce:	f247 5230 	movw	r2, #30000	@ 0x7530
 80132d2:	4618      	mov	r0, r3
 80132d4:	f002 fc12 	bl	8015afc <osMessageGet>

    if (event.status == osEventMessage)
 80132d8:	697b      	ldr	r3, [r7, #20]
 80132da:	2b10      	cmp	r3, #16
 80132dc:	d118      	bne.n	8013310 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 80132de:	69bb      	ldr	r3, [r7, #24]
 80132e0:	2b01      	cmp	r3, #1
 80132e2:	d115      	bne.n	8013310 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 80132e4:	f002 fb32 	bl	801594c <osKernelSysTick>
 80132e8:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 80132ea:	e008      	b.n	80132fe <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80132ec:	f7ff fee4 	bl	80130b8 <BSP_SD_GetCardState>
 80132f0:	4603      	mov	r3, r0
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	d103      	bne.n	80132fe <SD_read+0x7a>
              {
                res = RES_OK;
 80132f6:	2300      	movs	r3, #0
 80132f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 80132fc:	e008      	b.n	8013310 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 80132fe:	f002 fb25 	bl	801594c <osKernelSysTick>
 8013302:	4602      	mov	r2, r0
 8013304:	6a3b      	ldr	r3, [r7, #32]
 8013306:	1ad3      	subs	r3, r2, r3
 8013308:	f247 522f 	movw	r2, #29999	@ 0x752f
 801330c:	4293      	cmp	r3, r2
 801330e:	d9ed      	bls.n	80132ec <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 8013310:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8013314:	4618      	mov	r0, r3
 8013316:	3728      	adds	r7, #40	@ 0x28
 8013318:	46bd      	mov	sp, r7
 801331a:	bd80      	pop	{r7, pc}
 801331c:	20013af0 	.word	0x20013af0

08013320 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8013320:	b580      	push	{r7, lr}
 8013322:	b08a      	sub	sp, #40	@ 0x28
 8013324:	af00      	add	r7, sp, #0
 8013326:	60b9      	str	r1, [r7, #8]
 8013328:	607a      	str	r2, [r7, #4]
 801332a:	603b      	str	r3, [r7, #0]
 801332c:	4603      	mov	r3, r0
 801332e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8013330:	2301      	movs	r3, #1
 8013332:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8013336:	f247 5030 	movw	r0, #30000	@ 0x7530
 801333a:	f7ff ff0d 	bl	8013158 <SD_CheckStatusWithTimeout>
 801333e:	4603      	mov	r3, r0
 8013340:	2b00      	cmp	r3, #0
 8013342:	da02      	bge.n	801334a <SD_write+0x2a>
  {
    return res;
 8013344:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013348:	e02e      	b.n	80133a8 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 801334a:	683a      	ldr	r2, [r7, #0]
 801334c:	6879      	ldr	r1, [r7, #4]
 801334e:	68b8      	ldr	r0, [r7, #8]
 8013350:	f7ff fe98 	bl	8013084 <BSP_SD_WriteBlocks_DMA>
 8013354:	4603      	mov	r3, r0
 8013356:	2b00      	cmp	r3, #0
 8013358:	d124      	bne.n	80133a4 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 801335a:	4b15      	ldr	r3, [pc, #84]	@ (80133b0 <SD_write+0x90>)
 801335c:	6819      	ldr	r1, [r3, #0]
 801335e:	f107 0314 	add.w	r3, r7, #20
 8013362:	f247 5230 	movw	r2, #30000	@ 0x7530
 8013366:	4618      	mov	r0, r3
 8013368:	f002 fbc8 	bl	8015afc <osMessageGet>

    if (event.status == osEventMessage)
 801336c:	697b      	ldr	r3, [r7, #20]
 801336e:	2b10      	cmp	r3, #16
 8013370:	d118      	bne.n	80133a4 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 8013372:	69bb      	ldr	r3, [r7, #24]
 8013374:	2b02      	cmp	r3, #2
 8013376:	d115      	bne.n	80133a4 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 8013378:	f002 fae8 	bl	801594c <osKernelSysTick>
 801337c:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 801337e:	e008      	b.n	8013392 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8013380:	f7ff fe9a 	bl	80130b8 <BSP_SD_GetCardState>
 8013384:	4603      	mov	r3, r0
 8013386:	2b00      	cmp	r3, #0
 8013388:	d103      	bne.n	8013392 <SD_write+0x72>
          {
            res = RES_OK;
 801338a:	2300      	movs	r3, #0
 801338c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013390:	e008      	b.n	80133a4 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8013392:	f002 fadb 	bl	801594c <osKernelSysTick>
 8013396:	4602      	mov	r2, r0
 8013398:	6a3b      	ldr	r3, [r7, #32]
 801339a:	1ad3      	subs	r3, r2, r3
 801339c:	f247 522f 	movw	r2, #29999	@ 0x752f
 80133a0:	4293      	cmp	r3, r2
 80133a2:	d9ed      	bls.n	8013380 <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 80133a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80133a8:	4618      	mov	r0, r3
 80133aa:	3728      	adds	r7, #40	@ 0x28
 80133ac:	46bd      	mov	sp, r7
 80133ae:	bd80      	pop	{r7, pc}
 80133b0:	20013af0 	.word	0x20013af0

080133b4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80133b4:	b580      	push	{r7, lr}
 80133b6:	b08c      	sub	sp, #48	@ 0x30
 80133b8:	af00      	add	r7, sp, #0
 80133ba:	4603      	mov	r3, r0
 80133bc:	603a      	str	r2, [r7, #0]
 80133be:	71fb      	strb	r3, [r7, #7]
 80133c0:	460b      	mov	r3, r1
 80133c2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80133c4:	2301      	movs	r3, #1
 80133c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80133ca:	4b25      	ldr	r3, [pc, #148]	@ (8013460 <SD_ioctl+0xac>)
 80133cc:	781b      	ldrb	r3, [r3, #0]
 80133ce:	b2db      	uxtb	r3, r3
 80133d0:	f003 0301 	and.w	r3, r3, #1
 80133d4:	2b00      	cmp	r3, #0
 80133d6:	d001      	beq.n	80133dc <SD_ioctl+0x28>
 80133d8:	2303      	movs	r3, #3
 80133da:	e03c      	b.n	8013456 <SD_ioctl+0xa2>

  switch (cmd)
 80133dc:	79bb      	ldrb	r3, [r7, #6]
 80133de:	2b03      	cmp	r3, #3
 80133e0:	d834      	bhi.n	801344c <SD_ioctl+0x98>
 80133e2:	a201      	add	r2, pc, #4	@ (adr r2, 80133e8 <SD_ioctl+0x34>)
 80133e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133e8:	080133f9 	.word	0x080133f9
 80133ec:	08013401 	.word	0x08013401
 80133f0:	08013419 	.word	0x08013419
 80133f4:	08013433 	.word	0x08013433
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80133f8:	2300      	movs	r3, #0
 80133fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80133fe:	e028      	b.n	8013452 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8013400:	f107 030c 	add.w	r3, r7, #12
 8013404:	4618      	mov	r0, r3
 8013406:	f7ff fe67 	bl	80130d8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 801340a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801340c:	683b      	ldr	r3, [r7, #0]
 801340e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8013410:	2300      	movs	r3, #0
 8013412:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8013416:	e01c      	b.n	8013452 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8013418:	f107 030c 	add.w	r3, r7, #12
 801341c:	4618      	mov	r0, r3
 801341e:	f7ff fe5b 	bl	80130d8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8013422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013424:	b29a      	uxth	r2, r3
 8013426:	683b      	ldr	r3, [r7, #0]
 8013428:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 801342a:	2300      	movs	r3, #0
 801342c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8013430:	e00f      	b.n	8013452 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8013432:	f107 030c 	add.w	r3, r7, #12
 8013436:	4618      	mov	r0, r3
 8013438:	f7ff fe4e 	bl	80130d8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 801343c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801343e:	0a5a      	lsrs	r2, r3, #9
 8013440:	683b      	ldr	r3, [r7, #0]
 8013442:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8013444:	2300      	movs	r3, #0
 8013446:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 801344a:	e002      	b.n	8013452 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 801344c:	2304      	movs	r3, #4
 801344e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8013452:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8013456:	4618      	mov	r0, r3
 8013458:	3730      	adds	r7, #48	@ 0x30
 801345a:	46bd      	mov	sp, r7
 801345c:	bd80      	pop	{r7, pc}
 801345e:	bf00      	nop
 8013460:	2001203d 	.word	0x2001203d

08013464 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8013464:	b580      	push	{r7, lr}
 8013466:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8013468:	4b04      	ldr	r3, [pc, #16]	@ (801347c <BSP_SD_ReadCpltCallback+0x18>)
 801346a:	681b      	ldr	r3, [r3, #0]
 801346c:	2200      	movs	r2, #0
 801346e:	2101      	movs	r1, #1
 8013470:	4618      	mov	r0, r3
 8013472:	f002 fb03 	bl	8015a7c <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8013476:	bf00      	nop
 8013478:	bd80      	pop	{r7, pc}
 801347a:	bf00      	nop
 801347c:	20013af0 	.word	0x20013af0

08013480 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8013480:	b590      	push	{r4, r7, lr}
 8013482:	b089      	sub	sp, #36	@ 0x24
 8013484:	af04      	add	r7, sp, #16
 8013486:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8013488:	2301      	movs	r3, #1
 801348a:	2202      	movs	r2, #2
 801348c:	2102      	movs	r1, #2
 801348e:	6878      	ldr	r0, [r7, #4]
 8013490:	f000 fcbd 	bl	8013e0e <USBH_FindInterface>
 8013494:	4603      	mov	r3, r0
 8013496:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8013498:	7bfb      	ldrb	r3, [r7, #15]
 801349a:	2bff      	cmp	r3, #255	@ 0xff
 801349c:	d002      	beq.n	80134a4 <USBH_CDC_InterfaceInit+0x24>
 801349e:	7bfb      	ldrb	r3, [r7, #15]
 80134a0:	2b01      	cmp	r3, #1
 80134a2:	d901      	bls.n	80134a8 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80134a4:	2302      	movs	r3, #2
 80134a6:	e13d      	b.n	8013724 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80134a8:	7bfb      	ldrb	r3, [r7, #15]
 80134aa:	4619      	mov	r1, r3
 80134ac:	6878      	ldr	r0, [r7, #4]
 80134ae:	f000 fc92 	bl	8013dd6 <USBH_SelectInterface>
 80134b2:	4603      	mov	r3, r0
 80134b4:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80134b6:	7bbb      	ldrb	r3, [r7, #14]
 80134b8:	2b00      	cmp	r3, #0
 80134ba:	d001      	beq.n	80134c0 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80134bc:	2302      	movs	r3, #2
 80134be:	e131      	b.n	8013724 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80134c6:	2050      	movs	r0, #80	@ 0x50
 80134c8:	f005 f88a 	bl	80185e0 <malloc>
 80134cc:	4603      	mov	r3, r0
 80134ce:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80134d6:	69db      	ldr	r3, [r3, #28]
 80134d8:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80134da:	68bb      	ldr	r3, [r7, #8]
 80134dc:	2b00      	cmp	r3, #0
 80134de:	d101      	bne.n	80134e4 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80134e0:	2302      	movs	r3, #2
 80134e2:	e11f      	b.n	8013724 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80134e4:	2250      	movs	r2, #80	@ 0x50
 80134e6:	2100      	movs	r1, #0
 80134e8:	68b8      	ldr	r0, [r7, #8]
 80134ea:	f005 f937 	bl	801875c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80134ee:	7bfb      	ldrb	r3, [r7, #15]
 80134f0:	687a      	ldr	r2, [r7, #4]
 80134f2:	211a      	movs	r1, #26
 80134f4:	fb01 f303 	mul.w	r3, r1, r3
 80134f8:	4413      	add	r3, r2
 80134fa:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80134fe:	781b      	ldrb	r3, [r3, #0]
 8013500:	b25b      	sxtb	r3, r3
 8013502:	2b00      	cmp	r3, #0
 8013504:	da15      	bge.n	8013532 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8013506:	7bfb      	ldrb	r3, [r7, #15]
 8013508:	687a      	ldr	r2, [r7, #4]
 801350a:	211a      	movs	r1, #26
 801350c:	fb01 f303 	mul.w	r3, r1, r3
 8013510:	4413      	add	r3, r2
 8013512:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8013516:	781a      	ldrb	r2, [r3, #0]
 8013518:	68bb      	ldr	r3, [r7, #8]
 801351a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 801351c:	7bfb      	ldrb	r3, [r7, #15]
 801351e:	687a      	ldr	r2, [r7, #4]
 8013520:	211a      	movs	r1, #26
 8013522:	fb01 f303 	mul.w	r3, r1, r3
 8013526:	4413      	add	r3, r2
 8013528:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 801352c:	881a      	ldrh	r2, [r3, #0]
 801352e:	68bb      	ldr	r3, [r7, #8]
 8013530:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8013532:	68bb      	ldr	r3, [r7, #8]
 8013534:	785b      	ldrb	r3, [r3, #1]
 8013536:	4619      	mov	r1, r3
 8013538:	6878      	ldr	r0, [r7, #4]
 801353a:	f002 f90c 	bl	8015756 <USBH_AllocPipe>
 801353e:	4603      	mov	r3, r0
 8013540:	461a      	mov	r2, r3
 8013542:	68bb      	ldr	r3, [r7, #8]
 8013544:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8013546:	68bb      	ldr	r3, [r7, #8]
 8013548:	7819      	ldrb	r1, [r3, #0]
 801354a:	68bb      	ldr	r3, [r7, #8]
 801354c:	7858      	ldrb	r0, [r3, #1]
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801355a:	68ba      	ldr	r2, [r7, #8]
 801355c:	8952      	ldrh	r2, [r2, #10]
 801355e:	9202      	str	r2, [sp, #8]
 8013560:	2203      	movs	r2, #3
 8013562:	9201      	str	r2, [sp, #4]
 8013564:	9300      	str	r3, [sp, #0]
 8013566:	4623      	mov	r3, r4
 8013568:	4602      	mov	r2, r0
 801356a:	6878      	ldr	r0, [r7, #4]
 801356c:	f002 f8c4 	bl	80156f8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8013570:	68bb      	ldr	r3, [r7, #8]
 8013572:	781b      	ldrb	r3, [r3, #0]
 8013574:	2200      	movs	r2, #0
 8013576:	4619      	mov	r1, r3
 8013578:	6878      	ldr	r0, [r7, #4]
 801357a:	f004 ffab 	bl	80184d4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 801357e:	2300      	movs	r3, #0
 8013580:	2200      	movs	r2, #0
 8013582:	210a      	movs	r1, #10
 8013584:	6878      	ldr	r0, [r7, #4]
 8013586:	f000 fc42 	bl	8013e0e <USBH_FindInterface>
 801358a:	4603      	mov	r3, r0
 801358c:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 801358e:	7bfb      	ldrb	r3, [r7, #15]
 8013590:	2bff      	cmp	r3, #255	@ 0xff
 8013592:	d002      	beq.n	801359a <USBH_CDC_InterfaceInit+0x11a>
 8013594:	7bfb      	ldrb	r3, [r7, #15]
 8013596:	2b01      	cmp	r3, #1
 8013598:	d901      	bls.n	801359e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 801359a:	2302      	movs	r3, #2
 801359c:	e0c2      	b.n	8013724 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 801359e:	7bfb      	ldrb	r3, [r7, #15]
 80135a0:	687a      	ldr	r2, [r7, #4]
 80135a2:	211a      	movs	r1, #26
 80135a4:	fb01 f303 	mul.w	r3, r1, r3
 80135a8:	4413      	add	r3, r2
 80135aa:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80135ae:	781b      	ldrb	r3, [r3, #0]
 80135b0:	b25b      	sxtb	r3, r3
 80135b2:	2b00      	cmp	r3, #0
 80135b4:	da16      	bge.n	80135e4 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80135b6:	7bfb      	ldrb	r3, [r7, #15]
 80135b8:	687a      	ldr	r2, [r7, #4]
 80135ba:	211a      	movs	r1, #26
 80135bc:	fb01 f303 	mul.w	r3, r1, r3
 80135c0:	4413      	add	r3, r2
 80135c2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80135c6:	781a      	ldrb	r2, [r3, #0]
 80135c8:	68bb      	ldr	r3, [r7, #8]
 80135ca:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80135cc:	7bfb      	ldrb	r3, [r7, #15]
 80135ce:	687a      	ldr	r2, [r7, #4]
 80135d0:	211a      	movs	r1, #26
 80135d2:	fb01 f303 	mul.w	r3, r1, r3
 80135d6:	4413      	add	r3, r2
 80135d8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80135dc:	881a      	ldrh	r2, [r3, #0]
 80135de:	68bb      	ldr	r3, [r7, #8]
 80135e0:	835a      	strh	r2, [r3, #26]
 80135e2:	e015      	b.n	8013610 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80135e4:	7bfb      	ldrb	r3, [r7, #15]
 80135e6:	687a      	ldr	r2, [r7, #4]
 80135e8:	211a      	movs	r1, #26
 80135ea:	fb01 f303 	mul.w	r3, r1, r3
 80135ee:	4413      	add	r3, r2
 80135f0:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80135f4:	781a      	ldrb	r2, [r3, #0]
 80135f6:	68bb      	ldr	r3, [r7, #8]
 80135f8:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80135fa:	7bfb      	ldrb	r3, [r7, #15]
 80135fc:	687a      	ldr	r2, [r7, #4]
 80135fe:	211a      	movs	r1, #26
 8013600:	fb01 f303 	mul.w	r3, r1, r3
 8013604:	4413      	add	r3, r2
 8013606:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 801360a:	881a      	ldrh	r2, [r3, #0]
 801360c:	68bb      	ldr	r3, [r7, #8]
 801360e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8013610:	7bfb      	ldrb	r3, [r7, #15]
 8013612:	687a      	ldr	r2, [r7, #4]
 8013614:	211a      	movs	r1, #26
 8013616:	fb01 f303 	mul.w	r3, r1, r3
 801361a:	4413      	add	r3, r2
 801361c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8013620:	781b      	ldrb	r3, [r3, #0]
 8013622:	b25b      	sxtb	r3, r3
 8013624:	2b00      	cmp	r3, #0
 8013626:	da16      	bge.n	8013656 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8013628:	7bfb      	ldrb	r3, [r7, #15]
 801362a:	687a      	ldr	r2, [r7, #4]
 801362c:	211a      	movs	r1, #26
 801362e:	fb01 f303 	mul.w	r3, r1, r3
 8013632:	4413      	add	r3, r2
 8013634:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8013638:	781a      	ldrb	r2, [r3, #0]
 801363a:	68bb      	ldr	r3, [r7, #8]
 801363c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 801363e:	7bfb      	ldrb	r3, [r7, #15]
 8013640:	687a      	ldr	r2, [r7, #4]
 8013642:	211a      	movs	r1, #26
 8013644:	fb01 f303 	mul.w	r3, r1, r3
 8013648:	4413      	add	r3, r2
 801364a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 801364e:	881a      	ldrh	r2, [r3, #0]
 8013650:	68bb      	ldr	r3, [r7, #8]
 8013652:	835a      	strh	r2, [r3, #26]
 8013654:	e015      	b.n	8013682 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8013656:	7bfb      	ldrb	r3, [r7, #15]
 8013658:	687a      	ldr	r2, [r7, #4]
 801365a:	211a      	movs	r1, #26
 801365c:	fb01 f303 	mul.w	r3, r1, r3
 8013660:	4413      	add	r3, r2
 8013662:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8013666:	781a      	ldrb	r2, [r3, #0]
 8013668:	68bb      	ldr	r3, [r7, #8]
 801366a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 801366c:	7bfb      	ldrb	r3, [r7, #15]
 801366e:	687a      	ldr	r2, [r7, #4]
 8013670:	211a      	movs	r1, #26
 8013672:	fb01 f303 	mul.w	r3, r1, r3
 8013676:	4413      	add	r3, r2
 8013678:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 801367c:	881a      	ldrh	r2, [r3, #0]
 801367e:	68bb      	ldr	r3, [r7, #8]
 8013680:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8013682:	68bb      	ldr	r3, [r7, #8]
 8013684:	7b9b      	ldrb	r3, [r3, #14]
 8013686:	4619      	mov	r1, r3
 8013688:	6878      	ldr	r0, [r7, #4]
 801368a:	f002 f864 	bl	8015756 <USBH_AllocPipe>
 801368e:	4603      	mov	r3, r0
 8013690:	461a      	mov	r2, r3
 8013692:	68bb      	ldr	r3, [r7, #8]
 8013694:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8013696:	68bb      	ldr	r3, [r7, #8]
 8013698:	7bdb      	ldrb	r3, [r3, #15]
 801369a:	4619      	mov	r1, r3
 801369c:	6878      	ldr	r0, [r7, #4]
 801369e:	f002 f85a 	bl	8015756 <USBH_AllocPipe>
 80136a2:	4603      	mov	r3, r0
 80136a4:	461a      	mov	r2, r3
 80136a6:	68bb      	ldr	r3, [r7, #8]
 80136a8:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80136aa:	68bb      	ldr	r3, [r7, #8]
 80136ac:	7b59      	ldrb	r1, [r3, #13]
 80136ae:	68bb      	ldr	r3, [r7, #8]
 80136b0:	7b98      	ldrb	r0, [r3, #14]
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80136b8:	687b      	ldr	r3, [r7, #4]
 80136ba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80136be:	68ba      	ldr	r2, [r7, #8]
 80136c0:	8b12      	ldrh	r2, [r2, #24]
 80136c2:	9202      	str	r2, [sp, #8]
 80136c4:	2202      	movs	r2, #2
 80136c6:	9201      	str	r2, [sp, #4]
 80136c8:	9300      	str	r3, [sp, #0]
 80136ca:	4623      	mov	r3, r4
 80136cc:	4602      	mov	r2, r0
 80136ce:	6878      	ldr	r0, [r7, #4]
 80136d0:	f002 f812 	bl	80156f8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80136d4:	68bb      	ldr	r3, [r7, #8]
 80136d6:	7b19      	ldrb	r1, [r3, #12]
 80136d8:	68bb      	ldr	r3, [r7, #8]
 80136da:	7bd8      	ldrb	r0, [r3, #15]
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80136e8:	68ba      	ldr	r2, [r7, #8]
 80136ea:	8b52      	ldrh	r2, [r2, #26]
 80136ec:	9202      	str	r2, [sp, #8]
 80136ee:	2202      	movs	r2, #2
 80136f0:	9201      	str	r2, [sp, #4]
 80136f2:	9300      	str	r3, [sp, #0]
 80136f4:	4623      	mov	r3, r4
 80136f6:	4602      	mov	r2, r0
 80136f8:	6878      	ldr	r0, [r7, #4]
 80136fa:	f001 fffd 	bl	80156f8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80136fe:	68bb      	ldr	r3, [r7, #8]
 8013700:	2200      	movs	r2, #0
 8013702:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8013706:	68bb      	ldr	r3, [r7, #8]
 8013708:	7b5b      	ldrb	r3, [r3, #13]
 801370a:	2200      	movs	r2, #0
 801370c:	4619      	mov	r1, r3
 801370e:	6878      	ldr	r0, [r7, #4]
 8013710:	f004 fee0 	bl	80184d4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8013714:	68bb      	ldr	r3, [r7, #8]
 8013716:	7b1b      	ldrb	r3, [r3, #12]
 8013718:	2200      	movs	r2, #0
 801371a:	4619      	mov	r1, r3
 801371c:	6878      	ldr	r0, [r7, #4]
 801371e:	f004 fed9 	bl	80184d4 <USBH_LL_SetToggle>

  return USBH_OK;
 8013722:	2300      	movs	r3, #0
}
 8013724:	4618      	mov	r0, r3
 8013726:	3714      	adds	r7, #20
 8013728:	46bd      	mov	sp, r7
 801372a:	bd90      	pop	{r4, r7, pc}

0801372c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 801372c:	b580      	push	{r7, lr}
 801372e:	b084      	sub	sp, #16
 8013730:	af00      	add	r7, sp, #0
 8013732:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801373a:	69db      	ldr	r3, [r3, #28]
 801373c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 801373e:	68fb      	ldr	r3, [r7, #12]
 8013740:	781b      	ldrb	r3, [r3, #0]
 8013742:	2b00      	cmp	r3, #0
 8013744:	d00e      	beq.n	8013764 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	781b      	ldrb	r3, [r3, #0]
 801374a:	4619      	mov	r1, r3
 801374c:	6878      	ldr	r0, [r7, #4]
 801374e:	f001 fff2 	bl	8015736 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	781b      	ldrb	r3, [r3, #0]
 8013756:	4619      	mov	r1, r3
 8013758:	6878      	ldr	r0, [r7, #4]
 801375a:	f002 f81d 	bl	8015798 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 801375e:	68fb      	ldr	r3, [r7, #12]
 8013760:	2200      	movs	r2, #0
 8013762:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8013764:	68fb      	ldr	r3, [r7, #12]
 8013766:	7b1b      	ldrb	r3, [r3, #12]
 8013768:	2b00      	cmp	r3, #0
 801376a:	d00e      	beq.n	801378a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	7b1b      	ldrb	r3, [r3, #12]
 8013770:	4619      	mov	r1, r3
 8013772:	6878      	ldr	r0, [r7, #4]
 8013774:	f001 ffdf 	bl	8015736 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8013778:	68fb      	ldr	r3, [r7, #12]
 801377a:	7b1b      	ldrb	r3, [r3, #12]
 801377c:	4619      	mov	r1, r3
 801377e:	6878      	ldr	r0, [r7, #4]
 8013780:	f002 f80a 	bl	8015798 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8013784:	68fb      	ldr	r3, [r7, #12]
 8013786:	2200      	movs	r2, #0
 8013788:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 801378a:	68fb      	ldr	r3, [r7, #12]
 801378c:	7b5b      	ldrb	r3, [r3, #13]
 801378e:	2b00      	cmp	r3, #0
 8013790:	d00e      	beq.n	80137b0 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8013792:	68fb      	ldr	r3, [r7, #12]
 8013794:	7b5b      	ldrb	r3, [r3, #13]
 8013796:	4619      	mov	r1, r3
 8013798:	6878      	ldr	r0, [r7, #4]
 801379a:	f001 ffcc 	bl	8015736 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 801379e:	68fb      	ldr	r3, [r7, #12]
 80137a0:	7b5b      	ldrb	r3, [r3, #13]
 80137a2:	4619      	mov	r1, r3
 80137a4:	6878      	ldr	r0, [r7, #4]
 80137a6:	f001 fff7 	bl	8015798 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80137aa:	68fb      	ldr	r3, [r7, #12]
 80137ac:	2200      	movs	r2, #0
 80137ae:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80137b6:	69db      	ldr	r3, [r3, #28]
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d00b      	beq.n	80137d4 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80137c2:	69db      	ldr	r3, [r3, #28]
 80137c4:	4618      	mov	r0, r3
 80137c6:	f004 ff13 	bl	80185f0 <free>
    phost->pActiveClass->pData = 0U;
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80137d0:	2200      	movs	r2, #0
 80137d2:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80137d4:	2300      	movs	r3, #0
}
 80137d6:	4618      	mov	r0, r3
 80137d8:	3710      	adds	r7, #16
 80137da:	46bd      	mov	sp, r7
 80137dc:	bd80      	pop	{r7, pc}

080137de <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80137de:	b580      	push	{r7, lr}
 80137e0:	b084      	sub	sp, #16
 80137e2:	af00      	add	r7, sp, #0
 80137e4:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80137ec:	69db      	ldr	r3, [r3, #28]
 80137ee:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80137f0:	68fb      	ldr	r3, [r7, #12]
 80137f2:	3340      	adds	r3, #64	@ 0x40
 80137f4:	4619      	mov	r1, r3
 80137f6:	6878      	ldr	r0, [r7, #4]
 80137f8:	f000 f8b1 	bl	801395e <GetLineCoding>
 80137fc:	4603      	mov	r3, r0
 80137fe:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8013800:	7afb      	ldrb	r3, [r7, #11]
 8013802:	2b00      	cmp	r3, #0
 8013804:	d105      	bne.n	8013812 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801380c:	2102      	movs	r1, #2
 801380e:	6878      	ldr	r0, [r7, #4]
 8013810:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8013812:	7afb      	ldrb	r3, [r7, #11]
}
 8013814:	4618      	mov	r0, r3
 8013816:	3710      	adds	r7, #16
 8013818:	46bd      	mov	sp, r7
 801381a:	bd80      	pop	{r7, pc}

0801381c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 801381c:	b580      	push	{r7, lr}
 801381e:	b084      	sub	sp, #16
 8013820:	af00      	add	r7, sp, #0
 8013822:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8013824:	2301      	movs	r3, #1
 8013826:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8013828:	2300      	movs	r3, #0
 801382a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013832:	69db      	ldr	r3, [r3, #28]
 8013834:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8013836:	68bb      	ldr	r3, [r7, #8]
 8013838:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 801383c:	2b04      	cmp	r3, #4
 801383e:	d877      	bhi.n	8013930 <USBH_CDC_Process+0x114>
 8013840:	a201      	add	r2, pc, #4	@ (adr r2, 8013848 <USBH_CDC_Process+0x2c>)
 8013842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013846:	bf00      	nop
 8013848:	0801385d 	.word	0x0801385d
 801384c:	08013863 	.word	0x08013863
 8013850:	08013893 	.word	0x08013893
 8013854:	08013907 	.word	0x08013907
 8013858:	08013915 	.word	0x08013915
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 801385c:	2300      	movs	r3, #0
 801385e:	73fb      	strb	r3, [r7, #15]
      break;
 8013860:	e06d      	b.n	801393e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8013862:	68bb      	ldr	r3, [r7, #8]
 8013864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013866:	4619      	mov	r1, r3
 8013868:	6878      	ldr	r0, [r7, #4]
 801386a:	f000 f897 	bl	801399c <SetLineCoding>
 801386e:	4603      	mov	r3, r0
 8013870:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8013872:	7bbb      	ldrb	r3, [r7, #14]
 8013874:	2b00      	cmp	r3, #0
 8013876:	d104      	bne.n	8013882 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8013878:	68bb      	ldr	r3, [r7, #8]
 801387a:	2202      	movs	r2, #2
 801387c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8013880:	e058      	b.n	8013934 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8013882:	7bbb      	ldrb	r3, [r7, #14]
 8013884:	2b01      	cmp	r3, #1
 8013886:	d055      	beq.n	8013934 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8013888:	68bb      	ldr	r3, [r7, #8]
 801388a:	2204      	movs	r2, #4
 801388c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8013890:	e050      	b.n	8013934 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8013892:	68bb      	ldr	r3, [r7, #8]
 8013894:	3340      	adds	r3, #64	@ 0x40
 8013896:	4619      	mov	r1, r3
 8013898:	6878      	ldr	r0, [r7, #4]
 801389a:	f000 f860 	bl	801395e <GetLineCoding>
 801389e:	4603      	mov	r3, r0
 80138a0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80138a2:	7bbb      	ldrb	r3, [r7, #14]
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	d126      	bne.n	80138f6 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80138a8:	68bb      	ldr	r3, [r7, #8]
 80138aa:	2200      	movs	r2, #0
 80138ac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80138b0:	68bb      	ldr	r3, [r7, #8]
 80138b2:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80138b6:	68bb      	ldr	r3, [r7, #8]
 80138b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80138ba:	791b      	ldrb	r3, [r3, #4]
 80138bc:	429a      	cmp	r2, r3
 80138be:	d13b      	bne.n	8013938 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80138c0:	68bb      	ldr	r3, [r7, #8]
 80138c2:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80138c6:	68bb      	ldr	r3, [r7, #8]
 80138c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80138ca:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80138cc:	429a      	cmp	r2, r3
 80138ce:	d133      	bne.n	8013938 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80138d0:	68bb      	ldr	r3, [r7, #8]
 80138d2:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80138d6:	68bb      	ldr	r3, [r7, #8]
 80138d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80138da:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80138dc:	429a      	cmp	r2, r3
 80138de:	d12b      	bne.n	8013938 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80138e0:	68bb      	ldr	r3, [r7, #8]
 80138e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80138e4:	68bb      	ldr	r3, [r7, #8]
 80138e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80138e8:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80138ea:	429a      	cmp	r2, r3
 80138ec:	d124      	bne.n	8013938 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80138ee:	6878      	ldr	r0, [r7, #4]
 80138f0:	f000 f96a 	bl	8013bc8 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80138f4:	e020      	b.n	8013938 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80138f6:	7bbb      	ldrb	r3, [r7, #14]
 80138f8:	2b01      	cmp	r3, #1
 80138fa:	d01d      	beq.n	8013938 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80138fc:	68bb      	ldr	r3, [r7, #8]
 80138fe:	2204      	movs	r2, #4
 8013900:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8013904:	e018      	b.n	8013938 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8013906:	6878      	ldr	r0, [r7, #4]
 8013908:	f000 f867 	bl	80139da <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 801390c:	6878      	ldr	r0, [r7, #4]
 801390e:	f000 f8e6 	bl	8013ade <CDC_ProcessReception>
      break;
 8013912:	e014      	b.n	801393e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8013914:	2100      	movs	r1, #0
 8013916:	6878      	ldr	r0, [r7, #4]
 8013918:	f001 f8ff 	bl	8014b1a <USBH_ClrFeature>
 801391c:	4603      	mov	r3, r0
 801391e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8013920:	7bbb      	ldrb	r3, [r7, #14]
 8013922:	2b00      	cmp	r3, #0
 8013924:	d10a      	bne.n	801393c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8013926:	68bb      	ldr	r3, [r7, #8]
 8013928:	2200      	movs	r2, #0
 801392a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 801392e:	e005      	b.n	801393c <USBH_CDC_Process+0x120>

    default:
      break;
 8013930:	bf00      	nop
 8013932:	e004      	b.n	801393e <USBH_CDC_Process+0x122>
      break;
 8013934:	bf00      	nop
 8013936:	e002      	b.n	801393e <USBH_CDC_Process+0x122>
      break;
 8013938:	bf00      	nop
 801393a:	e000      	b.n	801393e <USBH_CDC_Process+0x122>
      break;
 801393c:	bf00      	nop

  }

  return status;
 801393e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013940:	4618      	mov	r0, r3
 8013942:	3710      	adds	r7, #16
 8013944:	46bd      	mov	sp, r7
 8013946:	bd80      	pop	{r7, pc}

08013948 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8013948:	b480      	push	{r7}
 801394a:	b083      	sub	sp, #12
 801394c:	af00      	add	r7, sp, #0
 801394e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8013950:	2300      	movs	r3, #0
}
 8013952:	4618      	mov	r0, r3
 8013954:	370c      	adds	r7, #12
 8013956:	46bd      	mov	sp, r7
 8013958:	f85d 7b04 	ldr.w	r7, [sp], #4
 801395c:	4770      	bx	lr

0801395e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 801395e:	b580      	push	{r7, lr}
 8013960:	b082      	sub	sp, #8
 8013962:	af00      	add	r7, sp, #0
 8013964:	6078      	str	r0, [r7, #4]
 8013966:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8013968:	687b      	ldr	r3, [r7, #4]
 801396a:	22a1      	movs	r2, #161	@ 0xa1
 801396c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	2221      	movs	r2, #33	@ 0x21
 8013972:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	2200      	movs	r2, #0
 8013978:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	2200      	movs	r2, #0
 801397e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	2207      	movs	r2, #7
 8013984:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8013986:	683b      	ldr	r3, [r7, #0]
 8013988:	2207      	movs	r2, #7
 801398a:	4619      	mov	r1, r3
 801398c:	6878      	ldr	r0, [r7, #4]
 801398e:	f001 fbf9 	bl	8015184 <USBH_CtlReq>
 8013992:	4603      	mov	r3, r0
}
 8013994:	4618      	mov	r0, r3
 8013996:	3708      	adds	r7, #8
 8013998:	46bd      	mov	sp, r7
 801399a:	bd80      	pop	{r7, pc}

0801399c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 801399c:	b580      	push	{r7, lr}
 801399e:	b082      	sub	sp, #8
 80139a0:	af00      	add	r7, sp, #0
 80139a2:	6078      	str	r0, [r7, #4]
 80139a4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	2221      	movs	r2, #33	@ 0x21
 80139aa:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80139ac:	687b      	ldr	r3, [r7, #4]
 80139ae:	2220      	movs	r2, #32
 80139b0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80139b2:	687b      	ldr	r3, [r7, #4]
 80139b4:	2200      	movs	r2, #0
 80139b6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	2200      	movs	r2, #0
 80139bc:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	2207      	movs	r2, #7
 80139c2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80139c4:	683b      	ldr	r3, [r7, #0]
 80139c6:	2207      	movs	r2, #7
 80139c8:	4619      	mov	r1, r3
 80139ca:	6878      	ldr	r0, [r7, #4]
 80139cc:	f001 fbda 	bl	8015184 <USBH_CtlReq>
 80139d0:	4603      	mov	r3, r0
}
 80139d2:	4618      	mov	r0, r3
 80139d4:	3708      	adds	r7, #8
 80139d6:	46bd      	mov	sp, r7
 80139d8:	bd80      	pop	{r7, pc}

080139da <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80139da:	b580      	push	{r7, lr}
 80139dc:	b086      	sub	sp, #24
 80139de:	af02      	add	r7, sp, #8
 80139e0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80139e8:	69db      	ldr	r3, [r3, #28]
 80139ea:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80139ec:	2300      	movs	r3, #0
 80139ee:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80139f0:	68fb      	ldr	r3, [r7, #12]
 80139f2:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80139f6:	2b01      	cmp	r3, #1
 80139f8:	d002      	beq.n	8013a00 <CDC_ProcessTransmission+0x26>
 80139fa:	2b02      	cmp	r3, #2
 80139fc:	d023      	beq.n	8013a46 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80139fe:	e06a      	b.n	8013ad6 <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013a04:	68fa      	ldr	r2, [r7, #12]
 8013a06:	8b12      	ldrh	r2, [r2, #24]
 8013a08:	4293      	cmp	r3, r2
 8013a0a:	d90b      	bls.n	8013a24 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8013a0c:	68fb      	ldr	r3, [r7, #12]
 8013a0e:	69d9      	ldr	r1, [r3, #28]
 8013a10:	68fb      	ldr	r3, [r7, #12]
 8013a12:	8b1a      	ldrh	r2, [r3, #24]
 8013a14:	68fb      	ldr	r3, [r7, #12]
 8013a16:	7b5b      	ldrb	r3, [r3, #13]
 8013a18:	2001      	movs	r0, #1
 8013a1a:	9000      	str	r0, [sp, #0]
 8013a1c:	6878      	ldr	r0, [r7, #4]
 8013a1e:	f001 fe28 	bl	8015672 <USBH_BulkSendData>
 8013a22:	e00b      	b.n	8013a3c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8013a24:	68fb      	ldr	r3, [r7, #12]
 8013a26:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8013a28:	68fb      	ldr	r3, [r7, #12]
 8013a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8013a2c:	b29a      	uxth	r2, r3
 8013a2e:	68fb      	ldr	r3, [r7, #12]
 8013a30:	7b5b      	ldrb	r3, [r3, #13]
 8013a32:	2001      	movs	r0, #1
 8013a34:	9000      	str	r0, [sp, #0]
 8013a36:	6878      	ldr	r0, [r7, #4]
 8013a38:	f001 fe1b 	bl	8015672 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8013a3c:	68fb      	ldr	r3, [r7, #12]
 8013a3e:	2202      	movs	r2, #2
 8013a40:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8013a44:	e047      	b.n	8013ad6 <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8013a46:	68fb      	ldr	r3, [r7, #12]
 8013a48:	7b5b      	ldrb	r3, [r3, #13]
 8013a4a:	4619      	mov	r1, r3
 8013a4c:	6878      	ldr	r0, [r7, #4]
 8013a4e:	f004 fd17 	bl	8018480 <USBH_LL_GetURBState>
 8013a52:	4603      	mov	r3, r0
 8013a54:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8013a56:	7afb      	ldrb	r3, [r7, #11]
 8013a58:	2b01      	cmp	r3, #1
 8013a5a:	d12e      	bne.n	8013aba <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8013a5c:	68fb      	ldr	r3, [r7, #12]
 8013a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013a60:	68fa      	ldr	r2, [r7, #12]
 8013a62:	8b12      	ldrh	r2, [r2, #24]
 8013a64:	4293      	cmp	r3, r2
 8013a66:	d90e      	bls.n	8013a86 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8013a68:	68fb      	ldr	r3, [r7, #12]
 8013a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013a6c:	68fa      	ldr	r2, [r7, #12]
 8013a6e:	8b12      	ldrh	r2, [r2, #24]
 8013a70:	1a9a      	subs	r2, r3, r2
 8013a72:	68fb      	ldr	r3, [r7, #12]
 8013a74:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8013a76:	68fb      	ldr	r3, [r7, #12]
 8013a78:	69db      	ldr	r3, [r3, #28]
 8013a7a:	68fa      	ldr	r2, [r7, #12]
 8013a7c:	8b12      	ldrh	r2, [r2, #24]
 8013a7e:	441a      	add	r2, r3
 8013a80:	68fb      	ldr	r3, [r7, #12]
 8013a82:	61da      	str	r2, [r3, #28]
 8013a84:	e002      	b.n	8013a8c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8013a86:	68fb      	ldr	r3, [r7, #12]
 8013a88:	2200      	movs	r2, #0
 8013a8a:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8013a8c:	68fb      	ldr	r3, [r7, #12]
 8013a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	d004      	beq.n	8013a9e <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8013a94:	68fb      	ldr	r3, [r7, #12]
 8013a96:	2201      	movs	r2, #1
 8013a98:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8013a9c:	e006      	b.n	8013aac <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8013a9e:	68fb      	ldr	r3, [r7, #12]
 8013aa0:	2200      	movs	r2, #0
 8013aa2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8013aa6:	6878      	ldr	r0, [r7, #4]
 8013aa8:	f000 f87a 	bl	8013ba0 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8013aac:	2300      	movs	r3, #0
 8013aae:	2200      	movs	r2, #0
 8013ab0:	2104      	movs	r1, #4
 8013ab2:	6878      	ldr	r0, [r7, #4]
 8013ab4:	f000 febc 	bl	8014830 <USBH_OS_PutMessage>
      break;
 8013ab8:	e00c      	b.n	8013ad4 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8013aba:	7afb      	ldrb	r3, [r7, #11]
 8013abc:	2b02      	cmp	r3, #2
 8013abe:	d109      	bne.n	8013ad4 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8013ac0:	68fb      	ldr	r3, [r7, #12]
 8013ac2:	2201      	movs	r2, #1
 8013ac4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8013ac8:	2300      	movs	r3, #0
 8013aca:	2200      	movs	r2, #0
 8013acc:	2104      	movs	r1, #4
 8013ace:	6878      	ldr	r0, [r7, #4]
 8013ad0:	f000 feae 	bl	8014830 <USBH_OS_PutMessage>
      break;
 8013ad4:	bf00      	nop
  }
}
 8013ad6:	bf00      	nop
 8013ad8:	3710      	adds	r7, #16
 8013ada:	46bd      	mov	sp, r7
 8013adc:	bd80      	pop	{r7, pc}

08013ade <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8013ade:	b580      	push	{r7, lr}
 8013ae0:	b086      	sub	sp, #24
 8013ae2:	af00      	add	r7, sp, #0
 8013ae4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013aec:	69db      	ldr	r3, [r3, #28]
 8013aee:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8013af0:	2300      	movs	r3, #0
 8013af2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8013af4:	697b      	ldr	r3, [r7, #20]
 8013af6:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8013afa:	2b03      	cmp	r3, #3
 8013afc:	d002      	beq.n	8013b04 <CDC_ProcessReception+0x26>
 8013afe:	2b04      	cmp	r3, #4
 8013b00:	d00e      	beq.n	8013b20 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8013b02:	e049      	b.n	8013b98 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 8013b04:	697b      	ldr	r3, [r7, #20]
 8013b06:	6a19      	ldr	r1, [r3, #32]
 8013b08:	697b      	ldr	r3, [r7, #20]
 8013b0a:	8b5a      	ldrh	r2, [r3, #26]
 8013b0c:	697b      	ldr	r3, [r7, #20]
 8013b0e:	7b1b      	ldrb	r3, [r3, #12]
 8013b10:	6878      	ldr	r0, [r7, #4]
 8013b12:	f001 fdd3 	bl	80156bc <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8013b16:	697b      	ldr	r3, [r7, #20]
 8013b18:	2204      	movs	r2, #4
 8013b1a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8013b1e:	e03b      	b.n	8013b98 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8013b20:	697b      	ldr	r3, [r7, #20]
 8013b22:	7b1b      	ldrb	r3, [r3, #12]
 8013b24:	4619      	mov	r1, r3
 8013b26:	6878      	ldr	r0, [r7, #4]
 8013b28:	f004 fcaa 	bl	8018480 <USBH_LL_GetURBState>
 8013b2c:	4603      	mov	r3, r0
 8013b2e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8013b30:	7cfb      	ldrb	r3, [r7, #19]
 8013b32:	2b01      	cmp	r3, #1
 8013b34:	d12f      	bne.n	8013b96 <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8013b36:	697b      	ldr	r3, [r7, #20]
 8013b38:	7b1b      	ldrb	r3, [r3, #12]
 8013b3a:	4619      	mov	r1, r3
 8013b3c:	6878      	ldr	r0, [r7, #4]
 8013b3e:	f004 fc1f 	bl	8018380 <USBH_LL_GetLastXferSize>
 8013b42:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8013b44:	697b      	ldr	r3, [r7, #20]
 8013b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013b48:	68fa      	ldr	r2, [r7, #12]
 8013b4a:	429a      	cmp	r2, r3
 8013b4c:	d016      	beq.n	8013b7c <CDC_ProcessReception+0x9e>
 8013b4e:	697b      	ldr	r3, [r7, #20]
 8013b50:	8b5b      	ldrh	r3, [r3, #26]
 8013b52:	461a      	mov	r2, r3
 8013b54:	68fb      	ldr	r3, [r7, #12]
 8013b56:	4293      	cmp	r3, r2
 8013b58:	d110      	bne.n	8013b7c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8013b5a:	697b      	ldr	r3, [r7, #20]
 8013b5c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8013b5e:	68fb      	ldr	r3, [r7, #12]
 8013b60:	1ad2      	subs	r2, r2, r3
 8013b62:	697b      	ldr	r3, [r7, #20]
 8013b64:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8013b66:	697b      	ldr	r3, [r7, #20]
 8013b68:	6a1a      	ldr	r2, [r3, #32]
 8013b6a:	68fb      	ldr	r3, [r7, #12]
 8013b6c:	441a      	add	r2, r3
 8013b6e:	697b      	ldr	r3, [r7, #20]
 8013b70:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8013b72:	697b      	ldr	r3, [r7, #20]
 8013b74:	2203      	movs	r2, #3
 8013b76:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8013b7a:	e006      	b.n	8013b8a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8013b7c:	697b      	ldr	r3, [r7, #20]
 8013b7e:	2200      	movs	r2, #0
 8013b80:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8013b84:	6878      	ldr	r0, [r7, #4]
 8013b86:	f000 f815 	bl	8013bb4 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8013b8a:	2300      	movs	r3, #0
 8013b8c:	2200      	movs	r2, #0
 8013b8e:	2104      	movs	r1, #4
 8013b90:	6878      	ldr	r0, [r7, #4]
 8013b92:	f000 fe4d 	bl	8014830 <USBH_OS_PutMessage>
      break;
 8013b96:	bf00      	nop
  }
}
 8013b98:	bf00      	nop
 8013b9a:	3718      	adds	r7, #24
 8013b9c:	46bd      	mov	sp, r7
 8013b9e:	bd80      	pop	{r7, pc}

08013ba0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8013ba0:	b480      	push	{r7}
 8013ba2:	b083      	sub	sp, #12
 8013ba4:	af00      	add	r7, sp, #0
 8013ba6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013ba8:	bf00      	nop
 8013baa:	370c      	adds	r7, #12
 8013bac:	46bd      	mov	sp, r7
 8013bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bb2:	4770      	bx	lr

08013bb4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8013bb4:	b480      	push	{r7}
 8013bb6:	b083      	sub	sp, #12
 8013bb8:	af00      	add	r7, sp, #0
 8013bba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013bbc:	bf00      	nop
 8013bbe:	370c      	adds	r7, #12
 8013bc0:	46bd      	mov	sp, r7
 8013bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bc6:	4770      	bx	lr

08013bc8 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8013bc8:	b480      	push	{r7}
 8013bca:	b083      	sub	sp, #12
 8013bcc:	af00      	add	r7, sp, #0
 8013bce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013bd0:	bf00      	nop
 8013bd2:	370c      	adds	r7, #12
 8013bd4:	46bd      	mov	sp, r7
 8013bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bda:	4770      	bx	lr

08013bdc <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8013bdc:	b5b0      	push	{r4, r5, r7, lr}
 8013bde:	b090      	sub	sp, #64	@ 0x40
 8013be0:	af00      	add	r7, sp, #0
 8013be2:	60f8      	str	r0, [r7, #12]
 8013be4:	60b9      	str	r1, [r7, #8]
 8013be6:	4613      	mov	r3, r2
 8013be8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8013bea:	68fb      	ldr	r3, [r7, #12]
 8013bec:	2b00      	cmp	r3, #0
 8013bee:	d101      	bne.n	8013bf4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8013bf0:	2302      	movs	r3, #2
 8013bf2:	e04d      	b.n	8013c90 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 8013bf4:	68fb      	ldr	r3, [r7, #12]
 8013bf6:	79fa      	ldrb	r2, [r7, #7]
 8013bf8:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8013bfc:	68fb      	ldr	r3, [r7, #12]
 8013bfe:	2200      	movs	r2, #0
 8013c00:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8013c04:	68fb      	ldr	r3, [r7, #12]
 8013c06:	2200      	movs	r2, #0
 8013c08:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8013c0c:	68f8      	ldr	r0, [r7, #12]
 8013c0e:	f000 f847 	bl	8013ca0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8013c12:	68fb      	ldr	r3, [r7, #12]
 8013c14:	2200      	movs	r2, #0
 8013c16:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8013c1a:	68fb      	ldr	r3, [r7, #12]
 8013c1c:	2200      	movs	r2, #0
 8013c1e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8013c22:	68fb      	ldr	r3, [r7, #12]
 8013c24:	2200      	movs	r2, #0
 8013c26:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8013c2a:	68fb      	ldr	r3, [r7, #12]
 8013c2c:	2200      	movs	r2, #0
 8013c2e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8013c32:	68bb      	ldr	r3, [r7, #8]
 8013c34:	2b00      	cmp	r3, #0
 8013c36:	d003      	beq.n	8013c40 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8013c38:	68fb      	ldr	r3, [r7, #12]
 8013c3a:	68ba      	ldr	r2, [r7, #8]
 8013c3c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 8013c40:	4b15      	ldr	r3, [pc, #84]	@ (8013c98 <USBH_Init+0xbc>)
 8013c42:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8013c46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013c48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 8013c4c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8013c50:	2100      	movs	r1, #0
 8013c52:	4618      	mov	r0, r3
 8013c54:	f001 feea 	bl	8015a2c <osMessageCreate>
 8013c58:	4602      	mov	r2, r0
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 8013c60:	4b0e      	ldr	r3, [pc, #56]	@ (8013c9c <USBH_Init+0xc0>)
 8013c62:	f107 0414 	add.w	r4, r7, #20
 8013c66:	461d      	mov	r5, r3
 8013c68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013c6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013c6c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8013c70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 8013c74:	f107 0314 	add.w	r3, r7, #20
 8013c78:	68f9      	ldr	r1, [r7, #12]
 8013c7a:	4618      	mov	r0, r3
 8013c7c:	f001 fe76 	bl	801596c <osThreadCreate>
 8013c80:	4602      	mov	r2, r0
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8013c88:	68f8      	ldr	r0, [r7, #12]
 8013c8a:	f004 fac5 	bl	8018218 <USBH_LL_Init>

  return USBH_OK;
 8013c8e:	2300      	movs	r3, #0
}
 8013c90:	4618      	mov	r0, r3
 8013c92:	3740      	adds	r7, #64	@ 0x40
 8013c94:	46bd      	mov	sp, r7
 8013c96:	bdb0      	pop	{r4, r5, r7, pc}
 8013c98:	080188e8 	.word	0x080188e8
 8013c9c:	08018904 	.word	0x08018904

08013ca0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8013ca0:	b580      	push	{r7, lr}
 8013ca2:	b084      	sub	sp, #16
 8013ca4:	af00      	add	r7, sp, #0
 8013ca6:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8013ca8:	2300      	movs	r3, #0
 8013caa:	60fb      	str	r3, [r7, #12]
 8013cac:	e009      	b.n	8013cc2 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8013cae:	687a      	ldr	r2, [r7, #4]
 8013cb0:	68fb      	ldr	r3, [r7, #12]
 8013cb2:	33e0      	adds	r3, #224	@ 0xe0
 8013cb4:	009b      	lsls	r3, r3, #2
 8013cb6:	4413      	add	r3, r2
 8013cb8:	2200      	movs	r2, #0
 8013cba:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8013cbc:	68fb      	ldr	r3, [r7, #12]
 8013cbe:	3301      	adds	r3, #1
 8013cc0:	60fb      	str	r3, [r7, #12]
 8013cc2:	68fb      	ldr	r3, [r7, #12]
 8013cc4:	2b0f      	cmp	r3, #15
 8013cc6:	d9f2      	bls.n	8013cae <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8013cc8:	2300      	movs	r3, #0
 8013cca:	60fb      	str	r3, [r7, #12]
 8013ccc:	e009      	b.n	8013ce2 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8013cce:	687a      	ldr	r2, [r7, #4]
 8013cd0:	68fb      	ldr	r3, [r7, #12]
 8013cd2:	4413      	add	r3, r2
 8013cd4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013cd8:	2200      	movs	r2, #0
 8013cda:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8013cdc:	68fb      	ldr	r3, [r7, #12]
 8013cde:	3301      	adds	r3, #1
 8013ce0:	60fb      	str	r3, [r7, #12]
 8013ce2:	68fb      	ldr	r3, [r7, #12]
 8013ce4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013ce8:	d3f1      	bcc.n	8013cce <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8013cea:	687b      	ldr	r3, [r7, #4]
 8013cec:	2200      	movs	r2, #0
 8013cee:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	2200      	movs	r2, #0
 8013cf4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	2201      	movs	r2, #1
 8013cfa:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	2200      	movs	r2, #0
 8013d00:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	2201      	movs	r2, #1
 8013d08:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	2240      	movs	r2, #64	@ 0x40
 8013d0e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	2200      	movs	r2, #0
 8013d14:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	2200      	movs	r2, #0
 8013d1a:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	2201      	movs	r2, #1
 8013d22:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	2200      	movs	r2, #0
 8013d2a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	2200      	movs	r2, #0
 8013d32:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	331c      	adds	r3, #28
 8013d3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013d3e:	2100      	movs	r1, #0
 8013d40:	4618      	mov	r0, r3
 8013d42:	f004 fd0b 	bl	801875c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013d4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013d50:	2100      	movs	r1, #0
 8013d52:	4618      	mov	r0, r3
 8013d54:	f004 fd02 	bl	801875c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8013d58:	687b      	ldr	r3, [r7, #4]
 8013d5a:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8013d5e:	2212      	movs	r2, #18
 8013d60:	2100      	movs	r1, #0
 8013d62:	4618      	mov	r0, r3
 8013d64:	f004 fcfa 	bl	801875c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8013d68:	687b      	ldr	r3, [r7, #4]
 8013d6a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8013d6e:	223e      	movs	r2, #62	@ 0x3e
 8013d70:	2100      	movs	r1, #0
 8013d72:	4618      	mov	r0, r3
 8013d74:	f004 fcf2 	bl	801875c <memset>

  return USBH_OK;
 8013d78:	2300      	movs	r3, #0
}
 8013d7a:	4618      	mov	r0, r3
 8013d7c:	3710      	adds	r7, #16
 8013d7e:	46bd      	mov	sp, r7
 8013d80:	bd80      	pop	{r7, pc}

08013d82 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8013d82:	b480      	push	{r7}
 8013d84:	b085      	sub	sp, #20
 8013d86:	af00      	add	r7, sp, #0
 8013d88:	6078      	str	r0, [r7, #4]
 8013d8a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8013d8c:	2300      	movs	r3, #0
 8013d8e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8013d90:	683b      	ldr	r3, [r7, #0]
 8013d92:	2b00      	cmp	r3, #0
 8013d94:	d016      	beq.n	8013dc4 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8013d9c:	2b00      	cmp	r3, #0
 8013d9e:	d10e      	bne.n	8013dbe <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8013da0:	687b      	ldr	r3, [r7, #4]
 8013da2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8013da6:	1c59      	adds	r1, r3, #1
 8013da8:	687a      	ldr	r2, [r7, #4]
 8013daa:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8013dae:	687a      	ldr	r2, [r7, #4]
 8013db0:	33de      	adds	r3, #222	@ 0xde
 8013db2:	6839      	ldr	r1, [r7, #0]
 8013db4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8013db8:	2300      	movs	r3, #0
 8013dba:	73fb      	strb	r3, [r7, #15]
 8013dbc:	e004      	b.n	8013dc8 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8013dbe:	2302      	movs	r3, #2
 8013dc0:	73fb      	strb	r3, [r7, #15]
 8013dc2:	e001      	b.n	8013dc8 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8013dc4:	2302      	movs	r3, #2
 8013dc6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8013dca:	4618      	mov	r0, r3
 8013dcc:	3714      	adds	r7, #20
 8013dce:	46bd      	mov	sp, r7
 8013dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dd4:	4770      	bx	lr

08013dd6 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8013dd6:	b480      	push	{r7}
 8013dd8:	b085      	sub	sp, #20
 8013dda:	af00      	add	r7, sp, #0
 8013ddc:	6078      	str	r0, [r7, #4]
 8013dde:	460b      	mov	r3, r1
 8013de0:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8013de2:	2300      	movs	r3, #0
 8013de4:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8013de6:	687b      	ldr	r3, [r7, #4]
 8013de8:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8013dec:	78fa      	ldrb	r2, [r7, #3]
 8013dee:	429a      	cmp	r2, r3
 8013df0:	d204      	bcs.n	8013dfc <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	78fa      	ldrb	r2, [r7, #3]
 8013df6:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8013dfa:	e001      	b.n	8013e00 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8013dfc:	2302      	movs	r3, #2
 8013dfe:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8013e02:	4618      	mov	r0, r3
 8013e04:	3714      	adds	r7, #20
 8013e06:	46bd      	mov	sp, r7
 8013e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e0c:	4770      	bx	lr

08013e0e <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8013e0e:	b480      	push	{r7}
 8013e10:	b087      	sub	sp, #28
 8013e12:	af00      	add	r7, sp, #0
 8013e14:	6078      	str	r0, [r7, #4]
 8013e16:	4608      	mov	r0, r1
 8013e18:	4611      	mov	r1, r2
 8013e1a:	461a      	mov	r2, r3
 8013e1c:	4603      	mov	r3, r0
 8013e1e:	70fb      	strb	r3, [r7, #3]
 8013e20:	460b      	mov	r3, r1
 8013e22:	70bb      	strb	r3, [r7, #2]
 8013e24:	4613      	mov	r3, r2
 8013e26:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8013e28:	2300      	movs	r3, #0
 8013e2a:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8013e2c:	2300      	movs	r3, #0
 8013e2e:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8013e30:	687b      	ldr	r3, [r7, #4]
 8013e32:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8013e36:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8013e38:	e025      	b.n	8013e86 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8013e3a:	7dfb      	ldrb	r3, [r7, #23]
 8013e3c:	221a      	movs	r2, #26
 8013e3e:	fb02 f303 	mul.w	r3, r2, r3
 8013e42:	3308      	adds	r3, #8
 8013e44:	68fa      	ldr	r2, [r7, #12]
 8013e46:	4413      	add	r3, r2
 8013e48:	3302      	adds	r3, #2
 8013e4a:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8013e4c:	693b      	ldr	r3, [r7, #16]
 8013e4e:	795b      	ldrb	r3, [r3, #5]
 8013e50:	78fa      	ldrb	r2, [r7, #3]
 8013e52:	429a      	cmp	r2, r3
 8013e54:	d002      	beq.n	8013e5c <USBH_FindInterface+0x4e>
 8013e56:	78fb      	ldrb	r3, [r7, #3]
 8013e58:	2bff      	cmp	r3, #255	@ 0xff
 8013e5a:	d111      	bne.n	8013e80 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8013e5c:	693b      	ldr	r3, [r7, #16]
 8013e5e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8013e60:	78ba      	ldrb	r2, [r7, #2]
 8013e62:	429a      	cmp	r2, r3
 8013e64:	d002      	beq.n	8013e6c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8013e66:	78bb      	ldrb	r3, [r7, #2]
 8013e68:	2bff      	cmp	r3, #255	@ 0xff
 8013e6a:	d109      	bne.n	8013e80 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8013e6c:	693b      	ldr	r3, [r7, #16]
 8013e6e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8013e70:	787a      	ldrb	r2, [r7, #1]
 8013e72:	429a      	cmp	r2, r3
 8013e74:	d002      	beq.n	8013e7c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8013e76:	787b      	ldrb	r3, [r7, #1]
 8013e78:	2bff      	cmp	r3, #255	@ 0xff
 8013e7a:	d101      	bne.n	8013e80 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8013e7c:	7dfb      	ldrb	r3, [r7, #23]
 8013e7e:	e006      	b.n	8013e8e <USBH_FindInterface+0x80>
    }
    if_ix++;
 8013e80:	7dfb      	ldrb	r3, [r7, #23]
 8013e82:	3301      	adds	r3, #1
 8013e84:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8013e86:	7dfb      	ldrb	r3, [r7, #23]
 8013e88:	2b01      	cmp	r3, #1
 8013e8a:	d9d6      	bls.n	8013e3a <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8013e8c:	23ff      	movs	r3, #255	@ 0xff
}
 8013e8e:	4618      	mov	r0, r3
 8013e90:	371c      	adds	r7, #28
 8013e92:	46bd      	mov	sp, r7
 8013e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e98:	4770      	bx	lr

08013e9a <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8013e9a:	b580      	push	{r7, lr}
 8013e9c:	b082      	sub	sp, #8
 8013e9e:	af00      	add	r7, sp, #0
 8013ea0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8013ea2:	6878      	ldr	r0, [r7, #4]
 8013ea4:	f004 f9f4 	bl	8018290 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8013ea8:	2101      	movs	r1, #1
 8013eaa:	6878      	ldr	r0, [r7, #4]
 8013eac:	f004 fafb 	bl	80184a6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8013eb0:	2300      	movs	r3, #0
}
 8013eb2:	4618      	mov	r0, r3
 8013eb4:	3708      	adds	r7, #8
 8013eb6:	46bd      	mov	sp, r7
 8013eb8:	bd80      	pop	{r7, pc}
	...

08013ebc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8013ebc:	b580      	push	{r7, lr}
 8013ebe:	b088      	sub	sp, #32
 8013ec0:	af04      	add	r7, sp, #16
 8013ec2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8013ec4:	2302      	movs	r3, #2
 8013ec6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8013ec8:	2300      	movs	r3, #0
 8013eca:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8013ecc:	687b      	ldr	r3, [r7, #4]
 8013ece:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8013ed2:	b2db      	uxtb	r3, r3
 8013ed4:	2b01      	cmp	r3, #1
 8013ed6:	d102      	bne.n	8013ede <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	2203      	movs	r2, #3
 8013edc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	781b      	ldrb	r3, [r3, #0]
 8013ee2:	b2db      	uxtb	r3, r3
 8013ee4:	2b0b      	cmp	r3, #11
 8013ee6:	f200 81f5 	bhi.w	80142d4 <USBH_Process+0x418>
 8013eea:	a201      	add	r2, pc, #4	@ (adr r2, 8013ef0 <USBH_Process+0x34>)
 8013eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ef0:	08013f21 	.word	0x08013f21
 8013ef4:	08013f5f 	.word	0x08013f5f
 8013ef8:	08013fd5 	.word	0x08013fd5
 8013efc:	08014263 	.word	0x08014263
 8013f00:	080142d5 	.word	0x080142d5
 8013f04:	08014081 	.word	0x08014081
 8013f08:	080141fd 	.word	0x080141fd
 8013f0c:	080140c3 	.word	0x080140c3
 8013f10:	080140ef 	.word	0x080140ef
 8013f14:	08014117 	.word	0x08014117
 8013f18:	08014165 	.word	0x08014165
 8013f1c:	0801424b 	.word	0x0801424b
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8013f26:	b2db      	uxtb	r3, r3
 8013f28:	2b00      	cmp	r3, #0
 8013f2a:	f000 81d5 	beq.w	80142d8 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	2201      	movs	r2, #1
 8013f32:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8013f34:	20c8      	movs	r0, #200	@ 0xc8
 8013f36:	f004 fb00 	bl	801853a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8013f3a:	6878      	ldr	r0, [r7, #4]
 8013f3c:	f004 fa05 	bl	801834a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8013f40:	687b      	ldr	r3, [r7, #4]
 8013f42:	2200      	movs	r2, #0
 8013f44:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8013f48:	687b      	ldr	r3, [r7, #4]
 8013f4a:	2200      	movs	r2, #0
 8013f4c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013f50:	2300      	movs	r3, #0
 8013f52:	2200      	movs	r2, #0
 8013f54:	2101      	movs	r1, #1
 8013f56:	6878      	ldr	r0, [r7, #4]
 8013f58:	f000 fc6a 	bl	8014830 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013f5c:	e1bc      	b.n	80142d8 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8013f5e:	687b      	ldr	r3, [r7, #4]
 8013f60:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8013f64:	b2db      	uxtb	r3, r3
 8013f66:	2b01      	cmp	r3, #1
 8013f68:	d107      	bne.n	8013f7a <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8013f6a:	687b      	ldr	r3, [r7, #4]
 8013f6c:	2200      	movs	r2, #0
 8013f6e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	2202      	movs	r2, #2
 8013f76:	701a      	strb	r2, [r3, #0]
 8013f78:	e025      	b.n	8013fc6 <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8013f80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013f84:	d914      	bls.n	8013fb0 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 8013f86:	687b      	ldr	r3, [r7, #4]
 8013f88:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8013f8c:	3301      	adds	r3, #1
 8013f8e:	b2da      	uxtb	r2, r3
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8013f9c:	2b03      	cmp	r3, #3
 8013f9e:	d903      	bls.n	8013fa8 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8013fa0:	687b      	ldr	r3, [r7, #4]
 8013fa2:	220d      	movs	r2, #13
 8013fa4:	701a      	strb	r2, [r3, #0]
 8013fa6:	e00e      	b.n	8013fc6 <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	2200      	movs	r2, #0
 8013fac:	701a      	strb	r2, [r3, #0]
 8013fae:	e00a      	b.n	8013fc6 <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8013fb6:	f103 020a 	add.w	r2, r3, #10
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8013fc0:	200a      	movs	r0, #10
 8013fc2:	f004 faba 	bl	801853a <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013fc6:	2300      	movs	r3, #0
 8013fc8:	2200      	movs	r2, #0
 8013fca:	2101      	movs	r1, #1
 8013fcc:	6878      	ldr	r0, [r7, #4]
 8013fce:	f000 fc2f 	bl	8014830 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013fd2:	e188      	b.n	80142e6 <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	d005      	beq.n	8013fea <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013fe4:	2104      	movs	r1, #4
 8013fe6:	6878      	ldr	r0, [r7, #4]
 8013fe8:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8013fea:	2064      	movs	r0, #100	@ 0x64
 8013fec:	f004 faa5 	bl	801853a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8013ff0:	6878      	ldr	r0, [r7, #4]
 8013ff2:	f004 f983 	bl	80182fc <USBH_LL_GetSpeed>
 8013ff6:	4603      	mov	r3, r0
 8013ff8:	461a      	mov	r2, r3
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8014000:	687b      	ldr	r3, [r7, #4]
 8014002:	2205      	movs	r2, #5
 8014004:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8014006:	2100      	movs	r1, #0
 8014008:	6878      	ldr	r0, [r7, #4]
 801400a:	f001 fba4 	bl	8015756 <USBH_AllocPipe>
 801400e:	4603      	mov	r3, r0
 8014010:	461a      	mov	r2, r3
 8014012:	687b      	ldr	r3, [r7, #4]
 8014014:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8014016:	2180      	movs	r1, #128	@ 0x80
 8014018:	6878      	ldr	r0, [r7, #4]
 801401a:	f001 fb9c 	bl	8015756 <USBH_AllocPipe>
 801401e:	4603      	mov	r3, r0
 8014020:	461a      	mov	r2, r3
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8014026:	687b      	ldr	r3, [r7, #4]
 8014028:	7919      	ldrb	r1, [r3, #4]
 801402a:	687b      	ldr	r3, [r7, #4]
 801402c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8014036:	687a      	ldr	r2, [r7, #4]
 8014038:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 801403a:	9202      	str	r2, [sp, #8]
 801403c:	2200      	movs	r2, #0
 801403e:	9201      	str	r2, [sp, #4]
 8014040:	9300      	str	r3, [sp, #0]
 8014042:	4603      	mov	r3, r0
 8014044:	2280      	movs	r2, #128	@ 0x80
 8014046:	6878      	ldr	r0, [r7, #4]
 8014048:	f001 fb56 	bl	80156f8 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 801404c:	687b      	ldr	r3, [r7, #4]
 801404e:	7959      	ldrb	r1, [r3, #5]
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 801405c:	687a      	ldr	r2, [r7, #4]
 801405e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8014060:	9202      	str	r2, [sp, #8]
 8014062:	2200      	movs	r2, #0
 8014064:	9201      	str	r2, [sp, #4]
 8014066:	9300      	str	r3, [sp, #0]
 8014068:	4603      	mov	r3, r0
 801406a:	2200      	movs	r2, #0
 801406c:	6878      	ldr	r0, [r7, #4]
 801406e:	f001 fb43 	bl	80156f8 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8014072:	2300      	movs	r3, #0
 8014074:	2200      	movs	r2, #0
 8014076:	2101      	movs	r1, #1
 8014078:	6878      	ldr	r0, [r7, #4]
 801407a:	f000 fbd9 	bl	8014830 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801407e:	e132      	b.n	80142e6 <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8014080:	6878      	ldr	r0, [r7, #4]
 8014082:	f000 f935 	bl	80142f0 <USBH_HandleEnum>
 8014086:	4603      	mov	r3, r0
 8014088:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 801408a:	7bbb      	ldrb	r3, [r7, #14]
 801408c:	b2db      	uxtb	r3, r3
 801408e:	2b00      	cmp	r3, #0
 8014090:	f040 8124 	bne.w	80142dc <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8014094:	687b      	ldr	r3, [r7, #4]
 8014096:	2200      	movs	r2, #0
 8014098:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80140a2:	2b01      	cmp	r3, #1
 80140a4:	d103      	bne.n	80140ae <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	2208      	movs	r2, #8
 80140aa:	701a      	strb	r2, [r3, #0]
 80140ac:	e002      	b.n	80140b4 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	2207      	movs	r2, #7
 80140b2:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80140b4:	2300      	movs	r3, #0
 80140b6:	2200      	movs	r2, #0
 80140b8:	2105      	movs	r1, #5
 80140ba:	6878      	ldr	r0, [r7, #4]
 80140bc:	f000 fbb8 	bl	8014830 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80140c0:	e10c      	b.n	80142dc <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	f000 8109 	beq.w	80142e0 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80140d4:	2101      	movs	r1, #1
 80140d6:	6878      	ldr	r0, [r7, #4]
 80140d8:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	2208      	movs	r2, #8
 80140de:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80140e0:	2300      	movs	r3, #0
 80140e2:	2200      	movs	r2, #0
 80140e4:	2105      	movs	r1, #5
 80140e6:	6878      	ldr	r0, [r7, #4]
 80140e8:	f000 fba2 	bl	8014830 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 80140ec:	e0f8      	b.n	80142e0 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80140ee:	687b      	ldr	r3, [r7, #4]
 80140f0:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80140f4:	4619      	mov	r1, r3
 80140f6:	6878      	ldr	r0, [r7, #4]
 80140f8:	f000 fcc8 	bl	8014a8c <USBH_SetCfg>
 80140fc:	4603      	mov	r3, r0
 80140fe:	2b00      	cmp	r3, #0
 8014100:	d102      	bne.n	8014108 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	2209      	movs	r2, #9
 8014106:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8014108:	2300      	movs	r3, #0
 801410a:	2200      	movs	r2, #0
 801410c:	2101      	movs	r1, #1
 801410e:	6878      	ldr	r0, [r7, #4]
 8014110:	f000 fb8e 	bl	8014830 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8014114:	e0e7      	b.n	80142e6 <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 801411c:	f003 0320 	and.w	r3, r3, #32
 8014120:	2b00      	cmp	r3, #0
 8014122:	d015      	beq.n	8014150 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8014124:	2101      	movs	r1, #1
 8014126:	6878      	ldr	r0, [r7, #4]
 8014128:	f000 fcd3 	bl	8014ad2 <USBH_SetFeature>
 801412c:	4603      	mov	r3, r0
 801412e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8014130:	7bbb      	ldrb	r3, [r7, #14]
 8014132:	b2db      	uxtb	r3, r3
 8014134:	2b00      	cmp	r3, #0
 8014136:	d103      	bne.n	8014140 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	220a      	movs	r2, #10
 801413c:	701a      	strb	r2, [r3, #0]
 801413e:	e00a      	b.n	8014156 <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8014140:	7bbb      	ldrb	r3, [r7, #14]
 8014142:	b2db      	uxtb	r3, r3
 8014144:	2b03      	cmp	r3, #3
 8014146:	d106      	bne.n	8014156 <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8014148:	687b      	ldr	r3, [r7, #4]
 801414a:	220a      	movs	r2, #10
 801414c:	701a      	strb	r2, [r3, #0]
 801414e:	e002      	b.n	8014156 <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8014150:	687b      	ldr	r3, [r7, #4]
 8014152:	220a      	movs	r2, #10
 8014154:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8014156:	2300      	movs	r3, #0
 8014158:	2200      	movs	r2, #0
 801415a:	2101      	movs	r1, #1
 801415c:	6878      	ldr	r0, [r7, #4]
 801415e:	f000 fb67 	bl	8014830 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8014162:	e0c0      	b.n	80142e6 <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 801416a:	2b00      	cmp	r3, #0
 801416c:	d03f      	beq.n	80141ee <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 801416e:	687b      	ldr	r3, [r7, #4]
 8014170:	2200      	movs	r2, #0
 8014172:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8014176:	2300      	movs	r3, #0
 8014178:	73fb      	strb	r3, [r7, #15]
 801417a:	e016      	b.n	80141aa <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 801417c:	7bfa      	ldrb	r2, [r7, #15]
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	32de      	adds	r2, #222	@ 0xde
 8014182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014186:	791a      	ldrb	r2, [r3, #4]
 8014188:	687b      	ldr	r3, [r7, #4]
 801418a:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 801418e:	429a      	cmp	r2, r3
 8014190:	d108      	bne.n	80141a4 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 8014192:	7bfa      	ldrb	r2, [r7, #15]
 8014194:	687b      	ldr	r3, [r7, #4]
 8014196:	32de      	adds	r2, #222	@ 0xde
 8014198:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80141a2:	e005      	b.n	80141b0 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80141a4:	7bfb      	ldrb	r3, [r7, #15]
 80141a6:	3301      	adds	r3, #1
 80141a8:	73fb      	strb	r3, [r7, #15]
 80141aa:	7bfb      	ldrb	r3, [r7, #15]
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	d0e5      	beq.n	801417c <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80141b6:	2b00      	cmp	r3, #0
 80141b8:	d016      	beq.n	80141e8 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80141ba:	687b      	ldr	r3, [r7, #4]
 80141bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80141c0:	689b      	ldr	r3, [r3, #8]
 80141c2:	6878      	ldr	r0, [r7, #4]
 80141c4:	4798      	blx	r3
 80141c6:	4603      	mov	r3, r0
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d109      	bne.n	80141e0 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	2206      	movs	r2, #6
 80141d0:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80141d8:	2103      	movs	r1, #3
 80141da:	6878      	ldr	r0, [r7, #4]
 80141dc:	4798      	blx	r3
 80141de:	e006      	b.n	80141ee <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	220d      	movs	r2, #13
 80141e4:	701a      	strb	r2, [r3, #0]
 80141e6:	e002      	b.n	80141ee <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	220d      	movs	r2, #13
 80141ec:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80141ee:	2300      	movs	r3, #0
 80141f0:	2200      	movs	r2, #0
 80141f2:	2105      	movs	r1, #5
 80141f4:	6878      	ldr	r0, [r7, #4]
 80141f6:	f000 fb1b 	bl	8014830 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80141fa:	e074      	b.n	80142e6 <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8014202:	2b00      	cmp	r3, #0
 8014204:	d017      	beq.n	8014236 <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 8014206:	687b      	ldr	r3, [r7, #4]
 8014208:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801420c:	691b      	ldr	r3, [r3, #16]
 801420e:	6878      	ldr	r0, [r7, #4]
 8014210:	4798      	blx	r3
 8014212:	4603      	mov	r3, r0
 8014214:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8014216:	7bbb      	ldrb	r3, [r7, #14]
 8014218:	b2db      	uxtb	r3, r3
 801421a:	2b00      	cmp	r3, #0
 801421c:	d103      	bne.n	8014226 <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 801421e:	687b      	ldr	r3, [r7, #4]
 8014220:	220b      	movs	r2, #11
 8014222:	701a      	strb	r2, [r3, #0]
 8014224:	e00a      	b.n	801423c <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 8014226:	7bbb      	ldrb	r3, [r7, #14]
 8014228:	b2db      	uxtb	r3, r3
 801422a:	2b02      	cmp	r3, #2
 801422c:	d106      	bne.n	801423c <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 801422e:	687b      	ldr	r3, [r7, #4]
 8014230:	220d      	movs	r2, #13
 8014232:	701a      	strb	r2, [r3, #0]
 8014234:	e002      	b.n	801423c <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	220d      	movs	r2, #13
 801423a:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801423c:	2300      	movs	r3, #0
 801423e:	2200      	movs	r2, #0
 8014240:	2105      	movs	r1, #5
 8014242:	6878      	ldr	r0, [r7, #4]
 8014244:	f000 faf4 	bl	8014830 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8014248:	e04d      	b.n	80142e6 <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8014250:	2b00      	cmp	r3, #0
 8014252:	d047      	beq.n	80142e4 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801425a:	695b      	ldr	r3, [r3, #20]
 801425c:	6878      	ldr	r0, [r7, #4]
 801425e:	4798      	blx	r3
      }
      break;
 8014260:	e040      	b.n	80142e4 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8014262:	687b      	ldr	r3, [r7, #4]
 8014264:	2200      	movs	r2, #0
 8014266:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 801426a:	6878      	ldr	r0, [r7, #4]
 801426c:	f7ff fd18 	bl	8013ca0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8014276:	2b00      	cmp	r3, #0
 8014278:	d009      	beq.n	801428e <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8014280:	68db      	ldr	r3, [r3, #12]
 8014282:	6878      	ldr	r0, [r7, #4]
 8014284:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8014286:	687b      	ldr	r3, [r7, #4]
 8014288:	2200      	movs	r2, #0
 801428a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8014294:	2b00      	cmp	r3, #0
 8014296:	d005      	beq.n	80142a4 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801429e:	2105      	movs	r1, #5
 80142a0:	6878      	ldr	r0, [r7, #4]
 80142a2:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80142a4:	687b      	ldr	r3, [r7, #4]
 80142a6:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80142aa:	b2db      	uxtb	r3, r3
 80142ac:	2b01      	cmp	r3, #1
 80142ae:	d107      	bne.n	80142c0 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	2200      	movs	r2, #0
 80142b4:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80142b8:	6878      	ldr	r0, [r7, #4]
 80142ba:	f7ff fdee 	bl	8013e9a <USBH_Start>
 80142be:	e002      	b.n	80142c6 <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 80142c0:	6878      	ldr	r0, [r7, #4]
 80142c2:	f003 ffe5 	bl	8018290 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80142c6:	2300      	movs	r3, #0
 80142c8:	2200      	movs	r2, #0
 80142ca:	2101      	movs	r1, #1
 80142cc:	6878      	ldr	r0, [r7, #4]
 80142ce:	f000 faaf 	bl	8014830 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80142d2:	e008      	b.n	80142e6 <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 80142d4:	bf00      	nop
 80142d6:	e006      	b.n	80142e6 <USBH_Process+0x42a>
      break;
 80142d8:	bf00      	nop
 80142da:	e004      	b.n	80142e6 <USBH_Process+0x42a>
      break;
 80142dc:	bf00      	nop
 80142de:	e002      	b.n	80142e6 <USBH_Process+0x42a>
    break;
 80142e0:	bf00      	nop
 80142e2:	e000      	b.n	80142e6 <USBH_Process+0x42a>
      break;
 80142e4:	bf00      	nop
  }
  return USBH_OK;
 80142e6:	2300      	movs	r3, #0
}
 80142e8:	4618      	mov	r0, r3
 80142ea:	3710      	adds	r7, #16
 80142ec:	46bd      	mov	sp, r7
 80142ee:	bd80      	pop	{r7, pc}

080142f0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80142f0:	b580      	push	{r7, lr}
 80142f2:	b088      	sub	sp, #32
 80142f4:	af04      	add	r7, sp, #16
 80142f6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80142f8:	2301      	movs	r3, #1
 80142fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80142fc:	2301      	movs	r3, #1
 80142fe:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	785b      	ldrb	r3, [r3, #1]
 8014304:	2b07      	cmp	r3, #7
 8014306:	f200 81db 	bhi.w	80146c0 <USBH_HandleEnum+0x3d0>
 801430a:	a201      	add	r2, pc, #4	@ (adr r2, 8014310 <USBH_HandleEnum+0x20>)
 801430c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014310:	08014331 	.word	0x08014331
 8014314:	080143eb 	.word	0x080143eb
 8014318:	08014455 	.word	0x08014455
 801431c:	080144df 	.word	0x080144df
 8014320:	08014549 	.word	0x08014549
 8014324:	080145b9 	.word	0x080145b9
 8014328:	08014623 	.word	0x08014623
 801432c:	08014681 	.word	0x08014681
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8014330:	2108      	movs	r1, #8
 8014332:	6878      	ldr	r0, [r7, #4]
 8014334:	f000 fac7 	bl	80148c6 <USBH_Get_DevDesc>
 8014338:	4603      	mov	r3, r0
 801433a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 801433c:	7bbb      	ldrb	r3, [r7, #14]
 801433e:	2b00      	cmp	r3, #0
 8014340:	d12e      	bne.n	80143a0 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8014342:	687b      	ldr	r3, [r7, #4]
 8014344:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	2201      	movs	r2, #1
 8014350:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	7919      	ldrb	r1, [r3, #4]
 8014356:	687b      	ldr	r3, [r7, #4]
 8014358:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8014362:	687a      	ldr	r2, [r7, #4]
 8014364:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8014366:	9202      	str	r2, [sp, #8]
 8014368:	2200      	movs	r2, #0
 801436a:	9201      	str	r2, [sp, #4]
 801436c:	9300      	str	r3, [sp, #0]
 801436e:	4603      	mov	r3, r0
 8014370:	2280      	movs	r2, #128	@ 0x80
 8014372:	6878      	ldr	r0, [r7, #4]
 8014374:	f001 f9c0 	bl	80156f8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	7959      	ldrb	r1, [r3, #5]
 801437c:	687b      	ldr	r3, [r7, #4]
 801437e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8014388:	687a      	ldr	r2, [r7, #4]
 801438a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 801438c:	9202      	str	r2, [sp, #8]
 801438e:	2200      	movs	r2, #0
 8014390:	9201      	str	r2, [sp, #4]
 8014392:	9300      	str	r3, [sp, #0]
 8014394:	4603      	mov	r3, r0
 8014396:	2200      	movs	r2, #0
 8014398:	6878      	ldr	r0, [r7, #4]
 801439a:	f001 f9ad 	bl	80156f8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 801439e:	e191      	b.n	80146c4 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80143a0:	7bbb      	ldrb	r3, [r7, #14]
 80143a2:	2b03      	cmp	r3, #3
 80143a4:	f040 818e 	bne.w	80146c4 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80143ae:	3301      	adds	r3, #1
 80143b0:	b2da      	uxtb	r2, r3
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80143be:	2b03      	cmp	r3, #3
 80143c0:	d903      	bls.n	80143ca <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	220d      	movs	r2, #13
 80143c6:	701a      	strb	r2, [r3, #0]
      break;
 80143c8:	e17c      	b.n	80146c4 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80143ca:	687b      	ldr	r3, [r7, #4]
 80143cc:	795b      	ldrb	r3, [r3, #5]
 80143ce:	4619      	mov	r1, r3
 80143d0:	6878      	ldr	r0, [r7, #4]
 80143d2:	f001 f9e1 	bl	8015798 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80143d6:	687b      	ldr	r3, [r7, #4]
 80143d8:	791b      	ldrb	r3, [r3, #4]
 80143da:	4619      	mov	r1, r3
 80143dc:	6878      	ldr	r0, [r7, #4]
 80143de:	f001 f9db 	bl	8015798 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80143e2:	687b      	ldr	r3, [r7, #4]
 80143e4:	2200      	movs	r2, #0
 80143e6:	701a      	strb	r2, [r3, #0]
      break;
 80143e8:	e16c      	b.n	80146c4 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80143ea:	2112      	movs	r1, #18
 80143ec:	6878      	ldr	r0, [r7, #4]
 80143ee:	f000 fa6a 	bl	80148c6 <USBH_Get_DevDesc>
 80143f2:	4603      	mov	r3, r0
 80143f4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80143f6:	7bbb      	ldrb	r3, [r7, #14]
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d103      	bne.n	8014404 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80143fc:	687b      	ldr	r3, [r7, #4]
 80143fe:	2202      	movs	r2, #2
 8014400:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8014402:	e161      	b.n	80146c8 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8014404:	7bbb      	ldrb	r3, [r7, #14]
 8014406:	2b03      	cmp	r3, #3
 8014408:	f040 815e 	bne.w	80146c8 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 801440c:	687b      	ldr	r3, [r7, #4]
 801440e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8014412:	3301      	adds	r3, #1
 8014414:	b2da      	uxtb	r2, r3
 8014416:	687b      	ldr	r3, [r7, #4]
 8014418:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 801441c:	687b      	ldr	r3, [r7, #4]
 801441e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8014422:	2b03      	cmp	r3, #3
 8014424:	d903      	bls.n	801442e <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8014426:	687b      	ldr	r3, [r7, #4]
 8014428:	220d      	movs	r2, #13
 801442a:	701a      	strb	r2, [r3, #0]
      break;
 801442c:	e14c      	b.n	80146c8 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	795b      	ldrb	r3, [r3, #5]
 8014432:	4619      	mov	r1, r3
 8014434:	6878      	ldr	r0, [r7, #4]
 8014436:	f001 f9af 	bl	8015798 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	791b      	ldrb	r3, [r3, #4]
 801443e:	4619      	mov	r1, r3
 8014440:	6878      	ldr	r0, [r7, #4]
 8014442:	f001 f9a9 	bl	8015798 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	2200      	movs	r2, #0
 801444a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	2200      	movs	r2, #0
 8014450:	701a      	strb	r2, [r3, #0]
      break;
 8014452:	e139      	b.n	80146c8 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8014454:	2101      	movs	r1, #1
 8014456:	6878      	ldr	r0, [r7, #4]
 8014458:	f000 faf4 	bl	8014a44 <USBH_SetAddress>
 801445c:	4603      	mov	r3, r0
 801445e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8014460:	7bbb      	ldrb	r3, [r7, #14]
 8014462:	2b00      	cmp	r3, #0
 8014464:	d130      	bne.n	80144c8 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8014466:	2002      	movs	r0, #2
 8014468:	f004 f867 	bl	801853a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 801446c:	687b      	ldr	r3, [r7, #4]
 801446e:	2201      	movs	r2, #1
 8014470:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	2203      	movs	r2, #3
 8014478:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 801447a:	687b      	ldr	r3, [r7, #4]
 801447c:	7919      	ldrb	r1, [r3, #4]
 801447e:	687b      	ldr	r3, [r7, #4]
 8014480:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8014484:	687b      	ldr	r3, [r7, #4]
 8014486:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 801448a:	687a      	ldr	r2, [r7, #4]
 801448c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 801448e:	9202      	str	r2, [sp, #8]
 8014490:	2200      	movs	r2, #0
 8014492:	9201      	str	r2, [sp, #4]
 8014494:	9300      	str	r3, [sp, #0]
 8014496:	4603      	mov	r3, r0
 8014498:	2280      	movs	r2, #128	@ 0x80
 801449a:	6878      	ldr	r0, [r7, #4]
 801449c:	f001 f92c 	bl	80156f8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80144a0:	687b      	ldr	r3, [r7, #4]
 80144a2:	7959      	ldrb	r1, [r3, #5]
 80144a4:	687b      	ldr	r3, [r7, #4]
 80144a6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80144b0:	687a      	ldr	r2, [r7, #4]
 80144b2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80144b4:	9202      	str	r2, [sp, #8]
 80144b6:	2200      	movs	r2, #0
 80144b8:	9201      	str	r2, [sp, #4]
 80144ba:	9300      	str	r3, [sp, #0]
 80144bc:	4603      	mov	r3, r0
 80144be:	2200      	movs	r2, #0
 80144c0:	6878      	ldr	r0, [r7, #4]
 80144c2:	f001 f919 	bl	80156f8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80144c6:	e101      	b.n	80146cc <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80144c8:	7bbb      	ldrb	r3, [r7, #14]
 80144ca:	2b03      	cmp	r3, #3
 80144cc:	f040 80fe 	bne.w	80146cc <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 80144d0:	687b      	ldr	r3, [r7, #4]
 80144d2:	220d      	movs	r2, #13
 80144d4:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80144d6:	687b      	ldr	r3, [r7, #4]
 80144d8:	2200      	movs	r2, #0
 80144da:	705a      	strb	r2, [r3, #1]
      break;
 80144dc:	e0f6      	b.n	80146cc <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80144de:	2109      	movs	r1, #9
 80144e0:	6878      	ldr	r0, [r7, #4]
 80144e2:	f000 fa1c 	bl	801491e <USBH_Get_CfgDesc>
 80144e6:	4603      	mov	r3, r0
 80144e8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80144ea:	7bbb      	ldrb	r3, [r7, #14]
 80144ec:	2b00      	cmp	r3, #0
 80144ee:	d103      	bne.n	80144f8 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80144f0:	687b      	ldr	r3, [r7, #4]
 80144f2:	2204      	movs	r2, #4
 80144f4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80144f6:	e0eb      	b.n	80146d0 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80144f8:	7bbb      	ldrb	r3, [r7, #14]
 80144fa:	2b03      	cmp	r3, #3
 80144fc:	f040 80e8 	bne.w	80146d0 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 8014500:	687b      	ldr	r3, [r7, #4]
 8014502:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8014506:	3301      	adds	r3, #1
 8014508:	b2da      	uxtb	r2, r3
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8014516:	2b03      	cmp	r3, #3
 8014518:	d903      	bls.n	8014522 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 801451a:	687b      	ldr	r3, [r7, #4]
 801451c:	220d      	movs	r2, #13
 801451e:	701a      	strb	r2, [r3, #0]
      break;
 8014520:	e0d6      	b.n	80146d0 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8014522:	687b      	ldr	r3, [r7, #4]
 8014524:	795b      	ldrb	r3, [r3, #5]
 8014526:	4619      	mov	r1, r3
 8014528:	6878      	ldr	r0, [r7, #4]
 801452a:	f001 f935 	bl	8015798 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	791b      	ldrb	r3, [r3, #4]
 8014532:	4619      	mov	r1, r3
 8014534:	6878      	ldr	r0, [r7, #4]
 8014536:	f001 f92f 	bl	8015798 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	2200      	movs	r2, #0
 801453e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8014540:	687b      	ldr	r3, [r7, #4]
 8014542:	2200      	movs	r2, #0
 8014544:	701a      	strb	r2, [r3, #0]
      break;
 8014546:	e0c3      	b.n	80146d0 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8014548:	687b      	ldr	r3, [r7, #4]
 801454a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 801454e:	4619      	mov	r1, r3
 8014550:	6878      	ldr	r0, [r7, #4]
 8014552:	f000 f9e4 	bl	801491e <USBH_Get_CfgDesc>
 8014556:	4603      	mov	r3, r0
 8014558:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 801455a:	7bbb      	ldrb	r3, [r7, #14]
 801455c:	2b00      	cmp	r3, #0
 801455e:	d103      	bne.n	8014568 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	2205      	movs	r2, #5
 8014564:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8014566:	e0b5      	b.n	80146d4 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8014568:	7bbb      	ldrb	r3, [r7, #14]
 801456a:	2b03      	cmp	r3, #3
 801456c:	f040 80b2 	bne.w	80146d4 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8014576:	3301      	adds	r3, #1
 8014578:	b2da      	uxtb	r2, r3
 801457a:	687b      	ldr	r3, [r7, #4]
 801457c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8014586:	2b03      	cmp	r3, #3
 8014588:	d903      	bls.n	8014592 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	220d      	movs	r2, #13
 801458e:	701a      	strb	r2, [r3, #0]
      break;
 8014590:	e0a0      	b.n	80146d4 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	795b      	ldrb	r3, [r3, #5]
 8014596:	4619      	mov	r1, r3
 8014598:	6878      	ldr	r0, [r7, #4]
 801459a:	f001 f8fd 	bl	8015798 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801459e:	687b      	ldr	r3, [r7, #4]
 80145a0:	791b      	ldrb	r3, [r3, #4]
 80145a2:	4619      	mov	r1, r3
 80145a4:	6878      	ldr	r0, [r7, #4]
 80145a6:	f001 f8f7 	bl	8015798 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	2200      	movs	r2, #0
 80145ae:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80145b0:	687b      	ldr	r3, [r7, #4]
 80145b2:	2200      	movs	r2, #0
 80145b4:	701a      	strb	r2, [r3, #0]
      break;
 80145b6:	e08d      	b.n	80146d4 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80145b8:	687b      	ldr	r3, [r7, #4]
 80145ba:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80145be:	2b00      	cmp	r3, #0
 80145c0:	d025      	beq.n	801460e <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80145c8:	687b      	ldr	r3, [r7, #4]
 80145ca:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80145ce:	23ff      	movs	r3, #255	@ 0xff
 80145d0:	6878      	ldr	r0, [r7, #4]
 80145d2:	f000 f9ce 	bl	8014972 <USBH_Get_StringDesc>
 80145d6:	4603      	mov	r3, r0
 80145d8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80145da:	7bbb      	ldrb	r3, [r7, #14]
 80145dc:	2b00      	cmp	r3, #0
 80145de:	d109      	bne.n	80145f4 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80145e0:	687b      	ldr	r3, [r7, #4]
 80145e2:	2206      	movs	r2, #6
 80145e4:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80145e6:	2300      	movs	r3, #0
 80145e8:	2200      	movs	r2, #0
 80145ea:	2105      	movs	r1, #5
 80145ec:	6878      	ldr	r0, [r7, #4]
 80145ee:	f000 f91f 	bl	8014830 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80145f2:	e071      	b.n	80146d8 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80145f4:	7bbb      	ldrb	r3, [r7, #14]
 80145f6:	2b03      	cmp	r3, #3
 80145f8:	d16e      	bne.n	80146d8 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80145fa:	687b      	ldr	r3, [r7, #4]
 80145fc:	2206      	movs	r2, #6
 80145fe:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8014600:	2300      	movs	r3, #0
 8014602:	2200      	movs	r2, #0
 8014604:	2105      	movs	r1, #5
 8014606:	6878      	ldr	r0, [r7, #4]
 8014608:	f000 f912 	bl	8014830 <USBH_OS_PutMessage>
      break;
 801460c:	e064      	b.n	80146d8 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	2206      	movs	r2, #6
 8014612:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8014614:	2300      	movs	r3, #0
 8014616:	2200      	movs	r2, #0
 8014618:	2105      	movs	r1, #5
 801461a:	6878      	ldr	r0, [r7, #4]
 801461c:	f000 f908 	bl	8014830 <USBH_OS_PutMessage>
      break;
 8014620:	e05a      	b.n	80146d8 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8014622:	687b      	ldr	r3, [r7, #4]
 8014624:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8014628:	2b00      	cmp	r3, #0
 801462a:	d01f      	beq.n	801466c <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 801462c:	687b      	ldr	r3, [r7, #4]
 801462e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8014632:	687b      	ldr	r3, [r7, #4]
 8014634:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8014638:	23ff      	movs	r3, #255	@ 0xff
 801463a:	6878      	ldr	r0, [r7, #4]
 801463c:	f000 f999 	bl	8014972 <USBH_Get_StringDesc>
 8014640:	4603      	mov	r3, r0
 8014642:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8014644:	7bbb      	ldrb	r3, [r7, #14]
 8014646:	2b00      	cmp	r3, #0
 8014648:	d103      	bne.n	8014652 <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	2207      	movs	r2, #7
 801464e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8014650:	e044      	b.n	80146dc <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8014652:	7bbb      	ldrb	r3, [r7, #14]
 8014654:	2b03      	cmp	r3, #3
 8014656:	d141      	bne.n	80146dc <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	2207      	movs	r2, #7
 801465c:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801465e:	2300      	movs	r3, #0
 8014660:	2200      	movs	r2, #0
 8014662:	2105      	movs	r1, #5
 8014664:	6878      	ldr	r0, [r7, #4]
 8014666:	f000 f8e3 	bl	8014830 <USBH_OS_PutMessage>
      break;
 801466a:	e037      	b.n	80146dc <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 801466c:	687b      	ldr	r3, [r7, #4]
 801466e:	2207      	movs	r2, #7
 8014670:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8014672:	2300      	movs	r3, #0
 8014674:	2200      	movs	r2, #0
 8014676:	2105      	movs	r1, #5
 8014678:	6878      	ldr	r0, [r7, #4]
 801467a:	f000 f8d9 	bl	8014830 <USBH_OS_PutMessage>
      break;
 801467e:	e02d      	b.n	80146dc <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8014686:	2b00      	cmp	r3, #0
 8014688:	d017      	beq.n	80146ba <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 801468a:	687b      	ldr	r3, [r7, #4]
 801468c:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8014690:	687b      	ldr	r3, [r7, #4]
 8014692:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8014696:	23ff      	movs	r3, #255	@ 0xff
 8014698:	6878      	ldr	r0, [r7, #4]
 801469a:	f000 f96a 	bl	8014972 <USBH_Get_StringDesc>
 801469e:	4603      	mov	r3, r0
 80146a0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80146a2:	7bbb      	ldrb	r3, [r7, #14]
 80146a4:	2b00      	cmp	r3, #0
 80146a6:	d102      	bne.n	80146ae <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80146a8:	2300      	movs	r3, #0
 80146aa:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80146ac:	e018      	b.n	80146e0 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80146ae:	7bbb      	ldrb	r3, [r7, #14]
 80146b0:	2b03      	cmp	r3, #3
 80146b2:	d115      	bne.n	80146e0 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 80146b4:	2300      	movs	r3, #0
 80146b6:	73fb      	strb	r3, [r7, #15]
      break;
 80146b8:	e012      	b.n	80146e0 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 80146ba:	2300      	movs	r3, #0
 80146bc:	73fb      	strb	r3, [r7, #15]
      break;
 80146be:	e00f      	b.n	80146e0 <USBH_HandleEnum+0x3f0>

    default:
      break;
 80146c0:	bf00      	nop
 80146c2:	e00e      	b.n	80146e2 <USBH_HandleEnum+0x3f2>
      break;
 80146c4:	bf00      	nop
 80146c6:	e00c      	b.n	80146e2 <USBH_HandleEnum+0x3f2>
      break;
 80146c8:	bf00      	nop
 80146ca:	e00a      	b.n	80146e2 <USBH_HandleEnum+0x3f2>
      break;
 80146cc:	bf00      	nop
 80146ce:	e008      	b.n	80146e2 <USBH_HandleEnum+0x3f2>
      break;
 80146d0:	bf00      	nop
 80146d2:	e006      	b.n	80146e2 <USBH_HandleEnum+0x3f2>
      break;
 80146d4:	bf00      	nop
 80146d6:	e004      	b.n	80146e2 <USBH_HandleEnum+0x3f2>
      break;
 80146d8:	bf00      	nop
 80146da:	e002      	b.n	80146e2 <USBH_HandleEnum+0x3f2>
      break;
 80146dc:	bf00      	nop
 80146de:	e000      	b.n	80146e2 <USBH_HandleEnum+0x3f2>
      break;
 80146e0:	bf00      	nop
  }
  return Status;
 80146e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80146e4:	4618      	mov	r0, r3
 80146e6:	3710      	adds	r7, #16
 80146e8:	46bd      	mov	sp, r7
 80146ea:	bd80      	pop	{r7, pc}

080146ec <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80146ec:	b480      	push	{r7}
 80146ee:	b083      	sub	sp, #12
 80146f0:	af00      	add	r7, sp, #0
 80146f2:	6078      	str	r0, [r7, #4]
 80146f4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	683a      	ldr	r2, [r7, #0]
 80146fa:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80146fe:	bf00      	nop
 8014700:	370c      	adds	r7, #12
 8014702:	46bd      	mov	sp, r7
 8014704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014708:	4770      	bx	lr

0801470a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 801470a:	b580      	push	{r7, lr}
 801470c:	b082      	sub	sp, #8
 801470e:	af00      	add	r7, sp, #0
 8014710:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014718:	1c5a      	adds	r2, r3, #1
 801471a:	687b      	ldr	r3, [r7, #4]
 801471c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8014720:	6878      	ldr	r0, [r7, #4]
 8014722:	f000 f804 	bl	801472e <USBH_HandleSof>
}
 8014726:	bf00      	nop
 8014728:	3708      	adds	r7, #8
 801472a:	46bd      	mov	sp, r7
 801472c:	bd80      	pop	{r7, pc}

0801472e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 801472e:	b580      	push	{r7, lr}
 8014730:	b082      	sub	sp, #8
 8014732:	af00      	add	r7, sp, #0
 8014734:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8014736:	687b      	ldr	r3, [r7, #4]
 8014738:	781b      	ldrb	r3, [r3, #0]
 801473a:	b2db      	uxtb	r3, r3
 801473c:	2b0b      	cmp	r3, #11
 801473e:	d10a      	bne.n	8014756 <USBH_HandleSof+0x28>
 8014740:	687b      	ldr	r3, [r7, #4]
 8014742:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8014746:	2b00      	cmp	r3, #0
 8014748:	d005      	beq.n	8014756 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 801474a:	687b      	ldr	r3, [r7, #4]
 801474c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8014750:	699b      	ldr	r3, [r3, #24]
 8014752:	6878      	ldr	r0, [r7, #4]
 8014754:	4798      	blx	r3
  }
}
 8014756:	bf00      	nop
 8014758:	3708      	adds	r7, #8
 801475a:	46bd      	mov	sp, r7
 801475c:	bd80      	pop	{r7, pc}

0801475e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 801475e:	b580      	push	{r7, lr}
 8014760:	b082      	sub	sp, #8
 8014762:	af00      	add	r7, sp, #0
 8014764:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8014766:	687b      	ldr	r3, [r7, #4]
 8014768:	2201      	movs	r2, #1
 801476a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801476e:	2300      	movs	r3, #0
 8014770:	2200      	movs	r2, #0
 8014772:	2101      	movs	r1, #1
 8014774:	6878      	ldr	r0, [r7, #4]
 8014776:	f000 f85b 	bl	8014830 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 801477a:	bf00      	nop
}
 801477c:	3708      	adds	r7, #8
 801477e:	46bd      	mov	sp, r7
 8014780:	bd80      	pop	{r7, pc}

08014782 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8014782:	b480      	push	{r7}
 8014784:	b083      	sub	sp, #12
 8014786:	af00      	add	r7, sp, #0
 8014788:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 801478a:	687b      	ldr	r3, [r7, #4]
 801478c:	2200      	movs	r2, #0
 801478e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8014792:	687b      	ldr	r3, [r7, #4]
 8014794:	2201      	movs	r2, #1
 8014796:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 801479a:	bf00      	nop
}
 801479c:	370c      	adds	r7, #12
 801479e:	46bd      	mov	sp, r7
 80147a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147a4:	4770      	bx	lr

080147a6 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80147a6:	b580      	push	{r7, lr}
 80147a8:	b082      	sub	sp, #8
 80147aa:	af00      	add	r7, sp, #0
 80147ac:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80147ae:	687b      	ldr	r3, [r7, #4]
 80147b0:	2201      	movs	r2, #1
 80147b2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80147b6:	687b      	ldr	r3, [r7, #4]
 80147b8:	2200      	movs	r2, #0
 80147ba:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80147be:	687b      	ldr	r3, [r7, #4]
 80147c0:	2200      	movs	r2, #0
 80147c2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80147c6:	2300      	movs	r3, #0
 80147c8:	2200      	movs	r2, #0
 80147ca:	2101      	movs	r1, #1
 80147cc:	6878      	ldr	r0, [r7, #4]
 80147ce:	f000 f82f 	bl	8014830 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80147d2:	2300      	movs	r3, #0
}
 80147d4:	4618      	mov	r0, r3
 80147d6:	3708      	adds	r7, #8
 80147d8:	46bd      	mov	sp, r7
 80147da:	bd80      	pop	{r7, pc}

080147dc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80147dc:	b580      	push	{r7, lr}
 80147de:	b082      	sub	sp, #8
 80147e0:	af00      	add	r7, sp, #0
 80147e2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	2201      	movs	r2, #1
 80147e8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80147ec:	687b      	ldr	r3, [r7, #4]
 80147ee:	2200      	movs	r2, #0
 80147f0:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80147f4:	687b      	ldr	r3, [r7, #4]
 80147f6:	2200      	movs	r2, #0
 80147f8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80147fc:	6878      	ldr	r0, [r7, #4]
 80147fe:	f003 fd62 	bl	80182c6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	791b      	ldrb	r3, [r3, #4]
 8014806:	4619      	mov	r1, r3
 8014808:	6878      	ldr	r0, [r7, #4]
 801480a:	f000 ffc5 	bl	8015798 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801480e:	687b      	ldr	r3, [r7, #4]
 8014810:	795b      	ldrb	r3, [r3, #5]
 8014812:	4619      	mov	r1, r3
 8014814:	6878      	ldr	r0, [r7, #4]
 8014816:	f000 ffbf 	bl	8015798 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801481a:	2300      	movs	r3, #0
 801481c:	2200      	movs	r2, #0
 801481e:	2101      	movs	r1, #1
 8014820:	6878      	ldr	r0, [r7, #4]
 8014822:	f000 f805 	bl	8014830 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8014826:	2300      	movs	r3, #0
}
 8014828:	4618      	mov	r0, r3
 801482a:	3708      	adds	r7, #8
 801482c:	46bd      	mov	sp, r7
 801482e:	bd80      	pop	{r7, pc}

08014830 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8014830:	b580      	push	{r7, lr}
 8014832:	b086      	sub	sp, #24
 8014834:	af00      	add	r7, sp, #0
 8014836:	60f8      	str	r0, [r7, #12]
 8014838:	607a      	str	r2, [r7, #4]
 801483a:	603b      	str	r3, [r7, #0]
 801483c:	460b      	mov	r3, r1
 801483e:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8014840:	7afa      	ldrb	r2, [r7, #11]
 8014842:	68fb      	ldr	r3, [r7, #12]
 8014844:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8014848:	68fb      	ldr	r3, [r7, #12]
 801484a:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 801484e:	4618      	mov	r0, r3
 8014850:	f001 f9c8 	bl	8015be4 <osMessageWaiting>
 8014854:	4603      	mov	r3, r0
 8014856:	f1c3 0310 	rsb	r3, r3, #16
 801485a:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 801485c:	697b      	ldr	r3, [r7, #20]
 801485e:	2b00      	cmp	r3, #0
 8014860:	d009      	beq.n	8014876 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8014862:	68fb      	ldr	r3, [r7, #12]
 8014864:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8014868:	68fb      	ldr	r3, [r7, #12]
 801486a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 801486e:	687a      	ldr	r2, [r7, #4]
 8014870:	4619      	mov	r1, r3
 8014872:	f001 f903 	bl	8015a7c <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8014876:	bf00      	nop
 8014878:	3718      	adds	r7, #24
 801487a:	46bd      	mov	sp, r7
 801487c:	bd80      	pop	{r7, pc}

0801487e <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 801487e:	b580      	push	{r7, lr}
 8014880:	b086      	sub	sp, #24
 8014882:	af00      	add	r7, sp, #0
 8014884:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8014886:	687b      	ldr	r3, [r7, #4]
 8014888:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 801488c:	f107 030c 	add.w	r3, r7, #12
 8014890:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014894:	4618      	mov	r0, r3
 8014896:	f001 f931 	bl	8015afc <osMessageGet>
    if (event.status == osEventMessage)
 801489a:	68fb      	ldr	r3, [r7, #12]
 801489c:	2b10      	cmp	r3, #16
 801489e:	d1f2      	bne.n	8014886 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 80148a0:	6878      	ldr	r0, [r7, #4]
 80148a2:	f7ff fb0b 	bl	8013ebc <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 80148a6:	e7ee      	b.n	8014886 <USBH_Process_OS+0x8>

080148a8 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 80148a8:	b580      	push	{r7, lr}
 80148aa:	b082      	sub	sp, #8
 80148ac:	af00      	add	r7, sp, #0
 80148ae:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80148b0:	2300      	movs	r3, #0
 80148b2:	2200      	movs	r2, #0
 80148b4:	2101      	movs	r1, #1
 80148b6:	6878      	ldr	r0, [r7, #4]
 80148b8:	f7ff ffba 	bl	8014830 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80148bc:	2300      	movs	r3, #0
}
 80148be:	4618      	mov	r0, r3
 80148c0:	3708      	adds	r7, #8
 80148c2:	46bd      	mov	sp, r7
 80148c4:	bd80      	pop	{r7, pc}

080148c6 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80148c6:	b580      	push	{r7, lr}
 80148c8:	b086      	sub	sp, #24
 80148ca:	af02      	add	r7, sp, #8
 80148cc:	6078      	str	r0, [r7, #4]
 80148ce:	460b      	mov	r3, r1
 80148d0:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80148d2:	887b      	ldrh	r3, [r7, #2]
 80148d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80148d8:	d901      	bls.n	80148de <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80148da:	2303      	movs	r3, #3
 80148dc:	e01b      	b.n	8014916 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80148de:	687b      	ldr	r3, [r7, #4]
 80148e0:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80148e4:	887b      	ldrh	r3, [r7, #2]
 80148e6:	9300      	str	r3, [sp, #0]
 80148e8:	4613      	mov	r3, r2
 80148ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80148ee:	2100      	movs	r1, #0
 80148f0:	6878      	ldr	r0, [r7, #4]
 80148f2:	f000 f872 	bl	80149da <USBH_GetDescriptor>
 80148f6:	4603      	mov	r3, r0
 80148f8:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80148fa:	7bfb      	ldrb	r3, [r7, #15]
 80148fc:	2b00      	cmp	r3, #0
 80148fe:	d109      	bne.n	8014914 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8014906:	887a      	ldrh	r2, [r7, #2]
 8014908:	4619      	mov	r1, r3
 801490a:	6878      	ldr	r0, [r7, #4]
 801490c:	f000 f92a 	bl	8014b64 <USBH_ParseDevDesc>
 8014910:	4603      	mov	r3, r0
 8014912:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8014914:	7bfb      	ldrb	r3, [r7, #15]
}
 8014916:	4618      	mov	r0, r3
 8014918:	3710      	adds	r7, #16
 801491a:	46bd      	mov	sp, r7
 801491c:	bd80      	pop	{r7, pc}

0801491e <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 801491e:	b580      	push	{r7, lr}
 8014920:	b086      	sub	sp, #24
 8014922:	af02      	add	r7, sp, #8
 8014924:	6078      	str	r0, [r7, #4]
 8014926:	460b      	mov	r3, r1
 8014928:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 801492a:	687b      	ldr	r3, [r7, #4]
 801492c:	331c      	adds	r3, #28
 801492e:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8014930:	887b      	ldrh	r3, [r7, #2]
 8014932:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014936:	d901      	bls.n	801493c <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8014938:	2303      	movs	r3, #3
 801493a:	e016      	b.n	801496a <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 801493c:	887b      	ldrh	r3, [r7, #2]
 801493e:	9300      	str	r3, [sp, #0]
 8014940:	68bb      	ldr	r3, [r7, #8]
 8014942:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014946:	2100      	movs	r1, #0
 8014948:	6878      	ldr	r0, [r7, #4]
 801494a:	f000 f846 	bl	80149da <USBH_GetDescriptor>
 801494e:	4603      	mov	r3, r0
 8014950:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8014952:	7bfb      	ldrb	r3, [r7, #15]
 8014954:	2b00      	cmp	r3, #0
 8014956:	d107      	bne.n	8014968 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8014958:	887b      	ldrh	r3, [r7, #2]
 801495a:	461a      	mov	r2, r3
 801495c:	68b9      	ldr	r1, [r7, #8]
 801495e:	6878      	ldr	r0, [r7, #4]
 8014960:	f000 f9b0 	bl	8014cc4 <USBH_ParseCfgDesc>
 8014964:	4603      	mov	r3, r0
 8014966:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8014968:	7bfb      	ldrb	r3, [r7, #15]
}
 801496a:	4618      	mov	r0, r3
 801496c:	3710      	adds	r7, #16
 801496e:	46bd      	mov	sp, r7
 8014970:	bd80      	pop	{r7, pc}

08014972 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8014972:	b580      	push	{r7, lr}
 8014974:	b088      	sub	sp, #32
 8014976:	af02      	add	r7, sp, #8
 8014978:	60f8      	str	r0, [r7, #12]
 801497a:	607a      	str	r2, [r7, #4]
 801497c:	461a      	mov	r2, r3
 801497e:	460b      	mov	r3, r1
 8014980:	72fb      	strb	r3, [r7, #11]
 8014982:	4613      	mov	r3, r2
 8014984:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8014986:	893b      	ldrh	r3, [r7, #8]
 8014988:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801498c:	d802      	bhi.n	8014994 <USBH_Get_StringDesc+0x22>
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	2b00      	cmp	r3, #0
 8014992:	d101      	bne.n	8014998 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8014994:	2303      	movs	r3, #3
 8014996:	e01c      	b.n	80149d2 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8014998:	7afb      	ldrb	r3, [r7, #11]
 801499a:	b29b      	uxth	r3, r3
 801499c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80149a0:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80149a2:	68fb      	ldr	r3, [r7, #12]
 80149a4:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80149a8:	893b      	ldrh	r3, [r7, #8]
 80149aa:	9300      	str	r3, [sp, #0]
 80149ac:	460b      	mov	r3, r1
 80149ae:	2100      	movs	r1, #0
 80149b0:	68f8      	ldr	r0, [r7, #12]
 80149b2:	f000 f812 	bl	80149da <USBH_GetDescriptor>
 80149b6:	4603      	mov	r3, r0
 80149b8:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80149ba:	7dfb      	ldrb	r3, [r7, #23]
 80149bc:	2b00      	cmp	r3, #0
 80149be:	d107      	bne.n	80149d0 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80149c0:	68fb      	ldr	r3, [r7, #12]
 80149c2:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80149c6:	893a      	ldrh	r2, [r7, #8]
 80149c8:	6879      	ldr	r1, [r7, #4]
 80149ca:	4618      	mov	r0, r3
 80149cc:	f000 fb8d 	bl	80150ea <USBH_ParseStringDesc>
  }

  return status;
 80149d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80149d2:	4618      	mov	r0, r3
 80149d4:	3718      	adds	r7, #24
 80149d6:	46bd      	mov	sp, r7
 80149d8:	bd80      	pop	{r7, pc}

080149da <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80149da:	b580      	push	{r7, lr}
 80149dc:	b084      	sub	sp, #16
 80149de:	af00      	add	r7, sp, #0
 80149e0:	60f8      	str	r0, [r7, #12]
 80149e2:	607b      	str	r3, [r7, #4]
 80149e4:	460b      	mov	r3, r1
 80149e6:	72fb      	strb	r3, [r7, #11]
 80149e8:	4613      	mov	r3, r2
 80149ea:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80149ec:	68fb      	ldr	r3, [r7, #12]
 80149ee:	789b      	ldrb	r3, [r3, #2]
 80149f0:	2b01      	cmp	r3, #1
 80149f2:	d11c      	bne.n	8014a2e <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80149f4:	7afb      	ldrb	r3, [r7, #11]
 80149f6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80149fa:	b2da      	uxtb	r2, r3
 80149fc:	68fb      	ldr	r3, [r7, #12]
 80149fe:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8014a00:	68fb      	ldr	r3, [r7, #12]
 8014a02:	2206      	movs	r2, #6
 8014a04:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8014a06:	68fb      	ldr	r3, [r7, #12]
 8014a08:	893a      	ldrh	r2, [r7, #8]
 8014a0a:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8014a0c:	893b      	ldrh	r3, [r7, #8]
 8014a0e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8014a12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8014a16:	d104      	bne.n	8014a22 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8014a18:	68fb      	ldr	r3, [r7, #12]
 8014a1a:	f240 4209 	movw	r2, #1033	@ 0x409
 8014a1e:	829a      	strh	r2, [r3, #20]
 8014a20:	e002      	b.n	8014a28 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8014a22:	68fb      	ldr	r3, [r7, #12]
 8014a24:	2200      	movs	r2, #0
 8014a26:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8014a28:	68fb      	ldr	r3, [r7, #12]
 8014a2a:	8b3a      	ldrh	r2, [r7, #24]
 8014a2c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8014a2e:	8b3b      	ldrh	r3, [r7, #24]
 8014a30:	461a      	mov	r2, r3
 8014a32:	6879      	ldr	r1, [r7, #4]
 8014a34:	68f8      	ldr	r0, [r7, #12]
 8014a36:	f000 fba5 	bl	8015184 <USBH_CtlReq>
 8014a3a:	4603      	mov	r3, r0
}
 8014a3c:	4618      	mov	r0, r3
 8014a3e:	3710      	adds	r7, #16
 8014a40:	46bd      	mov	sp, r7
 8014a42:	bd80      	pop	{r7, pc}

08014a44 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8014a44:	b580      	push	{r7, lr}
 8014a46:	b082      	sub	sp, #8
 8014a48:	af00      	add	r7, sp, #0
 8014a4a:	6078      	str	r0, [r7, #4]
 8014a4c:	460b      	mov	r3, r1
 8014a4e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8014a50:	687b      	ldr	r3, [r7, #4]
 8014a52:	789b      	ldrb	r3, [r3, #2]
 8014a54:	2b01      	cmp	r3, #1
 8014a56:	d10f      	bne.n	8014a78 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	2200      	movs	r2, #0
 8014a5c:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8014a5e:	687b      	ldr	r3, [r7, #4]
 8014a60:	2205      	movs	r2, #5
 8014a62:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8014a64:	78fb      	ldrb	r3, [r7, #3]
 8014a66:	b29a      	uxth	r2, r3
 8014a68:	687b      	ldr	r3, [r7, #4]
 8014a6a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	2200      	movs	r2, #0
 8014a70:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8014a72:	687b      	ldr	r3, [r7, #4]
 8014a74:	2200      	movs	r2, #0
 8014a76:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8014a78:	2200      	movs	r2, #0
 8014a7a:	2100      	movs	r1, #0
 8014a7c:	6878      	ldr	r0, [r7, #4]
 8014a7e:	f000 fb81 	bl	8015184 <USBH_CtlReq>
 8014a82:	4603      	mov	r3, r0
}
 8014a84:	4618      	mov	r0, r3
 8014a86:	3708      	adds	r7, #8
 8014a88:	46bd      	mov	sp, r7
 8014a8a:	bd80      	pop	{r7, pc}

08014a8c <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8014a8c:	b580      	push	{r7, lr}
 8014a8e:	b082      	sub	sp, #8
 8014a90:	af00      	add	r7, sp, #0
 8014a92:	6078      	str	r0, [r7, #4]
 8014a94:	460b      	mov	r3, r1
 8014a96:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8014a98:	687b      	ldr	r3, [r7, #4]
 8014a9a:	789b      	ldrb	r3, [r3, #2]
 8014a9c:	2b01      	cmp	r3, #1
 8014a9e:	d10e      	bne.n	8014abe <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	2200      	movs	r2, #0
 8014aa4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	2209      	movs	r2, #9
 8014aaa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	887a      	ldrh	r2, [r7, #2]
 8014ab0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	2200      	movs	r2, #0
 8014ab6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	2200      	movs	r2, #0
 8014abc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8014abe:	2200      	movs	r2, #0
 8014ac0:	2100      	movs	r1, #0
 8014ac2:	6878      	ldr	r0, [r7, #4]
 8014ac4:	f000 fb5e 	bl	8015184 <USBH_CtlReq>
 8014ac8:	4603      	mov	r3, r0
}
 8014aca:	4618      	mov	r0, r3
 8014acc:	3708      	adds	r7, #8
 8014ace:	46bd      	mov	sp, r7
 8014ad0:	bd80      	pop	{r7, pc}

08014ad2 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8014ad2:	b580      	push	{r7, lr}
 8014ad4:	b082      	sub	sp, #8
 8014ad6:	af00      	add	r7, sp, #0
 8014ad8:	6078      	str	r0, [r7, #4]
 8014ada:	460b      	mov	r3, r1
 8014adc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	789b      	ldrb	r3, [r3, #2]
 8014ae2:	2b01      	cmp	r3, #1
 8014ae4:	d10f      	bne.n	8014b06 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	2200      	movs	r2, #0
 8014aea:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	2203      	movs	r2, #3
 8014af0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8014af2:	78fb      	ldrb	r3, [r7, #3]
 8014af4:	b29a      	uxth	r2, r3
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	2200      	movs	r2, #0
 8014afe:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	2200      	movs	r2, #0
 8014b04:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8014b06:	2200      	movs	r2, #0
 8014b08:	2100      	movs	r1, #0
 8014b0a:	6878      	ldr	r0, [r7, #4]
 8014b0c:	f000 fb3a 	bl	8015184 <USBH_CtlReq>
 8014b10:	4603      	mov	r3, r0
}
 8014b12:	4618      	mov	r0, r3
 8014b14:	3708      	adds	r7, #8
 8014b16:	46bd      	mov	sp, r7
 8014b18:	bd80      	pop	{r7, pc}

08014b1a <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8014b1a:	b580      	push	{r7, lr}
 8014b1c:	b082      	sub	sp, #8
 8014b1e:	af00      	add	r7, sp, #0
 8014b20:	6078      	str	r0, [r7, #4]
 8014b22:	460b      	mov	r3, r1
 8014b24:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	789b      	ldrb	r3, [r3, #2]
 8014b2a:	2b01      	cmp	r3, #1
 8014b2c:	d10f      	bne.n	8014b4e <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8014b2e:	687b      	ldr	r3, [r7, #4]
 8014b30:	2202      	movs	r2, #2
 8014b32:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	2201      	movs	r2, #1
 8014b38:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8014b3a:	687b      	ldr	r3, [r7, #4]
 8014b3c:	2200      	movs	r2, #0
 8014b3e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8014b40:	78fb      	ldrb	r3, [r7, #3]
 8014b42:	b29a      	uxth	r2, r3
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	2200      	movs	r2, #0
 8014b4c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8014b4e:	2200      	movs	r2, #0
 8014b50:	2100      	movs	r1, #0
 8014b52:	6878      	ldr	r0, [r7, #4]
 8014b54:	f000 fb16 	bl	8015184 <USBH_CtlReq>
 8014b58:	4603      	mov	r3, r0
}
 8014b5a:	4618      	mov	r0, r3
 8014b5c:	3708      	adds	r7, #8
 8014b5e:	46bd      	mov	sp, r7
 8014b60:	bd80      	pop	{r7, pc}
	...

08014b64 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8014b64:	b480      	push	{r7}
 8014b66:	b087      	sub	sp, #28
 8014b68:	af00      	add	r7, sp, #0
 8014b6a:	60f8      	str	r0, [r7, #12]
 8014b6c:	60b9      	str	r1, [r7, #8]
 8014b6e:	4613      	mov	r3, r2
 8014b70:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8014b72:	68fb      	ldr	r3, [r7, #12]
 8014b74:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8014b78:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8014b7a:	2300      	movs	r3, #0
 8014b7c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8014b7e:	68bb      	ldr	r3, [r7, #8]
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	d101      	bne.n	8014b88 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8014b84:	2302      	movs	r3, #2
 8014b86:	e094      	b.n	8014cb2 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8014b88:	68bb      	ldr	r3, [r7, #8]
 8014b8a:	781a      	ldrb	r2, [r3, #0]
 8014b8c:	693b      	ldr	r3, [r7, #16]
 8014b8e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8014b90:	68bb      	ldr	r3, [r7, #8]
 8014b92:	785a      	ldrb	r2, [r3, #1]
 8014b94:	693b      	ldr	r3, [r7, #16]
 8014b96:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8014b98:	68bb      	ldr	r3, [r7, #8]
 8014b9a:	3302      	adds	r3, #2
 8014b9c:	781b      	ldrb	r3, [r3, #0]
 8014b9e:	461a      	mov	r2, r3
 8014ba0:	68bb      	ldr	r3, [r7, #8]
 8014ba2:	3303      	adds	r3, #3
 8014ba4:	781b      	ldrb	r3, [r3, #0]
 8014ba6:	021b      	lsls	r3, r3, #8
 8014ba8:	b29b      	uxth	r3, r3
 8014baa:	4313      	orrs	r3, r2
 8014bac:	b29a      	uxth	r2, r3
 8014bae:	693b      	ldr	r3, [r7, #16]
 8014bb0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8014bb2:	68bb      	ldr	r3, [r7, #8]
 8014bb4:	791a      	ldrb	r2, [r3, #4]
 8014bb6:	693b      	ldr	r3, [r7, #16]
 8014bb8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8014bba:	68bb      	ldr	r3, [r7, #8]
 8014bbc:	795a      	ldrb	r2, [r3, #5]
 8014bbe:	693b      	ldr	r3, [r7, #16]
 8014bc0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8014bc2:	68bb      	ldr	r3, [r7, #8]
 8014bc4:	799a      	ldrb	r2, [r3, #6]
 8014bc6:	693b      	ldr	r3, [r7, #16]
 8014bc8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8014bca:	68bb      	ldr	r3, [r7, #8]
 8014bcc:	79da      	ldrb	r2, [r3, #7]
 8014bce:	693b      	ldr	r3, [r7, #16]
 8014bd0:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8014bd2:	68fb      	ldr	r3, [r7, #12]
 8014bd4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	d004      	beq.n	8014be6 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8014bdc:	68fb      	ldr	r3, [r7, #12]
 8014bde:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8014be2:	2b01      	cmp	r3, #1
 8014be4:	d11b      	bne.n	8014c1e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8014be6:	693b      	ldr	r3, [r7, #16]
 8014be8:	79db      	ldrb	r3, [r3, #7]
 8014bea:	2b20      	cmp	r3, #32
 8014bec:	dc0f      	bgt.n	8014c0e <USBH_ParseDevDesc+0xaa>
 8014bee:	2b08      	cmp	r3, #8
 8014bf0:	db0f      	blt.n	8014c12 <USBH_ParseDevDesc+0xae>
 8014bf2:	3b08      	subs	r3, #8
 8014bf4:	4a32      	ldr	r2, [pc, #200]	@ (8014cc0 <USBH_ParseDevDesc+0x15c>)
 8014bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8014bfa:	f003 0301 	and.w	r3, r3, #1
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	bf14      	ite	ne
 8014c02:	2301      	movne	r3, #1
 8014c04:	2300      	moveq	r3, #0
 8014c06:	b2db      	uxtb	r3, r3
 8014c08:	2b00      	cmp	r3, #0
 8014c0a:	d106      	bne.n	8014c1a <USBH_ParseDevDesc+0xb6>
 8014c0c:	e001      	b.n	8014c12 <USBH_ParseDevDesc+0xae>
 8014c0e:	2b40      	cmp	r3, #64	@ 0x40
 8014c10:	d003      	beq.n	8014c1a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8014c12:	693b      	ldr	r3, [r7, #16]
 8014c14:	2208      	movs	r2, #8
 8014c16:	71da      	strb	r2, [r3, #7]
        break;
 8014c18:	e000      	b.n	8014c1c <USBH_ParseDevDesc+0xb8>
        break;
 8014c1a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8014c1c:	e00e      	b.n	8014c3c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8014c1e:	68fb      	ldr	r3, [r7, #12]
 8014c20:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014c24:	2b02      	cmp	r3, #2
 8014c26:	d107      	bne.n	8014c38 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8014c28:	693b      	ldr	r3, [r7, #16]
 8014c2a:	79db      	ldrb	r3, [r3, #7]
 8014c2c:	2b08      	cmp	r3, #8
 8014c2e:	d005      	beq.n	8014c3c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8014c30:	693b      	ldr	r3, [r7, #16]
 8014c32:	2208      	movs	r2, #8
 8014c34:	71da      	strb	r2, [r3, #7]
 8014c36:	e001      	b.n	8014c3c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8014c38:	2303      	movs	r3, #3
 8014c3a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8014c3c:	88fb      	ldrh	r3, [r7, #6]
 8014c3e:	2b08      	cmp	r3, #8
 8014c40:	d936      	bls.n	8014cb0 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8014c42:	68bb      	ldr	r3, [r7, #8]
 8014c44:	3308      	adds	r3, #8
 8014c46:	781b      	ldrb	r3, [r3, #0]
 8014c48:	461a      	mov	r2, r3
 8014c4a:	68bb      	ldr	r3, [r7, #8]
 8014c4c:	3309      	adds	r3, #9
 8014c4e:	781b      	ldrb	r3, [r3, #0]
 8014c50:	021b      	lsls	r3, r3, #8
 8014c52:	b29b      	uxth	r3, r3
 8014c54:	4313      	orrs	r3, r2
 8014c56:	b29a      	uxth	r2, r3
 8014c58:	693b      	ldr	r3, [r7, #16]
 8014c5a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8014c5c:	68bb      	ldr	r3, [r7, #8]
 8014c5e:	330a      	adds	r3, #10
 8014c60:	781b      	ldrb	r3, [r3, #0]
 8014c62:	461a      	mov	r2, r3
 8014c64:	68bb      	ldr	r3, [r7, #8]
 8014c66:	330b      	adds	r3, #11
 8014c68:	781b      	ldrb	r3, [r3, #0]
 8014c6a:	021b      	lsls	r3, r3, #8
 8014c6c:	b29b      	uxth	r3, r3
 8014c6e:	4313      	orrs	r3, r2
 8014c70:	b29a      	uxth	r2, r3
 8014c72:	693b      	ldr	r3, [r7, #16]
 8014c74:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8014c76:	68bb      	ldr	r3, [r7, #8]
 8014c78:	330c      	adds	r3, #12
 8014c7a:	781b      	ldrb	r3, [r3, #0]
 8014c7c:	461a      	mov	r2, r3
 8014c7e:	68bb      	ldr	r3, [r7, #8]
 8014c80:	330d      	adds	r3, #13
 8014c82:	781b      	ldrb	r3, [r3, #0]
 8014c84:	021b      	lsls	r3, r3, #8
 8014c86:	b29b      	uxth	r3, r3
 8014c88:	4313      	orrs	r3, r2
 8014c8a:	b29a      	uxth	r2, r3
 8014c8c:	693b      	ldr	r3, [r7, #16]
 8014c8e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8014c90:	68bb      	ldr	r3, [r7, #8]
 8014c92:	7b9a      	ldrb	r2, [r3, #14]
 8014c94:	693b      	ldr	r3, [r7, #16]
 8014c96:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8014c98:	68bb      	ldr	r3, [r7, #8]
 8014c9a:	7bda      	ldrb	r2, [r3, #15]
 8014c9c:	693b      	ldr	r3, [r7, #16]
 8014c9e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8014ca0:	68bb      	ldr	r3, [r7, #8]
 8014ca2:	7c1a      	ldrb	r2, [r3, #16]
 8014ca4:	693b      	ldr	r3, [r7, #16]
 8014ca6:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8014ca8:	68bb      	ldr	r3, [r7, #8]
 8014caa:	7c5a      	ldrb	r2, [r3, #17]
 8014cac:	693b      	ldr	r3, [r7, #16]
 8014cae:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8014cb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8014cb2:	4618      	mov	r0, r3
 8014cb4:	371c      	adds	r7, #28
 8014cb6:	46bd      	mov	sp, r7
 8014cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cbc:	4770      	bx	lr
 8014cbe:	bf00      	nop
 8014cc0:	01000101 	.word	0x01000101

08014cc4 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8014cc4:	b580      	push	{r7, lr}
 8014cc6:	b08c      	sub	sp, #48	@ 0x30
 8014cc8:	af00      	add	r7, sp, #0
 8014cca:	60f8      	str	r0, [r7, #12]
 8014ccc:	60b9      	str	r1, [r7, #8]
 8014cce:	4613      	mov	r3, r2
 8014cd0:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8014cd2:	68fb      	ldr	r3, [r7, #12]
 8014cd4:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8014cd8:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8014cda:	2300      	movs	r3, #0
 8014cdc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8014ce0:	2300      	movs	r3, #0
 8014ce2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8014ce6:	2300      	movs	r3, #0
 8014ce8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8014cec:	68bb      	ldr	r3, [r7, #8]
 8014cee:	2b00      	cmp	r3, #0
 8014cf0:	d101      	bne.n	8014cf6 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8014cf2:	2302      	movs	r3, #2
 8014cf4:	e0de      	b.n	8014eb4 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8014cf6:	68bb      	ldr	r3, [r7, #8]
 8014cf8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8014cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cfc:	781b      	ldrb	r3, [r3, #0]
 8014cfe:	2b09      	cmp	r3, #9
 8014d00:	d002      	beq.n	8014d08 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8014d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d04:	2209      	movs	r2, #9
 8014d06:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8014d08:	68bb      	ldr	r3, [r7, #8]
 8014d0a:	781a      	ldrb	r2, [r3, #0]
 8014d0c:	6a3b      	ldr	r3, [r7, #32]
 8014d0e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8014d10:	68bb      	ldr	r3, [r7, #8]
 8014d12:	785a      	ldrb	r2, [r3, #1]
 8014d14:	6a3b      	ldr	r3, [r7, #32]
 8014d16:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8014d18:	68bb      	ldr	r3, [r7, #8]
 8014d1a:	3302      	adds	r3, #2
 8014d1c:	781b      	ldrb	r3, [r3, #0]
 8014d1e:	461a      	mov	r2, r3
 8014d20:	68bb      	ldr	r3, [r7, #8]
 8014d22:	3303      	adds	r3, #3
 8014d24:	781b      	ldrb	r3, [r3, #0]
 8014d26:	021b      	lsls	r3, r3, #8
 8014d28:	b29b      	uxth	r3, r3
 8014d2a:	4313      	orrs	r3, r2
 8014d2c:	b29b      	uxth	r3, r3
 8014d2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014d32:	bf28      	it	cs
 8014d34:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8014d38:	b29a      	uxth	r2, r3
 8014d3a:	6a3b      	ldr	r3, [r7, #32]
 8014d3c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8014d3e:	68bb      	ldr	r3, [r7, #8]
 8014d40:	791a      	ldrb	r2, [r3, #4]
 8014d42:	6a3b      	ldr	r3, [r7, #32]
 8014d44:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8014d46:	68bb      	ldr	r3, [r7, #8]
 8014d48:	795a      	ldrb	r2, [r3, #5]
 8014d4a:	6a3b      	ldr	r3, [r7, #32]
 8014d4c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8014d4e:	68bb      	ldr	r3, [r7, #8]
 8014d50:	799a      	ldrb	r2, [r3, #6]
 8014d52:	6a3b      	ldr	r3, [r7, #32]
 8014d54:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8014d56:	68bb      	ldr	r3, [r7, #8]
 8014d58:	79da      	ldrb	r2, [r3, #7]
 8014d5a:	6a3b      	ldr	r3, [r7, #32]
 8014d5c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8014d5e:	68bb      	ldr	r3, [r7, #8]
 8014d60:	7a1a      	ldrb	r2, [r3, #8]
 8014d62:	6a3b      	ldr	r3, [r7, #32]
 8014d64:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8014d66:	88fb      	ldrh	r3, [r7, #6]
 8014d68:	2b09      	cmp	r3, #9
 8014d6a:	f240 80a1 	bls.w	8014eb0 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8014d6e:	2309      	movs	r3, #9
 8014d70:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8014d72:	2300      	movs	r3, #0
 8014d74:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8014d76:	e085      	b.n	8014e84 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8014d78:	f107 0316 	add.w	r3, r7, #22
 8014d7c:	4619      	mov	r1, r3
 8014d7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014d80:	f000 f9e6 	bl	8015150 <USBH_GetNextDesc>
 8014d84:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8014d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d88:	785b      	ldrb	r3, [r3, #1]
 8014d8a:	2b04      	cmp	r3, #4
 8014d8c:	d17a      	bne.n	8014e84 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8014d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d90:	781b      	ldrb	r3, [r3, #0]
 8014d92:	2b09      	cmp	r3, #9
 8014d94:	d002      	beq.n	8014d9c <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8014d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d98:	2209      	movs	r2, #9
 8014d9a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8014d9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014da0:	221a      	movs	r2, #26
 8014da2:	fb02 f303 	mul.w	r3, r2, r3
 8014da6:	3308      	adds	r3, #8
 8014da8:	6a3a      	ldr	r2, [r7, #32]
 8014daa:	4413      	add	r3, r2
 8014dac:	3302      	adds	r3, #2
 8014dae:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8014db0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014db2:	69f8      	ldr	r0, [r7, #28]
 8014db4:	f000 f882 	bl	8014ebc <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8014db8:	2300      	movs	r3, #0
 8014dba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8014dbe:	2300      	movs	r3, #0
 8014dc0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8014dc2:	e043      	b.n	8014e4c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8014dc4:	f107 0316 	add.w	r3, r7, #22
 8014dc8:	4619      	mov	r1, r3
 8014dca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014dcc:	f000 f9c0 	bl	8015150 <USBH_GetNextDesc>
 8014dd0:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8014dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dd4:	785b      	ldrb	r3, [r3, #1]
 8014dd6:	2b05      	cmp	r3, #5
 8014dd8:	d138      	bne.n	8014e4c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8014dda:	69fb      	ldr	r3, [r7, #28]
 8014ddc:	795b      	ldrb	r3, [r3, #5]
 8014dde:	2b01      	cmp	r3, #1
 8014de0:	d113      	bne.n	8014e0a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8014de2:	69fb      	ldr	r3, [r7, #28]
 8014de4:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8014de6:	2b02      	cmp	r3, #2
 8014de8:	d003      	beq.n	8014df2 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8014dea:	69fb      	ldr	r3, [r7, #28]
 8014dec:	799b      	ldrb	r3, [r3, #6]
 8014dee:	2b03      	cmp	r3, #3
 8014df0:	d10b      	bne.n	8014e0a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8014df2:	69fb      	ldr	r3, [r7, #28]
 8014df4:	79db      	ldrb	r3, [r3, #7]
 8014df6:	2b00      	cmp	r3, #0
 8014df8:	d10b      	bne.n	8014e12 <USBH_ParseCfgDesc+0x14e>
 8014dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dfc:	781b      	ldrb	r3, [r3, #0]
 8014dfe:	2b09      	cmp	r3, #9
 8014e00:	d007      	beq.n	8014e12 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8014e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e04:	2209      	movs	r2, #9
 8014e06:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8014e08:	e003      	b.n	8014e12 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8014e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e0c:	2207      	movs	r2, #7
 8014e0e:	701a      	strb	r2, [r3, #0]
 8014e10:	e000      	b.n	8014e14 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8014e12:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8014e14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014e18:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014e1c:	3201      	adds	r2, #1
 8014e1e:	00d2      	lsls	r2, r2, #3
 8014e20:	211a      	movs	r1, #26
 8014e22:	fb01 f303 	mul.w	r3, r1, r3
 8014e26:	4413      	add	r3, r2
 8014e28:	3308      	adds	r3, #8
 8014e2a:	6a3a      	ldr	r2, [r7, #32]
 8014e2c:	4413      	add	r3, r2
 8014e2e:	3304      	adds	r3, #4
 8014e30:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8014e32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014e34:	69b9      	ldr	r1, [r7, #24]
 8014e36:	68f8      	ldr	r0, [r7, #12]
 8014e38:	f000 f86f 	bl	8014f1a <USBH_ParseEPDesc>
 8014e3c:	4603      	mov	r3, r0
 8014e3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8014e42:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014e46:	3301      	adds	r3, #1
 8014e48:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8014e4c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014e50:	2b01      	cmp	r3, #1
 8014e52:	d80a      	bhi.n	8014e6a <USBH_ParseCfgDesc+0x1a6>
 8014e54:	69fb      	ldr	r3, [r7, #28]
 8014e56:	791b      	ldrb	r3, [r3, #4]
 8014e58:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014e5c:	429a      	cmp	r2, r3
 8014e5e:	d204      	bcs.n	8014e6a <USBH_ParseCfgDesc+0x1a6>
 8014e60:	6a3b      	ldr	r3, [r7, #32]
 8014e62:	885a      	ldrh	r2, [r3, #2]
 8014e64:	8afb      	ldrh	r3, [r7, #22]
 8014e66:	429a      	cmp	r2, r3
 8014e68:	d8ac      	bhi.n	8014dc4 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8014e6a:	69fb      	ldr	r3, [r7, #28]
 8014e6c:	791b      	ldrb	r3, [r3, #4]
 8014e6e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014e72:	429a      	cmp	r2, r3
 8014e74:	d201      	bcs.n	8014e7a <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8014e76:	2303      	movs	r3, #3
 8014e78:	e01c      	b.n	8014eb4 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8014e7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014e7e:	3301      	adds	r3, #1
 8014e80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8014e84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014e88:	2b01      	cmp	r3, #1
 8014e8a:	d805      	bhi.n	8014e98 <USBH_ParseCfgDesc+0x1d4>
 8014e8c:	6a3b      	ldr	r3, [r7, #32]
 8014e8e:	885a      	ldrh	r2, [r3, #2]
 8014e90:	8afb      	ldrh	r3, [r7, #22]
 8014e92:	429a      	cmp	r2, r3
 8014e94:	f63f af70 	bhi.w	8014d78 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8014e98:	6a3b      	ldr	r3, [r7, #32]
 8014e9a:	791b      	ldrb	r3, [r3, #4]
 8014e9c:	2b02      	cmp	r3, #2
 8014e9e:	bf28      	it	cs
 8014ea0:	2302      	movcs	r3, #2
 8014ea2:	b2db      	uxtb	r3, r3
 8014ea4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8014ea8:	429a      	cmp	r2, r3
 8014eaa:	d201      	bcs.n	8014eb0 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8014eac:	2303      	movs	r3, #3
 8014eae:	e001      	b.n	8014eb4 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8014eb0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8014eb4:	4618      	mov	r0, r3
 8014eb6:	3730      	adds	r7, #48	@ 0x30
 8014eb8:	46bd      	mov	sp, r7
 8014eba:	bd80      	pop	{r7, pc}

08014ebc <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8014ebc:	b480      	push	{r7}
 8014ebe:	b083      	sub	sp, #12
 8014ec0:	af00      	add	r7, sp, #0
 8014ec2:	6078      	str	r0, [r7, #4]
 8014ec4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8014ec6:	683b      	ldr	r3, [r7, #0]
 8014ec8:	781a      	ldrb	r2, [r3, #0]
 8014eca:	687b      	ldr	r3, [r7, #4]
 8014ecc:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8014ece:	683b      	ldr	r3, [r7, #0]
 8014ed0:	785a      	ldrb	r2, [r3, #1]
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8014ed6:	683b      	ldr	r3, [r7, #0]
 8014ed8:	789a      	ldrb	r2, [r3, #2]
 8014eda:	687b      	ldr	r3, [r7, #4]
 8014edc:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8014ede:	683b      	ldr	r3, [r7, #0]
 8014ee0:	78da      	ldrb	r2, [r3, #3]
 8014ee2:	687b      	ldr	r3, [r7, #4]
 8014ee4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8014ee6:	683b      	ldr	r3, [r7, #0]
 8014ee8:	791a      	ldrb	r2, [r3, #4]
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8014eee:	683b      	ldr	r3, [r7, #0]
 8014ef0:	795a      	ldrb	r2, [r3, #5]
 8014ef2:	687b      	ldr	r3, [r7, #4]
 8014ef4:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8014ef6:	683b      	ldr	r3, [r7, #0]
 8014ef8:	799a      	ldrb	r2, [r3, #6]
 8014efa:	687b      	ldr	r3, [r7, #4]
 8014efc:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8014efe:	683b      	ldr	r3, [r7, #0]
 8014f00:	79da      	ldrb	r2, [r3, #7]
 8014f02:	687b      	ldr	r3, [r7, #4]
 8014f04:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8014f06:	683b      	ldr	r3, [r7, #0]
 8014f08:	7a1a      	ldrb	r2, [r3, #8]
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	721a      	strb	r2, [r3, #8]
}
 8014f0e:	bf00      	nop
 8014f10:	370c      	adds	r7, #12
 8014f12:	46bd      	mov	sp, r7
 8014f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f18:	4770      	bx	lr

08014f1a <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8014f1a:	b480      	push	{r7}
 8014f1c:	b087      	sub	sp, #28
 8014f1e:	af00      	add	r7, sp, #0
 8014f20:	60f8      	str	r0, [r7, #12]
 8014f22:	60b9      	str	r1, [r7, #8]
 8014f24:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8014f26:	2300      	movs	r3, #0
 8014f28:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	781a      	ldrb	r2, [r3, #0]
 8014f2e:	68bb      	ldr	r3, [r7, #8]
 8014f30:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8014f32:	687b      	ldr	r3, [r7, #4]
 8014f34:	785a      	ldrb	r2, [r3, #1]
 8014f36:	68bb      	ldr	r3, [r7, #8]
 8014f38:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	789a      	ldrb	r2, [r3, #2]
 8014f3e:	68bb      	ldr	r3, [r7, #8]
 8014f40:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8014f42:	687b      	ldr	r3, [r7, #4]
 8014f44:	78da      	ldrb	r2, [r3, #3]
 8014f46:	68bb      	ldr	r3, [r7, #8]
 8014f48:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8014f4a:	687b      	ldr	r3, [r7, #4]
 8014f4c:	3304      	adds	r3, #4
 8014f4e:	781b      	ldrb	r3, [r3, #0]
 8014f50:	461a      	mov	r2, r3
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	3305      	adds	r3, #5
 8014f56:	781b      	ldrb	r3, [r3, #0]
 8014f58:	021b      	lsls	r3, r3, #8
 8014f5a:	b29b      	uxth	r3, r3
 8014f5c:	4313      	orrs	r3, r2
 8014f5e:	b29a      	uxth	r2, r3
 8014f60:	68bb      	ldr	r3, [r7, #8]
 8014f62:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	799a      	ldrb	r2, [r3, #6]
 8014f68:	68bb      	ldr	r3, [r7, #8]
 8014f6a:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8014f6c:	68bb      	ldr	r3, [r7, #8]
 8014f6e:	889b      	ldrh	r3, [r3, #4]
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	d009      	beq.n	8014f88 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8014f74:	68bb      	ldr	r3, [r7, #8]
 8014f76:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8014f78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014f7c:	d804      	bhi.n	8014f88 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8014f7e:	68bb      	ldr	r3, [r7, #8]
 8014f80:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8014f82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014f86:	d901      	bls.n	8014f8c <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8014f88:	2303      	movs	r3, #3
 8014f8a:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8014f8c:	68fb      	ldr	r3, [r7, #12]
 8014f8e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	d136      	bne.n	8015004 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8014f96:	68bb      	ldr	r3, [r7, #8]
 8014f98:	78db      	ldrb	r3, [r3, #3]
 8014f9a:	f003 0303 	and.w	r3, r3, #3
 8014f9e:	2b02      	cmp	r3, #2
 8014fa0:	d108      	bne.n	8014fb4 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8014fa2:	68bb      	ldr	r3, [r7, #8]
 8014fa4:	889b      	ldrh	r3, [r3, #4]
 8014fa6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014faa:	f240 8097 	bls.w	80150dc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014fae:	2303      	movs	r3, #3
 8014fb0:	75fb      	strb	r3, [r7, #23]
 8014fb2:	e093      	b.n	80150dc <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8014fb4:	68bb      	ldr	r3, [r7, #8]
 8014fb6:	78db      	ldrb	r3, [r3, #3]
 8014fb8:	f003 0303 	and.w	r3, r3, #3
 8014fbc:	2b00      	cmp	r3, #0
 8014fbe:	d107      	bne.n	8014fd0 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8014fc0:	68bb      	ldr	r3, [r7, #8]
 8014fc2:	889b      	ldrh	r3, [r3, #4]
 8014fc4:	2b40      	cmp	r3, #64	@ 0x40
 8014fc6:	f240 8089 	bls.w	80150dc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014fca:	2303      	movs	r3, #3
 8014fcc:	75fb      	strb	r3, [r7, #23]
 8014fce:	e085      	b.n	80150dc <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8014fd0:	68bb      	ldr	r3, [r7, #8]
 8014fd2:	78db      	ldrb	r3, [r3, #3]
 8014fd4:	f003 0303 	and.w	r3, r3, #3
 8014fd8:	2b01      	cmp	r3, #1
 8014fda:	d005      	beq.n	8014fe8 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8014fdc:	68bb      	ldr	r3, [r7, #8]
 8014fde:	78db      	ldrb	r3, [r3, #3]
 8014fe0:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8014fe4:	2b03      	cmp	r3, #3
 8014fe6:	d10a      	bne.n	8014ffe <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014fe8:	68bb      	ldr	r3, [r7, #8]
 8014fea:	799b      	ldrb	r3, [r3, #6]
 8014fec:	2b00      	cmp	r3, #0
 8014fee:	d003      	beq.n	8014ff8 <USBH_ParseEPDesc+0xde>
 8014ff0:	68bb      	ldr	r3, [r7, #8]
 8014ff2:	799b      	ldrb	r3, [r3, #6]
 8014ff4:	2b10      	cmp	r3, #16
 8014ff6:	d970      	bls.n	80150da <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8014ff8:	2303      	movs	r3, #3
 8014ffa:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014ffc:	e06d      	b.n	80150da <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8014ffe:	2303      	movs	r3, #3
 8015000:	75fb      	strb	r3, [r7, #23]
 8015002:	e06b      	b.n	80150dc <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8015004:	68fb      	ldr	r3, [r7, #12]
 8015006:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801500a:	2b01      	cmp	r3, #1
 801500c:	d13c      	bne.n	8015088 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 801500e:	68bb      	ldr	r3, [r7, #8]
 8015010:	78db      	ldrb	r3, [r3, #3]
 8015012:	f003 0303 	and.w	r3, r3, #3
 8015016:	2b02      	cmp	r3, #2
 8015018:	d005      	beq.n	8015026 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 801501a:	68bb      	ldr	r3, [r7, #8]
 801501c:	78db      	ldrb	r3, [r3, #3]
 801501e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8015022:	2b00      	cmp	r3, #0
 8015024:	d106      	bne.n	8015034 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8015026:	68bb      	ldr	r3, [r7, #8]
 8015028:	889b      	ldrh	r3, [r3, #4]
 801502a:	2b40      	cmp	r3, #64	@ 0x40
 801502c:	d956      	bls.n	80150dc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801502e:	2303      	movs	r3, #3
 8015030:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8015032:	e053      	b.n	80150dc <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8015034:	68bb      	ldr	r3, [r7, #8]
 8015036:	78db      	ldrb	r3, [r3, #3]
 8015038:	f003 0303 	and.w	r3, r3, #3
 801503c:	2b01      	cmp	r3, #1
 801503e:	d10e      	bne.n	801505e <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8015040:	68bb      	ldr	r3, [r7, #8]
 8015042:	799b      	ldrb	r3, [r3, #6]
 8015044:	2b00      	cmp	r3, #0
 8015046:	d007      	beq.n	8015058 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8015048:	68bb      	ldr	r3, [r7, #8]
 801504a:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 801504c:	2b10      	cmp	r3, #16
 801504e:	d803      	bhi.n	8015058 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8015050:	68bb      	ldr	r3, [r7, #8]
 8015052:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8015054:	2b40      	cmp	r3, #64	@ 0x40
 8015056:	d941      	bls.n	80150dc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8015058:	2303      	movs	r3, #3
 801505a:	75fb      	strb	r3, [r7, #23]
 801505c:	e03e      	b.n	80150dc <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 801505e:	68bb      	ldr	r3, [r7, #8]
 8015060:	78db      	ldrb	r3, [r3, #3]
 8015062:	f003 0303 	and.w	r3, r3, #3
 8015066:	2b03      	cmp	r3, #3
 8015068:	d10b      	bne.n	8015082 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 801506a:	68bb      	ldr	r3, [r7, #8]
 801506c:	799b      	ldrb	r3, [r3, #6]
 801506e:	2b00      	cmp	r3, #0
 8015070:	d004      	beq.n	801507c <USBH_ParseEPDesc+0x162>
 8015072:	68bb      	ldr	r3, [r7, #8]
 8015074:	889b      	ldrh	r3, [r3, #4]
 8015076:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801507a:	d32f      	bcc.n	80150dc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801507c:	2303      	movs	r3, #3
 801507e:	75fb      	strb	r3, [r7, #23]
 8015080:	e02c      	b.n	80150dc <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8015082:	2303      	movs	r3, #3
 8015084:	75fb      	strb	r3, [r7, #23]
 8015086:	e029      	b.n	80150dc <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8015088:	68fb      	ldr	r3, [r7, #12]
 801508a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801508e:	2b02      	cmp	r3, #2
 8015090:	d120      	bne.n	80150d4 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8015092:	68bb      	ldr	r3, [r7, #8]
 8015094:	78db      	ldrb	r3, [r3, #3]
 8015096:	f003 0303 	and.w	r3, r3, #3
 801509a:	2b00      	cmp	r3, #0
 801509c:	d106      	bne.n	80150ac <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 801509e:	68bb      	ldr	r3, [r7, #8]
 80150a0:	889b      	ldrh	r3, [r3, #4]
 80150a2:	2b08      	cmp	r3, #8
 80150a4:	d01a      	beq.n	80150dc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80150a6:	2303      	movs	r3, #3
 80150a8:	75fb      	strb	r3, [r7, #23]
 80150aa:	e017      	b.n	80150dc <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80150ac:	68bb      	ldr	r3, [r7, #8]
 80150ae:	78db      	ldrb	r3, [r3, #3]
 80150b0:	f003 0303 	and.w	r3, r3, #3
 80150b4:	2b03      	cmp	r3, #3
 80150b6:	d10a      	bne.n	80150ce <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80150b8:	68bb      	ldr	r3, [r7, #8]
 80150ba:	799b      	ldrb	r3, [r3, #6]
 80150bc:	2b00      	cmp	r3, #0
 80150be:	d003      	beq.n	80150c8 <USBH_ParseEPDesc+0x1ae>
 80150c0:	68bb      	ldr	r3, [r7, #8]
 80150c2:	889b      	ldrh	r3, [r3, #4]
 80150c4:	2b08      	cmp	r3, #8
 80150c6:	d909      	bls.n	80150dc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80150c8:	2303      	movs	r3, #3
 80150ca:	75fb      	strb	r3, [r7, #23]
 80150cc:	e006      	b.n	80150dc <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80150ce:	2303      	movs	r3, #3
 80150d0:	75fb      	strb	r3, [r7, #23]
 80150d2:	e003      	b.n	80150dc <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80150d4:	2303      	movs	r3, #3
 80150d6:	75fb      	strb	r3, [r7, #23]
 80150d8:	e000      	b.n	80150dc <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80150da:	bf00      	nop
  }

  return status;
 80150dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80150de:	4618      	mov	r0, r3
 80150e0:	371c      	adds	r7, #28
 80150e2:	46bd      	mov	sp, r7
 80150e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150e8:	4770      	bx	lr

080150ea <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80150ea:	b480      	push	{r7}
 80150ec:	b087      	sub	sp, #28
 80150ee:	af00      	add	r7, sp, #0
 80150f0:	60f8      	str	r0, [r7, #12]
 80150f2:	60b9      	str	r1, [r7, #8]
 80150f4:	4613      	mov	r3, r2
 80150f6:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80150f8:	68fb      	ldr	r3, [r7, #12]
 80150fa:	3301      	adds	r3, #1
 80150fc:	781b      	ldrb	r3, [r3, #0]
 80150fe:	2b03      	cmp	r3, #3
 8015100:	d120      	bne.n	8015144 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8015102:	68fb      	ldr	r3, [r7, #12]
 8015104:	781b      	ldrb	r3, [r3, #0]
 8015106:	1e9a      	subs	r2, r3, #2
 8015108:	88fb      	ldrh	r3, [r7, #6]
 801510a:	4293      	cmp	r3, r2
 801510c:	bf28      	it	cs
 801510e:	4613      	movcs	r3, r2
 8015110:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8015112:	68fb      	ldr	r3, [r7, #12]
 8015114:	3302      	adds	r3, #2
 8015116:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8015118:	2300      	movs	r3, #0
 801511a:	82fb      	strh	r3, [r7, #22]
 801511c:	e00b      	b.n	8015136 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 801511e:	8afb      	ldrh	r3, [r7, #22]
 8015120:	68fa      	ldr	r2, [r7, #12]
 8015122:	4413      	add	r3, r2
 8015124:	781a      	ldrb	r2, [r3, #0]
 8015126:	68bb      	ldr	r3, [r7, #8]
 8015128:	701a      	strb	r2, [r3, #0]
      pdest++;
 801512a:	68bb      	ldr	r3, [r7, #8]
 801512c:	3301      	adds	r3, #1
 801512e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8015130:	8afb      	ldrh	r3, [r7, #22]
 8015132:	3302      	adds	r3, #2
 8015134:	82fb      	strh	r3, [r7, #22]
 8015136:	8afa      	ldrh	r2, [r7, #22]
 8015138:	8abb      	ldrh	r3, [r7, #20]
 801513a:	429a      	cmp	r2, r3
 801513c:	d3ef      	bcc.n	801511e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 801513e:	68bb      	ldr	r3, [r7, #8]
 8015140:	2200      	movs	r2, #0
 8015142:	701a      	strb	r2, [r3, #0]
  }
}
 8015144:	bf00      	nop
 8015146:	371c      	adds	r7, #28
 8015148:	46bd      	mov	sp, r7
 801514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801514e:	4770      	bx	lr

08015150 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8015150:	b480      	push	{r7}
 8015152:	b085      	sub	sp, #20
 8015154:	af00      	add	r7, sp, #0
 8015156:	6078      	str	r0, [r7, #4]
 8015158:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 801515a:	683b      	ldr	r3, [r7, #0]
 801515c:	881b      	ldrh	r3, [r3, #0]
 801515e:	687a      	ldr	r2, [r7, #4]
 8015160:	7812      	ldrb	r2, [r2, #0]
 8015162:	4413      	add	r3, r2
 8015164:	b29a      	uxth	r2, r3
 8015166:	683b      	ldr	r3, [r7, #0]
 8015168:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	781b      	ldrb	r3, [r3, #0]
 801516e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	4413      	add	r3, r2
 8015174:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8015176:	68fb      	ldr	r3, [r7, #12]
}
 8015178:	4618      	mov	r0, r3
 801517a:	3714      	adds	r7, #20
 801517c:	46bd      	mov	sp, r7
 801517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015182:	4770      	bx	lr

08015184 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8015184:	b580      	push	{r7, lr}
 8015186:	b086      	sub	sp, #24
 8015188:	af00      	add	r7, sp, #0
 801518a:	60f8      	str	r0, [r7, #12]
 801518c:	60b9      	str	r1, [r7, #8]
 801518e:	4613      	mov	r3, r2
 8015190:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8015192:	2301      	movs	r3, #1
 8015194:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8015196:	68fb      	ldr	r3, [r7, #12]
 8015198:	789b      	ldrb	r3, [r3, #2]
 801519a:	2b01      	cmp	r3, #1
 801519c:	d002      	beq.n	80151a4 <USBH_CtlReq+0x20>
 801519e:	2b02      	cmp	r3, #2
 80151a0:	d015      	beq.n	80151ce <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 80151a2:	e033      	b.n	801520c <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 80151a4:	68fb      	ldr	r3, [r7, #12]
 80151a6:	68ba      	ldr	r2, [r7, #8]
 80151a8:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80151aa:	68fb      	ldr	r3, [r7, #12]
 80151ac:	88fa      	ldrh	r2, [r7, #6]
 80151ae:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80151b0:	68fb      	ldr	r3, [r7, #12]
 80151b2:	2201      	movs	r2, #1
 80151b4:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80151b6:	68fb      	ldr	r3, [r7, #12]
 80151b8:	2202      	movs	r2, #2
 80151ba:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80151bc:	2301      	movs	r3, #1
 80151be:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80151c0:	2300      	movs	r3, #0
 80151c2:	2200      	movs	r2, #0
 80151c4:	2103      	movs	r1, #3
 80151c6:	68f8      	ldr	r0, [r7, #12]
 80151c8:	f7ff fb32 	bl	8014830 <USBH_OS_PutMessage>
      break;
 80151cc:	e01e      	b.n	801520c <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 80151ce:	68f8      	ldr	r0, [r7, #12]
 80151d0:	f000 f822 	bl	8015218 <USBH_HandleControl>
 80151d4:	4603      	mov	r3, r0
 80151d6:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80151d8:	7dfb      	ldrb	r3, [r7, #23]
 80151da:	2b00      	cmp	r3, #0
 80151dc:	d002      	beq.n	80151e4 <USBH_CtlReq+0x60>
 80151de:	7dfb      	ldrb	r3, [r7, #23]
 80151e0:	2b03      	cmp	r3, #3
 80151e2:	d106      	bne.n	80151f2 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80151e4:	68fb      	ldr	r3, [r7, #12]
 80151e6:	2201      	movs	r2, #1
 80151e8:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80151ea:	68fb      	ldr	r3, [r7, #12]
 80151ec:	2200      	movs	r2, #0
 80151ee:	761a      	strb	r2, [r3, #24]
 80151f0:	e005      	b.n	80151fe <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 80151f2:	7dfb      	ldrb	r3, [r7, #23]
 80151f4:	2b02      	cmp	r3, #2
 80151f6:	d102      	bne.n	80151fe <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 80151f8:	68fb      	ldr	r3, [r7, #12]
 80151fa:	2201      	movs	r2, #1
 80151fc:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80151fe:	2300      	movs	r3, #0
 8015200:	2200      	movs	r2, #0
 8015202:	2103      	movs	r1, #3
 8015204:	68f8      	ldr	r0, [r7, #12]
 8015206:	f7ff fb13 	bl	8014830 <USBH_OS_PutMessage>
      break;
 801520a:	bf00      	nop
  }
  return status;
 801520c:	7dfb      	ldrb	r3, [r7, #23]
}
 801520e:	4618      	mov	r0, r3
 8015210:	3718      	adds	r7, #24
 8015212:	46bd      	mov	sp, r7
 8015214:	bd80      	pop	{r7, pc}
	...

08015218 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8015218:	b580      	push	{r7, lr}
 801521a:	b086      	sub	sp, #24
 801521c:	af02      	add	r7, sp, #8
 801521e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8015220:	2301      	movs	r3, #1
 8015222:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8015224:	2300      	movs	r3, #0
 8015226:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8015228:	687b      	ldr	r3, [r7, #4]
 801522a:	7e1b      	ldrb	r3, [r3, #24]
 801522c:	3b01      	subs	r3, #1
 801522e:	2b0a      	cmp	r3, #10
 8015230:	f200 81b2 	bhi.w	8015598 <USBH_HandleControl+0x380>
 8015234:	a201      	add	r2, pc, #4	@ (adr r2, 801523c <USBH_HandleControl+0x24>)
 8015236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801523a:	bf00      	nop
 801523c:	08015269 	.word	0x08015269
 8015240:	08015283 	.word	0x08015283
 8015244:	08015305 	.word	0x08015305
 8015248:	0801532b 	.word	0x0801532b
 801524c:	08015389 	.word	0x08015389
 8015250:	080153b3 	.word	0x080153b3
 8015254:	08015435 	.word	0x08015435
 8015258:	08015457 	.word	0x08015457
 801525c:	080154b9 	.word	0x080154b9
 8015260:	080154df 	.word	0x080154df
 8015264:	08015541 	.word	0x08015541
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8015268:	687b      	ldr	r3, [r7, #4]
 801526a:	f103 0110 	add.w	r1, r3, #16
 801526e:	687b      	ldr	r3, [r7, #4]
 8015270:	795b      	ldrb	r3, [r3, #5]
 8015272:	461a      	mov	r2, r3
 8015274:	6878      	ldr	r0, [r7, #4]
 8015276:	f000 f99f 	bl	80155b8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 801527a:	687b      	ldr	r3, [r7, #4]
 801527c:	2202      	movs	r2, #2
 801527e:	761a      	strb	r2, [r3, #24]
      break;
 8015280:	e195      	b.n	80155ae <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	795b      	ldrb	r3, [r3, #5]
 8015286:	4619      	mov	r1, r3
 8015288:	6878      	ldr	r0, [r7, #4]
 801528a:	f003 f8f9 	bl	8018480 <USBH_LL_GetURBState>
 801528e:	4603      	mov	r3, r0
 8015290:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8015292:	7bbb      	ldrb	r3, [r7, #14]
 8015294:	2b01      	cmp	r3, #1
 8015296:	d124      	bne.n	80152e2 <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	7c1b      	ldrb	r3, [r3, #16]
 801529c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80152a0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80152a2:	687b      	ldr	r3, [r7, #4]
 80152a4:	8adb      	ldrh	r3, [r3, #22]
 80152a6:	2b00      	cmp	r3, #0
 80152a8:	d00a      	beq.n	80152c0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80152aa:	7b7b      	ldrb	r3, [r7, #13]
 80152ac:	2b80      	cmp	r3, #128	@ 0x80
 80152ae:	d103      	bne.n	80152b8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	2203      	movs	r2, #3
 80152b4:	761a      	strb	r2, [r3, #24]
 80152b6:	e00d      	b.n	80152d4 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	2205      	movs	r2, #5
 80152bc:	761a      	strb	r2, [r3, #24]
 80152be:	e009      	b.n	80152d4 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 80152c0:	7b7b      	ldrb	r3, [r7, #13]
 80152c2:	2b80      	cmp	r3, #128	@ 0x80
 80152c4:	d103      	bne.n	80152ce <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 80152c6:	687b      	ldr	r3, [r7, #4]
 80152c8:	2209      	movs	r2, #9
 80152ca:	761a      	strb	r2, [r3, #24]
 80152cc:	e002      	b.n	80152d4 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 80152ce:	687b      	ldr	r3, [r7, #4]
 80152d0:	2207      	movs	r2, #7
 80152d2:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80152d4:	2300      	movs	r3, #0
 80152d6:	2200      	movs	r2, #0
 80152d8:	2103      	movs	r1, #3
 80152da:	6878      	ldr	r0, [r7, #4]
 80152dc:	f7ff faa8 	bl	8014830 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80152e0:	e15c      	b.n	801559c <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80152e2:	7bbb      	ldrb	r3, [r7, #14]
 80152e4:	2b04      	cmp	r3, #4
 80152e6:	d003      	beq.n	80152f0 <USBH_HandleControl+0xd8>
 80152e8:	7bbb      	ldrb	r3, [r7, #14]
 80152ea:	2b02      	cmp	r3, #2
 80152ec:	f040 8156 	bne.w	801559c <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 80152f0:	687b      	ldr	r3, [r7, #4]
 80152f2:	220b      	movs	r2, #11
 80152f4:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80152f6:	2300      	movs	r3, #0
 80152f8:	2200      	movs	r2, #0
 80152fa:	2103      	movs	r1, #3
 80152fc:	6878      	ldr	r0, [r7, #4]
 80152fe:	f7ff fa97 	bl	8014830 <USBH_OS_PutMessage>
      break;
 8015302:	e14b      	b.n	801559c <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 801530a:	b29a      	uxth	r2, r3
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8015310:	687b      	ldr	r3, [r7, #4]
 8015312:	6899      	ldr	r1, [r3, #8]
 8015314:	687b      	ldr	r3, [r7, #4]
 8015316:	899a      	ldrh	r2, [r3, #12]
 8015318:	687b      	ldr	r3, [r7, #4]
 801531a:	791b      	ldrb	r3, [r3, #4]
 801531c:	6878      	ldr	r0, [r7, #4]
 801531e:	f000 f98a 	bl	8015636 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8015322:	687b      	ldr	r3, [r7, #4]
 8015324:	2204      	movs	r2, #4
 8015326:	761a      	strb	r2, [r3, #24]
      break;
 8015328:	e141      	b.n	80155ae <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	791b      	ldrb	r3, [r3, #4]
 801532e:	4619      	mov	r1, r3
 8015330:	6878      	ldr	r0, [r7, #4]
 8015332:	f003 f8a5 	bl	8018480 <USBH_LL_GetURBState>
 8015336:	4603      	mov	r3, r0
 8015338:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 801533a:	7bbb      	ldrb	r3, [r7, #14]
 801533c:	2b01      	cmp	r3, #1
 801533e:	d109      	bne.n	8015354 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8015340:	687b      	ldr	r3, [r7, #4]
 8015342:	2209      	movs	r2, #9
 8015344:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8015346:	2300      	movs	r3, #0
 8015348:	2200      	movs	r2, #0
 801534a:	2103      	movs	r1, #3
 801534c:	6878      	ldr	r0, [r7, #4]
 801534e:	f7ff fa6f 	bl	8014830 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8015352:	e125      	b.n	80155a0 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 8015354:	7bbb      	ldrb	r3, [r7, #14]
 8015356:	2b05      	cmp	r3, #5
 8015358:	d108      	bne.n	801536c <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 801535a:	2303      	movs	r3, #3
 801535c:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801535e:	2300      	movs	r3, #0
 8015360:	2200      	movs	r2, #0
 8015362:	2103      	movs	r1, #3
 8015364:	6878      	ldr	r0, [r7, #4]
 8015366:	f7ff fa63 	bl	8014830 <USBH_OS_PutMessage>
      break;
 801536a:	e119      	b.n	80155a0 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 801536c:	7bbb      	ldrb	r3, [r7, #14]
 801536e:	2b04      	cmp	r3, #4
 8015370:	f040 8116 	bne.w	80155a0 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	220b      	movs	r2, #11
 8015378:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801537a:	2300      	movs	r3, #0
 801537c:	2200      	movs	r2, #0
 801537e:	2103      	movs	r1, #3
 8015380:	6878      	ldr	r0, [r7, #4]
 8015382:	f7ff fa55 	bl	8014830 <USBH_OS_PutMessage>
      break;
 8015386:	e10b      	b.n	80155a0 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8015388:	687b      	ldr	r3, [r7, #4]
 801538a:	6899      	ldr	r1, [r3, #8]
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	899a      	ldrh	r2, [r3, #12]
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	795b      	ldrb	r3, [r3, #5]
 8015394:	2001      	movs	r0, #1
 8015396:	9000      	str	r0, [sp, #0]
 8015398:	6878      	ldr	r0, [r7, #4]
 801539a:	f000 f927 	bl	80155ec <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 801539e:	687b      	ldr	r3, [r7, #4]
 80153a0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80153a4:	b29a      	uxth	r2, r3
 80153a6:	687b      	ldr	r3, [r7, #4]
 80153a8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80153aa:	687b      	ldr	r3, [r7, #4]
 80153ac:	2206      	movs	r2, #6
 80153ae:	761a      	strb	r2, [r3, #24]
      break;
 80153b0:	e0fd      	b.n	80155ae <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80153b2:	687b      	ldr	r3, [r7, #4]
 80153b4:	795b      	ldrb	r3, [r3, #5]
 80153b6:	4619      	mov	r1, r3
 80153b8:	6878      	ldr	r0, [r7, #4]
 80153ba:	f003 f861 	bl	8018480 <USBH_LL_GetURBState>
 80153be:	4603      	mov	r3, r0
 80153c0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80153c2:	7bbb      	ldrb	r3, [r7, #14]
 80153c4:	2b01      	cmp	r3, #1
 80153c6:	d109      	bne.n	80153dc <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	2207      	movs	r2, #7
 80153cc:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80153ce:	2300      	movs	r3, #0
 80153d0:	2200      	movs	r2, #0
 80153d2:	2103      	movs	r1, #3
 80153d4:	6878      	ldr	r0, [r7, #4]
 80153d6:	f7ff fa2b 	bl	8014830 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80153da:	e0e3      	b.n	80155a4 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 80153dc:	7bbb      	ldrb	r3, [r7, #14]
 80153de:	2b05      	cmp	r3, #5
 80153e0:	d10b      	bne.n	80153fa <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	220c      	movs	r2, #12
 80153e6:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80153e8:	2303      	movs	r3, #3
 80153ea:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80153ec:	2300      	movs	r3, #0
 80153ee:	2200      	movs	r2, #0
 80153f0:	2103      	movs	r1, #3
 80153f2:	6878      	ldr	r0, [r7, #4]
 80153f4:	f7ff fa1c 	bl	8014830 <USBH_OS_PutMessage>
      break;
 80153f8:	e0d4      	b.n	80155a4 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 80153fa:	7bbb      	ldrb	r3, [r7, #14]
 80153fc:	2b02      	cmp	r3, #2
 80153fe:	d109      	bne.n	8015414 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 8015400:	687b      	ldr	r3, [r7, #4]
 8015402:	2205      	movs	r2, #5
 8015404:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8015406:	2300      	movs	r3, #0
 8015408:	2200      	movs	r2, #0
 801540a:	2103      	movs	r1, #3
 801540c:	6878      	ldr	r0, [r7, #4]
 801540e:	f7ff fa0f 	bl	8014830 <USBH_OS_PutMessage>
      break;
 8015412:	e0c7      	b.n	80155a4 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 8015414:	7bbb      	ldrb	r3, [r7, #14]
 8015416:	2b04      	cmp	r3, #4
 8015418:	f040 80c4 	bne.w	80155a4 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 801541c:	687b      	ldr	r3, [r7, #4]
 801541e:	220b      	movs	r2, #11
 8015420:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8015422:	2302      	movs	r3, #2
 8015424:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8015426:	2300      	movs	r3, #0
 8015428:	2200      	movs	r2, #0
 801542a:	2103      	movs	r1, #3
 801542c:	6878      	ldr	r0, [r7, #4]
 801542e:	f7ff f9ff 	bl	8014830 <USBH_OS_PutMessage>
      break;
 8015432:	e0b7      	b.n	80155a4 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8015434:	687b      	ldr	r3, [r7, #4]
 8015436:	791b      	ldrb	r3, [r3, #4]
 8015438:	2200      	movs	r2, #0
 801543a:	2100      	movs	r1, #0
 801543c:	6878      	ldr	r0, [r7, #4]
 801543e:	f000 f8fa 	bl	8015636 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8015448:	b29a      	uxth	r2, r3
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 801544e:	687b      	ldr	r3, [r7, #4]
 8015450:	2208      	movs	r2, #8
 8015452:	761a      	strb	r2, [r3, #24]

      break;
 8015454:	e0ab      	b.n	80155ae <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8015456:	687b      	ldr	r3, [r7, #4]
 8015458:	791b      	ldrb	r3, [r3, #4]
 801545a:	4619      	mov	r1, r3
 801545c:	6878      	ldr	r0, [r7, #4]
 801545e:	f003 f80f 	bl	8018480 <USBH_LL_GetURBState>
 8015462:	4603      	mov	r3, r0
 8015464:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8015466:	7bbb      	ldrb	r3, [r7, #14]
 8015468:	2b01      	cmp	r3, #1
 801546a:	d10b      	bne.n	8015484 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	220d      	movs	r2, #13
 8015470:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8015472:	2300      	movs	r3, #0
 8015474:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8015476:	2300      	movs	r3, #0
 8015478:	2200      	movs	r2, #0
 801547a:	2103      	movs	r1, #3
 801547c:	6878      	ldr	r0, [r7, #4]
 801547e:	f7ff f9d7 	bl	8014830 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8015482:	e091      	b.n	80155a8 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 8015484:	7bbb      	ldrb	r3, [r7, #14]
 8015486:	2b04      	cmp	r3, #4
 8015488:	d109      	bne.n	801549e <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 801548a:	687b      	ldr	r3, [r7, #4]
 801548c:	220b      	movs	r2, #11
 801548e:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8015490:	2300      	movs	r3, #0
 8015492:	2200      	movs	r2, #0
 8015494:	2103      	movs	r1, #3
 8015496:	6878      	ldr	r0, [r7, #4]
 8015498:	f7ff f9ca 	bl	8014830 <USBH_OS_PutMessage>
      break;
 801549c:	e084      	b.n	80155a8 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 801549e:	7bbb      	ldrb	r3, [r7, #14]
 80154a0:	2b05      	cmp	r3, #5
 80154a2:	f040 8081 	bne.w	80155a8 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 80154a6:	2303      	movs	r3, #3
 80154a8:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80154aa:	2300      	movs	r3, #0
 80154ac:	2200      	movs	r2, #0
 80154ae:	2103      	movs	r1, #3
 80154b0:	6878      	ldr	r0, [r7, #4]
 80154b2:	f7ff f9bd 	bl	8014830 <USBH_OS_PutMessage>
      break;
 80154b6:	e077      	b.n	80155a8 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80154b8:	687b      	ldr	r3, [r7, #4]
 80154ba:	795b      	ldrb	r3, [r3, #5]
 80154bc:	2201      	movs	r2, #1
 80154be:	9200      	str	r2, [sp, #0]
 80154c0:	2200      	movs	r2, #0
 80154c2:	2100      	movs	r1, #0
 80154c4:	6878      	ldr	r0, [r7, #4]
 80154c6:	f000 f891 	bl	80155ec <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80154ca:	687b      	ldr	r3, [r7, #4]
 80154cc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80154d0:	b29a      	uxth	r2, r3
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80154d6:	687b      	ldr	r3, [r7, #4]
 80154d8:	220a      	movs	r2, #10
 80154da:	761a      	strb	r2, [r3, #24]
      break;
 80154dc:	e067      	b.n	80155ae <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80154de:	687b      	ldr	r3, [r7, #4]
 80154e0:	795b      	ldrb	r3, [r3, #5]
 80154e2:	4619      	mov	r1, r3
 80154e4:	6878      	ldr	r0, [r7, #4]
 80154e6:	f002 ffcb 	bl	8018480 <USBH_LL_GetURBState>
 80154ea:	4603      	mov	r3, r0
 80154ec:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80154ee:	7bbb      	ldrb	r3, [r7, #14]
 80154f0:	2b01      	cmp	r3, #1
 80154f2:	d10b      	bne.n	801550c <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 80154f4:	2300      	movs	r3, #0
 80154f6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80154f8:	687b      	ldr	r3, [r7, #4]
 80154fa:	220d      	movs	r2, #13
 80154fc:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80154fe:	2300      	movs	r3, #0
 8015500:	2200      	movs	r2, #0
 8015502:	2103      	movs	r1, #3
 8015504:	6878      	ldr	r0, [r7, #4]
 8015506:	f7ff f993 	bl	8014830 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801550a:	e04f      	b.n	80155ac <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 801550c:	7bbb      	ldrb	r3, [r7, #14]
 801550e:	2b02      	cmp	r3, #2
 8015510:	d109      	bne.n	8015526 <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 8015512:	687b      	ldr	r3, [r7, #4]
 8015514:	2209      	movs	r2, #9
 8015516:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8015518:	2300      	movs	r3, #0
 801551a:	2200      	movs	r2, #0
 801551c:	2103      	movs	r1, #3
 801551e:	6878      	ldr	r0, [r7, #4]
 8015520:	f7ff f986 	bl	8014830 <USBH_OS_PutMessage>
      break;
 8015524:	e042      	b.n	80155ac <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 8015526:	7bbb      	ldrb	r3, [r7, #14]
 8015528:	2b04      	cmp	r3, #4
 801552a:	d13f      	bne.n	80155ac <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 801552c:	687b      	ldr	r3, [r7, #4]
 801552e:	220b      	movs	r2, #11
 8015530:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8015532:	2300      	movs	r3, #0
 8015534:	2200      	movs	r2, #0
 8015536:	2103      	movs	r1, #3
 8015538:	6878      	ldr	r0, [r7, #4]
 801553a:	f7ff f979 	bl	8014830 <USBH_OS_PutMessage>
      break;
 801553e:	e035      	b.n	80155ac <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8015540:	687b      	ldr	r3, [r7, #4]
 8015542:	7e5b      	ldrb	r3, [r3, #25]
 8015544:	3301      	adds	r3, #1
 8015546:	b2da      	uxtb	r2, r3
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	765a      	strb	r2, [r3, #25]
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	7e5b      	ldrb	r3, [r3, #25]
 8015550:	2b02      	cmp	r3, #2
 8015552:	d806      	bhi.n	8015562 <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	2201      	movs	r2, #1
 8015558:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 801555a:	687b      	ldr	r3, [r7, #4]
 801555c:	2201      	movs	r2, #1
 801555e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8015560:	e025      	b.n	80155ae <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8015568:	2106      	movs	r1, #6
 801556a:	6878      	ldr	r0, [r7, #4]
 801556c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 801556e:	687b      	ldr	r3, [r7, #4]
 8015570:	2200      	movs	r2, #0
 8015572:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8015574:	687b      	ldr	r3, [r7, #4]
 8015576:	795b      	ldrb	r3, [r3, #5]
 8015578:	4619      	mov	r1, r3
 801557a:	6878      	ldr	r0, [r7, #4]
 801557c:	f000 f90c 	bl	8015798 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8015580:	687b      	ldr	r3, [r7, #4]
 8015582:	791b      	ldrb	r3, [r3, #4]
 8015584:	4619      	mov	r1, r3
 8015586:	6878      	ldr	r0, [r7, #4]
 8015588:	f000 f906 	bl	8015798 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 801558c:	687b      	ldr	r3, [r7, #4]
 801558e:	2200      	movs	r2, #0
 8015590:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8015592:	2302      	movs	r3, #2
 8015594:	73fb      	strb	r3, [r7, #15]
      break;
 8015596:	e00a      	b.n	80155ae <USBH_HandleControl+0x396>

    default:
      break;
 8015598:	bf00      	nop
 801559a:	e008      	b.n	80155ae <USBH_HandleControl+0x396>
      break;
 801559c:	bf00      	nop
 801559e:	e006      	b.n	80155ae <USBH_HandleControl+0x396>
      break;
 80155a0:	bf00      	nop
 80155a2:	e004      	b.n	80155ae <USBH_HandleControl+0x396>
      break;
 80155a4:	bf00      	nop
 80155a6:	e002      	b.n	80155ae <USBH_HandleControl+0x396>
      break;
 80155a8:	bf00      	nop
 80155aa:	e000      	b.n	80155ae <USBH_HandleControl+0x396>
      break;
 80155ac:	bf00      	nop
  }

  return status;
 80155ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80155b0:	4618      	mov	r0, r3
 80155b2:	3710      	adds	r7, #16
 80155b4:	46bd      	mov	sp, r7
 80155b6:	bd80      	pop	{r7, pc}

080155b8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80155b8:	b580      	push	{r7, lr}
 80155ba:	b088      	sub	sp, #32
 80155bc:	af04      	add	r7, sp, #16
 80155be:	60f8      	str	r0, [r7, #12]
 80155c0:	60b9      	str	r1, [r7, #8]
 80155c2:	4613      	mov	r3, r2
 80155c4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80155c6:	79f9      	ldrb	r1, [r7, #7]
 80155c8:	2300      	movs	r3, #0
 80155ca:	9303      	str	r3, [sp, #12]
 80155cc:	2308      	movs	r3, #8
 80155ce:	9302      	str	r3, [sp, #8]
 80155d0:	68bb      	ldr	r3, [r7, #8]
 80155d2:	9301      	str	r3, [sp, #4]
 80155d4:	2300      	movs	r3, #0
 80155d6:	9300      	str	r3, [sp, #0]
 80155d8:	2300      	movs	r3, #0
 80155da:	2200      	movs	r2, #0
 80155dc:	68f8      	ldr	r0, [r7, #12]
 80155de:	f002 ff1e 	bl	801841e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80155e2:	2300      	movs	r3, #0
}
 80155e4:	4618      	mov	r0, r3
 80155e6:	3710      	adds	r7, #16
 80155e8:	46bd      	mov	sp, r7
 80155ea:	bd80      	pop	{r7, pc}

080155ec <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80155ec:	b580      	push	{r7, lr}
 80155ee:	b088      	sub	sp, #32
 80155f0:	af04      	add	r7, sp, #16
 80155f2:	60f8      	str	r0, [r7, #12]
 80155f4:	60b9      	str	r1, [r7, #8]
 80155f6:	4611      	mov	r1, r2
 80155f8:	461a      	mov	r2, r3
 80155fa:	460b      	mov	r3, r1
 80155fc:	80fb      	strh	r3, [r7, #6]
 80155fe:	4613      	mov	r3, r2
 8015600:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8015602:	68fb      	ldr	r3, [r7, #12]
 8015604:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8015608:	2b00      	cmp	r3, #0
 801560a:	d001      	beq.n	8015610 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 801560c:	2300      	movs	r3, #0
 801560e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8015610:	7979      	ldrb	r1, [r7, #5]
 8015612:	7e3b      	ldrb	r3, [r7, #24]
 8015614:	9303      	str	r3, [sp, #12]
 8015616:	88fb      	ldrh	r3, [r7, #6]
 8015618:	9302      	str	r3, [sp, #8]
 801561a:	68bb      	ldr	r3, [r7, #8]
 801561c:	9301      	str	r3, [sp, #4]
 801561e:	2301      	movs	r3, #1
 8015620:	9300      	str	r3, [sp, #0]
 8015622:	2300      	movs	r3, #0
 8015624:	2200      	movs	r2, #0
 8015626:	68f8      	ldr	r0, [r7, #12]
 8015628:	f002 fef9 	bl	801841e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 801562c:	2300      	movs	r3, #0
}
 801562e:	4618      	mov	r0, r3
 8015630:	3710      	adds	r7, #16
 8015632:	46bd      	mov	sp, r7
 8015634:	bd80      	pop	{r7, pc}

08015636 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8015636:	b580      	push	{r7, lr}
 8015638:	b088      	sub	sp, #32
 801563a:	af04      	add	r7, sp, #16
 801563c:	60f8      	str	r0, [r7, #12]
 801563e:	60b9      	str	r1, [r7, #8]
 8015640:	4611      	mov	r1, r2
 8015642:	461a      	mov	r2, r3
 8015644:	460b      	mov	r3, r1
 8015646:	80fb      	strh	r3, [r7, #6]
 8015648:	4613      	mov	r3, r2
 801564a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 801564c:	7979      	ldrb	r1, [r7, #5]
 801564e:	2300      	movs	r3, #0
 8015650:	9303      	str	r3, [sp, #12]
 8015652:	88fb      	ldrh	r3, [r7, #6]
 8015654:	9302      	str	r3, [sp, #8]
 8015656:	68bb      	ldr	r3, [r7, #8]
 8015658:	9301      	str	r3, [sp, #4]
 801565a:	2301      	movs	r3, #1
 801565c:	9300      	str	r3, [sp, #0]
 801565e:	2300      	movs	r3, #0
 8015660:	2201      	movs	r2, #1
 8015662:	68f8      	ldr	r0, [r7, #12]
 8015664:	f002 fedb 	bl	801841e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8015668:	2300      	movs	r3, #0

}
 801566a:	4618      	mov	r0, r3
 801566c:	3710      	adds	r7, #16
 801566e:	46bd      	mov	sp, r7
 8015670:	bd80      	pop	{r7, pc}

08015672 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8015672:	b580      	push	{r7, lr}
 8015674:	b088      	sub	sp, #32
 8015676:	af04      	add	r7, sp, #16
 8015678:	60f8      	str	r0, [r7, #12]
 801567a:	60b9      	str	r1, [r7, #8]
 801567c:	4611      	mov	r1, r2
 801567e:	461a      	mov	r2, r3
 8015680:	460b      	mov	r3, r1
 8015682:	80fb      	strh	r3, [r7, #6]
 8015684:	4613      	mov	r3, r2
 8015686:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8015688:	68fb      	ldr	r3, [r7, #12]
 801568a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801568e:	2b00      	cmp	r3, #0
 8015690:	d001      	beq.n	8015696 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8015692:	2300      	movs	r3, #0
 8015694:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8015696:	7979      	ldrb	r1, [r7, #5]
 8015698:	7e3b      	ldrb	r3, [r7, #24]
 801569a:	9303      	str	r3, [sp, #12]
 801569c:	88fb      	ldrh	r3, [r7, #6]
 801569e:	9302      	str	r3, [sp, #8]
 80156a0:	68bb      	ldr	r3, [r7, #8]
 80156a2:	9301      	str	r3, [sp, #4]
 80156a4:	2301      	movs	r3, #1
 80156a6:	9300      	str	r3, [sp, #0]
 80156a8:	2302      	movs	r3, #2
 80156aa:	2200      	movs	r2, #0
 80156ac:	68f8      	ldr	r0, [r7, #12]
 80156ae:	f002 feb6 	bl	801841e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80156b2:	2300      	movs	r3, #0
}
 80156b4:	4618      	mov	r0, r3
 80156b6:	3710      	adds	r7, #16
 80156b8:	46bd      	mov	sp, r7
 80156ba:	bd80      	pop	{r7, pc}

080156bc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80156bc:	b580      	push	{r7, lr}
 80156be:	b088      	sub	sp, #32
 80156c0:	af04      	add	r7, sp, #16
 80156c2:	60f8      	str	r0, [r7, #12]
 80156c4:	60b9      	str	r1, [r7, #8]
 80156c6:	4611      	mov	r1, r2
 80156c8:	461a      	mov	r2, r3
 80156ca:	460b      	mov	r3, r1
 80156cc:	80fb      	strh	r3, [r7, #6]
 80156ce:	4613      	mov	r3, r2
 80156d0:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80156d2:	7979      	ldrb	r1, [r7, #5]
 80156d4:	2300      	movs	r3, #0
 80156d6:	9303      	str	r3, [sp, #12]
 80156d8:	88fb      	ldrh	r3, [r7, #6]
 80156da:	9302      	str	r3, [sp, #8]
 80156dc:	68bb      	ldr	r3, [r7, #8]
 80156de:	9301      	str	r3, [sp, #4]
 80156e0:	2301      	movs	r3, #1
 80156e2:	9300      	str	r3, [sp, #0]
 80156e4:	2302      	movs	r3, #2
 80156e6:	2201      	movs	r2, #1
 80156e8:	68f8      	ldr	r0, [r7, #12]
 80156ea:	f002 fe98 	bl	801841e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80156ee:	2300      	movs	r3, #0
}
 80156f0:	4618      	mov	r0, r3
 80156f2:	3710      	adds	r7, #16
 80156f4:	46bd      	mov	sp, r7
 80156f6:	bd80      	pop	{r7, pc}

080156f8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80156f8:	b580      	push	{r7, lr}
 80156fa:	b086      	sub	sp, #24
 80156fc:	af04      	add	r7, sp, #16
 80156fe:	6078      	str	r0, [r7, #4]
 8015700:	4608      	mov	r0, r1
 8015702:	4611      	mov	r1, r2
 8015704:	461a      	mov	r2, r3
 8015706:	4603      	mov	r3, r0
 8015708:	70fb      	strb	r3, [r7, #3]
 801570a:	460b      	mov	r3, r1
 801570c:	70bb      	strb	r3, [r7, #2]
 801570e:	4613      	mov	r3, r2
 8015710:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8015712:	7878      	ldrb	r0, [r7, #1]
 8015714:	78ba      	ldrb	r2, [r7, #2]
 8015716:	78f9      	ldrb	r1, [r7, #3]
 8015718:	8b3b      	ldrh	r3, [r7, #24]
 801571a:	9302      	str	r3, [sp, #8]
 801571c:	7d3b      	ldrb	r3, [r7, #20]
 801571e:	9301      	str	r3, [sp, #4]
 8015720:	7c3b      	ldrb	r3, [r7, #16]
 8015722:	9300      	str	r3, [sp, #0]
 8015724:	4603      	mov	r3, r0
 8015726:	6878      	ldr	r0, [r7, #4]
 8015728:	f002 fe3d 	bl	80183a6 <USBH_LL_OpenPipe>

  return USBH_OK;
 801572c:	2300      	movs	r3, #0
}
 801572e:	4618      	mov	r0, r3
 8015730:	3708      	adds	r7, #8
 8015732:	46bd      	mov	sp, r7
 8015734:	bd80      	pop	{r7, pc}

08015736 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8015736:	b580      	push	{r7, lr}
 8015738:	b082      	sub	sp, #8
 801573a:	af00      	add	r7, sp, #0
 801573c:	6078      	str	r0, [r7, #4]
 801573e:	460b      	mov	r3, r1
 8015740:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8015742:	78fb      	ldrb	r3, [r7, #3]
 8015744:	4619      	mov	r1, r3
 8015746:	6878      	ldr	r0, [r7, #4]
 8015748:	f002 fe5c 	bl	8018404 <USBH_LL_ClosePipe>

  return USBH_OK;
 801574c:	2300      	movs	r3, #0
}
 801574e:	4618      	mov	r0, r3
 8015750:	3708      	adds	r7, #8
 8015752:	46bd      	mov	sp, r7
 8015754:	bd80      	pop	{r7, pc}

08015756 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8015756:	b580      	push	{r7, lr}
 8015758:	b084      	sub	sp, #16
 801575a:	af00      	add	r7, sp, #0
 801575c:	6078      	str	r0, [r7, #4]
 801575e:	460b      	mov	r3, r1
 8015760:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8015762:	6878      	ldr	r0, [r7, #4]
 8015764:	f000 f836 	bl	80157d4 <USBH_GetFreePipe>
 8015768:	4603      	mov	r3, r0
 801576a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 801576c:	89fb      	ldrh	r3, [r7, #14]
 801576e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015772:	4293      	cmp	r3, r2
 8015774:	d00a      	beq.n	801578c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8015776:	78fa      	ldrb	r2, [r7, #3]
 8015778:	89fb      	ldrh	r3, [r7, #14]
 801577a:	f003 030f 	and.w	r3, r3, #15
 801577e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8015782:	6879      	ldr	r1, [r7, #4]
 8015784:	33e0      	adds	r3, #224	@ 0xe0
 8015786:	009b      	lsls	r3, r3, #2
 8015788:	440b      	add	r3, r1
 801578a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 801578c:	89fb      	ldrh	r3, [r7, #14]
 801578e:	b2db      	uxtb	r3, r3
}
 8015790:	4618      	mov	r0, r3
 8015792:	3710      	adds	r7, #16
 8015794:	46bd      	mov	sp, r7
 8015796:	bd80      	pop	{r7, pc}

08015798 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8015798:	b480      	push	{r7}
 801579a:	b083      	sub	sp, #12
 801579c:	af00      	add	r7, sp, #0
 801579e:	6078      	str	r0, [r7, #4]
 80157a0:	460b      	mov	r3, r1
 80157a2:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80157a4:	78fb      	ldrb	r3, [r7, #3]
 80157a6:	2b0f      	cmp	r3, #15
 80157a8:	d80d      	bhi.n	80157c6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80157aa:	78fb      	ldrb	r3, [r7, #3]
 80157ac:	687a      	ldr	r2, [r7, #4]
 80157ae:	33e0      	adds	r3, #224	@ 0xe0
 80157b0:	009b      	lsls	r3, r3, #2
 80157b2:	4413      	add	r3, r2
 80157b4:	685a      	ldr	r2, [r3, #4]
 80157b6:	78fb      	ldrb	r3, [r7, #3]
 80157b8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80157bc:	6879      	ldr	r1, [r7, #4]
 80157be:	33e0      	adds	r3, #224	@ 0xe0
 80157c0:	009b      	lsls	r3, r3, #2
 80157c2:	440b      	add	r3, r1
 80157c4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80157c6:	2300      	movs	r3, #0
}
 80157c8:	4618      	mov	r0, r3
 80157ca:	370c      	adds	r7, #12
 80157cc:	46bd      	mov	sp, r7
 80157ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157d2:	4770      	bx	lr

080157d4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80157d4:	b480      	push	{r7}
 80157d6:	b085      	sub	sp, #20
 80157d8:	af00      	add	r7, sp, #0
 80157da:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80157dc:	2300      	movs	r3, #0
 80157de:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80157e0:	2300      	movs	r3, #0
 80157e2:	73fb      	strb	r3, [r7, #15]
 80157e4:	e00f      	b.n	8015806 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80157e6:	7bfb      	ldrb	r3, [r7, #15]
 80157e8:	687a      	ldr	r2, [r7, #4]
 80157ea:	33e0      	adds	r3, #224	@ 0xe0
 80157ec:	009b      	lsls	r3, r3, #2
 80157ee:	4413      	add	r3, r2
 80157f0:	685b      	ldr	r3, [r3, #4]
 80157f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80157f6:	2b00      	cmp	r3, #0
 80157f8:	d102      	bne.n	8015800 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80157fa:	7bfb      	ldrb	r3, [r7, #15]
 80157fc:	b29b      	uxth	r3, r3
 80157fe:	e007      	b.n	8015810 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8015800:	7bfb      	ldrb	r3, [r7, #15]
 8015802:	3301      	adds	r3, #1
 8015804:	73fb      	strb	r3, [r7, #15]
 8015806:	7bfb      	ldrb	r3, [r7, #15]
 8015808:	2b0f      	cmp	r3, #15
 801580a:	d9ec      	bls.n	80157e6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 801580c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8015810:	4618      	mov	r0, r3
 8015812:	3714      	adds	r7, #20
 8015814:	46bd      	mov	sp, r7
 8015816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801581a:	4770      	bx	lr

0801581c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801581c:	b480      	push	{r7}
 801581e:	b087      	sub	sp, #28
 8015820:	af00      	add	r7, sp, #0
 8015822:	60f8      	str	r0, [r7, #12]
 8015824:	60b9      	str	r1, [r7, #8]
 8015826:	4613      	mov	r3, r2
 8015828:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801582a:	2301      	movs	r3, #1
 801582c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801582e:	2300      	movs	r3, #0
 8015830:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8015832:	4b1f      	ldr	r3, [pc, #124]	@ (80158b0 <FATFS_LinkDriverEx+0x94>)
 8015834:	7a5b      	ldrb	r3, [r3, #9]
 8015836:	b2db      	uxtb	r3, r3
 8015838:	2b00      	cmp	r3, #0
 801583a:	d131      	bne.n	80158a0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801583c:	4b1c      	ldr	r3, [pc, #112]	@ (80158b0 <FATFS_LinkDriverEx+0x94>)
 801583e:	7a5b      	ldrb	r3, [r3, #9]
 8015840:	b2db      	uxtb	r3, r3
 8015842:	461a      	mov	r2, r3
 8015844:	4b1a      	ldr	r3, [pc, #104]	@ (80158b0 <FATFS_LinkDriverEx+0x94>)
 8015846:	2100      	movs	r1, #0
 8015848:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801584a:	4b19      	ldr	r3, [pc, #100]	@ (80158b0 <FATFS_LinkDriverEx+0x94>)
 801584c:	7a5b      	ldrb	r3, [r3, #9]
 801584e:	b2db      	uxtb	r3, r3
 8015850:	4a17      	ldr	r2, [pc, #92]	@ (80158b0 <FATFS_LinkDriverEx+0x94>)
 8015852:	009b      	lsls	r3, r3, #2
 8015854:	4413      	add	r3, r2
 8015856:	68fa      	ldr	r2, [r7, #12]
 8015858:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801585a:	4b15      	ldr	r3, [pc, #84]	@ (80158b0 <FATFS_LinkDriverEx+0x94>)
 801585c:	7a5b      	ldrb	r3, [r3, #9]
 801585e:	b2db      	uxtb	r3, r3
 8015860:	461a      	mov	r2, r3
 8015862:	4b13      	ldr	r3, [pc, #76]	@ (80158b0 <FATFS_LinkDriverEx+0x94>)
 8015864:	4413      	add	r3, r2
 8015866:	79fa      	ldrb	r2, [r7, #7]
 8015868:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801586a:	4b11      	ldr	r3, [pc, #68]	@ (80158b0 <FATFS_LinkDriverEx+0x94>)
 801586c:	7a5b      	ldrb	r3, [r3, #9]
 801586e:	b2db      	uxtb	r3, r3
 8015870:	1c5a      	adds	r2, r3, #1
 8015872:	b2d1      	uxtb	r1, r2
 8015874:	4a0e      	ldr	r2, [pc, #56]	@ (80158b0 <FATFS_LinkDriverEx+0x94>)
 8015876:	7251      	strb	r1, [r2, #9]
 8015878:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801587a:	7dbb      	ldrb	r3, [r7, #22]
 801587c:	3330      	adds	r3, #48	@ 0x30
 801587e:	b2da      	uxtb	r2, r3
 8015880:	68bb      	ldr	r3, [r7, #8]
 8015882:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8015884:	68bb      	ldr	r3, [r7, #8]
 8015886:	3301      	adds	r3, #1
 8015888:	223a      	movs	r2, #58	@ 0x3a
 801588a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801588c:	68bb      	ldr	r3, [r7, #8]
 801588e:	3302      	adds	r3, #2
 8015890:	222f      	movs	r2, #47	@ 0x2f
 8015892:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8015894:	68bb      	ldr	r3, [r7, #8]
 8015896:	3303      	adds	r3, #3
 8015898:	2200      	movs	r2, #0
 801589a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801589c:	2300      	movs	r3, #0
 801589e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80158a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80158a2:	4618      	mov	r0, r3
 80158a4:	371c      	adds	r7, #28
 80158a6:	46bd      	mov	sp, r7
 80158a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158ac:	4770      	bx	lr
 80158ae:	bf00      	nop
 80158b0:	20013af4 	.word	0x20013af4

080158b4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80158b4:	b580      	push	{r7, lr}
 80158b6:	b082      	sub	sp, #8
 80158b8:	af00      	add	r7, sp, #0
 80158ba:	6078      	str	r0, [r7, #4]
 80158bc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80158be:	2200      	movs	r2, #0
 80158c0:	6839      	ldr	r1, [r7, #0]
 80158c2:	6878      	ldr	r0, [r7, #4]
 80158c4:	f7ff ffaa 	bl	801581c <FATFS_LinkDriverEx>
 80158c8:	4603      	mov	r3, r0
}
 80158ca:	4618      	mov	r0, r3
 80158cc:	3708      	adds	r7, #8
 80158ce:	46bd      	mov	sp, r7
 80158d0:	bd80      	pop	{r7, pc}

080158d2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80158d2:	b480      	push	{r7}
 80158d4:	b085      	sub	sp, #20
 80158d6:	af00      	add	r7, sp, #0
 80158d8:	4603      	mov	r3, r0
 80158da:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80158dc:	2300      	movs	r3, #0
 80158de:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80158e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80158e4:	2b84      	cmp	r3, #132	@ 0x84
 80158e6:	d005      	beq.n	80158f4 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80158e8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80158ec:	68fb      	ldr	r3, [r7, #12]
 80158ee:	4413      	add	r3, r2
 80158f0:	3303      	adds	r3, #3
 80158f2:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80158f4:	68fb      	ldr	r3, [r7, #12]
}
 80158f6:	4618      	mov	r0, r3
 80158f8:	3714      	adds	r7, #20
 80158fa:	46bd      	mov	sp, r7
 80158fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015900:	4770      	bx	lr

08015902 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8015902:	b480      	push	{r7}
 8015904:	b083      	sub	sp, #12
 8015906:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015908:	f3ef 8305 	mrs	r3, IPSR
 801590c:	607b      	str	r3, [r7, #4]
  return(result);
 801590e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8015910:	2b00      	cmp	r3, #0
 8015912:	bf14      	ite	ne
 8015914:	2301      	movne	r3, #1
 8015916:	2300      	moveq	r3, #0
 8015918:	b2db      	uxtb	r3, r3
}
 801591a:	4618      	mov	r0, r3
 801591c:	370c      	adds	r7, #12
 801591e:	46bd      	mov	sp, r7
 8015920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015924:	4770      	bx	lr

08015926 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8015926:	b580      	push	{r7, lr}
 8015928:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 801592a:	f001 f9cd 	bl	8016cc8 <vTaskStartScheduler>
  
  return osOK;
 801592e:	2300      	movs	r3, #0
}
 8015930:	4618      	mov	r0, r3
 8015932:	bd80      	pop	{r7, pc}

08015934 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8015934:	b580      	push	{r7, lr}
 8015936:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8015938:	f001 fe2e 	bl	8017598 <xTaskGetSchedulerState>
 801593c:	4603      	mov	r3, r0
 801593e:	2b01      	cmp	r3, #1
 8015940:	d101      	bne.n	8015946 <osKernelRunning+0x12>
    return 0;
 8015942:	2300      	movs	r3, #0
 8015944:	e000      	b.n	8015948 <osKernelRunning+0x14>
  else
    return 1;
 8015946:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8015948:	4618      	mov	r0, r3
 801594a:	bd80      	pop	{r7, pc}

0801594c <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 801594c:	b580      	push	{r7, lr}
 801594e:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8015950:	f7ff ffd7 	bl	8015902 <inHandlerMode>
 8015954:	4603      	mov	r3, r0
 8015956:	2b00      	cmp	r3, #0
 8015958:	d003      	beq.n	8015962 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 801595a:	f001 fad9 	bl	8016f10 <xTaskGetTickCountFromISR>
 801595e:	4603      	mov	r3, r0
 8015960:	e002      	b.n	8015968 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8015962:	f001 fac5 	bl	8016ef0 <xTaskGetTickCount>
 8015966:	4603      	mov	r3, r0
  }
}
 8015968:	4618      	mov	r0, r3
 801596a:	bd80      	pop	{r7, pc}

0801596c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 801596c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801596e:	b089      	sub	sp, #36	@ 0x24
 8015970:	af04      	add	r7, sp, #16
 8015972:	6078      	str	r0, [r7, #4]
 8015974:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8015976:	687b      	ldr	r3, [r7, #4]
 8015978:	695b      	ldr	r3, [r3, #20]
 801597a:	2b00      	cmp	r3, #0
 801597c:	d020      	beq.n	80159c0 <osThreadCreate+0x54>
 801597e:	687b      	ldr	r3, [r7, #4]
 8015980:	699b      	ldr	r3, [r3, #24]
 8015982:	2b00      	cmp	r3, #0
 8015984:	d01c      	beq.n	80159c0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015986:	687b      	ldr	r3, [r7, #4]
 8015988:	685c      	ldr	r4, [r3, #4]
 801598a:	687b      	ldr	r3, [r7, #4]
 801598c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 801598e:	687b      	ldr	r3, [r7, #4]
 8015990:	691e      	ldr	r6, [r3, #16]
 8015992:	687b      	ldr	r3, [r7, #4]
 8015994:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015998:	4618      	mov	r0, r3
 801599a:	f7ff ff9a 	bl	80158d2 <makeFreeRtosPriority>
 801599e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80159a0:	687b      	ldr	r3, [r7, #4]
 80159a2:	695b      	ldr	r3, [r3, #20]
 80159a4:	687a      	ldr	r2, [r7, #4]
 80159a6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80159a8:	9202      	str	r2, [sp, #8]
 80159aa:	9301      	str	r3, [sp, #4]
 80159ac:	9100      	str	r1, [sp, #0]
 80159ae:	683b      	ldr	r3, [r7, #0]
 80159b0:	4632      	mov	r2, r6
 80159b2:	4629      	mov	r1, r5
 80159b4:	4620      	mov	r0, r4
 80159b6:	f000 ffa5 	bl	8016904 <xTaskCreateStatic>
 80159ba:	4603      	mov	r3, r0
 80159bc:	60fb      	str	r3, [r7, #12]
 80159be:	e01c      	b.n	80159fa <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80159c0:	687b      	ldr	r3, [r7, #4]
 80159c2:	685c      	ldr	r4, [r3, #4]
 80159c4:	687b      	ldr	r3, [r7, #4]
 80159c6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80159c8:	687b      	ldr	r3, [r7, #4]
 80159ca:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80159cc:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80159ce:	687b      	ldr	r3, [r7, #4]
 80159d0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80159d4:	4618      	mov	r0, r3
 80159d6:	f7ff ff7c 	bl	80158d2 <makeFreeRtosPriority>
 80159da:	4602      	mov	r2, r0
 80159dc:	f107 030c 	add.w	r3, r7, #12
 80159e0:	9301      	str	r3, [sp, #4]
 80159e2:	9200      	str	r2, [sp, #0]
 80159e4:	683b      	ldr	r3, [r7, #0]
 80159e6:	4632      	mov	r2, r6
 80159e8:	4629      	mov	r1, r5
 80159ea:	4620      	mov	r0, r4
 80159ec:	f000 fff0 	bl	80169d0 <xTaskCreate>
 80159f0:	4603      	mov	r3, r0
 80159f2:	2b01      	cmp	r3, #1
 80159f4:	d001      	beq.n	80159fa <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80159f6:	2300      	movs	r3, #0
 80159f8:	e000      	b.n	80159fc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80159fa:	68fb      	ldr	r3, [r7, #12]
}
 80159fc:	4618      	mov	r0, r3
 80159fe:	3714      	adds	r7, #20
 8015a00:	46bd      	mov	sp, r7
 8015a02:	bdf0      	pop	{r4, r5, r6, r7, pc}

08015a04 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8015a04:	b580      	push	{r7, lr}
 8015a06:	b084      	sub	sp, #16
 8015a08:	af00      	add	r7, sp, #0
 8015a0a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8015a0c:	687b      	ldr	r3, [r7, #4]
 8015a0e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8015a10:	68fb      	ldr	r3, [r7, #12]
 8015a12:	2b00      	cmp	r3, #0
 8015a14:	d001      	beq.n	8015a1a <osDelay+0x16>
 8015a16:	68fb      	ldr	r3, [r7, #12]
 8015a18:	e000      	b.n	8015a1c <osDelay+0x18>
 8015a1a:	2301      	movs	r3, #1
 8015a1c:	4618      	mov	r0, r3
 8015a1e:	f001 f91b 	bl	8016c58 <vTaskDelay>
  
  return osOK;
 8015a22:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8015a24:	4618      	mov	r0, r3
 8015a26:	3710      	adds	r7, #16
 8015a28:	46bd      	mov	sp, r7
 8015a2a:	bd80      	pop	{r7, pc}

08015a2c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8015a2c:	b590      	push	{r4, r7, lr}
 8015a2e:	b085      	sub	sp, #20
 8015a30:	af02      	add	r7, sp, #8
 8015a32:	6078      	str	r0, [r7, #4]
 8015a34:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8015a36:	687b      	ldr	r3, [r7, #4]
 8015a38:	689b      	ldr	r3, [r3, #8]
 8015a3a:	2b00      	cmp	r3, #0
 8015a3c:	d011      	beq.n	8015a62 <osMessageCreate+0x36>
 8015a3e:	687b      	ldr	r3, [r7, #4]
 8015a40:	68db      	ldr	r3, [r3, #12]
 8015a42:	2b00      	cmp	r3, #0
 8015a44:	d00d      	beq.n	8015a62 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8015a46:	687b      	ldr	r3, [r7, #4]
 8015a48:	6818      	ldr	r0, [r3, #0]
 8015a4a:	687b      	ldr	r3, [r7, #4]
 8015a4c:	6859      	ldr	r1, [r3, #4]
 8015a4e:	687b      	ldr	r3, [r7, #4]
 8015a50:	689a      	ldr	r2, [r3, #8]
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	68db      	ldr	r3, [r3, #12]
 8015a56:	2400      	movs	r4, #0
 8015a58:	9400      	str	r4, [sp, #0]
 8015a5a:	f000 f9f9 	bl	8015e50 <xQueueGenericCreateStatic>
 8015a5e:	4603      	mov	r3, r0
 8015a60:	e008      	b.n	8015a74 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8015a62:	687b      	ldr	r3, [r7, #4]
 8015a64:	6818      	ldr	r0, [r3, #0]
 8015a66:	687b      	ldr	r3, [r7, #4]
 8015a68:	685b      	ldr	r3, [r3, #4]
 8015a6a:	2200      	movs	r2, #0
 8015a6c:	4619      	mov	r1, r3
 8015a6e:	f000 fa76 	bl	8015f5e <xQueueGenericCreate>
 8015a72:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8015a74:	4618      	mov	r0, r3
 8015a76:	370c      	adds	r7, #12
 8015a78:	46bd      	mov	sp, r7
 8015a7a:	bd90      	pop	{r4, r7, pc}

08015a7c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8015a7c:	b580      	push	{r7, lr}
 8015a7e:	b086      	sub	sp, #24
 8015a80:	af00      	add	r7, sp, #0
 8015a82:	60f8      	str	r0, [r7, #12]
 8015a84:	60b9      	str	r1, [r7, #8]
 8015a86:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8015a88:	2300      	movs	r3, #0
 8015a8a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8015a8c:	687b      	ldr	r3, [r7, #4]
 8015a8e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8015a90:	697b      	ldr	r3, [r7, #20]
 8015a92:	2b00      	cmp	r3, #0
 8015a94:	d101      	bne.n	8015a9a <osMessagePut+0x1e>
    ticks = 1;
 8015a96:	2301      	movs	r3, #1
 8015a98:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8015a9a:	f7ff ff32 	bl	8015902 <inHandlerMode>
 8015a9e:	4603      	mov	r3, r0
 8015aa0:	2b00      	cmp	r3, #0
 8015aa2:	d018      	beq.n	8015ad6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8015aa4:	f107 0210 	add.w	r2, r7, #16
 8015aa8:	f107 0108 	add.w	r1, r7, #8
 8015aac:	2300      	movs	r3, #0
 8015aae:	68f8      	ldr	r0, [r7, #12]
 8015ab0:	f000 fbc2 	bl	8016238 <xQueueGenericSendFromISR>
 8015ab4:	4603      	mov	r3, r0
 8015ab6:	2b01      	cmp	r3, #1
 8015ab8:	d001      	beq.n	8015abe <osMessagePut+0x42>
      return osErrorOS;
 8015aba:	23ff      	movs	r3, #255	@ 0xff
 8015abc:	e018      	b.n	8015af0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8015abe:	693b      	ldr	r3, [r7, #16]
 8015ac0:	2b00      	cmp	r3, #0
 8015ac2:	d014      	beq.n	8015aee <osMessagePut+0x72>
 8015ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8015af8 <osMessagePut+0x7c>)
 8015ac6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015aca:	601a      	str	r2, [r3, #0]
 8015acc:	f3bf 8f4f 	dsb	sy
 8015ad0:	f3bf 8f6f 	isb	sy
 8015ad4:	e00b      	b.n	8015aee <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8015ad6:	f107 0108 	add.w	r1, r7, #8
 8015ada:	2300      	movs	r3, #0
 8015adc:	697a      	ldr	r2, [r7, #20]
 8015ade:	68f8      	ldr	r0, [r7, #12]
 8015ae0:	f000 faa0 	bl	8016024 <xQueueGenericSend>
 8015ae4:	4603      	mov	r3, r0
 8015ae6:	2b01      	cmp	r3, #1
 8015ae8:	d001      	beq.n	8015aee <osMessagePut+0x72>
      return osErrorOS;
 8015aea:	23ff      	movs	r3, #255	@ 0xff
 8015aec:	e000      	b.n	8015af0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8015aee:	2300      	movs	r3, #0
}
 8015af0:	4618      	mov	r0, r3
 8015af2:	3718      	adds	r7, #24
 8015af4:	46bd      	mov	sp, r7
 8015af6:	bd80      	pop	{r7, pc}
 8015af8:	e000ed04 	.word	0xe000ed04

08015afc <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8015afc:	b590      	push	{r4, r7, lr}
 8015afe:	b08b      	sub	sp, #44	@ 0x2c
 8015b00:	af00      	add	r7, sp, #0
 8015b02:	60f8      	str	r0, [r7, #12]
 8015b04:	60b9      	str	r1, [r7, #8]
 8015b06:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8015b08:	68bb      	ldr	r3, [r7, #8]
 8015b0a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8015b0c:	2300      	movs	r3, #0
 8015b0e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8015b10:	68bb      	ldr	r3, [r7, #8]
 8015b12:	2b00      	cmp	r3, #0
 8015b14:	d10a      	bne.n	8015b2c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8015b16:	2380      	movs	r3, #128	@ 0x80
 8015b18:	617b      	str	r3, [r7, #20]
    return event;
 8015b1a:	68fb      	ldr	r3, [r7, #12]
 8015b1c:	461c      	mov	r4, r3
 8015b1e:	f107 0314 	add.w	r3, r7, #20
 8015b22:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8015b26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015b2a:	e054      	b.n	8015bd6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8015b2c:	2300      	movs	r3, #0
 8015b2e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8015b30:	2300      	movs	r3, #0
 8015b32:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015b3a:	d103      	bne.n	8015b44 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8015b3c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015b40:	627b      	str	r3, [r7, #36]	@ 0x24
 8015b42:	e009      	b.n	8015b58 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	2b00      	cmp	r3, #0
 8015b48:	d006      	beq.n	8015b58 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8015b4a:	687b      	ldr	r3, [r7, #4]
 8015b4c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8015b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b50:	2b00      	cmp	r3, #0
 8015b52:	d101      	bne.n	8015b58 <osMessageGet+0x5c>
      ticks = 1;
 8015b54:	2301      	movs	r3, #1
 8015b56:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8015b58:	f7ff fed3 	bl	8015902 <inHandlerMode>
 8015b5c:	4603      	mov	r3, r0
 8015b5e:	2b00      	cmp	r3, #0
 8015b60:	d01c      	beq.n	8015b9c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8015b62:	f107 0220 	add.w	r2, r7, #32
 8015b66:	f107 0314 	add.w	r3, r7, #20
 8015b6a:	3304      	adds	r3, #4
 8015b6c:	4619      	mov	r1, r3
 8015b6e:	68b8      	ldr	r0, [r7, #8]
 8015b70:	f000 fcee 	bl	8016550 <xQueueReceiveFromISR>
 8015b74:	4603      	mov	r3, r0
 8015b76:	2b01      	cmp	r3, #1
 8015b78:	d102      	bne.n	8015b80 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8015b7a:	2310      	movs	r3, #16
 8015b7c:	617b      	str	r3, [r7, #20]
 8015b7e:	e001      	b.n	8015b84 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8015b80:	2300      	movs	r3, #0
 8015b82:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8015b84:	6a3b      	ldr	r3, [r7, #32]
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d01d      	beq.n	8015bc6 <osMessageGet+0xca>
 8015b8a:	4b15      	ldr	r3, [pc, #84]	@ (8015be0 <osMessageGet+0xe4>)
 8015b8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015b90:	601a      	str	r2, [r3, #0]
 8015b92:	f3bf 8f4f 	dsb	sy
 8015b96:	f3bf 8f6f 	isb	sy
 8015b9a:	e014      	b.n	8015bc6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8015b9c:	f107 0314 	add.w	r3, r7, #20
 8015ba0:	3304      	adds	r3, #4
 8015ba2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015ba4:	4619      	mov	r1, r3
 8015ba6:	68b8      	ldr	r0, [r7, #8]
 8015ba8:	f000 fbea 	bl	8016380 <xQueueReceive>
 8015bac:	4603      	mov	r3, r0
 8015bae:	2b01      	cmp	r3, #1
 8015bb0:	d102      	bne.n	8015bb8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8015bb2:	2310      	movs	r3, #16
 8015bb4:	617b      	str	r3, [r7, #20]
 8015bb6:	e006      	b.n	8015bc6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8015bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015bba:	2b00      	cmp	r3, #0
 8015bbc:	d101      	bne.n	8015bc2 <osMessageGet+0xc6>
 8015bbe:	2300      	movs	r3, #0
 8015bc0:	e000      	b.n	8015bc4 <osMessageGet+0xc8>
 8015bc2:	2340      	movs	r3, #64	@ 0x40
 8015bc4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8015bc6:	68fb      	ldr	r3, [r7, #12]
 8015bc8:	461c      	mov	r4, r3
 8015bca:	f107 0314 	add.w	r3, r7, #20
 8015bce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8015bd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8015bd6:	68f8      	ldr	r0, [r7, #12]
 8015bd8:	372c      	adds	r7, #44	@ 0x2c
 8015bda:	46bd      	mov	sp, r7
 8015bdc:	bd90      	pop	{r4, r7, pc}
 8015bde:	bf00      	nop
 8015be0:	e000ed04 	.word	0xe000ed04

08015be4 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8015be4:	b580      	push	{r7, lr}
 8015be6:	b082      	sub	sp, #8
 8015be8:	af00      	add	r7, sp, #0
 8015bea:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8015bec:	f7ff fe89 	bl	8015902 <inHandlerMode>
 8015bf0:	4603      	mov	r3, r0
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	d004      	beq.n	8015c00 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8015bf6:	6878      	ldr	r0, [r7, #4]
 8015bf8:	f000 fd53 	bl	80166a2 <uxQueueMessagesWaitingFromISR>
 8015bfc:	4603      	mov	r3, r0
 8015bfe:	e003      	b.n	8015c08 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8015c00:	6878      	ldr	r0, [r7, #4]
 8015c02:	f000 fd2d 	bl	8016660 <uxQueueMessagesWaiting>
 8015c06:	4603      	mov	r3, r0
  }
}
 8015c08:	4618      	mov	r0, r3
 8015c0a:	3708      	adds	r7, #8
 8015c0c:	46bd      	mov	sp, r7
 8015c0e:	bd80      	pop	{r7, pc}

08015c10 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8015c10:	b480      	push	{r7}
 8015c12:	b083      	sub	sp, #12
 8015c14:	af00      	add	r7, sp, #0
 8015c16:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	f103 0208 	add.w	r2, r3, #8
 8015c1e:	687b      	ldr	r3, [r7, #4]
 8015c20:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8015c22:	687b      	ldr	r3, [r7, #4]
 8015c24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015c28:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015c2a:	687b      	ldr	r3, [r7, #4]
 8015c2c:	f103 0208 	add.w	r2, r3, #8
 8015c30:	687b      	ldr	r3, [r7, #4]
 8015c32:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015c34:	687b      	ldr	r3, [r7, #4]
 8015c36:	f103 0208 	add.w	r2, r3, #8
 8015c3a:	687b      	ldr	r3, [r7, #4]
 8015c3c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	2200      	movs	r2, #0
 8015c42:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8015c44:	bf00      	nop
 8015c46:	370c      	adds	r7, #12
 8015c48:	46bd      	mov	sp, r7
 8015c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c4e:	4770      	bx	lr

08015c50 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8015c50:	b480      	push	{r7}
 8015c52:	b083      	sub	sp, #12
 8015c54:	af00      	add	r7, sp, #0
 8015c56:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	2200      	movs	r2, #0
 8015c5c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8015c5e:	bf00      	nop
 8015c60:	370c      	adds	r7, #12
 8015c62:	46bd      	mov	sp, r7
 8015c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c68:	4770      	bx	lr

08015c6a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015c6a:	b480      	push	{r7}
 8015c6c:	b085      	sub	sp, #20
 8015c6e:	af00      	add	r7, sp, #0
 8015c70:	6078      	str	r0, [r7, #4]
 8015c72:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8015c74:	687b      	ldr	r3, [r7, #4]
 8015c76:	685b      	ldr	r3, [r3, #4]
 8015c78:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8015c7a:	683b      	ldr	r3, [r7, #0]
 8015c7c:	68fa      	ldr	r2, [r7, #12]
 8015c7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8015c80:	68fb      	ldr	r3, [r7, #12]
 8015c82:	689a      	ldr	r2, [r3, #8]
 8015c84:	683b      	ldr	r3, [r7, #0]
 8015c86:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8015c88:	68fb      	ldr	r3, [r7, #12]
 8015c8a:	689b      	ldr	r3, [r3, #8]
 8015c8c:	683a      	ldr	r2, [r7, #0]
 8015c8e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8015c90:	68fb      	ldr	r3, [r7, #12]
 8015c92:	683a      	ldr	r2, [r7, #0]
 8015c94:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8015c96:	683b      	ldr	r3, [r7, #0]
 8015c98:	687a      	ldr	r2, [r7, #4]
 8015c9a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	681b      	ldr	r3, [r3, #0]
 8015ca0:	1c5a      	adds	r2, r3, #1
 8015ca2:	687b      	ldr	r3, [r7, #4]
 8015ca4:	601a      	str	r2, [r3, #0]
}
 8015ca6:	bf00      	nop
 8015ca8:	3714      	adds	r7, #20
 8015caa:	46bd      	mov	sp, r7
 8015cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cb0:	4770      	bx	lr

08015cb2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015cb2:	b480      	push	{r7}
 8015cb4:	b085      	sub	sp, #20
 8015cb6:	af00      	add	r7, sp, #0
 8015cb8:	6078      	str	r0, [r7, #4]
 8015cba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8015cbc:	683b      	ldr	r3, [r7, #0]
 8015cbe:	681b      	ldr	r3, [r3, #0]
 8015cc0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8015cc2:	68bb      	ldr	r3, [r7, #8]
 8015cc4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015cc8:	d103      	bne.n	8015cd2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	691b      	ldr	r3, [r3, #16]
 8015cce:	60fb      	str	r3, [r7, #12]
 8015cd0:	e00c      	b.n	8015cec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8015cd2:	687b      	ldr	r3, [r7, #4]
 8015cd4:	3308      	adds	r3, #8
 8015cd6:	60fb      	str	r3, [r7, #12]
 8015cd8:	e002      	b.n	8015ce0 <vListInsert+0x2e>
 8015cda:	68fb      	ldr	r3, [r7, #12]
 8015cdc:	685b      	ldr	r3, [r3, #4]
 8015cde:	60fb      	str	r3, [r7, #12]
 8015ce0:	68fb      	ldr	r3, [r7, #12]
 8015ce2:	685b      	ldr	r3, [r3, #4]
 8015ce4:	681b      	ldr	r3, [r3, #0]
 8015ce6:	68ba      	ldr	r2, [r7, #8]
 8015ce8:	429a      	cmp	r2, r3
 8015cea:	d2f6      	bcs.n	8015cda <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8015cec:	68fb      	ldr	r3, [r7, #12]
 8015cee:	685a      	ldr	r2, [r3, #4]
 8015cf0:	683b      	ldr	r3, [r7, #0]
 8015cf2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8015cf4:	683b      	ldr	r3, [r7, #0]
 8015cf6:	685b      	ldr	r3, [r3, #4]
 8015cf8:	683a      	ldr	r2, [r7, #0]
 8015cfa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8015cfc:	683b      	ldr	r3, [r7, #0]
 8015cfe:	68fa      	ldr	r2, [r7, #12]
 8015d00:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8015d02:	68fb      	ldr	r3, [r7, #12]
 8015d04:	683a      	ldr	r2, [r7, #0]
 8015d06:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8015d08:	683b      	ldr	r3, [r7, #0]
 8015d0a:	687a      	ldr	r2, [r7, #4]
 8015d0c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	681b      	ldr	r3, [r3, #0]
 8015d12:	1c5a      	adds	r2, r3, #1
 8015d14:	687b      	ldr	r3, [r7, #4]
 8015d16:	601a      	str	r2, [r3, #0]
}
 8015d18:	bf00      	nop
 8015d1a:	3714      	adds	r7, #20
 8015d1c:	46bd      	mov	sp, r7
 8015d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d22:	4770      	bx	lr

08015d24 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8015d24:	b480      	push	{r7}
 8015d26:	b085      	sub	sp, #20
 8015d28:	af00      	add	r7, sp, #0
 8015d2a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8015d2c:	687b      	ldr	r3, [r7, #4]
 8015d2e:	691b      	ldr	r3, [r3, #16]
 8015d30:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8015d32:	687b      	ldr	r3, [r7, #4]
 8015d34:	685b      	ldr	r3, [r3, #4]
 8015d36:	687a      	ldr	r2, [r7, #4]
 8015d38:	6892      	ldr	r2, [r2, #8]
 8015d3a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8015d3c:	687b      	ldr	r3, [r7, #4]
 8015d3e:	689b      	ldr	r3, [r3, #8]
 8015d40:	687a      	ldr	r2, [r7, #4]
 8015d42:	6852      	ldr	r2, [r2, #4]
 8015d44:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8015d46:	68fb      	ldr	r3, [r7, #12]
 8015d48:	685b      	ldr	r3, [r3, #4]
 8015d4a:	687a      	ldr	r2, [r7, #4]
 8015d4c:	429a      	cmp	r2, r3
 8015d4e:	d103      	bne.n	8015d58 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8015d50:	687b      	ldr	r3, [r7, #4]
 8015d52:	689a      	ldr	r2, [r3, #8]
 8015d54:	68fb      	ldr	r3, [r7, #12]
 8015d56:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8015d58:	687b      	ldr	r3, [r7, #4]
 8015d5a:	2200      	movs	r2, #0
 8015d5c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8015d5e:	68fb      	ldr	r3, [r7, #12]
 8015d60:	681b      	ldr	r3, [r3, #0]
 8015d62:	1e5a      	subs	r2, r3, #1
 8015d64:	68fb      	ldr	r3, [r7, #12]
 8015d66:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8015d68:	68fb      	ldr	r3, [r7, #12]
 8015d6a:	681b      	ldr	r3, [r3, #0]
}
 8015d6c:	4618      	mov	r0, r3
 8015d6e:	3714      	adds	r7, #20
 8015d70:	46bd      	mov	sp, r7
 8015d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d76:	4770      	bx	lr

08015d78 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8015d78:	b580      	push	{r7, lr}
 8015d7a:	b084      	sub	sp, #16
 8015d7c:	af00      	add	r7, sp, #0
 8015d7e:	6078      	str	r0, [r7, #4]
 8015d80:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8015d82:	687b      	ldr	r3, [r7, #4]
 8015d84:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8015d86:	68fb      	ldr	r3, [r7, #12]
 8015d88:	2b00      	cmp	r3, #0
 8015d8a:	d10d      	bne.n	8015da8 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8015d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d90:	b672      	cpsid	i
 8015d92:	f383 8811 	msr	BASEPRI, r3
 8015d96:	f3bf 8f6f 	isb	sy
 8015d9a:	f3bf 8f4f 	dsb	sy
 8015d9e:	b662      	cpsie	i
 8015da0:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8015da2:	bf00      	nop
 8015da4:	bf00      	nop
 8015da6:	e7fd      	b.n	8015da4 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8015da8:	f001 fe18 	bl	80179dc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015dac:	68fb      	ldr	r3, [r7, #12]
 8015dae:	681a      	ldr	r2, [r3, #0]
 8015db0:	68fb      	ldr	r3, [r7, #12]
 8015db2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015db4:	68f9      	ldr	r1, [r7, #12]
 8015db6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015db8:	fb01 f303 	mul.w	r3, r1, r3
 8015dbc:	441a      	add	r2, r3
 8015dbe:	68fb      	ldr	r3, [r7, #12]
 8015dc0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8015dc2:	68fb      	ldr	r3, [r7, #12]
 8015dc4:	2200      	movs	r2, #0
 8015dc6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8015dc8:	68fb      	ldr	r3, [r7, #12]
 8015dca:	681a      	ldr	r2, [r3, #0]
 8015dcc:	68fb      	ldr	r3, [r7, #12]
 8015dce:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015dd0:	68fb      	ldr	r3, [r7, #12]
 8015dd2:	681a      	ldr	r2, [r3, #0]
 8015dd4:	68fb      	ldr	r3, [r7, #12]
 8015dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015dd8:	3b01      	subs	r3, #1
 8015dda:	68f9      	ldr	r1, [r7, #12]
 8015ddc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015dde:	fb01 f303 	mul.w	r3, r1, r3
 8015de2:	441a      	add	r2, r3
 8015de4:	68fb      	ldr	r3, [r7, #12]
 8015de6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8015de8:	68fb      	ldr	r3, [r7, #12]
 8015dea:	22ff      	movs	r2, #255	@ 0xff
 8015dec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8015df0:	68fb      	ldr	r3, [r7, #12]
 8015df2:	22ff      	movs	r2, #255	@ 0xff
 8015df4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8015df8:	683b      	ldr	r3, [r7, #0]
 8015dfa:	2b00      	cmp	r3, #0
 8015dfc:	d114      	bne.n	8015e28 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015dfe:	68fb      	ldr	r3, [r7, #12]
 8015e00:	691b      	ldr	r3, [r3, #16]
 8015e02:	2b00      	cmp	r3, #0
 8015e04:	d01a      	beq.n	8015e3c <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015e06:	68fb      	ldr	r3, [r7, #12]
 8015e08:	3310      	adds	r3, #16
 8015e0a:	4618      	mov	r0, r3
 8015e0c:	f001 f9fa 	bl	8017204 <xTaskRemoveFromEventList>
 8015e10:	4603      	mov	r3, r0
 8015e12:	2b00      	cmp	r3, #0
 8015e14:	d012      	beq.n	8015e3c <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8015e16:	4b0d      	ldr	r3, [pc, #52]	@ (8015e4c <xQueueGenericReset+0xd4>)
 8015e18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015e1c:	601a      	str	r2, [r3, #0]
 8015e1e:	f3bf 8f4f 	dsb	sy
 8015e22:	f3bf 8f6f 	isb	sy
 8015e26:	e009      	b.n	8015e3c <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8015e28:	68fb      	ldr	r3, [r7, #12]
 8015e2a:	3310      	adds	r3, #16
 8015e2c:	4618      	mov	r0, r3
 8015e2e:	f7ff feef 	bl	8015c10 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8015e32:	68fb      	ldr	r3, [r7, #12]
 8015e34:	3324      	adds	r3, #36	@ 0x24
 8015e36:	4618      	mov	r0, r3
 8015e38:	f7ff feea 	bl	8015c10 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8015e3c:	f001 fe04 	bl	8017a48 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8015e40:	2301      	movs	r3, #1
}
 8015e42:	4618      	mov	r0, r3
 8015e44:	3710      	adds	r7, #16
 8015e46:	46bd      	mov	sp, r7
 8015e48:	bd80      	pop	{r7, pc}
 8015e4a:	bf00      	nop
 8015e4c:	e000ed04 	.word	0xe000ed04

08015e50 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8015e50:	b580      	push	{r7, lr}
 8015e52:	b08e      	sub	sp, #56	@ 0x38
 8015e54:	af02      	add	r7, sp, #8
 8015e56:	60f8      	str	r0, [r7, #12]
 8015e58:	60b9      	str	r1, [r7, #8]
 8015e5a:	607a      	str	r2, [r7, #4]
 8015e5c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015e5e:	68fb      	ldr	r3, [r7, #12]
 8015e60:	2b00      	cmp	r3, #0
 8015e62:	d10d      	bne.n	8015e80 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8015e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e68:	b672      	cpsid	i
 8015e6a:	f383 8811 	msr	BASEPRI, r3
 8015e6e:	f3bf 8f6f 	isb	sy
 8015e72:	f3bf 8f4f 	dsb	sy
 8015e76:	b662      	cpsie	i
 8015e78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8015e7a:	bf00      	nop
 8015e7c:	bf00      	nop
 8015e7e:	e7fd      	b.n	8015e7c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8015e80:	683b      	ldr	r3, [r7, #0]
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	d10d      	bne.n	8015ea2 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8015e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e8a:	b672      	cpsid	i
 8015e8c:	f383 8811 	msr	BASEPRI, r3
 8015e90:	f3bf 8f6f 	isb	sy
 8015e94:	f3bf 8f4f 	dsb	sy
 8015e98:	b662      	cpsie	i
 8015e9a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015e9c:	bf00      	nop
 8015e9e:	bf00      	nop
 8015ea0:	e7fd      	b.n	8015e9e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	2b00      	cmp	r3, #0
 8015ea6:	d002      	beq.n	8015eae <xQueueGenericCreateStatic+0x5e>
 8015ea8:	68bb      	ldr	r3, [r7, #8]
 8015eaa:	2b00      	cmp	r3, #0
 8015eac:	d001      	beq.n	8015eb2 <xQueueGenericCreateStatic+0x62>
 8015eae:	2301      	movs	r3, #1
 8015eb0:	e000      	b.n	8015eb4 <xQueueGenericCreateStatic+0x64>
 8015eb2:	2300      	movs	r3, #0
 8015eb4:	2b00      	cmp	r3, #0
 8015eb6:	d10d      	bne.n	8015ed4 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8015eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ebc:	b672      	cpsid	i
 8015ebe:	f383 8811 	msr	BASEPRI, r3
 8015ec2:	f3bf 8f6f 	isb	sy
 8015ec6:	f3bf 8f4f 	dsb	sy
 8015eca:	b662      	cpsie	i
 8015ecc:	623b      	str	r3, [r7, #32]
}
 8015ece:	bf00      	nop
 8015ed0:	bf00      	nop
 8015ed2:	e7fd      	b.n	8015ed0 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d102      	bne.n	8015ee0 <xQueueGenericCreateStatic+0x90>
 8015eda:	68bb      	ldr	r3, [r7, #8]
 8015edc:	2b00      	cmp	r3, #0
 8015ede:	d101      	bne.n	8015ee4 <xQueueGenericCreateStatic+0x94>
 8015ee0:	2301      	movs	r3, #1
 8015ee2:	e000      	b.n	8015ee6 <xQueueGenericCreateStatic+0x96>
 8015ee4:	2300      	movs	r3, #0
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	d10d      	bne.n	8015f06 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8015eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015eee:	b672      	cpsid	i
 8015ef0:	f383 8811 	msr	BASEPRI, r3
 8015ef4:	f3bf 8f6f 	isb	sy
 8015ef8:	f3bf 8f4f 	dsb	sy
 8015efc:	b662      	cpsie	i
 8015efe:	61fb      	str	r3, [r7, #28]
}
 8015f00:	bf00      	nop
 8015f02:	bf00      	nop
 8015f04:	e7fd      	b.n	8015f02 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8015f06:	2348      	movs	r3, #72	@ 0x48
 8015f08:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8015f0a:	697b      	ldr	r3, [r7, #20]
 8015f0c:	2b48      	cmp	r3, #72	@ 0x48
 8015f0e:	d00d      	beq.n	8015f2c <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8015f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f14:	b672      	cpsid	i
 8015f16:	f383 8811 	msr	BASEPRI, r3
 8015f1a:	f3bf 8f6f 	isb	sy
 8015f1e:	f3bf 8f4f 	dsb	sy
 8015f22:	b662      	cpsie	i
 8015f24:	61bb      	str	r3, [r7, #24]
}
 8015f26:	bf00      	nop
 8015f28:	bf00      	nop
 8015f2a:	e7fd      	b.n	8015f28 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8015f2c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015f2e:	683b      	ldr	r3, [r7, #0]
 8015f30:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8015f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015f34:	2b00      	cmp	r3, #0
 8015f36:	d00d      	beq.n	8015f54 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8015f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015f3a:	2201      	movs	r2, #1
 8015f3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015f40:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8015f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015f46:	9300      	str	r3, [sp, #0]
 8015f48:	4613      	mov	r3, r2
 8015f4a:	687a      	ldr	r2, [r7, #4]
 8015f4c:	68b9      	ldr	r1, [r7, #8]
 8015f4e:	68f8      	ldr	r0, [r7, #12]
 8015f50:	f000 f848 	bl	8015fe4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8015f56:	4618      	mov	r0, r3
 8015f58:	3730      	adds	r7, #48	@ 0x30
 8015f5a:	46bd      	mov	sp, r7
 8015f5c:	bd80      	pop	{r7, pc}

08015f5e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8015f5e:	b580      	push	{r7, lr}
 8015f60:	b08a      	sub	sp, #40	@ 0x28
 8015f62:	af02      	add	r7, sp, #8
 8015f64:	60f8      	str	r0, [r7, #12]
 8015f66:	60b9      	str	r1, [r7, #8]
 8015f68:	4613      	mov	r3, r2
 8015f6a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015f6c:	68fb      	ldr	r3, [r7, #12]
 8015f6e:	2b00      	cmp	r3, #0
 8015f70:	d10d      	bne.n	8015f8e <xQueueGenericCreate+0x30>
	__asm volatile
 8015f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f76:	b672      	cpsid	i
 8015f78:	f383 8811 	msr	BASEPRI, r3
 8015f7c:	f3bf 8f6f 	isb	sy
 8015f80:	f3bf 8f4f 	dsb	sy
 8015f84:	b662      	cpsie	i
 8015f86:	613b      	str	r3, [r7, #16]
}
 8015f88:	bf00      	nop
 8015f8a:	bf00      	nop
 8015f8c:	e7fd      	b.n	8015f8a <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8015f8e:	68bb      	ldr	r3, [r7, #8]
 8015f90:	2b00      	cmp	r3, #0
 8015f92:	d102      	bne.n	8015f9a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8015f94:	2300      	movs	r3, #0
 8015f96:	61fb      	str	r3, [r7, #28]
 8015f98:	e004      	b.n	8015fa4 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015f9a:	68fb      	ldr	r3, [r7, #12]
 8015f9c:	68ba      	ldr	r2, [r7, #8]
 8015f9e:	fb02 f303 	mul.w	r3, r2, r3
 8015fa2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015fa4:	69fb      	ldr	r3, [r7, #28]
 8015fa6:	3348      	adds	r3, #72	@ 0x48
 8015fa8:	4618      	mov	r0, r3
 8015faa:	f001 fe45 	bl	8017c38 <pvPortMalloc>
 8015fae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8015fb0:	69bb      	ldr	r3, [r7, #24]
 8015fb2:	2b00      	cmp	r3, #0
 8015fb4:	d011      	beq.n	8015fda <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8015fb6:	69bb      	ldr	r3, [r7, #24]
 8015fb8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015fba:	697b      	ldr	r3, [r7, #20]
 8015fbc:	3348      	adds	r3, #72	@ 0x48
 8015fbe:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015fc0:	69bb      	ldr	r3, [r7, #24]
 8015fc2:	2200      	movs	r2, #0
 8015fc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015fc8:	79fa      	ldrb	r2, [r7, #7]
 8015fca:	69bb      	ldr	r3, [r7, #24]
 8015fcc:	9300      	str	r3, [sp, #0]
 8015fce:	4613      	mov	r3, r2
 8015fd0:	697a      	ldr	r2, [r7, #20]
 8015fd2:	68b9      	ldr	r1, [r7, #8]
 8015fd4:	68f8      	ldr	r0, [r7, #12]
 8015fd6:	f000 f805 	bl	8015fe4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015fda:	69bb      	ldr	r3, [r7, #24]
	}
 8015fdc:	4618      	mov	r0, r3
 8015fde:	3720      	adds	r7, #32
 8015fe0:	46bd      	mov	sp, r7
 8015fe2:	bd80      	pop	{r7, pc}

08015fe4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8015fe4:	b580      	push	{r7, lr}
 8015fe6:	b084      	sub	sp, #16
 8015fe8:	af00      	add	r7, sp, #0
 8015fea:	60f8      	str	r0, [r7, #12]
 8015fec:	60b9      	str	r1, [r7, #8]
 8015fee:	607a      	str	r2, [r7, #4]
 8015ff0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8015ff2:	68bb      	ldr	r3, [r7, #8]
 8015ff4:	2b00      	cmp	r3, #0
 8015ff6:	d103      	bne.n	8016000 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8015ff8:	69bb      	ldr	r3, [r7, #24]
 8015ffa:	69ba      	ldr	r2, [r7, #24]
 8015ffc:	601a      	str	r2, [r3, #0]
 8015ffe:	e002      	b.n	8016006 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8016000:	69bb      	ldr	r3, [r7, #24]
 8016002:	687a      	ldr	r2, [r7, #4]
 8016004:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8016006:	69bb      	ldr	r3, [r7, #24]
 8016008:	68fa      	ldr	r2, [r7, #12]
 801600a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 801600c:	69bb      	ldr	r3, [r7, #24]
 801600e:	68ba      	ldr	r2, [r7, #8]
 8016010:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8016012:	2101      	movs	r1, #1
 8016014:	69b8      	ldr	r0, [r7, #24]
 8016016:	f7ff feaf 	bl	8015d78 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801601a:	bf00      	nop
 801601c:	3710      	adds	r7, #16
 801601e:	46bd      	mov	sp, r7
 8016020:	bd80      	pop	{r7, pc}
	...

08016024 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8016024:	b580      	push	{r7, lr}
 8016026:	b08e      	sub	sp, #56	@ 0x38
 8016028:	af00      	add	r7, sp, #0
 801602a:	60f8      	str	r0, [r7, #12]
 801602c:	60b9      	str	r1, [r7, #8]
 801602e:	607a      	str	r2, [r7, #4]
 8016030:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8016032:	2300      	movs	r3, #0
 8016034:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016036:	68fb      	ldr	r3, [r7, #12]
 8016038:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801603a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801603c:	2b00      	cmp	r3, #0
 801603e:	d10d      	bne.n	801605c <xQueueGenericSend+0x38>
	__asm volatile
 8016040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016044:	b672      	cpsid	i
 8016046:	f383 8811 	msr	BASEPRI, r3
 801604a:	f3bf 8f6f 	isb	sy
 801604e:	f3bf 8f4f 	dsb	sy
 8016052:	b662      	cpsie	i
 8016054:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8016056:	bf00      	nop
 8016058:	bf00      	nop
 801605a:	e7fd      	b.n	8016058 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801605c:	68bb      	ldr	r3, [r7, #8]
 801605e:	2b00      	cmp	r3, #0
 8016060:	d103      	bne.n	801606a <xQueueGenericSend+0x46>
 8016062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016066:	2b00      	cmp	r3, #0
 8016068:	d101      	bne.n	801606e <xQueueGenericSend+0x4a>
 801606a:	2301      	movs	r3, #1
 801606c:	e000      	b.n	8016070 <xQueueGenericSend+0x4c>
 801606e:	2300      	movs	r3, #0
 8016070:	2b00      	cmp	r3, #0
 8016072:	d10d      	bne.n	8016090 <xQueueGenericSend+0x6c>
	__asm volatile
 8016074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016078:	b672      	cpsid	i
 801607a:	f383 8811 	msr	BASEPRI, r3
 801607e:	f3bf 8f6f 	isb	sy
 8016082:	f3bf 8f4f 	dsb	sy
 8016086:	b662      	cpsie	i
 8016088:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801608a:	bf00      	nop
 801608c:	bf00      	nop
 801608e:	e7fd      	b.n	801608c <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016090:	683b      	ldr	r3, [r7, #0]
 8016092:	2b02      	cmp	r3, #2
 8016094:	d103      	bne.n	801609e <xQueueGenericSend+0x7a>
 8016096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016098:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801609a:	2b01      	cmp	r3, #1
 801609c:	d101      	bne.n	80160a2 <xQueueGenericSend+0x7e>
 801609e:	2301      	movs	r3, #1
 80160a0:	e000      	b.n	80160a4 <xQueueGenericSend+0x80>
 80160a2:	2300      	movs	r3, #0
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	d10d      	bne.n	80160c4 <xQueueGenericSend+0xa0>
	__asm volatile
 80160a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80160ac:	b672      	cpsid	i
 80160ae:	f383 8811 	msr	BASEPRI, r3
 80160b2:	f3bf 8f6f 	isb	sy
 80160b6:	f3bf 8f4f 	dsb	sy
 80160ba:	b662      	cpsie	i
 80160bc:	623b      	str	r3, [r7, #32]
}
 80160be:	bf00      	nop
 80160c0:	bf00      	nop
 80160c2:	e7fd      	b.n	80160c0 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80160c4:	f001 fa68 	bl	8017598 <xTaskGetSchedulerState>
 80160c8:	4603      	mov	r3, r0
 80160ca:	2b00      	cmp	r3, #0
 80160cc:	d102      	bne.n	80160d4 <xQueueGenericSend+0xb0>
 80160ce:	687b      	ldr	r3, [r7, #4]
 80160d0:	2b00      	cmp	r3, #0
 80160d2:	d101      	bne.n	80160d8 <xQueueGenericSend+0xb4>
 80160d4:	2301      	movs	r3, #1
 80160d6:	e000      	b.n	80160da <xQueueGenericSend+0xb6>
 80160d8:	2300      	movs	r3, #0
 80160da:	2b00      	cmp	r3, #0
 80160dc:	d10d      	bne.n	80160fa <xQueueGenericSend+0xd6>
	__asm volatile
 80160de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80160e2:	b672      	cpsid	i
 80160e4:	f383 8811 	msr	BASEPRI, r3
 80160e8:	f3bf 8f6f 	isb	sy
 80160ec:	f3bf 8f4f 	dsb	sy
 80160f0:	b662      	cpsie	i
 80160f2:	61fb      	str	r3, [r7, #28]
}
 80160f4:	bf00      	nop
 80160f6:	bf00      	nop
 80160f8:	e7fd      	b.n	80160f6 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80160fa:	f001 fc6f 	bl	80179dc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80160fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016100:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016104:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016106:	429a      	cmp	r2, r3
 8016108:	d302      	bcc.n	8016110 <xQueueGenericSend+0xec>
 801610a:	683b      	ldr	r3, [r7, #0]
 801610c:	2b02      	cmp	r3, #2
 801610e:	d129      	bne.n	8016164 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016110:	683a      	ldr	r2, [r7, #0]
 8016112:	68b9      	ldr	r1, [r7, #8]
 8016114:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016116:	f000 fae5 	bl	80166e4 <prvCopyDataToQueue>
 801611a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801611c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801611e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016120:	2b00      	cmp	r3, #0
 8016122:	d010      	beq.n	8016146 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016126:	3324      	adds	r3, #36	@ 0x24
 8016128:	4618      	mov	r0, r3
 801612a:	f001 f86b 	bl	8017204 <xTaskRemoveFromEventList>
 801612e:	4603      	mov	r3, r0
 8016130:	2b00      	cmp	r3, #0
 8016132:	d013      	beq.n	801615c <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8016134:	4b3f      	ldr	r3, [pc, #252]	@ (8016234 <xQueueGenericSend+0x210>)
 8016136:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801613a:	601a      	str	r2, [r3, #0]
 801613c:	f3bf 8f4f 	dsb	sy
 8016140:	f3bf 8f6f 	isb	sy
 8016144:	e00a      	b.n	801615c <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8016146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016148:	2b00      	cmp	r3, #0
 801614a:	d007      	beq.n	801615c <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801614c:	4b39      	ldr	r3, [pc, #228]	@ (8016234 <xQueueGenericSend+0x210>)
 801614e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016152:	601a      	str	r2, [r3, #0]
 8016154:	f3bf 8f4f 	dsb	sy
 8016158:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801615c:	f001 fc74 	bl	8017a48 <vPortExitCritical>
				return pdPASS;
 8016160:	2301      	movs	r3, #1
 8016162:	e063      	b.n	801622c <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016164:	687b      	ldr	r3, [r7, #4]
 8016166:	2b00      	cmp	r3, #0
 8016168:	d103      	bne.n	8016172 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801616a:	f001 fc6d 	bl	8017a48 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801616e:	2300      	movs	r3, #0
 8016170:	e05c      	b.n	801622c <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016174:	2b00      	cmp	r3, #0
 8016176:	d106      	bne.n	8016186 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016178:	f107 0314 	add.w	r3, r7, #20
 801617c:	4618      	mov	r0, r3
 801617e:	f001 f8a7 	bl	80172d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016182:	2301      	movs	r3, #1
 8016184:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016186:	f001 fc5f 	bl	8017a48 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801618a:	f000 fe03 	bl	8016d94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801618e:	f001 fc25 	bl	80179dc <vPortEnterCritical>
 8016192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016194:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016198:	b25b      	sxtb	r3, r3
 801619a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801619e:	d103      	bne.n	80161a8 <xQueueGenericSend+0x184>
 80161a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161a2:	2200      	movs	r2, #0
 80161a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80161a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80161ae:	b25b      	sxtb	r3, r3
 80161b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80161b4:	d103      	bne.n	80161be <xQueueGenericSend+0x19a>
 80161b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161b8:	2200      	movs	r2, #0
 80161ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80161be:	f001 fc43 	bl	8017a48 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80161c2:	1d3a      	adds	r2, r7, #4
 80161c4:	f107 0314 	add.w	r3, r7, #20
 80161c8:	4611      	mov	r1, r2
 80161ca:	4618      	mov	r0, r3
 80161cc:	f001 f896 	bl	80172fc <xTaskCheckForTimeOut>
 80161d0:	4603      	mov	r3, r0
 80161d2:	2b00      	cmp	r3, #0
 80161d4:	d124      	bne.n	8016220 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80161d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80161d8:	f000 fb7c 	bl	80168d4 <prvIsQueueFull>
 80161dc:	4603      	mov	r3, r0
 80161de:	2b00      	cmp	r3, #0
 80161e0:	d018      	beq.n	8016214 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80161e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161e4:	3310      	adds	r3, #16
 80161e6:	687a      	ldr	r2, [r7, #4]
 80161e8:	4611      	mov	r1, r2
 80161ea:	4618      	mov	r0, r3
 80161ec:	f000 ffe2 	bl	80171b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80161f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80161f2:	f000 fb07 	bl	8016804 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80161f6:	f000 fddb 	bl	8016db0 <xTaskResumeAll>
 80161fa:	4603      	mov	r3, r0
 80161fc:	2b00      	cmp	r3, #0
 80161fe:	f47f af7c 	bne.w	80160fa <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8016202:	4b0c      	ldr	r3, [pc, #48]	@ (8016234 <xQueueGenericSend+0x210>)
 8016204:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016208:	601a      	str	r2, [r3, #0]
 801620a:	f3bf 8f4f 	dsb	sy
 801620e:	f3bf 8f6f 	isb	sy
 8016212:	e772      	b.n	80160fa <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8016214:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016216:	f000 faf5 	bl	8016804 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801621a:	f000 fdc9 	bl	8016db0 <xTaskResumeAll>
 801621e:	e76c      	b.n	80160fa <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8016220:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016222:	f000 faef 	bl	8016804 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016226:	f000 fdc3 	bl	8016db0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801622a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801622c:	4618      	mov	r0, r3
 801622e:	3738      	adds	r7, #56	@ 0x38
 8016230:	46bd      	mov	sp, r7
 8016232:	bd80      	pop	{r7, pc}
 8016234:	e000ed04 	.word	0xe000ed04

08016238 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8016238:	b580      	push	{r7, lr}
 801623a:	b08e      	sub	sp, #56	@ 0x38
 801623c:	af00      	add	r7, sp, #0
 801623e:	60f8      	str	r0, [r7, #12]
 8016240:	60b9      	str	r1, [r7, #8]
 8016242:	607a      	str	r2, [r7, #4]
 8016244:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016246:	68fb      	ldr	r3, [r7, #12]
 8016248:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801624a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801624c:	2b00      	cmp	r3, #0
 801624e:	d10d      	bne.n	801626c <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8016250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016254:	b672      	cpsid	i
 8016256:	f383 8811 	msr	BASEPRI, r3
 801625a:	f3bf 8f6f 	isb	sy
 801625e:	f3bf 8f4f 	dsb	sy
 8016262:	b662      	cpsie	i
 8016264:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8016266:	bf00      	nop
 8016268:	bf00      	nop
 801626a:	e7fd      	b.n	8016268 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801626c:	68bb      	ldr	r3, [r7, #8]
 801626e:	2b00      	cmp	r3, #0
 8016270:	d103      	bne.n	801627a <xQueueGenericSendFromISR+0x42>
 8016272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016276:	2b00      	cmp	r3, #0
 8016278:	d101      	bne.n	801627e <xQueueGenericSendFromISR+0x46>
 801627a:	2301      	movs	r3, #1
 801627c:	e000      	b.n	8016280 <xQueueGenericSendFromISR+0x48>
 801627e:	2300      	movs	r3, #0
 8016280:	2b00      	cmp	r3, #0
 8016282:	d10d      	bne.n	80162a0 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8016284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016288:	b672      	cpsid	i
 801628a:	f383 8811 	msr	BASEPRI, r3
 801628e:	f3bf 8f6f 	isb	sy
 8016292:	f3bf 8f4f 	dsb	sy
 8016296:	b662      	cpsie	i
 8016298:	623b      	str	r3, [r7, #32]
}
 801629a:	bf00      	nop
 801629c:	bf00      	nop
 801629e:	e7fd      	b.n	801629c <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80162a0:	683b      	ldr	r3, [r7, #0]
 80162a2:	2b02      	cmp	r3, #2
 80162a4:	d103      	bne.n	80162ae <xQueueGenericSendFromISR+0x76>
 80162a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80162a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80162aa:	2b01      	cmp	r3, #1
 80162ac:	d101      	bne.n	80162b2 <xQueueGenericSendFromISR+0x7a>
 80162ae:	2301      	movs	r3, #1
 80162b0:	e000      	b.n	80162b4 <xQueueGenericSendFromISR+0x7c>
 80162b2:	2300      	movs	r3, #0
 80162b4:	2b00      	cmp	r3, #0
 80162b6:	d10d      	bne.n	80162d4 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 80162b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162bc:	b672      	cpsid	i
 80162be:	f383 8811 	msr	BASEPRI, r3
 80162c2:	f3bf 8f6f 	isb	sy
 80162c6:	f3bf 8f4f 	dsb	sy
 80162ca:	b662      	cpsie	i
 80162cc:	61fb      	str	r3, [r7, #28]
}
 80162ce:	bf00      	nop
 80162d0:	bf00      	nop
 80162d2:	e7fd      	b.n	80162d0 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80162d4:	f001 fc6a 	bl	8017bac <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80162d8:	f3ef 8211 	mrs	r2, BASEPRI
 80162dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162e0:	b672      	cpsid	i
 80162e2:	f383 8811 	msr	BASEPRI, r3
 80162e6:	f3bf 8f6f 	isb	sy
 80162ea:	f3bf 8f4f 	dsb	sy
 80162ee:	b662      	cpsie	i
 80162f0:	61ba      	str	r2, [r7, #24]
 80162f2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80162f4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80162f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80162f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80162fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80162fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80162fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016300:	429a      	cmp	r2, r3
 8016302:	d302      	bcc.n	801630a <xQueueGenericSendFromISR+0xd2>
 8016304:	683b      	ldr	r3, [r7, #0]
 8016306:	2b02      	cmp	r3, #2
 8016308:	d12c      	bne.n	8016364 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801630a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801630c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016310:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016314:	683a      	ldr	r2, [r7, #0]
 8016316:	68b9      	ldr	r1, [r7, #8]
 8016318:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801631a:	f000 f9e3 	bl	80166e4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801631e:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8016322:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016326:	d112      	bne.n	801634e <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801632a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801632c:	2b00      	cmp	r3, #0
 801632e:	d016      	beq.n	801635e <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016332:	3324      	adds	r3, #36	@ 0x24
 8016334:	4618      	mov	r0, r3
 8016336:	f000 ff65 	bl	8017204 <xTaskRemoveFromEventList>
 801633a:	4603      	mov	r3, r0
 801633c:	2b00      	cmp	r3, #0
 801633e:	d00e      	beq.n	801635e <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8016340:	687b      	ldr	r3, [r7, #4]
 8016342:	2b00      	cmp	r3, #0
 8016344:	d00b      	beq.n	801635e <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016346:	687b      	ldr	r3, [r7, #4]
 8016348:	2201      	movs	r2, #1
 801634a:	601a      	str	r2, [r3, #0]
 801634c:	e007      	b.n	801635e <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801634e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8016352:	3301      	adds	r3, #1
 8016354:	b2db      	uxtb	r3, r3
 8016356:	b25a      	sxtb	r2, r3
 8016358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801635a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801635e:	2301      	movs	r3, #1
 8016360:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8016362:	e001      	b.n	8016368 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016364:	2300      	movs	r3, #0
 8016366:	637b      	str	r3, [r7, #52]	@ 0x34
 8016368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801636a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801636c:	693b      	ldr	r3, [r7, #16]
 801636e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8016372:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8016376:	4618      	mov	r0, r3
 8016378:	3738      	adds	r7, #56	@ 0x38
 801637a:	46bd      	mov	sp, r7
 801637c:	bd80      	pop	{r7, pc}
	...

08016380 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8016380:	b580      	push	{r7, lr}
 8016382:	b08c      	sub	sp, #48	@ 0x30
 8016384:	af00      	add	r7, sp, #0
 8016386:	60f8      	str	r0, [r7, #12]
 8016388:	60b9      	str	r1, [r7, #8]
 801638a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801638c:	2300      	movs	r3, #0
 801638e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016390:	68fb      	ldr	r3, [r7, #12]
 8016392:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016396:	2b00      	cmp	r3, #0
 8016398:	d10d      	bne.n	80163b6 <xQueueReceive+0x36>
	__asm volatile
 801639a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801639e:	b672      	cpsid	i
 80163a0:	f383 8811 	msr	BASEPRI, r3
 80163a4:	f3bf 8f6f 	isb	sy
 80163a8:	f3bf 8f4f 	dsb	sy
 80163ac:	b662      	cpsie	i
 80163ae:	623b      	str	r3, [r7, #32]
}
 80163b0:	bf00      	nop
 80163b2:	bf00      	nop
 80163b4:	e7fd      	b.n	80163b2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80163b6:	68bb      	ldr	r3, [r7, #8]
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	d103      	bne.n	80163c4 <xQueueReceive+0x44>
 80163bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80163be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d101      	bne.n	80163c8 <xQueueReceive+0x48>
 80163c4:	2301      	movs	r3, #1
 80163c6:	e000      	b.n	80163ca <xQueueReceive+0x4a>
 80163c8:	2300      	movs	r3, #0
 80163ca:	2b00      	cmp	r3, #0
 80163cc:	d10d      	bne.n	80163ea <xQueueReceive+0x6a>
	__asm volatile
 80163ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80163d2:	b672      	cpsid	i
 80163d4:	f383 8811 	msr	BASEPRI, r3
 80163d8:	f3bf 8f6f 	isb	sy
 80163dc:	f3bf 8f4f 	dsb	sy
 80163e0:	b662      	cpsie	i
 80163e2:	61fb      	str	r3, [r7, #28]
}
 80163e4:	bf00      	nop
 80163e6:	bf00      	nop
 80163e8:	e7fd      	b.n	80163e6 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80163ea:	f001 f8d5 	bl	8017598 <xTaskGetSchedulerState>
 80163ee:	4603      	mov	r3, r0
 80163f0:	2b00      	cmp	r3, #0
 80163f2:	d102      	bne.n	80163fa <xQueueReceive+0x7a>
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	2b00      	cmp	r3, #0
 80163f8:	d101      	bne.n	80163fe <xQueueReceive+0x7e>
 80163fa:	2301      	movs	r3, #1
 80163fc:	e000      	b.n	8016400 <xQueueReceive+0x80>
 80163fe:	2300      	movs	r3, #0
 8016400:	2b00      	cmp	r3, #0
 8016402:	d10d      	bne.n	8016420 <xQueueReceive+0xa0>
	__asm volatile
 8016404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016408:	b672      	cpsid	i
 801640a:	f383 8811 	msr	BASEPRI, r3
 801640e:	f3bf 8f6f 	isb	sy
 8016412:	f3bf 8f4f 	dsb	sy
 8016416:	b662      	cpsie	i
 8016418:	61bb      	str	r3, [r7, #24]
}
 801641a:	bf00      	nop
 801641c:	bf00      	nop
 801641e:	e7fd      	b.n	801641c <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016420:	f001 fadc 	bl	80179dc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016428:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801642a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801642c:	2b00      	cmp	r3, #0
 801642e:	d01f      	beq.n	8016470 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8016430:	68b9      	ldr	r1, [r7, #8]
 8016432:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016434:	f000 f9c0 	bl	80167b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801643a:	1e5a      	subs	r2, r3, #1
 801643c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801643e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016442:	691b      	ldr	r3, [r3, #16]
 8016444:	2b00      	cmp	r3, #0
 8016446:	d00f      	beq.n	8016468 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801644a:	3310      	adds	r3, #16
 801644c:	4618      	mov	r0, r3
 801644e:	f000 fed9 	bl	8017204 <xTaskRemoveFromEventList>
 8016452:	4603      	mov	r3, r0
 8016454:	2b00      	cmp	r3, #0
 8016456:	d007      	beq.n	8016468 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8016458:	4b3c      	ldr	r3, [pc, #240]	@ (801654c <xQueueReceive+0x1cc>)
 801645a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801645e:	601a      	str	r2, [r3, #0]
 8016460:	f3bf 8f4f 	dsb	sy
 8016464:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8016468:	f001 faee 	bl	8017a48 <vPortExitCritical>
				return pdPASS;
 801646c:	2301      	movs	r3, #1
 801646e:	e069      	b.n	8016544 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016470:	687b      	ldr	r3, [r7, #4]
 8016472:	2b00      	cmp	r3, #0
 8016474:	d103      	bne.n	801647e <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016476:	f001 fae7 	bl	8017a48 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801647a:	2300      	movs	r3, #0
 801647c:	e062      	b.n	8016544 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 801647e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016480:	2b00      	cmp	r3, #0
 8016482:	d106      	bne.n	8016492 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016484:	f107 0310 	add.w	r3, r7, #16
 8016488:	4618      	mov	r0, r3
 801648a:	f000 ff21 	bl	80172d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801648e:	2301      	movs	r3, #1
 8016490:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016492:	f001 fad9 	bl	8017a48 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016496:	f000 fc7d 	bl	8016d94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801649a:	f001 fa9f 	bl	80179dc <vPortEnterCritical>
 801649e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80164a4:	b25b      	sxtb	r3, r3
 80164a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80164aa:	d103      	bne.n	80164b4 <xQueueReceive+0x134>
 80164ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164ae:	2200      	movs	r2, #0
 80164b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80164b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80164ba:	b25b      	sxtb	r3, r3
 80164bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80164c0:	d103      	bne.n	80164ca <xQueueReceive+0x14a>
 80164c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164c4:	2200      	movs	r2, #0
 80164c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80164ca:	f001 fabd 	bl	8017a48 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80164ce:	1d3a      	adds	r2, r7, #4
 80164d0:	f107 0310 	add.w	r3, r7, #16
 80164d4:	4611      	mov	r1, r2
 80164d6:	4618      	mov	r0, r3
 80164d8:	f000 ff10 	bl	80172fc <xTaskCheckForTimeOut>
 80164dc:	4603      	mov	r3, r0
 80164de:	2b00      	cmp	r3, #0
 80164e0:	d123      	bne.n	801652a <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80164e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80164e4:	f000 f9e0 	bl	80168a8 <prvIsQueueEmpty>
 80164e8:	4603      	mov	r3, r0
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d017      	beq.n	801651e <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80164ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164f0:	3324      	adds	r3, #36	@ 0x24
 80164f2:	687a      	ldr	r2, [r7, #4]
 80164f4:	4611      	mov	r1, r2
 80164f6:	4618      	mov	r0, r3
 80164f8:	f000 fe5c 	bl	80171b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80164fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80164fe:	f000 f981 	bl	8016804 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016502:	f000 fc55 	bl	8016db0 <xTaskResumeAll>
 8016506:	4603      	mov	r3, r0
 8016508:	2b00      	cmp	r3, #0
 801650a:	d189      	bne.n	8016420 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 801650c:	4b0f      	ldr	r3, [pc, #60]	@ (801654c <xQueueReceive+0x1cc>)
 801650e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016512:	601a      	str	r2, [r3, #0]
 8016514:	f3bf 8f4f 	dsb	sy
 8016518:	f3bf 8f6f 	isb	sy
 801651c:	e780      	b.n	8016420 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801651e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016520:	f000 f970 	bl	8016804 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016524:	f000 fc44 	bl	8016db0 <xTaskResumeAll>
 8016528:	e77a      	b.n	8016420 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801652a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801652c:	f000 f96a 	bl	8016804 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016530:	f000 fc3e 	bl	8016db0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016534:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016536:	f000 f9b7 	bl	80168a8 <prvIsQueueEmpty>
 801653a:	4603      	mov	r3, r0
 801653c:	2b00      	cmp	r3, #0
 801653e:	f43f af6f 	beq.w	8016420 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8016542:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8016544:	4618      	mov	r0, r3
 8016546:	3730      	adds	r7, #48	@ 0x30
 8016548:	46bd      	mov	sp, r7
 801654a:	bd80      	pop	{r7, pc}
 801654c:	e000ed04 	.word	0xe000ed04

08016550 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8016550:	b580      	push	{r7, lr}
 8016552:	b08e      	sub	sp, #56	@ 0x38
 8016554:	af00      	add	r7, sp, #0
 8016556:	60f8      	str	r0, [r7, #12]
 8016558:	60b9      	str	r1, [r7, #8]
 801655a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801655c:	68fb      	ldr	r3, [r7, #12]
 801655e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8016560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016562:	2b00      	cmp	r3, #0
 8016564:	d10d      	bne.n	8016582 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8016566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801656a:	b672      	cpsid	i
 801656c:	f383 8811 	msr	BASEPRI, r3
 8016570:	f3bf 8f6f 	isb	sy
 8016574:	f3bf 8f4f 	dsb	sy
 8016578:	b662      	cpsie	i
 801657a:	623b      	str	r3, [r7, #32]
}
 801657c:	bf00      	nop
 801657e:	bf00      	nop
 8016580:	e7fd      	b.n	801657e <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016582:	68bb      	ldr	r3, [r7, #8]
 8016584:	2b00      	cmp	r3, #0
 8016586:	d103      	bne.n	8016590 <xQueueReceiveFromISR+0x40>
 8016588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801658a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801658c:	2b00      	cmp	r3, #0
 801658e:	d101      	bne.n	8016594 <xQueueReceiveFromISR+0x44>
 8016590:	2301      	movs	r3, #1
 8016592:	e000      	b.n	8016596 <xQueueReceiveFromISR+0x46>
 8016594:	2300      	movs	r3, #0
 8016596:	2b00      	cmp	r3, #0
 8016598:	d10d      	bne.n	80165b6 <xQueueReceiveFromISR+0x66>
	__asm volatile
 801659a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801659e:	b672      	cpsid	i
 80165a0:	f383 8811 	msr	BASEPRI, r3
 80165a4:	f3bf 8f6f 	isb	sy
 80165a8:	f3bf 8f4f 	dsb	sy
 80165ac:	b662      	cpsie	i
 80165ae:	61fb      	str	r3, [r7, #28]
}
 80165b0:	bf00      	nop
 80165b2:	bf00      	nop
 80165b4:	e7fd      	b.n	80165b2 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80165b6:	f001 faf9 	bl	8017bac <vPortValidateInterruptPriority>
	__asm volatile
 80165ba:	f3ef 8211 	mrs	r2, BASEPRI
 80165be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80165c2:	b672      	cpsid	i
 80165c4:	f383 8811 	msr	BASEPRI, r3
 80165c8:	f3bf 8f6f 	isb	sy
 80165cc:	f3bf 8f4f 	dsb	sy
 80165d0:	b662      	cpsie	i
 80165d2:	61ba      	str	r2, [r7, #24]
 80165d4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80165d6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80165d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80165da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80165dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80165de:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80165e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165e2:	2b00      	cmp	r3, #0
 80165e4:	d02f      	beq.n	8016646 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80165e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80165e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80165ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80165f0:	68b9      	ldr	r1, [r7, #8]
 80165f2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80165f4:	f000 f8e0 	bl	80167b8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80165f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165fa:	1e5a      	subs	r2, r3, #1
 80165fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80165fe:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8016600:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8016604:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016608:	d112      	bne.n	8016630 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801660a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801660c:	691b      	ldr	r3, [r3, #16]
 801660e:	2b00      	cmp	r3, #0
 8016610:	d016      	beq.n	8016640 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016614:	3310      	adds	r3, #16
 8016616:	4618      	mov	r0, r3
 8016618:	f000 fdf4 	bl	8017204 <xTaskRemoveFromEventList>
 801661c:	4603      	mov	r3, r0
 801661e:	2b00      	cmp	r3, #0
 8016620:	d00e      	beq.n	8016640 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8016622:	687b      	ldr	r3, [r7, #4]
 8016624:	2b00      	cmp	r3, #0
 8016626:	d00b      	beq.n	8016640 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8016628:	687b      	ldr	r3, [r7, #4]
 801662a:	2201      	movs	r2, #1
 801662c:	601a      	str	r2, [r3, #0]
 801662e:	e007      	b.n	8016640 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8016630:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016634:	3301      	adds	r3, #1
 8016636:	b2db      	uxtb	r3, r3
 8016638:	b25a      	sxtb	r2, r3
 801663a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801663c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8016640:	2301      	movs	r3, #1
 8016642:	637b      	str	r3, [r7, #52]	@ 0x34
 8016644:	e001      	b.n	801664a <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8016646:	2300      	movs	r3, #0
 8016648:	637b      	str	r3, [r7, #52]	@ 0x34
 801664a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801664c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801664e:	693b      	ldr	r3, [r7, #16]
 8016650:	f383 8811 	msr	BASEPRI, r3
}
 8016654:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8016658:	4618      	mov	r0, r3
 801665a:	3738      	adds	r7, #56	@ 0x38
 801665c:	46bd      	mov	sp, r7
 801665e:	bd80      	pop	{r7, pc}

08016660 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8016660:	b580      	push	{r7, lr}
 8016662:	b084      	sub	sp, #16
 8016664:	af00      	add	r7, sp, #0
 8016666:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8016668:	687b      	ldr	r3, [r7, #4]
 801666a:	2b00      	cmp	r3, #0
 801666c:	d10d      	bne.n	801668a <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 801666e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016672:	b672      	cpsid	i
 8016674:	f383 8811 	msr	BASEPRI, r3
 8016678:	f3bf 8f6f 	isb	sy
 801667c:	f3bf 8f4f 	dsb	sy
 8016680:	b662      	cpsie	i
 8016682:	60bb      	str	r3, [r7, #8]
}
 8016684:	bf00      	nop
 8016686:	bf00      	nop
 8016688:	e7fd      	b.n	8016686 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 801668a:	f001 f9a7 	bl	80179dc <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 801668e:	687b      	ldr	r3, [r7, #4]
 8016690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016692:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8016694:	f001 f9d8 	bl	8017a48 <vPortExitCritical>

	return uxReturn;
 8016698:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 801669a:	4618      	mov	r0, r3
 801669c:	3710      	adds	r7, #16
 801669e:	46bd      	mov	sp, r7
 80166a0:	bd80      	pop	{r7, pc}

080166a2 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80166a2:	b480      	push	{r7}
 80166a4:	b087      	sub	sp, #28
 80166a6:	af00      	add	r7, sp, #0
 80166a8:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80166ae:	697b      	ldr	r3, [r7, #20]
 80166b0:	2b00      	cmp	r3, #0
 80166b2:	d10d      	bne.n	80166d0 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 80166b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80166b8:	b672      	cpsid	i
 80166ba:	f383 8811 	msr	BASEPRI, r3
 80166be:	f3bf 8f6f 	isb	sy
 80166c2:	f3bf 8f4f 	dsb	sy
 80166c6:	b662      	cpsie	i
 80166c8:	60fb      	str	r3, [r7, #12]
}
 80166ca:	bf00      	nop
 80166cc:	bf00      	nop
 80166ce:	e7fd      	b.n	80166cc <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 80166d0:	697b      	ldr	r3, [r7, #20]
 80166d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80166d4:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80166d6:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80166d8:	4618      	mov	r0, r3
 80166da:	371c      	adds	r7, #28
 80166dc:	46bd      	mov	sp, r7
 80166de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166e2:	4770      	bx	lr

080166e4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80166e4:	b580      	push	{r7, lr}
 80166e6:	b086      	sub	sp, #24
 80166e8:	af00      	add	r7, sp, #0
 80166ea:	60f8      	str	r0, [r7, #12]
 80166ec:	60b9      	str	r1, [r7, #8]
 80166ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80166f0:	2300      	movs	r3, #0
 80166f2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80166f4:	68fb      	ldr	r3, [r7, #12]
 80166f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80166f8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80166fa:	68fb      	ldr	r3, [r7, #12]
 80166fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80166fe:	2b00      	cmp	r3, #0
 8016700:	d10d      	bne.n	801671e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016702:	68fb      	ldr	r3, [r7, #12]
 8016704:	681b      	ldr	r3, [r3, #0]
 8016706:	2b00      	cmp	r3, #0
 8016708:	d14d      	bne.n	80167a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801670a:	68fb      	ldr	r3, [r7, #12]
 801670c:	689b      	ldr	r3, [r3, #8]
 801670e:	4618      	mov	r0, r3
 8016710:	f000 ff60 	bl	80175d4 <xTaskPriorityDisinherit>
 8016714:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8016716:	68fb      	ldr	r3, [r7, #12]
 8016718:	2200      	movs	r2, #0
 801671a:	609a      	str	r2, [r3, #8]
 801671c:	e043      	b.n	80167a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801671e:	687b      	ldr	r3, [r7, #4]
 8016720:	2b00      	cmp	r3, #0
 8016722:	d119      	bne.n	8016758 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8016724:	68fb      	ldr	r3, [r7, #12]
 8016726:	6858      	ldr	r0, [r3, #4]
 8016728:	68fb      	ldr	r3, [r7, #12]
 801672a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801672c:	461a      	mov	r2, r3
 801672e:	68b9      	ldr	r1, [r7, #8]
 8016730:	f002 f858 	bl	80187e4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8016734:	68fb      	ldr	r3, [r7, #12]
 8016736:	685a      	ldr	r2, [r3, #4]
 8016738:	68fb      	ldr	r3, [r7, #12]
 801673a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801673c:	441a      	add	r2, r3
 801673e:	68fb      	ldr	r3, [r7, #12]
 8016740:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016742:	68fb      	ldr	r3, [r7, #12]
 8016744:	685a      	ldr	r2, [r3, #4]
 8016746:	68fb      	ldr	r3, [r7, #12]
 8016748:	689b      	ldr	r3, [r3, #8]
 801674a:	429a      	cmp	r2, r3
 801674c:	d32b      	bcc.n	80167a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801674e:	68fb      	ldr	r3, [r7, #12]
 8016750:	681a      	ldr	r2, [r3, #0]
 8016752:	68fb      	ldr	r3, [r7, #12]
 8016754:	605a      	str	r2, [r3, #4]
 8016756:	e026      	b.n	80167a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8016758:	68fb      	ldr	r3, [r7, #12]
 801675a:	68d8      	ldr	r0, [r3, #12]
 801675c:	68fb      	ldr	r3, [r7, #12]
 801675e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016760:	461a      	mov	r2, r3
 8016762:	68b9      	ldr	r1, [r7, #8]
 8016764:	f002 f83e 	bl	80187e4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8016768:	68fb      	ldr	r3, [r7, #12]
 801676a:	68da      	ldr	r2, [r3, #12]
 801676c:	68fb      	ldr	r3, [r7, #12]
 801676e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016770:	425b      	negs	r3, r3
 8016772:	441a      	add	r2, r3
 8016774:	68fb      	ldr	r3, [r7, #12]
 8016776:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016778:	68fb      	ldr	r3, [r7, #12]
 801677a:	68da      	ldr	r2, [r3, #12]
 801677c:	68fb      	ldr	r3, [r7, #12]
 801677e:	681b      	ldr	r3, [r3, #0]
 8016780:	429a      	cmp	r2, r3
 8016782:	d207      	bcs.n	8016794 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8016784:	68fb      	ldr	r3, [r7, #12]
 8016786:	689a      	ldr	r2, [r3, #8]
 8016788:	68fb      	ldr	r3, [r7, #12]
 801678a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801678c:	425b      	negs	r3, r3
 801678e:	441a      	add	r2, r3
 8016790:	68fb      	ldr	r3, [r7, #12]
 8016792:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8016794:	687b      	ldr	r3, [r7, #4]
 8016796:	2b02      	cmp	r3, #2
 8016798:	d105      	bne.n	80167a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801679a:	693b      	ldr	r3, [r7, #16]
 801679c:	2b00      	cmp	r3, #0
 801679e:	d002      	beq.n	80167a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80167a0:	693b      	ldr	r3, [r7, #16]
 80167a2:	3b01      	subs	r3, #1
 80167a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80167a6:	693b      	ldr	r3, [r7, #16]
 80167a8:	1c5a      	adds	r2, r3, #1
 80167aa:	68fb      	ldr	r3, [r7, #12]
 80167ac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80167ae:	697b      	ldr	r3, [r7, #20]
}
 80167b0:	4618      	mov	r0, r3
 80167b2:	3718      	adds	r7, #24
 80167b4:	46bd      	mov	sp, r7
 80167b6:	bd80      	pop	{r7, pc}

080167b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80167b8:	b580      	push	{r7, lr}
 80167ba:	b082      	sub	sp, #8
 80167bc:	af00      	add	r7, sp, #0
 80167be:	6078      	str	r0, [r7, #4]
 80167c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80167c2:	687b      	ldr	r3, [r7, #4]
 80167c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80167c6:	2b00      	cmp	r3, #0
 80167c8:	d018      	beq.n	80167fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	68da      	ldr	r2, [r3, #12]
 80167ce:	687b      	ldr	r3, [r7, #4]
 80167d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80167d2:	441a      	add	r2, r3
 80167d4:	687b      	ldr	r3, [r7, #4]
 80167d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80167d8:	687b      	ldr	r3, [r7, #4]
 80167da:	68da      	ldr	r2, [r3, #12]
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	689b      	ldr	r3, [r3, #8]
 80167e0:	429a      	cmp	r2, r3
 80167e2:	d303      	bcc.n	80167ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80167e4:	687b      	ldr	r3, [r7, #4]
 80167e6:	681a      	ldr	r2, [r3, #0]
 80167e8:	687b      	ldr	r3, [r7, #4]
 80167ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80167ec:	687b      	ldr	r3, [r7, #4]
 80167ee:	68d9      	ldr	r1, [r3, #12]
 80167f0:	687b      	ldr	r3, [r7, #4]
 80167f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80167f4:	461a      	mov	r2, r3
 80167f6:	6838      	ldr	r0, [r7, #0]
 80167f8:	f001 fff4 	bl	80187e4 <memcpy>
	}
}
 80167fc:	bf00      	nop
 80167fe:	3708      	adds	r7, #8
 8016800:	46bd      	mov	sp, r7
 8016802:	bd80      	pop	{r7, pc}

08016804 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8016804:	b580      	push	{r7, lr}
 8016806:	b084      	sub	sp, #16
 8016808:	af00      	add	r7, sp, #0
 801680a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801680c:	f001 f8e6 	bl	80179dc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8016810:	687b      	ldr	r3, [r7, #4]
 8016812:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016816:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8016818:	e011      	b.n	801683e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801681a:	687b      	ldr	r3, [r7, #4]
 801681c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801681e:	2b00      	cmp	r3, #0
 8016820:	d012      	beq.n	8016848 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016822:	687b      	ldr	r3, [r7, #4]
 8016824:	3324      	adds	r3, #36	@ 0x24
 8016826:	4618      	mov	r0, r3
 8016828:	f000 fcec 	bl	8017204 <xTaskRemoveFromEventList>
 801682c:	4603      	mov	r3, r0
 801682e:	2b00      	cmp	r3, #0
 8016830:	d001      	beq.n	8016836 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8016832:	f000 fdcb 	bl	80173cc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8016836:	7bfb      	ldrb	r3, [r7, #15]
 8016838:	3b01      	subs	r3, #1
 801683a:	b2db      	uxtb	r3, r3
 801683c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801683e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016842:	2b00      	cmp	r3, #0
 8016844:	dce9      	bgt.n	801681a <prvUnlockQueue+0x16>
 8016846:	e000      	b.n	801684a <prvUnlockQueue+0x46>
					break;
 8016848:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801684a:	687b      	ldr	r3, [r7, #4]
 801684c:	22ff      	movs	r2, #255	@ 0xff
 801684e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8016852:	f001 f8f9 	bl	8017a48 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8016856:	f001 f8c1 	bl	80179dc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801685a:	687b      	ldr	r3, [r7, #4]
 801685c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016860:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8016862:	e011      	b.n	8016888 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	691b      	ldr	r3, [r3, #16]
 8016868:	2b00      	cmp	r3, #0
 801686a:	d012      	beq.n	8016892 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801686c:	687b      	ldr	r3, [r7, #4]
 801686e:	3310      	adds	r3, #16
 8016870:	4618      	mov	r0, r3
 8016872:	f000 fcc7 	bl	8017204 <xTaskRemoveFromEventList>
 8016876:	4603      	mov	r3, r0
 8016878:	2b00      	cmp	r3, #0
 801687a:	d001      	beq.n	8016880 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801687c:	f000 fda6 	bl	80173cc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8016880:	7bbb      	ldrb	r3, [r7, #14]
 8016882:	3b01      	subs	r3, #1
 8016884:	b2db      	uxtb	r3, r3
 8016886:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8016888:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801688c:	2b00      	cmp	r3, #0
 801688e:	dce9      	bgt.n	8016864 <prvUnlockQueue+0x60>
 8016890:	e000      	b.n	8016894 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8016892:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8016894:	687b      	ldr	r3, [r7, #4]
 8016896:	22ff      	movs	r2, #255	@ 0xff
 8016898:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 801689c:	f001 f8d4 	bl	8017a48 <vPortExitCritical>
}
 80168a0:	bf00      	nop
 80168a2:	3710      	adds	r7, #16
 80168a4:	46bd      	mov	sp, r7
 80168a6:	bd80      	pop	{r7, pc}

080168a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80168a8:	b580      	push	{r7, lr}
 80168aa:	b084      	sub	sp, #16
 80168ac:	af00      	add	r7, sp, #0
 80168ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80168b0:	f001 f894 	bl	80179dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80168b4:	687b      	ldr	r3, [r7, #4]
 80168b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80168b8:	2b00      	cmp	r3, #0
 80168ba:	d102      	bne.n	80168c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80168bc:	2301      	movs	r3, #1
 80168be:	60fb      	str	r3, [r7, #12]
 80168c0:	e001      	b.n	80168c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80168c2:	2300      	movs	r3, #0
 80168c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80168c6:	f001 f8bf 	bl	8017a48 <vPortExitCritical>

	return xReturn;
 80168ca:	68fb      	ldr	r3, [r7, #12]
}
 80168cc:	4618      	mov	r0, r3
 80168ce:	3710      	adds	r7, #16
 80168d0:	46bd      	mov	sp, r7
 80168d2:	bd80      	pop	{r7, pc}

080168d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80168d4:	b580      	push	{r7, lr}
 80168d6:	b084      	sub	sp, #16
 80168d8:	af00      	add	r7, sp, #0
 80168da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80168dc:	f001 f87e 	bl	80179dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80168e4:	687b      	ldr	r3, [r7, #4]
 80168e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80168e8:	429a      	cmp	r2, r3
 80168ea:	d102      	bne.n	80168f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80168ec:	2301      	movs	r3, #1
 80168ee:	60fb      	str	r3, [r7, #12]
 80168f0:	e001      	b.n	80168f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80168f2:	2300      	movs	r3, #0
 80168f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80168f6:	f001 f8a7 	bl	8017a48 <vPortExitCritical>

	return xReturn;
 80168fa:	68fb      	ldr	r3, [r7, #12]
}
 80168fc:	4618      	mov	r0, r3
 80168fe:	3710      	adds	r7, #16
 8016900:	46bd      	mov	sp, r7
 8016902:	bd80      	pop	{r7, pc}

08016904 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8016904:	b580      	push	{r7, lr}
 8016906:	b08e      	sub	sp, #56	@ 0x38
 8016908:	af04      	add	r7, sp, #16
 801690a:	60f8      	str	r0, [r7, #12]
 801690c:	60b9      	str	r1, [r7, #8]
 801690e:	607a      	str	r2, [r7, #4]
 8016910:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8016912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016914:	2b00      	cmp	r3, #0
 8016916:	d10d      	bne.n	8016934 <xTaskCreateStatic+0x30>
	__asm volatile
 8016918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801691c:	b672      	cpsid	i
 801691e:	f383 8811 	msr	BASEPRI, r3
 8016922:	f3bf 8f6f 	isb	sy
 8016926:	f3bf 8f4f 	dsb	sy
 801692a:	b662      	cpsie	i
 801692c:	623b      	str	r3, [r7, #32]
}
 801692e:	bf00      	nop
 8016930:	bf00      	nop
 8016932:	e7fd      	b.n	8016930 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8016934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016936:	2b00      	cmp	r3, #0
 8016938:	d10d      	bne.n	8016956 <xTaskCreateStatic+0x52>
	__asm volatile
 801693a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801693e:	b672      	cpsid	i
 8016940:	f383 8811 	msr	BASEPRI, r3
 8016944:	f3bf 8f6f 	isb	sy
 8016948:	f3bf 8f4f 	dsb	sy
 801694c:	b662      	cpsie	i
 801694e:	61fb      	str	r3, [r7, #28]
}
 8016950:	bf00      	nop
 8016952:	bf00      	nop
 8016954:	e7fd      	b.n	8016952 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8016956:	2358      	movs	r3, #88	@ 0x58
 8016958:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801695a:	693b      	ldr	r3, [r7, #16]
 801695c:	2b58      	cmp	r3, #88	@ 0x58
 801695e:	d00d      	beq.n	801697c <xTaskCreateStatic+0x78>
	__asm volatile
 8016960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016964:	b672      	cpsid	i
 8016966:	f383 8811 	msr	BASEPRI, r3
 801696a:	f3bf 8f6f 	isb	sy
 801696e:	f3bf 8f4f 	dsb	sy
 8016972:	b662      	cpsie	i
 8016974:	61bb      	str	r3, [r7, #24]
}
 8016976:	bf00      	nop
 8016978:	bf00      	nop
 801697a:	e7fd      	b.n	8016978 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801697c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801697e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016980:	2b00      	cmp	r3, #0
 8016982:	d01e      	beq.n	80169c2 <xTaskCreateStatic+0xbe>
 8016984:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016986:	2b00      	cmp	r3, #0
 8016988:	d01b      	beq.n	80169c2 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801698a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801698c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801698e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016990:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016992:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8016994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016996:	2202      	movs	r2, #2
 8016998:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801699c:	2300      	movs	r3, #0
 801699e:	9303      	str	r3, [sp, #12]
 80169a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80169a2:	9302      	str	r3, [sp, #8]
 80169a4:	f107 0314 	add.w	r3, r7, #20
 80169a8:	9301      	str	r3, [sp, #4]
 80169aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169ac:	9300      	str	r3, [sp, #0]
 80169ae:	683b      	ldr	r3, [r7, #0]
 80169b0:	687a      	ldr	r2, [r7, #4]
 80169b2:	68b9      	ldr	r1, [r7, #8]
 80169b4:	68f8      	ldr	r0, [r7, #12]
 80169b6:	f000 f850 	bl	8016a5a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80169ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80169bc:	f000 f8e2 	bl	8016b84 <prvAddNewTaskToReadyList>
 80169c0:	e001      	b.n	80169c6 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 80169c2:	2300      	movs	r3, #0
 80169c4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80169c6:	697b      	ldr	r3, [r7, #20]
	}
 80169c8:	4618      	mov	r0, r3
 80169ca:	3728      	adds	r7, #40	@ 0x28
 80169cc:	46bd      	mov	sp, r7
 80169ce:	bd80      	pop	{r7, pc}

080169d0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80169d0:	b580      	push	{r7, lr}
 80169d2:	b08c      	sub	sp, #48	@ 0x30
 80169d4:	af04      	add	r7, sp, #16
 80169d6:	60f8      	str	r0, [r7, #12]
 80169d8:	60b9      	str	r1, [r7, #8]
 80169da:	603b      	str	r3, [r7, #0]
 80169dc:	4613      	mov	r3, r2
 80169de:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80169e0:	88fb      	ldrh	r3, [r7, #6]
 80169e2:	009b      	lsls	r3, r3, #2
 80169e4:	4618      	mov	r0, r3
 80169e6:	f001 f927 	bl	8017c38 <pvPortMalloc>
 80169ea:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80169ec:	697b      	ldr	r3, [r7, #20]
 80169ee:	2b00      	cmp	r3, #0
 80169f0:	d00e      	beq.n	8016a10 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80169f2:	2058      	movs	r0, #88	@ 0x58
 80169f4:	f001 f920 	bl	8017c38 <pvPortMalloc>
 80169f8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80169fa:	69fb      	ldr	r3, [r7, #28]
 80169fc:	2b00      	cmp	r3, #0
 80169fe:	d003      	beq.n	8016a08 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8016a00:	69fb      	ldr	r3, [r7, #28]
 8016a02:	697a      	ldr	r2, [r7, #20]
 8016a04:	631a      	str	r2, [r3, #48]	@ 0x30
 8016a06:	e005      	b.n	8016a14 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8016a08:	6978      	ldr	r0, [r7, #20]
 8016a0a:	f001 f9e7 	bl	8017ddc <vPortFree>
 8016a0e:	e001      	b.n	8016a14 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8016a10:	2300      	movs	r3, #0
 8016a12:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8016a14:	69fb      	ldr	r3, [r7, #28]
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	d017      	beq.n	8016a4a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8016a1a:	69fb      	ldr	r3, [r7, #28]
 8016a1c:	2200      	movs	r2, #0
 8016a1e:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8016a22:	88fa      	ldrh	r2, [r7, #6]
 8016a24:	2300      	movs	r3, #0
 8016a26:	9303      	str	r3, [sp, #12]
 8016a28:	69fb      	ldr	r3, [r7, #28]
 8016a2a:	9302      	str	r3, [sp, #8]
 8016a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a2e:	9301      	str	r3, [sp, #4]
 8016a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a32:	9300      	str	r3, [sp, #0]
 8016a34:	683b      	ldr	r3, [r7, #0]
 8016a36:	68b9      	ldr	r1, [r7, #8]
 8016a38:	68f8      	ldr	r0, [r7, #12]
 8016a3a:	f000 f80e 	bl	8016a5a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8016a3e:	69f8      	ldr	r0, [r7, #28]
 8016a40:	f000 f8a0 	bl	8016b84 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8016a44:	2301      	movs	r3, #1
 8016a46:	61bb      	str	r3, [r7, #24]
 8016a48:	e002      	b.n	8016a50 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8016a4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016a4e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8016a50:	69bb      	ldr	r3, [r7, #24]
	}
 8016a52:	4618      	mov	r0, r3
 8016a54:	3720      	adds	r7, #32
 8016a56:	46bd      	mov	sp, r7
 8016a58:	bd80      	pop	{r7, pc}

08016a5a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8016a5a:	b580      	push	{r7, lr}
 8016a5c:	b088      	sub	sp, #32
 8016a5e:	af00      	add	r7, sp, #0
 8016a60:	60f8      	str	r0, [r7, #12]
 8016a62:	60b9      	str	r1, [r7, #8]
 8016a64:	607a      	str	r2, [r7, #4]
 8016a66:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8016a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016a6a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8016a6c:	687b      	ldr	r3, [r7, #4]
 8016a6e:	009b      	lsls	r3, r3, #2
 8016a70:	461a      	mov	r2, r3
 8016a72:	21a5      	movs	r1, #165	@ 0xa5
 8016a74:	f001 fe72 	bl	801875c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8016a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016a7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016a7c:	6879      	ldr	r1, [r7, #4]
 8016a7e:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8016a82:	440b      	add	r3, r1
 8016a84:	009b      	lsls	r3, r3, #2
 8016a86:	4413      	add	r3, r2
 8016a88:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8016a8a:	69bb      	ldr	r3, [r7, #24]
 8016a8c:	f023 0307 	bic.w	r3, r3, #7
 8016a90:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8016a92:	69bb      	ldr	r3, [r7, #24]
 8016a94:	f003 0307 	and.w	r3, r3, #7
 8016a98:	2b00      	cmp	r3, #0
 8016a9a:	d00d      	beq.n	8016ab8 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8016a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016aa0:	b672      	cpsid	i
 8016aa2:	f383 8811 	msr	BASEPRI, r3
 8016aa6:	f3bf 8f6f 	isb	sy
 8016aaa:	f3bf 8f4f 	dsb	sy
 8016aae:	b662      	cpsie	i
 8016ab0:	617b      	str	r3, [r7, #20]
}
 8016ab2:	bf00      	nop
 8016ab4:	bf00      	nop
 8016ab6:	e7fd      	b.n	8016ab4 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8016ab8:	68bb      	ldr	r3, [r7, #8]
 8016aba:	2b00      	cmp	r3, #0
 8016abc:	d01f      	beq.n	8016afe <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016abe:	2300      	movs	r3, #0
 8016ac0:	61fb      	str	r3, [r7, #28]
 8016ac2:	e012      	b.n	8016aea <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8016ac4:	68ba      	ldr	r2, [r7, #8]
 8016ac6:	69fb      	ldr	r3, [r7, #28]
 8016ac8:	4413      	add	r3, r2
 8016aca:	7819      	ldrb	r1, [r3, #0]
 8016acc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016ace:	69fb      	ldr	r3, [r7, #28]
 8016ad0:	4413      	add	r3, r2
 8016ad2:	3334      	adds	r3, #52	@ 0x34
 8016ad4:	460a      	mov	r2, r1
 8016ad6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8016ad8:	68ba      	ldr	r2, [r7, #8]
 8016ada:	69fb      	ldr	r3, [r7, #28]
 8016adc:	4413      	add	r3, r2
 8016ade:	781b      	ldrb	r3, [r3, #0]
 8016ae0:	2b00      	cmp	r3, #0
 8016ae2:	d006      	beq.n	8016af2 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016ae4:	69fb      	ldr	r3, [r7, #28]
 8016ae6:	3301      	adds	r3, #1
 8016ae8:	61fb      	str	r3, [r7, #28]
 8016aea:	69fb      	ldr	r3, [r7, #28]
 8016aec:	2b0f      	cmp	r3, #15
 8016aee:	d9e9      	bls.n	8016ac4 <prvInitialiseNewTask+0x6a>
 8016af0:	e000      	b.n	8016af4 <prvInitialiseNewTask+0x9a>
			{
				break;
 8016af2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8016af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016af6:	2200      	movs	r2, #0
 8016af8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8016afc:	e003      	b.n	8016b06 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8016afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b00:	2200      	movs	r2, #0
 8016b02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8016b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b08:	2b06      	cmp	r3, #6
 8016b0a:	d901      	bls.n	8016b10 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8016b0c:	2306      	movs	r3, #6
 8016b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8016b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016b14:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8016b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016b1a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8016b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b1e:	2200      	movs	r2, #0
 8016b20:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8016b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b24:	3304      	adds	r3, #4
 8016b26:	4618      	mov	r0, r3
 8016b28:	f7ff f892 	bl	8015c50 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8016b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b2e:	3318      	adds	r3, #24
 8016b30:	4618      	mov	r0, r3
 8016b32:	f7ff f88d 	bl	8015c50 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8016b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016b3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b3e:	f1c3 0207 	rsb	r2, r3, #7
 8016b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8016b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016b4a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8016b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b4e:	2200      	movs	r2, #0
 8016b50:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8016b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b54:	2200      	movs	r2, #0
 8016b56:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8016b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b5a:	2200      	movs	r2, #0
 8016b5c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8016b60:	683a      	ldr	r2, [r7, #0]
 8016b62:	68f9      	ldr	r1, [r7, #12]
 8016b64:	69b8      	ldr	r0, [r7, #24]
 8016b66:	f000 fe27 	bl	80177b8 <pxPortInitialiseStack>
 8016b6a:	4602      	mov	r2, r0
 8016b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b6e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8016b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016b72:	2b00      	cmp	r3, #0
 8016b74:	d002      	beq.n	8016b7c <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8016b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016b78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016b7a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016b7c:	bf00      	nop
 8016b7e:	3720      	adds	r7, #32
 8016b80:	46bd      	mov	sp, r7
 8016b82:	bd80      	pop	{r7, pc}

08016b84 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8016b84:	b580      	push	{r7, lr}
 8016b86:	b082      	sub	sp, #8
 8016b88:	af00      	add	r7, sp, #0
 8016b8a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8016b8c:	f000 ff26 	bl	80179dc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8016b90:	4b2a      	ldr	r3, [pc, #168]	@ (8016c3c <prvAddNewTaskToReadyList+0xb8>)
 8016b92:	681b      	ldr	r3, [r3, #0]
 8016b94:	3301      	adds	r3, #1
 8016b96:	4a29      	ldr	r2, [pc, #164]	@ (8016c3c <prvAddNewTaskToReadyList+0xb8>)
 8016b98:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8016b9a:	4b29      	ldr	r3, [pc, #164]	@ (8016c40 <prvAddNewTaskToReadyList+0xbc>)
 8016b9c:	681b      	ldr	r3, [r3, #0]
 8016b9e:	2b00      	cmp	r3, #0
 8016ba0:	d109      	bne.n	8016bb6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8016ba2:	4a27      	ldr	r2, [pc, #156]	@ (8016c40 <prvAddNewTaskToReadyList+0xbc>)
 8016ba4:	687b      	ldr	r3, [r7, #4]
 8016ba6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8016ba8:	4b24      	ldr	r3, [pc, #144]	@ (8016c3c <prvAddNewTaskToReadyList+0xb8>)
 8016baa:	681b      	ldr	r3, [r3, #0]
 8016bac:	2b01      	cmp	r3, #1
 8016bae:	d110      	bne.n	8016bd2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8016bb0:	f000 fc32 	bl	8017418 <prvInitialiseTaskLists>
 8016bb4:	e00d      	b.n	8016bd2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8016bb6:	4b23      	ldr	r3, [pc, #140]	@ (8016c44 <prvAddNewTaskToReadyList+0xc0>)
 8016bb8:	681b      	ldr	r3, [r3, #0]
 8016bba:	2b00      	cmp	r3, #0
 8016bbc:	d109      	bne.n	8016bd2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8016bbe:	4b20      	ldr	r3, [pc, #128]	@ (8016c40 <prvAddNewTaskToReadyList+0xbc>)
 8016bc0:	681b      	ldr	r3, [r3, #0]
 8016bc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016bc4:	687b      	ldr	r3, [r7, #4]
 8016bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016bc8:	429a      	cmp	r2, r3
 8016bca:	d802      	bhi.n	8016bd2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8016bcc:	4a1c      	ldr	r2, [pc, #112]	@ (8016c40 <prvAddNewTaskToReadyList+0xbc>)
 8016bce:	687b      	ldr	r3, [r7, #4]
 8016bd0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8016bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8016c48 <prvAddNewTaskToReadyList+0xc4>)
 8016bd4:	681b      	ldr	r3, [r3, #0]
 8016bd6:	3301      	adds	r3, #1
 8016bd8:	4a1b      	ldr	r2, [pc, #108]	@ (8016c48 <prvAddNewTaskToReadyList+0xc4>)
 8016bda:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8016bdc:	687b      	ldr	r3, [r7, #4]
 8016bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016be0:	2201      	movs	r2, #1
 8016be2:	409a      	lsls	r2, r3
 8016be4:	4b19      	ldr	r3, [pc, #100]	@ (8016c4c <prvAddNewTaskToReadyList+0xc8>)
 8016be6:	681b      	ldr	r3, [r3, #0]
 8016be8:	4313      	orrs	r3, r2
 8016bea:	4a18      	ldr	r2, [pc, #96]	@ (8016c4c <prvAddNewTaskToReadyList+0xc8>)
 8016bec:	6013      	str	r3, [r2, #0]
 8016bee:	687b      	ldr	r3, [r7, #4]
 8016bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016bf2:	4613      	mov	r3, r2
 8016bf4:	009b      	lsls	r3, r3, #2
 8016bf6:	4413      	add	r3, r2
 8016bf8:	009b      	lsls	r3, r3, #2
 8016bfa:	4a15      	ldr	r2, [pc, #84]	@ (8016c50 <prvAddNewTaskToReadyList+0xcc>)
 8016bfc:	441a      	add	r2, r3
 8016bfe:	687b      	ldr	r3, [r7, #4]
 8016c00:	3304      	adds	r3, #4
 8016c02:	4619      	mov	r1, r3
 8016c04:	4610      	mov	r0, r2
 8016c06:	f7ff f830 	bl	8015c6a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8016c0a:	f000 ff1d 	bl	8017a48 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8016c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8016c44 <prvAddNewTaskToReadyList+0xc0>)
 8016c10:	681b      	ldr	r3, [r3, #0]
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	d00e      	beq.n	8016c34 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8016c16:	4b0a      	ldr	r3, [pc, #40]	@ (8016c40 <prvAddNewTaskToReadyList+0xbc>)
 8016c18:	681b      	ldr	r3, [r3, #0]
 8016c1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016c1c:	687b      	ldr	r3, [r7, #4]
 8016c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c20:	429a      	cmp	r2, r3
 8016c22:	d207      	bcs.n	8016c34 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8016c24:	4b0b      	ldr	r3, [pc, #44]	@ (8016c54 <prvAddNewTaskToReadyList+0xd0>)
 8016c26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016c2a:	601a      	str	r2, [r3, #0]
 8016c2c:	f3bf 8f4f 	dsb	sy
 8016c30:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016c34:	bf00      	nop
 8016c36:	3708      	adds	r7, #8
 8016c38:	46bd      	mov	sp, r7
 8016c3a:	bd80      	pop	{r7, pc}
 8016c3c:	20013c00 	.word	0x20013c00
 8016c40:	20013b00 	.word	0x20013b00
 8016c44:	20013c0c 	.word	0x20013c0c
 8016c48:	20013c1c 	.word	0x20013c1c
 8016c4c:	20013c08 	.word	0x20013c08
 8016c50:	20013b04 	.word	0x20013b04
 8016c54:	e000ed04 	.word	0xe000ed04

08016c58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8016c58:	b580      	push	{r7, lr}
 8016c5a:	b084      	sub	sp, #16
 8016c5c:	af00      	add	r7, sp, #0
 8016c5e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8016c60:	2300      	movs	r3, #0
 8016c62:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8016c64:	687b      	ldr	r3, [r7, #4]
 8016c66:	2b00      	cmp	r3, #0
 8016c68:	d01a      	beq.n	8016ca0 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8016c6a:	4b15      	ldr	r3, [pc, #84]	@ (8016cc0 <vTaskDelay+0x68>)
 8016c6c:	681b      	ldr	r3, [r3, #0]
 8016c6e:	2b00      	cmp	r3, #0
 8016c70:	d00d      	beq.n	8016c8e <vTaskDelay+0x36>
	__asm volatile
 8016c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c76:	b672      	cpsid	i
 8016c78:	f383 8811 	msr	BASEPRI, r3
 8016c7c:	f3bf 8f6f 	isb	sy
 8016c80:	f3bf 8f4f 	dsb	sy
 8016c84:	b662      	cpsie	i
 8016c86:	60bb      	str	r3, [r7, #8]
}
 8016c88:	bf00      	nop
 8016c8a:	bf00      	nop
 8016c8c:	e7fd      	b.n	8016c8a <vTaskDelay+0x32>
			vTaskSuspendAll();
 8016c8e:	f000 f881 	bl	8016d94 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8016c92:	2100      	movs	r1, #0
 8016c94:	6878      	ldr	r0, [r7, #4]
 8016c96:	f000 fd29 	bl	80176ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8016c9a:	f000 f889 	bl	8016db0 <xTaskResumeAll>
 8016c9e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8016ca0:	68fb      	ldr	r3, [r7, #12]
 8016ca2:	2b00      	cmp	r3, #0
 8016ca4:	d107      	bne.n	8016cb6 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8016ca6:	4b07      	ldr	r3, [pc, #28]	@ (8016cc4 <vTaskDelay+0x6c>)
 8016ca8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016cac:	601a      	str	r2, [r3, #0]
 8016cae:	f3bf 8f4f 	dsb	sy
 8016cb2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8016cb6:	bf00      	nop
 8016cb8:	3710      	adds	r7, #16
 8016cba:	46bd      	mov	sp, r7
 8016cbc:	bd80      	pop	{r7, pc}
 8016cbe:	bf00      	nop
 8016cc0:	20013c28 	.word	0x20013c28
 8016cc4:	e000ed04 	.word	0xe000ed04

08016cc8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8016cc8:	b580      	push	{r7, lr}
 8016cca:	b08a      	sub	sp, #40	@ 0x28
 8016ccc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8016cce:	2300      	movs	r3, #0
 8016cd0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8016cd2:	2300      	movs	r3, #0
 8016cd4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8016cd6:	463a      	mov	r2, r7
 8016cd8:	1d39      	adds	r1, r7, #4
 8016cda:	f107 0308 	add.w	r3, r7, #8
 8016cde:	4618      	mov	r0, r3
 8016ce0:	f7e9 fc46 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8016ce4:	6839      	ldr	r1, [r7, #0]
 8016ce6:	687b      	ldr	r3, [r7, #4]
 8016ce8:	68ba      	ldr	r2, [r7, #8]
 8016cea:	9202      	str	r2, [sp, #8]
 8016cec:	9301      	str	r3, [sp, #4]
 8016cee:	2300      	movs	r3, #0
 8016cf0:	9300      	str	r3, [sp, #0]
 8016cf2:	2300      	movs	r3, #0
 8016cf4:	460a      	mov	r2, r1
 8016cf6:	4921      	ldr	r1, [pc, #132]	@ (8016d7c <vTaskStartScheduler+0xb4>)
 8016cf8:	4821      	ldr	r0, [pc, #132]	@ (8016d80 <vTaskStartScheduler+0xb8>)
 8016cfa:	f7ff fe03 	bl	8016904 <xTaskCreateStatic>
 8016cfe:	4603      	mov	r3, r0
 8016d00:	4a20      	ldr	r2, [pc, #128]	@ (8016d84 <vTaskStartScheduler+0xbc>)
 8016d02:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8016d04:	4b1f      	ldr	r3, [pc, #124]	@ (8016d84 <vTaskStartScheduler+0xbc>)
 8016d06:	681b      	ldr	r3, [r3, #0]
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	d002      	beq.n	8016d12 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8016d0c:	2301      	movs	r3, #1
 8016d0e:	617b      	str	r3, [r7, #20]
 8016d10:	e001      	b.n	8016d16 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8016d12:	2300      	movs	r3, #0
 8016d14:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8016d16:	697b      	ldr	r3, [r7, #20]
 8016d18:	2b01      	cmp	r3, #1
 8016d1a:	d118      	bne.n	8016d4e <vTaskStartScheduler+0x86>
	__asm volatile
 8016d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d20:	b672      	cpsid	i
 8016d22:	f383 8811 	msr	BASEPRI, r3
 8016d26:	f3bf 8f6f 	isb	sy
 8016d2a:	f3bf 8f4f 	dsb	sy
 8016d2e:	b662      	cpsie	i
 8016d30:	613b      	str	r3, [r7, #16]
}
 8016d32:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8016d34:	4b14      	ldr	r3, [pc, #80]	@ (8016d88 <vTaskStartScheduler+0xc0>)
 8016d36:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016d3a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8016d3c:	4b13      	ldr	r3, [pc, #76]	@ (8016d8c <vTaskStartScheduler+0xc4>)
 8016d3e:	2201      	movs	r2, #1
 8016d40:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8016d42:	4b13      	ldr	r3, [pc, #76]	@ (8016d90 <vTaskStartScheduler+0xc8>)
 8016d44:	2200      	movs	r2, #0
 8016d46:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8016d48:	f000 fdca 	bl	80178e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8016d4c:	e011      	b.n	8016d72 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8016d4e:	697b      	ldr	r3, [r7, #20]
 8016d50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016d54:	d10d      	bne.n	8016d72 <vTaskStartScheduler+0xaa>
	__asm volatile
 8016d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d5a:	b672      	cpsid	i
 8016d5c:	f383 8811 	msr	BASEPRI, r3
 8016d60:	f3bf 8f6f 	isb	sy
 8016d64:	f3bf 8f4f 	dsb	sy
 8016d68:	b662      	cpsie	i
 8016d6a:	60fb      	str	r3, [r7, #12]
}
 8016d6c:	bf00      	nop
 8016d6e:	bf00      	nop
 8016d70:	e7fd      	b.n	8016d6e <vTaskStartScheduler+0xa6>
}
 8016d72:	bf00      	nop
 8016d74:	3718      	adds	r7, #24
 8016d76:	46bd      	mov	sp, r7
 8016d78:	bd80      	pop	{r7, pc}
 8016d7a:	bf00      	nop
 8016d7c:	08018920 	.word	0x08018920
 8016d80:	080173e5 	.word	0x080173e5
 8016d84:	20013c24 	.word	0x20013c24
 8016d88:	20013c20 	.word	0x20013c20
 8016d8c:	20013c0c 	.word	0x20013c0c
 8016d90:	20013c04 	.word	0x20013c04

08016d94 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8016d94:	b480      	push	{r7}
 8016d96:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8016d98:	4b04      	ldr	r3, [pc, #16]	@ (8016dac <vTaskSuspendAll+0x18>)
 8016d9a:	681b      	ldr	r3, [r3, #0]
 8016d9c:	3301      	adds	r3, #1
 8016d9e:	4a03      	ldr	r2, [pc, #12]	@ (8016dac <vTaskSuspendAll+0x18>)
 8016da0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8016da2:	bf00      	nop
 8016da4:	46bd      	mov	sp, r7
 8016da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016daa:	4770      	bx	lr
 8016dac:	20013c28 	.word	0x20013c28

08016db0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8016db0:	b580      	push	{r7, lr}
 8016db2:	b084      	sub	sp, #16
 8016db4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8016db6:	2300      	movs	r3, #0
 8016db8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8016dba:	2300      	movs	r3, #0
 8016dbc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8016dbe:	4b43      	ldr	r3, [pc, #268]	@ (8016ecc <xTaskResumeAll+0x11c>)
 8016dc0:	681b      	ldr	r3, [r3, #0]
 8016dc2:	2b00      	cmp	r3, #0
 8016dc4:	d10d      	bne.n	8016de2 <xTaskResumeAll+0x32>
	__asm volatile
 8016dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016dca:	b672      	cpsid	i
 8016dcc:	f383 8811 	msr	BASEPRI, r3
 8016dd0:	f3bf 8f6f 	isb	sy
 8016dd4:	f3bf 8f4f 	dsb	sy
 8016dd8:	b662      	cpsie	i
 8016dda:	603b      	str	r3, [r7, #0]
}
 8016ddc:	bf00      	nop
 8016dde:	bf00      	nop
 8016de0:	e7fd      	b.n	8016dde <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8016de2:	f000 fdfb 	bl	80179dc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8016de6:	4b39      	ldr	r3, [pc, #228]	@ (8016ecc <xTaskResumeAll+0x11c>)
 8016de8:	681b      	ldr	r3, [r3, #0]
 8016dea:	3b01      	subs	r3, #1
 8016dec:	4a37      	ldr	r2, [pc, #220]	@ (8016ecc <xTaskResumeAll+0x11c>)
 8016dee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016df0:	4b36      	ldr	r3, [pc, #216]	@ (8016ecc <xTaskResumeAll+0x11c>)
 8016df2:	681b      	ldr	r3, [r3, #0]
 8016df4:	2b00      	cmp	r3, #0
 8016df6:	d161      	bne.n	8016ebc <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8016df8:	4b35      	ldr	r3, [pc, #212]	@ (8016ed0 <xTaskResumeAll+0x120>)
 8016dfa:	681b      	ldr	r3, [r3, #0]
 8016dfc:	2b00      	cmp	r3, #0
 8016dfe:	d05d      	beq.n	8016ebc <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016e00:	e02e      	b.n	8016e60 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016e02:	4b34      	ldr	r3, [pc, #208]	@ (8016ed4 <xTaskResumeAll+0x124>)
 8016e04:	68db      	ldr	r3, [r3, #12]
 8016e06:	68db      	ldr	r3, [r3, #12]
 8016e08:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016e0a:	68fb      	ldr	r3, [r7, #12]
 8016e0c:	3318      	adds	r3, #24
 8016e0e:	4618      	mov	r0, r3
 8016e10:	f7fe ff88 	bl	8015d24 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016e14:	68fb      	ldr	r3, [r7, #12]
 8016e16:	3304      	adds	r3, #4
 8016e18:	4618      	mov	r0, r3
 8016e1a:	f7fe ff83 	bl	8015d24 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8016e1e:	68fb      	ldr	r3, [r7, #12]
 8016e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016e22:	2201      	movs	r2, #1
 8016e24:	409a      	lsls	r2, r3
 8016e26:	4b2c      	ldr	r3, [pc, #176]	@ (8016ed8 <xTaskResumeAll+0x128>)
 8016e28:	681b      	ldr	r3, [r3, #0]
 8016e2a:	4313      	orrs	r3, r2
 8016e2c:	4a2a      	ldr	r2, [pc, #168]	@ (8016ed8 <xTaskResumeAll+0x128>)
 8016e2e:	6013      	str	r3, [r2, #0]
 8016e30:	68fb      	ldr	r3, [r7, #12]
 8016e32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016e34:	4613      	mov	r3, r2
 8016e36:	009b      	lsls	r3, r3, #2
 8016e38:	4413      	add	r3, r2
 8016e3a:	009b      	lsls	r3, r3, #2
 8016e3c:	4a27      	ldr	r2, [pc, #156]	@ (8016edc <xTaskResumeAll+0x12c>)
 8016e3e:	441a      	add	r2, r3
 8016e40:	68fb      	ldr	r3, [r7, #12]
 8016e42:	3304      	adds	r3, #4
 8016e44:	4619      	mov	r1, r3
 8016e46:	4610      	mov	r0, r2
 8016e48:	f7fe ff0f 	bl	8015c6a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8016e4c:	68fb      	ldr	r3, [r7, #12]
 8016e4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016e50:	4b23      	ldr	r3, [pc, #140]	@ (8016ee0 <xTaskResumeAll+0x130>)
 8016e52:	681b      	ldr	r3, [r3, #0]
 8016e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016e56:	429a      	cmp	r2, r3
 8016e58:	d302      	bcc.n	8016e60 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8016e5a:	4b22      	ldr	r3, [pc, #136]	@ (8016ee4 <xTaskResumeAll+0x134>)
 8016e5c:	2201      	movs	r2, #1
 8016e5e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016e60:	4b1c      	ldr	r3, [pc, #112]	@ (8016ed4 <xTaskResumeAll+0x124>)
 8016e62:	681b      	ldr	r3, [r3, #0]
 8016e64:	2b00      	cmp	r3, #0
 8016e66:	d1cc      	bne.n	8016e02 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8016e68:	68fb      	ldr	r3, [r7, #12]
 8016e6a:	2b00      	cmp	r3, #0
 8016e6c:	d001      	beq.n	8016e72 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8016e6e:	f000 fb73 	bl	8017558 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8016e72:	4b1d      	ldr	r3, [pc, #116]	@ (8016ee8 <xTaskResumeAll+0x138>)
 8016e74:	681b      	ldr	r3, [r3, #0]
 8016e76:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	2b00      	cmp	r3, #0
 8016e7c:	d010      	beq.n	8016ea0 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8016e7e:	f000 f859 	bl	8016f34 <xTaskIncrementTick>
 8016e82:	4603      	mov	r3, r0
 8016e84:	2b00      	cmp	r3, #0
 8016e86:	d002      	beq.n	8016e8e <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8016e88:	4b16      	ldr	r3, [pc, #88]	@ (8016ee4 <xTaskResumeAll+0x134>)
 8016e8a:	2201      	movs	r2, #1
 8016e8c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8016e8e:	687b      	ldr	r3, [r7, #4]
 8016e90:	3b01      	subs	r3, #1
 8016e92:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8016e94:	687b      	ldr	r3, [r7, #4]
 8016e96:	2b00      	cmp	r3, #0
 8016e98:	d1f1      	bne.n	8016e7e <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8016e9a:	4b13      	ldr	r3, [pc, #76]	@ (8016ee8 <xTaskResumeAll+0x138>)
 8016e9c:	2200      	movs	r2, #0
 8016e9e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8016ea0:	4b10      	ldr	r3, [pc, #64]	@ (8016ee4 <xTaskResumeAll+0x134>)
 8016ea2:	681b      	ldr	r3, [r3, #0]
 8016ea4:	2b00      	cmp	r3, #0
 8016ea6:	d009      	beq.n	8016ebc <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8016ea8:	2301      	movs	r3, #1
 8016eaa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8016eac:	4b0f      	ldr	r3, [pc, #60]	@ (8016eec <xTaskResumeAll+0x13c>)
 8016eae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016eb2:	601a      	str	r2, [r3, #0]
 8016eb4:	f3bf 8f4f 	dsb	sy
 8016eb8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016ebc:	f000 fdc4 	bl	8017a48 <vPortExitCritical>

	return xAlreadyYielded;
 8016ec0:	68bb      	ldr	r3, [r7, #8]
}
 8016ec2:	4618      	mov	r0, r3
 8016ec4:	3710      	adds	r7, #16
 8016ec6:	46bd      	mov	sp, r7
 8016ec8:	bd80      	pop	{r7, pc}
 8016eca:	bf00      	nop
 8016ecc:	20013c28 	.word	0x20013c28
 8016ed0:	20013c00 	.word	0x20013c00
 8016ed4:	20013bc0 	.word	0x20013bc0
 8016ed8:	20013c08 	.word	0x20013c08
 8016edc:	20013b04 	.word	0x20013b04
 8016ee0:	20013b00 	.word	0x20013b00
 8016ee4:	20013c14 	.word	0x20013c14
 8016ee8:	20013c10 	.word	0x20013c10
 8016eec:	e000ed04 	.word	0xe000ed04

08016ef0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8016ef0:	b480      	push	{r7}
 8016ef2:	b083      	sub	sp, #12
 8016ef4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8016ef6:	4b05      	ldr	r3, [pc, #20]	@ (8016f0c <xTaskGetTickCount+0x1c>)
 8016ef8:	681b      	ldr	r3, [r3, #0]
 8016efa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8016efc:	687b      	ldr	r3, [r7, #4]
}
 8016efe:	4618      	mov	r0, r3
 8016f00:	370c      	adds	r7, #12
 8016f02:	46bd      	mov	sp, r7
 8016f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f08:	4770      	bx	lr
 8016f0a:	bf00      	nop
 8016f0c:	20013c04 	.word	0x20013c04

08016f10 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8016f10:	b580      	push	{r7, lr}
 8016f12:	b082      	sub	sp, #8
 8016f14:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016f16:	f000 fe49 	bl	8017bac <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8016f1a:	2300      	movs	r3, #0
 8016f1c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8016f1e:	4b04      	ldr	r3, [pc, #16]	@ (8016f30 <xTaskGetTickCountFromISR+0x20>)
 8016f20:	681b      	ldr	r3, [r3, #0]
 8016f22:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016f24:	683b      	ldr	r3, [r7, #0]
}
 8016f26:	4618      	mov	r0, r3
 8016f28:	3708      	adds	r7, #8
 8016f2a:	46bd      	mov	sp, r7
 8016f2c:	bd80      	pop	{r7, pc}
 8016f2e:	bf00      	nop
 8016f30:	20013c04 	.word	0x20013c04

08016f34 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8016f34:	b580      	push	{r7, lr}
 8016f36:	b086      	sub	sp, #24
 8016f38:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8016f3a:	2300      	movs	r3, #0
 8016f3c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016f3e:	4b50      	ldr	r3, [pc, #320]	@ (8017080 <xTaskIncrementTick+0x14c>)
 8016f40:	681b      	ldr	r3, [r3, #0]
 8016f42:	2b00      	cmp	r3, #0
 8016f44:	f040 808b 	bne.w	801705e <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8016f48:	4b4e      	ldr	r3, [pc, #312]	@ (8017084 <xTaskIncrementTick+0x150>)
 8016f4a:	681b      	ldr	r3, [r3, #0]
 8016f4c:	3301      	adds	r3, #1
 8016f4e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8016f50:	4a4c      	ldr	r2, [pc, #304]	@ (8017084 <xTaskIncrementTick+0x150>)
 8016f52:	693b      	ldr	r3, [r7, #16]
 8016f54:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8016f56:	693b      	ldr	r3, [r7, #16]
 8016f58:	2b00      	cmp	r3, #0
 8016f5a:	d123      	bne.n	8016fa4 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8016f5c:	4b4a      	ldr	r3, [pc, #296]	@ (8017088 <xTaskIncrementTick+0x154>)
 8016f5e:	681b      	ldr	r3, [r3, #0]
 8016f60:	681b      	ldr	r3, [r3, #0]
 8016f62:	2b00      	cmp	r3, #0
 8016f64:	d00d      	beq.n	8016f82 <xTaskIncrementTick+0x4e>
	__asm volatile
 8016f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f6a:	b672      	cpsid	i
 8016f6c:	f383 8811 	msr	BASEPRI, r3
 8016f70:	f3bf 8f6f 	isb	sy
 8016f74:	f3bf 8f4f 	dsb	sy
 8016f78:	b662      	cpsie	i
 8016f7a:	603b      	str	r3, [r7, #0]
}
 8016f7c:	bf00      	nop
 8016f7e:	bf00      	nop
 8016f80:	e7fd      	b.n	8016f7e <xTaskIncrementTick+0x4a>
 8016f82:	4b41      	ldr	r3, [pc, #260]	@ (8017088 <xTaskIncrementTick+0x154>)
 8016f84:	681b      	ldr	r3, [r3, #0]
 8016f86:	60fb      	str	r3, [r7, #12]
 8016f88:	4b40      	ldr	r3, [pc, #256]	@ (801708c <xTaskIncrementTick+0x158>)
 8016f8a:	681b      	ldr	r3, [r3, #0]
 8016f8c:	4a3e      	ldr	r2, [pc, #248]	@ (8017088 <xTaskIncrementTick+0x154>)
 8016f8e:	6013      	str	r3, [r2, #0]
 8016f90:	4a3e      	ldr	r2, [pc, #248]	@ (801708c <xTaskIncrementTick+0x158>)
 8016f92:	68fb      	ldr	r3, [r7, #12]
 8016f94:	6013      	str	r3, [r2, #0]
 8016f96:	4b3e      	ldr	r3, [pc, #248]	@ (8017090 <xTaskIncrementTick+0x15c>)
 8016f98:	681b      	ldr	r3, [r3, #0]
 8016f9a:	3301      	adds	r3, #1
 8016f9c:	4a3c      	ldr	r2, [pc, #240]	@ (8017090 <xTaskIncrementTick+0x15c>)
 8016f9e:	6013      	str	r3, [r2, #0]
 8016fa0:	f000 fada 	bl	8017558 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8016fa4:	4b3b      	ldr	r3, [pc, #236]	@ (8017094 <xTaskIncrementTick+0x160>)
 8016fa6:	681b      	ldr	r3, [r3, #0]
 8016fa8:	693a      	ldr	r2, [r7, #16]
 8016faa:	429a      	cmp	r2, r3
 8016fac:	d348      	bcc.n	8017040 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016fae:	4b36      	ldr	r3, [pc, #216]	@ (8017088 <xTaskIncrementTick+0x154>)
 8016fb0:	681b      	ldr	r3, [r3, #0]
 8016fb2:	681b      	ldr	r3, [r3, #0]
 8016fb4:	2b00      	cmp	r3, #0
 8016fb6:	d104      	bne.n	8016fc2 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016fb8:	4b36      	ldr	r3, [pc, #216]	@ (8017094 <xTaskIncrementTick+0x160>)
 8016fba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016fbe:	601a      	str	r2, [r3, #0]
					break;
 8016fc0:	e03e      	b.n	8017040 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016fc2:	4b31      	ldr	r3, [pc, #196]	@ (8017088 <xTaskIncrementTick+0x154>)
 8016fc4:	681b      	ldr	r3, [r3, #0]
 8016fc6:	68db      	ldr	r3, [r3, #12]
 8016fc8:	68db      	ldr	r3, [r3, #12]
 8016fca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016fcc:	68bb      	ldr	r3, [r7, #8]
 8016fce:	685b      	ldr	r3, [r3, #4]
 8016fd0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8016fd2:	693a      	ldr	r2, [r7, #16]
 8016fd4:	687b      	ldr	r3, [r7, #4]
 8016fd6:	429a      	cmp	r2, r3
 8016fd8:	d203      	bcs.n	8016fe2 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8016fda:	4a2e      	ldr	r2, [pc, #184]	@ (8017094 <xTaskIncrementTick+0x160>)
 8016fdc:	687b      	ldr	r3, [r7, #4]
 8016fde:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8016fe0:	e02e      	b.n	8017040 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016fe2:	68bb      	ldr	r3, [r7, #8]
 8016fe4:	3304      	adds	r3, #4
 8016fe6:	4618      	mov	r0, r3
 8016fe8:	f7fe fe9c 	bl	8015d24 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8016fec:	68bb      	ldr	r3, [r7, #8]
 8016fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016ff0:	2b00      	cmp	r3, #0
 8016ff2:	d004      	beq.n	8016ffe <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016ff4:	68bb      	ldr	r3, [r7, #8]
 8016ff6:	3318      	adds	r3, #24
 8016ff8:	4618      	mov	r0, r3
 8016ffa:	f7fe fe93 	bl	8015d24 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8016ffe:	68bb      	ldr	r3, [r7, #8]
 8017000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017002:	2201      	movs	r2, #1
 8017004:	409a      	lsls	r2, r3
 8017006:	4b24      	ldr	r3, [pc, #144]	@ (8017098 <xTaskIncrementTick+0x164>)
 8017008:	681b      	ldr	r3, [r3, #0]
 801700a:	4313      	orrs	r3, r2
 801700c:	4a22      	ldr	r2, [pc, #136]	@ (8017098 <xTaskIncrementTick+0x164>)
 801700e:	6013      	str	r3, [r2, #0]
 8017010:	68bb      	ldr	r3, [r7, #8]
 8017012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017014:	4613      	mov	r3, r2
 8017016:	009b      	lsls	r3, r3, #2
 8017018:	4413      	add	r3, r2
 801701a:	009b      	lsls	r3, r3, #2
 801701c:	4a1f      	ldr	r2, [pc, #124]	@ (801709c <xTaskIncrementTick+0x168>)
 801701e:	441a      	add	r2, r3
 8017020:	68bb      	ldr	r3, [r7, #8]
 8017022:	3304      	adds	r3, #4
 8017024:	4619      	mov	r1, r3
 8017026:	4610      	mov	r0, r2
 8017028:	f7fe fe1f 	bl	8015c6a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801702c:	68bb      	ldr	r3, [r7, #8]
 801702e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017030:	4b1b      	ldr	r3, [pc, #108]	@ (80170a0 <xTaskIncrementTick+0x16c>)
 8017032:	681b      	ldr	r3, [r3, #0]
 8017034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017036:	429a      	cmp	r2, r3
 8017038:	d3b9      	bcc.n	8016fae <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 801703a:	2301      	movs	r3, #1
 801703c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801703e:	e7b6      	b.n	8016fae <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8017040:	4b17      	ldr	r3, [pc, #92]	@ (80170a0 <xTaskIncrementTick+0x16c>)
 8017042:	681b      	ldr	r3, [r3, #0]
 8017044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017046:	4915      	ldr	r1, [pc, #84]	@ (801709c <xTaskIncrementTick+0x168>)
 8017048:	4613      	mov	r3, r2
 801704a:	009b      	lsls	r3, r3, #2
 801704c:	4413      	add	r3, r2
 801704e:	009b      	lsls	r3, r3, #2
 8017050:	440b      	add	r3, r1
 8017052:	681b      	ldr	r3, [r3, #0]
 8017054:	2b01      	cmp	r3, #1
 8017056:	d907      	bls.n	8017068 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8017058:	2301      	movs	r3, #1
 801705a:	617b      	str	r3, [r7, #20]
 801705c:	e004      	b.n	8017068 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 801705e:	4b11      	ldr	r3, [pc, #68]	@ (80170a4 <xTaskIncrementTick+0x170>)
 8017060:	681b      	ldr	r3, [r3, #0]
 8017062:	3301      	adds	r3, #1
 8017064:	4a0f      	ldr	r2, [pc, #60]	@ (80170a4 <xTaskIncrementTick+0x170>)
 8017066:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8017068:	4b0f      	ldr	r3, [pc, #60]	@ (80170a8 <xTaskIncrementTick+0x174>)
 801706a:	681b      	ldr	r3, [r3, #0]
 801706c:	2b00      	cmp	r3, #0
 801706e:	d001      	beq.n	8017074 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8017070:	2301      	movs	r3, #1
 8017072:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8017074:	697b      	ldr	r3, [r7, #20]
}
 8017076:	4618      	mov	r0, r3
 8017078:	3718      	adds	r7, #24
 801707a:	46bd      	mov	sp, r7
 801707c:	bd80      	pop	{r7, pc}
 801707e:	bf00      	nop
 8017080:	20013c28 	.word	0x20013c28
 8017084:	20013c04 	.word	0x20013c04
 8017088:	20013bb8 	.word	0x20013bb8
 801708c:	20013bbc 	.word	0x20013bbc
 8017090:	20013c18 	.word	0x20013c18
 8017094:	20013c20 	.word	0x20013c20
 8017098:	20013c08 	.word	0x20013c08
 801709c:	20013b04 	.word	0x20013b04
 80170a0:	20013b00 	.word	0x20013b00
 80170a4:	20013c10 	.word	0x20013c10
 80170a8:	20013c14 	.word	0x20013c14

080170ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80170ac:	b580      	push	{r7, lr}
 80170ae:	b088      	sub	sp, #32
 80170b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80170b2:	4b3b      	ldr	r3, [pc, #236]	@ (80171a0 <vTaskSwitchContext+0xf4>)
 80170b4:	681b      	ldr	r3, [r3, #0]
 80170b6:	2b00      	cmp	r3, #0
 80170b8:	d003      	beq.n	80170c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80170ba:	4b3a      	ldr	r3, [pc, #232]	@ (80171a4 <vTaskSwitchContext+0xf8>)
 80170bc:	2201      	movs	r2, #1
 80170be:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80170c0:	e069      	b.n	8017196 <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 80170c2:	4b38      	ldr	r3, [pc, #224]	@ (80171a4 <vTaskSwitchContext+0xf8>)
 80170c4:	2200      	movs	r2, #0
 80170c6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80170c8:	4b37      	ldr	r3, [pc, #220]	@ (80171a8 <vTaskSwitchContext+0xfc>)
 80170ca:	681b      	ldr	r3, [r3, #0]
 80170cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80170ce:	61fb      	str	r3, [r7, #28]
 80170d0:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 80170d4:	61bb      	str	r3, [r7, #24]
 80170d6:	69fb      	ldr	r3, [r7, #28]
 80170d8:	681b      	ldr	r3, [r3, #0]
 80170da:	69ba      	ldr	r2, [r7, #24]
 80170dc:	429a      	cmp	r2, r3
 80170de:	d111      	bne.n	8017104 <vTaskSwitchContext+0x58>
 80170e0:	69fb      	ldr	r3, [r7, #28]
 80170e2:	3304      	adds	r3, #4
 80170e4:	681b      	ldr	r3, [r3, #0]
 80170e6:	69ba      	ldr	r2, [r7, #24]
 80170e8:	429a      	cmp	r2, r3
 80170ea:	d10b      	bne.n	8017104 <vTaskSwitchContext+0x58>
 80170ec:	69fb      	ldr	r3, [r7, #28]
 80170ee:	3308      	adds	r3, #8
 80170f0:	681b      	ldr	r3, [r3, #0]
 80170f2:	69ba      	ldr	r2, [r7, #24]
 80170f4:	429a      	cmp	r2, r3
 80170f6:	d105      	bne.n	8017104 <vTaskSwitchContext+0x58>
 80170f8:	69fb      	ldr	r3, [r7, #28]
 80170fa:	330c      	adds	r3, #12
 80170fc:	681b      	ldr	r3, [r3, #0]
 80170fe:	69ba      	ldr	r2, [r7, #24]
 8017100:	429a      	cmp	r2, r3
 8017102:	d008      	beq.n	8017116 <vTaskSwitchContext+0x6a>
 8017104:	4b28      	ldr	r3, [pc, #160]	@ (80171a8 <vTaskSwitchContext+0xfc>)
 8017106:	681a      	ldr	r2, [r3, #0]
 8017108:	4b27      	ldr	r3, [pc, #156]	@ (80171a8 <vTaskSwitchContext+0xfc>)
 801710a:	681b      	ldr	r3, [r3, #0]
 801710c:	3334      	adds	r3, #52	@ 0x34
 801710e:	4619      	mov	r1, r3
 8017110:	4610      	mov	r0, r2
 8017112:	f7e9 fa1a 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017116:	4b25      	ldr	r3, [pc, #148]	@ (80171ac <vTaskSwitchContext+0x100>)
 8017118:	681b      	ldr	r3, [r3, #0]
 801711a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 801711c:	68fb      	ldr	r3, [r7, #12]
 801711e:	fab3 f383 	clz	r3, r3
 8017122:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8017124:	7afb      	ldrb	r3, [r7, #11]
 8017126:	f1c3 031f 	rsb	r3, r3, #31
 801712a:	617b      	str	r3, [r7, #20]
 801712c:	4920      	ldr	r1, [pc, #128]	@ (80171b0 <vTaskSwitchContext+0x104>)
 801712e:	697a      	ldr	r2, [r7, #20]
 8017130:	4613      	mov	r3, r2
 8017132:	009b      	lsls	r3, r3, #2
 8017134:	4413      	add	r3, r2
 8017136:	009b      	lsls	r3, r3, #2
 8017138:	440b      	add	r3, r1
 801713a:	681b      	ldr	r3, [r3, #0]
 801713c:	2b00      	cmp	r3, #0
 801713e:	d10d      	bne.n	801715c <vTaskSwitchContext+0xb0>
	__asm volatile
 8017140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017144:	b672      	cpsid	i
 8017146:	f383 8811 	msr	BASEPRI, r3
 801714a:	f3bf 8f6f 	isb	sy
 801714e:	f3bf 8f4f 	dsb	sy
 8017152:	b662      	cpsie	i
 8017154:	607b      	str	r3, [r7, #4]
}
 8017156:	bf00      	nop
 8017158:	bf00      	nop
 801715a:	e7fd      	b.n	8017158 <vTaskSwitchContext+0xac>
 801715c:	697a      	ldr	r2, [r7, #20]
 801715e:	4613      	mov	r3, r2
 8017160:	009b      	lsls	r3, r3, #2
 8017162:	4413      	add	r3, r2
 8017164:	009b      	lsls	r3, r3, #2
 8017166:	4a12      	ldr	r2, [pc, #72]	@ (80171b0 <vTaskSwitchContext+0x104>)
 8017168:	4413      	add	r3, r2
 801716a:	613b      	str	r3, [r7, #16]
 801716c:	693b      	ldr	r3, [r7, #16]
 801716e:	685b      	ldr	r3, [r3, #4]
 8017170:	685a      	ldr	r2, [r3, #4]
 8017172:	693b      	ldr	r3, [r7, #16]
 8017174:	605a      	str	r2, [r3, #4]
 8017176:	693b      	ldr	r3, [r7, #16]
 8017178:	685a      	ldr	r2, [r3, #4]
 801717a:	693b      	ldr	r3, [r7, #16]
 801717c:	3308      	adds	r3, #8
 801717e:	429a      	cmp	r2, r3
 8017180:	d104      	bne.n	801718c <vTaskSwitchContext+0xe0>
 8017182:	693b      	ldr	r3, [r7, #16]
 8017184:	685b      	ldr	r3, [r3, #4]
 8017186:	685a      	ldr	r2, [r3, #4]
 8017188:	693b      	ldr	r3, [r7, #16]
 801718a:	605a      	str	r2, [r3, #4]
 801718c:	693b      	ldr	r3, [r7, #16]
 801718e:	685b      	ldr	r3, [r3, #4]
 8017190:	68db      	ldr	r3, [r3, #12]
 8017192:	4a05      	ldr	r2, [pc, #20]	@ (80171a8 <vTaskSwitchContext+0xfc>)
 8017194:	6013      	str	r3, [r2, #0]
}
 8017196:	bf00      	nop
 8017198:	3720      	adds	r7, #32
 801719a:	46bd      	mov	sp, r7
 801719c:	bd80      	pop	{r7, pc}
 801719e:	bf00      	nop
 80171a0:	20013c28 	.word	0x20013c28
 80171a4:	20013c14 	.word	0x20013c14
 80171a8:	20013b00 	.word	0x20013b00
 80171ac:	20013c08 	.word	0x20013c08
 80171b0:	20013b04 	.word	0x20013b04

080171b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80171b4:	b580      	push	{r7, lr}
 80171b6:	b084      	sub	sp, #16
 80171b8:	af00      	add	r7, sp, #0
 80171ba:	6078      	str	r0, [r7, #4]
 80171bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80171be:	687b      	ldr	r3, [r7, #4]
 80171c0:	2b00      	cmp	r3, #0
 80171c2:	d10d      	bne.n	80171e0 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 80171c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171c8:	b672      	cpsid	i
 80171ca:	f383 8811 	msr	BASEPRI, r3
 80171ce:	f3bf 8f6f 	isb	sy
 80171d2:	f3bf 8f4f 	dsb	sy
 80171d6:	b662      	cpsie	i
 80171d8:	60fb      	str	r3, [r7, #12]
}
 80171da:	bf00      	nop
 80171dc:	bf00      	nop
 80171de:	e7fd      	b.n	80171dc <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80171e0:	4b07      	ldr	r3, [pc, #28]	@ (8017200 <vTaskPlaceOnEventList+0x4c>)
 80171e2:	681b      	ldr	r3, [r3, #0]
 80171e4:	3318      	adds	r3, #24
 80171e6:	4619      	mov	r1, r3
 80171e8:	6878      	ldr	r0, [r7, #4]
 80171ea:	f7fe fd62 	bl	8015cb2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80171ee:	2101      	movs	r1, #1
 80171f0:	6838      	ldr	r0, [r7, #0]
 80171f2:	f000 fa7b 	bl	80176ec <prvAddCurrentTaskToDelayedList>
}
 80171f6:	bf00      	nop
 80171f8:	3710      	adds	r7, #16
 80171fa:	46bd      	mov	sp, r7
 80171fc:	bd80      	pop	{r7, pc}
 80171fe:	bf00      	nop
 8017200:	20013b00 	.word	0x20013b00

08017204 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8017204:	b580      	push	{r7, lr}
 8017206:	b086      	sub	sp, #24
 8017208:	af00      	add	r7, sp, #0
 801720a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801720c:	687b      	ldr	r3, [r7, #4]
 801720e:	68db      	ldr	r3, [r3, #12]
 8017210:	68db      	ldr	r3, [r3, #12]
 8017212:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8017214:	693b      	ldr	r3, [r7, #16]
 8017216:	2b00      	cmp	r3, #0
 8017218:	d10d      	bne.n	8017236 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 801721a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801721e:	b672      	cpsid	i
 8017220:	f383 8811 	msr	BASEPRI, r3
 8017224:	f3bf 8f6f 	isb	sy
 8017228:	f3bf 8f4f 	dsb	sy
 801722c:	b662      	cpsie	i
 801722e:	60fb      	str	r3, [r7, #12]
}
 8017230:	bf00      	nop
 8017232:	bf00      	nop
 8017234:	e7fd      	b.n	8017232 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8017236:	693b      	ldr	r3, [r7, #16]
 8017238:	3318      	adds	r3, #24
 801723a:	4618      	mov	r0, r3
 801723c:	f7fe fd72 	bl	8015d24 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017240:	4b1d      	ldr	r3, [pc, #116]	@ (80172b8 <xTaskRemoveFromEventList+0xb4>)
 8017242:	681b      	ldr	r3, [r3, #0]
 8017244:	2b00      	cmp	r3, #0
 8017246:	d11c      	bne.n	8017282 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8017248:	693b      	ldr	r3, [r7, #16]
 801724a:	3304      	adds	r3, #4
 801724c:	4618      	mov	r0, r3
 801724e:	f7fe fd69 	bl	8015d24 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8017252:	693b      	ldr	r3, [r7, #16]
 8017254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017256:	2201      	movs	r2, #1
 8017258:	409a      	lsls	r2, r3
 801725a:	4b18      	ldr	r3, [pc, #96]	@ (80172bc <xTaskRemoveFromEventList+0xb8>)
 801725c:	681b      	ldr	r3, [r3, #0]
 801725e:	4313      	orrs	r3, r2
 8017260:	4a16      	ldr	r2, [pc, #88]	@ (80172bc <xTaskRemoveFromEventList+0xb8>)
 8017262:	6013      	str	r3, [r2, #0]
 8017264:	693b      	ldr	r3, [r7, #16]
 8017266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017268:	4613      	mov	r3, r2
 801726a:	009b      	lsls	r3, r3, #2
 801726c:	4413      	add	r3, r2
 801726e:	009b      	lsls	r3, r3, #2
 8017270:	4a13      	ldr	r2, [pc, #76]	@ (80172c0 <xTaskRemoveFromEventList+0xbc>)
 8017272:	441a      	add	r2, r3
 8017274:	693b      	ldr	r3, [r7, #16]
 8017276:	3304      	adds	r3, #4
 8017278:	4619      	mov	r1, r3
 801727a:	4610      	mov	r0, r2
 801727c:	f7fe fcf5 	bl	8015c6a <vListInsertEnd>
 8017280:	e005      	b.n	801728e <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8017282:	693b      	ldr	r3, [r7, #16]
 8017284:	3318      	adds	r3, #24
 8017286:	4619      	mov	r1, r3
 8017288:	480e      	ldr	r0, [pc, #56]	@ (80172c4 <xTaskRemoveFromEventList+0xc0>)
 801728a:	f7fe fcee 	bl	8015c6a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801728e:	693b      	ldr	r3, [r7, #16]
 8017290:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017292:	4b0d      	ldr	r3, [pc, #52]	@ (80172c8 <xTaskRemoveFromEventList+0xc4>)
 8017294:	681b      	ldr	r3, [r3, #0]
 8017296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017298:	429a      	cmp	r2, r3
 801729a:	d905      	bls.n	80172a8 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801729c:	2301      	movs	r3, #1
 801729e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80172a0:	4b0a      	ldr	r3, [pc, #40]	@ (80172cc <xTaskRemoveFromEventList+0xc8>)
 80172a2:	2201      	movs	r2, #1
 80172a4:	601a      	str	r2, [r3, #0]
 80172a6:	e001      	b.n	80172ac <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 80172a8:	2300      	movs	r3, #0
 80172aa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80172ac:	697b      	ldr	r3, [r7, #20]
}
 80172ae:	4618      	mov	r0, r3
 80172b0:	3718      	adds	r7, #24
 80172b2:	46bd      	mov	sp, r7
 80172b4:	bd80      	pop	{r7, pc}
 80172b6:	bf00      	nop
 80172b8:	20013c28 	.word	0x20013c28
 80172bc:	20013c08 	.word	0x20013c08
 80172c0:	20013b04 	.word	0x20013b04
 80172c4:	20013bc0 	.word	0x20013bc0
 80172c8:	20013b00 	.word	0x20013b00
 80172cc:	20013c14 	.word	0x20013c14

080172d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80172d0:	b480      	push	{r7}
 80172d2:	b083      	sub	sp, #12
 80172d4:	af00      	add	r7, sp, #0
 80172d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80172d8:	4b06      	ldr	r3, [pc, #24]	@ (80172f4 <vTaskInternalSetTimeOutState+0x24>)
 80172da:	681a      	ldr	r2, [r3, #0]
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80172e0:	4b05      	ldr	r3, [pc, #20]	@ (80172f8 <vTaskInternalSetTimeOutState+0x28>)
 80172e2:	681a      	ldr	r2, [r3, #0]
 80172e4:	687b      	ldr	r3, [r7, #4]
 80172e6:	605a      	str	r2, [r3, #4]
}
 80172e8:	bf00      	nop
 80172ea:	370c      	adds	r7, #12
 80172ec:	46bd      	mov	sp, r7
 80172ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172f2:	4770      	bx	lr
 80172f4:	20013c18 	.word	0x20013c18
 80172f8:	20013c04 	.word	0x20013c04

080172fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80172fc:	b580      	push	{r7, lr}
 80172fe:	b088      	sub	sp, #32
 8017300:	af00      	add	r7, sp, #0
 8017302:	6078      	str	r0, [r7, #4]
 8017304:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8017306:	687b      	ldr	r3, [r7, #4]
 8017308:	2b00      	cmp	r3, #0
 801730a:	d10d      	bne.n	8017328 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 801730c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017310:	b672      	cpsid	i
 8017312:	f383 8811 	msr	BASEPRI, r3
 8017316:	f3bf 8f6f 	isb	sy
 801731a:	f3bf 8f4f 	dsb	sy
 801731e:	b662      	cpsie	i
 8017320:	613b      	str	r3, [r7, #16]
}
 8017322:	bf00      	nop
 8017324:	bf00      	nop
 8017326:	e7fd      	b.n	8017324 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8017328:	683b      	ldr	r3, [r7, #0]
 801732a:	2b00      	cmp	r3, #0
 801732c:	d10d      	bne.n	801734a <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 801732e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017332:	b672      	cpsid	i
 8017334:	f383 8811 	msr	BASEPRI, r3
 8017338:	f3bf 8f6f 	isb	sy
 801733c:	f3bf 8f4f 	dsb	sy
 8017340:	b662      	cpsie	i
 8017342:	60fb      	str	r3, [r7, #12]
}
 8017344:	bf00      	nop
 8017346:	bf00      	nop
 8017348:	e7fd      	b.n	8017346 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 801734a:	f000 fb47 	bl	80179dc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801734e:	4b1d      	ldr	r3, [pc, #116]	@ (80173c4 <xTaskCheckForTimeOut+0xc8>)
 8017350:	681b      	ldr	r3, [r3, #0]
 8017352:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8017354:	687b      	ldr	r3, [r7, #4]
 8017356:	685b      	ldr	r3, [r3, #4]
 8017358:	69ba      	ldr	r2, [r7, #24]
 801735a:	1ad3      	subs	r3, r2, r3
 801735c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801735e:	683b      	ldr	r3, [r7, #0]
 8017360:	681b      	ldr	r3, [r3, #0]
 8017362:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8017366:	d102      	bne.n	801736e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8017368:	2300      	movs	r3, #0
 801736a:	61fb      	str	r3, [r7, #28]
 801736c:	e023      	b.n	80173b6 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801736e:	687b      	ldr	r3, [r7, #4]
 8017370:	681a      	ldr	r2, [r3, #0]
 8017372:	4b15      	ldr	r3, [pc, #84]	@ (80173c8 <xTaskCheckForTimeOut+0xcc>)
 8017374:	681b      	ldr	r3, [r3, #0]
 8017376:	429a      	cmp	r2, r3
 8017378:	d007      	beq.n	801738a <xTaskCheckForTimeOut+0x8e>
 801737a:	687b      	ldr	r3, [r7, #4]
 801737c:	685b      	ldr	r3, [r3, #4]
 801737e:	69ba      	ldr	r2, [r7, #24]
 8017380:	429a      	cmp	r2, r3
 8017382:	d302      	bcc.n	801738a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8017384:	2301      	movs	r3, #1
 8017386:	61fb      	str	r3, [r7, #28]
 8017388:	e015      	b.n	80173b6 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801738a:	683b      	ldr	r3, [r7, #0]
 801738c:	681b      	ldr	r3, [r3, #0]
 801738e:	697a      	ldr	r2, [r7, #20]
 8017390:	429a      	cmp	r2, r3
 8017392:	d20b      	bcs.n	80173ac <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8017394:	683b      	ldr	r3, [r7, #0]
 8017396:	681a      	ldr	r2, [r3, #0]
 8017398:	697b      	ldr	r3, [r7, #20]
 801739a:	1ad2      	subs	r2, r2, r3
 801739c:	683b      	ldr	r3, [r7, #0]
 801739e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80173a0:	6878      	ldr	r0, [r7, #4]
 80173a2:	f7ff ff95 	bl	80172d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80173a6:	2300      	movs	r3, #0
 80173a8:	61fb      	str	r3, [r7, #28]
 80173aa:	e004      	b.n	80173b6 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 80173ac:	683b      	ldr	r3, [r7, #0]
 80173ae:	2200      	movs	r2, #0
 80173b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80173b2:	2301      	movs	r3, #1
 80173b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80173b6:	f000 fb47 	bl	8017a48 <vPortExitCritical>

	return xReturn;
 80173ba:	69fb      	ldr	r3, [r7, #28]
}
 80173bc:	4618      	mov	r0, r3
 80173be:	3720      	adds	r7, #32
 80173c0:	46bd      	mov	sp, r7
 80173c2:	bd80      	pop	{r7, pc}
 80173c4:	20013c04 	.word	0x20013c04
 80173c8:	20013c18 	.word	0x20013c18

080173cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80173cc:	b480      	push	{r7}
 80173ce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80173d0:	4b03      	ldr	r3, [pc, #12]	@ (80173e0 <vTaskMissedYield+0x14>)
 80173d2:	2201      	movs	r2, #1
 80173d4:	601a      	str	r2, [r3, #0]
}
 80173d6:	bf00      	nop
 80173d8:	46bd      	mov	sp, r7
 80173da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173de:	4770      	bx	lr
 80173e0:	20013c14 	.word	0x20013c14

080173e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80173e4:	b580      	push	{r7, lr}
 80173e6:	b082      	sub	sp, #8
 80173e8:	af00      	add	r7, sp, #0
 80173ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80173ec:	f000 f854 	bl	8017498 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80173f0:	4b07      	ldr	r3, [pc, #28]	@ (8017410 <prvIdleTask+0x2c>)
 80173f2:	681b      	ldr	r3, [r3, #0]
 80173f4:	2b01      	cmp	r3, #1
 80173f6:	d907      	bls.n	8017408 <prvIdleTask+0x24>
			{
				taskYIELD();
 80173f8:	4b06      	ldr	r3, [pc, #24]	@ (8017414 <prvIdleTask+0x30>)
 80173fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80173fe:	601a      	str	r2, [r3, #0]
 8017400:	f3bf 8f4f 	dsb	sy
 8017404:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8017408:	f7e9 f898 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 801740c:	e7ee      	b.n	80173ec <prvIdleTask+0x8>
 801740e:	bf00      	nop
 8017410:	20013b04 	.word	0x20013b04
 8017414:	e000ed04 	.word	0xe000ed04

08017418 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8017418:	b580      	push	{r7, lr}
 801741a:	b082      	sub	sp, #8
 801741c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801741e:	2300      	movs	r3, #0
 8017420:	607b      	str	r3, [r7, #4]
 8017422:	e00c      	b.n	801743e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8017424:	687a      	ldr	r2, [r7, #4]
 8017426:	4613      	mov	r3, r2
 8017428:	009b      	lsls	r3, r3, #2
 801742a:	4413      	add	r3, r2
 801742c:	009b      	lsls	r3, r3, #2
 801742e:	4a12      	ldr	r2, [pc, #72]	@ (8017478 <prvInitialiseTaskLists+0x60>)
 8017430:	4413      	add	r3, r2
 8017432:	4618      	mov	r0, r3
 8017434:	f7fe fbec 	bl	8015c10 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8017438:	687b      	ldr	r3, [r7, #4]
 801743a:	3301      	adds	r3, #1
 801743c:	607b      	str	r3, [r7, #4]
 801743e:	687b      	ldr	r3, [r7, #4]
 8017440:	2b06      	cmp	r3, #6
 8017442:	d9ef      	bls.n	8017424 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8017444:	480d      	ldr	r0, [pc, #52]	@ (801747c <prvInitialiseTaskLists+0x64>)
 8017446:	f7fe fbe3 	bl	8015c10 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801744a:	480d      	ldr	r0, [pc, #52]	@ (8017480 <prvInitialiseTaskLists+0x68>)
 801744c:	f7fe fbe0 	bl	8015c10 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8017450:	480c      	ldr	r0, [pc, #48]	@ (8017484 <prvInitialiseTaskLists+0x6c>)
 8017452:	f7fe fbdd 	bl	8015c10 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8017456:	480c      	ldr	r0, [pc, #48]	@ (8017488 <prvInitialiseTaskLists+0x70>)
 8017458:	f7fe fbda 	bl	8015c10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801745c:	480b      	ldr	r0, [pc, #44]	@ (801748c <prvInitialiseTaskLists+0x74>)
 801745e:	f7fe fbd7 	bl	8015c10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8017462:	4b0b      	ldr	r3, [pc, #44]	@ (8017490 <prvInitialiseTaskLists+0x78>)
 8017464:	4a05      	ldr	r2, [pc, #20]	@ (801747c <prvInitialiseTaskLists+0x64>)
 8017466:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8017468:	4b0a      	ldr	r3, [pc, #40]	@ (8017494 <prvInitialiseTaskLists+0x7c>)
 801746a:	4a05      	ldr	r2, [pc, #20]	@ (8017480 <prvInitialiseTaskLists+0x68>)
 801746c:	601a      	str	r2, [r3, #0]
}
 801746e:	bf00      	nop
 8017470:	3708      	adds	r7, #8
 8017472:	46bd      	mov	sp, r7
 8017474:	bd80      	pop	{r7, pc}
 8017476:	bf00      	nop
 8017478:	20013b04 	.word	0x20013b04
 801747c:	20013b90 	.word	0x20013b90
 8017480:	20013ba4 	.word	0x20013ba4
 8017484:	20013bc0 	.word	0x20013bc0
 8017488:	20013bd4 	.word	0x20013bd4
 801748c:	20013bec 	.word	0x20013bec
 8017490:	20013bb8 	.word	0x20013bb8
 8017494:	20013bbc 	.word	0x20013bbc

08017498 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8017498:	b580      	push	{r7, lr}
 801749a:	b082      	sub	sp, #8
 801749c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801749e:	e019      	b.n	80174d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80174a0:	f000 fa9c 	bl	80179dc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80174a4:	4b10      	ldr	r3, [pc, #64]	@ (80174e8 <prvCheckTasksWaitingTermination+0x50>)
 80174a6:	68db      	ldr	r3, [r3, #12]
 80174a8:	68db      	ldr	r3, [r3, #12]
 80174aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80174ac:	687b      	ldr	r3, [r7, #4]
 80174ae:	3304      	adds	r3, #4
 80174b0:	4618      	mov	r0, r3
 80174b2:	f7fe fc37 	bl	8015d24 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80174b6:	4b0d      	ldr	r3, [pc, #52]	@ (80174ec <prvCheckTasksWaitingTermination+0x54>)
 80174b8:	681b      	ldr	r3, [r3, #0]
 80174ba:	3b01      	subs	r3, #1
 80174bc:	4a0b      	ldr	r2, [pc, #44]	@ (80174ec <prvCheckTasksWaitingTermination+0x54>)
 80174be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80174c0:	4b0b      	ldr	r3, [pc, #44]	@ (80174f0 <prvCheckTasksWaitingTermination+0x58>)
 80174c2:	681b      	ldr	r3, [r3, #0]
 80174c4:	3b01      	subs	r3, #1
 80174c6:	4a0a      	ldr	r2, [pc, #40]	@ (80174f0 <prvCheckTasksWaitingTermination+0x58>)
 80174c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80174ca:	f000 fabd 	bl	8017a48 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80174ce:	6878      	ldr	r0, [r7, #4]
 80174d0:	f000 f810 	bl	80174f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80174d4:	4b06      	ldr	r3, [pc, #24]	@ (80174f0 <prvCheckTasksWaitingTermination+0x58>)
 80174d6:	681b      	ldr	r3, [r3, #0]
 80174d8:	2b00      	cmp	r3, #0
 80174da:	d1e1      	bne.n	80174a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80174dc:	bf00      	nop
 80174de:	bf00      	nop
 80174e0:	3708      	adds	r7, #8
 80174e2:	46bd      	mov	sp, r7
 80174e4:	bd80      	pop	{r7, pc}
 80174e6:	bf00      	nop
 80174e8:	20013bd4 	.word	0x20013bd4
 80174ec:	20013c00 	.word	0x20013c00
 80174f0:	20013be8 	.word	0x20013be8

080174f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80174f4:	b580      	push	{r7, lr}
 80174f6:	b084      	sub	sp, #16
 80174f8:	af00      	add	r7, sp, #0
 80174fa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80174fc:	687b      	ldr	r3, [r7, #4]
 80174fe:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8017502:	2b00      	cmp	r3, #0
 8017504:	d108      	bne.n	8017518 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8017506:	687b      	ldr	r3, [r7, #4]
 8017508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801750a:	4618      	mov	r0, r3
 801750c:	f000 fc66 	bl	8017ddc <vPortFree>
				vPortFree( pxTCB );
 8017510:	6878      	ldr	r0, [r7, #4]
 8017512:	f000 fc63 	bl	8017ddc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8017516:	e01b      	b.n	8017550 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8017518:	687b      	ldr	r3, [r7, #4]
 801751a:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801751e:	2b01      	cmp	r3, #1
 8017520:	d103      	bne.n	801752a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8017522:	6878      	ldr	r0, [r7, #4]
 8017524:	f000 fc5a 	bl	8017ddc <vPortFree>
	}
 8017528:	e012      	b.n	8017550 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801752a:	687b      	ldr	r3, [r7, #4]
 801752c:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8017530:	2b02      	cmp	r3, #2
 8017532:	d00d      	beq.n	8017550 <prvDeleteTCB+0x5c>
	__asm volatile
 8017534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017538:	b672      	cpsid	i
 801753a:	f383 8811 	msr	BASEPRI, r3
 801753e:	f3bf 8f6f 	isb	sy
 8017542:	f3bf 8f4f 	dsb	sy
 8017546:	b662      	cpsie	i
 8017548:	60fb      	str	r3, [r7, #12]
}
 801754a:	bf00      	nop
 801754c:	bf00      	nop
 801754e:	e7fd      	b.n	801754c <prvDeleteTCB+0x58>
	}
 8017550:	bf00      	nop
 8017552:	3710      	adds	r7, #16
 8017554:	46bd      	mov	sp, r7
 8017556:	bd80      	pop	{r7, pc}

08017558 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8017558:	b480      	push	{r7}
 801755a:	b083      	sub	sp, #12
 801755c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801755e:	4b0c      	ldr	r3, [pc, #48]	@ (8017590 <prvResetNextTaskUnblockTime+0x38>)
 8017560:	681b      	ldr	r3, [r3, #0]
 8017562:	681b      	ldr	r3, [r3, #0]
 8017564:	2b00      	cmp	r3, #0
 8017566:	d104      	bne.n	8017572 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8017568:	4b0a      	ldr	r3, [pc, #40]	@ (8017594 <prvResetNextTaskUnblockTime+0x3c>)
 801756a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801756e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8017570:	e008      	b.n	8017584 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017572:	4b07      	ldr	r3, [pc, #28]	@ (8017590 <prvResetNextTaskUnblockTime+0x38>)
 8017574:	681b      	ldr	r3, [r3, #0]
 8017576:	68db      	ldr	r3, [r3, #12]
 8017578:	68db      	ldr	r3, [r3, #12]
 801757a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801757c:	687b      	ldr	r3, [r7, #4]
 801757e:	685b      	ldr	r3, [r3, #4]
 8017580:	4a04      	ldr	r2, [pc, #16]	@ (8017594 <prvResetNextTaskUnblockTime+0x3c>)
 8017582:	6013      	str	r3, [r2, #0]
}
 8017584:	bf00      	nop
 8017586:	370c      	adds	r7, #12
 8017588:	46bd      	mov	sp, r7
 801758a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801758e:	4770      	bx	lr
 8017590:	20013bb8 	.word	0x20013bb8
 8017594:	20013c20 	.word	0x20013c20

08017598 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8017598:	b480      	push	{r7}
 801759a:	b083      	sub	sp, #12
 801759c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801759e:	4b0b      	ldr	r3, [pc, #44]	@ (80175cc <xTaskGetSchedulerState+0x34>)
 80175a0:	681b      	ldr	r3, [r3, #0]
 80175a2:	2b00      	cmp	r3, #0
 80175a4:	d102      	bne.n	80175ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80175a6:	2301      	movs	r3, #1
 80175a8:	607b      	str	r3, [r7, #4]
 80175aa:	e008      	b.n	80175be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80175ac:	4b08      	ldr	r3, [pc, #32]	@ (80175d0 <xTaskGetSchedulerState+0x38>)
 80175ae:	681b      	ldr	r3, [r3, #0]
 80175b0:	2b00      	cmp	r3, #0
 80175b2:	d102      	bne.n	80175ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80175b4:	2302      	movs	r3, #2
 80175b6:	607b      	str	r3, [r7, #4]
 80175b8:	e001      	b.n	80175be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80175ba:	2300      	movs	r3, #0
 80175bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80175be:	687b      	ldr	r3, [r7, #4]
	}
 80175c0:	4618      	mov	r0, r3
 80175c2:	370c      	adds	r7, #12
 80175c4:	46bd      	mov	sp, r7
 80175c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175ca:	4770      	bx	lr
 80175cc:	20013c0c 	.word	0x20013c0c
 80175d0:	20013c28 	.word	0x20013c28

080175d4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80175d4:	b580      	push	{r7, lr}
 80175d6:	b086      	sub	sp, #24
 80175d8:	af00      	add	r7, sp, #0
 80175da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80175dc:	687b      	ldr	r3, [r7, #4]
 80175de:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80175e0:	2300      	movs	r3, #0
 80175e2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80175e4:	687b      	ldr	r3, [r7, #4]
 80175e6:	2b00      	cmp	r3, #0
 80175e8:	d074      	beq.n	80176d4 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80175ea:	4b3d      	ldr	r3, [pc, #244]	@ (80176e0 <xTaskPriorityDisinherit+0x10c>)
 80175ec:	681b      	ldr	r3, [r3, #0]
 80175ee:	693a      	ldr	r2, [r7, #16]
 80175f0:	429a      	cmp	r2, r3
 80175f2:	d00d      	beq.n	8017610 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80175f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80175f8:	b672      	cpsid	i
 80175fa:	f383 8811 	msr	BASEPRI, r3
 80175fe:	f3bf 8f6f 	isb	sy
 8017602:	f3bf 8f4f 	dsb	sy
 8017606:	b662      	cpsie	i
 8017608:	60fb      	str	r3, [r7, #12]
}
 801760a:	bf00      	nop
 801760c:	bf00      	nop
 801760e:	e7fd      	b.n	801760c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8017610:	693b      	ldr	r3, [r7, #16]
 8017612:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8017614:	2b00      	cmp	r3, #0
 8017616:	d10d      	bne.n	8017634 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8017618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801761c:	b672      	cpsid	i
 801761e:	f383 8811 	msr	BASEPRI, r3
 8017622:	f3bf 8f6f 	isb	sy
 8017626:	f3bf 8f4f 	dsb	sy
 801762a:	b662      	cpsie	i
 801762c:	60bb      	str	r3, [r7, #8]
}
 801762e:	bf00      	nop
 8017630:	bf00      	nop
 8017632:	e7fd      	b.n	8017630 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8017634:	693b      	ldr	r3, [r7, #16]
 8017636:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8017638:	1e5a      	subs	r2, r3, #1
 801763a:	693b      	ldr	r3, [r7, #16]
 801763c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801763e:	693b      	ldr	r3, [r7, #16]
 8017640:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017642:	693b      	ldr	r3, [r7, #16]
 8017644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017646:	429a      	cmp	r2, r3
 8017648:	d044      	beq.n	80176d4 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801764a:	693b      	ldr	r3, [r7, #16]
 801764c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801764e:	2b00      	cmp	r3, #0
 8017650:	d140      	bne.n	80176d4 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017652:	693b      	ldr	r3, [r7, #16]
 8017654:	3304      	adds	r3, #4
 8017656:	4618      	mov	r0, r3
 8017658:	f7fe fb64 	bl	8015d24 <uxListRemove>
 801765c:	4603      	mov	r3, r0
 801765e:	2b00      	cmp	r3, #0
 8017660:	d115      	bne.n	801768e <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8017662:	693b      	ldr	r3, [r7, #16]
 8017664:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017666:	491f      	ldr	r1, [pc, #124]	@ (80176e4 <xTaskPriorityDisinherit+0x110>)
 8017668:	4613      	mov	r3, r2
 801766a:	009b      	lsls	r3, r3, #2
 801766c:	4413      	add	r3, r2
 801766e:	009b      	lsls	r3, r3, #2
 8017670:	440b      	add	r3, r1
 8017672:	681b      	ldr	r3, [r3, #0]
 8017674:	2b00      	cmp	r3, #0
 8017676:	d10a      	bne.n	801768e <xTaskPriorityDisinherit+0xba>
 8017678:	693b      	ldr	r3, [r7, #16]
 801767a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801767c:	2201      	movs	r2, #1
 801767e:	fa02 f303 	lsl.w	r3, r2, r3
 8017682:	43da      	mvns	r2, r3
 8017684:	4b18      	ldr	r3, [pc, #96]	@ (80176e8 <xTaskPriorityDisinherit+0x114>)
 8017686:	681b      	ldr	r3, [r3, #0]
 8017688:	4013      	ands	r3, r2
 801768a:	4a17      	ldr	r2, [pc, #92]	@ (80176e8 <xTaskPriorityDisinherit+0x114>)
 801768c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801768e:	693b      	ldr	r3, [r7, #16]
 8017690:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017692:	693b      	ldr	r3, [r7, #16]
 8017694:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017696:	693b      	ldr	r3, [r7, #16]
 8017698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801769a:	f1c3 0207 	rsb	r2, r3, #7
 801769e:	693b      	ldr	r3, [r7, #16]
 80176a0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80176a2:	693b      	ldr	r3, [r7, #16]
 80176a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80176a6:	2201      	movs	r2, #1
 80176a8:	409a      	lsls	r2, r3
 80176aa:	4b0f      	ldr	r3, [pc, #60]	@ (80176e8 <xTaskPriorityDisinherit+0x114>)
 80176ac:	681b      	ldr	r3, [r3, #0]
 80176ae:	4313      	orrs	r3, r2
 80176b0:	4a0d      	ldr	r2, [pc, #52]	@ (80176e8 <xTaskPriorityDisinherit+0x114>)
 80176b2:	6013      	str	r3, [r2, #0]
 80176b4:	693b      	ldr	r3, [r7, #16]
 80176b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80176b8:	4613      	mov	r3, r2
 80176ba:	009b      	lsls	r3, r3, #2
 80176bc:	4413      	add	r3, r2
 80176be:	009b      	lsls	r3, r3, #2
 80176c0:	4a08      	ldr	r2, [pc, #32]	@ (80176e4 <xTaskPriorityDisinherit+0x110>)
 80176c2:	441a      	add	r2, r3
 80176c4:	693b      	ldr	r3, [r7, #16]
 80176c6:	3304      	adds	r3, #4
 80176c8:	4619      	mov	r1, r3
 80176ca:	4610      	mov	r0, r2
 80176cc:	f7fe facd 	bl	8015c6a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80176d0:	2301      	movs	r3, #1
 80176d2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80176d4:	697b      	ldr	r3, [r7, #20]
	}
 80176d6:	4618      	mov	r0, r3
 80176d8:	3718      	adds	r7, #24
 80176da:	46bd      	mov	sp, r7
 80176dc:	bd80      	pop	{r7, pc}
 80176de:	bf00      	nop
 80176e0:	20013b00 	.word	0x20013b00
 80176e4:	20013b04 	.word	0x20013b04
 80176e8:	20013c08 	.word	0x20013c08

080176ec <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80176ec:	b580      	push	{r7, lr}
 80176ee:	b084      	sub	sp, #16
 80176f0:	af00      	add	r7, sp, #0
 80176f2:	6078      	str	r0, [r7, #4]
 80176f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80176f6:	4b29      	ldr	r3, [pc, #164]	@ (801779c <prvAddCurrentTaskToDelayedList+0xb0>)
 80176f8:	681b      	ldr	r3, [r3, #0]
 80176fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80176fc:	4b28      	ldr	r3, [pc, #160]	@ (80177a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80176fe:	681b      	ldr	r3, [r3, #0]
 8017700:	3304      	adds	r3, #4
 8017702:	4618      	mov	r0, r3
 8017704:	f7fe fb0e 	bl	8015d24 <uxListRemove>
 8017708:	4603      	mov	r3, r0
 801770a:	2b00      	cmp	r3, #0
 801770c:	d10b      	bne.n	8017726 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801770e:	4b24      	ldr	r3, [pc, #144]	@ (80177a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8017710:	681b      	ldr	r3, [r3, #0]
 8017712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017714:	2201      	movs	r2, #1
 8017716:	fa02 f303 	lsl.w	r3, r2, r3
 801771a:	43da      	mvns	r2, r3
 801771c:	4b21      	ldr	r3, [pc, #132]	@ (80177a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 801771e:	681b      	ldr	r3, [r3, #0]
 8017720:	4013      	ands	r3, r2
 8017722:	4a20      	ldr	r2, [pc, #128]	@ (80177a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8017724:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8017726:	687b      	ldr	r3, [r7, #4]
 8017728:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801772c:	d10a      	bne.n	8017744 <prvAddCurrentTaskToDelayedList+0x58>
 801772e:	683b      	ldr	r3, [r7, #0]
 8017730:	2b00      	cmp	r3, #0
 8017732:	d007      	beq.n	8017744 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017734:	4b1a      	ldr	r3, [pc, #104]	@ (80177a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8017736:	681b      	ldr	r3, [r3, #0]
 8017738:	3304      	adds	r3, #4
 801773a:	4619      	mov	r1, r3
 801773c:	481a      	ldr	r0, [pc, #104]	@ (80177a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 801773e:	f7fe fa94 	bl	8015c6a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8017742:	e026      	b.n	8017792 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8017744:	68fa      	ldr	r2, [r7, #12]
 8017746:	687b      	ldr	r3, [r7, #4]
 8017748:	4413      	add	r3, r2
 801774a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801774c:	4b14      	ldr	r3, [pc, #80]	@ (80177a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801774e:	681b      	ldr	r3, [r3, #0]
 8017750:	68ba      	ldr	r2, [r7, #8]
 8017752:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8017754:	68ba      	ldr	r2, [r7, #8]
 8017756:	68fb      	ldr	r3, [r7, #12]
 8017758:	429a      	cmp	r2, r3
 801775a:	d209      	bcs.n	8017770 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801775c:	4b13      	ldr	r3, [pc, #76]	@ (80177ac <prvAddCurrentTaskToDelayedList+0xc0>)
 801775e:	681a      	ldr	r2, [r3, #0]
 8017760:	4b0f      	ldr	r3, [pc, #60]	@ (80177a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8017762:	681b      	ldr	r3, [r3, #0]
 8017764:	3304      	adds	r3, #4
 8017766:	4619      	mov	r1, r3
 8017768:	4610      	mov	r0, r2
 801776a:	f7fe faa2 	bl	8015cb2 <vListInsert>
}
 801776e:	e010      	b.n	8017792 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017770:	4b0f      	ldr	r3, [pc, #60]	@ (80177b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8017772:	681a      	ldr	r2, [r3, #0]
 8017774:	4b0a      	ldr	r3, [pc, #40]	@ (80177a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8017776:	681b      	ldr	r3, [r3, #0]
 8017778:	3304      	adds	r3, #4
 801777a:	4619      	mov	r1, r3
 801777c:	4610      	mov	r0, r2
 801777e:	f7fe fa98 	bl	8015cb2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8017782:	4b0c      	ldr	r3, [pc, #48]	@ (80177b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8017784:	681b      	ldr	r3, [r3, #0]
 8017786:	68ba      	ldr	r2, [r7, #8]
 8017788:	429a      	cmp	r2, r3
 801778a:	d202      	bcs.n	8017792 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 801778c:	4a09      	ldr	r2, [pc, #36]	@ (80177b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 801778e:	68bb      	ldr	r3, [r7, #8]
 8017790:	6013      	str	r3, [r2, #0]
}
 8017792:	bf00      	nop
 8017794:	3710      	adds	r7, #16
 8017796:	46bd      	mov	sp, r7
 8017798:	bd80      	pop	{r7, pc}
 801779a:	bf00      	nop
 801779c:	20013c04 	.word	0x20013c04
 80177a0:	20013b00 	.word	0x20013b00
 80177a4:	20013c08 	.word	0x20013c08
 80177a8:	20013bec 	.word	0x20013bec
 80177ac:	20013bbc 	.word	0x20013bbc
 80177b0:	20013bb8 	.word	0x20013bb8
 80177b4:	20013c20 	.word	0x20013c20

080177b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80177b8:	b480      	push	{r7}
 80177ba:	b085      	sub	sp, #20
 80177bc:	af00      	add	r7, sp, #0
 80177be:	60f8      	str	r0, [r7, #12]
 80177c0:	60b9      	str	r1, [r7, #8]
 80177c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80177c4:	68fb      	ldr	r3, [r7, #12]
 80177c6:	3b04      	subs	r3, #4
 80177c8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80177ca:	68fb      	ldr	r3, [r7, #12]
 80177cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80177d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80177d2:	68fb      	ldr	r3, [r7, #12]
 80177d4:	3b04      	subs	r3, #4
 80177d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80177d8:	68bb      	ldr	r3, [r7, #8]
 80177da:	f023 0201 	bic.w	r2, r3, #1
 80177de:	68fb      	ldr	r3, [r7, #12]
 80177e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80177e2:	68fb      	ldr	r3, [r7, #12]
 80177e4:	3b04      	subs	r3, #4
 80177e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80177e8:	4a0c      	ldr	r2, [pc, #48]	@ (801781c <pxPortInitialiseStack+0x64>)
 80177ea:	68fb      	ldr	r3, [r7, #12]
 80177ec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80177ee:	68fb      	ldr	r3, [r7, #12]
 80177f0:	3b14      	subs	r3, #20
 80177f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80177f4:	687a      	ldr	r2, [r7, #4]
 80177f6:	68fb      	ldr	r3, [r7, #12]
 80177f8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80177fa:	68fb      	ldr	r3, [r7, #12]
 80177fc:	3b04      	subs	r3, #4
 80177fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8017800:	68fb      	ldr	r3, [r7, #12]
 8017802:	f06f 0202 	mvn.w	r2, #2
 8017806:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8017808:	68fb      	ldr	r3, [r7, #12]
 801780a:	3b20      	subs	r3, #32
 801780c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801780e:	68fb      	ldr	r3, [r7, #12]
}
 8017810:	4618      	mov	r0, r3
 8017812:	3714      	adds	r7, #20
 8017814:	46bd      	mov	sp, r7
 8017816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801781a:	4770      	bx	lr
 801781c:	08017821 	.word	0x08017821

08017820 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8017820:	b480      	push	{r7}
 8017822:	b085      	sub	sp, #20
 8017824:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8017826:	2300      	movs	r3, #0
 8017828:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801782a:	4b15      	ldr	r3, [pc, #84]	@ (8017880 <prvTaskExitError+0x60>)
 801782c:	681b      	ldr	r3, [r3, #0]
 801782e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8017832:	d00d      	beq.n	8017850 <prvTaskExitError+0x30>
	__asm volatile
 8017834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017838:	b672      	cpsid	i
 801783a:	f383 8811 	msr	BASEPRI, r3
 801783e:	f3bf 8f6f 	isb	sy
 8017842:	f3bf 8f4f 	dsb	sy
 8017846:	b662      	cpsie	i
 8017848:	60fb      	str	r3, [r7, #12]
}
 801784a:	bf00      	nop
 801784c:	bf00      	nop
 801784e:	e7fd      	b.n	801784c <prvTaskExitError+0x2c>
	__asm volatile
 8017850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017854:	b672      	cpsid	i
 8017856:	f383 8811 	msr	BASEPRI, r3
 801785a:	f3bf 8f6f 	isb	sy
 801785e:	f3bf 8f4f 	dsb	sy
 8017862:	b662      	cpsie	i
 8017864:	60bb      	str	r3, [r7, #8]
}
 8017866:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8017868:	bf00      	nop
 801786a:	687b      	ldr	r3, [r7, #4]
 801786c:	2b00      	cmp	r3, #0
 801786e:	d0fc      	beq.n	801786a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8017870:	bf00      	nop
 8017872:	bf00      	nop
 8017874:	3714      	adds	r7, #20
 8017876:	46bd      	mov	sp, r7
 8017878:	f85d 7b04 	ldr.w	r7, [sp], #4
 801787c:	4770      	bx	lr
 801787e:	bf00      	nop
 8017880:	20012060 	.word	0x20012060
	...

08017890 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8017890:	4b07      	ldr	r3, [pc, #28]	@ (80178b0 <pxCurrentTCBConst2>)
 8017892:	6819      	ldr	r1, [r3, #0]
 8017894:	6808      	ldr	r0, [r1, #0]
 8017896:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801789a:	f380 8809 	msr	PSP, r0
 801789e:	f3bf 8f6f 	isb	sy
 80178a2:	f04f 0000 	mov.w	r0, #0
 80178a6:	f380 8811 	msr	BASEPRI, r0
 80178aa:	4770      	bx	lr
 80178ac:	f3af 8000 	nop.w

080178b0 <pxCurrentTCBConst2>:
 80178b0:	20013b00 	.word	0x20013b00
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80178b4:	bf00      	nop
 80178b6:	bf00      	nop

080178b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80178b8:	4808      	ldr	r0, [pc, #32]	@ (80178dc <prvPortStartFirstTask+0x24>)
 80178ba:	6800      	ldr	r0, [r0, #0]
 80178bc:	6800      	ldr	r0, [r0, #0]
 80178be:	f380 8808 	msr	MSP, r0
 80178c2:	f04f 0000 	mov.w	r0, #0
 80178c6:	f380 8814 	msr	CONTROL, r0
 80178ca:	b662      	cpsie	i
 80178cc:	b661      	cpsie	f
 80178ce:	f3bf 8f4f 	dsb	sy
 80178d2:	f3bf 8f6f 	isb	sy
 80178d6:	df00      	svc	0
 80178d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80178da:	bf00      	nop
 80178dc:	e000ed08 	.word	0xe000ed08

080178e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80178e0:	b580      	push	{r7, lr}
 80178e2:	b084      	sub	sp, #16
 80178e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80178e6:	4b37      	ldr	r3, [pc, #220]	@ (80179c4 <xPortStartScheduler+0xe4>)
 80178e8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80178ea:	68fb      	ldr	r3, [r7, #12]
 80178ec:	781b      	ldrb	r3, [r3, #0]
 80178ee:	b2db      	uxtb	r3, r3
 80178f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80178f2:	68fb      	ldr	r3, [r7, #12]
 80178f4:	22ff      	movs	r2, #255	@ 0xff
 80178f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80178f8:	68fb      	ldr	r3, [r7, #12]
 80178fa:	781b      	ldrb	r3, [r3, #0]
 80178fc:	b2db      	uxtb	r3, r3
 80178fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8017900:	78fb      	ldrb	r3, [r7, #3]
 8017902:	b2db      	uxtb	r3, r3
 8017904:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8017908:	b2da      	uxtb	r2, r3
 801790a:	4b2f      	ldr	r3, [pc, #188]	@ (80179c8 <xPortStartScheduler+0xe8>)
 801790c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801790e:	4b2f      	ldr	r3, [pc, #188]	@ (80179cc <xPortStartScheduler+0xec>)
 8017910:	2207      	movs	r2, #7
 8017912:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8017914:	e009      	b.n	801792a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8017916:	4b2d      	ldr	r3, [pc, #180]	@ (80179cc <xPortStartScheduler+0xec>)
 8017918:	681b      	ldr	r3, [r3, #0]
 801791a:	3b01      	subs	r3, #1
 801791c:	4a2b      	ldr	r2, [pc, #172]	@ (80179cc <xPortStartScheduler+0xec>)
 801791e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8017920:	78fb      	ldrb	r3, [r7, #3]
 8017922:	b2db      	uxtb	r3, r3
 8017924:	005b      	lsls	r3, r3, #1
 8017926:	b2db      	uxtb	r3, r3
 8017928:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801792a:	78fb      	ldrb	r3, [r7, #3]
 801792c:	b2db      	uxtb	r3, r3
 801792e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017932:	2b80      	cmp	r3, #128	@ 0x80
 8017934:	d0ef      	beq.n	8017916 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8017936:	4b25      	ldr	r3, [pc, #148]	@ (80179cc <xPortStartScheduler+0xec>)
 8017938:	681b      	ldr	r3, [r3, #0]
 801793a:	f1c3 0307 	rsb	r3, r3, #7
 801793e:	2b04      	cmp	r3, #4
 8017940:	d00d      	beq.n	801795e <xPortStartScheduler+0x7e>
	__asm volatile
 8017942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017946:	b672      	cpsid	i
 8017948:	f383 8811 	msr	BASEPRI, r3
 801794c:	f3bf 8f6f 	isb	sy
 8017950:	f3bf 8f4f 	dsb	sy
 8017954:	b662      	cpsie	i
 8017956:	60bb      	str	r3, [r7, #8]
}
 8017958:	bf00      	nop
 801795a:	bf00      	nop
 801795c:	e7fd      	b.n	801795a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801795e:	4b1b      	ldr	r3, [pc, #108]	@ (80179cc <xPortStartScheduler+0xec>)
 8017960:	681b      	ldr	r3, [r3, #0]
 8017962:	021b      	lsls	r3, r3, #8
 8017964:	4a19      	ldr	r2, [pc, #100]	@ (80179cc <xPortStartScheduler+0xec>)
 8017966:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8017968:	4b18      	ldr	r3, [pc, #96]	@ (80179cc <xPortStartScheduler+0xec>)
 801796a:	681b      	ldr	r3, [r3, #0]
 801796c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8017970:	4a16      	ldr	r2, [pc, #88]	@ (80179cc <xPortStartScheduler+0xec>)
 8017972:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8017974:	687b      	ldr	r3, [r7, #4]
 8017976:	b2da      	uxtb	r2, r3
 8017978:	68fb      	ldr	r3, [r7, #12]
 801797a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801797c:	4b14      	ldr	r3, [pc, #80]	@ (80179d0 <xPortStartScheduler+0xf0>)
 801797e:	681b      	ldr	r3, [r3, #0]
 8017980:	4a13      	ldr	r2, [pc, #76]	@ (80179d0 <xPortStartScheduler+0xf0>)
 8017982:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8017986:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017988:	4b11      	ldr	r3, [pc, #68]	@ (80179d0 <xPortStartScheduler+0xf0>)
 801798a:	681b      	ldr	r3, [r3, #0]
 801798c:	4a10      	ldr	r2, [pc, #64]	@ (80179d0 <xPortStartScheduler+0xf0>)
 801798e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8017992:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8017994:	f000 f8dc 	bl	8017b50 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8017998:	4b0e      	ldr	r3, [pc, #56]	@ (80179d4 <xPortStartScheduler+0xf4>)
 801799a:	2200      	movs	r2, #0
 801799c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801799e:	f000 f8fb 	bl	8017b98 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80179a2:	4b0d      	ldr	r3, [pc, #52]	@ (80179d8 <xPortStartScheduler+0xf8>)
 80179a4:	681b      	ldr	r3, [r3, #0]
 80179a6:	4a0c      	ldr	r2, [pc, #48]	@ (80179d8 <xPortStartScheduler+0xf8>)
 80179a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80179ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80179ae:	f7ff ff83 	bl	80178b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80179b2:	f7ff fb7b 	bl	80170ac <vTaskSwitchContext>
	prvTaskExitError();
 80179b6:	f7ff ff33 	bl	8017820 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80179ba:	2300      	movs	r3, #0
}
 80179bc:	4618      	mov	r0, r3
 80179be:	3710      	adds	r7, #16
 80179c0:	46bd      	mov	sp, r7
 80179c2:	bd80      	pop	{r7, pc}
 80179c4:	e000e400 	.word	0xe000e400
 80179c8:	20013c2c 	.word	0x20013c2c
 80179cc:	20013c30 	.word	0x20013c30
 80179d0:	e000ed20 	.word	0xe000ed20
 80179d4:	20012060 	.word	0x20012060
 80179d8:	e000ef34 	.word	0xe000ef34

080179dc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80179dc:	b480      	push	{r7}
 80179de:	b083      	sub	sp, #12
 80179e0:	af00      	add	r7, sp, #0
	__asm volatile
 80179e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80179e6:	b672      	cpsid	i
 80179e8:	f383 8811 	msr	BASEPRI, r3
 80179ec:	f3bf 8f6f 	isb	sy
 80179f0:	f3bf 8f4f 	dsb	sy
 80179f4:	b662      	cpsie	i
 80179f6:	607b      	str	r3, [r7, #4]
}
 80179f8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80179fa:	4b11      	ldr	r3, [pc, #68]	@ (8017a40 <vPortEnterCritical+0x64>)
 80179fc:	681b      	ldr	r3, [r3, #0]
 80179fe:	3301      	adds	r3, #1
 8017a00:	4a0f      	ldr	r2, [pc, #60]	@ (8017a40 <vPortEnterCritical+0x64>)
 8017a02:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8017a04:	4b0e      	ldr	r3, [pc, #56]	@ (8017a40 <vPortEnterCritical+0x64>)
 8017a06:	681b      	ldr	r3, [r3, #0]
 8017a08:	2b01      	cmp	r3, #1
 8017a0a:	d112      	bne.n	8017a32 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8017a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8017a44 <vPortEnterCritical+0x68>)
 8017a0e:	681b      	ldr	r3, [r3, #0]
 8017a10:	b2db      	uxtb	r3, r3
 8017a12:	2b00      	cmp	r3, #0
 8017a14:	d00d      	beq.n	8017a32 <vPortEnterCritical+0x56>
	__asm volatile
 8017a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017a1a:	b672      	cpsid	i
 8017a1c:	f383 8811 	msr	BASEPRI, r3
 8017a20:	f3bf 8f6f 	isb	sy
 8017a24:	f3bf 8f4f 	dsb	sy
 8017a28:	b662      	cpsie	i
 8017a2a:	603b      	str	r3, [r7, #0]
}
 8017a2c:	bf00      	nop
 8017a2e:	bf00      	nop
 8017a30:	e7fd      	b.n	8017a2e <vPortEnterCritical+0x52>
	}
}
 8017a32:	bf00      	nop
 8017a34:	370c      	adds	r7, #12
 8017a36:	46bd      	mov	sp, r7
 8017a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a3c:	4770      	bx	lr
 8017a3e:	bf00      	nop
 8017a40:	20012060 	.word	0x20012060
 8017a44:	e000ed04 	.word	0xe000ed04

08017a48 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8017a48:	b480      	push	{r7}
 8017a4a:	b083      	sub	sp, #12
 8017a4c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8017a4e:	4b13      	ldr	r3, [pc, #76]	@ (8017a9c <vPortExitCritical+0x54>)
 8017a50:	681b      	ldr	r3, [r3, #0]
 8017a52:	2b00      	cmp	r3, #0
 8017a54:	d10d      	bne.n	8017a72 <vPortExitCritical+0x2a>
	__asm volatile
 8017a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017a5a:	b672      	cpsid	i
 8017a5c:	f383 8811 	msr	BASEPRI, r3
 8017a60:	f3bf 8f6f 	isb	sy
 8017a64:	f3bf 8f4f 	dsb	sy
 8017a68:	b662      	cpsie	i
 8017a6a:	607b      	str	r3, [r7, #4]
}
 8017a6c:	bf00      	nop
 8017a6e:	bf00      	nop
 8017a70:	e7fd      	b.n	8017a6e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8017a72:	4b0a      	ldr	r3, [pc, #40]	@ (8017a9c <vPortExitCritical+0x54>)
 8017a74:	681b      	ldr	r3, [r3, #0]
 8017a76:	3b01      	subs	r3, #1
 8017a78:	4a08      	ldr	r2, [pc, #32]	@ (8017a9c <vPortExitCritical+0x54>)
 8017a7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8017a7c:	4b07      	ldr	r3, [pc, #28]	@ (8017a9c <vPortExitCritical+0x54>)
 8017a7e:	681b      	ldr	r3, [r3, #0]
 8017a80:	2b00      	cmp	r3, #0
 8017a82:	d105      	bne.n	8017a90 <vPortExitCritical+0x48>
 8017a84:	2300      	movs	r3, #0
 8017a86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017a88:	683b      	ldr	r3, [r7, #0]
 8017a8a:	f383 8811 	msr	BASEPRI, r3
}
 8017a8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017a90:	bf00      	nop
 8017a92:	370c      	adds	r7, #12
 8017a94:	46bd      	mov	sp, r7
 8017a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a9a:	4770      	bx	lr
 8017a9c:	20012060 	.word	0x20012060

08017aa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017aa0:	f3ef 8009 	mrs	r0, PSP
 8017aa4:	f3bf 8f6f 	isb	sy
 8017aa8:	4b15      	ldr	r3, [pc, #84]	@ (8017b00 <pxCurrentTCBConst>)
 8017aaa:	681a      	ldr	r2, [r3, #0]
 8017aac:	f01e 0f10 	tst.w	lr, #16
 8017ab0:	bf08      	it	eq
 8017ab2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017ab6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017aba:	6010      	str	r0, [r2, #0]
 8017abc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017ac0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8017ac4:	b672      	cpsid	i
 8017ac6:	f380 8811 	msr	BASEPRI, r0
 8017aca:	f3bf 8f4f 	dsb	sy
 8017ace:	f3bf 8f6f 	isb	sy
 8017ad2:	b662      	cpsie	i
 8017ad4:	f7ff faea 	bl	80170ac <vTaskSwitchContext>
 8017ad8:	f04f 0000 	mov.w	r0, #0
 8017adc:	f380 8811 	msr	BASEPRI, r0
 8017ae0:	bc09      	pop	{r0, r3}
 8017ae2:	6819      	ldr	r1, [r3, #0]
 8017ae4:	6808      	ldr	r0, [r1, #0]
 8017ae6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017aea:	f01e 0f10 	tst.w	lr, #16
 8017aee:	bf08      	it	eq
 8017af0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8017af4:	f380 8809 	msr	PSP, r0
 8017af8:	f3bf 8f6f 	isb	sy
 8017afc:	4770      	bx	lr
 8017afe:	bf00      	nop

08017b00 <pxCurrentTCBConst>:
 8017b00:	20013b00 	.word	0x20013b00
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8017b04:	bf00      	nop
 8017b06:	bf00      	nop

08017b08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8017b08:	b580      	push	{r7, lr}
 8017b0a:	b082      	sub	sp, #8
 8017b0c:	af00      	add	r7, sp, #0
	__asm volatile
 8017b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017b12:	b672      	cpsid	i
 8017b14:	f383 8811 	msr	BASEPRI, r3
 8017b18:	f3bf 8f6f 	isb	sy
 8017b1c:	f3bf 8f4f 	dsb	sy
 8017b20:	b662      	cpsie	i
 8017b22:	607b      	str	r3, [r7, #4]
}
 8017b24:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8017b26:	f7ff fa05 	bl	8016f34 <xTaskIncrementTick>
 8017b2a:	4603      	mov	r3, r0
 8017b2c:	2b00      	cmp	r3, #0
 8017b2e:	d003      	beq.n	8017b38 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8017b30:	4b06      	ldr	r3, [pc, #24]	@ (8017b4c <SysTick_Handler+0x44>)
 8017b32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017b36:	601a      	str	r2, [r3, #0]
 8017b38:	2300      	movs	r3, #0
 8017b3a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017b3c:	683b      	ldr	r3, [r7, #0]
 8017b3e:	f383 8811 	msr	BASEPRI, r3
}
 8017b42:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8017b44:	bf00      	nop
 8017b46:	3708      	adds	r7, #8
 8017b48:	46bd      	mov	sp, r7
 8017b4a:	bd80      	pop	{r7, pc}
 8017b4c:	e000ed04 	.word	0xe000ed04

08017b50 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8017b50:	b480      	push	{r7}
 8017b52:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8017b54:	4b0b      	ldr	r3, [pc, #44]	@ (8017b84 <vPortSetupTimerInterrupt+0x34>)
 8017b56:	2200      	movs	r2, #0
 8017b58:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8017b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8017b88 <vPortSetupTimerInterrupt+0x38>)
 8017b5c:	2200      	movs	r2, #0
 8017b5e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8017b60:	4b0a      	ldr	r3, [pc, #40]	@ (8017b8c <vPortSetupTimerInterrupt+0x3c>)
 8017b62:	681b      	ldr	r3, [r3, #0]
 8017b64:	4a0a      	ldr	r2, [pc, #40]	@ (8017b90 <vPortSetupTimerInterrupt+0x40>)
 8017b66:	fba2 2303 	umull	r2, r3, r2, r3
 8017b6a:	099b      	lsrs	r3, r3, #6
 8017b6c:	4a09      	ldr	r2, [pc, #36]	@ (8017b94 <vPortSetupTimerInterrupt+0x44>)
 8017b6e:	3b01      	subs	r3, #1
 8017b70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8017b72:	4b04      	ldr	r3, [pc, #16]	@ (8017b84 <vPortSetupTimerInterrupt+0x34>)
 8017b74:	2207      	movs	r2, #7
 8017b76:	601a      	str	r2, [r3, #0]
}
 8017b78:	bf00      	nop
 8017b7a:	46bd      	mov	sp, r7
 8017b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b80:	4770      	bx	lr
 8017b82:	bf00      	nop
 8017b84:	e000e010 	.word	0xe000e010
 8017b88:	e000e018 	.word	0xe000e018
 8017b8c:	20012000 	.word	0x20012000
 8017b90:	10624dd3 	.word	0x10624dd3
 8017b94:	e000e014 	.word	0xe000e014

08017b98 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017b98:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017ba8 <vPortEnableVFP+0x10>
 8017b9c:	6801      	ldr	r1, [r0, #0]
 8017b9e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8017ba2:	6001      	str	r1, [r0, #0]
 8017ba4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017ba6:	bf00      	nop
 8017ba8:	e000ed88 	.word	0xe000ed88

08017bac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8017bac:	b480      	push	{r7}
 8017bae:	b085      	sub	sp, #20
 8017bb0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8017bb2:	f3ef 8305 	mrs	r3, IPSR
 8017bb6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017bb8:	68fb      	ldr	r3, [r7, #12]
 8017bba:	2b0f      	cmp	r3, #15
 8017bbc:	d917      	bls.n	8017bee <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8017bbe:	4a1a      	ldr	r2, [pc, #104]	@ (8017c28 <vPortValidateInterruptPriority+0x7c>)
 8017bc0:	68fb      	ldr	r3, [r7, #12]
 8017bc2:	4413      	add	r3, r2
 8017bc4:	781b      	ldrb	r3, [r3, #0]
 8017bc6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017bc8:	4b18      	ldr	r3, [pc, #96]	@ (8017c2c <vPortValidateInterruptPriority+0x80>)
 8017bca:	781b      	ldrb	r3, [r3, #0]
 8017bcc:	7afa      	ldrb	r2, [r7, #11]
 8017bce:	429a      	cmp	r2, r3
 8017bd0:	d20d      	bcs.n	8017bee <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8017bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017bd6:	b672      	cpsid	i
 8017bd8:	f383 8811 	msr	BASEPRI, r3
 8017bdc:	f3bf 8f6f 	isb	sy
 8017be0:	f3bf 8f4f 	dsb	sy
 8017be4:	b662      	cpsie	i
 8017be6:	607b      	str	r3, [r7, #4]
}
 8017be8:	bf00      	nop
 8017bea:	bf00      	nop
 8017bec:	e7fd      	b.n	8017bea <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8017bee:	4b10      	ldr	r3, [pc, #64]	@ (8017c30 <vPortValidateInterruptPriority+0x84>)
 8017bf0:	681b      	ldr	r3, [r3, #0]
 8017bf2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8017bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8017c34 <vPortValidateInterruptPriority+0x88>)
 8017bf8:	681b      	ldr	r3, [r3, #0]
 8017bfa:	429a      	cmp	r2, r3
 8017bfc:	d90d      	bls.n	8017c1a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8017bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017c02:	b672      	cpsid	i
 8017c04:	f383 8811 	msr	BASEPRI, r3
 8017c08:	f3bf 8f6f 	isb	sy
 8017c0c:	f3bf 8f4f 	dsb	sy
 8017c10:	b662      	cpsie	i
 8017c12:	603b      	str	r3, [r7, #0]
}
 8017c14:	bf00      	nop
 8017c16:	bf00      	nop
 8017c18:	e7fd      	b.n	8017c16 <vPortValidateInterruptPriority+0x6a>
	}
 8017c1a:	bf00      	nop
 8017c1c:	3714      	adds	r7, #20
 8017c1e:	46bd      	mov	sp, r7
 8017c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c24:	4770      	bx	lr
 8017c26:	bf00      	nop
 8017c28:	e000e3f0 	.word	0xe000e3f0
 8017c2c:	20013c2c 	.word	0x20013c2c
 8017c30:	e000ed0c 	.word	0xe000ed0c
 8017c34:	20013c30 	.word	0x20013c30

08017c38 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8017c38:	b580      	push	{r7, lr}
 8017c3a:	b08a      	sub	sp, #40	@ 0x28
 8017c3c:	af00      	add	r7, sp, #0
 8017c3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8017c40:	2300      	movs	r3, #0
 8017c42:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8017c44:	f7ff f8a6 	bl	8016d94 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8017c48:	4b5f      	ldr	r3, [pc, #380]	@ (8017dc8 <pvPortMalloc+0x190>)
 8017c4a:	681b      	ldr	r3, [r3, #0]
 8017c4c:	2b00      	cmp	r3, #0
 8017c4e:	d101      	bne.n	8017c54 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8017c50:	f000 f924 	bl	8017e9c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8017c54:	4b5d      	ldr	r3, [pc, #372]	@ (8017dcc <pvPortMalloc+0x194>)
 8017c56:	681a      	ldr	r2, [r3, #0]
 8017c58:	687b      	ldr	r3, [r7, #4]
 8017c5a:	4013      	ands	r3, r2
 8017c5c:	2b00      	cmp	r3, #0
 8017c5e:	f040 8094 	bne.w	8017d8a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8017c62:	687b      	ldr	r3, [r7, #4]
 8017c64:	2b00      	cmp	r3, #0
 8017c66:	d020      	beq.n	8017caa <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8017c68:	2208      	movs	r2, #8
 8017c6a:	687b      	ldr	r3, [r7, #4]
 8017c6c:	4413      	add	r3, r2
 8017c6e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017c70:	687b      	ldr	r3, [r7, #4]
 8017c72:	f003 0307 	and.w	r3, r3, #7
 8017c76:	2b00      	cmp	r3, #0
 8017c78:	d017      	beq.n	8017caa <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8017c7a:	687b      	ldr	r3, [r7, #4]
 8017c7c:	f023 0307 	bic.w	r3, r3, #7
 8017c80:	3308      	adds	r3, #8
 8017c82:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017c84:	687b      	ldr	r3, [r7, #4]
 8017c86:	f003 0307 	and.w	r3, r3, #7
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d00d      	beq.n	8017caa <pvPortMalloc+0x72>
	__asm volatile
 8017c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017c92:	b672      	cpsid	i
 8017c94:	f383 8811 	msr	BASEPRI, r3
 8017c98:	f3bf 8f6f 	isb	sy
 8017c9c:	f3bf 8f4f 	dsb	sy
 8017ca0:	b662      	cpsie	i
 8017ca2:	617b      	str	r3, [r7, #20]
}
 8017ca4:	bf00      	nop
 8017ca6:	bf00      	nop
 8017ca8:	e7fd      	b.n	8017ca6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8017caa:	687b      	ldr	r3, [r7, #4]
 8017cac:	2b00      	cmp	r3, #0
 8017cae:	d06c      	beq.n	8017d8a <pvPortMalloc+0x152>
 8017cb0:	4b47      	ldr	r3, [pc, #284]	@ (8017dd0 <pvPortMalloc+0x198>)
 8017cb2:	681b      	ldr	r3, [r3, #0]
 8017cb4:	687a      	ldr	r2, [r7, #4]
 8017cb6:	429a      	cmp	r2, r3
 8017cb8:	d867      	bhi.n	8017d8a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8017cba:	4b46      	ldr	r3, [pc, #280]	@ (8017dd4 <pvPortMalloc+0x19c>)
 8017cbc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8017cbe:	4b45      	ldr	r3, [pc, #276]	@ (8017dd4 <pvPortMalloc+0x19c>)
 8017cc0:	681b      	ldr	r3, [r3, #0]
 8017cc2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017cc4:	e004      	b.n	8017cd0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8017cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017cc8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8017cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ccc:	681b      	ldr	r3, [r3, #0]
 8017cce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017cd2:	685b      	ldr	r3, [r3, #4]
 8017cd4:	687a      	ldr	r2, [r7, #4]
 8017cd6:	429a      	cmp	r2, r3
 8017cd8:	d903      	bls.n	8017ce2 <pvPortMalloc+0xaa>
 8017cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017cdc:	681b      	ldr	r3, [r3, #0]
 8017cde:	2b00      	cmp	r3, #0
 8017ce0:	d1f1      	bne.n	8017cc6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8017ce2:	4b39      	ldr	r3, [pc, #228]	@ (8017dc8 <pvPortMalloc+0x190>)
 8017ce4:	681b      	ldr	r3, [r3, #0]
 8017ce6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017ce8:	429a      	cmp	r2, r3
 8017cea:	d04e      	beq.n	8017d8a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8017cec:	6a3b      	ldr	r3, [r7, #32]
 8017cee:	681b      	ldr	r3, [r3, #0]
 8017cf0:	2208      	movs	r2, #8
 8017cf2:	4413      	add	r3, r2
 8017cf4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8017cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017cf8:	681a      	ldr	r2, [r3, #0]
 8017cfa:	6a3b      	ldr	r3, [r7, #32]
 8017cfc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8017cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d00:	685a      	ldr	r2, [r3, #4]
 8017d02:	687b      	ldr	r3, [r7, #4]
 8017d04:	1ad2      	subs	r2, r2, r3
 8017d06:	2308      	movs	r3, #8
 8017d08:	005b      	lsls	r3, r3, #1
 8017d0a:	429a      	cmp	r2, r3
 8017d0c:	d922      	bls.n	8017d54 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8017d0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017d10:	687b      	ldr	r3, [r7, #4]
 8017d12:	4413      	add	r3, r2
 8017d14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017d16:	69bb      	ldr	r3, [r7, #24]
 8017d18:	f003 0307 	and.w	r3, r3, #7
 8017d1c:	2b00      	cmp	r3, #0
 8017d1e:	d00d      	beq.n	8017d3c <pvPortMalloc+0x104>
	__asm volatile
 8017d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017d24:	b672      	cpsid	i
 8017d26:	f383 8811 	msr	BASEPRI, r3
 8017d2a:	f3bf 8f6f 	isb	sy
 8017d2e:	f3bf 8f4f 	dsb	sy
 8017d32:	b662      	cpsie	i
 8017d34:	613b      	str	r3, [r7, #16]
}
 8017d36:	bf00      	nop
 8017d38:	bf00      	nop
 8017d3a:	e7fd      	b.n	8017d38 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8017d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d3e:	685a      	ldr	r2, [r3, #4]
 8017d40:	687b      	ldr	r3, [r7, #4]
 8017d42:	1ad2      	subs	r2, r2, r3
 8017d44:	69bb      	ldr	r3, [r7, #24]
 8017d46:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8017d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d4a:	687a      	ldr	r2, [r7, #4]
 8017d4c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8017d4e:	69b8      	ldr	r0, [r7, #24]
 8017d50:	f000 f906 	bl	8017f60 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017d54:	4b1e      	ldr	r3, [pc, #120]	@ (8017dd0 <pvPortMalloc+0x198>)
 8017d56:	681a      	ldr	r2, [r3, #0]
 8017d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d5a:	685b      	ldr	r3, [r3, #4]
 8017d5c:	1ad3      	subs	r3, r2, r3
 8017d5e:	4a1c      	ldr	r2, [pc, #112]	@ (8017dd0 <pvPortMalloc+0x198>)
 8017d60:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8017d62:	4b1b      	ldr	r3, [pc, #108]	@ (8017dd0 <pvPortMalloc+0x198>)
 8017d64:	681a      	ldr	r2, [r3, #0]
 8017d66:	4b1c      	ldr	r3, [pc, #112]	@ (8017dd8 <pvPortMalloc+0x1a0>)
 8017d68:	681b      	ldr	r3, [r3, #0]
 8017d6a:	429a      	cmp	r2, r3
 8017d6c:	d203      	bcs.n	8017d76 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8017d6e:	4b18      	ldr	r3, [pc, #96]	@ (8017dd0 <pvPortMalloc+0x198>)
 8017d70:	681b      	ldr	r3, [r3, #0]
 8017d72:	4a19      	ldr	r2, [pc, #100]	@ (8017dd8 <pvPortMalloc+0x1a0>)
 8017d74:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8017d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d78:	685a      	ldr	r2, [r3, #4]
 8017d7a:	4b14      	ldr	r3, [pc, #80]	@ (8017dcc <pvPortMalloc+0x194>)
 8017d7c:	681b      	ldr	r3, [r3, #0]
 8017d7e:	431a      	orrs	r2, r3
 8017d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d82:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d86:	2200      	movs	r2, #0
 8017d88:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8017d8a:	f7ff f811 	bl	8016db0 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8017d8e:	69fb      	ldr	r3, [r7, #28]
 8017d90:	2b00      	cmp	r3, #0
 8017d92:	d101      	bne.n	8017d98 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8017d94:	f7e8 fbe4 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8017d98:	69fb      	ldr	r3, [r7, #28]
 8017d9a:	f003 0307 	and.w	r3, r3, #7
 8017d9e:	2b00      	cmp	r3, #0
 8017da0:	d00d      	beq.n	8017dbe <pvPortMalloc+0x186>
	__asm volatile
 8017da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017da6:	b672      	cpsid	i
 8017da8:	f383 8811 	msr	BASEPRI, r3
 8017dac:	f3bf 8f6f 	isb	sy
 8017db0:	f3bf 8f4f 	dsb	sy
 8017db4:	b662      	cpsie	i
 8017db6:	60fb      	str	r3, [r7, #12]
}
 8017db8:	bf00      	nop
 8017dba:	bf00      	nop
 8017dbc:	e7fd      	b.n	8017dba <pvPortMalloc+0x182>
	return pvReturn;
 8017dbe:	69fb      	ldr	r3, [r7, #28]
}
 8017dc0:	4618      	mov	r0, r3
 8017dc2:	3728      	adds	r7, #40	@ 0x28
 8017dc4:	46bd      	mov	sp, r7
 8017dc6:	bd80      	pop	{r7, pc}
 8017dc8:	2001bc3c 	.word	0x2001bc3c
 8017dcc:	2001bc48 	.word	0x2001bc48
 8017dd0:	2001bc40 	.word	0x2001bc40
 8017dd4:	2001bc34 	.word	0x2001bc34
 8017dd8:	2001bc44 	.word	0x2001bc44

08017ddc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8017ddc:	b580      	push	{r7, lr}
 8017dde:	b086      	sub	sp, #24
 8017de0:	af00      	add	r7, sp, #0
 8017de2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8017de4:	687b      	ldr	r3, [r7, #4]
 8017de6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8017de8:	687b      	ldr	r3, [r7, #4]
 8017dea:	2b00      	cmp	r3, #0
 8017dec:	d04e      	beq.n	8017e8c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8017dee:	2308      	movs	r3, #8
 8017df0:	425b      	negs	r3, r3
 8017df2:	697a      	ldr	r2, [r7, #20]
 8017df4:	4413      	add	r3, r2
 8017df6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8017df8:	697b      	ldr	r3, [r7, #20]
 8017dfa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8017dfc:	693b      	ldr	r3, [r7, #16]
 8017dfe:	685a      	ldr	r2, [r3, #4]
 8017e00:	4b24      	ldr	r3, [pc, #144]	@ (8017e94 <vPortFree+0xb8>)
 8017e02:	681b      	ldr	r3, [r3, #0]
 8017e04:	4013      	ands	r3, r2
 8017e06:	2b00      	cmp	r3, #0
 8017e08:	d10d      	bne.n	8017e26 <vPortFree+0x4a>
	__asm volatile
 8017e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017e0e:	b672      	cpsid	i
 8017e10:	f383 8811 	msr	BASEPRI, r3
 8017e14:	f3bf 8f6f 	isb	sy
 8017e18:	f3bf 8f4f 	dsb	sy
 8017e1c:	b662      	cpsie	i
 8017e1e:	60fb      	str	r3, [r7, #12]
}
 8017e20:	bf00      	nop
 8017e22:	bf00      	nop
 8017e24:	e7fd      	b.n	8017e22 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8017e26:	693b      	ldr	r3, [r7, #16]
 8017e28:	681b      	ldr	r3, [r3, #0]
 8017e2a:	2b00      	cmp	r3, #0
 8017e2c:	d00d      	beq.n	8017e4a <vPortFree+0x6e>
	__asm volatile
 8017e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017e32:	b672      	cpsid	i
 8017e34:	f383 8811 	msr	BASEPRI, r3
 8017e38:	f3bf 8f6f 	isb	sy
 8017e3c:	f3bf 8f4f 	dsb	sy
 8017e40:	b662      	cpsie	i
 8017e42:	60bb      	str	r3, [r7, #8]
}
 8017e44:	bf00      	nop
 8017e46:	bf00      	nop
 8017e48:	e7fd      	b.n	8017e46 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8017e4a:	693b      	ldr	r3, [r7, #16]
 8017e4c:	685a      	ldr	r2, [r3, #4]
 8017e4e:	4b11      	ldr	r3, [pc, #68]	@ (8017e94 <vPortFree+0xb8>)
 8017e50:	681b      	ldr	r3, [r3, #0]
 8017e52:	4013      	ands	r3, r2
 8017e54:	2b00      	cmp	r3, #0
 8017e56:	d019      	beq.n	8017e8c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8017e58:	693b      	ldr	r3, [r7, #16]
 8017e5a:	681b      	ldr	r3, [r3, #0]
 8017e5c:	2b00      	cmp	r3, #0
 8017e5e:	d115      	bne.n	8017e8c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017e60:	693b      	ldr	r3, [r7, #16]
 8017e62:	685a      	ldr	r2, [r3, #4]
 8017e64:	4b0b      	ldr	r3, [pc, #44]	@ (8017e94 <vPortFree+0xb8>)
 8017e66:	681b      	ldr	r3, [r3, #0]
 8017e68:	43db      	mvns	r3, r3
 8017e6a:	401a      	ands	r2, r3
 8017e6c:	693b      	ldr	r3, [r7, #16]
 8017e6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017e70:	f7fe ff90 	bl	8016d94 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017e74:	693b      	ldr	r3, [r7, #16]
 8017e76:	685a      	ldr	r2, [r3, #4]
 8017e78:	4b07      	ldr	r3, [pc, #28]	@ (8017e98 <vPortFree+0xbc>)
 8017e7a:	681b      	ldr	r3, [r3, #0]
 8017e7c:	4413      	add	r3, r2
 8017e7e:	4a06      	ldr	r2, [pc, #24]	@ (8017e98 <vPortFree+0xbc>)
 8017e80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017e82:	6938      	ldr	r0, [r7, #16]
 8017e84:	f000 f86c 	bl	8017f60 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8017e88:	f7fe ff92 	bl	8016db0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8017e8c:	bf00      	nop
 8017e8e:	3718      	adds	r7, #24
 8017e90:	46bd      	mov	sp, r7
 8017e92:	bd80      	pop	{r7, pc}
 8017e94:	2001bc48 	.word	0x2001bc48
 8017e98:	2001bc40 	.word	0x2001bc40

08017e9c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8017e9c:	b480      	push	{r7}
 8017e9e:	b085      	sub	sp, #20
 8017ea0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8017ea2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8017ea6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017ea8:	4b27      	ldr	r3, [pc, #156]	@ (8017f48 <prvHeapInit+0xac>)
 8017eaa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8017eac:	68fb      	ldr	r3, [r7, #12]
 8017eae:	f003 0307 	and.w	r3, r3, #7
 8017eb2:	2b00      	cmp	r3, #0
 8017eb4:	d00c      	beq.n	8017ed0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017eb6:	68fb      	ldr	r3, [r7, #12]
 8017eb8:	3307      	adds	r3, #7
 8017eba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017ebc:	68fb      	ldr	r3, [r7, #12]
 8017ebe:	f023 0307 	bic.w	r3, r3, #7
 8017ec2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017ec4:	68ba      	ldr	r2, [r7, #8]
 8017ec6:	68fb      	ldr	r3, [r7, #12]
 8017ec8:	1ad3      	subs	r3, r2, r3
 8017eca:	4a1f      	ldr	r2, [pc, #124]	@ (8017f48 <prvHeapInit+0xac>)
 8017ecc:	4413      	add	r3, r2
 8017ece:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8017ed0:	68fb      	ldr	r3, [r7, #12]
 8017ed2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017ed4:	4a1d      	ldr	r2, [pc, #116]	@ (8017f4c <prvHeapInit+0xb0>)
 8017ed6:	687b      	ldr	r3, [r7, #4]
 8017ed8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8017eda:	4b1c      	ldr	r3, [pc, #112]	@ (8017f4c <prvHeapInit+0xb0>)
 8017edc:	2200      	movs	r2, #0
 8017ede:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8017ee0:	687b      	ldr	r3, [r7, #4]
 8017ee2:	68ba      	ldr	r2, [r7, #8]
 8017ee4:	4413      	add	r3, r2
 8017ee6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8017ee8:	2208      	movs	r2, #8
 8017eea:	68fb      	ldr	r3, [r7, #12]
 8017eec:	1a9b      	subs	r3, r3, r2
 8017eee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017ef0:	68fb      	ldr	r3, [r7, #12]
 8017ef2:	f023 0307 	bic.w	r3, r3, #7
 8017ef6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8017ef8:	68fb      	ldr	r3, [r7, #12]
 8017efa:	4a15      	ldr	r2, [pc, #84]	@ (8017f50 <prvHeapInit+0xb4>)
 8017efc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8017efe:	4b14      	ldr	r3, [pc, #80]	@ (8017f50 <prvHeapInit+0xb4>)
 8017f00:	681b      	ldr	r3, [r3, #0]
 8017f02:	2200      	movs	r2, #0
 8017f04:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8017f06:	4b12      	ldr	r3, [pc, #72]	@ (8017f50 <prvHeapInit+0xb4>)
 8017f08:	681b      	ldr	r3, [r3, #0]
 8017f0a:	2200      	movs	r2, #0
 8017f0c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8017f0e:	687b      	ldr	r3, [r7, #4]
 8017f10:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8017f12:	683b      	ldr	r3, [r7, #0]
 8017f14:	68fa      	ldr	r2, [r7, #12]
 8017f16:	1ad2      	subs	r2, r2, r3
 8017f18:	683b      	ldr	r3, [r7, #0]
 8017f1a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8017f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8017f50 <prvHeapInit+0xb4>)
 8017f1e:	681a      	ldr	r2, [r3, #0]
 8017f20:	683b      	ldr	r3, [r7, #0]
 8017f22:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017f24:	683b      	ldr	r3, [r7, #0]
 8017f26:	685b      	ldr	r3, [r3, #4]
 8017f28:	4a0a      	ldr	r2, [pc, #40]	@ (8017f54 <prvHeapInit+0xb8>)
 8017f2a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017f2c:	683b      	ldr	r3, [r7, #0]
 8017f2e:	685b      	ldr	r3, [r3, #4]
 8017f30:	4a09      	ldr	r2, [pc, #36]	@ (8017f58 <prvHeapInit+0xbc>)
 8017f32:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8017f34:	4b09      	ldr	r3, [pc, #36]	@ (8017f5c <prvHeapInit+0xc0>)
 8017f36:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8017f3a:	601a      	str	r2, [r3, #0]
}
 8017f3c:	bf00      	nop
 8017f3e:	3714      	adds	r7, #20
 8017f40:	46bd      	mov	sp, r7
 8017f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f46:	4770      	bx	lr
 8017f48:	20013c34 	.word	0x20013c34
 8017f4c:	2001bc34 	.word	0x2001bc34
 8017f50:	2001bc3c 	.word	0x2001bc3c
 8017f54:	2001bc44 	.word	0x2001bc44
 8017f58:	2001bc40 	.word	0x2001bc40
 8017f5c:	2001bc48 	.word	0x2001bc48

08017f60 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017f60:	b480      	push	{r7}
 8017f62:	b085      	sub	sp, #20
 8017f64:	af00      	add	r7, sp, #0
 8017f66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017f68:	4b28      	ldr	r3, [pc, #160]	@ (801800c <prvInsertBlockIntoFreeList+0xac>)
 8017f6a:	60fb      	str	r3, [r7, #12]
 8017f6c:	e002      	b.n	8017f74 <prvInsertBlockIntoFreeList+0x14>
 8017f6e:	68fb      	ldr	r3, [r7, #12]
 8017f70:	681b      	ldr	r3, [r3, #0]
 8017f72:	60fb      	str	r3, [r7, #12]
 8017f74:	68fb      	ldr	r3, [r7, #12]
 8017f76:	681b      	ldr	r3, [r3, #0]
 8017f78:	687a      	ldr	r2, [r7, #4]
 8017f7a:	429a      	cmp	r2, r3
 8017f7c:	d8f7      	bhi.n	8017f6e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8017f7e:	68fb      	ldr	r3, [r7, #12]
 8017f80:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017f82:	68fb      	ldr	r3, [r7, #12]
 8017f84:	685b      	ldr	r3, [r3, #4]
 8017f86:	68ba      	ldr	r2, [r7, #8]
 8017f88:	4413      	add	r3, r2
 8017f8a:	687a      	ldr	r2, [r7, #4]
 8017f8c:	429a      	cmp	r2, r3
 8017f8e:	d108      	bne.n	8017fa2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017f90:	68fb      	ldr	r3, [r7, #12]
 8017f92:	685a      	ldr	r2, [r3, #4]
 8017f94:	687b      	ldr	r3, [r7, #4]
 8017f96:	685b      	ldr	r3, [r3, #4]
 8017f98:	441a      	add	r2, r3
 8017f9a:	68fb      	ldr	r3, [r7, #12]
 8017f9c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8017f9e:	68fb      	ldr	r3, [r7, #12]
 8017fa0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8017fa2:	687b      	ldr	r3, [r7, #4]
 8017fa4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017fa6:	687b      	ldr	r3, [r7, #4]
 8017fa8:	685b      	ldr	r3, [r3, #4]
 8017faa:	68ba      	ldr	r2, [r7, #8]
 8017fac:	441a      	add	r2, r3
 8017fae:	68fb      	ldr	r3, [r7, #12]
 8017fb0:	681b      	ldr	r3, [r3, #0]
 8017fb2:	429a      	cmp	r2, r3
 8017fb4:	d118      	bne.n	8017fe8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017fb6:	68fb      	ldr	r3, [r7, #12]
 8017fb8:	681a      	ldr	r2, [r3, #0]
 8017fba:	4b15      	ldr	r3, [pc, #84]	@ (8018010 <prvInsertBlockIntoFreeList+0xb0>)
 8017fbc:	681b      	ldr	r3, [r3, #0]
 8017fbe:	429a      	cmp	r2, r3
 8017fc0:	d00d      	beq.n	8017fde <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017fc2:	687b      	ldr	r3, [r7, #4]
 8017fc4:	685a      	ldr	r2, [r3, #4]
 8017fc6:	68fb      	ldr	r3, [r7, #12]
 8017fc8:	681b      	ldr	r3, [r3, #0]
 8017fca:	685b      	ldr	r3, [r3, #4]
 8017fcc:	441a      	add	r2, r3
 8017fce:	687b      	ldr	r3, [r7, #4]
 8017fd0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8017fd2:	68fb      	ldr	r3, [r7, #12]
 8017fd4:	681b      	ldr	r3, [r3, #0]
 8017fd6:	681a      	ldr	r2, [r3, #0]
 8017fd8:	687b      	ldr	r3, [r7, #4]
 8017fda:	601a      	str	r2, [r3, #0]
 8017fdc:	e008      	b.n	8017ff0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8017fde:	4b0c      	ldr	r3, [pc, #48]	@ (8018010 <prvInsertBlockIntoFreeList+0xb0>)
 8017fe0:	681a      	ldr	r2, [r3, #0]
 8017fe2:	687b      	ldr	r3, [r7, #4]
 8017fe4:	601a      	str	r2, [r3, #0]
 8017fe6:	e003      	b.n	8017ff0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017fe8:	68fb      	ldr	r3, [r7, #12]
 8017fea:	681a      	ldr	r2, [r3, #0]
 8017fec:	687b      	ldr	r3, [r7, #4]
 8017fee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017ff0:	68fa      	ldr	r2, [r7, #12]
 8017ff2:	687b      	ldr	r3, [r7, #4]
 8017ff4:	429a      	cmp	r2, r3
 8017ff6:	d002      	beq.n	8017ffe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017ff8:	68fb      	ldr	r3, [r7, #12]
 8017ffa:	687a      	ldr	r2, [r7, #4]
 8017ffc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017ffe:	bf00      	nop
 8018000:	3714      	adds	r7, #20
 8018002:	46bd      	mov	sp, r7
 8018004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018008:	4770      	bx	lr
 801800a:	bf00      	nop
 801800c:	2001bc34 	.word	0x2001bc34
 8018010:	2001bc3c 	.word	0x2001bc3c

08018014 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8018014:	b580      	push	{r7, lr}
 8018016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8018018:	2201      	movs	r2, #1
 801801a:	490e      	ldr	r1, [pc, #56]	@ (8018054 <MX_USB_HOST_Init+0x40>)
 801801c:	480e      	ldr	r0, [pc, #56]	@ (8018058 <MX_USB_HOST_Init+0x44>)
 801801e:	f7fb fddd 	bl	8013bdc <USBH_Init>
 8018022:	4603      	mov	r3, r0
 8018024:	2b00      	cmp	r3, #0
 8018026:	d001      	beq.n	801802c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8018028:	f7e9 ff86 	bl	8001f38 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 801802c:	490b      	ldr	r1, [pc, #44]	@ (801805c <MX_USB_HOST_Init+0x48>)
 801802e:	480a      	ldr	r0, [pc, #40]	@ (8018058 <MX_USB_HOST_Init+0x44>)
 8018030:	f7fb fea7 	bl	8013d82 <USBH_RegisterClass>
 8018034:	4603      	mov	r3, r0
 8018036:	2b00      	cmp	r3, #0
 8018038:	d001      	beq.n	801803e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 801803a:	f7e9 ff7d 	bl	8001f38 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 801803e:	4806      	ldr	r0, [pc, #24]	@ (8018058 <MX_USB_HOST_Init+0x44>)
 8018040:	f7fb ff2b 	bl	8013e9a <USBH_Start>
 8018044:	4603      	mov	r3, r0
 8018046:	2b00      	cmp	r3, #0
 8018048:	d001      	beq.n	801804e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 801804a:	f7e9 ff75 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 801804e:	bf00      	nop
 8018050:	bd80      	pop	{r7, pc}
 8018052:	bf00      	nop
 8018054:	08018061 	.word	0x08018061
 8018058:	2001bc4c 	.word	0x2001bc4c
 801805c:	20012040 	.word	0x20012040

08018060 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8018060:	b480      	push	{r7}
 8018062:	b083      	sub	sp, #12
 8018064:	af00      	add	r7, sp, #0
 8018066:	6078      	str	r0, [r7, #4]
 8018068:	460b      	mov	r3, r1
 801806a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 801806c:	78fb      	ldrb	r3, [r7, #3]
 801806e:	3b01      	subs	r3, #1
 8018070:	2b04      	cmp	r3, #4
 8018072:	d819      	bhi.n	80180a8 <USBH_UserProcess+0x48>
 8018074:	a201      	add	r2, pc, #4	@ (adr r2, 801807c <USBH_UserProcess+0x1c>)
 8018076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801807a:	bf00      	nop
 801807c:	080180a9 	.word	0x080180a9
 8018080:	08018099 	.word	0x08018099
 8018084:	080180a9 	.word	0x080180a9
 8018088:	080180a1 	.word	0x080180a1
 801808c:	08018091 	.word	0x08018091
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8018090:	4b09      	ldr	r3, [pc, #36]	@ (80180b8 <USBH_UserProcess+0x58>)
 8018092:	2203      	movs	r2, #3
 8018094:	701a      	strb	r2, [r3, #0]
  break;
 8018096:	e008      	b.n	80180aa <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8018098:	4b07      	ldr	r3, [pc, #28]	@ (80180b8 <USBH_UserProcess+0x58>)
 801809a:	2202      	movs	r2, #2
 801809c:	701a      	strb	r2, [r3, #0]
  break;
 801809e:	e004      	b.n	80180aa <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80180a0:	4b05      	ldr	r3, [pc, #20]	@ (80180b8 <USBH_UserProcess+0x58>)
 80180a2:	2201      	movs	r2, #1
 80180a4:	701a      	strb	r2, [r3, #0]
  break;
 80180a6:	e000      	b.n	80180aa <USBH_UserProcess+0x4a>

  default:
  break;
 80180a8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80180aa:	bf00      	nop
 80180ac:	370c      	adds	r7, #12
 80180ae:	46bd      	mov	sp, r7
 80180b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180b4:	4770      	bx	lr
 80180b6:	bf00      	nop
 80180b8:	2001c030 	.word	0x2001c030

080180bc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80180bc:	b580      	push	{r7, lr}
 80180be:	b08a      	sub	sp, #40	@ 0x28
 80180c0:	af00      	add	r7, sp, #0
 80180c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80180c4:	f107 0314 	add.w	r3, r7, #20
 80180c8:	2200      	movs	r2, #0
 80180ca:	601a      	str	r2, [r3, #0]
 80180cc:	605a      	str	r2, [r3, #4]
 80180ce:	609a      	str	r2, [r3, #8]
 80180d0:	60da      	str	r2, [r3, #12]
 80180d2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80180d4:	687b      	ldr	r3, [r7, #4]
 80180d6:	681b      	ldr	r3, [r3, #0]
 80180d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80180dc:	d13c      	bne.n	8018158 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80180de:	4b20      	ldr	r3, [pc, #128]	@ (8018160 <HAL_HCD_MspInit+0xa4>)
 80180e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80180e2:	4a1f      	ldr	r2, [pc, #124]	@ (8018160 <HAL_HCD_MspInit+0xa4>)
 80180e4:	f043 0301 	orr.w	r3, r3, #1
 80180e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80180ea:	4b1d      	ldr	r3, [pc, #116]	@ (8018160 <HAL_HCD_MspInit+0xa4>)
 80180ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80180ee:	f003 0301 	and.w	r3, r3, #1
 80180f2:	613b      	str	r3, [r7, #16]
 80180f4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 80180f6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80180fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80180fc:	2302      	movs	r3, #2
 80180fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018100:	2300      	movs	r3, #0
 8018102:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018104:	2303      	movs	r3, #3
 8018106:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8018108:	230a      	movs	r3, #10
 801810a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801810c:	f107 0314 	add.w	r3, r7, #20
 8018110:	4619      	mov	r1, r3
 8018112:	4814      	ldr	r0, [pc, #80]	@ (8018164 <HAL_HCD_MspInit+0xa8>)
 8018114:	f7ef fd1c 	bl	8007b50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8018118:	4b11      	ldr	r3, [pc, #68]	@ (8018160 <HAL_HCD_MspInit+0xa4>)
 801811a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801811c:	4a10      	ldr	r2, [pc, #64]	@ (8018160 <HAL_HCD_MspInit+0xa4>)
 801811e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018122:	6353      	str	r3, [r2, #52]	@ 0x34
 8018124:	4b0e      	ldr	r3, [pc, #56]	@ (8018160 <HAL_HCD_MspInit+0xa4>)
 8018126:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018128:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801812c:	60fb      	str	r3, [r7, #12]
 801812e:	68fb      	ldr	r3, [r7, #12]
 8018130:	4b0b      	ldr	r3, [pc, #44]	@ (8018160 <HAL_HCD_MspInit+0xa4>)
 8018132:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018134:	4a0a      	ldr	r2, [pc, #40]	@ (8018160 <HAL_HCD_MspInit+0xa4>)
 8018136:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801813a:	6453      	str	r3, [r2, #68]	@ 0x44
 801813c:	4b08      	ldr	r3, [pc, #32]	@ (8018160 <HAL_HCD_MspInit+0xa4>)
 801813e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018140:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8018144:	60bb      	str	r3, [r7, #8]
 8018146:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8018148:	2200      	movs	r2, #0
 801814a:	2105      	movs	r1, #5
 801814c:	2043      	movs	r0, #67	@ 0x43
 801814e:	f7ee f825 	bl	800619c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8018152:	2043      	movs	r0, #67	@ 0x43
 8018154:	f7ee f83e 	bl	80061d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8018158:	bf00      	nop
 801815a:	3728      	adds	r7, #40	@ 0x28
 801815c:	46bd      	mov	sp, r7
 801815e:	bd80      	pop	{r7, pc}
 8018160:	40023800 	.word	0x40023800
 8018164:	40020000 	.word	0x40020000

08018168 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8018168:	b580      	push	{r7, lr}
 801816a:	b082      	sub	sp, #8
 801816c:	af00      	add	r7, sp, #0
 801816e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8018170:	687b      	ldr	r3, [r7, #4]
 8018172:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8018176:	4618      	mov	r0, r3
 8018178:	f7fc fac7 	bl	801470a <USBH_LL_IncTimer>
}
 801817c:	bf00      	nop
 801817e:	3708      	adds	r7, #8
 8018180:	46bd      	mov	sp, r7
 8018182:	bd80      	pop	{r7, pc}

08018184 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8018184:	b580      	push	{r7, lr}
 8018186:	b082      	sub	sp, #8
 8018188:	af00      	add	r7, sp, #0
 801818a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 801818c:	687b      	ldr	r3, [r7, #4]
 801818e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8018192:	4618      	mov	r0, r3
 8018194:	f7fc fb07 	bl	80147a6 <USBH_LL_Connect>
}
 8018198:	bf00      	nop
 801819a:	3708      	adds	r7, #8
 801819c:	46bd      	mov	sp, r7
 801819e:	bd80      	pop	{r7, pc}

080181a0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80181a0:	b580      	push	{r7, lr}
 80181a2:	b082      	sub	sp, #8
 80181a4:	af00      	add	r7, sp, #0
 80181a6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80181a8:	687b      	ldr	r3, [r7, #4]
 80181aa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80181ae:	4618      	mov	r0, r3
 80181b0:	f7fc fb14 	bl	80147dc <USBH_LL_Disconnect>
}
 80181b4:	bf00      	nop
 80181b6:	3708      	adds	r7, #8
 80181b8:	46bd      	mov	sp, r7
 80181ba:	bd80      	pop	{r7, pc}

080181bc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80181bc:	b580      	push	{r7, lr}
 80181be:	b082      	sub	sp, #8
 80181c0:	af00      	add	r7, sp, #0
 80181c2:	6078      	str	r0, [r7, #4]
 80181c4:	460b      	mov	r3, r1
 80181c6:	70fb      	strb	r3, [r7, #3]
 80181c8:	4613      	mov	r3, r2
 80181ca:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 80181cc:	687b      	ldr	r3, [r7, #4]
 80181ce:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80181d2:	4618      	mov	r0, r3
 80181d4:	f7fc fb68 	bl	80148a8 <USBH_LL_NotifyURBChange>
#endif
}
 80181d8:	bf00      	nop
 80181da:	3708      	adds	r7, #8
 80181dc:	46bd      	mov	sp, r7
 80181de:	bd80      	pop	{r7, pc}

080181e0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80181e0:	b580      	push	{r7, lr}
 80181e2:	b082      	sub	sp, #8
 80181e4:	af00      	add	r7, sp, #0
 80181e6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80181e8:	687b      	ldr	r3, [r7, #4]
 80181ea:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80181ee:	4618      	mov	r0, r3
 80181f0:	f7fc fab5 	bl	801475e <USBH_LL_PortEnabled>
}
 80181f4:	bf00      	nop
 80181f6:	3708      	adds	r7, #8
 80181f8:	46bd      	mov	sp, r7
 80181fa:	bd80      	pop	{r7, pc}

080181fc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80181fc:	b580      	push	{r7, lr}
 80181fe:	b082      	sub	sp, #8
 8018200:	af00      	add	r7, sp, #0
 8018202:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8018204:	687b      	ldr	r3, [r7, #4]
 8018206:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801820a:	4618      	mov	r0, r3
 801820c:	f7fc fab9 	bl	8014782 <USBH_LL_PortDisabled>
}
 8018210:	bf00      	nop
 8018212:	3708      	adds	r7, #8
 8018214:	46bd      	mov	sp, r7
 8018216:	bd80      	pop	{r7, pc}

08018218 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8018218:	b580      	push	{r7, lr}
 801821a:	b082      	sub	sp, #8
 801821c:	af00      	add	r7, sp, #0
 801821e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8018220:	687b      	ldr	r3, [r7, #4]
 8018222:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8018226:	2b01      	cmp	r3, #1
 8018228:	d12a      	bne.n	8018280 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 801822a:	4a18      	ldr	r2, [pc, #96]	@ (801828c <USBH_LL_Init+0x74>)
 801822c:	687b      	ldr	r3, [r7, #4]
 801822e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8018232:	687b      	ldr	r3, [r7, #4]
 8018234:	4a15      	ldr	r2, [pc, #84]	@ (801828c <USBH_LL_Init+0x74>)
 8018236:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801823a:	4b14      	ldr	r3, [pc, #80]	@ (801828c <USBH_LL_Init+0x74>)
 801823c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8018240:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8018242:	4b12      	ldr	r3, [pc, #72]	@ (801828c <USBH_LL_Init+0x74>)
 8018244:	2208      	movs	r2, #8
 8018246:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8018248:	4b10      	ldr	r3, [pc, #64]	@ (801828c <USBH_LL_Init+0x74>)
 801824a:	2201      	movs	r2, #1
 801824c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801824e:	4b0f      	ldr	r3, [pc, #60]	@ (801828c <USBH_LL_Init+0x74>)
 8018250:	2200      	movs	r2, #0
 8018252:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8018254:	4b0d      	ldr	r3, [pc, #52]	@ (801828c <USBH_LL_Init+0x74>)
 8018256:	2202      	movs	r2, #2
 8018258:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801825a:	4b0c      	ldr	r3, [pc, #48]	@ (801828c <USBH_LL_Init+0x74>)
 801825c:	2200      	movs	r2, #0
 801825e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8018260:	480a      	ldr	r0, [pc, #40]	@ (801828c <USBH_LL_Init+0x74>)
 8018262:	f7ef ff5e 	bl	8008122 <HAL_HCD_Init>
 8018266:	4603      	mov	r3, r0
 8018268:	2b00      	cmp	r3, #0
 801826a:	d001      	beq.n	8018270 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 801826c:	f7e9 fe64 	bl	8001f38 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8018270:	4806      	ldr	r0, [pc, #24]	@ (801828c <USBH_LL_Init+0x74>)
 8018272:	f7f0 fb9b 	bl	80089ac <HAL_HCD_GetCurrentFrame>
 8018276:	4603      	mov	r3, r0
 8018278:	4619      	mov	r1, r3
 801827a:	6878      	ldr	r0, [r7, #4]
 801827c:	f7fc fa36 	bl	80146ec <USBH_LL_SetTimer>
  }

  return USBH_OK;
 8018280:	2300      	movs	r3, #0
}
 8018282:	4618      	mov	r0, r3
 8018284:	3708      	adds	r7, #8
 8018286:	46bd      	mov	sp, r7
 8018288:	bd80      	pop	{r7, pc}
 801828a:	bf00      	nop
 801828c:	2001c034 	.word	0x2001c034

08018290 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8018290:	b580      	push	{r7, lr}
 8018292:	b084      	sub	sp, #16
 8018294:	af00      	add	r7, sp, #0
 8018296:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018298:	2300      	movs	r3, #0
 801829a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801829c:	2300      	movs	r3, #0
 801829e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80182a0:	687b      	ldr	r3, [r7, #4]
 80182a2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80182a6:	4618      	mov	r0, r3
 80182a8:	f7f0 fb08 	bl	80088bc <HAL_HCD_Start>
 80182ac:	4603      	mov	r3, r0
 80182ae:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80182b0:	7bfb      	ldrb	r3, [r7, #15]
 80182b2:	4618      	mov	r0, r3
 80182b4:	f000 f94c 	bl	8018550 <USBH_Get_USB_Status>
 80182b8:	4603      	mov	r3, r0
 80182ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80182bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80182be:	4618      	mov	r0, r3
 80182c0:	3710      	adds	r7, #16
 80182c2:	46bd      	mov	sp, r7
 80182c4:	bd80      	pop	{r7, pc}

080182c6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80182c6:	b580      	push	{r7, lr}
 80182c8:	b084      	sub	sp, #16
 80182ca:	af00      	add	r7, sp, #0
 80182cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80182ce:	2300      	movs	r3, #0
 80182d0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80182d2:	2300      	movs	r3, #0
 80182d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80182d6:	687b      	ldr	r3, [r7, #4]
 80182d8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80182dc:	4618      	mov	r0, r3
 80182de:	f7f0 fb10 	bl	8008902 <HAL_HCD_Stop>
 80182e2:	4603      	mov	r3, r0
 80182e4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80182e6:	7bfb      	ldrb	r3, [r7, #15]
 80182e8:	4618      	mov	r0, r3
 80182ea:	f000 f931 	bl	8018550 <USBH_Get_USB_Status>
 80182ee:	4603      	mov	r3, r0
 80182f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80182f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80182f4:	4618      	mov	r0, r3
 80182f6:	3710      	adds	r7, #16
 80182f8:	46bd      	mov	sp, r7
 80182fa:	bd80      	pop	{r7, pc}

080182fc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80182fc:	b580      	push	{r7, lr}
 80182fe:	b084      	sub	sp, #16
 8018300:	af00      	add	r7, sp, #0
 8018302:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8018304:	2301      	movs	r3, #1
 8018306:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8018308:	687b      	ldr	r3, [r7, #4]
 801830a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801830e:	4618      	mov	r0, r3
 8018310:	f7f0 fb5a 	bl	80089c8 <HAL_HCD_GetCurrentSpeed>
 8018314:	4603      	mov	r3, r0
 8018316:	2b02      	cmp	r3, #2
 8018318:	d00c      	beq.n	8018334 <USBH_LL_GetSpeed+0x38>
 801831a:	2b02      	cmp	r3, #2
 801831c:	d80d      	bhi.n	801833a <USBH_LL_GetSpeed+0x3e>
 801831e:	2b00      	cmp	r3, #0
 8018320:	d002      	beq.n	8018328 <USBH_LL_GetSpeed+0x2c>
 8018322:	2b01      	cmp	r3, #1
 8018324:	d003      	beq.n	801832e <USBH_LL_GetSpeed+0x32>
 8018326:	e008      	b.n	801833a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8018328:	2300      	movs	r3, #0
 801832a:	73fb      	strb	r3, [r7, #15]
    break;
 801832c:	e008      	b.n	8018340 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 801832e:	2301      	movs	r3, #1
 8018330:	73fb      	strb	r3, [r7, #15]
    break;
 8018332:	e005      	b.n	8018340 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8018334:	2302      	movs	r3, #2
 8018336:	73fb      	strb	r3, [r7, #15]
    break;
 8018338:	e002      	b.n	8018340 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 801833a:	2301      	movs	r3, #1
 801833c:	73fb      	strb	r3, [r7, #15]
    break;
 801833e:	bf00      	nop
  }
  return  speed;
 8018340:	7bfb      	ldrb	r3, [r7, #15]
}
 8018342:	4618      	mov	r0, r3
 8018344:	3710      	adds	r7, #16
 8018346:	46bd      	mov	sp, r7
 8018348:	bd80      	pop	{r7, pc}

0801834a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 801834a:	b580      	push	{r7, lr}
 801834c:	b084      	sub	sp, #16
 801834e:	af00      	add	r7, sp, #0
 8018350:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018352:	2300      	movs	r3, #0
 8018354:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8018356:	2300      	movs	r3, #0
 8018358:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 801835a:	687b      	ldr	r3, [r7, #4]
 801835c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8018360:	4618      	mov	r0, r3
 8018362:	f7f0 faeb 	bl	800893c <HAL_HCD_ResetPort>
 8018366:	4603      	mov	r3, r0
 8018368:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801836a:	7bfb      	ldrb	r3, [r7, #15]
 801836c:	4618      	mov	r0, r3
 801836e:	f000 f8ef 	bl	8018550 <USBH_Get_USB_Status>
 8018372:	4603      	mov	r3, r0
 8018374:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018376:	7bbb      	ldrb	r3, [r7, #14]
}
 8018378:	4618      	mov	r0, r3
 801837a:	3710      	adds	r7, #16
 801837c:	46bd      	mov	sp, r7
 801837e:	bd80      	pop	{r7, pc}

08018380 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8018380:	b580      	push	{r7, lr}
 8018382:	b082      	sub	sp, #8
 8018384:	af00      	add	r7, sp, #0
 8018386:	6078      	str	r0, [r7, #4]
 8018388:	460b      	mov	r3, r1
 801838a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 801838c:	687b      	ldr	r3, [r7, #4]
 801838e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8018392:	78fa      	ldrb	r2, [r7, #3]
 8018394:	4611      	mov	r1, r2
 8018396:	4618      	mov	r0, r3
 8018398:	f7f0 faf3 	bl	8008982 <HAL_HCD_HC_GetXferCount>
 801839c:	4603      	mov	r3, r0
}
 801839e:	4618      	mov	r0, r3
 80183a0:	3708      	adds	r7, #8
 80183a2:	46bd      	mov	sp, r7
 80183a4:	bd80      	pop	{r7, pc}

080183a6 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 80183a6:	b590      	push	{r4, r7, lr}
 80183a8:	b089      	sub	sp, #36	@ 0x24
 80183aa:	af04      	add	r7, sp, #16
 80183ac:	6078      	str	r0, [r7, #4]
 80183ae:	4608      	mov	r0, r1
 80183b0:	4611      	mov	r1, r2
 80183b2:	461a      	mov	r2, r3
 80183b4:	4603      	mov	r3, r0
 80183b6:	70fb      	strb	r3, [r7, #3]
 80183b8:	460b      	mov	r3, r1
 80183ba:	70bb      	strb	r3, [r7, #2]
 80183bc:	4613      	mov	r3, r2
 80183be:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80183c0:	2300      	movs	r3, #0
 80183c2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80183c4:	2300      	movs	r3, #0
 80183c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 80183c8:	687b      	ldr	r3, [r7, #4]
 80183ca:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80183ce:	787c      	ldrb	r4, [r7, #1]
 80183d0:	78ba      	ldrb	r2, [r7, #2]
 80183d2:	78f9      	ldrb	r1, [r7, #3]
 80183d4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80183d6:	9302      	str	r3, [sp, #8]
 80183d8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80183dc:	9301      	str	r3, [sp, #4]
 80183de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80183e2:	9300      	str	r3, [sp, #0]
 80183e4:	4623      	mov	r3, r4
 80183e6:	f7ef ff03 	bl	80081f0 <HAL_HCD_HC_Init>
 80183ea:	4603      	mov	r3, r0
 80183ec:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80183ee:	7bfb      	ldrb	r3, [r7, #15]
 80183f0:	4618      	mov	r0, r3
 80183f2:	f000 f8ad 	bl	8018550 <USBH_Get_USB_Status>
 80183f6:	4603      	mov	r3, r0
 80183f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80183fa:	7bbb      	ldrb	r3, [r7, #14]
}
 80183fc:	4618      	mov	r0, r3
 80183fe:	3714      	adds	r7, #20
 8018400:	46bd      	mov	sp, r7
 8018402:	bd90      	pop	{r4, r7, pc}

08018404 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8018404:	b480      	push	{r7}
 8018406:	b083      	sub	sp, #12
 8018408:	af00      	add	r7, sp, #0
 801840a:	6078      	str	r0, [r7, #4]
 801840c:	460b      	mov	r3, r1
 801840e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8018410:	2300      	movs	r3, #0
}
 8018412:	4618      	mov	r0, r3
 8018414:	370c      	adds	r7, #12
 8018416:	46bd      	mov	sp, r7
 8018418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801841c:	4770      	bx	lr

0801841e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 801841e:	b590      	push	{r4, r7, lr}
 8018420:	b089      	sub	sp, #36	@ 0x24
 8018422:	af04      	add	r7, sp, #16
 8018424:	6078      	str	r0, [r7, #4]
 8018426:	4608      	mov	r0, r1
 8018428:	4611      	mov	r1, r2
 801842a:	461a      	mov	r2, r3
 801842c:	4603      	mov	r3, r0
 801842e:	70fb      	strb	r3, [r7, #3]
 8018430:	460b      	mov	r3, r1
 8018432:	70bb      	strb	r3, [r7, #2]
 8018434:	4613      	mov	r3, r2
 8018436:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018438:	2300      	movs	r3, #0
 801843a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801843c:	2300      	movs	r3, #0
 801843e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8018440:	687b      	ldr	r3, [r7, #4]
 8018442:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8018446:	787c      	ldrb	r4, [r7, #1]
 8018448:	78ba      	ldrb	r2, [r7, #2]
 801844a:	78f9      	ldrb	r1, [r7, #3]
 801844c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8018450:	9303      	str	r3, [sp, #12]
 8018452:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8018454:	9302      	str	r3, [sp, #8]
 8018456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018458:	9301      	str	r3, [sp, #4]
 801845a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801845e:	9300      	str	r3, [sp, #0]
 8018460:	4623      	mov	r3, r4
 8018462:	f7ef ff7d 	bl	8008360 <HAL_HCD_HC_SubmitRequest>
 8018466:	4603      	mov	r3, r0
 8018468:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 801846a:	7bfb      	ldrb	r3, [r7, #15]
 801846c:	4618      	mov	r0, r3
 801846e:	f000 f86f 	bl	8018550 <USBH_Get_USB_Status>
 8018472:	4603      	mov	r3, r0
 8018474:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018476:	7bbb      	ldrb	r3, [r7, #14]
}
 8018478:	4618      	mov	r0, r3
 801847a:	3714      	adds	r7, #20
 801847c:	46bd      	mov	sp, r7
 801847e:	bd90      	pop	{r4, r7, pc}

08018480 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8018480:	b580      	push	{r7, lr}
 8018482:	b082      	sub	sp, #8
 8018484:	af00      	add	r7, sp, #0
 8018486:	6078      	str	r0, [r7, #4]
 8018488:	460b      	mov	r3, r1
 801848a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 801848c:	687b      	ldr	r3, [r7, #4]
 801848e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8018492:	78fa      	ldrb	r2, [r7, #3]
 8018494:	4611      	mov	r1, r2
 8018496:	4618      	mov	r0, r3
 8018498:	f7f0 fa5e 	bl	8008958 <HAL_HCD_HC_GetURBState>
 801849c:	4603      	mov	r3, r0
}
 801849e:	4618      	mov	r0, r3
 80184a0:	3708      	adds	r7, #8
 80184a2:	46bd      	mov	sp, r7
 80184a4:	bd80      	pop	{r7, pc}

080184a6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80184a6:	b580      	push	{r7, lr}
 80184a8:	b082      	sub	sp, #8
 80184aa:	af00      	add	r7, sp, #0
 80184ac:	6078      	str	r0, [r7, #4]
 80184ae:	460b      	mov	r3, r1
 80184b0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80184b2:	687b      	ldr	r3, [r7, #4]
 80184b4:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80184b8:	2b01      	cmp	r3, #1
 80184ba:	d103      	bne.n	80184c4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80184bc:	78fb      	ldrb	r3, [r7, #3]
 80184be:	4618      	mov	r0, r3
 80184c0:	f000 f872 	bl	80185a8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80184c4:	20c8      	movs	r0, #200	@ 0xc8
 80184c6:	f7ed faf5 	bl	8005ab4 <HAL_Delay>
  return USBH_OK;
 80184ca:	2300      	movs	r3, #0
}
 80184cc:	4618      	mov	r0, r3
 80184ce:	3708      	adds	r7, #8
 80184d0:	46bd      	mov	sp, r7
 80184d2:	bd80      	pop	{r7, pc}

080184d4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80184d4:	b480      	push	{r7}
 80184d6:	b085      	sub	sp, #20
 80184d8:	af00      	add	r7, sp, #0
 80184da:	6078      	str	r0, [r7, #4]
 80184dc:	460b      	mov	r3, r1
 80184de:	70fb      	strb	r3, [r7, #3]
 80184e0:	4613      	mov	r3, r2
 80184e2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80184e4:	687b      	ldr	r3, [r7, #4]
 80184e6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80184ea:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80184ec:	78fa      	ldrb	r2, [r7, #3]
 80184ee:	68f9      	ldr	r1, [r7, #12]
 80184f0:	4613      	mov	r3, r2
 80184f2:	011b      	lsls	r3, r3, #4
 80184f4:	1a9b      	subs	r3, r3, r2
 80184f6:	009b      	lsls	r3, r3, #2
 80184f8:	440b      	add	r3, r1
 80184fa:	3317      	adds	r3, #23
 80184fc:	781b      	ldrb	r3, [r3, #0]
 80184fe:	2b00      	cmp	r3, #0
 8018500:	d00a      	beq.n	8018518 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8018502:	78fa      	ldrb	r2, [r7, #3]
 8018504:	68f9      	ldr	r1, [r7, #12]
 8018506:	4613      	mov	r3, r2
 8018508:	011b      	lsls	r3, r3, #4
 801850a:	1a9b      	subs	r3, r3, r2
 801850c:	009b      	lsls	r3, r3, #2
 801850e:	440b      	add	r3, r1
 8018510:	333c      	adds	r3, #60	@ 0x3c
 8018512:	78ba      	ldrb	r2, [r7, #2]
 8018514:	701a      	strb	r2, [r3, #0]
 8018516:	e009      	b.n	801852c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8018518:	78fa      	ldrb	r2, [r7, #3]
 801851a:	68f9      	ldr	r1, [r7, #12]
 801851c:	4613      	mov	r3, r2
 801851e:	011b      	lsls	r3, r3, #4
 8018520:	1a9b      	subs	r3, r3, r2
 8018522:	009b      	lsls	r3, r3, #2
 8018524:	440b      	add	r3, r1
 8018526:	333d      	adds	r3, #61	@ 0x3d
 8018528:	78ba      	ldrb	r2, [r7, #2]
 801852a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 801852c:	2300      	movs	r3, #0
}
 801852e:	4618      	mov	r0, r3
 8018530:	3714      	adds	r7, #20
 8018532:	46bd      	mov	sp, r7
 8018534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018538:	4770      	bx	lr

0801853a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 801853a:	b580      	push	{r7, lr}
 801853c:	b082      	sub	sp, #8
 801853e:	af00      	add	r7, sp, #0
 8018540:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8018542:	6878      	ldr	r0, [r7, #4]
 8018544:	f7ed fab6 	bl	8005ab4 <HAL_Delay>
}
 8018548:	bf00      	nop
 801854a:	3708      	adds	r7, #8
 801854c:	46bd      	mov	sp, r7
 801854e:	bd80      	pop	{r7, pc}

08018550 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018550:	b480      	push	{r7}
 8018552:	b085      	sub	sp, #20
 8018554:	af00      	add	r7, sp, #0
 8018556:	4603      	mov	r3, r0
 8018558:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801855a:	2300      	movs	r3, #0
 801855c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801855e:	79fb      	ldrb	r3, [r7, #7]
 8018560:	2b03      	cmp	r3, #3
 8018562:	d817      	bhi.n	8018594 <USBH_Get_USB_Status+0x44>
 8018564:	a201      	add	r2, pc, #4	@ (adr r2, 801856c <USBH_Get_USB_Status+0x1c>)
 8018566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801856a:	bf00      	nop
 801856c:	0801857d 	.word	0x0801857d
 8018570:	08018583 	.word	0x08018583
 8018574:	08018589 	.word	0x08018589
 8018578:	0801858f 	.word	0x0801858f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 801857c:	2300      	movs	r3, #0
 801857e:	73fb      	strb	r3, [r7, #15]
    break;
 8018580:	e00b      	b.n	801859a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8018582:	2302      	movs	r3, #2
 8018584:	73fb      	strb	r3, [r7, #15]
    break;
 8018586:	e008      	b.n	801859a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8018588:	2301      	movs	r3, #1
 801858a:	73fb      	strb	r3, [r7, #15]
    break;
 801858c:	e005      	b.n	801859a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801858e:	2302      	movs	r3, #2
 8018590:	73fb      	strb	r3, [r7, #15]
    break;
 8018592:	e002      	b.n	801859a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8018594:	2302      	movs	r3, #2
 8018596:	73fb      	strb	r3, [r7, #15]
    break;
 8018598:	bf00      	nop
  }
  return usb_status;
 801859a:	7bfb      	ldrb	r3, [r7, #15]
}
 801859c:	4618      	mov	r0, r3
 801859e:	3714      	adds	r7, #20
 80185a0:	46bd      	mov	sp, r7
 80185a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185a6:	4770      	bx	lr

080185a8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80185a8:	b580      	push	{r7, lr}
 80185aa:	b084      	sub	sp, #16
 80185ac:	af00      	add	r7, sp, #0
 80185ae:	4603      	mov	r3, r0
 80185b0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80185b2:	79fb      	ldrb	r3, [r7, #7]
 80185b4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80185b6:	79fb      	ldrb	r3, [r7, #7]
 80185b8:	2b00      	cmp	r3, #0
 80185ba:	d102      	bne.n	80185c2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80185bc:	2300      	movs	r3, #0
 80185be:	73fb      	strb	r3, [r7, #15]
 80185c0:	e001      	b.n	80185c6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80185c2:	2301      	movs	r3, #1
 80185c4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 80185c6:	7bfb      	ldrb	r3, [r7, #15]
 80185c8:	461a      	mov	r2, r3
 80185ca:	2120      	movs	r1, #32
 80185cc:	4803      	ldr	r0, [pc, #12]	@ (80185dc <MX_DriverVbusFS+0x34>)
 80185ce:	f7ef fd8f 	bl	80080f0 <HAL_GPIO_WritePin>
}
 80185d2:	bf00      	nop
 80185d4:	3710      	adds	r7, #16
 80185d6:	46bd      	mov	sp, r7
 80185d8:	bd80      	pop	{r7, pc}
 80185da:	bf00      	nop
 80185dc:	40020c00 	.word	0x40020c00

080185e0 <malloc>:
 80185e0:	4b02      	ldr	r3, [pc, #8]	@ (80185ec <malloc+0xc>)
 80185e2:	4601      	mov	r1, r0
 80185e4:	6818      	ldr	r0, [r3, #0]
 80185e6:	f000 b82d 	b.w	8018644 <_malloc_r>
 80185ea:	bf00      	nop
 80185ec:	20012064 	.word	0x20012064

080185f0 <free>:
 80185f0:	4b02      	ldr	r3, [pc, #8]	@ (80185fc <free+0xc>)
 80185f2:	4601      	mov	r1, r0
 80185f4:	6818      	ldr	r0, [r3, #0]
 80185f6:	f000 b903 	b.w	8018800 <_free_r>
 80185fa:	bf00      	nop
 80185fc:	20012064 	.word	0x20012064

08018600 <sbrk_aligned>:
 8018600:	b570      	push	{r4, r5, r6, lr}
 8018602:	4e0f      	ldr	r6, [pc, #60]	@ (8018640 <sbrk_aligned+0x40>)
 8018604:	460c      	mov	r4, r1
 8018606:	6831      	ldr	r1, [r6, #0]
 8018608:	4605      	mov	r5, r0
 801860a:	b911      	cbnz	r1, 8018612 <sbrk_aligned+0x12>
 801860c:	f000 f8ae 	bl	801876c <_sbrk_r>
 8018610:	6030      	str	r0, [r6, #0]
 8018612:	4621      	mov	r1, r4
 8018614:	4628      	mov	r0, r5
 8018616:	f000 f8a9 	bl	801876c <_sbrk_r>
 801861a:	1c43      	adds	r3, r0, #1
 801861c:	d103      	bne.n	8018626 <sbrk_aligned+0x26>
 801861e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8018622:	4620      	mov	r0, r4
 8018624:	bd70      	pop	{r4, r5, r6, pc}
 8018626:	1cc4      	adds	r4, r0, #3
 8018628:	f024 0403 	bic.w	r4, r4, #3
 801862c:	42a0      	cmp	r0, r4
 801862e:	d0f8      	beq.n	8018622 <sbrk_aligned+0x22>
 8018630:	1a21      	subs	r1, r4, r0
 8018632:	4628      	mov	r0, r5
 8018634:	f000 f89a 	bl	801876c <_sbrk_r>
 8018638:	3001      	adds	r0, #1
 801863a:	d1f2      	bne.n	8018622 <sbrk_aligned+0x22>
 801863c:	e7ef      	b.n	801861e <sbrk_aligned+0x1e>
 801863e:	bf00      	nop
 8018640:	2001c414 	.word	0x2001c414

08018644 <_malloc_r>:
 8018644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018648:	1ccd      	adds	r5, r1, #3
 801864a:	f025 0503 	bic.w	r5, r5, #3
 801864e:	3508      	adds	r5, #8
 8018650:	2d0c      	cmp	r5, #12
 8018652:	bf38      	it	cc
 8018654:	250c      	movcc	r5, #12
 8018656:	2d00      	cmp	r5, #0
 8018658:	4606      	mov	r6, r0
 801865a:	db01      	blt.n	8018660 <_malloc_r+0x1c>
 801865c:	42a9      	cmp	r1, r5
 801865e:	d904      	bls.n	801866a <_malloc_r+0x26>
 8018660:	230c      	movs	r3, #12
 8018662:	6033      	str	r3, [r6, #0]
 8018664:	2000      	movs	r0, #0
 8018666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801866a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018740 <_malloc_r+0xfc>
 801866e:	f000 f869 	bl	8018744 <__malloc_lock>
 8018672:	f8d8 3000 	ldr.w	r3, [r8]
 8018676:	461c      	mov	r4, r3
 8018678:	bb44      	cbnz	r4, 80186cc <_malloc_r+0x88>
 801867a:	4629      	mov	r1, r5
 801867c:	4630      	mov	r0, r6
 801867e:	f7ff ffbf 	bl	8018600 <sbrk_aligned>
 8018682:	1c43      	adds	r3, r0, #1
 8018684:	4604      	mov	r4, r0
 8018686:	d158      	bne.n	801873a <_malloc_r+0xf6>
 8018688:	f8d8 4000 	ldr.w	r4, [r8]
 801868c:	4627      	mov	r7, r4
 801868e:	2f00      	cmp	r7, #0
 8018690:	d143      	bne.n	801871a <_malloc_r+0xd6>
 8018692:	2c00      	cmp	r4, #0
 8018694:	d04b      	beq.n	801872e <_malloc_r+0xea>
 8018696:	6823      	ldr	r3, [r4, #0]
 8018698:	4639      	mov	r1, r7
 801869a:	4630      	mov	r0, r6
 801869c:	eb04 0903 	add.w	r9, r4, r3
 80186a0:	f000 f864 	bl	801876c <_sbrk_r>
 80186a4:	4581      	cmp	r9, r0
 80186a6:	d142      	bne.n	801872e <_malloc_r+0xea>
 80186a8:	6821      	ldr	r1, [r4, #0]
 80186aa:	1a6d      	subs	r5, r5, r1
 80186ac:	4629      	mov	r1, r5
 80186ae:	4630      	mov	r0, r6
 80186b0:	f7ff ffa6 	bl	8018600 <sbrk_aligned>
 80186b4:	3001      	adds	r0, #1
 80186b6:	d03a      	beq.n	801872e <_malloc_r+0xea>
 80186b8:	6823      	ldr	r3, [r4, #0]
 80186ba:	442b      	add	r3, r5
 80186bc:	6023      	str	r3, [r4, #0]
 80186be:	f8d8 3000 	ldr.w	r3, [r8]
 80186c2:	685a      	ldr	r2, [r3, #4]
 80186c4:	bb62      	cbnz	r2, 8018720 <_malloc_r+0xdc>
 80186c6:	f8c8 7000 	str.w	r7, [r8]
 80186ca:	e00f      	b.n	80186ec <_malloc_r+0xa8>
 80186cc:	6822      	ldr	r2, [r4, #0]
 80186ce:	1b52      	subs	r2, r2, r5
 80186d0:	d420      	bmi.n	8018714 <_malloc_r+0xd0>
 80186d2:	2a0b      	cmp	r2, #11
 80186d4:	d917      	bls.n	8018706 <_malloc_r+0xc2>
 80186d6:	1961      	adds	r1, r4, r5
 80186d8:	42a3      	cmp	r3, r4
 80186da:	6025      	str	r5, [r4, #0]
 80186dc:	bf18      	it	ne
 80186de:	6059      	strne	r1, [r3, #4]
 80186e0:	6863      	ldr	r3, [r4, #4]
 80186e2:	bf08      	it	eq
 80186e4:	f8c8 1000 	streq.w	r1, [r8]
 80186e8:	5162      	str	r2, [r4, r5]
 80186ea:	604b      	str	r3, [r1, #4]
 80186ec:	4630      	mov	r0, r6
 80186ee:	f000 f82f 	bl	8018750 <__malloc_unlock>
 80186f2:	f104 000b 	add.w	r0, r4, #11
 80186f6:	1d23      	adds	r3, r4, #4
 80186f8:	f020 0007 	bic.w	r0, r0, #7
 80186fc:	1ac2      	subs	r2, r0, r3
 80186fe:	bf1c      	itt	ne
 8018700:	1a1b      	subne	r3, r3, r0
 8018702:	50a3      	strne	r3, [r4, r2]
 8018704:	e7af      	b.n	8018666 <_malloc_r+0x22>
 8018706:	6862      	ldr	r2, [r4, #4]
 8018708:	42a3      	cmp	r3, r4
 801870a:	bf0c      	ite	eq
 801870c:	f8c8 2000 	streq.w	r2, [r8]
 8018710:	605a      	strne	r2, [r3, #4]
 8018712:	e7eb      	b.n	80186ec <_malloc_r+0xa8>
 8018714:	4623      	mov	r3, r4
 8018716:	6864      	ldr	r4, [r4, #4]
 8018718:	e7ae      	b.n	8018678 <_malloc_r+0x34>
 801871a:	463c      	mov	r4, r7
 801871c:	687f      	ldr	r7, [r7, #4]
 801871e:	e7b6      	b.n	801868e <_malloc_r+0x4a>
 8018720:	461a      	mov	r2, r3
 8018722:	685b      	ldr	r3, [r3, #4]
 8018724:	42a3      	cmp	r3, r4
 8018726:	d1fb      	bne.n	8018720 <_malloc_r+0xdc>
 8018728:	2300      	movs	r3, #0
 801872a:	6053      	str	r3, [r2, #4]
 801872c:	e7de      	b.n	80186ec <_malloc_r+0xa8>
 801872e:	230c      	movs	r3, #12
 8018730:	6033      	str	r3, [r6, #0]
 8018732:	4630      	mov	r0, r6
 8018734:	f000 f80c 	bl	8018750 <__malloc_unlock>
 8018738:	e794      	b.n	8018664 <_malloc_r+0x20>
 801873a:	6005      	str	r5, [r0, #0]
 801873c:	e7d6      	b.n	80186ec <_malloc_r+0xa8>
 801873e:	bf00      	nop
 8018740:	2001c418 	.word	0x2001c418

08018744 <__malloc_lock>:
 8018744:	4801      	ldr	r0, [pc, #4]	@ (801874c <__malloc_lock+0x8>)
 8018746:	f000 b84b 	b.w	80187e0 <__retarget_lock_acquire_recursive>
 801874a:	bf00      	nop
 801874c:	2001c558 	.word	0x2001c558

08018750 <__malloc_unlock>:
 8018750:	4801      	ldr	r0, [pc, #4]	@ (8018758 <__malloc_unlock+0x8>)
 8018752:	f000 b846 	b.w	80187e2 <__retarget_lock_release_recursive>
 8018756:	bf00      	nop
 8018758:	2001c558 	.word	0x2001c558

0801875c <memset>:
 801875c:	4402      	add	r2, r0
 801875e:	4603      	mov	r3, r0
 8018760:	4293      	cmp	r3, r2
 8018762:	d100      	bne.n	8018766 <memset+0xa>
 8018764:	4770      	bx	lr
 8018766:	f803 1b01 	strb.w	r1, [r3], #1
 801876a:	e7f9      	b.n	8018760 <memset+0x4>

0801876c <_sbrk_r>:
 801876c:	b538      	push	{r3, r4, r5, lr}
 801876e:	4d06      	ldr	r5, [pc, #24]	@ (8018788 <_sbrk_r+0x1c>)
 8018770:	2300      	movs	r3, #0
 8018772:	4604      	mov	r4, r0
 8018774:	4608      	mov	r0, r1
 8018776:	602b      	str	r3, [r5, #0]
 8018778:	f7ea fe5e 	bl	8003438 <_sbrk>
 801877c:	1c43      	adds	r3, r0, #1
 801877e:	d102      	bne.n	8018786 <_sbrk_r+0x1a>
 8018780:	682b      	ldr	r3, [r5, #0]
 8018782:	b103      	cbz	r3, 8018786 <_sbrk_r+0x1a>
 8018784:	6023      	str	r3, [r4, #0]
 8018786:	bd38      	pop	{r3, r4, r5, pc}
 8018788:	2001c554 	.word	0x2001c554

0801878c <__errno>:
 801878c:	4b01      	ldr	r3, [pc, #4]	@ (8018794 <__errno+0x8>)
 801878e:	6818      	ldr	r0, [r3, #0]
 8018790:	4770      	bx	lr
 8018792:	bf00      	nop
 8018794:	20012064 	.word	0x20012064

08018798 <__libc_init_array>:
 8018798:	b570      	push	{r4, r5, r6, lr}
 801879a:	4d0d      	ldr	r5, [pc, #52]	@ (80187d0 <__libc_init_array+0x38>)
 801879c:	4c0d      	ldr	r4, [pc, #52]	@ (80187d4 <__libc_init_array+0x3c>)
 801879e:	1b64      	subs	r4, r4, r5
 80187a0:	10a4      	asrs	r4, r4, #2
 80187a2:	2600      	movs	r6, #0
 80187a4:	42a6      	cmp	r6, r4
 80187a6:	d109      	bne.n	80187bc <__libc_init_array+0x24>
 80187a8:	4d0b      	ldr	r5, [pc, #44]	@ (80187d8 <__libc_init_array+0x40>)
 80187aa:	4c0c      	ldr	r4, [pc, #48]	@ (80187dc <__libc_init_array+0x44>)
 80187ac:	f000 f872 	bl	8018894 <_init>
 80187b0:	1b64      	subs	r4, r4, r5
 80187b2:	10a4      	asrs	r4, r4, #2
 80187b4:	2600      	movs	r6, #0
 80187b6:	42a6      	cmp	r6, r4
 80187b8:	d105      	bne.n	80187c6 <__libc_init_array+0x2e>
 80187ba:	bd70      	pop	{r4, r5, r6, pc}
 80187bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80187c0:	4798      	blx	r3
 80187c2:	3601      	adds	r6, #1
 80187c4:	e7ee      	b.n	80187a4 <__libc_init_array+0xc>
 80187c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80187ca:	4798      	blx	r3
 80187cc:	3601      	adds	r6, #1
 80187ce:	e7f2      	b.n	80187b6 <__libc_init_array+0x1e>
 80187d0:	08018964 	.word	0x08018964
 80187d4:	08018964 	.word	0x08018964
 80187d8:	08018964 	.word	0x08018964
 80187dc:	08018968 	.word	0x08018968

080187e0 <__retarget_lock_acquire_recursive>:
 80187e0:	4770      	bx	lr

080187e2 <__retarget_lock_release_recursive>:
 80187e2:	4770      	bx	lr

080187e4 <memcpy>:
 80187e4:	440a      	add	r2, r1
 80187e6:	4291      	cmp	r1, r2
 80187e8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80187ec:	d100      	bne.n	80187f0 <memcpy+0xc>
 80187ee:	4770      	bx	lr
 80187f0:	b510      	push	{r4, lr}
 80187f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80187f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80187fa:	4291      	cmp	r1, r2
 80187fc:	d1f9      	bne.n	80187f2 <memcpy+0xe>
 80187fe:	bd10      	pop	{r4, pc}

08018800 <_free_r>:
 8018800:	b538      	push	{r3, r4, r5, lr}
 8018802:	4605      	mov	r5, r0
 8018804:	2900      	cmp	r1, #0
 8018806:	d041      	beq.n	801888c <_free_r+0x8c>
 8018808:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801880c:	1f0c      	subs	r4, r1, #4
 801880e:	2b00      	cmp	r3, #0
 8018810:	bfb8      	it	lt
 8018812:	18e4      	addlt	r4, r4, r3
 8018814:	f7ff ff96 	bl	8018744 <__malloc_lock>
 8018818:	4a1d      	ldr	r2, [pc, #116]	@ (8018890 <_free_r+0x90>)
 801881a:	6813      	ldr	r3, [r2, #0]
 801881c:	b933      	cbnz	r3, 801882c <_free_r+0x2c>
 801881e:	6063      	str	r3, [r4, #4]
 8018820:	6014      	str	r4, [r2, #0]
 8018822:	4628      	mov	r0, r5
 8018824:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018828:	f7ff bf92 	b.w	8018750 <__malloc_unlock>
 801882c:	42a3      	cmp	r3, r4
 801882e:	d908      	bls.n	8018842 <_free_r+0x42>
 8018830:	6820      	ldr	r0, [r4, #0]
 8018832:	1821      	adds	r1, r4, r0
 8018834:	428b      	cmp	r3, r1
 8018836:	bf01      	itttt	eq
 8018838:	6819      	ldreq	r1, [r3, #0]
 801883a:	685b      	ldreq	r3, [r3, #4]
 801883c:	1809      	addeq	r1, r1, r0
 801883e:	6021      	streq	r1, [r4, #0]
 8018840:	e7ed      	b.n	801881e <_free_r+0x1e>
 8018842:	461a      	mov	r2, r3
 8018844:	685b      	ldr	r3, [r3, #4]
 8018846:	b10b      	cbz	r3, 801884c <_free_r+0x4c>
 8018848:	42a3      	cmp	r3, r4
 801884a:	d9fa      	bls.n	8018842 <_free_r+0x42>
 801884c:	6811      	ldr	r1, [r2, #0]
 801884e:	1850      	adds	r0, r2, r1
 8018850:	42a0      	cmp	r0, r4
 8018852:	d10b      	bne.n	801886c <_free_r+0x6c>
 8018854:	6820      	ldr	r0, [r4, #0]
 8018856:	4401      	add	r1, r0
 8018858:	1850      	adds	r0, r2, r1
 801885a:	4283      	cmp	r3, r0
 801885c:	6011      	str	r1, [r2, #0]
 801885e:	d1e0      	bne.n	8018822 <_free_r+0x22>
 8018860:	6818      	ldr	r0, [r3, #0]
 8018862:	685b      	ldr	r3, [r3, #4]
 8018864:	6053      	str	r3, [r2, #4]
 8018866:	4408      	add	r0, r1
 8018868:	6010      	str	r0, [r2, #0]
 801886a:	e7da      	b.n	8018822 <_free_r+0x22>
 801886c:	d902      	bls.n	8018874 <_free_r+0x74>
 801886e:	230c      	movs	r3, #12
 8018870:	602b      	str	r3, [r5, #0]
 8018872:	e7d6      	b.n	8018822 <_free_r+0x22>
 8018874:	6820      	ldr	r0, [r4, #0]
 8018876:	1821      	adds	r1, r4, r0
 8018878:	428b      	cmp	r3, r1
 801887a:	bf04      	itt	eq
 801887c:	6819      	ldreq	r1, [r3, #0]
 801887e:	685b      	ldreq	r3, [r3, #4]
 8018880:	6063      	str	r3, [r4, #4]
 8018882:	bf04      	itt	eq
 8018884:	1809      	addeq	r1, r1, r0
 8018886:	6021      	streq	r1, [r4, #0]
 8018888:	6054      	str	r4, [r2, #4]
 801888a:	e7ca      	b.n	8018822 <_free_r+0x22>
 801888c:	bd38      	pop	{r3, r4, r5, pc}
 801888e:	bf00      	nop
 8018890:	2001c418 	.word	0x2001c418

08018894 <_init>:
 8018894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018896:	bf00      	nop
 8018898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801889a:	bc08      	pop	{r3}
 801889c:	469e      	mov	lr, r3
 801889e:	4770      	bx	lr

080188a0 <_fini>:
 80188a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80188a2:	bf00      	nop
 80188a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80188a6:	bc08      	pop	{r3}
 80188a8:	469e      	mov	lr, r3
 80188aa:	4770      	bx	lr
