# 100_DAYS_VERILOG_RTL
Starting my 100 days verilog RTL coding challenge 
just to have discipline and consistency in VLSI domain starting this challenge right from basics to advanced 
If anyone finds this useful and likes my consistency please consider me for opportunity in VLSI domain

Day-01 basic gates ,
Day-02 half adder and half subtractor ,
Day-03 full adder and full subtractor ,
Day-04 multiplexer 8 inputs
