#Makes a makefile with variables.
CC = gcc
SRC = main.c holberton.c
all: main.c holberton.c
	$(CC) $(SRC) -o holberton
