Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6a520cfd902e46a3b41b2249ac19c2a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'div_i' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/riscv_unit.sv:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'irq_cause_o' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/riscv_core.sv:125]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.riscv_pkg
Compiling package xil_defaultlib.alu_opcodes_pkg
Compiling package xil_defaultlib.csr_pkg
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.sys_clk_rst_gen
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.alu_riscv
Compiling module xil_defaultlib.csr_controller
Compiling module xil_defaultlib.interrupt_controller
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.LSU
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.sw_sb_ctrl
Compiling module xil_defaultlib.led_sb_ctrl
Compiling module xil_defaultlib.riscv_unit
Compiling module xil_defaultlib.tb_riscv_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_unit_behav
