EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
PROJECT,"RESDMAC"
REVISION,"RESDMAC"
PROJECT_FILE,"C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.qpf"
TIME,"Mon Aug 28 17:16:29 2023"
TIME_SECONDS,"1693239389"
FAMILY,"Cyclone II"
DEVICE,"EP2C5"
PACKAGE,"TQFP"
PART,"EP2C5T144C8"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
MIN_JUNCTION_TEMPERATURE,"0"
MAX_JUNCTION_TEMPERATURE,"85"
POWER_PRESET_COOLING_SOLUTION,"23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
POWER_BOARD_THERMAL_MODEL,"NONE (CONSERVATIVE)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"10.00"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"4.30"
POWER_OJB_VALUE,"-1.00"
VCCIO,,1,3.30,2,3.30,3,3.30,4,3.30,
RAIL_VOLTAGES,,VCCINT,1.200,


BLOCK,PLL,count,1,pll_type,"FAST",pll_is_lvds,"0",pll_dpa_buses,"0",pll_output_max_freq,"25",pll_nominal_vco_freq,"750.188"
BLOCK,I/O,count,22,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"BIDIR_PIN",io_bank,"2",output_load,"80",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0.34375",vod,"0",slew_rate,"0"
BLOCK,I/O,count,1,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"INPUT_PIN",io_bank,"4",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,6,avg_toggle_rate,"2667999.270833",avg_toggle_rate_ratio,"0.106720",avg_fanout,"0.000000",fmax,"25",io_mode,"OUTPUT_PIN",io_bank,"4",output_load,"8",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,5,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"BIDIR_PIN",io_bank,"1",output_load,"80",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0.25",vod,"0",slew_rate,"0"
BLOCK,I/O,count,5,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"BIDIR_PIN",io_bank,"1",output_load,"80",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0.34375",vod,"0",slew_rate,"0"
BLOCK,I/O,count,2,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"OPEN_DRAIN_BIDIR_PIN",io_bank,"3",output_load,"80",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,1,avg_toggle_rate,"50000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"0.000000",fmax,"25",io_mode,"INPUT_PIN",io_bank,"1",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,2,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"1",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",io_bank,"3",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,3,avg_toggle_rate,"1932779.916667",avg_toggle_rate_ratio,"0.077311",avg_fanout,"0.000000",fmax,"25",io_mode,"OUTPUT_PIN",io_bank,"1",output_load,"8",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,1,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"OPEN_DRAIN_BIDIR_PIN",io_bank,"2",output_load,"80",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,10,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"INPUT_PIN",io_bank,"3",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"3",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,2,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"BIDIR_PIN",io_bank,"3",output_load,"80",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0.34375",vod,"0",slew_rate,"0"
BLOCK,I/O,count,5,avg_toggle_rate,"2812500.000000",avg_toggle_rate_ratio,"0.112500",avg_fanout,"0.000000",fmax,"25",io_mode,"OUTPUT_PIN",io_bank,"3",output_load,"8",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,11,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"BIDIR_PIN",io_bank,"4",output_load,"80",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0.25",vod,"0",slew_rate,"0"
BLOCK,I/O,count,3,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"BIDIR_PIN",io_bank,"4",output_load,"80",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0.34375",vod,"0",slew_rate,"0"
BLOCK,I/O,count,3,avg_toggle_rate,"2083333.666667",avg_toggle_rate_ratio,"0.083333",avg_fanout,"0.000000",fmax,"25",io_mode,"BIDIR_PIN",io_bank,"4",output_load,"80",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0.5",vod,"0",slew_rate,"0"
BLOCK,M4K,count,4,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"25",ram_porta_data_width,"8",ram_porta_addr_width,"3",ram_porta_depth,"8",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.531250",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"25",ram_portb_data_width,"8",ram_portb_addr_width,"3",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"1.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.062500"
BLOCK,Combinational cell,count,430,avg_toggle_rate,"2821811.363394",avg_toggle_rate_ratio,"0.112872",avg_fanout,"1.825581",fmax,"25"
BLOCK,Register cell,count,177,avg_toggle_rate,"3006539.603498",avg_toggle_rate_ratio,"0.120262",avg_fanout,"5.271186",fmax,"25"
BLOCK,Clock control block,count,1,avg_toggle_rate,"50000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"18.000000",fmax,"25",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"18",num_lc_comb_fanout,"0",num_lc_ff_fanout,"14",sum_lc_ff_clkena_static_prob,"10",avg_lc_ff_clk_ena_static_prob,"0.714286",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"4",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"50000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"77.000000",fmax,"25",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"77",num_lc_comb_fanout,"0",num_lc_ff_fanout,"77",sum_lc_ff_clkena_static_prob,"69",avg_lc_ff_clk_ena_static_prob,"0.896104",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"50000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"63.000000",fmax,"25",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"63",num_lc_comb_fanout,"0",num_lc_ff_fanout,"63",sum_lc_ff_clkena_static_prob,"44.9922",avg_lc_ff_clk_ena_static_prob,"0.714162",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"50000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"23.000000",fmax,"25",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"23",num_lc_comb_fanout,"0",num_lc_ff_fanout,"23",sum_lc_ff_clkena_static_prob,"19.0469",avg_lc_ff_clk_ena_static_prob,"0.828125",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
