/* Copyright (c) 2014-2016 Wind River Systems, Inc.
 *
 * The right to copy, distribute, modify or otherwise make use
 * of this software may be licensed only pursuant to the terms
 * of an applicable Wind River license agreement.
 */

/* This file has been autogenerated by cafe-type2h(1). */

#ifndef CAFE_TYPE2H_HPC_E500MC_TYPE_autogenerated_h
#define CAFE_TYPE2H_HPC_E500MC_TYPE_autogenerated_h

#include <cafe/autogenerated/cafe.type.h>

#ifdef __cplusplus
extern "C" {
#endif

#define hpc_e500mc_ADDRESS_COLLISION_CS_VT_DEF "S[hpc.e500mc_ADDRESS_COLLISION_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Address Collision\"]]"
#define hpc_e500mc_ADDRESS_COLLISION_CS_VT_REF "t[hpc.e500mc_ADDRESS_COLLISION_CS]"

#define hpc_e500mc_ADDRESS_COLLISION_TD_VT_DEF "S[hpc.e500mc_ADDRESS_COLLISION_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Address Collision\"]]"
#define hpc_e500mc_ADDRESS_COLLISION_TD_VT_REF "t[hpc.e500mc_ADDRESS_COLLISION_TD]"

#define hpc_e500mc_BIU_MASTER_DATA_SIDE_CASTOUT_REQUESTS_VT_DEF "S[hpc.e500mc_BIU_MASTER_DATA_SIDE_CASTOUT_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Master Data Side Castout Req\"]]"
#define hpc_e500mc_BIU_MASTER_DATA_SIDE_CASTOUT_REQUESTS_VT_REF "t[hpc.e500mc_BIU_MASTER_DATA_SIDE_CASTOUT_REQUESTS]"

#define hpc_e500mc_BIU_MASTER_DATA_SIDE_REQUESTS_VT_DEF "S[hpc.e500mc_BIU_MASTER_DATA_SIDE_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Master Data Side Req\"]]"
#define hpc_e500mc_BIU_MASTER_DATA_SIDE_REQUESTS_VT_REF "t[hpc.e500mc_BIU_MASTER_DATA_SIDE_REQUESTS]"

#define hpc_e500mc_BIU_MASTER_INSTRUCTION_SIDE_REQUESTS_VT_DEF "S[hpc.e500mc_BIU_MASTER_INSTRUCTION_SIDE_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Master INST Side Req\"]]"
#define hpc_e500mc_BIU_MASTER_INSTRUCTION_SIDE_REQUESTS_VT_REF "t[hpc.e500mc_BIU_MASTER_INSTRUCTION_SIDE_REQUESTS]"

#define hpc_e500mc_BIU_MASTER_REQUESTS_VT_DEF "S[hpc.e500mc_BIU_MASTER_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Master Req\"]]"
#define hpc_e500mc_BIU_MASTER_REQUESTS_VT_REF "t[hpc.e500mc_BIU_MASTER_REQUESTS]"

#define hpc_e500mc_BRANCHES_FINISHED_VT_DEF "S[hpc.e500mc_BRANCHES_FINISHED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR Finished\"]]"
#define hpc_e500mc_BRANCHES_FINISHED_VT_REF "t[hpc.e500mc_BRANCHES_FINISHED]"

#define hpc_e500mc_BRANCHES_IN_THE_BTB_MISPREDICTED_DUE_TO_DIRECTION_PREDICTION_VT_DEF "S[hpc.e500mc_BRANCHES_IN_THE_BTB_MISPREDICTED_DUE_TO_DIRECTION_PREDICTION,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR in the BTB Mispredicted due to direction prediction\"]]"
#define hpc_e500mc_BRANCHES_IN_THE_BTB_MISPREDICTED_DUE_TO_DIRECTION_PREDICTION_VT_REF "t[hpc.e500mc_BRANCHES_IN_THE_BTB_MISPREDICTED_DUE_TO_DIRECTION_PREDICTION]"

#define hpc_e500mc_BRANCHES_MISPREDICTED_VT_DEF "S[hpc.e500mc_BRANCHES_MISPREDICTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR Miss\"]]"
#define hpc_e500mc_BRANCHES_MISPREDICTED_VT_REF "t[hpc.e500mc_BRANCHES_MISPREDICTED]"

#define hpc_e500mc_BRANCH_INSTRUCTIONS_COMPLETED_VT_DEF "S[hpc.e500mc_BRANCH_INSTRUCTIONS_COMPLETED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR INST Completed\"]]"
#define hpc_e500mc_BRANCH_INSTRUCTIONS_COMPLETED_VT_REF "t[hpc.e500mc_BRANCH_INSTRUCTIONS_COMPLETED]"

#define hpc_e500mc_BTB_HITS_AND_PSEUDO_HITS_VT_DEF "S[hpc.e500mc_BTB_HITS_AND_PSEUDO_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BTB hits and pseudo-hits\"]]"
#define hpc_e500mc_BTB_HITS_AND_PSEUDO_HITS_VT_REF "t[hpc.e500mc_BTB_HITS_AND_PSEUDO_HITS]"

#define hpc_e500mc_CACHEOPS_TRANSLATED_VT_DEF "S[hpc.e500mc_CACHEOPS_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cache-Ops Translated\"]]"
#define hpc_e500mc_CACHEOPS_TRANSLATED_VT_REF "t[hpc.e500mc_CACHEOPS_TRANSLATED]"

#define hpc_e500mc_CACHE_INHIBITED_ACCESSES_TRANSLATED_VT_DEF "S[hpc.e500mc_CACHE_INHIBITED_ACCESSES_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cache Inhibited Access Translated\"]]"
#define hpc_e500mc_CACHE_INHIBITED_ACCESSES_TRANSLATED_VT_REF "t[hpc.e500mc_CACHE_INHIBITED_ACCESSES_TRANSLATED]"

#define hpc_e500mc_CASTOUTS_RELEASED_VT_DEF "S[hpc.e500mc_CASTOUTS_RELEASED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Castouts Released\"]]"
#define hpc_e500mc_CASTOUTS_RELEASED_VT_REF "t[hpc.e500mc_CASTOUTS_RELEASED]"

#define hpc_e500mc_COHERENT_LOOKUP_MISS_DUE_TO_VALID_BUT_INCOHERENT_ADDRESS_MATCHES_VT_DEF "S[hpc.e500mc_COHERENT_LOOKUP_MISS_DUE_TO_VALID_BUT_INCOHERENT_ADDRESS_MATCHES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Coherent lookup miss due to valid but incoherent\"]]"
#define hpc_e500mc_COHERENT_LOOKUP_MISS_DUE_TO_VALID_BUT_INCOHERENT_ADDRESS_MATCHES_VT_REF "t[hpc.e500mc_COHERENT_LOOKUP_MISS_DUE_TO_VALID_BUT_INCOHERENT_ADDRESS_MATCHES]"

#define hpc_e500mc_CRITICAL_INPUT_INTERRUPTS_TAKEN_VT_DEF "S[hpc.e500mc_CRITICAL_INPUT_INTERRUPTS_TAKEN,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cri Ints Taken\"]]"
#define hpc_e500mc_CRITICAL_INPUT_INTERRUPTS_TAKEN_VT_REF "t[hpc.e500mc_CRITICAL_INPUT_INTERRUPTS_TAKEN]"

#define hpc_e500mc_CYCLES_BRANCH_ISSUE_STALLED_VT_DEF "S[hpc.e500mc_CYCLES_BRANCH_ISSUE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC BR Issue Stalled\"]]"
#define hpc_e500mc_CYCLES_BRANCH_ISSUE_STALLED_VT_REF "t[hpc.e500mc_CYCLES_BRANCH_ISSUE_STALLED]"

#define hpc_e500mc_CYCLES_BU_SCHEDULE_STALLED_VT_DEF "S[hpc.e500mc_CYCLES_BU_SCHEDULE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC BU SCHD Stalled\"]]"
#define hpc_e500mc_CYCLES_BU_SCHEDULE_STALLED_VT_REF "t[hpc.e500mc_CYCLES_BU_SCHEDULE_STALLED]"

#define hpc_e500mc_CYCLES_COMPLETION_STALLED_NEXUS_VT_DEF "S[hpc.e500mc_CYCLES_COMPLETION_STALLED_NEXUS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC Completion Nexus Stalled\"]]"
#define hpc_e500mc_CYCLES_COMPLETION_STALLED_NEXUS_VT_REF "t[hpc.e500mc_CYCLES_COMPLETION_STALLED_NEXUS]"

#define hpc_e500mc_CYCLES_DECODE_STALLED_VT_DEF "S[hpc.e500mc_CYCLES_DECODE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC Decode Stalled\"]]"
#define hpc_e500mc_CYCLES_DECODE_STALLED_VT_REF "t[hpc.e500mc_CYCLES_DECODE_STALLED]"

#define hpc_e500mc_CYCLES_ISSUE_STALLED_VT_DEF "S[hpc.e500mc_CYCLES_ISSUE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC Issue Stalled\"]]"
#define hpc_e500mc_CYCLES_ISSUE_STALLED_VT_REF "t[hpc.e500mc_CYCLES_ISSUE_STALLED]"

#define hpc_e500mc_CYCLES_LRU_SCHEDULE_STALLED_VT_DEF "S[hpc.e500mc_CYCLES_LRU_SCHEDULE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC LRU SCHD Stalled\"]]"
#define hpc_e500mc_CYCLES_LRU_SCHEDULE_STALLED_VT_REF "t[hpc.e500mc_CYCLES_LRU_SCHEDULE_STALLED]"

#define hpc_e500mc_CYCLES_MU_SCHEDULE_STALLED_VT_DEF "S[hpc.e500mc_CYCLES_MU_SCHEDULE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC MU SCHD Stalled\"]]"
#define hpc_e500mc_CYCLES_MU_SCHEDULE_STALLED_VT_REF "t[hpc.e500mc_CYCLES_MU_SCHEDULE_STALLED]"

#define hpc_e500mc_CYCLES_SFX0_SCHEDULE_STALLED_VT_DEF "S[hpc.e500mc_CYCLES_SFX0_SCHEDULE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cycles SFX0 schedule stalled\"]]"
#define hpc_e500mc_CYCLES_SFX0_SCHEDULE_STALLED_VT_REF "t[hpc.e500mc_CYCLES_SFX0_SCHEDULE_STALLED]"

#define hpc_e500mc_CYCLES_SFX1_SCHEDULE_STALLED_VT_DEF "S[hpc.e500mc_CYCLES_SFX1_SCHEDULE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cycles SFX1 schedule stalled\"]]"
#define hpc_e500mc_CYCLES_SFX1_SCHEDULE_STALLED_VT_REF "t[hpc.e500mc_CYCLES_SFX1_SCHEDULE_STALLED]"

#define hpc_e500mc_DAC1S_DETECTED_VT_DEF "S[hpc.e500mc_DAC1S_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DAC1s Detected\"]]"
#define hpc_e500mc_DAC1S_DETECTED_VT_REF "t[hpc.e500mc_DAC1S_DETECTED]"

#define hpc_e500mc_DAC2S_DETECTED_VT_DEF "S[hpc.e500mc_DAC2S_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DAC2s Detected\"]]"
#define hpc_e500mc_DAC2S_DETECTED_VT_REF "t[hpc.e500mc_DAC2S_DETECTED]"

#define hpc_e500mc_DATA_L1_CACHE_CASTOUTS_VT_DEF "S[hpc.e500mc_DATA_L1_CACHE_CASTOUTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1 D-C Castouts\"]]"
#define hpc_e500mc_DATA_L1_CACHE_CASTOUTS_VT_REF "t[hpc.e500mc_DATA_L1_CACHE_CASTOUTS]"

#define hpc_e500mc_DATA_L1_CACHE_LOCKS_VT_DEF "S[hpc.e500mc_DATA_L1_CACHE_LOCKS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1 D-C Locks\"]]"
#define hpc_e500mc_DATA_L1_CACHE_LOCKS_VT_REF "t[hpc.e500mc_DATA_L1_CACHE_LOCKS]"

#define hpc_e500mc_DATA_L1_CACHE_RELOADS_VT_DEF "S[hpc.e500mc_DATA_L1_CACHE_RELOADS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1 D-C Reloads\"]]"
#define hpc_e500mc_DATA_L1_CACHE_RELOADS_VT_REF "t[hpc.e500mc_DATA_L1_CACHE_RELOADS]"

#define hpc_e500mc_DATA_MMU_BUSY_CS_VT_DEF "S[hpc.e500mc_DATA_MMU_BUSY_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data MMU Busy\"]]"
#define hpc_e500mc_DATA_MMU_BUSY_CS_VT_REF "t[hpc.e500mc_DATA_MMU_BUSY_CS]"

#define hpc_e500mc_DATA_MMU_BUSY_TD_VT_DEF "S[hpc.e500mc_DATA_MMU_BUSY_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data MMU Busy\"]]"
#define hpc_e500mc_DATA_MMU_BUSY_TD_VT_REF "t[hpc.e500mc_DATA_MMU_BUSY_TD]"

#define hpc_e500mc_DATA_MMU_MISS_CS_VT_DEF "S[hpc.e500mc_DATA_MMU_MISS_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data MMU Miss\"]]"
#define hpc_e500mc_DATA_MMU_MISS_CS_VT_REF "t[hpc.e500mc_DATA_MMU_MISS_CS]"

#define hpc_e500mc_DATA_MMU_MISS_TD_VT_DEF "S[hpc.e500mc_DATA_MMU_MISS_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data MMU Miss\"]]"
#define hpc_e500mc_DATA_MMU_MISS_TD_VT_REF "t[hpc.e500mc_DATA_MMU_MISS_TD]"

#define hpc_e500mc_DATA_MMU_TLB4K_RELOADS_VT_DEF "S[hpc.e500mc_DATA_MMU_TLB4K_RELOADS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data MMU TLB4k Reloads\"]]"
#define hpc_e500mc_DATA_MMU_TLB4K_RELOADS_VT_REF "t[hpc.e500mc_DATA_MMU_TLB4K_RELOADS]"

#define hpc_e500mc_DATA_MMU_VSP_RELOADS_VT_DEF "S[hpc.e500mc_DATA_MMU_VSP_RELOADS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data MMU VSP Reloads\"]]"
#define hpc_e500mc_DATA_MMU_VSP_RELOADS_VT_REF "t[hpc.e500mc_DATA_MMU_VSP_RELOADS]"

#define hpc_e500mc_DECORATED_LOADS_VT_DEF "S[hpc.e500mc_DECORATED_LOADS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Decorated Loads\"]]"
#define hpc_e500mc_DECORATED_LOADS_VT_REF "t[hpc.e500mc_DECORATED_LOADS]"

#define hpc_e500mc_DECORATED_STORES_VT_DEF "S[hpc.e500mc_DECORATED_STORES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Decorated Stores\"]]"
#define hpc_e500mc_DECORATED_STORES_VT_REF "t[hpc.e500mc_DECORATED_STORES]"

#define hpc_e500mc_DVT0_DETECTED_VT_DEF "S[hpc.e500mc_DVT0_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DVT0 Detected\"]]"
#define hpc_e500mc_DVT0_DETECTED_VT_REF "t[hpc.e500mc_DVT0_DETECTED]"

#define hpc_e500mc_DVT1_DETECTED_VT_DEF "S[hpc.e500mc_DVT1_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DVT1 Detected\"]]"
#define hpc_e500mc_DVT1_DETECTED_VT_REF "t[hpc.e500mc_DVT1_DETECTED]"

#define hpc_e500mc_DVT2_DETECTED_VT_DEF "S[hpc.e500mc_DVT2_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DVT2 Detected\"]]"
#define hpc_e500mc_DVT2_DETECTED_VT_REF "t[hpc.e500mc_DVT2_DETECTED]"

#define hpc_e500mc_DVT3_DETECTED_VT_DEF "S[hpc.e500mc_DVT3_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DVT3 Detected\"]]"
#define hpc_e500mc_DVT3_DETECTED_VT_REF "t[hpc.e500mc_DVT3_DETECTED]"

#define hpc_e500mc_DVT4_DETECTED_VT_DEF "S[hpc.e500mc_DVT4_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DVT4 Detected\"]]"
#define hpc_e500mc_DVT4_DETECTED_VT_REF "t[hpc.e500mc_DVT4_DETECTED]"

#define hpc_e500mc_DVT5_DETECTED_VT_DEF "S[hpc.e500mc_DVT5_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DVT5 Detected\"]]"
#define hpc_e500mc_DVT5_DETECTED_VT_REF "t[hpc.e500mc_DVT5_DETECTED]"

#define hpc_e500mc_DVT6_DETECTED_VT_DEF "S[hpc.e500mc_DVT6_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DVT6 Detected\"]]"
#define hpc_e500mc_DVT6_DETECTED_VT_REF "t[hpc.e500mc_DVT6_DETECTED]"

#define hpc_e500mc_DVT7_DETECTED_VT_DEF "S[hpc.e500mc_DVT7_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DVT7 Detected\"]]"
#define hpc_e500mc_DVT7_DETECTED_VT_REF "t[hpc.e500mc_DVT7_DETECTED]"

#define hpc_e500mc_EXTERNAL_INPUT_INTERRUPTS_TAKEN_VT_DEF "S[hpc.e500mc_EXTERNAL_INPUT_INTERRUPTS_TAKEN,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Ext Ints Taken\"]]"
#define hpc_e500mc_EXTERNAL_INPUT_INTERRUPTS_TAKEN_VT_REF "t[hpc.e500mc_EXTERNAL_INPUT_INTERRUPTS_TAKEN]"

#define hpc_e500mc_FINISHED_UNCONDITIONAL_BRANCHES_THAT_MISS_THE_BTB_VT_DEF "S[hpc.e500mc_FINISHED_UNCONDITIONAL_BRANCHES_THAT_MISS_THE_BTB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Finished UN-COND BR That Miss the BTB\"]]"
#define hpc_e500mc_FINISHED_UNCONDITIONAL_BRANCHES_THAT_MISS_THE_BTB_VT_REF "t[hpc.e500mc_FINISHED_UNCONDITIONAL_BRANCHES_THAT_MISS_THE_BTB]"

#define hpc_e500mc_FPU_DENORM_INPUT_VT_DEF "S[hpc.e500mc_FPU_DENORM_INPUT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"FPU Denorm Input\"]]"
#define hpc_e500mc_FPU_DENORM_INPUT_VT_REF "t[hpc.e500mc_FPU_DENORM_INPUT]"

#define hpc_e500mc_FPU_DIVIDE_CYCLES_VT_DEF "S[hpc.e500mc_FPU_DIVIDE_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"FPU Divide Cycles\"]]"
#define hpc_e500mc_FPU_DIVIDE_CYCLES_VT_REF "t[hpc.e500mc_FPU_DIVIDE_CYCLES]"

#define hpc_e500mc_FPU_DOUBLE_PUMP_VT_DEF "S[hpc.e500mc_FPU_DOUBLE_PUMP,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"FPU Double Pump\"]]"
#define hpc_e500mc_FPU_DOUBLE_PUMP_VT_REF "t[hpc.e500mc_FPU_DOUBLE_PUMP]"

#define hpc_e500mc_FPU_FINISH_VT_DEF "S[hpc.e500mc_FPU_FINISH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"FPU Finish\"]]"
#define hpc_e500mc_FPU_FINISH_VT_REF "t[hpc.e500mc_FPU_FINISH]"

#define hpc_e500mc_FPU_FPSCR_FULL_STALL_VT_DEF "S[hpc.e500mc_FPU_FPSCR_FULL_STALL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"FPU FPSCR Full Stall\"]]"
#define hpc_e500mc_FPU_FPSCR_FULL_STALL_VT_REF "t[hpc.e500mc_FPU_FPSCR_FULL_STALL]"

#define hpc_e500mc_FPU_INPUT_DATA_STALL_VT_DEF "S[hpc.e500mc_FPU_INPUT_DATA_STALL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"FPU Input Data Stall\"]]"
#define hpc_e500mc_FPU_INPUT_DATA_STALL_VT_REF "t[hpc.e500mc_FPU_INPUT_DATA_STALL]"

#define hpc_e500mc_FPU_PIPE_SYNC_STALL_VT_DEF "S[hpc.e500mc_FPU_PIPE_SYNC_STALL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"FPU Pipe Sync Stall\"]]"
#define hpc_e500mc_FPU_PIPE_SYNC_STALL_VT_REF "t[hpc.e500mc_FPU_PIPE_SYNC_STALL]"

#define hpc_e500mc_FPU_RESULT_STALL_VT_DEF "S[hpc.e500mc_FPU_RESULT_STALL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"FPU Result Stall\"]]"
#define hpc_e500mc_FPU_RESULT_STALL_VT_REF "t[hpc.e500mc_FPU_RESULT_STALL]"

#define hpc_e500mc_GUARDED_LOADS_TRANSLATED_VT_DEF "S[hpc.e500mc_GUARDED_LOADS_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Guarded LDs translated\"]]"
#define hpc_e500mc_GUARDED_LOADS_TRANSLATED_VT_REF "t[hpc.e500mc_GUARDED_LOADS_TRANSLATED]"

#define hpc_e500mc_IAC1S_DETECTED_VT_DEF "S[hpc.e500mc_IAC1S_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"IAC1s Detected\"]]"
#define hpc_e500mc_IAC1S_DETECTED_VT_REF "t[hpc.e500mc_IAC1S_DETECTED]"

#define hpc_e500mc_IAC2S_DETECTED_VT_DEF "S[hpc.e500mc_IAC2S_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"IAC2s Detected\"]]"
#define hpc_e500mc_IAC2S_DETECTED_VT_REF "t[hpc.e500mc_IAC2S_DETECTED]"

#define hpc_e500mc_INSTRUCTIONS_COMPLETED_VT_DEF "S[hpc.e500mc_INSTRUCTIONS_COMPLETED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST Completed\"]]"
#define hpc_e500mc_INSTRUCTIONS_COMPLETED_VT_REF "t[hpc.e500mc_INSTRUCTIONS_COMPLETED]"

#define hpc_e500mc_INSTRUCTIONS_FETCHED_VT_DEF "S[hpc.e500mc_INSTRUCTIONS_FETCHED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instructions Fetched\"]]"
#define hpc_e500mc_INSTRUCTIONS_FETCHED_VT_REF "t[hpc.e500mc_INSTRUCTIONS_FETCHED]"

#define hpc_e500mc_INSTRUCTION_L1_CACHE_LOCKS_VT_DEF "S[hpc.e500mc_INSTRUCTION_L1_CACHE_LOCKS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST L1 C Locks\"]]"
#define hpc_e500mc_INSTRUCTION_L1_CACHE_LOCKS_VT_REF "t[hpc.e500mc_INSTRUCTION_L1_CACHE_LOCKS]"

#define hpc_e500mc_INSTRUCTION_L1_CACHE_RELOADS_FROM_FETCH_VT_DEF "S[hpc.e500mc_INSTRUCTION_L1_CACHE_RELOADS_FROM_FETCH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST L1 C Reloads from Fetches\"]]"
#define hpc_e500mc_INSTRUCTION_L1_CACHE_RELOADS_FROM_FETCH_VT_REF "t[hpc.e500mc_INSTRUCTION_L1_CACHE_RELOADS_FROM_FETCH]"

#define hpc_e500mc_INSTRUCTION_LFB_WENT_HIGH_PRIORITY_VT_DEF "S[hpc.e500mc_INSTRUCTION_LFB_WENT_HIGH_PRIORITY,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inst lfb went High Pri\"]]"
#define hpc_e500mc_INSTRUCTION_LFB_WENT_HIGH_PRIORITY_VT_REF "t[hpc.e500mc_INSTRUCTION_LFB_WENT_HIGH_PRIORITY]"

#define hpc_e500mc_INSTRUCTION_MMU_TLB4K_RELOADS_VT_DEF "S[hpc.e500mc_INSTRUCTION_MMU_TLB4K_RELOADS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST MMU TLB4k Reloads\"]]"
#define hpc_e500mc_INSTRUCTION_MMU_TLB4K_RELOADS_VT_REF "t[hpc.e500mc_INSTRUCTION_MMU_TLB4K_RELOADS]"

#define hpc_e500mc_INSTRUCTION_MMU_VSP_RELOADS_VT_DEF "S[hpc.e500mc_INSTRUCTION_MMU_VSP_RELOADS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST MMU VSP Reloads\"]]"
#define hpc_e500mc_INSTRUCTION_MMU_VSP_RELOADS_VT_REF "t[hpc.e500mc_INSTRUCTION_MMU_VSP_RELOADS]"

#define hpc_e500mc_INTERRUPTS_TAKEN_VT_DEF "S[hpc.e500mc_INTERRUPTS_TAKEN,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Ints Taken\"]]"
#define hpc_e500mc_INTERRUPTS_TAKEN_VT_REF "t[hpc.e500mc_INTERRUPTS_TAKEN]"

#define hpc_e500mc_INTV_ALLOCATIONS_VT_DEF "S[hpc.e500mc_INTV_ALLOCATIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INTV Allocs\"]]"
#define hpc_e500mc_INTV_ALLOCATIONS_VT_REF "t[hpc.e500mc_INTV_ALLOCATIONS]"

#define hpc_e500mc_L2_CACHE_ACCESSES_VT_DEF "S[hpc.e500mc_L2_CACHE_ACCESSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2-C accesses\"]]"
#define hpc_e500mc_L2_CACHE_ACCESSES_VT_REF "t[hpc.e500mc_L2_CACHE_ACCESSES]"

#define hpc_e500mc_L2_CACHE_ALLOCATIONS_VT_DEF "S[hpc.e500mc_L2_CACHE_ALLOCATIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2-C Allocations\"]]"
#define hpc_e500mc_L2_CACHE_ALLOCATIONS_VT_REF "t[hpc.e500mc_L2_CACHE_ALLOCATIONS]"

#define hpc_e500mc_L2_CACHE_CASTOUTS_VT_DEF "S[hpc.e500mc_L2_CACHE_CASTOUTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2-C Castouts\"]]"
#define hpc_e500mc_L2_CACHE_CASTOUTS_VT_REF "t[hpc.e500mc_L2_CACHE_CASTOUTS]"

#define hpc_e500mc_L2_CACHE_CLEAN_REDUNDANT_UPDATES_VT_DEF "S[hpc.e500mc_L2_CACHE_CLEAN_REDUNDANT_UPDATES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2-C Clean Redundant Updates\"]]"
#define hpc_e500mc_L2_CACHE_CLEAN_REDUNDANT_UPDATES_VT_REF "t[hpc.e500mc_L2_CACHE_CLEAN_REDUNDANT_UPDATES]"

#define hpc_e500mc_L2_CACHE_CLEAN_UPDATES_VT_DEF "S[hpc.e500mc_L2_CACHE_CLEAN_UPDATES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2-C Clean Updates\"]]"
#define hpc_e500mc_L2_CACHE_CLEAN_UPDATES_VT_REF "t[hpc.e500mc_L2_CACHE_CLEAN_UPDATES]"

#define hpc_e500mc_L2_CACHE_DATA_ACCESSES_VT_DEF "S[hpc.e500mc_L2_CACHE_DATA_ACCESSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 D-C accesses\"]]"
#define hpc_e500mc_L2_CACHE_DATA_ACCESSES_VT_REF "t[hpc.e500mc_L2_CACHE_DATA_ACCESSES]"

#define hpc_e500mc_L2_CACHE_DATA_ALLOCATIONS_VT_DEF "S[hpc.e500mc_L2_CACHE_DATA_ALLOCATIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 D-C Allocations\"]]"
#define hpc_e500mc_L2_CACHE_DATA_ALLOCATIONS_VT_REF "t[hpc.e500mc_L2_CACHE_DATA_ALLOCATIONS]"

#define hpc_e500mc_L2_CACHE_DATA_DIRTY_HITS_VT_DEF "S[hpc.e500mc_L2_CACHE_DATA_DIRTY_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 D-C Dirty Hits\"]]"
#define hpc_e500mc_L2_CACHE_DATA_DIRTY_HITS_VT_REF "t[hpc.e500mc_L2_CACHE_DATA_DIRTY_HITS]"

#define hpc_e500mc_L2_CACHE_DATA_HITS_VT_DEF "S[hpc.e500mc_L2_CACHE_DATA_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 D-C hits\"]]"
#define hpc_e500mc_L2_CACHE_DATA_HITS_VT_REF "t[hpc.e500mc_L2_CACHE_DATA_HITS]"

#define hpc_e500mc_L2_CACHE_DIRTY_DATA_ALLOCATIONS_VT_DEF "S[hpc.e500mc_L2_CACHE_DIRTY_DATA_ALLOCATIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2-C Dirty Data Allocs\"]]"
#define hpc_e500mc_L2_CACHE_DIRTY_DATA_ALLOCATIONS_VT_REF "t[hpc.e500mc_L2_CACHE_DIRTY_DATA_ALLOCATIONS]"

#define hpc_e500mc_L2_CACHE_DIRTY_REDUNDANT_UPDATES_VT_DEF "S[hpc.e500mc_L2_CACHE_DIRTY_REDUNDANT_UPDATES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2-C Dirty Redundant Updates\"]]"
#define hpc_e500mc_L2_CACHE_DIRTY_REDUNDANT_UPDATES_VT_REF "t[hpc.e500mc_L2_CACHE_DIRTY_REDUNDANT_UPDATES]"

#define hpc_e500mc_L2_CACHE_DIRTY_UPDATES_VT_DEF "S[hpc.e500mc_L2_CACHE_DIRTY_UPDATES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2-C Dirty Updates\"]]"
#define hpc_e500mc_L2_CACHE_DIRTY_UPDATES_VT_REF "t[hpc.e500mc_L2_CACHE_DIRTY_UPDATES]"

#define hpc_e500mc_L2_CACHE_INSTRUCTION_ACCESSES_VT_DEF "S[hpc.e500mc_L2_CACHE_INSTRUCTION_ACCESSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 I-C accesses\"]]"
#define hpc_e500mc_L2_CACHE_INSTRUCTION_ACCESSES_VT_REF "t[hpc.e500mc_L2_CACHE_INSTRUCTION_ACCESSES]"

#define hpc_e500mc_L2_CACHE_INSTRUCTION_ALLOCATIONS_VT_DEF "S[hpc.e500mc_L2_CACHE_INSTRUCTION_ALLOCATIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 I-C Allocs\"]]"
#define hpc_e500mc_L2_CACHE_INSTRUCTION_ALLOCATIONS_VT_REF "t[hpc.e500mc_L2_CACHE_INSTRUCTION_ALLOCATIONS]"

#define hpc_e500mc_L2_CACHE_INSTRUCTION_HITS_VT_DEF "S[hpc.e500mc_L2_CACHE_INSTRUCTION_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 I-C hits\"]]"
#define hpc_e500mc_L2_CACHE_INSTRUCTION_HITS_VT_REF "t[hpc.e500mc_L2_CACHE_INSTRUCTION_HITS]"

#define hpc_e500mc_L2_CACHE_LOCKS_VT_DEF "S[hpc.e500mc_L2_CACHE_LOCKS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2-C Locks\"]]"
#define hpc_e500mc_L2_CACHE_LOCKS_VT_REF "t[hpc.e500mc_L2_CACHE_LOCKS]"

#define hpc_e500mc_L2_CACHE_UPDATES_VT_DEF "S[hpc.e500mc_L2_CACHE_UPDATES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2-C Updates\"]]"
#define hpc_e500mc_L2_CACHE_UPDATES_VT_REF "t[hpc.e500mc_L2_CACHE_UPDATES]"

#define hpc_e500mc_L2_HIT_CACHE_ACCESSES_VT_DEF "S[hpc.e500mc_L2_HIT_CACHE_ACCESSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2-C Hit accesses\"]]"
#define hpc_e500mc_L2_HIT_CACHE_ACCESSES_VT_REF "t[hpc.e500mc_L2_HIT_CACHE_ACCESSES]"

#define hpc_e500mc_L2_INVALIDATION_OF_CLEAN_LINES_VT_DEF "S[hpc.e500mc_L2_INVALIDATION_OF_CLEAN_LINES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 Inval of Clean Lines\"]]"
#define hpc_e500mc_L2_INVALIDATION_OF_CLEAN_LINES_VT_REF "t[hpc.e500mc_L2_INVALIDATION_OF_CLEAN_LINES]"

#define hpc_e500mc_L2_INVALIDATION_OF_COHERENT_LINE_VT_DEF "S[hpc.e500mc_L2_INVALIDATION_OF_COHERENT_LINE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 Inval of Coherent lines\"]]"
#define hpc_e500mc_L2_INVALIDATION_OF_COHERENT_LINE_VT_REF "t[hpc.e500mc_L2_INVALIDATION_OF_COHERENT_LINE]"

#define hpc_e500mc_L2_INVALIDATION_OF_INCOHERENT_LINE_VT_DEF "S[hpc.e500mc_L2_INVALIDATION_OF_INCOHERENT_LINE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 Inval of Incoherent Lines\"]]"
#define hpc_e500mc_L2_INVALIDATION_OF_INCOHERENT_LINE_VT_REF "t[hpc.e500mc_L2_INVALIDATION_OF_INCOHERENT_LINE]"

#define hpc_e500mc_L2_LINEFILL_BUFFER_VT_DEF "S[hpc.e500mc_L2_LINEFILL_BUFFER,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 Linefill Buffer\"]]"
#define hpc_e500mc_L2_LINEFILL_BUFFER_VT_REF "t[hpc.e500mc_L2_LINEFILL_BUFFER]"

#define hpc_e500mc_L2_MMU_MISSES_VT_DEF "S[hpc.e500mc_L2_MMU_MISSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 MMU Miss\"]]"
#define hpc_e500mc_L2_MMU_MISSES_VT_REF "t[hpc.e500mc_L2_MMU_MISSES]"

#define hpc_e500mc_L2_VS_VT_DEF "S[hpc.e500mc_L2_VS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 VS\"]]"
#define hpc_e500mc_L2_VS_VT_REF "t[hpc.e500mc_L2_VS]"

#define hpc_e500mc_LOADS_TRANSLATED_VT_DEF "S[hpc.e500mc_LOADS_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LDs Thranslted\"]]"
#define hpc_e500mc_LOADS_TRANSLATED_VT_REF "t[hpc.e500mc_LOADS_TRANSLATED]"

#define hpc_e500mc_LOADS_TRANSLATED_AND_ALLOCATED_TO_DLFB_VT_DEF "S[hpc.e500mc_LOADS_TRANSLATED_AND_ALLOCATED_TO_DLFB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LDs Translated and Alloc to DLFB\"]]"
#define hpc_e500mc_LOADS_TRANSLATED_AND_ALLOCATED_TO_DLFB_VT_REF "t[hpc.e500mc_LOADS_TRANSLATED_AND_ALLOCATED_TO_DLFB]"

#define hpc_e500mc_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_CS_VT_DEF "S[hpc.e500mc_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD Guarded Miss When the LD in not yet at the bottom of the CQ\"]]"
#define hpc_e500mc_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_CS_VT_REF "t[hpc.e500mc_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_CS]"

#define hpc_e500mc_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_TD_VT_DEF "S[hpc.e500mc_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD Guarded Miss When the LD in not yet at the bottom of the CQ\"]]"
#define hpc_e500mc_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_TD_VT_REF "t[hpc.e500mc_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_TD]"

#define hpc_e500mc_LOAD_MICRO_OPS_COMPLETED_VT_DEF "S[hpc.e500mc_LOAD_MICRO_OPS_COMPLETED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD Micro-ops Completed\"]]"
#define hpc_e500mc_LOAD_MICRO_OPS_COMPLETED_VT_REF "t[hpc.e500mc_LOAD_MICRO_OPS_COMPLETED]"

#define hpc_e500mc_LOAD_MISS_WITH_DLFB_FULL_CS_VT_DEF "S[hpc.e500mc_LOAD_MISS_WITH_DLFB_FULL_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD Miss DLFB Full\"]]"
#define hpc_e500mc_LOAD_MISS_WITH_DLFB_FULL_CS_VT_REF "t[hpc.e500mc_LOAD_MISS_WITH_DLFB_FULL_CS]"

#define hpc_e500mc_LOAD_MISS_WITH_DLFB_FULL_TD_VT_DEF "S[hpc.e500mc_LOAD_MISS_WITH_DLFB_FULL_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD Miss DLFB Full\"]]"
#define hpc_e500mc_LOAD_MISS_WITH_DLFB_FULL_TD_VT_REF "t[hpc.e500mc_LOAD_MISS_WITH_DLFB_FULL_TD]"

#define hpc_e500mc_LOAD_MISS_WITH_LOAD_QUEUE_FULL_CS_VT_DEF "S[hpc.e500mc_LOAD_MISS_WITH_LOAD_QUEUE_FULL_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD Miss with LD Queue Full\"]]"
#define hpc_e500mc_LOAD_MISS_WITH_LOAD_QUEUE_FULL_CS_VT_REF "t[hpc.e500mc_LOAD_MISS_WITH_LOAD_QUEUE_FULL_CS]"

#define hpc_e500mc_LOAD_MISS_WITH_LOAD_QUEUE_FULL_TD_VT_DEF "S[hpc.e500mc_LOAD_MISS_WITH_LOAD_QUEUE_FULL_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD Miss with LD Queue Full\"]]"
#define hpc_e500mc_LOAD_MISS_WITH_LOAD_QUEUE_FULL_TD_VT_REF "t[hpc.e500mc_LOAD_MISS_WITH_LOAD_QUEUE_FULL_TD]"

#define hpc_e500mc_LOAD_RETRIES_VT_DEF "S[hpc.e500mc_LOAD_RETRIES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Load Retries\"]]"
#define hpc_e500mc_LOAD_RETRIES_VT_REF "t[hpc.e500mc_LOAD_RETRIES]"

#define hpc_e500mc_MICRO_OPS_COMPLETED_VT_DEF "S[hpc.e500mc_MICRO_OPS_COMPLETED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Micro-ops Completed\"]]"
#define hpc_e500mc_MICRO_OPS_COMPLETED_VT_REF "t[hpc.e500mc_MICRO_OPS_COMPLETED]"

#define hpc_e500mc_MICRO_OPS_DECODED_VT_DEF "S[hpc.e500mc_MICRO_OPS_DECODED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Micro-ops Decoded\"]]"
#define hpc_e500mc_MICRO_OPS_DECODED_VT_REF "t[hpc.e500mc_MICRO_OPS_DECODED]"

#define hpc_e500mc_MISALIGNED_LOAD_OR_STORE_ACCESSES_TRANSLATED_VT_DEF "S[hpc.e500mc_MISALIGNED_LOAD_OR_STORE_ACCESSES_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Misaligned LD or ST Access Translated\"]]"
#define hpc_e500mc_MISALIGNED_LOAD_OR_STORE_ACCESSES_TRANSLATED_VT_REF "t[hpc.e500mc_MISALIGNED_LOAD_OR_STORE_ACCESSES_TRANSLATED]"

#define hpc_e500mc_NUMBER_OF_CQ_REDIRECTS_VT_DEF "S[hpc.e500mc_NUMBER_OF_CQ_REDIRECTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"NUM of CQ Redirects\"]]"
#define hpc_e500mc_NUMBER_OF_CQ_REDIRECTS_VT_REF "t[hpc.e500mc_NUMBER_OF_CQ_REDIRECTS]"

#define hpc_e500mc_NUMBER_OF_FETCHES_VT_DEF "S[hpc.e500mc_NUMBER_OF_FETCHES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of Fetches\"]]"
#define hpc_e500mc_NUMBER_OF_FETCHES_VT_REF "t[hpc.e500mc_NUMBER_OF_FETCHES]"

#define hpc_e500mc_PM_EVENT_CYCLES_VT_DEF "S[hpc.e500mc_PM_EVENT_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PM_EVENT CYCs\"]]"
#define hpc_e500mc_PM_EVENT_CYCLES_VT_REF "t[hpc.e500mc_PM_EVENT_CYCLES]"

#define hpc_e500mc_PM_EVENT_TRANSITIONS_VT_DEF "S[hpc.e500mc_PM_EVENT_TRANSITIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PM_EVENT Transitions\"]]"
#define hpc_e500mc_PM_EVENT_TRANSITIONS_VT_REF "t[hpc.e500mc_PM_EVENT_TRANSITIONS]"

#define hpc_e500mc_PROCESSOR_CYCLES_VT_DEF "S[hpc.e500mc_PROCESSOR_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Processor CYCs\"]]"
#define hpc_e500mc_PROCESSOR_CYCLES_VT_REF "t[hpc.e500mc_PROCESSOR_CYCLES]"

#define hpc_e500mc_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_CS_VT_DEF "S[hpc.e500mc_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"2nd part of Misaligned Access When 1st Part Missed in Cache\"]]"
#define hpc_e500mc_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_CS_VT_REF "t[hpc.e500mc_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_CS]"

#define hpc_e500mc_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_TD_VT_DEF "S[hpc.e500mc_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"2nd part of Misaligned Access When 1st Part Missed in Cache\"]]"
#define hpc_e500mc_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_TD_VT_REF "t[hpc.e500mc_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_TD]"

#define hpc_e500mc_SNOOP_HITS_VT_DEF "S[hpc.e500mc_SNOOP_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Snoop Hits\"]]"
#define hpc_e500mc_SNOOP_HITS_VT_REF "t[hpc.e500mc_SNOOP_HITS]"

#define hpc_e500mc_SNOOP_PUSHES_VT_DEF "S[hpc.e500mc_SNOOP_PUSHES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Snoop Pushes\"]]"
#define hpc_e500mc_SNOOP_PUSHES_VT_REF "t[hpc.e500mc_SNOOP_PUSHES]"

#define hpc_e500mc_SNOOP_REQUESTS_VT_DEF "S[hpc.e500mc_SNOOP_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Snoop Req\"]]"
#define hpc_e500mc_SNOOP_REQUESTS_VT_REF "t[hpc.e500mc_SNOOP_REQUESTS]"

#define hpc_e500mc_SNOOP_THROTTLING_TURNED_ON_VT_DEF "S[hpc.e500mc_SNOOP_THROTTLING_TURNED_ON,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Snoop Throttling Turned On\"]]"
#define hpc_e500mc_SNOOP_THROTTLING_TURNED_ON_VT_REF "t[hpc.e500mc_SNOOP_THROTTLING_TURNED_ON]"

#define hpc_e500mc_STALLS_DUE_TO_NO_CAQ_OR_COB_VT_DEF "S[hpc.e500mc_STALLS_DUE_TO_NO_CAQ_OR_COB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Stalls due to no CAQ or COB\"]]"
#define hpc_e500mc_STALLS_DUE_TO_NO_CAQ_OR_COB_VT_REF "t[hpc.e500mc_STALLS_DUE_TO_NO_CAQ_OR_COB]"

#define hpc_e500mc_STASHES_TO_BACKSIDE_L2_VT_DEF "S[hpc.e500mc_STASHES_TO_BACKSIDE_L2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Stashes to Backside L2\"]]"
#define hpc_e500mc_STASHES_TO_BACKSIDE_L2_VT_REF "t[hpc.e500mc_STASHES_TO_BACKSIDE_L2]"

#define hpc_e500mc_STASHES_TO_L1_DATA_CACHE_VT_DEF "S[hpc.e500mc_STASHES_TO_L1_DATA_CACHE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Stashes to L1 D-C\"]]"
#define hpc_e500mc_STASHES_TO_L1_DATA_CACHE_VT_REF "t[hpc.e500mc_STASHES_TO_L1_DATA_CACHE]"

#define hpc_e500mc_STASH_BUSY_1_VT_DEF "S[hpc.e500mc_STASH_BUSY_1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Stash Busy 1\"]]"
#define hpc_e500mc_STASH_BUSY_1_VT_REF "t[hpc.e500mc_STASH_BUSY_1]"

#define hpc_e500mc_STASH_BUSY_2_VT_DEF "S[hpc.e500mc_STASH_BUSY_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Stash Busy 2\"]]"
#define hpc_e500mc_STASH_BUSY_2_VT_REF "t[hpc.e500mc_STASH_BUSY_2]"

#define hpc_e500mc_STASH_BUSY_3_VT_DEF "S[hpc.e500mc_STASH_BUSY_3,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Stash Busy 3\"]]"
#define hpc_e500mc_STASH_BUSY_3_VT_REF "t[hpc.e500mc_STASH_BUSY_3]"

#define hpc_e500mc_STASH_DOWNGRADE_1_VT_DEF "S[hpc.e500mc_STASH_DOWNGRADE_1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Stash Downgrade 1\"]]"
#define hpc_e500mc_STASH_DOWNGRADE_1_VT_REF "t[hpc.e500mc_STASH_DOWNGRADE_1]"

#define hpc_e500mc_STASH_DOWNGRADE_2_VT_DEF "S[hpc.e500mc_STASH_DOWNGRADE_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Stash Downgrade 2\"]]"
#define hpc_e500mc_STASH_DOWNGRADE_2_VT_REF "t[hpc.e500mc_STASH_DOWNGRADE_2]"

#define hpc_e500mc_STASH_HIT_VT_DEF "S[hpc.e500mc_STASH_HIT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Stash Hit\"]]"
#define hpc_e500mc_STASH_HIT_VT_REF "t[hpc.e500mc_STASH_HIT]"

#define hpc_e500mc_STASH_HIT_DLFB_VT_DEF "S[hpc.e500mc_STASH_HIT_DLFB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Stash Hit DLFB\"]]"
#define hpc_e500mc_STASH_HIT_DLFB_VT_REF "t[hpc.e500mc_STASH_HIT_DLFB]"

#define hpc_e500mc_STASH_L1_HIT_VT_DEF "S[hpc.e500mc_STASH_L1_HIT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Stash L1 Hit\"]]"
#define hpc_e500mc_STASH_L1_HIT_VT_REF "t[hpc.e500mc_STASH_L1_HIT]"

#define hpc_e500mc_STASH_L2_HIT_VT_DEF "S[hpc.e500mc_STASH_L2_HIT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Stash L2 Hit\"]]"
#define hpc_e500mc_STASH_L2_HIT_VT_REF "t[hpc.e500mc_STASH_L2_HIT]"

#define hpc_e500mc_STASH_REQUESTS_VT_DEF "S[hpc.e500mc_STASH_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Stash Requests\"]]"
#define hpc_e500mc_STASH_REQUESTS_VT_REF "t[hpc.e500mc_STASH_REQUESTS]"

#define hpc_e500mc_STORES_COMPLETED_VT_DEF "S[hpc.e500mc_STORES_COMPLETED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"STs Completed\"]]"
#define hpc_e500mc_STORES_COMPLETED_VT_REF "t[hpc.e500mc_STORES_COMPLETED]"

#define hpc_e500mc_STORES_COMPLETED_AND_ALLOCATED_TO_DLFB_VT_DEF "S[hpc.e500mc_STORES_COMPLETED_AND_ALLOCATED_TO_DLFB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"STs Translated and Alloc to DLFB\"]]"
#define hpc_e500mc_STORES_COMPLETED_AND_ALLOCATED_TO_DLFB_VT_REF "t[hpc.e500mc_STORES_COMPLETED_AND_ALLOCATED_TO_DLFB]"

#define hpc_e500mc_STORES_TRANSLATED_VT_DEF "S[hpc.e500mc_STORES_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"STs Translated\"]]"
#define hpc_e500mc_STORES_TRANSLATED_VT_REF "t[hpc.e500mc_STORES_TRANSLATED]"

#define hpc_e500mc_STORE_MICRO_OPS_COMPLETED_VT_DEF "S[hpc.e500mc_STORE_MICRO_OPS_COMPLETED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ST Micro-ops Completed\"]]"
#define hpc_e500mc_STORE_MICRO_OPS_COMPLETED_VT_REF "t[hpc.e500mc_STORE_MICRO_OPS_COMPLETED]"

#define hpc_e500mc_STORE_RETRIES_DUE_TO_MISC_VT_DEF "S[hpc.e500mc_STORE_RETRIES_DUE_TO_MISC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ST Retries due to Misc\"]]"
#define hpc_e500mc_STORE_RETRIES_DUE_TO_MISC_VT_REF "t[hpc.e500mc_STORE_RETRIES_DUE_TO_MISC]"

#define hpc_e500mc_STORE_RETRIES_TO_MBAR_VT_DEF "S[hpc.e500mc_STORE_RETRIES_TO_MBAR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ST Retries to MBAR\"]]"
#define hpc_e500mc_STORE_RETRIES_TO_MBAR_VT_REF "t[hpc.e500mc_STORE_RETRIES_TO_MBAR]"

#define hpc_e500mc_STWCX_SUCCESSES_VT_DEF "S[hpc.e500mc_STWCX_SUCCESSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"stwcx. Successes\"]]"
#define hpc_e500mc_STWCX_SUCCESSES_VT_REF "t[hpc.e500mc_STWCX_SUCCESSES]"

#define hpc_e500mc_STWCX_UNSUCCESSFUL_VT_DEF "S[hpc.e500mc_STWCX_UNSUCCESSFUL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"stwcx. Unsuccessful\"]]"
#define hpc_e500mc_STWCX_UNSUCCESSFUL_VT_REF "t[hpc.e500mc_STWCX_UNSUCCESSFUL]"

#define hpc_e500mc_SYSTEM_CALL_AND_TRAP_INTERRUPTS_VT_DEF "S[hpc.e500mc_SYSTEM_CALL_AND_TRAP_INTERRUPTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Sys Call and Trap Ints\"]]"
#define hpc_e500mc_SYSTEM_CALL_AND_TRAP_INTERRUPTS_VT_REF "t[hpc.e500mc_SYSTEM_CALL_AND_TRAP_INTERRUPTS]"

#define hpc_e500mc_TAKEN_BRANCHES_FINISHED_VT_DEF "S[hpc.e500mc_TAKEN_BRANCHES_FINISHED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Taken BR Finished\"]]"
#define hpc_e500mc_TAKEN_BRANCHES_FINISHED_VT_REF "t[hpc.e500mc_TAKEN_BRANCHES_FINISHED]"

#define hpc_e500mc_TOTAL_ALLOCATED_TO_DLFB_VT_DEF "S[hpc.e500mc_TOTAL_ALLOCATED_TO_DLFB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TOT Alloc to DLFB\"]]"
#define hpc_e500mc_TOTAL_ALLOCATED_TO_DLFB_VT_REF "t[hpc.e500mc_TOTAL_ALLOCATED_TO_DLFB]"

#define hpc_e500mc_TOTAL_TRANSLATED_VT_DEF "S[hpc.e500mc_TOTAL_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TOT Translated\"]]"
#define hpc_e500mc_TOTAL_TRANSLATED_VT_REF "t[hpc.e500mc_TOTAL_TRANSLATED]"

#define hpc_e500mc_TOUCHES_TRANSLATED_VT_DEF "S[hpc.e500mc_TOUCHES_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Touches Translated\"]]"
#define hpc_e500mc_TOUCHES_TRANSLATED_VT_REF "t[hpc.e500mc_TOUCHES_TRANSLATED]"

#define hpc_e500mc_TOUCHES_TRANSLATED_AND_ALLOCATED_TO_DLFB_VT_DEF "S[hpc.e500mc_TOUCHES_TRANSLATED_AND_ALLOCATED_TO_DLFB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Touches Translated and Alloc to DLFB\"]]"
#define hpc_e500mc_TOUCHES_TRANSLATED_AND_ALLOCATED_TO_DLFB_VT_REF "t[hpc.e500mc_TOUCHES_TRANSLATED_AND_ALLOCATED_TO_DLFB]"

#define hpc_e500mc_TRANSITIONS_OF_TBL_BIT_SELECTED_BY_PMGC0_TBSEL_VT_DEF "S[hpc.e500mc_TRANSITIONS_OF_TBL_BIT_SELECTED_BY_PMGC0_TBSEL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Transitions of TLB bit Selected by PMGC0[TBSEL]\"]]"
#define hpc_e500mc_TRANSITIONS_OF_TBL_BIT_SELECTED_BY_PMGC0_TBSEL_VT_REF "t[hpc.e500mc_TRANSITIONS_OF_TBL_BIT_SELECTED_BY_PMGC0_TBSEL]"

#define hpc_e500mc_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_CS_VT_DEF "S[hpc.e500mc_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Translate a ST when the ST Queue is Full\"]]"
#define hpc_e500mc_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_CS_VT_REF "t[hpc.e500mc_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_CS]"

#define hpc_e500mc_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_TD_VT_DEF "S[hpc.e500mc_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Translate a ST when the ST Queue is Full\"]]"
#define hpc_e500mc_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_TD_VT_REF "t[hpc.e500mc_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_TD]"

#define hpc_e500mc_WRITE_THROUGH_STORES_TRANSLATED_VT_DEF "S[hpc.e500mc_WRITE_THROUGH_STORES_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"WR Thro STs Translated\"]]"
#define hpc_e500mc_WRITE_THROUGH_STORES_TRANSLATED_VT_REF "t[hpc.e500mc_WRITE_THROUGH_STORES_TRANSLATED]"

#define HPC_E500MC_TYPE_ALL_VT_DEFS \
	hpc_e500mc_ADDRESS_COLLISION_CS_VT_DEF \
	hpc_e500mc_ADDRESS_COLLISION_TD_VT_DEF \
	hpc_e500mc_BIU_MASTER_DATA_SIDE_CASTOUT_REQUESTS_VT_DEF \
	hpc_e500mc_BIU_MASTER_DATA_SIDE_REQUESTS_VT_DEF \
	hpc_e500mc_BIU_MASTER_INSTRUCTION_SIDE_REQUESTS_VT_DEF \
	hpc_e500mc_BIU_MASTER_REQUESTS_VT_DEF \
	hpc_e500mc_BRANCHES_FINISHED_VT_DEF \
	hpc_e500mc_BRANCHES_IN_THE_BTB_MISPREDICTED_DUE_TO_DIRECTION_PREDICTION_VT_DEF \
	hpc_e500mc_BRANCHES_MISPREDICTED_VT_DEF \
	hpc_e500mc_BRANCH_INSTRUCTIONS_COMPLETED_VT_DEF \
	hpc_e500mc_BTB_HITS_AND_PSEUDO_HITS_VT_DEF \
	hpc_e500mc_CACHEOPS_TRANSLATED_VT_DEF \
	hpc_e500mc_CACHE_INHIBITED_ACCESSES_TRANSLATED_VT_DEF \
	hpc_e500mc_CASTOUTS_RELEASED_VT_DEF \
	hpc_e500mc_COHERENT_LOOKUP_MISS_DUE_TO_VALID_BUT_INCOHERENT_ADDRESS_MATCHES_VT_DEF \
	hpc_e500mc_CRITICAL_INPUT_INTERRUPTS_TAKEN_VT_DEF \
	hpc_e500mc_CYCLES_BRANCH_ISSUE_STALLED_VT_DEF \
	hpc_e500mc_CYCLES_BU_SCHEDULE_STALLED_VT_DEF \
	hpc_e500mc_CYCLES_COMPLETION_STALLED_NEXUS_VT_DEF \
	hpc_e500mc_CYCLES_DECODE_STALLED_VT_DEF \
	hpc_e500mc_CYCLES_ISSUE_STALLED_VT_DEF \
	hpc_e500mc_CYCLES_LRU_SCHEDULE_STALLED_VT_DEF \
	hpc_e500mc_CYCLES_MU_SCHEDULE_STALLED_VT_DEF \
	hpc_e500mc_CYCLES_SFX0_SCHEDULE_STALLED_VT_DEF \
	hpc_e500mc_CYCLES_SFX1_SCHEDULE_STALLED_VT_DEF \
	hpc_e500mc_DAC1S_DETECTED_VT_DEF \
	hpc_e500mc_DAC2S_DETECTED_VT_DEF \
	hpc_e500mc_DATA_L1_CACHE_CASTOUTS_VT_DEF \
	hpc_e500mc_DATA_L1_CACHE_LOCKS_VT_DEF \
	hpc_e500mc_DATA_L1_CACHE_RELOADS_VT_DEF \
	hpc_e500mc_DATA_MMU_BUSY_CS_VT_DEF \
	hpc_e500mc_DATA_MMU_BUSY_TD_VT_DEF \
	hpc_e500mc_DATA_MMU_MISS_CS_VT_DEF \
	hpc_e500mc_DATA_MMU_MISS_TD_VT_DEF \
	hpc_e500mc_DATA_MMU_TLB4K_RELOADS_VT_DEF \
	hpc_e500mc_DATA_MMU_VSP_RELOADS_VT_DEF \
	hpc_e500mc_DECORATED_LOADS_VT_DEF \
	hpc_e500mc_DECORATED_STORES_VT_DEF \
	hpc_e500mc_DVT0_DETECTED_VT_DEF \
	hpc_e500mc_DVT1_DETECTED_VT_DEF \
	hpc_e500mc_DVT2_DETECTED_VT_DEF \
	hpc_e500mc_DVT3_DETECTED_VT_DEF \
	hpc_e500mc_DVT4_DETECTED_VT_DEF \
	hpc_e500mc_DVT5_DETECTED_VT_DEF \
	hpc_e500mc_DVT6_DETECTED_VT_DEF \
	hpc_e500mc_DVT7_DETECTED_VT_DEF \
	hpc_e500mc_EXTERNAL_INPUT_INTERRUPTS_TAKEN_VT_DEF \
	hpc_e500mc_FINISHED_UNCONDITIONAL_BRANCHES_THAT_MISS_THE_BTB_VT_DEF \
	hpc_e500mc_FPU_DENORM_INPUT_VT_DEF \
	hpc_e500mc_FPU_DIVIDE_CYCLES_VT_DEF \
	hpc_e500mc_FPU_DOUBLE_PUMP_VT_DEF \
	hpc_e500mc_FPU_FINISH_VT_DEF \
	hpc_e500mc_FPU_FPSCR_FULL_STALL_VT_DEF \
	hpc_e500mc_FPU_INPUT_DATA_STALL_VT_DEF \
	hpc_e500mc_FPU_PIPE_SYNC_STALL_VT_DEF \
	hpc_e500mc_FPU_RESULT_STALL_VT_DEF \
	hpc_e500mc_GUARDED_LOADS_TRANSLATED_VT_DEF \
	hpc_e500mc_IAC1S_DETECTED_VT_DEF \
	hpc_e500mc_IAC2S_DETECTED_VT_DEF \
	hpc_e500mc_INSTRUCTIONS_COMPLETED_VT_DEF \
	hpc_e500mc_INSTRUCTIONS_FETCHED_VT_DEF \
	hpc_e500mc_INSTRUCTION_L1_CACHE_LOCKS_VT_DEF \
	hpc_e500mc_INSTRUCTION_L1_CACHE_RELOADS_FROM_FETCH_VT_DEF \
	hpc_e500mc_INSTRUCTION_LFB_WENT_HIGH_PRIORITY_VT_DEF \
	hpc_e500mc_INSTRUCTION_MMU_TLB4K_RELOADS_VT_DEF \
	hpc_e500mc_INSTRUCTION_MMU_VSP_RELOADS_VT_DEF \
	hpc_e500mc_INTERRUPTS_TAKEN_VT_DEF \
	hpc_e500mc_INTV_ALLOCATIONS_VT_DEF \
	hpc_e500mc_L2_CACHE_ACCESSES_VT_DEF \
	hpc_e500mc_L2_CACHE_ALLOCATIONS_VT_DEF \
	hpc_e500mc_L2_CACHE_CASTOUTS_VT_DEF \
	hpc_e500mc_L2_CACHE_CLEAN_REDUNDANT_UPDATES_VT_DEF \
	hpc_e500mc_L2_CACHE_CLEAN_UPDATES_VT_DEF \
	hpc_e500mc_L2_CACHE_DATA_ACCESSES_VT_DEF \
	hpc_e500mc_L2_CACHE_DATA_ALLOCATIONS_VT_DEF \
	hpc_e500mc_L2_CACHE_DATA_DIRTY_HITS_VT_DEF \
	hpc_e500mc_L2_CACHE_DATA_HITS_VT_DEF \
	hpc_e500mc_L2_CACHE_DIRTY_DATA_ALLOCATIONS_VT_DEF \
	hpc_e500mc_L2_CACHE_DIRTY_REDUNDANT_UPDATES_VT_DEF \
	hpc_e500mc_L2_CACHE_DIRTY_UPDATES_VT_DEF \
	hpc_e500mc_L2_CACHE_INSTRUCTION_ACCESSES_VT_DEF \
	hpc_e500mc_L2_CACHE_INSTRUCTION_ALLOCATIONS_VT_DEF \
	hpc_e500mc_L2_CACHE_INSTRUCTION_HITS_VT_DEF \
	hpc_e500mc_L2_CACHE_LOCKS_VT_DEF \
	hpc_e500mc_L2_CACHE_UPDATES_VT_DEF \
	hpc_e500mc_L2_HIT_CACHE_ACCESSES_VT_DEF \
	hpc_e500mc_L2_INVALIDATION_OF_CLEAN_LINES_VT_DEF \
	hpc_e500mc_L2_INVALIDATION_OF_COHERENT_LINE_VT_DEF \
	hpc_e500mc_L2_INVALIDATION_OF_INCOHERENT_LINE_VT_DEF \
	hpc_e500mc_L2_LINEFILL_BUFFER_VT_DEF \
	hpc_e500mc_L2_MMU_MISSES_VT_DEF \
	hpc_e500mc_L2_VS_VT_DEF \
	hpc_e500mc_LOADS_TRANSLATED_VT_DEF \
	hpc_e500mc_LOADS_TRANSLATED_AND_ALLOCATED_TO_DLFB_VT_DEF \
	hpc_e500mc_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_CS_VT_DEF \
	hpc_e500mc_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_TD_VT_DEF \
	hpc_e500mc_LOAD_MICRO_OPS_COMPLETED_VT_DEF \
	hpc_e500mc_LOAD_MISS_WITH_DLFB_FULL_CS_VT_DEF \
	hpc_e500mc_LOAD_MISS_WITH_DLFB_FULL_TD_VT_DEF \
	hpc_e500mc_LOAD_MISS_WITH_LOAD_QUEUE_FULL_CS_VT_DEF \
	hpc_e500mc_LOAD_MISS_WITH_LOAD_QUEUE_FULL_TD_VT_DEF \
	hpc_e500mc_LOAD_RETRIES_VT_DEF \
	hpc_e500mc_MICRO_OPS_COMPLETED_VT_DEF \
	hpc_e500mc_MICRO_OPS_DECODED_VT_DEF \
	hpc_e500mc_MISALIGNED_LOAD_OR_STORE_ACCESSES_TRANSLATED_VT_DEF \
	hpc_e500mc_NUMBER_OF_CQ_REDIRECTS_VT_DEF \
	hpc_e500mc_NUMBER_OF_FETCHES_VT_DEF \
	hpc_e500mc_PM_EVENT_CYCLES_VT_DEF \
	hpc_e500mc_PM_EVENT_TRANSITIONS_VT_DEF \
	hpc_e500mc_PROCESSOR_CYCLES_VT_DEF \
	hpc_e500mc_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_CS_VT_DEF \
	hpc_e500mc_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_TD_VT_DEF \
	hpc_e500mc_SNOOP_HITS_VT_DEF \
	hpc_e500mc_SNOOP_PUSHES_VT_DEF \
	hpc_e500mc_SNOOP_REQUESTS_VT_DEF \
	hpc_e500mc_SNOOP_THROTTLING_TURNED_ON_VT_DEF \
	hpc_e500mc_STALLS_DUE_TO_NO_CAQ_OR_COB_VT_DEF \
	hpc_e500mc_STASHES_TO_BACKSIDE_L2_VT_DEF \
	hpc_e500mc_STASHES_TO_L1_DATA_CACHE_VT_DEF \
	hpc_e500mc_STASH_BUSY_1_VT_DEF \
	hpc_e500mc_STASH_BUSY_2_VT_DEF \
	hpc_e500mc_STASH_BUSY_3_VT_DEF \
	hpc_e500mc_STASH_DOWNGRADE_1_VT_DEF \
	hpc_e500mc_STASH_DOWNGRADE_2_VT_DEF \
	hpc_e500mc_STASH_HIT_VT_DEF \
	hpc_e500mc_STASH_HIT_DLFB_VT_DEF \
	hpc_e500mc_STASH_L1_HIT_VT_DEF \
	hpc_e500mc_STASH_L2_HIT_VT_DEF \
	hpc_e500mc_STASH_REQUESTS_VT_DEF \
	hpc_e500mc_STORES_COMPLETED_VT_DEF \
	hpc_e500mc_STORES_COMPLETED_AND_ALLOCATED_TO_DLFB_VT_DEF \
	hpc_e500mc_STORES_TRANSLATED_VT_DEF \
	hpc_e500mc_STORE_MICRO_OPS_COMPLETED_VT_DEF \
	hpc_e500mc_STORE_RETRIES_DUE_TO_MISC_VT_DEF \
	hpc_e500mc_STORE_RETRIES_TO_MBAR_VT_DEF \
	hpc_e500mc_STWCX_SUCCESSES_VT_DEF \
	hpc_e500mc_STWCX_UNSUCCESSFUL_VT_DEF \
	hpc_e500mc_SYSTEM_CALL_AND_TRAP_INTERRUPTS_VT_DEF \
	hpc_e500mc_TAKEN_BRANCHES_FINISHED_VT_DEF \
	hpc_e500mc_TOTAL_ALLOCATED_TO_DLFB_VT_DEF \
	hpc_e500mc_TOTAL_TRANSLATED_VT_DEF \
	hpc_e500mc_TOUCHES_TRANSLATED_VT_DEF \
	hpc_e500mc_TOUCHES_TRANSLATED_AND_ALLOCATED_TO_DLFB_VT_DEF \
	hpc_e500mc_TRANSITIONS_OF_TBL_BIT_SELECTED_BY_PMGC0_TBSEL_VT_DEF \
	hpc_e500mc_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_CS_VT_DEF \
	hpc_e500mc_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_TD_VT_DEF \
	hpc_e500mc_WRITE_THROUGH_STORES_TRANSLATED_VT_DEF \

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif
