{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762916456773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762916456774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 22:00:56 2025 " "Processing started: Tue Nov 11 22:00:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762916456774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916456774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916456774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762916457216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762916457216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_interface/audio_interface_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_interface/audio_interface_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface_module " "Found entity 1: audio_interface_module" {  } { { "modules/audio_interface/audio_interface_module.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_interface/audio_interface_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dac_controller/i2c_controller_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dac_controller/i2c_controller_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller_DAC " "Found entity 1: I2C_Controller_DAC" {  } { { "modules/DAC_controller/I2C_Controller_DAC.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/DAC_controller/I2C_Controller_DAC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463660 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DAC_controller.v(61) " "Verilog HDL information at DAC_controller.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "modules/DAC_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/DAC_controller/DAC_controller.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762916463661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dac_controller/dac_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dac_controller/dac_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_controller " "Found entity 1: DAC_controller" {  } { { "modules/DAC_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/DAC_controller/DAC_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rom256x16/rom256x16.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rom256x16/rom256x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom256x16 " "Found entity 1: rom256x16" {  } { { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/loop_counter/loop_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/loop_counter/loop_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_counter " "Found entity 1: loop_counter" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463663 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BPM_counter.v(8) " "Verilog HDL information at BPM_counter.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "modules/BPM_counter/BPM_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/BPM_counter/BPM_counter.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762916463664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/bpm_counter/bpm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/bpm_counter/bpm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPM_counter " "Found entity 1: BPM_counter" {  } { { "modules/BPM_counter/BPM_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/BPM_counter/BPM_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463666 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator.v(36) " "Verilog HDL information at audio_generator.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762916463667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generator/audio_generator.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generator/audio_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator " "Found entity 1: audio_generator" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463667 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator " "Found entity 2: waveform_generator" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463667 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator " "Found entity 3: numerically_controlled_oscillator" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "modules/Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "modules/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "modules/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916463677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 audio_interface_module.v(150) " "Verilog HDL Implicit Net warning at audio_interface_module.v(150): created implicit net for \"CLOCK_50\"" {  } { { "modules/audio_interface/audio_interface_module.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_interface/audio_interface_module.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916463678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock audio_interface.v(117) " "Verilog HDL Implicit Net warning at audio_interface.v(117): created implicit net for \"Clock\"" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916463678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nReset audio_interface.v(118) " "Verilog HDL Implicit Net warning at audio_interface.v(118): created implicit net for \"nReset\"" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916463678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio_interface " "Elaborating entity \"audio_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762916463789 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nReset 0 audio_interface.v(118) " "Net \"nReset\" at audio_interface.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762916463799 "|audio_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BPM_counter BPM_counter:B1 " "Elaborating entity \"BPM_counter\" for hierarchy \"BPM_counter:B1\"" {  } { { "audio_interface.v" "B1" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916463832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_counter loop_counter:L1 " "Elaborating entity \"loop_counter\" for hierarchy \"loop_counter:L1\"" {  } { { "audio_interface.v" "L1" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916463837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(25) " "Verilog HDL assignment warning at loop_counter.v(25): truncated value with size 32 to match size of target (12)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762916463841 "|audio_interface|loop_counter:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(39) " "Verilog HDL assignment warning at loop_counter.v(39): truncated value with size 32 to match size of target (12)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762916463841 "|audio_interface|loop_counter:L1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Loops_latched loop_counter.v(11) " "Verilog HDL Always Construct warning at loop_counter.v(11): inferring latch(es) for variable \"Loops_latched\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762916463841 "|audio_interface|loop_counter:L1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total_steps loop_counter.v(11) " "Verilog HDL Always Construct warning at loop_counter.v(11): inferring latch(es) for variable \"total_steps\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762916463841 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[0\] loop_counter.v(11) " "Inferred latch for \"total_steps\[0\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463841 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[1\] loop_counter.v(11) " "Inferred latch for \"total_steps\[1\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463841 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[2\] loop_counter.v(11) " "Inferred latch for \"total_steps\[2\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463841 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[3\] loop_counter.v(11) " "Inferred latch for \"total_steps\[3\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463841 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[4\] loop_counter.v(11) " "Inferred latch for \"total_steps\[4\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463841 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[5\] loop_counter.v(11) " "Inferred latch for \"total_steps\[5\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463841 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[6\] loop_counter.v(11) " "Inferred latch for \"total_steps\[6\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463841 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[7\] loop_counter.v(11) " "Inferred latch for \"total_steps\[7\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463841 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[8\] loop_counter.v(11) " "Inferred latch for \"total_steps\[8\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463842 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[9\] loop_counter.v(11) " "Inferred latch for \"total_steps\[9\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463842 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[10\] loop_counter.v(11) " "Inferred latch for \"total_steps\[10\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463842 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[11\] loop_counter.v(11) " "Inferred latch for \"total_steps\[11\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463842 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[0\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[0\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463842 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[1\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[1\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463842 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[2\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[2\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463842 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[3\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[3\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463842 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[4\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[4\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463842 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[5\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[5\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463842 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[6\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[6\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463842 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[7\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[7\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916463842 "|audio_interface|loop_counter:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator audio_generator:A1 " "Elaborating entity \"audio_generator\" for hierarchy \"audio_generator:A1\"" {  } { { "audio_interface.v" "A1" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916463843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio_generator.v(43) " "Verilog HDL assignment warning at audio_generator.v(43): truncated value with size 32 to match size of target (16)" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762916463850 "|audio_interface|audio_generator:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator audio_generator:A1\|waveform_generator:W1 " "Elaborating entity \"waveform_generator\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\"" {  } { { "modules/audio_generator/audio_generator.v" "W1" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916463865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator audio_generator:A1\|waveform_generator:W1\|numerically_controlled_oscillator:N1 " "Elaborating entity \"numerically_controlled_oscillator\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|numerically_controlled_oscillator:N1\"" {  } { { "modules/audio_generator/audio_generator.v" "N1" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916463871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom256x16 audio_generator:A1\|waveform_generator:W1\|rom256x16:U1 " "Elaborating entity \"rom256x16\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\"" {  } { { "modules/audio_generator/audio_generator.v" "U1" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916463882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom256x16/rom256x16.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916463950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916463956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916463957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916463957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916463957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine256.mif " "Parameter \"init_file\" = \"sine256.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916463957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916463957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916463957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916463957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916463957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916463957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916463957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916463957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916463957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916463957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916463957 ""}  } { { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762916463957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_05g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_05g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_05g1 " "Found entity 1: altsyncram_05g1" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916464014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916464014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_05g1 audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated " "Elaborating entity \"altsyncram_05g1\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_controller DAC_controller:DC1 " "Elaborating entity \"DAC_controller\" for hierarchy \"DAC_controller:DC1\"" {  } { { "audio_interface.v" "DC1" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_controller.v(51) " "Verilog HDL assignment warning at DAC_controller.v(51): truncated value with size 32 to match size of target (16)" {  } { { "modules/DAC_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/DAC_controller/DAC_controller.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762916464193 "|audio_interface|DAC_controller:DC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller_DAC DAC_controller:DC1\|I2C_Controller_DAC:U1 " "Elaborating entity \"I2C_Controller_DAC\" for hierarchy \"DAC_controller:DC1\|I2C_Controller_DAC:U1\"" {  } { { "modules/DAC_controller/DAC_controller.v" "U1" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/DAC_controller/DAC_controller.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller_DAC.v(36) " "Verilog HDL assignment warning at I2C_Controller_DAC.v(36): truncated value with size 32 to match size of target (1)" {  } { { "modules/DAC_controller/I2C_Controller_DAC.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/DAC_controller/I2C_Controller_DAC.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762916464207 "|audio_interface|DAC_controller:DC1|I2C_Controller_DAC:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller_DAC.v(35) " "Verilog HDL assignment warning at I2C_Controller_DAC.v(35): truncated value with size 32 to match size of target (1)" {  } { { "modules/DAC_controller/I2C_Controller_DAC.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/DAC_controller/I2C_Controller_DAC.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762916464207 "|audio_interface|DAC_controller:DC1|I2C_Controller_DAC:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_Controller_DAC.v(49) " "Verilog HDL assignment warning at I2C_Controller_DAC.v(49): truncated value with size 32 to match size of target (8)" {  } { { "modules/DAC_controller/I2C_Controller_DAC.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/DAC_controller/I2C_Controller_DAC.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762916464207 "|audio_interface|DAC_controller:DC1|I2C_Controller_DAC:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller Audio_Controller:AC1 " "Elaborating entity \"Audio_Controller\" for hierarchy \"Audio_Controller:AC1\"" {  } { { "audio_interface.v" "AC1" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge Audio_Controller:AC1\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"Audio_Controller:AC1\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916464383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916464383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916464383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916464383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916464383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916464383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916464383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916464383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916464383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916464383 ""}  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762916464383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916464426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916464426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916464440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916464440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916464484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916464484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916464524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916464524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916464566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916464566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916464604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916464604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916464643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916464643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer Audio_Controller:AC1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"Audio_Controller:AC1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916464770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock Audio_Controller:AC1\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"Audio_Controller:AC1\|Audio_Clock:Audio_Clock\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916465007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "modules/Audio_Controller/Audio_Clock.v" "altpll_component" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916465046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916465050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465050 ""}  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762916465050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/audio_clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916465091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916465091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916465092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf avconf:AVC1 " "Elaborating entity \"avconf\" for hierarchy \"avconf:AVC1\"" {  } { { "audio_interface.v" "AVC1" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916465097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762916465098 "|audio_interface|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762916465098 "|audio_interface|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(137) " "Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/avconf/avconf.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762916465098 "|audio_interface|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(131) " "Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/avconf/avconf.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1762916465098 "|audio_interface|avconf:AVC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller avconf:AVC1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"avconf:AVC1\|I2C_Controller:u0\"" {  } { { "modules/avconf/avconf.v" "u0" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916465099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(79) " "Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/avconf/I2C_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762916465100 "|audio_interface|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762916465100 "|audio_interface|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(91) " "Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/avconf/I2C_Controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762916465100 "|audio_interface|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 38 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 68 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 98 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 128 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 158 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 188 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 218 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 248 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 278 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 308 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 338 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 368 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 398 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 428 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 458 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 488 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 518 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 548 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 578 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 608 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 638 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 668 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 698 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 728 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 758 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 788 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 818 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 848 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 878 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 908 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 938 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 968 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 38 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 68 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 98 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 128 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 158 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 188 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 218 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 248 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 278 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 308 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 338 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 368 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 398 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 428 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 458 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 488 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 518 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 548 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 578 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 608 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 638 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 668 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 698 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 728 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 758 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 788 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 818 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 848 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 878 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 908 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 938 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf" 968 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[0\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[1\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[2\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[3\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[4\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[5\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[6\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[7\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[8\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[9\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[10\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[11\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[12\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[13\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[14\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[15\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W12\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 32 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[0\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[1\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[2\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[3\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[4\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[5\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[6\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[7\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[8\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[9\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[10\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[11\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[12\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[13\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[14\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[15\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W11\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 31 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[0\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[1\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[2\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[3\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[4\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[5\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[6\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[7\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[8\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[9\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[10\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[11\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[12\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[13\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[14\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[15\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W10\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 30 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[0\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[1\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[2\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[3\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[4\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[5\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[6\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[7\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[8\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[9\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[10\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[11\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[12\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[13\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[14\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[15\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W9\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 29 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[0\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[1\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[2\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[3\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[4\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[5\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[6\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[7\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[8\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[9\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[10\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[11\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[12\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[13\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[14\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[15\] " "Synthesized away node \"audio_generator:A1\|waveform_generator:W8\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modules/rom256x16/rom256x16.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v" 82 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 58 0 0 } } { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 28 0 0 } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465421 "|audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1762916465421 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1762916465421 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "avconf:AVC1\|Ram0 " "RAM logic \"avconf:AVC1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "modules/avconf/avconf.v" "Ram0" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/avconf/avconf.v" 131 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1762916465750 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1762916465750 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "audio_generator:A1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"audio_generator:A1\|Div0\"" {  } { { "modules/audio_generator/audio_generator.v" "Div0" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762916465950 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1762916465950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_generator:A1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"audio_generator:A1\|lpm_divide:Div0\"" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916465993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_generator:A1\|lpm_divide:Div0 " "Instantiated megafunction \"audio_generator:A1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916465993 ""}  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762916465993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916466036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916466036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916466053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916466053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762916466095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916466095 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1762916466292 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "loop_counter:L1\|total_steps\[4\] loop_counter:L1\|Loops_latched\[0\] " "Duplicate LATCH primitive \"loop_counter:L1\|total_steps\[4\]\" merged with LATCH primitive \"loop_counter:L1\|Loops_latched\[0\]\"" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916466334 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "loop_counter:L1\|total_steps\[5\] loop_counter:L1\|Loops_latched\[1\] " "Duplicate LATCH primitive \"loop_counter:L1\|total_steps\[5\]\" merged with LATCH primitive \"loop_counter:L1\|Loops_latched\[1\]\"" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916466334 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "loop_counter:L1\|total_steps\[6\] loop_counter:L1\|Loops_latched\[2\] " "Duplicate LATCH primitive \"loop_counter:L1\|total_steps\[6\]\" merged with LATCH primitive \"loop_counter:L1\|Loops_latched\[2\]\"" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1762916466334 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1762916466334 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loop_counter:L1\|Play loop_counter:L1\|Play~_emulated loop_counter:L1\|Play~1 " "Register \"loop_counter:L1\|Play\" is converted into an equivalent circuit using register \"loop_counter:L1\|Play~_emulated\" and latch \"loop_counter:L1\|Play~1\"" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762916466338 "|audio_interface|loop_counter:L1|Play"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "loop_counter:L1\|done loop_counter:L1\|done~_emulated loop_counter:L1\|done~1 " "Register \"loop_counter:L1\|done\" is converted into an equivalent circuit using register \"loop_counter:L1\|done~_emulated\" and latch \"loop_counter:L1\|done~1\"" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762916466338 "|audio_interface|loop_counter:L1|done"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1762916466338 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_I2C_SCLK VCC " "Pin \"DAC_I2C_SCLK\" is stuck at VCC" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762916466681 "|audio_interface|DAC_I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762916466681 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762916466794 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "286 " "286 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762916467246 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/output_files/audio_interface.map.smsg " "Generated suppressed messages file D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/output_files/audio_interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916467489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762916467736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762916467736 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1762916467890 ""}  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/audio_clock_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1762916467890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1420 " "Implemented 1420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762916468037 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762916468037 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1762916468037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1211 " "Implemented 1211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762916468037 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1762916468037 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1762916468037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762916468037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 174 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 174 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4962 " "Peak virtual memory: 4962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762916468082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 22:01:08 2025 " "Processing ended: Tue Nov 11 22:01:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762916468082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762916468082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762916468082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762916468082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1762916469443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762916469444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 22:01:09 2025 " "Processing started: Tue Nov 11 22:01:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762916469444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1762916469444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off audio_interface -c audio_interface " "Command: quartus_fit --read_settings_files=off --write_settings_files=off audio_interface -c audio_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1762916469444 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1762916469561 ""}
{ "Info" "0" "" "Project  = audio_interface" {  } {  } 0 0 "Project  = audio_interface" 0 0 "Fitter" 0 0 1762916469561 ""}
{ "Info" "0" "" "Revision = audio_interface" {  } {  } 0 0 "Revision = audio_interface" 0 0 "Fitter" 0 0 1762916469561 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1762916469710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1762916469710 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "audio_interface 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"audio_interface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1762916469724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762916469765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762916469765 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1762916469863 ""}  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/db/audio_clock_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1762916469863 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1762916469882 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1762916470256 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1762916470334 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1762916470508 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1762916470545 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 32 " "No exact pin location assignment(s) for 2 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1762916470764 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1762916478851 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1762916478935 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1762916478935 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 1 global CLKCTRL_G6 " "Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1762916478984 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1762916478984 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 644 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 644 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1762916478984 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[1\]~inputCLKENA0 246 global CLKCTRL_G7 " "KEY\[1\]~inputCLKENA0 with 246 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1762916478984 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1762916478984 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1762916478984 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[1\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[1\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[1\] PIN_AA15 " "Refclk input I/O pad KEY\[1\] is placed onto PIN_AA15" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1762916478985 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1762916478985 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1762916478985 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762916478986 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1762916480029 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "audio_interface.sdc " "Synopsys Design Constraints File file not found: 'audio_interface.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1762916480031 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1762916480032 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1762916480038 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916480047 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916480047 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916480047 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1762916480047 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1762916480064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1762916480067 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1762916480067 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762916480123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762916480125 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762916480128 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1762916480130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1762916480130 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762916480131 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762916480308 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1762916480309 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762916480309 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762916480408 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1762916480408 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762916480415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762916484998 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1762916485409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:56 " "Fitter placement preparation operations ending: elapsed time is 00:00:56" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762916540955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762916591256 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762916594962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762916594963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762916596329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1762916600217 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762916600217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1762916604812 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1762916604812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762916604817 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.39 " "Total time spent on timing analysis during the Fitter is 3.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1762916607578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762916607641 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762916608200 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762916608201 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762916608687 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762916613029 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1762916613280 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1762916613293 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1762916613293 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1762916613293 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DAC_I2C_SDAT a permanently disabled " "Pin DAC_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DAC_I2C_SDAT } } } { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/audio_interface.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1762916613293 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1762916613293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/output_files/audio_interface.fit.smsg " "Generated suppressed messages file D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/output_files/audio_interface.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762916613431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 242 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 242 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7333 " "Peak virtual memory: 7333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762916614173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 22:03:34 2025 " "Processing ended: Tue Nov 11 22:03:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762916614173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:25 " "Elapsed time: 00:02:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762916614173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:23 " "Total CPU time (on all processors): 00:10:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762916614173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762916614173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1762916615521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762916615521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 22:03:35 2025 " "Processing started: Tue Nov 11 22:03:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762916615521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1762916615521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off audio_interface -c audio_interface " "Command: quartus_asm --read_settings_files=off --write_settings_files=off audio_interface -c audio_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1762916615521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1762916616312 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1762916620917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5241 " "Peak virtual memory: 5241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762916621302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 22:03:41 2025 " "Processing ended: Tue Nov 11 22:03:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762916621302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762916621302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762916621302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1762916621302 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1762916621989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1762916622675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762916622675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 22:03:42 2025 " "Processing started: Tue Nov 11 22:03:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762916622675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762916622675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta audio_interface -c audio_interface " "Command: quartus_sta audio_interface -c audio_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762916622675 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762916622794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762916623405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762916623405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916623446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916623446 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1762916623975 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "audio_interface.sdc " "Synopsys Design Constraints File file not found: 'audio_interface.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1762916624024 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916624024 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762916624028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762916624028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762916624028 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762916624028 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916624028 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762916624029 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BPM_counter:B1\|Step BPM_counter:B1\|Step " "create_clock -period 1.000 -name BPM_counter:B1\|Step BPM_counter:B1\|Step" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762916624029 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name avconf:AVC1\|mI2C_CTRL_CLK avconf:AVC1\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name avconf:AVC1\|mI2C_CTRL_CLK avconf:AVC1\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762916624029 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762916624029 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916624035 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916624035 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916624035 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1762916624035 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1762916624038 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762916624051 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762916624054 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762916624069 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762916624223 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762916624223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.056 " "Worst-case setup slack is -42.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.056            -787.579 CLOCK_50  " "  -42.056            -787.579 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.128             -69.236 BPM_counter:B1\|Step  " "   -5.128             -69.236 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.140            -170.790 avconf:AVC1\|mI2C_CTRL_CLK  " "   -3.140            -170.790 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916624226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.274 " "Worst-case hold slack is 0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 BPM_counter:B1\|Step  " "    0.274               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 CLOCK_50  " "    0.339               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.356               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916624233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.088 " "Worst-case recovery slack is -5.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.088            -115.966 avconf:AVC1\|mI2C_CTRL_CLK  " "   -5.088            -115.966 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.348             -46.253 BPM_counter:B1\|Step  " "   -3.348             -46.253 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.912             -41.596 CLOCK_50  " "   -2.912             -41.596 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916624237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.747 " "Worst-case removal slack is 0.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747               0.000 CLOCK_50  " "    0.747               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.457               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    1.457               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.006               0.000 BPM_counter:B1\|Step  " "    2.006               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916624240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -38.094 avconf:AVC1\|mI2C_CTRL_CLK  " "   -0.394             -38.094 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.200 BPM_counter:B1\|Step  " "   -0.394              -7.200 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 KEY\[0\]  " "    0.041               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.869               0.000 CLOCK_50  " "    8.869               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916624242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916624242 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762916624262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762916624310 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762916625555 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916625652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916625652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916625652 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1762916625652 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762916625666 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762916625682 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762916625682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -45.203 " "Worst-case setup slack is -45.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.203            -796.810 CLOCK_50  " "  -45.203            -796.810 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.112             -68.127 BPM_counter:B1\|Step  " "   -5.112             -68.127 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.045            -167.446 avconf:AVC1\|mI2C_CTRL_CLK  " "   -3.045            -167.446 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916625684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.254 " "Worst-case hold slack is 0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 CLOCK_50  " "    0.254               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 BPM_counter:B1\|Step  " "    0.278               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.364               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916625692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.964 " "Worst-case recovery slack is -4.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.964            -114.080 avconf:AVC1\|mI2C_CTRL_CLK  " "   -4.964            -114.080 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.293             -45.785 BPM_counter:B1\|Step  " "   -3.293             -45.785 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.831             -37.092 CLOCK_50  " "   -2.831             -37.092 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916625694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.471 " "Worst-case removal slack is 0.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 CLOCK_50  " "    0.471               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.496               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    1.496               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.002               0.000 BPM_counter:B1\|Step  " "    2.002               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916625697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -37.235 avconf:AVC1\|mI2C_CTRL_CLK  " "   -0.394             -37.235 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.189 BPM_counter:B1\|Step  " "   -0.394              -7.189 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 KEY\[0\]  " "    0.082               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.821               0.000 CLOCK_50  " "    8.821               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916625699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916625699 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762916625713 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762916625877 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762916626990 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916627089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916627089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916627089 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1762916627089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762916627112 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762916627120 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762916627120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.112 " "Worst-case setup slack is -11.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.112            -308.147 CLOCK_50  " "  -11.112            -308.147 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.068             -40.620 BPM_counter:B1\|Step  " "   -3.068             -40.620 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997             -95.567 avconf:AVC1\|mI2C_CTRL_CLK  " "   -1.997             -95.567 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916627126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.093 " "Worst-case hold slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 BPM_counter:B1\|Step  " "    0.093               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.129               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916627137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.363 " "Worst-case recovery slack is -3.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.363             -76.478 avconf:AVC1\|mI2C_CTRL_CLK  " "   -3.363             -76.478 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.114             -30.938 CLOCK_50  " "   -2.114             -30.938 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.114             -29.455 BPM_counter:B1\|Step  " "   -2.114             -29.455 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916627140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.330 " "Worst-case removal slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 CLOCK_50  " "    0.330               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.617               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 BPM_counter:B1\|Step  " "    0.969               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916627143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.104 " "Worst-case minimum pulse width slack is -0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104              -0.553 KEY\[0\]  " "   -0.104              -0.553 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.045               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 BPM_counter:B1\|Step  " "    0.143               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.788               0.000 CLOCK_50  " "    8.788               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916627146 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762916627163 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916627366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916627366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762916627366 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1762916627366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762916627379 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762916627384 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762916627384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.842 " "Worst-case setup slack is -9.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.842            -265.540 CLOCK_50  " "   -9.842            -265.540 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.957             -38.921 BPM_counter:B1\|Step  " "   -2.957             -38.921 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.944             -90.181 avconf:AVC1\|mI2C_CTRL_CLK  " "   -1.944             -90.181 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916627389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.033 " "Worst-case hold slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 CLOCK_50  " "    0.033               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 BPM_counter:B1\|Step  " "    0.080               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.117               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916627396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.142 " "Worst-case recovery slack is -3.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.142             -73.476 avconf:AVC1\|mI2C_CTRL_CLK  " "   -3.142             -73.476 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.054             -28.647 BPM_counter:B1\|Step  " "   -2.054             -28.647 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.922             -26.941 CLOCK_50  " "   -1.922             -26.941 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916627399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.146 " "Worst-case removal slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 CLOCK_50  " "    0.146               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.640               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 BPM_counter:B1\|Step  " "    0.947               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916627402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.093 " "Worst-case minimum pulse width slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.485 KEY\[0\]  " "   -0.093              -0.485 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.077               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 BPM_counter:B1\|Step  " "    0.150               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.781               0.000 CLOCK_50  " "    8.781               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762916627405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762916627405 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762916628641 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762916628646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5426 " "Peak virtual memory: 5426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762916628723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 22:03:48 2025 " "Processing ended: Tue Nov 11 22:03:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762916628723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762916628723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762916628723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762916628723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1762916629876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762916629876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 22:03:49 2025 " "Processing started: Tue Nov 11 22:03:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762916629876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1762916629876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off audio_interface -c audio_interface " "Command: quartus_eda --read_settings_files=off --write_settings_files=off audio_interface -c audio_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1762916629876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1762916630832 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "audio_interface.vo D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/simulation/questa/ simulation " "Generated file audio_interface.vo in folder \"D:/GitHub/ECE241-Project/ECE241-Project/audio_interface/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1762916631293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762916631365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 22:03:51 2025 " "Processing ended: Tue Nov 11 22:03:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762916631365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762916631365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762916631365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1762916631365 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 425 s " "Quartus Prime Full Compilation was successful. 0 errors, 425 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1762916632032 ""}
