Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  4 21:16:18 2020
| Host         : LAPTOP-OQJ5SABP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: slaveselect (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: spi_clk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_layout/screen_writer_layout/Data_In_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_layout/screen_writer_layout/Data_In_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_layout/screen_writer_layout/Data_In_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_layout/screen_writer_layout/Data_In_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.120        0.000                      0                   43        0.252        0.000                      0                   43        3.000        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clk_pixel_clk_wiz  {0.000 19.789}     39.579          25.266          
  clkfbout_clk_wiz   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_pixel_clk_wiz       31.120        0.000                      0                   43        0.252        0.000                      0                   43       19.289        0.000                       0                    40  
  clkfbout_clk_wiz                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz
  To Clock:  clk_pixel_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       31.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.120ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/b_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 1.997ns (25.301%)  route 5.896ns (74.699%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.086 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.878    vga_layout/clk_pixel
    SLICE_X3Y12          FDRE                                         r  vga_layout/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  vga_layout/hcount_reg[7]/Q
                         net (fo=40, routed)          2.427     2.006    vga_layout/x[7]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.130 r  vga_layout/Data_In_reg[3]_i_167/O
                         net (fo=1, routed)           0.000     2.130    vga_layout/Data_In_reg[3]_i_167_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.531 r  vga_layout/Data_In_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.531    vga_layout/Data_In_reg[3]_i_101_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.802 r  vga_layout/Data_In_reg[3]_i_63/CO[0]
                         net (fo=1, routed)           0.805     3.606    vga_layout/screen_writer_layout/Data_In_reg[3]_i_7_7[0]
    SLICE_X6Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.979 r  vga_layout/screen_writer_layout/Data_In_reg[3]_i_23/O
                         net (fo=2, routed)           0.882     4.862    vga_layout/screen_writer_layout/Data_In_reg[3]_i_23_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     4.986 r  vga_layout/screen_writer_layout/Data_In_reg[3]_i_7/O
                         net (fo=1, routed)           0.639     5.625    vga_layout/screen_writer_layout/Data_In_reg[3]_i_7_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     5.749 f  vga_layout/screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=5, routed)           0.323     6.072    vga_layout/screen_writer_layout/Data_In_reg[3]_i_2_n_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.196 r  vga_layout/screen_writer_layout/g_out[3]_i_1/O
                         net (fo=6, routed)           0.819     7.016    vga_layout/screen_writer_layout_n_0
    SLICE_X0Y25          FDRE                                         r  vga_layout/b_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.502    38.086    vga_layout/clk_pixel
    SLICE_X0Y25          FDRE                                         r  vga_layout/b_out_reg[2]/C
                         clock pessimism              0.564    38.649    
                         clock uncertainty           -0.085    38.564    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429    38.135    vga_layout/b_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.135    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                 31.120    

Slack (MET) :             31.120ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/b_out_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 1.997ns (25.301%)  route 5.896ns (74.699%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.086 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.878    vga_layout/clk_pixel
    SLICE_X3Y12          FDRE                                         r  vga_layout/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  vga_layout/hcount_reg[7]/Q
                         net (fo=40, routed)          2.427     2.006    vga_layout/x[7]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.130 r  vga_layout/Data_In_reg[3]_i_167/O
                         net (fo=1, routed)           0.000     2.130    vga_layout/Data_In_reg[3]_i_167_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.531 r  vga_layout/Data_In_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.531    vga_layout/Data_In_reg[3]_i_101_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.802 r  vga_layout/Data_In_reg[3]_i_63/CO[0]
                         net (fo=1, routed)           0.805     3.606    vga_layout/screen_writer_layout/Data_In_reg[3]_i_7_7[0]
    SLICE_X6Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.979 r  vga_layout/screen_writer_layout/Data_In_reg[3]_i_23/O
                         net (fo=2, routed)           0.882     4.862    vga_layout/screen_writer_layout/Data_In_reg[3]_i_23_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     4.986 r  vga_layout/screen_writer_layout/Data_In_reg[3]_i_7/O
                         net (fo=1, routed)           0.639     5.625    vga_layout/screen_writer_layout/Data_In_reg[3]_i_7_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     5.749 f  vga_layout/screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=5, routed)           0.323     6.072    vga_layout/screen_writer_layout/Data_In_reg[3]_i_2_n_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.196 r  vga_layout/screen_writer_layout/g_out[3]_i_1/O
                         net (fo=6, routed)           0.819     7.016    vga_layout/screen_writer_layout_n_0
    SLICE_X0Y25          FDRE                                         r  vga_layout/b_out_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.502    38.086    vga_layout/clk_pixel
    SLICE_X0Y25          FDRE                                         r  vga_layout/b_out_reg[2]_lopt_replica/C
                         clock pessimism              0.564    38.649    
                         clock uncertainty           -0.085    38.564    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429    38.135    vga_layout/b_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.135    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                 31.120    

Slack (MET) :             31.281ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/r_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 2.073ns (25.600%)  route 6.025ns (74.400%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.089 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.633    -0.879    vga_layout/clk_pixel
    SLICE_X1Y14          FDRE                                         r  vga_layout/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  vga_layout/vcount_reg[9]/Q
                         net (fo=25, routed)          1.732     1.273    vga_layout/y[9]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.327     1.600 r  vga_layout/Data_In_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     1.600    vga_layout/Data_In_reg[3]_i_11_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     1.956 f  vga_layout/Data_In_reg[3]_i_3/CO[0]
                         net (fo=12, routed)          1.212     3.167    vga_layout/screen_writer_layout/r_out_reg[3][0]
    SLICE_X2Y19          LUT2 (Prop_lut2_I1_O)        0.395     3.562 f  vga_layout/screen_writer_layout/Data_In_reg[3]_i_27/O
                         net (fo=3, routed)           0.468     4.030    vga_layout/screen_writer_layout/Data_In_reg[3]_i_27_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I4_O)        0.328     4.358 f  vga_layout/screen_writer_layout/Data_In_reg[3]_i_8/O
                         net (fo=2, routed)           0.718     5.077    vga_layout/screen_writer_layout/Data_In_reg[3]_i_8_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.201 f  vga_layout/screen_writer_layout/addra_reg[7]_i_2/O
                         net (fo=6, routed)           0.842     6.043    vga_layout/screen_writer_layout/Data_In1__29
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.167 r  vga_layout/screen_writer_layout/r_out[2]_i_1/O
                         net (fo=2, routed)           1.052     7.219    vga_layout/screen_writer_layout_n_5
    SLICE_X0Y27          FDRE                                         r  vga_layout/r_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.505    38.089    vga_layout/clk_pixel
    SLICE_X0Y27          FDRE                                         r  vga_layout/r_out_reg[2]/C
                         clock pessimism              0.564    38.652    
                         clock uncertainty           -0.085    38.567    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)       -0.067    38.500    vga_layout/r_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.500    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                 31.281    

Slack (MET) :             31.299ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/g_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        7.727ns  (logic 1.997ns (25.843%)  route 5.730ns (74.157%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.086 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.878    vga_layout/clk_pixel
    SLICE_X3Y12          FDRE                                         r  vga_layout/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  vga_layout/hcount_reg[7]/Q
                         net (fo=40, routed)          2.427     2.006    vga_layout/x[7]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.130 r  vga_layout/Data_In_reg[3]_i_167/O
                         net (fo=1, routed)           0.000     2.130    vga_layout/Data_In_reg[3]_i_167_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.531 r  vga_layout/Data_In_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.531    vga_layout/Data_In_reg[3]_i_101_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.802 r  vga_layout/Data_In_reg[3]_i_63/CO[0]
                         net (fo=1, routed)           0.805     3.606    vga_layout/screen_writer_layout/Data_In_reg[3]_i_7_7[0]
    SLICE_X6Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.979 r  vga_layout/screen_writer_layout/Data_In_reg[3]_i_23/O
                         net (fo=2, routed)           0.882     4.862    vga_layout/screen_writer_layout/Data_In_reg[3]_i_23_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     4.986 r  vga_layout/screen_writer_layout/Data_In_reg[3]_i_7/O
                         net (fo=1, routed)           0.639     5.625    vga_layout/screen_writer_layout/Data_In_reg[3]_i_7_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     5.749 f  vga_layout/screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=5, routed)           0.323     6.072    vga_layout/screen_writer_layout/Data_In_reg[3]_i_2_n_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.196 r  vga_layout/screen_writer_layout/g_out[3]_i_1/O
                         net (fo=6, routed)           0.654     6.850    vga_layout/screen_writer_layout_n_0
    SLICE_X0Y24          FDRE                                         r  vga_layout/g_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.502    38.086    vga_layout/clk_pixel
    SLICE_X0Y24          FDRE                                         r  vga_layout/g_out_reg[2]/C
                         clock pessimism              0.578    38.663    
                         clock uncertainty           -0.085    38.578    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.429    38.149    vga_layout/g_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.149    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                 31.299    

Slack (MET) :             31.299ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/g_out_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        7.727ns  (logic 1.997ns (25.843%)  route 5.730ns (74.157%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.086 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.878    vga_layout/clk_pixel
    SLICE_X3Y12          FDRE                                         r  vga_layout/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  vga_layout/hcount_reg[7]/Q
                         net (fo=40, routed)          2.427     2.006    vga_layout/x[7]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.130 r  vga_layout/Data_In_reg[3]_i_167/O
                         net (fo=1, routed)           0.000     2.130    vga_layout/Data_In_reg[3]_i_167_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.531 r  vga_layout/Data_In_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.531    vga_layout/Data_In_reg[3]_i_101_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.802 r  vga_layout/Data_In_reg[3]_i_63/CO[0]
                         net (fo=1, routed)           0.805     3.606    vga_layout/screen_writer_layout/Data_In_reg[3]_i_7_7[0]
    SLICE_X6Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.979 r  vga_layout/screen_writer_layout/Data_In_reg[3]_i_23/O
                         net (fo=2, routed)           0.882     4.862    vga_layout/screen_writer_layout/Data_In_reg[3]_i_23_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     4.986 r  vga_layout/screen_writer_layout/Data_In_reg[3]_i_7/O
                         net (fo=1, routed)           0.639     5.625    vga_layout/screen_writer_layout/Data_In_reg[3]_i_7_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     5.749 f  vga_layout/screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=5, routed)           0.323     6.072    vga_layout/screen_writer_layout/Data_In_reg[3]_i_2_n_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.196 r  vga_layout/screen_writer_layout/g_out[3]_i_1/O
                         net (fo=6, routed)           0.654     6.850    vga_layout/screen_writer_layout_n_0
    SLICE_X0Y24          FDRE                                         r  vga_layout/g_out_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.502    38.086    vga_layout/clk_pixel
    SLICE_X0Y24          FDRE                                         r  vga_layout/g_out_reg[2]_lopt_replica/C
                         clock pessimism              0.578    38.663    
                         clock uncertainty           -0.085    38.578    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.429    38.149    vga_layout/g_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.149    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                 31.299    

Slack (MET) :             31.404ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/b_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 1.997ns (26.188%)  route 5.629ns (73.812%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.089 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.878    vga_layout/clk_pixel
    SLICE_X3Y12          FDRE                                         r  vga_layout/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  vga_layout/hcount_reg[7]/Q
                         net (fo=40, routed)          2.427     2.006    vga_layout/x[7]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.130 r  vga_layout/Data_In_reg[3]_i_167/O
                         net (fo=1, routed)           0.000     2.130    vga_layout/Data_In_reg[3]_i_167_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.531 r  vga_layout/Data_In_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.531    vga_layout/Data_In_reg[3]_i_101_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.802 r  vga_layout/Data_In_reg[3]_i_63/CO[0]
                         net (fo=1, routed)           0.805     3.606    vga_layout/screen_writer_layout/Data_In_reg[3]_i_7_7[0]
    SLICE_X6Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.979 r  vga_layout/screen_writer_layout/Data_In_reg[3]_i_23/O
                         net (fo=2, routed)           0.882     4.862    vga_layout/screen_writer_layout/Data_In_reg[3]_i_23_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     4.986 r  vga_layout/screen_writer_layout/Data_In_reg[3]_i_7/O
                         net (fo=1, routed)           0.639     5.625    vga_layout/screen_writer_layout/Data_In_reg[3]_i_7_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     5.749 f  vga_layout/screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=5, routed)           0.323     6.072    vga_layout/screen_writer_layout/Data_In_reg[3]_i_2_n_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.196 r  vga_layout/screen_writer_layout/g_out[3]_i_1/O
                         net (fo=6, routed)           0.552     6.748    vga_layout/screen_writer_layout_n_0
    SLICE_X0Y22          FDRE                                         r  vga_layout/b_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.505    38.089    vga_layout/clk_pixel
    SLICE_X0Y22          FDRE                                         r  vga_layout/b_out_reg[3]/C
                         clock pessimism              0.578    38.666    
                         clock uncertainty           -0.085    38.581    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    38.152    vga_layout/b_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.152    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                 31.404    

Slack (MET) :             31.404ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/g_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 1.997ns (26.188%)  route 5.629ns (73.812%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.089 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.878    vga_layout/clk_pixel
    SLICE_X3Y12          FDRE                                         r  vga_layout/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  vga_layout/hcount_reg[7]/Q
                         net (fo=40, routed)          2.427     2.006    vga_layout/x[7]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.130 r  vga_layout/Data_In_reg[3]_i_167/O
                         net (fo=1, routed)           0.000     2.130    vga_layout/Data_In_reg[3]_i_167_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.531 r  vga_layout/Data_In_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.531    vga_layout/Data_In_reg[3]_i_101_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.802 r  vga_layout/Data_In_reg[3]_i_63/CO[0]
                         net (fo=1, routed)           0.805     3.606    vga_layout/screen_writer_layout/Data_In_reg[3]_i_7_7[0]
    SLICE_X6Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.979 r  vga_layout/screen_writer_layout/Data_In_reg[3]_i_23/O
                         net (fo=2, routed)           0.882     4.862    vga_layout/screen_writer_layout/Data_In_reg[3]_i_23_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     4.986 r  vga_layout/screen_writer_layout/Data_In_reg[3]_i_7/O
                         net (fo=1, routed)           0.639     5.625    vga_layout/screen_writer_layout/Data_In_reg[3]_i_7_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     5.749 f  vga_layout/screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=5, routed)           0.323     6.072    vga_layout/screen_writer_layout/Data_In_reg[3]_i_2_n_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.196 r  vga_layout/screen_writer_layout/g_out[3]_i_1/O
                         net (fo=6, routed)           0.552     6.748    vga_layout/screen_writer_layout_n_0
    SLICE_X0Y22          FDRE                                         r  vga_layout/g_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.505    38.089    vga_layout/clk_pixel
    SLICE_X0Y22          FDRE                                         r  vga_layout/g_out_reg[3]/C
                         clock pessimism              0.578    38.666    
                         clock uncertainty           -0.085    38.581    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    38.152    vga_layout/g_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.152    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                 31.404    

Slack (MET) :             31.455ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/r_out_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 2.073ns (26.210%)  route 5.836ns (73.790%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.089 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.633    -0.879    vga_layout/clk_pixel
    SLICE_X1Y14          FDRE                                         r  vga_layout/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  vga_layout/vcount_reg[9]/Q
                         net (fo=25, routed)          1.732     1.273    vga_layout/y[9]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.327     1.600 r  vga_layout/Data_In_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     1.600    vga_layout/Data_In_reg[3]_i_11_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     1.956 f  vga_layout/Data_In_reg[3]_i_3/CO[0]
                         net (fo=12, routed)          1.212     3.167    vga_layout/screen_writer_layout/r_out_reg[3][0]
    SLICE_X2Y19          LUT2 (Prop_lut2_I1_O)        0.395     3.562 f  vga_layout/screen_writer_layout/Data_In_reg[3]_i_27/O
                         net (fo=3, routed)           0.468     4.030    vga_layout/screen_writer_layout/Data_In_reg[3]_i_27_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I4_O)        0.328     4.358 f  vga_layout/screen_writer_layout/Data_In_reg[3]_i_8/O
                         net (fo=2, routed)           0.718     5.077    vga_layout/screen_writer_layout/Data_In_reg[3]_i_8_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.201 f  vga_layout/screen_writer_layout/addra_reg[7]_i_2/O
                         net (fo=6, routed)           0.842     6.043    vga_layout/screen_writer_layout/Data_In1__29
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.167 r  vga_layout/screen_writer_layout/r_out[2]_i_1/O
                         net (fo=2, routed)           0.864     7.031    vga_layout/screen_writer_layout_n_5
    SLICE_X0Y27          FDRE                                         r  vga_layout/r_out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.505    38.089    vga_layout/clk_pixel
    SLICE_X0Y27          FDRE                                         r  vga_layout/r_out_reg[2]_lopt_replica/C
                         clock pessimism              0.564    38.652    
                         clock uncertainty           -0.085    38.567    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)       -0.081    38.486    vga_layout/r_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                 31.455    

Slack (MET) :             32.665ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/b_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 2.073ns (30.373%)  route 4.752ns (69.627%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.091 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.633    -0.879    vga_layout/clk_pixel
    SLICE_X1Y14          FDRE                                         r  vga_layout/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  vga_layout/vcount_reg[9]/Q
                         net (fo=25, routed)          1.732     1.273    vga_layout/y[9]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.327     1.600 r  vga_layout/Data_In_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     1.600    vga_layout/Data_In_reg[3]_i_11_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     1.956 f  vga_layout/Data_In_reg[3]_i_3/CO[0]
                         net (fo=12, routed)          1.212     3.167    vga_layout/screen_writer_layout/r_out_reg[3][0]
    SLICE_X2Y19          LUT2 (Prop_lut2_I1_O)        0.395     3.562 f  vga_layout/screen_writer_layout/Data_In_reg[3]_i_27/O
                         net (fo=3, routed)           0.468     4.030    vga_layout/screen_writer_layout/Data_In_reg[3]_i_27_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I4_O)        0.328     4.358 f  vga_layout/screen_writer_layout/Data_In_reg[3]_i_8/O
                         net (fo=2, routed)           0.718     5.077    vga_layout/screen_writer_layout/Data_In_reg[3]_i_8_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.201 f  vga_layout/screen_writer_layout/addra_reg[7]_i_2/O
                         net (fo=6, routed)           0.622     5.823    vga_layout/screen_writer_layout/Data_In1__29
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.947 r  vga_layout/screen_writer_layout/b_out[1]_i_1/O
                         net (fo=1, routed)           0.000     5.947    vga_layout/screen_writer_layout_n_1
    SLICE_X3Y21          FDRE                                         r  vga_layout/b_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.507    38.091    vga_layout/clk_pixel
    SLICE_X3Y21          FDRE                                         r  vga_layout/b_out_reg[1]/C
                         clock pessimism              0.578    38.668    
                         clock uncertainty           -0.085    38.583    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)        0.029    38.612    vga_layout/b_out_reg[1]
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                 32.665    

Slack (MET) :             32.835ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/g_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 2.073ns (31.139%)  route 4.584ns (68.861%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.091 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.633    -0.879    vga_layout/clk_pixel
    SLICE_X1Y14          FDRE                                         r  vga_layout/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  vga_layout/vcount_reg[9]/Q
                         net (fo=25, routed)          1.732     1.273    vga_layout/y[9]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.327     1.600 r  vga_layout/Data_In_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     1.600    vga_layout/Data_In_reg[3]_i_11_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     1.956 r  vga_layout/Data_In_reg[3]_i_3/CO[0]
                         net (fo=12, routed)          1.212     3.167    vga_layout/screen_writer_layout/r_out_reg[3][0]
    SLICE_X2Y19          LUT2 (Prop_lut2_I1_O)        0.395     3.562 r  vga_layout/screen_writer_layout/Data_In_reg[3]_i_27/O
                         net (fo=3, routed)           0.468     4.030    vga_layout/screen_writer_layout/Data_In_reg[3]_i_27_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I4_O)        0.328     4.358 r  vga_layout/screen_writer_layout/Data_In_reg[3]_i_8/O
                         net (fo=2, routed)           0.718     5.077    vga_layout/screen_writer_layout/Data_In_reg[3]_i_8_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.201 r  vga_layout/screen_writer_layout/addra_reg[7]_i_2/O
                         net (fo=6, routed)           0.454     5.655    vga_layout/screen_writer_layout/Data_In1__29
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124     5.779 r  vga_layout/screen_writer_layout/g_out[1]_i_1/O
                         net (fo=1, routed)           0.000     5.779    vga_layout/screen_writer_layout_n_7
    SLICE_X3Y21          FDRE                                         r  vga_layout/g_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.507    38.091    vga_layout/clk_pixel
    SLICE_X3Y21          FDRE                                         r  vga_layout/g_out_reg[1]/C
                         clock pessimism              0.578    38.668    
                         clock uncertainty           -0.085    38.583    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)        0.031    38.614    vga_layout/g_out_reg[1]
  -------------------------------------------------------------------
                         required time                         38.614    
                         arrival time                          -5.779    
  -------------------------------------------------------------------
                         slack                                 32.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.951%)  route 0.172ns (48.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.589    -0.592    vga_layout/clk_pixel
    SLICE_X5Y13          FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_layout/hcount_reg[0]/Q
                         net (fo=34, routed)          0.172    -0.279    vga_layout/x[0]
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.045    -0.234 r  vga_layout/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    vga_layout/hcount[5]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  vga_layout/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.831    vga_layout/clk_pixel
    SLICE_X7Y14          FDRE                                         r  vga_layout/hcount_reg[5]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X7Y14          FDRE (Hold_fdre_C_D)         0.091    -0.486    vga_layout/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.101%)  route 0.164ns (46.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.591    -0.590    vga_layout/clk_pixel
    SLICE_X1Y13          FDRE                                         r  vga_layout/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_layout/vcount_reg[4]/Q
                         net (fo=19, routed)          0.164    -0.285    vga_layout/y[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  vga_layout/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    vga_layout/vcount[4]
    SLICE_X1Y13          FDRE                                         r  vga_layout/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.861    -0.829    vga_layout/clk_pixel
    SLICE_X1Y13          FDRE                                         r  vga_layout/vcount_reg[4]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.091    -0.499    vga_layout/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.923%)  route 0.207ns (53.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.591    -0.590    vga_layout/clk_pixel
    SLICE_X3Y13          FDRE                                         r  vga_layout/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_layout/hcount_reg[8]/Q
                         net (fo=33, routed)          0.207    -0.242    vga_layout/x[8]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.042    -0.200 r  vga_layout/hcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.200    vga_layout/hcount[9]_i_2_n_0
    SLICE_X3Y13          FDRE                                         r  vga_layout/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.861    -0.829    vga_layout/clk_pixel
    SLICE_X3Y13          FDRE                                         r  vga_layout/hcount_reg[9]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.107    -0.483    vga_layout/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.433%)  route 0.190ns (50.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.591    -0.590    vga_layout/clk_pixel
    SLICE_X1Y14          FDRE                                         r  vga_layout/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_layout/vcount_reg[1]/Q
                         net (fo=21, routed)          0.190    -0.259    vga_layout/y[1]
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045    -0.214 r  vga_layout/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    vga_layout/vcount[1]
    SLICE_X1Y14          FDRE                                         r  vga_layout/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.861    -0.829    vga_layout/clk_pixel
    SLICE_X1Y14          FDRE                                         r  vga_layout/vcount_reg[1]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.092    -0.498    vga_layout/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.591    -0.590    vga_layout/clk_pixel
    SLICE_X1Y14          FDRE                                         r  vga_layout/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  vga_layout/vcount_reg[3]/Q
                         net (fo=23, routed)          0.192    -0.258    vga_layout/y[3]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.045    -0.213 r  vga_layout/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga_layout/vcount[2]
    SLICE_X1Y14          FDRE                                         r  vga_layout/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.861    -0.829    vga_layout/clk_pixel
    SLICE_X1Y14          FDRE                                         r  vga_layout/vcount_reg[2]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.092    -0.498    vga_layout/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.592    -0.589    vga_layout/clk_pixel
    SLICE_X3Y12          FDRE                                         r  vga_layout/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_layout/hcount_reg[7]/Q
                         net (fo=40, routed)          0.195    -0.254    vga_layout/x[7]
    SLICE_X3Y12          LUT4 (Prop_lut4_I3_O)        0.045    -0.209 r  vga_layout/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    vga_layout/hcount[7]
    SLICE_X3Y12          FDRE                                         r  vga_layout/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    -0.828    vga_layout/clk_pixel
    SLICE_X3Y12          FDRE                                         r  vga_layout/hcount_reg[7]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.091    -0.498    vga_layout/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.093%)  route 0.173ns (42.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.592    -0.589    vga_layout/clk_pixel
    SLICE_X3Y12          FDRE                                         r  vga_layout/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  vga_layout/vcount_reg[0]/Q
                         net (fo=18, routed)          0.173    -0.289    vga_layout/y[0]
    SLICE_X3Y12          LUT2 (Prop_lut2_I1_O)        0.102    -0.187 r  vga_layout/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_layout/vcount[0]
    SLICE_X3Y12          FDRE                                         r  vga_layout/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.862    -0.828    vga_layout/clk_pixel
    SLICE_X3Y12          FDRE                                         r  vga_layout/vcount_reg[0]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.107    -0.482    vga_layout/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.328%)  route 0.207ns (52.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.591    -0.590    vga_layout/clk_pixel
    SLICE_X3Y13          FDRE                                         r  vga_layout/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_layout/hcount_reg[8]/Q
                         net (fo=33, routed)          0.207    -0.242    vga_layout/x[8]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.045    -0.197 r  vga_layout/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    vga_layout/hcount[8]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  vga_layout/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.861    -0.829    vga_layout/clk_pixel
    SLICE_X3Y13          FDRE                                         r  vga_layout/hcount_reg[8]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.091    -0.499    vga_layout/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.183ns (44.513%)  route 0.228ns (55.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.589    -0.592    vga_layout/clk_pixel
    SLICE_X5Y13          FDRE                                         r  vga_layout/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_layout/hcount_reg[1]/Q
                         net (fo=30, routed)          0.228    -0.223    vga_layout/x[1]
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.042    -0.181 r  vga_layout/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    vga_layout/hcount[2]_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  vga_layout/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.831    vga_layout/clk_pixel
    SLICE_X5Y13          FDRE                                         r  vga_layout/hcount_reg[2]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.107    -0.485    vga_layout/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.432%)  route 0.230ns (55.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.589    -0.592    vga_layout/clk_pixel
    SLICE_X5Y13          FDRE                                         r  vga_layout/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_layout/hcount_reg[1]/Q
                         net (fo=30, routed)          0.230    -0.221    vga_layout/x[1]
    SLICE_X5Y13          LUT5 (Prop_lut5_I2_O)        0.043    -0.178 r  vga_layout/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    vga_layout/hcount[4]_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  vga_layout/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.831    vga_layout/clk_pixel
    SLICE_X5Y13          FDRE                                         r  vga_layout/hcount_reg[4]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.107    -0.485    vga_layout/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz
Waveform(ns):       { 0.000 19.789 }
Period(ns):         39.579
Sources:            { clock_layout/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y6      vga_layout/screen_writer_layout/block_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y6      vga_layout/screen_writer_layout/block_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y7      vga_layout/screen_writer_layout/wall_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y7      vga_layout/screen_writer_layout/wall_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.579      37.424     BUFGCTRL_X0Y0    clock_layout/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.579      38.330     MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X3Y13      vga_layout/hcount_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X1Y24      vga_layout/hsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X3Y21      vga_layout/r_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X0Y27      vga_layout/r_out_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.579      173.781    MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y24      vga_layout/hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y24      vga_layout/hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y25      vga_layout/b_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y25      vga_layout/b_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y25      vga_layout/b_out_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y25      vga_layout/b_out_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y24      vga_layout/g_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y24      vga_layout/g_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y24      vga_layout/g_out_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y24      vga_layout/g_out_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y13      vga_layout/hcount_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y13      vga_layout/hcount_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y24      vga_layout/hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y24      vga_layout/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y21      vga_layout/r_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y21      vga_layout/r_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y27      vga_layout/r_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y27      vga_layout/r_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y27      vga_layout/r_out_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y27      vga_layout/r_out_reg[2]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_layout/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clock_layout/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBOUT



