	.file	"custom_md5.c"
__SP_H__ = 0x3e
__SP_L__ = 0x3d
__SREG__ = 0x3f
__tmp_reg__ = 0
__zero_reg__ = 1
	.text
.global	md5_transform
	.type	md5_transform, @function
md5_transform:
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,18
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 18 */
/* stack size = 34 */
.L__stack_usage = 34
	std Y+18,r25
	std Y+17,r24
	movw r30,r22
	movw r26,r24
	ld r16,X+
	ld r17,X+
	ld r18,X+
	ld r19,X
	sbiw r26,3
	std Y+13,r16
	std Y+14,r17
	std Y+15,r18
	std Y+16,r19
	adiw r26,4
	ld r16,X+
	ld r17,X+
	ld r18,X+
	ld r19,X
	sbiw r26,4+3
	std Y+1,r16
	std Y+2,r17
	std Y+3,r18
	std Y+4,r19
	adiw r26,8
	ld r16,X+
	ld r17,X+
	ld r18,X+
	ld r19,X
	sbiw r26,8+3
	std Y+5,r16
	std Y+6,r17
	std Y+7,r18
	std Y+8,r19
	adiw r26,12
	ld r16,X+
	ld r17,X+
	ld r18,X+
	ld r19,X
	sbiw r26,12+3
	std Y+9,r16
	std Y+10,r17
	std Y+11,r18
	std Y+12,r19
	ldd r26,Z+1
	ld r24,Z
	mov r25,r26
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	ldd r16,Y+13
	ldd r17,Y+14
	ldd r18,Y+15
	ldd r19,Y+16
	add r24,r16
	adc r25,r17
	adc r26,r18
	adc r27,r19
	ldd r12,Y+5
	ldd r13,Y+6
	ldd r14,Y+7
	ldd r15,Y+8
	ldd r18,Y+9
	ldd r19,Y+10
	ldd r20,Y+11
	ldd r21,Y+12
	eor r12,r18
	eor r13,r19
	eor r14,r20
	eor r15,r21
	ldd r16,Y+1
	ldd r17,Y+2
	ldd r18,Y+3
	ldd r19,Y+4
	and r12,r16
	and r13,r17
	and r14,r18
	and r15,r19
	ldd r18,Y+9
	ldd r19,Y+10
	ldd r20,Y+11
	ldd r21,Y+12
	eor r12,r18
	eor r13,r19
	eor r14,r20
	eor r15,r21
	add r12,r24
	adc r13,r25
	adc r14,r26
	adc r15,r27
	movw r26,r14
	movw r24,r12
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	ldi r22,25
	1:
	lsr r15
	ror r14
	ror r13
	ror r12
	dec r22
	brne 1b
	or r12,r24
	or r13,r25
	or r14,r26
	or r15,r27
	ldd r24,Y+1
	ldd r25,Y+2
	ldd r26,Y+3
	ldd r27,Y+4
	add r12,r24
	adc r13,r25
	adc r14,r26
	adc r15,r27
	ldd r4,Z+5
	ldd r24,Z+4
	mov r5,r4
	mov r4,r24
	mov __tmp_reg__,r5
	lsl r0
	sbc r6,r6
	sbc r7,r7
	add r4,r18
	adc r5,r19
	adc r6,r20
	adc r7,r21
	ldd r24,Y+1
	ldd r25,Y+2
	ldd r26,Y+3
	ldd r27,Y+4
	ldd r16,Y+5
	ldd r17,Y+6
	ldd r18,Y+7
	ldd r19,Y+8
	eor r24,r16
	eor r25,r17
	eor r26,r18
	eor r27,r19
	and r24,r12
	and r25,r13
	and r26,r14
	and r27,r15
	eor r24,r16
	eor r25,r17
	eor r26,r18
	eor r27,r19
	add r4,r24
	adc r5,r25
	adc r6,r26
	adc r7,r27
	movw r26,r6
	movw r24,r4
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	ldi r23,25
	1:
	lsr r7
	ror r6
	ror r5
	ror r4
	dec r23
	brne 1b
	or r4,r24
	or r5,r25
	or r6,r26
	or r7,r27
	add r4,r12
	adc r5,r13
	adc r6,r14
	adc r7,r15
	ldd r20,Z+9
	ldd r24,Z+8
	mov r21,r20
	mov r20,r24
	mov __tmp_reg__,r21
	lsl r0
	sbc r22,r22
	sbc r23,r23
	add r20,r16
	adc r21,r17
	adc r22,r18
	adc r23,r19
	ldd r24,Y+1
	ldd r25,Y+2
	ldd r26,Y+3
	ldd r27,Y+4
	eor r24,r12
	eor r25,r13
	eor r26,r14
	eor r27,r15
	and r24,r4
	and r25,r5
	and r26,r6
	and r27,r7
	ldd r16,Y+1
	ldd r17,Y+2
	ldd r18,Y+3
	ldd r19,Y+4
	eor r24,r16
	eor r25,r17
	eor r26,r18
	eor r27,r19
	add r24,r20
	adc r25,r21
	adc r26,r22
	adc r27,r23
	movw r8,r24
	movw r10,r26
	lsl r8
	rol r9
	rol r10
	rol r11
	lsl r8
	rol r9
	rol r10
	rol r11
	lsl r8
	rol r9
	rol r10
	rol r11
	lsl r8
	rol r9
	rol r10
	rol r11
	lsl r8
	rol r9
	rol r10
	rol r11
	lsl r8
	rol r9
	rol r10
	rol r11
	lsl r8
	rol r9
	rol r10
	rol r11
	movw r20,r24
	movw r22,r26
	ldi r26,25
	1:
	lsr r23
	ror r22
	ror r21
	ror r20
	dec r26
	brne 1b
	or r20,r8
	or r21,r9
	or r22,r10
	or r23,r11
	add r20,r4
	adc r21,r5
	adc r22,r6
	adc r23,r7
	ldd r8,Z+13
	ldd r24,Z+12
	mov r9,r8
	mov r8,r24
	mov __tmp_reg__,r9
	lsl r0
	sbc r10,r10
	sbc r11,r11
	add r8,r16
	adc r9,r17
	adc r10,r18
	adc r11,r19
	movw r26,r6
	movw r24,r4
	eor r24,r12
	eor r25,r13
	eor r26,r14
	eor r27,r15
	and r24,r20
	and r25,r21
	and r26,r22
	and r27,r23
	eor r24,r12
	eor r25,r13
	eor r26,r14
	eor r27,r15
	add r8,r24
	adc r9,r25
	adc r10,r26
	adc r11,r27
	movw r26,r10
	movw r24,r8
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	ldi r17,25
	1:
	lsr r11
	ror r10
	ror r9
	ror r8
	dec r17
	brne 1b
	or r8,r24
	or r9,r25
	or r10,r26
	or r11,r27
	add r8,r20
	adc r9,r21
	adc r10,r22
	adc r11,r23
	ldd r26,Z+17
	ldd r24,Z+16
	mov r25,r26
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	add r12,r24
	adc r13,r25
	adc r14,r26
	adc r15,r27
	movw r26,r6
	movw r24,r4
	eor r24,r20
	eor r25,r21
	eor r26,r22
	eor r27,r23
	and r24,r8
	and r25,r9
	and r26,r10
	and r27,r11
	eor r24,r4
	eor r25,r5
	eor r26,r6
	eor r27,r7
	add r12,r24
	adc r13,r25
	adc r14,r26
	adc r15,r27
	movw r26,r14
	movw r24,r12
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	ldi r16,25
	1:
	lsr r15
	ror r14
	ror r13
	ror r12
	dec r16
	brne 1b
	or r12,r24
	or r13,r25
	or r14,r26
	or r15,r27
	add r12,r8
	adc r13,r9
	adc r14,r10
	adc r15,r11
	ldd r18,Z+21
	ldd r24,Z+20
	mov r25,r18
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	add r4,r24
	adc r5,r25
	adc r6,r26
	adc r7,r27
	movw r26,r22
	movw r24,r20
	eor r24,r8
	eor r25,r9
	eor r26,r10
	eor r27,r11
	and r24,r12
	and r25,r13
	and r26,r14
	and r27,r15
	eor r24,r20
	eor r25,r21
	eor r26,r22
	eor r27,r23
	add r24,r4
	adc r25,r5
	adc r26,r6
	adc r27,r7
	movw r16,r24
	movw r18,r26
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	movw r4,r24
	movw r6,r26
	ldi r24,25
	1:
	lsr r7
	ror r6
	ror r5
	ror r4
	dec r24
	brne 1b
	or r4,r16
	or r5,r17
	or r6,r18
	or r7,r19
	add r4,r12
	adc r5,r13
	adc r6,r14
	adc r7,r15
	ldd r25,Z+25
	ldd r24,Z+24
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	add r20,r24
	adc r21,r25
	adc r22,r26
	adc r23,r27
	movw r18,r10
	movw r16,r8
	eor r16,r12
	eor r17,r13
	eor r18,r14
	eor r19,r15
	and r16,r4
	and r17,r5
	and r18,r6
	and r19,r7
	eor r16,r8
	eor r17,r9
	eor r18,r10
	eor r19,r11
	add r16,r20
	adc r17,r21
	adc r18,r22
	adc r19,r23
	movw r24,r18
	movw r22,r16
	lsl r22
	rol r23
	rol r24
	rol r25
	lsl r22
	rol r23
	rol r24
	rol r25
	lsl r22
	rol r23
	rol r24
	rol r25
	lsl r22
	rol r23
	rol r24
	rol r25
	lsl r22
	rol r23
	rol r24
	rol r25
	lsl r22
	rol r23
	rol r24
	rol r25
	lsl r22
	rol r23
	rol r24
	rol r25
	ldi r20,25
	1:
	lsr r19
	ror r18
	ror r17
	ror r16
	dec r20
	brne 1b
	or r16,r22
	or r17,r23
	or r18,r24
	or r19,r25
	add r16,r4
	adc r17,r5
	adc r18,r6
	adc r19,r7
	ldd r22,Z+29
	ldd r24,Z+28
	mov r23,r22
	mov r22,r24
	mov __tmp_reg__,r23
	lsl r0
	sbc r24,r24
	sbc r25,r25
	add r8,r22
	adc r9,r23
	adc r10,r24
	adc r11,r25
	movw r26,r14
	movw r24,r12
	eor r24,r4
	eor r25,r5
	eor r26,r6
	eor r27,r7
	and r24,r16
	and r25,r17
	and r26,r18
	and r27,r19
	eor r24,r12
	eor r25,r13
	eor r26,r14
	eor r27,r15
	add r8,r24
	adc r9,r25
	adc r10,r26
	adc r11,r27
	movw r26,r10
	movw r24,r8
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	ldi r21,25
	1:
	lsr r11
	ror r10
	ror r9
	ror r8
	dec r21
	brne 1b
	or r8,r24
	or r9,r25
	or r10,r26
	or r11,r27
	add r8,r16
	adc r9,r17
	adc r10,r18
	adc r11,r19
	ldd r20,Z+33
	ldd r24,Z+32
	mov r21,r20
	mov r20,r24
	mov __tmp_reg__,r21
	lsl r0
	sbc r22,r22
	sbc r23,r23
	add r12,r20
	adc r13,r21
	adc r14,r22
	adc r15,r23
	movw r26,r6
	movw r24,r4
	eor r24,r16
	eor r25,r17
	eor r26,r18
	eor r27,r19
	and r24,r8
	and r25,r9
	and r26,r10
	and r27,r11
	eor r24,r4
	eor r25,r5
	eor r26,r6
	eor r27,r7
	add r12,r24
	adc r13,r25
	adc r14,r26
	adc r15,r27
	movw r26,r14
	movw r24,r12
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	ldi r22,25
	1:
	lsr r15
	ror r14
	ror r13
	ror r12
	dec r22
	brne 1b
	or r12,r24
	or r13,r25
	or r14,r26
	or r15,r27
	add r12,r8
	adc r13,r9
	adc r14,r10
	adc r15,r11
	ldd r25,Z+37
	ldd r24,Z+36
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	add r24,r4
	adc r25,r5
	adc r26,r6
	adc r27,r7
	movw r22,r18
	movw r20,r16
	eor r20,r8
	eor r21,r9
	eor r22,r10
	eor r23,r11
	and r20,r12
	and r21,r13
	and r22,r14
	and r23,r15
	eor r20,r16
	eor r21,r17
	eor r22,r18
	eor r23,r19
	movw r4,r24
	movw r6,r26
	add r4,r20
	adc r5,r21
	adc r6,r22
	adc r7,r23
	movw r22,r6
	movw r20,r4
	lsl r20
	rol r21
	rol r22
	rol r23
	lsl r20
	rol r21
	rol r22
	rol r23
	lsl r20
	rol r21
	rol r22
	rol r23
	lsl r20
	rol r21
	rol r22
	rol r23
	lsl r20
	rol r21
	rol r22
	rol r23
	lsl r20
	rol r21
	rol r22
	rol r23
	lsl r20
	rol r21
	rol r22
	rol r23
	ldi r26,25
	1:
	lsr r7
	ror r6
	ror r5
	ror r4
	dec r26
	brne 1b
	or r4,r20
	or r5,r21
	or r6,r22
	or r7,r23
	add r4,r12
	adc r5,r13
	adc r6,r14
	adc r7,r15
	ldd r20,Z+41
	ldd r24,Z+40
	mov r21,r20
	mov r20,r24
	mov __tmp_reg__,r21
	lsl r0
	sbc r22,r22
	sbc r23,r23
	add r16,r20
	adc r17,r21
	adc r18,r22
	adc r19,r23
	movw r22,r10
	movw r20,r8
	eor r20,r12
	eor r21,r13
	eor r22,r14
	eor r23,r15
	and r20,r4
	and r21,r5
	and r22,r6
	and r23,r7
	eor r20,r8
	eor r21,r9
	eor r22,r10
	eor r23,r11
	add r20,r16
	adc r21,r17
	adc r22,r18
	adc r23,r19
	movw r26,r22
	movw r24,r20
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	ldi r17,25
	1:
	lsr r23
	ror r22
	ror r21
	ror r20
	dec r17
	brne 1b
	or r20,r24
	or r21,r25
	or r22,r26
	or r23,r27
	add r20,r4
	adc r21,r5
	adc r22,r6
	adc r23,r7
	ldd r18,Z+45
	ldd r24,Z+44
	mov r25,r18
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	add r8,r24
	adc r9,r25
	adc r10,r26
	adc r11,r27
	movw r26,r14
	movw r24,r12
	eor r24,r4
	eor r25,r5
	eor r26,r6
	eor r27,r7
	and r24,r20
	and r25,r21
	and r26,r22
	and r27,r23
	eor r24,r12
	eor r25,r13
	eor r26,r14
	eor r27,r15
	add r8,r24
	adc r9,r25
	adc r10,r26
	adc r11,r27
	movw r26,r10
	movw r24,r8
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	ldi r16,25
	1:
	lsr r11
	ror r10
	ror r9
	ror r8
	dec r16
	brne 1b
	or r8,r24
	or r9,r25
	or r10,r26
	or r11,r27
	add r8,r20
	adc r9,r21
	adc r10,r22
	adc r11,r23
	ldd r25,Z+49
	ldd r24,Z+48
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	add r24,r12
	adc r25,r13
	adc r26,r14
	adc r27,r15
	movw r18,r6
	movw r16,r4
	eor r16,r20
	eor r17,r21
	eor r18,r22
	eor r19,r23
	and r16,r8
	and r17,r9
	and r18,r10
	and r19,r11
	eor r16,r4
	eor r17,r5
	eor r18,r6
	eor r19,r7
	movw r12,r24
	movw r14,r26
	add r12,r16
	adc r13,r17
	adc r14,r18
	adc r15,r19
	movw r18,r14
	movw r16,r12
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	ldi r24,25
	1:
	lsr r15
	ror r14
	ror r13
	ror r12
	dec r24
	brne 1b
	or r12,r16
	or r13,r17
	or r14,r18
	or r15,r19
	add r12,r8
	adc r13,r9
	adc r14,r10
	adc r15,r11
	ldd r26,Z+53
	ldd r24,Z+52
	mov r25,r26
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	add r4,r24
	adc r5,r25
	adc r6,r26
	adc r7,r27
	movw r26,r22
	movw r24,r20
	eor r24,r8
	eor r25,r9
	eor r26,r10
	eor r27,r11
	and r24,r12
	and r25,r13
	and r26,r14
	and r27,r15
	eor r24,r20
	eor r25,r21
	eor r26,r22
	eor r27,r23
	add r4,r24
	adc r5,r25
	adc r6,r26
	adc r7,r27
	movw r26,r6
	movw r24,r4
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	ldi r18,25
	1:
	lsr r7
	ror r6
	ror r5
	ror r4
	dec r18
	brne 1b
	or r4,r24
	or r5,r25
	or r6,r26
	or r7,r27
	add r4,r12
	adc r5,r13
	adc r6,r14
	adc r7,r15
	ldd r16,Z+57
	ldd r24,Z+56
	mov r17,r16
	mov r16,r24
	mov __tmp_reg__,r17
	lsl r0
	sbc r18,r18
	sbc r19,r19
	add r20,r16
	adc r21,r17
	adc r22,r18
	adc r23,r19
	movw r26,r10
	movw r24,r8
	eor r24,r12
	eor r25,r13
	eor r26,r14
	eor r27,r15
	and r24,r4
	and r25,r5
	and r26,r6
	and r27,r7
	eor r24,r8
	eor r25,r9
	eor r26,r10
	eor r27,r11
	add r20,r24
	adc r21,r25
	adc r22,r26
	adc r23,r27
	movw r26,r22
	movw r24,r20
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	ldi r19,25
	1:
	lsr r23
	ror r22
	ror r21
	ror r20
	dec r19
	brne 1b
	or r20,r24
	or r21,r25
	or r22,r26
	or r23,r27
	add r20,r4
	adc r21,r5
	adc r22,r6
	adc r23,r7
	ldd r24,Z+61
	ldd r25,Z+60
	eor r24,r25
	eor r25,r24
	eor r24,r25
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	add r8,r24
	adc r9,r25
	adc r10,r26
	adc r11,r27
	movw r26,r14
	movw r24,r12
	eor r24,r4
	eor r25,r5
	eor r26,r6
	eor r27,r7
	and r24,r20
	and r25,r21
	and r26,r22
	and r27,r23
	eor r24,r12
	eor r25,r13
	eor r26,r14
	eor r27,r15
	add r8,r24
	adc r9,r25
	adc r10,r26
	adc r11,r27
	movw r26,r10
	movw r24,r8
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	lsl r24
	rol r25
	rol r26
	rol r27
	ldi r18,25
	1:
	lsr r11
	ror r10
	ror r9
	ror r8
	dec r18
	brne 1b
	or r8,r24
	or r9,r25
	or r10,r26
	or r11,r27
	ldd r24,Y+13
	ldd r25,Y+14
	ldd r26,Y+15
	ldd r27,Y+16
	add r12,r24
	adc r13,r25
	adc r14,r26
	adc r15,r27
	ldd r26,Y+17
	ldd r27,Y+18
	st X+,r12
	st X+,r13
	st X+,r14
	st X,r15
	sbiw r26,3
	ldd r24,Y+1
	ldd r25,Y+2
	ldd r26,Y+3
	ldd r27,Y+4
	add r24,r20
	adc r25,r21
	adc r26,r22
	adc r27,r23
	add r24,r8
	adc r25,r9
	adc r26,r10
	adc r27,r11
	ldd r30,Y+17
	ldd r31,Y+18
	std Z+4,r24
	std Z+5,r25
	std Z+6,r26
	std Z+7,r27
	ldd r16,Y+5
	ldd r17,Y+6
	ldd r18,Y+7
	ldd r19,Y+8
	add r20,r16
	adc r21,r17
	adc r22,r18
	adc r23,r19
	std Z+8,r20
	std Z+9,r21
	std Z+10,r22
	std Z+11,r23
	ldd r16,Y+9
	ldd r17,Y+10
	ldd r18,Y+11
	ldd r19,Y+12
	add r4,r16
	adc r5,r17
	adc r6,r18
	adc r7,r19
	std Z+12,r4
	std Z+13,r5
	std Z+14,r6
	std Z+15,r7
/* epilogue start */
	adiw r28,18
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	ret
	.size	md5_transform, .-md5_transform
.global	md5_init
	.type	md5_init, @function
md5_init:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	movw r30,r24
	ldi r24,lo8(1)
	ldi r25,lo8(35)
	ldi r26,lo8(69)
	ldi r27,lo8(103)
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	ldi r24,lo8(-119)
	ldi r25,lo8(-85)
	ldi r26,lo8(-51)
	ldi r27,lo8(-17)
	std Z+4,r24
	std Z+5,r25
	std Z+6,r26
	std Z+7,r27
	ldi r24,lo8(-2)
	ldi r25,lo8(-36)
	ldi r26,lo8(-70)
	ldi r27,lo8(-104)
	std Z+8,r24
	std Z+9,r25
	std Z+10,r26
	std Z+11,r27
	ldi r24,lo8(118)
	ldi r25,lo8(84)
	ldi r26,lo8(50)
	ldi r27,lo8(16)
	std Z+12,r24
	std Z+13,r25
	std Z+14,r26
	std Z+15,r27
/* epilogue start */
	ret
	.size	md5_init, .-md5_init
	.ident	"GCC: (GNU) 7.3.0"
