module top_module (
    input clk,
    input reset,
    input [31:0] in,
    output [31:0] out
);
    
    reg [31:0]in_last;
    
    always@(posedge clk)begin
        if(reset) 
            out = 'd0;
        else begin
            for(integer i=0;i<32;i=i+1)begin
                if((in[i]==0) && (in_last[i]==1))
                    out[i]='d1;
                else
                    out[i]=out[i];
            end
        end
            in_last = in;
        end 

endmodule
