****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-capacitance
	-crosstalk_delta
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Fri Mar 20 19:06:36 2020
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk

  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)                 0.000    0.179    0.000    0.003 &    0.328 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)                            0.029             0.203 &    0.531 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)             1    2.288 
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)                  0.000    0.029    0.000    0.000 &    0.531 f
  data arrival time                                                                                                     0.531

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)                0.000    0.223    0.000    0.005 &    0.438 r
  clock reconvergence pessimism                                                                             -0.000      0.438
  library hold time                                                                                          0.021      0.459
  data required time                                                                                                    0.459
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.459
  data arrival time                                                                                                    -0.531
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)                 0.000    0.179    0.000    0.003 &    0.328 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)                            0.030             0.203 &    0.531 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)             1    2.314 
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)                  0.000    0.030    0.000    0.000 &    0.531 f
  data arrival time                                                                                                     0.531

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)                0.000    0.223    0.000    0.005 &    0.438 r
  clock reconvergence pessimism                                                                             -0.000      0.438
  library hold time                                                                                          0.021      0.459
  data required time                                                                                                    0.459
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.459
  data arrival time                                                                                                    -0.531
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.072


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                         Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                                   0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                                             0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                              1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                                  0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                                            0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                              3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                                   0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                                             0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                              2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                                0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                                          0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                                             5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                            0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                                      0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                                        6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                                        0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                                  0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                                  177  370.220 
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)                0.000    0.179    0.000    0.003 &    0.328 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)                           0.032             0.205 &    0.533 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)            1    3.458 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)                  0.000    0.032    0.000    0.000 &    0.533 f
  data arrival time                                                                                                                   0.533

  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                                  0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                                            0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                              1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                                  0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                                            0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                              2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                                  0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                                            0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                              3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                                 0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                                           0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                              5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                                            0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                                      0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                                        6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                                         0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                                   0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                                   176  457.337 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)                0.000    0.224    0.000    0.005 &    0.438 r
  clock reconvergence pessimism                                                                                           -0.000      0.438
  library hold time                                                                                                        0.021      0.459
  data required time                                                                                                                  0.459
  --------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                  0.459
  data arrival time                                                                                                                  -0.533
  --------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                         0.075


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)                 0.000    0.179    0.000    0.003 &    0.328 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)                            0.035             0.207 &    0.535 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)             1    4.567 
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)                 -0.004    0.035   -0.001   -0.000 &    0.534 f
  data arrival time                                                                                                     0.534

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)                0.000    0.223    0.000    0.005 &    0.438 r
  clock reconvergence pessimism                                                                             -0.000      0.438
  library hold time                                                                                          0.020      0.458
  data required time                                                                                                    0.458
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.458
  data arrival time                                                                                                    -0.534
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.076


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                         Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                                   0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                                             0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                              1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                                  0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                                            0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                              3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                                   0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                                             0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                              2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                                0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                                          0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                                             5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                            0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                                      0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                                        6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                                        0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                                  0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                                  177  370.220 
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)                0.000    0.179    0.000    0.003 &    0.328 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)                           0.034             0.207 &    0.535 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)            1    4.453 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)                 -0.001    0.034   -0.000   -0.000 &    0.535 f
  data arrival time                                                                                                                   0.535

  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                                  0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                                            0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                              1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                                  0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                                            0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                              2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                                  0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                                            0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                              3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                                 0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                                           0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                              5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                                            0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                                      0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                                        6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                                         0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                                   0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                                   176  457.337 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)                0.000    0.223    0.000    0.005 &    0.438 r
  clock reconvergence pessimism                                                                                           -0.000      0.438
  library hold time                                                                                                        0.020      0.458
  data required time                                                                                                                  0.458
  --------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                  0.458
  data arrival time                                                                                                                  -0.535
  --------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                         0.077


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                0.000      0.000
  clock source latency                                                                                      0.000      0.000
  clk_i (in)                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                      2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                    0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                              0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                               1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                   0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                             0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                               3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                    0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                              0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                               2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                 0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                           0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                              5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                             0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                       0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                         6  188.379 
  core/CTSINVX16_G1B1I1/INP (INVX8)                                              0.000    0.146    0.000    0.023 &    0.220 f
  core/CTSINVX16_G1B1I1/ZN (INVX8)                                                        0.169             0.093 &    0.312 r
  core/clk_i_G1B6I1 (net)                                        156  333.007 
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX1)                 0.000    0.170    0.000    0.004 &    0.316 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/Q (DFFX1)                            0.080             0.238 &    0.554 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (net)             2   25.099 
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/D (DFFX1)                 -0.018    0.081   -0.012   -0.011 &    0.543 f
  data arrival time                                                                                                    0.543

  clock core_clk (rise edge)                                                                                0.000      0.000
  clock source latency                                                                                      0.000      0.000
  clk_i (in)                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                      2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                   0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                             0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                               1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                   0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                             0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                               2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                   0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                             0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                               3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                  0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                            0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                               5  180.993 
  CTSINVX16_G1B2I20/INP (INVX4)                                                  0.000    0.076    0.000    0.001 &    0.185 r
  CTSINVX16_G1B2I20/ZN (INVX4)                                                            0.199             0.109 &    0.294 f
  clk_i_G1B5I20 (net)                                              7  273.179 
  core/CTSINVX16_G1B1I82_1/INP (INVX8)                                           0.000    0.208    0.000    0.026 &    0.320 f
  core/CTSINVX16_G1B1I82_1/ZN (INVX8)                                                     0.228             0.131 &    0.451 r
  core/clk_i_G1B6I82 (net)                                       181  457.123 
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)                0.000    0.229    0.000    0.003 &    0.455 r
  clock reconvergence pessimism                                                                            -0.000      0.455
  library hold time                                                                                         0.011      0.465
  data required time                                                                                                   0.465
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.465
  data arrival time                                                                                                   -0.543
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.077


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)                0.000    0.179    0.000    0.003 &    0.328 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)                           0.035             0.208 &    0.536 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)            1    4.864 
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)                  0.000    0.035    0.000    0.000 &    0.536 f
  data arrival time                                                                                                     0.536

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)                0.000    0.223    0.000    0.005 &    0.438 r
  clock reconvergence pessimism                                                                             -0.000      0.438
  library hold time                                                                                          0.020      0.458
  data required time                                                                                                    0.458
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.458
  data arrival time                                                                                                    -0.536
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/CTSINVX16_G1B1I1/INP (INVX8)                                               0.000    0.146    0.000    0.023 &    0.220 f
  core/CTSINVX16_G1B1I1/ZN (INVX8)                                                         0.169             0.093 &    0.312 r
  core/clk_i_G1B6I1 (net)                                         156  333.007 
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)                 0.000    0.170    0.000    0.003 &    0.316 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)                            0.070             0.231 &    0.547 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)             1   20.318 
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)                 -0.004    0.070   -0.001    0.000 &    0.547 f
  data arrival time                                                                                                     0.547

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  CTSINVX16_G1B2I20/INP (INVX4)                                                   0.000    0.076    0.000    0.001 &    0.185 r
  CTSINVX16_G1B2I20/ZN (INVX4)                                                             0.199             0.109 &    0.294 f
  clk_i_G1B5I20 (net)                                               7  273.179 
  core/CTSINVX16_G1B1I82_1/INP (INVX8)                                            0.000    0.208    0.000    0.026 &    0.320 f
  core/CTSINVX16_G1B1I82_1/ZN (INVX8)                                                      0.228             0.131 &    0.451 r
  core/clk_i_G1B6I82 (net)                                        181  457.123 
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)                0.000    0.228    0.000    0.004 &    0.455 r
  clock reconvergence pessimism                                                                             -0.000      0.455
  library hold time                                                                                          0.013      0.468
  data required time                                                                                                    0.468
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.468
  data arrival time                                                                                                    -0.547
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/CTSINVX16_G1B1I1/INP (INVX8)                                               0.000    0.146    0.000    0.023 &    0.220 f
  core/CTSINVX16_G1B1I1/ZN (INVX8)                                                         0.169             0.093 &    0.312 r
  core/clk_i_G1B6I1 (net)                                         156  333.007 
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)                 0.000    0.170    0.000    0.004 &    0.316 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)                            0.081             0.238 &    0.554 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)             1   25.661 
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)                 -0.012    0.081   -0.010   -0.008 &    0.546 f
  data arrival time                                                                                                     0.546

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  CTSINVX16_G1B2I20/INP (INVX4)                                                   0.000    0.076    0.000    0.001 &    0.185 r
  CTSINVX16_G1B2I20/ZN (INVX4)                                                             0.199             0.109 &    0.294 f
  clk_i_G1B5I20 (net)                                               7  273.179 
  core/CTSINVX16_G1B1I82_1/INP (INVX8)                                            0.000    0.208    0.000    0.026 &    0.320 f
  core/CTSINVX16_G1B1I82_1/ZN (INVX8)                                                      0.228             0.131 &    0.451 r
  core/clk_i_G1B6I82 (net)                                        181  457.123 
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)                0.000    0.228    0.000    0.004 &    0.455 r
  clock reconvergence pessimism                                                                             -0.000      0.455
  library hold time                                                                                          0.011      0.466
  data required time                                                                                                    0.466
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.466
  data arrival time                                                                                                    -0.546
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/CTSINVX16_G1B1I1/INP (INVX8)                                               0.000    0.146    0.000    0.023 &    0.220 f
  core/CTSINVX16_G1B1I1/ZN (INVX8)                                                         0.169             0.093 &    0.312 r
  core/clk_i_G1B6I1 (net)                                         156  333.007 
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)                 0.000    0.170    0.000    0.004 &    0.316 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)                            0.074             0.234 &    0.549 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)             1   22.242 
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)                 -0.006    0.074   -0.003   -0.002 &    0.548 f
  data arrival time                                                                                                     0.548

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  CTSINVX16_G1B2I20/INP (INVX4)                                                   0.000    0.076    0.000    0.001 &    0.185 r
  CTSINVX16_G1B2I20/ZN (INVX4)                                                             0.199             0.109 &    0.294 f
  clk_i_G1B5I20 (net)                                               7  273.179 
  core/CTSINVX16_G1B1I82_1/INP (INVX8)                                            0.000    0.208    0.000    0.026 &    0.320 f
  core/CTSINVX16_G1B1I82_1/ZN (INVX8)                                                      0.228             0.131 &    0.451 r
  core/clk_i_G1B6I82 (net)                                        181  457.123 
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)                0.000    0.228    0.000    0.003 &    0.455 r
  clock reconvergence pessimism                                                                             -0.000      0.455
  library hold time                                                                                          0.012      0.467
  data required time                                                                                                    0.467
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.467
  data arrival time                                                                                                    -0.548
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.081


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)                0.000    0.179    0.000    0.002 &    0.327 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)                           0.039             0.211 &    0.538 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)            1    6.428 
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)                  0.000    0.039    0.000    0.000 &    0.538 f
  data arrival time                                                                                                     0.538

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)                0.000    0.223    0.000    0.005 &    0.438 r
  clock reconvergence pessimism                                                                             -0.000      0.438
  library hold time                                                                                          0.019      0.457
  data required time                                                                                                    0.457
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.457
  data arrival time                                                                                                    -0.538
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.081


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)                0.000    0.179    0.000    0.002 &    0.327 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)                           0.043             0.214 &    0.541 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)            1    8.200 
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)                  0.000    0.043    0.000    0.000 &    0.541 f
  data arrival time                                                                                                     0.541

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)                0.000    0.223    0.000    0.005 &    0.438 r
  clock reconvergence pessimism                                                                             -0.000      0.438
  library hold time                                                                                          0.018      0.456
  data required time                                                                                                    0.456
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.456
  data arrival time                                                                                                    -0.541
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)                0.000    0.179    0.000    0.002 &    0.327 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)                           0.046             0.216 &    0.543 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)            1    9.389 
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)                 -0.006    0.046   -0.001   -0.001 &    0.542 f
  data arrival time                                                                                                     0.542

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)                0.000    0.223    0.000    0.005 &    0.438 r
  clock reconvergence pessimism                                                                             -0.000      0.438
  library hold time                                                                                          0.018      0.456
  data required time                                                                                                    0.456
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.456
  data arrival time                                                                                                    -0.542
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.087


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_4_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                0.000      0.000
  clock source latency                                                                                      0.000      0.000
  clk_i (in)                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                      2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                    0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                              0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                               1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                   0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                             0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                               3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                    0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                              0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                               2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                 0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                           0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                              5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                             0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                       0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                         6  188.379 
  core/CTSINVX16_G1B1I1/INP (INVX8)                                              0.000    0.146    0.000    0.023 &    0.220 f
  core/CTSINVX16_G1B1I1/ZN (INVX8)                                                        0.169             0.093 &    0.312 r
  core/clk_i_G1B6I1 (net)                                        156  333.007 
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/CLK (DFFX1)                 0.000    0.170    0.000    0.004 &    0.316 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/Q (DFFX1)                            0.079             0.237 &    0.552 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (net)             2   24.332 
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/D (DFFX1)                  0.000    0.079    0.000    0.001 &    0.553 f
  data arrival time                                                                                                    0.553

  clock core_clk (rise edge)                                                                                0.000      0.000
  clock source latency                                                                                      0.000      0.000
  clk_i (in)                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                      2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                   0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                             0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                               1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                   0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                             0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                               2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                   0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                             0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                               3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                  0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                            0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                               5  180.993 
  CTSINVX16_G1B2I20/INP (INVX4)                                                  0.000    0.076    0.000    0.001 &    0.185 r
  CTSINVX16_G1B2I20/ZN (INVX4)                                                            0.199             0.109 &    0.294 f
  clk_i_G1B5I20 (net)                                              7  273.179 
  core/CTSINVX16_G1B1I82_1/INP (INVX8)                                           0.000    0.208    0.000    0.026 &    0.320 f
  core/CTSINVX16_G1B1I82_1/ZN (INVX8)                                                     0.228             0.131 &    0.451 r
  core/clk_i_G1B6I82 (net)                                       181  457.123 
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)                0.000    0.228    0.000    0.003 &    0.454 r
  clock reconvergence pessimism                                                                            -0.000      0.454
  library hold time                                                                                         0.011      0.466
  data required time                                                                                                   0.466
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.466
  data arrival time                                                                                                   -0.553
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)                0.000    0.179    0.000    0.002 &    0.327 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)                           0.036             0.209 &    0.536 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)            1    5.326 
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)                  0.000    0.036    0.000    0.000 &    0.536 f
  data arrival time                                                                                                     0.536

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/CTSINVX16_G1B1I70_1/INP (INVX8)                                            0.000    0.181    0.000    0.002 &    0.298 f
  core/CTSINVX16_G1B1I70_1/ZN (INVX8)                                                      0.217             0.120 &    0.418 r
  core/clk_i_G1B6I70 (net)                                        162  437.215 
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)                0.000    0.219    0.000    0.011 &    0.429 r
  clock reconvergence pessimism                                                                             -0.000      0.429
  library hold time                                                                                          0.019      0.448
  data required time                                                                                                    0.448
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.448
  data arrival time                                                                                                    -0.536
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_244_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)                0.000    0.179    0.000    0.003 &    0.328 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/Q (DFFX1)                           0.048             0.217 &    0.545 f
  core/be/be_calculator/calc_stage_reg/data_o[161] (net)            3   10.493 
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/D (DFFX1)                  0.000    0.048    0.000    0.000 &    0.545 f
  data arrival time                                                                                                     0.545

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/CLK (DFFX1)                0.000    0.223    0.000    0.005 &    0.438 r
  clock reconvergence pessimism                                                                             -0.000      0.438
  library hold time                                                                                          0.017      0.455
  data required time                                                                                                    0.455
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.455
  data arrival time                                                                                                    -0.545
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)                0.000    0.179    0.000    0.002 &    0.327 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)                           0.042             0.213 &    0.541 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)            1    7.705 
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)                 -0.006    0.042   -0.001   -0.001 &    0.540 f
  data arrival time                                                                                                     0.540

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/CTSINVX16_G1B1I70_1/INP (INVX8)                                            0.000    0.181    0.000    0.002 &    0.298 f
  core/CTSINVX16_G1B1I70_1/ZN (INVX8)                                                      0.217             0.120 &    0.418 r
  core/clk_i_G1B6I70 (net)                                        162  437.215 
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)                0.000    0.219    0.000    0.011 &    0.429 r
  clock reconvergence pessimism                                                                             -0.000      0.429
  library hold time                                                                                          0.018      0.447
  data required time                                                                                                    0.447
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.447
  data arrival time                                                                                                    -0.540
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_242_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)                0.000    0.180    0.000    0.003 &    0.328 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/Q (DFFX1)                           0.050             0.219 &    0.547 f
  core/be/be_calculator/calc_stage_reg/data_o[159] (net)            3   11.436 
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/D (DFFX1)                  0.000    0.050    0.000    0.000 &    0.547 f
  data arrival time                                                                                                     0.547

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/CLK (DFFX1)                0.000    0.223    0.000    0.003 &    0.436 r
  clock reconvergence pessimism                                                                             -0.000      0.436
  library hold time                                                                                          0.017      0.453
  data required time                                                                                                    0.453
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.453
  data arrival time                                                                                                    -0.547
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.094


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_267_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/CTSINVX16_G1B1I1/INP (INVX8)                                               0.000    0.146    0.000    0.023 &    0.220 f
  core/CTSINVX16_G1B1I1/ZN (INVX8)                                                         0.169             0.093 &    0.312 r
  core/clk_i_G1B6I1 (net)                                         156  333.007 
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)                0.000    0.170    0.000    0.004 &    0.316 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/Q (DFFX1)                           0.107             0.253 &    0.569 f
  core/be/be_calculator/calc_stage_reg/data_o[184] (net)            3   36.764 
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/D (DFFX1)                 -0.018    0.107   -0.013   -0.012 &    0.557 f
  data arrival time                                                                                                     0.557

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  CTSINVX16_G1B2I20/INP (INVX4)                                                   0.000    0.076    0.000    0.001 &    0.185 r
  CTSINVX16_G1B2I20/ZN (INVX4)                                                             0.199             0.109 &    0.294 f
  clk_i_G1B5I20 (net)                                               7  273.179 
  core/CTSINVX16_G1B1I82_1/INP (INVX8)                                            0.000    0.208    0.000    0.026 &    0.320 f
  core/CTSINVX16_G1B1I82_1/ZN (INVX8)                                                      0.228             0.131 &    0.451 r
  core/clk_i_G1B6I82 (net)                                        181  457.123 
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/CLK (DFFX1)                0.000    0.228    0.000    0.004 &    0.455 r
  clock reconvergence pessimism                                                                             -0.000      0.455
  library hold time                                                                                          0.006      0.461
  data required time                                                                                                    0.461
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.461
  data arrival time                                                                                                    -0.557
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_282_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)                0.000    0.179    0.000    0.003 &    0.328 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/Q (DFFX1)                           0.056             0.223 &    0.551 f
  core/be/be_calculator/calc_stage_reg/data_o[199] (net)            3   14.046 
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/D (DFFX1)                 -0.006    0.056   -0.001   -0.001 &    0.550 f
  data arrival time                                                                                                     0.550

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/CLK (DFFX1)                0.000    0.223    0.000    0.005 &    0.439 r
  clock reconvergence pessimism                                                                             -0.000      0.439
  library hold time                                                                                          0.015      0.454
  data required time                                                                                                    0.454
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.454
  data arrival time                                                                                                    -0.550
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_245_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)                0.000    0.180    0.000    0.003 &    0.328 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/Q (DFFX1)                           0.055             0.222 &    0.550 f
  core/be/be_calculator/calc_stage_reg/data_o[162] (net)            3   13.711 
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/D (DFFX1)                 -0.012    0.055   -0.002   -0.002 &    0.549 f
  data arrival time                                                                                                     0.549

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/CLK (DFFX1)                0.000    0.223    0.000    0.003 &    0.436 r
  clock reconvergence pessimism                                                                             -0.000      0.436
  library hold time                                                                                          0.015      0.452
  data required time                                                                                                    0.452
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.452
  data arrival time                                                                                                    -0.549
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_291_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)                0.000    0.179    0.000    0.002 &    0.327 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/Q (DFFX1)                           0.061             0.226 &    0.553 f
  core/be/be_calculator/calc_stage_reg/data_o[208] (net)            3   16.018 
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/D (DFFX1)                 -0.003    0.061   -0.000   -0.000 &    0.553 f
  data arrival time                                                                                                     0.553

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/CLK (DFFX1)                0.000    0.223    0.000    0.005 &    0.438 r
  clock reconvergence pessimism                                                                             -0.000      0.438
  library hold time                                                                                          0.014      0.452
  data required time                                                                                                    0.452
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.452
  data arrival time                                                                                                    -0.553
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.101


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)                0.000    0.180    0.000    0.003 &    0.328 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/Q (DFFX1)                           0.059             0.225 &    0.553 f
  core/be/be_calculator/calc_stage_reg/data_o[160] (net)            3   15.476 
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/D (DFFX1)                  0.000    0.059    0.000    0.000 &    0.553 f
  data arrival time                                                                                                     0.553

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)                0.000    0.223    0.000    0.003 &    0.437 r
  clock reconvergence pessimism                                                                             -0.000      0.437
  library hold time                                                                                          0.015      0.451
  data required time                                                                                                    0.451
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.451
  data arrival time                                                                                                    -0.553
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.102


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_283_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)                0.000    0.179    0.000    0.001 &    0.327 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/Q (DFFX1)                           0.065             0.228 &    0.555 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (net)            3   17.909 
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/D (DFFX1)                 -0.007    0.065   -0.001   -0.001 &    0.554 f
  data arrival time                                                                                                     0.554

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/CLK (DFFX1)                0.000    0.223    0.000    0.005 &    0.438 r
  clock reconvergence pessimism                                                                             -0.000      0.438
  library hold time                                                                                          0.013      0.451
  data required time                                                                                                    0.451
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.451
  data arrival time                                                                                                    -0.554
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.103


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_266_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)                0.000    0.179    0.000    0.002 &    0.328 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/Q (DFFX1)                           0.105             0.252 &    0.580 f
  core/be/be_calculator/calc_stage_reg/data_o[183] (net)            3   35.662 
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/D (DFFX1)                 -0.022    0.105   -0.016   -0.015 &    0.565 f
  data arrival time                                                                                                     0.565

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  CTSINVX16_G1B2I20/INP (INVX4)                                                   0.000    0.076    0.000    0.001 &    0.185 r
  CTSINVX16_G1B2I20/ZN (INVX4)                                                             0.199             0.109 &    0.294 f
  clk_i_G1B5I20 (net)                                               7  273.179 
  core/CTSINVX16_G1B1I82_1/INP (INVX8)                                            0.000    0.208    0.000    0.026 &    0.320 f
  core/CTSINVX16_G1B1I82_1/ZN (INVX8)                                                      0.228             0.131 &    0.451 r
  core/clk_i_G1B6I82 (net)                                        181  457.123 
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/CLK (DFFX1)                0.000    0.229    0.000    0.003 &    0.454 r
  clock reconvergence pessimism                                                                             -0.000      0.454
  library hold time                                                                                          0.006      0.460
  data required time                                                                                                    0.460
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.460
  data arrival time                                                                                                    -0.565
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)                0.000    0.179    0.000    0.002 &    0.327 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)                           0.052             0.220 &    0.548 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)            1   12.436 
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)                 -0.002    0.052   -0.000   -0.000 &    0.547 f
  data arrival time                                                                                                     0.547

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/CTSINVX16_G1B1I70_1/INP (INVX8)                                            0.000    0.181    0.000    0.002 &    0.298 f
  core/CTSINVX16_G1B1I70_1/ZN (INVX8)                                                      0.217             0.120 &    0.418 r
  core/clk_i_G1B6I70 (net)                                        162  437.215 
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)                0.000    0.219    0.000    0.009 &    0.427 r
  clock reconvergence pessimism                                                                             -0.000      0.427
  library hold time                                                                                          0.016      0.443
  data required time                                                                                                    0.443
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.443
  data arrival time                                                                                                    -0.547
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)                0.000    0.179    0.000    0.003 &    0.328 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/Q (DFFX1)                           0.065             0.229 &    0.557 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (net)            3   18.144 
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/D (DFFX1)                 -0.008    0.065   -0.001   -0.001 &    0.556 f
  data arrival time                                                                                                     0.556

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)                0.000    0.223    0.000    0.003 &    0.437 r
  clock reconvergence pessimism                                                                             -0.000      0.437
  library hold time                                                                                          0.013      0.450
  data required time                                                                                                    0.450
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.450
  data arrival time                                                                                                    -0.556
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.106


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B4I5/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                                    0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                                              0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                               1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                                   0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                                             0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                               3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                                    0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                                              0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                               2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                                 0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                                           0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                                              5  121.944 
  core/CTSINVX16_G1B2I33/INP (INVX4)                                                             0.000    0.048    0.000    0.010 &    0.135 r
  core/CTSINVX16_G1B2I33/ZN (INVX4)                                                                       0.121             0.071 &    0.206 f
  core/clk_i_G1B5I33 (net)                                                         5  165.099 
  core/be/CTSINVX16_G1B1I248/INP (INVX8)                                                         0.000    0.121    0.000    0.003 &    0.209 f
  core/be/CTSINVX16_G1B1I248/ZN (INVX8)                                                                   0.189             0.106 &    0.314 r
  core/be/clk_i_G1B6I248 (net)                                                   191  415.754 
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)                               0.000    0.189    0.000    0.004 &    0.318 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)                                          0.051             0.199 &    0.517 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)                           3    9.313 
  core/be/icc_place39/INP (NBUFFX2)                                                              0.000    0.051    0.000    0.000 &    0.517 r
  core/be/icc_place39/Z (NBUFFX2)                                                                         0.044             0.066 &    0.583 r
  core/be/n86 (net)                                                                3   16.838 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)               -0.016    0.032   -0.009   -0.009 &    0.575 r
  data arrival time                                                                                                                    0.575

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  168.325 
  CTSINVX4_G1B6I2/INP (INVX4)                                                                    0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                                              0.075             0.036 &    0.037 f
  clk_i_G1B1I2 (net)                                                               1   99.842 
  CTSINVX8_G1B5I2/INP (INVX16)                                                                   0.000    0.077    0.000    0.007 &    0.044 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                                             0.058             0.032 &    0.076 r
  clk_i_G1B2I2 (net)                                                               3  152.979 
  CTSINVX4_G1B4I5/INP (INVX8)                                                                    0.000    0.058    0.000    0.002 &    0.077 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                                              0.059             0.040 &    0.117 f
  clk_i_G1B3I5 (net)                                                               2  126.629 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                               0.000    0.059    0.000    0.002 &    0.120 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                                         0.091             0.045 &    0.165 r
  core/clk_i_G1B4I1 (net)                                                          4  170.234 
  core/CTSINVX16_G1B2I13/INP (INVX16)                                                            0.000    0.099    0.000    0.015 &    0.180 r
  core/CTSINVX16_G1B2I13/ZN (INVX16)                                                                      0.029             0.017 &    0.197 f
  core/clk_i_G1B5I13 (net)                                                         2   27.637 
  core/CTS_CTS_core_clk_CTO_delay4/INP (NBUFFX16)                                                0.000    0.030    0.000    0.001 &    0.198 f
  core/CTS_CTS_core_clk_CTO_delay4/Z (NBUFFX16)                                                           0.058             0.082 &    0.279 f
  core/CTS_core_clk_CTO_delay4 (net)                                               4  138.679 
  core/CTS_CTS_core_clk_CTO_delay30/INP (NBUFFX16)                                               0.000    0.058    0.000    0.002 &    0.281 f
  core/CTS_CTS_core_clk_CTO_delay30/Z (NBUFFX16)                                                          0.078             0.101 &    0.382 f
  core/CTS_core_clk_CTO_delay30 (net)                                              2  253.996 
  core/be/CTSINVX16_G1B1I178/INP (INVX32)                                                        0.000    0.079    0.000    0.005 &    0.387 f
  core/be/CTSINVX16_G1B1I178/ZN (INVX32)                                                                  0.077             0.043 &    0.430 r
  core/be/clk_i_G1B6I178 (net)                                                   188  489.806 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)                   0.000    0.061    0.000    0.005 &    0.435 r
  clock reconvergence pessimism                                                                                            -0.018      0.417
  library hold time                                                                                                         0.050      0.467
  data required time                                                                                                                   0.467
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.467
  data arrival time                                                                                                                   -0.575
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.107


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_281_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                     0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                               0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                    0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                              0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                     0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                               0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                  0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                            0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                               5  121.944 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.048    0.000    0.001 &    0.125 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.146             0.072 &    0.197 f
  core/clk_i_G1B5I12 (net)                                          6  188.379 
  core/be/CTSINVX16_G1B1I298/INP (INVX8)                                          0.000    0.146    0.000    0.026 &    0.222 f
  core/be/CTSINVX16_G1B1I298/ZN (INVX8)                                                    0.179             0.103 &    0.325 r
  core/be/clk_i_G1B6I298 (net)                                    177  370.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)                0.000    0.179    0.000    0.002 &    0.327 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/Q (DFFX1)                           0.070             0.231 &    0.559 f
  core/be/be_calculator/calc_stage_reg/data_o[198] (net)            3   20.084 
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/D (DFFX1)                 -0.006    0.070   -0.001   -0.001 &    0.558 f
  data arrival time                                                                                                     0.558

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  168.325 
  CTSINVX4_G1B6I1/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX4_G1B6I1/ZN (INVX16)                                                              0.050             0.027 &    0.044 f
  clk_i_G1B1I1 (net)                                                1  167.991 
  CTSINVX8_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.008 &    0.053 f
  CTSINVX8_G1B5I1/ZN (INVX32)                                                              0.049             0.024 &    0.077 r
  clk_i_G1B2I1 (net)                                                2  235.332 
  CTSINVX8_G1B4I3/INP (INVX16)                                                    0.000    0.059    0.000    0.012 &    0.090 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                                              0.067             0.033 &    0.123 f
  clk_i_G1B3I3 (net)                                                3  242.947 
  CTSINVX16_G1B3I3/INP (INVX16)                                                   0.000    0.094    0.000    0.027 &    0.149 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                             0.075             0.035 &    0.184 r
  clk_i_G1B4I3 (net)                                                5  180.993 
  core/CTSINVX16_G1B2I21/INP (INVX4)                                              0.000    0.078    0.000    0.010 &    0.194 r
  core/CTSINVX16_G1B2I21/ZN (INVX4)                                                        0.180             0.102 &    0.296 f
  core/clk_i_G1B5I21 (net)                                          6  243.786 
  core/be/CTSINVX16_G1B1I27/INP (INVX8)                                           0.000    0.183    0.000    0.013 &    0.309 f
  core/be/CTSINVX16_G1B1I27/ZN (INVX8)                                                     0.222             0.124 &    0.433 r
  core/be/clk_i_G1B6I27 (net)                                     176  457.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/CLK (DFFX1)                0.000    0.223    0.000    0.005 &    0.438 r
  clock reconvergence pessimism                                                                             -0.000      0.438
  library hold time                                                                                          0.012      0.451
  data required time                                                                                                    0.451
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.451
  data arrival time                                                                                                    -0.558
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.107


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B4I5/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  148.948 
  CTSINVX4_G1B6I2/INP (INVX4)                                                                    0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                                              0.063             0.032 &    0.032 f
  clk_i_G1B1I2 (net)                                                               1   83.064 
  CTSINVX8_G1B5I2/INP (INVX16)                                                                   0.000    0.063    0.000    0.006 &    0.037 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                                             0.049             0.028 &    0.065 r
  clk_i_G1B2I2 (net)                                                               3  125.797 
  CTSINVX4_G1B4I5/INP (INVX8)                                                                    0.000    0.049    0.000    0.001 &    0.066 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                                              0.049             0.033 &    0.100 f
  clk_i_G1B3I5 (net)                                                               2  101.133 
  CTSINVX16_G1B3I10/INP (INVX16)                                                                 0.000    0.049    0.000    0.002 &    0.101 f
  CTSINVX16_G1B3I10/ZN (INVX16)                                                                           0.048             0.024 &    0.125 r
  clk_i_G1B4I10 (net)                                                              5  121.944 
  core/CTSINVX16_G1B2I33/INP (INVX4)                                                             0.000    0.048    0.000    0.010 &    0.135 r
  core/CTSINVX16_G1B2I33/ZN (INVX4)                                                                       0.121             0.071 &    0.206 f
  core/clk_i_G1B5I33 (net)                                                         5  165.099 
  core/be/CTSINVX16_G1B1I248/INP (INVX8)                                                         0.000    0.121    0.000    0.003 &    0.209 f
  core/be/CTSINVX16_G1B1I248/ZN (INVX8)                                                                   0.189             0.106 &    0.314 r
  core/be/clk_i_G1B6I248 (net)                                                   191  415.754 
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)                               0.000    0.189    0.000    0.004 &    0.318 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)                                          0.046             0.196 &    0.514 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)                           3    7.410 
  core/be/icc_place56/INP (NBUFFX2)                                                              0.000    0.046    0.000    0.000 &    0.514 r
  core/be/icc_place56/Z (NBUFFX2)                                                                         0.043             0.064 &    0.578 r
  core/be/n103 (net)                                                               3   15.852 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)               -0.009    0.031   -0.003   -0.003 &    0.575 r
  data arrival time                                                                                                                    0.575

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  168.325 
  CTSINVX4_G1B6I2/INP (INVX4)                                                                    0.000    0.001    0.000    0.000 &    0.000 r
  CTSINVX4_G1B6I2/ZN (INVX4)                                                                              0.075             0.036 &    0.037 f
  clk_i_G1B1I2 (net)                                                               1   99.842 
  CTSINVX8_G1B5I2/INP (INVX16)                                                                   0.000    0.077    0.000    0.007 &    0.044 f
  CTSINVX8_G1B5I2/ZN (INVX16)                                                                             0.058             0.032 &    0.076 r
  clk_i_G1B2I2 (net)                                                               3  152.979 
  CTSINVX4_G1B4I5/INP (INVX8)                                                                    0.000    0.058    0.000    0.002 &    0.077 r
  CTSINVX4_G1B4I5/ZN (INVX8)                                                                              0.059             0.040 &    0.117 f
  clk_i_G1B3I5 (net)                                                               2  126.629 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                               0.000    0.059    0.000    0.002 &    0.120 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                                         0.091             0.045 &    0.165 r
  core/clk_i_G1B4I1 (net)                                                          4  170.234 
  core/CTSINVX16_G1B2I13/INP (INVX16)                                                            0.000    0.099    0.000    0.015 &    0.180 r
  core/CTSINVX16_G1B2I13/ZN (INVX16)                                                                      0.029             0.017 &    0.197 f
  core/clk_i_G1B5I13 (net)                                                         2   27.637 
  core/CTS_CTS_core_clk_CTO_delay4/INP (NBUFFX16)                                                0.000    0.030    0.000    0.001 &    0.198 f
  core/CTS_CTS_core_clk_CTO_delay4/Z (NBUFFX16)                                                           0.058             0.082 &    0.279 f
  core/CTS_core_clk_CTO_delay4 (net)                                               4  138.679 
  core/CTS_CTS_core_clk_CTO_delay30/INP (NBUFFX16)                                               0.000    0.058    0.000    0.002 &    0.281 f
  core/CTS_CTS_core_clk_CTO_delay30/Z (NBUFFX16)                                                          0.078             0.101 &    0.382 f
  core/CTS_core_clk_CTO_delay30 (net)                                              2  253.996 
  core/be/CTSINVX16_G1B1I178/INP (INVX32)                                                        0.000    0.079    0.000    0.005 &    0.387 f
  core/be/CTSINVX16_G1B1I178/ZN (INVX32)                                                                  0.077             0.043 &    0.430 r
  core/be/clk_i_G1B6I178 (net)                                                   188  489.806 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)                   0.000    0.061    0.000    0.005 &    0.435 r
  clock reconvergence pessimism                                                                                            -0.018      0.417
  library hold time                                                                                                         0.050      0.467
  data required time                                                                                                                   0.467
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.467
  data arrival time                                                                                                                   -0.575
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.108

Report timing status: Processing group core_clk (total endpoints 51727)...10% done.
Report timing status: Processing group core_clk (total endpoints 51727)...20% done.
Report timing status: Processing group core_clk (total endpoints 51727)...30% done.
Report timing status: Processing group core_clk (total endpoints 51727)...40% done.
Report timing status: Processing group core_clk (total endpoints 51727)...50% done.
Report timing status: Processing group core_clk (total endpoints 51727)...60% done.
Report timing status: Processing group core_clk (total endpoints 51727)...70% done.
Report timing status: Processing group core_clk (total endpoints 51727)...80% done.
Report timing status: Processing group core_clk (total endpoints 51727)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 51697 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
