
TESS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008938  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08008b10  08008b10  00018b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b4c  08008b4c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08008b4c  08008b4c  00018b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b54  08008b54  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b54  08008b54  00018b54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b58  08008b58  00018b58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08008b5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003770  2000000c  08008b68  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000c04  2000377c  08008b68  0002377c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000152e7  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032ad  00000000  00000000  00035323  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e8  00000000  00000000  000385d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001290  00000000  00000000  000399b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002329d  00000000  00000000  0003ac48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015180  00000000  00000000  0005dee5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc524  00000000  00000000  00073065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014f589  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054c4  00000000  00000000  0014f5dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08008af8 	.word	0x08008af8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08008af8 	.word	0x08008af8

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2uiz>:
 80009b4:	004a      	lsls	r2, r1, #1
 80009b6:	d211      	bcs.n	80009dc <__aeabi_d2uiz+0x28>
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009bc:	d211      	bcs.n	80009e2 <__aeabi_d2uiz+0x2e>
 80009be:	d50d      	bpl.n	80009dc <__aeabi_d2uiz+0x28>
 80009c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d40e      	bmi.n	80009e8 <__aeabi_d2uiz+0x34>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	fa23 f002 	lsr.w	r0, r3, r2
 80009da:	4770      	bx	lr
 80009dc:	f04f 0000 	mov.w	r0, #0
 80009e0:	4770      	bx	lr
 80009e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009e6:	d102      	bne.n	80009ee <__aeabi_d2uiz+0x3a>
 80009e8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ec:	4770      	bx	lr
 80009ee:	f04f 0000 	mov.w	r0, #0
 80009f2:	4770      	bx	lr

080009f4 <__aeabi_d2f>:
 80009f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009fc:	bf24      	itt	cs
 80009fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a02:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a06:	d90d      	bls.n	8000a24 <__aeabi_d2f+0x30>
 8000a08:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a0c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a10:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a14:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a18:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a1c:	bf08      	it	eq
 8000a1e:	f020 0001 	biceq.w	r0, r0, #1
 8000a22:	4770      	bx	lr
 8000a24:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a28:	d121      	bne.n	8000a6e <__aeabi_d2f+0x7a>
 8000a2a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a2e:	bfbc      	itt	lt
 8000a30:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a34:	4770      	bxlt	lr
 8000a36:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a3a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a3e:	f1c2 0218 	rsb	r2, r2, #24
 8000a42:	f1c2 0c20 	rsb	ip, r2, #32
 8000a46:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a4a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a4e:	bf18      	it	ne
 8000a50:	f040 0001 	orrne.w	r0, r0, #1
 8000a54:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a58:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a5c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a60:	ea40 000c 	orr.w	r0, r0, ip
 8000a64:	fa23 f302 	lsr.w	r3, r3, r2
 8000a68:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a6c:	e7cc      	b.n	8000a08 <__aeabi_d2f+0x14>
 8000a6e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a72:	d107      	bne.n	8000a84 <__aeabi_d2f+0x90>
 8000a74:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a78:	bf1e      	ittt	ne
 8000a7a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a7e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a82:	4770      	bxne	lr
 8000a84:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <__aeabi_uldivmod>:
 8000a94:	b953      	cbnz	r3, 8000aac <__aeabi_uldivmod+0x18>
 8000a96:	b94a      	cbnz	r2, 8000aac <__aeabi_uldivmod+0x18>
 8000a98:	2900      	cmp	r1, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	2800      	cmpeq	r0, #0
 8000a9e:	bf1c      	itt	ne
 8000aa0:	f04f 31ff 	movne.w	r1, #4294967295
 8000aa4:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa8:	f000 b96e 	b.w	8000d88 <__aeabi_idiv0>
 8000aac:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab4:	f000 f806 	bl	8000ac4 <__udivmoddi4>
 8000ab8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000abc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac0:	b004      	add	sp, #16
 8000ac2:	4770      	bx	lr

08000ac4 <__udivmoddi4>:
 8000ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac8:	9d08      	ldr	r5, [sp, #32]
 8000aca:	4604      	mov	r4, r0
 8000acc:	468c      	mov	ip, r1
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	f040 8083 	bne.w	8000bda <__udivmoddi4+0x116>
 8000ad4:	428a      	cmp	r2, r1
 8000ad6:	4617      	mov	r7, r2
 8000ad8:	d947      	bls.n	8000b6a <__udivmoddi4+0xa6>
 8000ada:	fab2 f282 	clz	r2, r2
 8000ade:	b142      	cbz	r2, 8000af2 <__udivmoddi4+0x2e>
 8000ae0:	f1c2 0020 	rsb	r0, r2, #32
 8000ae4:	fa24 f000 	lsr.w	r0, r4, r0
 8000ae8:	4091      	lsls	r1, r2
 8000aea:	4097      	lsls	r7, r2
 8000aec:	ea40 0c01 	orr.w	ip, r0, r1
 8000af0:	4094      	lsls	r4, r2
 8000af2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000af6:	0c23      	lsrs	r3, r4, #16
 8000af8:	fbbc f6f8 	udiv	r6, ip, r8
 8000afc:	fa1f fe87 	uxth.w	lr, r7
 8000b00:	fb08 c116 	mls	r1, r8, r6, ip
 8000b04:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b08:	fb06 f10e 	mul.w	r1, r6, lr
 8000b0c:	4299      	cmp	r1, r3
 8000b0e:	d909      	bls.n	8000b24 <__udivmoddi4+0x60>
 8000b10:	18fb      	adds	r3, r7, r3
 8000b12:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b16:	f080 8119 	bcs.w	8000d4c <__udivmoddi4+0x288>
 8000b1a:	4299      	cmp	r1, r3
 8000b1c:	f240 8116 	bls.w	8000d4c <__udivmoddi4+0x288>
 8000b20:	3e02      	subs	r6, #2
 8000b22:	443b      	add	r3, r7
 8000b24:	1a5b      	subs	r3, r3, r1
 8000b26:	b2a4      	uxth	r4, r4
 8000b28:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b2c:	fb08 3310 	mls	r3, r8, r0, r3
 8000b30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b34:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b38:	45a6      	cmp	lr, r4
 8000b3a:	d909      	bls.n	8000b50 <__udivmoddi4+0x8c>
 8000b3c:	193c      	adds	r4, r7, r4
 8000b3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b42:	f080 8105 	bcs.w	8000d50 <__udivmoddi4+0x28c>
 8000b46:	45a6      	cmp	lr, r4
 8000b48:	f240 8102 	bls.w	8000d50 <__udivmoddi4+0x28c>
 8000b4c:	3802      	subs	r0, #2
 8000b4e:	443c      	add	r4, r7
 8000b50:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b54:	eba4 040e 	sub.w	r4, r4, lr
 8000b58:	2600      	movs	r6, #0
 8000b5a:	b11d      	cbz	r5, 8000b64 <__udivmoddi4+0xa0>
 8000b5c:	40d4      	lsrs	r4, r2
 8000b5e:	2300      	movs	r3, #0
 8000b60:	e9c5 4300 	strd	r4, r3, [r5]
 8000b64:	4631      	mov	r1, r6
 8000b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6a:	b902      	cbnz	r2, 8000b6e <__udivmoddi4+0xaa>
 8000b6c:	deff      	udf	#255	; 0xff
 8000b6e:	fab2 f282 	clz	r2, r2
 8000b72:	2a00      	cmp	r2, #0
 8000b74:	d150      	bne.n	8000c18 <__udivmoddi4+0x154>
 8000b76:	1bcb      	subs	r3, r1, r7
 8000b78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b7c:	fa1f f887 	uxth.w	r8, r7
 8000b80:	2601      	movs	r6, #1
 8000b82:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b86:	0c21      	lsrs	r1, r4, #16
 8000b88:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b8c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b90:	fb08 f30c 	mul.w	r3, r8, ip
 8000b94:	428b      	cmp	r3, r1
 8000b96:	d907      	bls.n	8000ba8 <__udivmoddi4+0xe4>
 8000b98:	1879      	adds	r1, r7, r1
 8000b9a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b9e:	d202      	bcs.n	8000ba6 <__udivmoddi4+0xe2>
 8000ba0:	428b      	cmp	r3, r1
 8000ba2:	f200 80e9 	bhi.w	8000d78 <__udivmoddi4+0x2b4>
 8000ba6:	4684      	mov	ip, r0
 8000ba8:	1ac9      	subs	r1, r1, r3
 8000baa:	b2a3      	uxth	r3, r4
 8000bac:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bb0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000bb4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000bb8:	fb08 f800 	mul.w	r8, r8, r0
 8000bbc:	45a0      	cmp	r8, r4
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x10c>
 8000bc0:	193c      	adds	r4, r7, r4
 8000bc2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x10a>
 8000bc8:	45a0      	cmp	r8, r4
 8000bca:	f200 80d9 	bhi.w	8000d80 <__udivmoddi4+0x2bc>
 8000bce:	4618      	mov	r0, r3
 8000bd0:	eba4 0408 	sub.w	r4, r4, r8
 8000bd4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bd8:	e7bf      	b.n	8000b5a <__udivmoddi4+0x96>
 8000bda:	428b      	cmp	r3, r1
 8000bdc:	d909      	bls.n	8000bf2 <__udivmoddi4+0x12e>
 8000bde:	2d00      	cmp	r5, #0
 8000be0:	f000 80b1 	beq.w	8000d46 <__udivmoddi4+0x282>
 8000be4:	2600      	movs	r6, #0
 8000be6:	e9c5 0100 	strd	r0, r1, [r5]
 8000bea:	4630      	mov	r0, r6
 8000bec:	4631      	mov	r1, r6
 8000bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf2:	fab3 f683 	clz	r6, r3
 8000bf6:	2e00      	cmp	r6, #0
 8000bf8:	d14a      	bne.n	8000c90 <__udivmoddi4+0x1cc>
 8000bfa:	428b      	cmp	r3, r1
 8000bfc:	d302      	bcc.n	8000c04 <__udivmoddi4+0x140>
 8000bfe:	4282      	cmp	r2, r0
 8000c00:	f200 80b8 	bhi.w	8000d74 <__udivmoddi4+0x2b0>
 8000c04:	1a84      	subs	r4, r0, r2
 8000c06:	eb61 0103 	sbc.w	r1, r1, r3
 8000c0a:	2001      	movs	r0, #1
 8000c0c:	468c      	mov	ip, r1
 8000c0e:	2d00      	cmp	r5, #0
 8000c10:	d0a8      	beq.n	8000b64 <__udivmoddi4+0xa0>
 8000c12:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c16:	e7a5      	b.n	8000b64 <__udivmoddi4+0xa0>
 8000c18:	f1c2 0320 	rsb	r3, r2, #32
 8000c1c:	fa20 f603 	lsr.w	r6, r0, r3
 8000c20:	4097      	lsls	r7, r2
 8000c22:	fa01 f002 	lsl.w	r0, r1, r2
 8000c26:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2a:	40d9      	lsrs	r1, r3
 8000c2c:	4330      	orrs	r0, r6
 8000c2e:	0c03      	lsrs	r3, r0, #16
 8000c30:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c34:	fa1f f887 	uxth.w	r8, r7
 8000c38:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c3c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c40:	fb06 f108 	mul.w	r1, r6, r8
 8000c44:	4299      	cmp	r1, r3
 8000c46:	fa04 f402 	lsl.w	r4, r4, r2
 8000c4a:	d909      	bls.n	8000c60 <__udivmoddi4+0x19c>
 8000c4c:	18fb      	adds	r3, r7, r3
 8000c4e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c52:	f080 808d 	bcs.w	8000d70 <__udivmoddi4+0x2ac>
 8000c56:	4299      	cmp	r1, r3
 8000c58:	f240 808a 	bls.w	8000d70 <__udivmoddi4+0x2ac>
 8000c5c:	3e02      	subs	r6, #2
 8000c5e:	443b      	add	r3, r7
 8000c60:	1a5b      	subs	r3, r3, r1
 8000c62:	b281      	uxth	r1, r0
 8000c64:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c68:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c6c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c70:	fb00 f308 	mul.w	r3, r0, r8
 8000c74:	428b      	cmp	r3, r1
 8000c76:	d907      	bls.n	8000c88 <__udivmoddi4+0x1c4>
 8000c78:	1879      	adds	r1, r7, r1
 8000c7a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c7e:	d273      	bcs.n	8000d68 <__udivmoddi4+0x2a4>
 8000c80:	428b      	cmp	r3, r1
 8000c82:	d971      	bls.n	8000d68 <__udivmoddi4+0x2a4>
 8000c84:	3802      	subs	r0, #2
 8000c86:	4439      	add	r1, r7
 8000c88:	1acb      	subs	r3, r1, r3
 8000c8a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c8e:	e778      	b.n	8000b82 <__udivmoddi4+0xbe>
 8000c90:	f1c6 0c20 	rsb	ip, r6, #32
 8000c94:	fa03 f406 	lsl.w	r4, r3, r6
 8000c98:	fa22 f30c 	lsr.w	r3, r2, ip
 8000c9c:	431c      	orrs	r4, r3
 8000c9e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000ca2:	fa01 f306 	lsl.w	r3, r1, r6
 8000ca6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000caa:	fa21 f10c 	lsr.w	r1, r1, ip
 8000cae:	431f      	orrs	r7, r3
 8000cb0:	0c3b      	lsrs	r3, r7, #16
 8000cb2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cb6:	fa1f f884 	uxth.w	r8, r4
 8000cba:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cbe:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000cc2:	fb09 fa08 	mul.w	sl, r9, r8
 8000cc6:	458a      	cmp	sl, r1
 8000cc8:	fa02 f206 	lsl.w	r2, r2, r6
 8000ccc:	fa00 f306 	lsl.w	r3, r0, r6
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0x220>
 8000cd2:	1861      	adds	r1, r4, r1
 8000cd4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd8:	d248      	bcs.n	8000d6c <__udivmoddi4+0x2a8>
 8000cda:	458a      	cmp	sl, r1
 8000cdc:	d946      	bls.n	8000d6c <__udivmoddi4+0x2a8>
 8000cde:	f1a9 0902 	sub.w	r9, r9, #2
 8000ce2:	4421      	add	r1, r4
 8000ce4:	eba1 010a 	sub.w	r1, r1, sl
 8000ce8:	b2bf      	uxth	r7, r7
 8000cea:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cee:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cf2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000cf6:	fb00 f808 	mul.w	r8, r0, r8
 8000cfa:	45b8      	cmp	r8, r7
 8000cfc:	d907      	bls.n	8000d0e <__udivmoddi4+0x24a>
 8000cfe:	19e7      	adds	r7, r4, r7
 8000d00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d04:	d22e      	bcs.n	8000d64 <__udivmoddi4+0x2a0>
 8000d06:	45b8      	cmp	r8, r7
 8000d08:	d92c      	bls.n	8000d64 <__udivmoddi4+0x2a0>
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	4427      	add	r7, r4
 8000d0e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d12:	eba7 0708 	sub.w	r7, r7, r8
 8000d16:	fba0 8902 	umull	r8, r9, r0, r2
 8000d1a:	454f      	cmp	r7, r9
 8000d1c:	46c6      	mov	lr, r8
 8000d1e:	4649      	mov	r1, r9
 8000d20:	d31a      	bcc.n	8000d58 <__udivmoddi4+0x294>
 8000d22:	d017      	beq.n	8000d54 <__udivmoddi4+0x290>
 8000d24:	b15d      	cbz	r5, 8000d3e <__udivmoddi4+0x27a>
 8000d26:	ebb3 020e 	subs.w	r2, r3, lr
 8000d2a:	eb67 0701 	sbc.w	r7, r7, r1
 8000d2e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d32:	40f2      	lsrs	r2, r6
 8000d34:	ea4c 0202 	orr.w	r2, ip, r2
 8000d38:	40f7      	lsrs	r7, r6
 8000d3a:	e9c5 2700 	strd	r2, r7, [r5]
 8000d3e:	2600      	movs	r6, #0
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	462e      	mov	r6, r5
 8000d48:	4628      	mov	r0, r5
 8000d4a:	e70b      	b.n	8000b64 <__udivmoddi4+0xa0>
 8000d4c:	4606      	mov	r6, r0
 8000d4e:	e6e9      	b.n	8000b24 <__udivmoddi4+0x60>
 8000d50:	4618      	mov	r0, r3
 8000d52:	e6fd      	b.n	8000b50 <__udivmoddi4+0x8c>
 8000d54:	4543      	cmp	r3, r8
 8000d56:	d2e5      	bcs.n	8000d24 <__udivmoddi4+0x260>
 8000d58:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d5c:	eb69 0104 	sbc.w	r1, r9, r4
 8000d60:	3801      	subs	r0, #1
 8000d62:	e7df      	b.n	8000d24 <__udivmoddi4+0x260>
 8000d64:	4608      	mov	r0, r1
 8000d66:	e7d2      	b.n	8000d0e <__udivmoddi4+0x24a>
 8000d68:	4660      	mov	r0, ip
 8000d6a:	e78d      	b.n	8000c88 <__udivmoddi4+0x1c4>
 8000d6c:	4681      	mov	r9, r0
 8000d6e:	e7b9      	b.n	8000ce4 <__udivmoddi4+0x220>
 8000d70:	4666      	mov	r6, ip
 8000d72:	e775      	b.n	8000c60 <__udivmoddi4+0x19c>
 8000d74:	4630      	mov	r0, r6
 8000d76:	e74a      	b.n	8000c0e <__udivmoddi4+0x14a>
 8000d78:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d7c:	4439      	add	r1, r7
 8000d7e:	e713      	b.n	8000ba8 <__udivmoddi4+0xe4>
 8000d80:	3802      	subs	r0, #2
 8000d82:	443c      	add	r4, r7
 8000d84:	e724      	b.n	8000bd0 <__udivmoddi4+0x10c>
 8000d86:	bf00      	nop

08000d88 <__aeabi_idiv0>:
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop

08000d8c <FMSTR_CopyMemory>:
* @param    nSize     - memory size (always in bytes)
*
******************************************************************************/

void FMSTR_CopyMemory(FMSTR_ADDR nDestAddr, FMSTR_ADDR nSrcAddr, FMSTR_SIZE8 nSize)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b087      	sub	sp, #28
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	60f8      	str	r0, [r7, #12]
 8000d94:	60b9      	str	r1, [r7, #8]
 8000d96:	4613      	mov	r3, r2
 8000d98:	71fb      	strb	r3, [r7, #7]
    FMSTR_U8* ps = (FMSTR_U8*) nSrcAddr;
 8000d9a:	68bb      	ldr	r3, [r7, #8]
 8000d9c:	617b      	str	r3, [r7, #20]
    FMSTR_U8* pd = (FMSTR_U8*) nDestAddr;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	613b      	str	r3, [r7, #16]

    while(nSize--) 
 8000da2:	e007      	b.n	8000db4 <FMSTR_CopyMemory+0x28>
    {
        *pd++ = *ps++;
 8000da4:	697a      	ldr	r2, [r7, #20]
 8000da6:	1c53      	adds	r3, r2, #1
 8000da8:	617b      	str	r3, [r7, #20]
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	1c59      	adds	r1, r3, #1
 8000dae:	6139      	str	r1, [r7, #16]
 8000db0:	7812      	ldrb	r2, [r2, #0]
 8000db2:	701a      	strb	r2, [r3, #0]
    while(nSize--) 
 8000db4:	79fb      	ldrb	r3, [r7, #7]
 8000db6:	1e5a      	subs	r2, r3, #1
 8000db8:	71fa      	strb	r2, [r7, #7]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d1f2      	bne.n	8000da4 <FMSTR_CopyMemory+0x18>
    }
}
 8000dbe:	bf00      	nop
 8000dc0:	bf00      	nop
 8000dc2:	371c      	adds	r7, #28
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr

08000dcc <FMSTR_CopyToBuffer>:
* @return This function returns a pointer to next byte in comm. buffer
*
******************************************************************************/

FMSTR_BPTR FMSTR_CopyToBuffer(FMSTR_BPTR pDestBuff, FMSTR_ADDR nSrcAddr, FMSTR_SIZE8 nSize)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b087      	sub	sp, #28
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	60f8      	str	r0, [r7, #12]
 8000dd4:	60b9      	str	r1, [r7, #8]
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	71fb      	strb	r3, [r7, #7]
    FMSTR_U8* ps = (FMSTR_U8*) nSrcAddr;
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	617b      	str	r3, [r7, #20]
    FMSTR_U8* pd = (FMSTR_U8*) pDestBuff;
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	613b      	str	r3, [r7, #16]

    while(nSize--)
 8000de2:	e007      	b.n	8000df4 <FMSTR_CopyToBuffer+0x28>
    {
        *pd++ = *ps++;
 8000de4:	697a      	ldr	r2, [r7, #20]
 8000de6:	1c53      	adds	r3, r2, #1
 8000de8:	617b      	str	r3, [r7, #20]
 8000dea:	693b      	ldr	r3, [r7, #16]
 8000dec:	1c59      	adds	r1, r3, #1
 8000dee:	6139      	str	r1, [r7, #16]
 8000df0:	7812      	ldrb	r2, [r2, #0]
 8000df2:	701a      	strb	r2, [r3, #0]
    while(nSize--)
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	1e5a      	subs	r2, r3, #1
 8000df8:	71fa      	strb	r2, [r7, #7]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d1f2      	bne.n	8000de4 <FMSTR_CopyToBuffer+0x18>
    }

    return (FMSTR_BPTR) pd;
 8000dfe:	693b      	ldr	r3, [r7, #16]
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	371c      	adds	r7, #28
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr

08000e0c <FMSTR_CopyFromBuffer>:
* @return This function returns a pointer to next byte in comm. buffer
*
******************************************************************************/

FMSTR_BPTR FMSTR_CopyFromBuffer(FMSTR_ADDR nDestAddr, FMSTR_BPTR pSrcBuff, FMSTR_SIZE8 nSize)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b087      	sub	sp, #28
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60f8      	str	r0, [r7, #12]
 8000e14:	60b9      	str	r1, [r7, #8]
 8000e16:	4613      	mov	r3, r2
 8000e18:	71fb      	strb	r3, [r7, #7]
    FMSTR_U8* ps = (FMSTR_U8*) pSrcBuff;
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	617b      	str	r3, [r7, #20]
    FMSTR_U8* pd = (FMSTR_U8*) nDestAddr;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	613b      	str	r3, [r7, #16]

    while(nSize--)
 8000e22:	e007      	b.n	8000e34 <FMSTR_CopyFromBuffer+0x28>
    {
        *pd++ = *ps++;
 8000e24:	697a      	ldr	r2, [r7, #20]
 8000e26:	1c53      	adds	r3, r2, #1
 8000e28:	617b      	str	r3, [r7, #20]
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	1c59      	adds	r1, r3, #1
 8000e2e:	6139      	str	r1, [r7, #16]
 8000e30:	7812      	ldrb	r2, [r2, #0]
 8000e32:	701a      	strb	r2, [r3, #0]
    while(nSize--)
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	1e5a      	subs	r2, r3, #1
 8000e38:	71fa      	strb	r2, [r7, #7]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d1f2      	bne.n	8000e24 <FMSTR_CopyFromBuffer+0x18>
    }

    return (FMSTR_BPTR) ps;
 8000e3e:	697b      	ldr	r3, [r7, #20]
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	371c      	adds	r7, #28
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr

08000e4c <FMSTR_CopyFromBufferWithMask>:
* @param  nSize     - buffer size (always in bytes)
*
******************************************************************************/

void FMSTR_CopyFromBufferWithMask(FMSTR_ADDR nDestAddr, FMSTR_BPTR pSrcBuff, FMSTR_SIZE8 nSize)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b089      	sub	sp, #36	; 0x24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	4613      	mov	r3, r2
 8000e58:	71fb      	strb	r3, [r7, #7]
    FMSTR_U8* ps = (FMSTR_U8*) pSrcBuff;
 8000e5a:	68bb      	ldr	r3, [r7, #8]
 8000e5c:	61fb      	str	r3, [r7, #28]
    FMSTR_U8* pd = (FMSTR_U8*) nDestAddr;
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	61bb      	str	r3, [r7, #24]
    FMSTR_U8* pm = ps + nSize;
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	69fa      	ldr	r2, [r7, #28]
 8000e66:	4413      	add	r3, r2
 8000e68:	617b      	str	r3, [r7, #20]
    FMSTR_U8 mask, stmp, dtmp;

    while(nSize--)
 8000e6a:	e021      	b.n	8000eb0 <FMSTR_CopyFromBufferWithMask+0x64>
    {
        mask = *pm++;
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	1c5a      	adds	r2, r3, #1
 8000e70:	617a      	str	r2, [r7, #20]
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	74fb      	strb	r3, [r7, #19]
        stmp = *ps++;
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	1c5a      	adds	r2, r3, #1
 8000e7a:	61fa      	str	r2, [r7, #28]
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	74bb      	strb	r3, [r7, #18]
        dtmp = *pd;
 8000e80:	69bb      	ldr	r3, [r7, #24]
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	747b      	strb	r3, [r7, #17]

        /* perform AND-masking */
        stmp = (FMSTR_U8) ((stmp & mask) | (dtmp & ~mask));
 8000e86:	7cba      	ldrb	r2, [r7, #18]
 8000e88:	7cfb      	ldrb	r3, [r7, #19]
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	b25a      	sxtb	r2, r3
 8000e90:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000e94:	43db      	mvns	r3, r3
 8000e96:	b259      	sxtb	r1, r3
 8000e98:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8000e9c:	400b      	ands	r3, r1
 8000e9e:	b25b      	sxtb	r3, r3
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	b25b      	sxtb	r3, r3
 8000ea4:	74bb      	strb	r3, [r7, #18]

        /* put the result back */
        *pd++ = stmp;
 8000ea6:	69bb      	ldr	r3, [r7, #24]
 8000ea8:	1c5a      	adds	r2, r3, #1
 8000eaa:	61ba      	str	r2, [r7, #24]
 8000eac:	7cba      	ldrb	r2, [r7, #18]
 8000eae:	701a      	strb	r2, [r3, #0]
    while(nSize--)
 8000eb0:	79fb      	ldrb	r3, [r7, #7]
 8000eb2:	1e5a      	subs	r2, r3, #1
 8000eb4:	71fa      	strb	r2, [r7, #7]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d1d8      	bne.n	8000e6c <FMSTR_CopyFromBufferWithMask+0x20>
    }
}
 8000eba:	bf00      	nop
 8000ebc:	bf00      	nop
 8000ebe:	3724      	adds	r7, #36	; 0x24
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <FMSTR_SetExAddr>:
******************************************************************************/

static FMSTR_BOOL pcm_bNextAddrIsEx;

void FMSTR_SetExAddr(FMSTR_BOOL bNextAddrIsEx)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	80fb      	strh	r3, [r7, #6]
    pcm_bNextAddrIsEx = bNextAddrIsEx;
 8000ed2:	4a04      	ldr	r2, [pc, #16]	; (8000ee4 <FMSTR_SetExAddr+0x1c>)
 8000ed4:	88fb      	ldrh	r3, [r7, #6]
 8000ed6:	8013      	strh	r3, [r2, #0]
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr
 8000ee4:	20000028 	.word	0x20000028

08000ee8 <FMSTR_AddressToBuffer>:
*         32 or 16 bit wide (based on previous call to FMSTR_SetExAddr)
*
******************************************************************************/

FMSTR_BPTR FMSTR_AddressToBuffer(FMSTR_BPTR pDest, FMSTR_ADDR nAddr)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	6039      	str	r1, [r7, #0]
    if(pcm_bNextAddrIsEx)
 8000ef2:	4b0c      	ldr	r3, [pc, #48]	; (8000f24 <FMSTR_AddressToBuffer+0x3c>)
 8000ef4:	881b      	ldrh	r3, [r3, #0]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d006      	beq.n	8000f08 <FMSTR_AddressToBuffer+0x20>
    {
        /* fill in the 32bit address */
#if FMSTR_BYTE_BUFFER_ACCESS
        pDest = FMSTR_CopyToBuffer(pDest, (FMSTR_ADDR)&nAddr, 4U);
#else
        *(FMSTR_U32*) pDest = ((FMSTR_U32)nAddr);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	683a      	ldr	r2, [r7, #0]
 8000efe:	601a      	str	r2, [r3, #0]
        pDest += 4;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	3304      	adds	r3, #4
 8000f04:	607b      	str	r3, [r7, #4]
 8000f06:	e006      	b.n	8000f16 <FMSTR_AddressToBuffer+0x2e>
    {
        /* fill in the 16bit address (never used) */
#if FMSTR_BYTE_BUFFER_ACCESS
        pDest = FMSTR_CopyToBuffer(pDest, (FMSTR_ADDR)&nAddr, 2U);
#else
        *(FMSTR_U16*) pDest = ((FMSTR_U16)nAddr);
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	b29a      	uxth	r2, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	801a      	strh	r2, [r3, #0]
        pDest += 2;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3302      	adds	r3, #2
 8000f14:	607b      	str	r3, [r7, #4]
#endif
    }

    return pDest;
 8000f16:	687b      	ldr	r3, [r7, #4]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr
 8000f24:	20000028 	.word	0x20000028

08000f28 <FMSTR_AddressFromBuffer>:
* @brief  Fetch address from communication buffer
*
******************************************************************************/

FMSTR_BPTR FMSTR_AddressFromBuffer(FMSTR_ADDR* pAddr, FMSTR_BPTR pSrc)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
    if(pcm_bNextAddrIsEx)
 8000f32:	4b0d      	ldr	r3, [pc, #52]	; (8000f68 <FMSTR_AddressFromBuffer+0x40>)
 8000f34:	881b      	ldrh	r3, [r3, #0]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d007      	beq.n	8000f4a <FMSTR_AddressFromBuffer+0x22>
    {
#if FMSTR_BYTE_BUFFER_ACCESS
        pSrc = FMSTR_CopyFromBuffer((FMSTR_ADDR)(FMSTR_U8*)pAddr, pSrc, 4U);
#else
        *pAddr = (FMSTR_ADDR) *((FMSTR_U32*) pSrc);
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	601a      	str	r2, [r3, #0]
        pSrc += 4;
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	3304      	adds	r3, #4
 8000f46:	603b      	str	r3, [r7, #0]
 8000f48:	e007      	b.n	8000f5a <FMSTR_AddressFromBuffer+0x32>
    else
    {
#if FMSTR_BYTE_BUFFER_ACCESS
        pSrc = FMSTR_CopyFromBuffer((FMSTR_ADDR)(FMSTR_U8*)pAddr, pSrc, 2U);
#else
        *pAddr = (FMSTR_ADDR) *((FMSTR_U16*) pSrc);
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	881b      	ldrh	r3, [r3, #0]
 8000f4e:	461a      	mov	r2, r3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	601a      	str	r2, [r3, #0]
        pSrc += 2;
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	3302      	adds	r3, #2
 8000f58:	603b      	str	r3, [r7, #0]
#endif
    }

    return pSrc;
 8000f5a:	683b      	ldr	r3, [r7, #0]
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	20000028 	.word	0x20000028

08000f6c <FMSTR_InitAppCmds>:
* @brief    Initialize app.cmds interface
*
******************************************************************************/

void FMSTR_InitAppCmds(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
#if FMSTR_MAX_APPCMD_CALLS
    FMSTR_INDEX i;
    
    for(i=0; i<FMSTR_MAX_APPCMD_CALLS; i++)
 8000f72:	2300      	movs	r3, #0
 8000f74:	80fb      	strh	r3, [r7, #6]
 8000f76:	e011      	b.n	8000f9c <FMSTR_InitAppCmds+0x30>
    {
        pcm_pAppCmdCallId[i] = FMSTR_APPCMDRESULT_NOCMD;
 8000f78:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f7c:	4a0f      	ldr	r2, [pc, #60]	; (8000fbc <FMSTR_InitAppCmds+0x50>)
 8000f7e:	21ff      	movs	r1, #255	; 0xff
 8000f80:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        pcm_pAppCmdCallFunc[i] = NULL;
 8000f84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f88:	4a0d      	ldr	r2, [pc, #52]	; (8000fc0 <FMSTR_InitAppCmds+0x54>)
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(i=0; i<FMSTR_MAX_APPCMD_CALLS; i++)
 8000f90:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f94:	b29b      	uxth	r3, r3
 8000f96:	3301      	adds	r3, #1
 8000f98:	b29b      	uxth	r3, r3
 8000f9a:	80fb      	strh	r3, [r7, #6]
 8000f9c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fa0:	2b03      	cmp	r3, #3
 8000fa2:	dde9      	ble.n	8000f78 <FMSTR_InitAppCmds+0xc>
    }
#endif      

    pcm_nAppCmd = (FMSTR_APPCMD_CODE) FMSTR_APPCMDRESULT_NOCMD;
 8000fa4:	4b07      	ldr	r3, [pc, #28]	; (8000fc4 <FMSTR_InitAppCmds+0x58>)
 8000fa6:	22ff      	movs	r2, #255	; 0xff
 8000fa8:	801a      	strh	r2, [r3, #0]
    pcm_nAppCmdResult = (FMSTR_APPCMD_RESULT) FMSTR_APPCMDRESULT_NOCMD;
 8000faa:	4b07      	ldr	r3, [pc, #28]	; (8000fc8 <FMSTR_InitAppCmds+0x5c>)
 8000fac:	22ff      	movs	r2, #255	; 0xff
 8000fae:	801a      	strh	r2, [r3, #0]
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	20000074 	.word	0x20000074
 8000fc0:	2000007c 	.word	0x2000007c
 8000fc4:	2000002a 	.word	0x2000002a
 8000fc8:	2000006e 	.word	0x2000006e

08000fcc <FMSTR_StoreAppCmd>:
*           pointer where the response output finished (except checksum)
*
******************************************************************************/

FMSTR_BPTR FMSTR_StoreAppCmd(FMSTR_BPTR pMessageIO)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
    FMSTR_BPTR pResponse = pMessageIO;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	617b      	str	r3, [r7, #20]
    FMSTR_U8 nArgsLen;
    FMSTR_U8 nCode;

    /* the previous command not yet processed */
    if(pcm_nAppCmd != ((FMSTR_APPCMD_CODE) FMSTR_APPCMDRESULT_NOCMD))
 8000fd8:	4b23      	ldr	r3, [pc, #140]	; (8001068 <FMSTR_StoreAppCmd+0x9c>)
 8000fda:	881b      	ldrh	r3, [r3, #0]
 8000fdc:	2bff      	cmp	r3, #255	; 0xff
 8000fde:	d005      	beq.n	8000fec <FMSTR_StoreAppCmd+0x20>
    {
        return FMSTR_ConstToBuffer8(pResponse, FMSTR_STC_SERVBUSY);
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	2287      	movs	r2, #135	; 0x87
 8000fe4:	701a      	strb	r2, [r3, #0]
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	3301      	adds	r3, #1
 8000fea:	e039      	b.n	8001060 <FMSTR_StoreAppCmd+0x94>
    }

    pMessageIO = FMSTR_SkipInBuffer(pMessageIO, 1U);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	3301      	adds	r3, #1
 8000ff0:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_ValueFromBuffer8(&nArgsLen, pMessageIO);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	73fb      	strb	r3, [r7, #15]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_ValueFromBuffer8(&nCode, pMessageIO);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	73bb      	strb	r3, [r7, #14]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	3301      	adds	r3, #1
 8001008:	607b      	str	r3, [r7, #4]

    /* args len is datalen minus one */
    nArgsLen--;
 800100a:	7bfb      	ldrb	r3, [r7, #15]
 800100c:	3b01      	subs	r3, #1
 800100e:	b2db      	uxtb	r3, r3
 8001010:	73fb      	strb	r3, [r7, #15]
        
    /* does the application command fit to buffer ? */
    if (nArgsLen > (FMSTR_SIZE8) FMSTR_APPCMD_BUFF_SIZE)
 8001012:	7bfb      	ldrb	r3, [r7, #15]
 8001014:	2b20      	cmp	r3, #32
 8001016:	d905      	bls.n	8001024 <FMSTR_StoreAppCmd+0x58>
    {
        return FMSTR_ConstToBuffer8(pResponse, FMSTR_STC_INVBUFF);
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	2285      	movs	r2, #133	; 0x85
 800101c:	701a      	strb	r2, [r3, #0]
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	3301      	adds	r3, #1
 8001022:	e01d      	b.n	8001060 <FMSTR_StoreAppCmd+0x94>
    }
    
    /* store command data into dedicated buffer */
    pcm_nAppCmd = nCode;
 8001024:	7bbb      	ldrb	r3, [r7, #14]
 8001026:	b29a      	uxth	r2, r3
 8001028:	4b0f      	ldr	r3, [pc, #60]	; (8001068 <FMSTR_StoreAppCmd+0x9c>)
 800102a:	801a      	strh	r2, [r3, #0]
    pcm_nAppCmdLen = nArgsLen;
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	b29a      	uxth	r2, r3
 8001030:	4b0e      	ldr	r3, [pc, #56]	; (800106c <FMSTR_StoreAppCmd+0xa0>)
 8001032:	801a      	strh	r2, [r3, #0]
    
    /* data copy */
    if(nArgsLen)
 8001034:	7bfb      	ldrb	r3, [r7, #15]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d007      	beq.n	800104a <FMSTR_StoreAppCmd+0x7e>
    {
        FMSTR_ADDR appCmdBuffAddr;
        FMSTR_ARR2ADDR(appCmdBuffAddr, pcm_pAppCmdBuff);
 800103a:	4b0d      	ldr	r3, [pc, #52]	; (8001070 <FMSTR_StoreAppCmd+0xa4>)
 800103c:	613b      	str	r3, [r7, #16]
        
        /*lint -e{534} ignoring return value */
        FMSTR_CopyFromBuffer(appCmdBuffAddr, pMessageIO, (FMSTR_SIZE8) nArgsLen);
 800103e:	7bfb      	ldrb	r3, [r7, #15]
 8001040:	461a      	mov	r2, r3
 8001042:	6879      	ldr	r1, [r7, #4]
 8001044:	6938      	ldr	r0, [r7, #16]
 8001046:	f7ff fee1 	bl	8000e0c <FMSTR_CopyFromBuffer>
    }

    /* mark command as "running" (without any response data) */
    pcm_nAppCmdResult = (FMSTR_APPCMD_RESULT) FMSTR_APPCMDRESULT_RUNNING;
 800104a:	4b0a      	ldr	r3, [pc, #40]	; (8001074 <FMSTR_StoreAppCmd+0xa8>)
 800104c:	22fe      	movs	r2, #254	; 0xfe
 800104e:	801a      	strh	r2, [r3, #0]
    pcm_nAppCmdResultDataLen = 0U;
 8001050:	4b09      	ldr	r3, [pc, #36]	; (8001078 <FMSTR_StoreAppCmd+0xac>)
 8001052:	2200      	movs	r2, #0
 8001054:	701a      	strb	r2, [r3, #0]

    return FMSTR_ConstToBuffer8(pResponse, FMSTR_STS_OK);
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	2200      	movs	r2, #0
 800105a:	701a      	strb	r2, [r3, #0]
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	3301      	adds	r3, #1
}
 8001060:	4618      	mov	r0, r3
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	2000002a 	.word	0x2000002a
 800106c:	2000006c 	.word	0x2000006c
 8001070:	2000002c 	.word	0x2000002c
 8001074:	2000006e 	.word	0x2000006e
 8001078:	20000070 	.word	0x20000070

0800107c <FMSTR_GetAppCmdStatus>:
*       sure the PC already got the command delivery packet acknowledged.
*
******************************************************************************/

FMSTR_BPTR FMSTR_GetAppCmdStatus(FMSTR_BPTR pMessageIO)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
#if FMSTR_MAX_APPCMD_CALLS
    FMSTR_PAPPCMDFUNC pFunc = NULL;
 8001084:	2300      	movs	r3, #0
 8001086:	60fb      	str	r3, [r7, #12]
    FMSTR_INDEX nIndex;
    
    /* time to execute the command's callback */
    if((nIndex = FMSTR_FindAppCmdCallIndex(pcm_nAppCmd)) >= 0)
 8001088:	4b19      	ldr	r3, [pc, #100]	; (80010f0 <FMSTR_GetAppCmdStatus+0x74>)
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	4618      	mov	r0, r3
 800108e:	f000 f889 	bl	80011a4 <FMSTR_FindAppCmdCallIndex>
 8001092:	4603      	mov	r3, r0
 8001094:	817b      	strh	r3, [r7, #10]
 8001096:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800109a:	2b00      	cmp	r3, #0
 800109c:	db05      	blt.n	80010aa <FMSTR_GetAppCmdStatus+0x2e>
    {
        pFunc = pcm_pAppCmdCallFunc[nIndex];
 800109e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80010a2:	4a14      	ldr	r2, [pc, #80]	; (80010f4 <FMSTR_GetAppCmdStatus+0x78>)
 80010a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010a8:	60fb      	str	r3, [r7, #12]
    }
    
    /* valid callback function found? */
    if(pFunc)
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d00d      	beq.n	80010cc <FMSTR_GetAppCmdStatus+0x50>
    {
        /* do execute callback, return value is app.cmd result code */
        pcm_nAppCmdResult = pFunc(pcm_nAppCmd, pcm_pAppCmdBuff, pcm_nAppCmdLen);
 80010b0:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <FMSTR_GetAppCmdStatus+0x74>)
 80010b2:	8818      	ldrh	r0, [r3, #0]
 80010b4:	4b10      	ldr	r3, [pc, #64]	; (80010f8 <FMSTR_GetAppCmdStatus+0x7c>)
 80010b6:	881a      	ldrh	r2, [r3, #0]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	4910      	ldr	r1, [pc, #64]	; (80010fc <FMSTR_GetAppCmdStatus+0x80>)
 80010bc:	4798      	blx	r3
 80010be:	4603      	mov	r3, r0
 80010c0:	461a      	mov	r2, r3
 80010c2:	4b0f      	ldr	r3, [pc, #60]	; (8001100 <FMSTR_GetAppCmdStatus+0x84>)
 80010c4:	801a      	strh	r2, [r3, #0]

        /* nothing more to do with this command (i.e. command acknowledged) */
        pcm_nAppCmd = FMSTR_APPCMDRESULT_NOCMD;
 80010c6:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <FMSTR_GetAppCmdStatus+0x74>)
 80010c8:	22ff      	movs	r2, #255	; 0xff
 80010ca:	801a      	strh	r2, [r3, #0]
    }
#endif

    pMessageIO = FMSTR_ConstToBuffer8(pMessageIO, FMSTR_STS_OK);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	3301      	adds	r3, #1
 80010d6:	607b      	str	r3, [r7, #4]
    return FMSTR_ValueToBuffer8(pMessageIO, (FMSTR_U8) pcm_nAppCmdResult);
 80010d8:	4b09      	ldr	r3, [pc, #36]	; (8001100 <FMSTR_GetAppCmdStatus+0x84>)
 80010da:	881b      	ldrh	r3, [r3, #0]
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	701a      	strb	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	3301      	adds	r3, #1
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	2000002a 	.word	0x2000002a
 80010f4:	2000007c 	.word	0x2000007c
 80010f8:	2000006c 	.word	0x2000006c
 80010fc:	2000002c 	.word	0x2000002c
 8001100:	2000006e 	.word	0x2000006e

08001104 <FMSTR_GetAppCmdRespData>:
*           pointer where the response output finished (except checksum)
*
******************************************************************************/

FMSTR_BPTR FMSTR_GetAppCmdRespData(FMSTR_BPTR pMessageIO)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
    FMSTR_BPTR pResponse = pMessageIO;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	617b      	str	r3, [r7, #20]
    FMSTR_U8 nDataLen;
    FMSTR_U8 nDataOffset;

    /* the previous command not yet processed */
    if(pcm_nAppCmd != ((FMSTR_APPCMD_CODE)FMSTR_APPCMDRESULT_NOCMD))
 8001110:	4b21      	ldr	r3, [pc, #132]	; (8001198 <FMSTR_GetAppCmdRespData+0x94>)
 8001112:	881b      	ldrh	r3, [r3, #0]
 8001114:	2bff      	cmp	r3, #255	; 0xff
 8001116:	d005      	beq.n	8001124 <FMSTR_GetAppCmdRespData+0x20>
    {
        return FMSTR_ConstToBuffer8(pResponse, FMSTR_STC_SERVBUSY);
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	2287      	movs	r2, #135	; 0x87
 800111c:	701a      	strb	r2, [r3, #0]
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	3301      	adds	r3, #1
 8001122:	e035      	b.n	8001190 <FMSTR_GetAppCmdRespData+0x8c>
    }

    pMessageIO = FMSTR_SkipInBuffer(pMessageIO, 1U);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	3301      	adds	r3, #1
 8001128:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_ValueFromBuffer8(&nDataLen, pMessageIO);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	73fb      	strb	r3, [r7, #15]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	3301      	adds	r3, #1
 8001134:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_ValueFromBuffer8(&nDataOffset, pMessageIO);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	73bb      	strb	r3, [r7, #14]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	3301      	adds	r3, #1
 8001140:	607b      	str	r3, [r7, #4]

    /* the response would not fit into comm buffer */
    if(nDataLen > (FMSTR_U16)FMSTR_COMM_BUFFER_SIZE)
 8001142:	7bfb      	ldrb	r3, [r7, #15]
 8001144:	2b3c      	cmp	r3, #60	; 0x3c
 8001146:	d905      	bls.n	8001154 <FMSTR_GetAppCmdRespData+0x50>
    {
        return FMSTR_ConstToBuffer8(pResponse, FMSTR_STC_RSPBUFFOVF);
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	2284      	movs	r2, #132	; 0x84
 800114c:	701a      	strb	r2, [r3, #0]
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	3301      	adds	r3, #1
 8001152:	e01d      	b.n	8001190 <FMSTR_GetAppCmdRespData+0x8c>
    }
    
    /* the data would be fetched outside the app.cmd response data */
    if((((FMSTR_U16)nDataOffset) + nDataLen) > (FMSTR_SIZE8)pcm_nAppCmdResultDataLen)
 8001154:	7bbb      	ldrb	r3, [r7, #14]
 8001156:	461a      	mov	r2, r3
 8001158:	7bfb      	ldrb	r3, [r7, #15]
 800115a:	4413      	add	r3, r2
 800115c:	4a0f      	ldr	r2, [pc, #60]	; (800119c <FMSTR_GetAppCmdRespData+0x98>)
 800115e:	7812      	ldrb	r2, [r2, #0]
 8001160:	4293      	cmp	r3, r2
 8001162:	dd05      	ble.n	8001170 <FMSTR_GetAppCmdRespData+0x6c>
    {
        return FMSTR_ConstToBuffer8(pResponse, FMSTR_STC_INVSIZE);
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	2286      	movs	r2, #134	; 0x86
 8001168:	701a      	strb	r2, [r3, #0]
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	3301      	adds	r3, #1
 800116e:	e00f      	b.n	8001190 <FMSTR_GetAppCmdRespData+0x8c>
    }
    
    pResponse = FMSTR_ConstToBuffer8(pResponse, FMSTR_STS_OK);
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	2200      	movs	r2, #0
 8001174:	701a      	strb	r2, [r3, #0]
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	3301      	adds	r3, #1
 800117a:	617b      	str	r3, [r7, #20]

    /* copy to buffer */
    {    
        FMSTR_ADDR appCmdBuffAddr;
        FMSTR_ARR2ADDR(appCmdBuffAddr, pcm_pAppCmdBuff);
 800117c:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <FMSTR_GetAppCmdRespData+0x9c>)
 800117e:	613b      	str	r3, [r7, #16]
        pResponse = FMSTR_CopyToBuffer(pResponse, appCmdBuffAddr, (FMSTR_SIZE8)nDataLen);
 8001180:	7bfb      	ldrb	r3, [r7, #15]
 8001182:	461a      	mov	r2, r3
 8001184:	6939      	ldr	r1, [r7, #16]
 8001186:	6978      	ldr	r0, [r7, #20]
 8001188:	f7ff fe20 	bl	8000dcc <FMSTR_CopyToBuffer>
 800118c:	6178      	str	r0, [r7, #20]
    }
    
    return pResponse;
 800118e:	697b      	ldr	r3, [r7, #20]
}
 8001190:	4618      	mov	r0, r3
 8001192:	3718      	adds	r7, #24
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	2000002a 	.word	0x2000002a
 800119c:	20000070 	.word	0x20000070
 80011a0:	2000002c 	.word	0x2000002c

080011a4 <FMSTR_FindAppCmdCallIndex>:
* @return   Index of function pointer in our local tables
*
******************************************************************************/

static FMSTR_INDEX FMSTR_FindAppCmdCallIndex(FMSTR_APPCMD_CODE nAppcmdCode)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	80fb      	strh	r3, [r7, #6]
#if FMSTR_MAX_APPCMD_CALLS > 0
    FMSTR_INDEX i;
    
    for(i=0; i<FMSTR_MAX_APPCMD_CALLS; i++)
 80011ae:	2300      	movs	r3, #0
 80011b0:	81fb      	strh	r3, [r7, #14]
 80011b2:	e010      	b.n	80011d6 <FMSTR_FindAppCmdCallIndex+0x32>
    {
        if(pcm_pAppCmdCallId[i] == nAppcmdCode)
 80011b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011b8:	4a0d      	ldr	r2, [pc, #52]	; (80011f0 <FMSTR_FindAppCmdCallIndex+0x4c>)
 80011ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011be:	88fa      	ldrh	r2, [r7, #6]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d102      	bne.n	80011ca <FMSTR_FindAppCmdCallIndex+0x26>
        {
            return i;
 80011c4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011c8:	e00b      	b.n	80011e2 <FMSTR_FindAppCmdCallIndex+0x3e>
    for(i=0; i<FMSTR_MAX_APPCMD_CALLS; i++)
 80011ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	3301      	adds	r3, #1
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	81fb      	strh	r3, [r7, #14]
 80011d6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011da:	2b03      	cmp	r3, #3
 80011dc:	ddea      	ble.n	80011b4 <FMSTR_FindAppCmdCallIndex+0x10>
    /*lint -esym(528, FMSTR_FindAppCmdCallIndex) this function is 
      not referenced when APPCMD_CALLS are not used */
    FMSTR_UNUSED(nAppcmdCode);
#endif
        
    return -1;
 80011de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3714      	adds	r7, #20
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	20000074 	.word	0x20000074

080011f4 <FMSTR_Init>:
* @brief    FreeMASTER driver initialization
*
******************************************************************************/

FMSTR_BOOL FMSTR_Init(void)
{   
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
    FMSTR_InitTsa();
#endif

#if FMSTR_USE_SCOPE
    /* initialize Scope */
    FMSTR_InitScope();
 80011f8:	f000 fe32 	bl	8001e60 <FMSTR_InitScope>
#endif

#if FMSTR_USE_RECORDER
    /* initialize Recorder */
    FMSTR_InitRec();
 80011fc:	f000 faae 	bl	800175c <FMSTR_InitRec>
#endif

#if FMSTR_USE_APPCMD
    /* initialize application commands */
    FMSTR_InitAppCmds();
 8001200:	f7ff feb4 	bl	8000f6c <FMSTR_InitAppCmds>
    FMSTR_InitPDBdm();
#endif  
    
#if FMSTR_USE_SERIAL
    /* initialize communication and start listening for commands */
    if (!FMSTR_InitSerial())
 8001204:	f001 f928 	bl	8002458 <FMSTR_InitSerial>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d101      	bne.n	8001212 <FMSTR_Init+0x1e>
        return FMSTR_FALSE;
 800120e:	2300      	movs	r3, #0
 8001210:	e000      	b.n	8001214 <FMSTR_Init+0x20>
#if FMSTR_DEBUG_TX
    /* start in the debugging mode, we will be sending test frames periodically */
    pcm_bDebugTx = FMSTR_TRUE;
#endif

    return FMSTR_TRUE;
 8001212:	2301      	movs	r3, #1
}
 8001214:	4618      	mov	r0, r3
 8001216:	bd80      	pop	{r7, pc}

08001218 <FMSTR_ProtocolDecoder>:
* in this call as well.
*
******************************************************************************/

FMSTR_BOOL FMSTR_ProtocolDecoder(FMSTR_BPTR pMessageIO)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
    FMSTR_BPTR pResponseEnd;
    FMSTR_U8 nCmd;
    
    /* no EX access by default */
    FMSTR_SetExAddr(FMSTR_FALSE);
 8001220:	2000      	movs	r0, #0
 8001222:	f7ff fe51 	bl	8000ec8 <FMSTR_SetExAddr>
    
    /* command code comes first in the message */
    /*lint -e{534} return value is not used */
    (void)FMSTR_ValueFromBuffer8(&nCmd, pMessageIO);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	72bb      	strb	r3, [r7, #10]
    
    /* process command   */
    switch (nCmd)
 800122c:	7abb      	ldrb	r3, [r7, #10]
 800122e:	2b10      	cmp	r3, #16
 8001230:	f300 8096 	bgt.w	8001360 <FMSTR_ProtocolDecoder+0x148>
 8001234:	2b00      	cmp	r3, #0
 8001236:	dc6b      	bgt.n	8001310 <FMSTR_ProtocolDecoder+0xf8>
 8001238:	e12a      	b.n	8001490 <FMSTR_ProtocolDecoder+0x278>
 800123a:	3bc0      	subs	r3, #192	; 0xc0
 800123c:	2b31      	cmp	r3, #49	; 0x31
 800123e:	f200 8127 	bhi.w	8001490 <FMSTR_ProtocolDecoder+0x278>
 8001242:	a201      	add	r2, pc, #4	; (adr r2, 8001248 <FMSTR_ProtocolDecoder+0x30>)
 8001244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001248:	08001487 	.word	0x08001487
 800124c:	080013d9 	.word	0x080013d9
 8001250:	080013e3 	.word	0x080013e3
 8001254:	080013cf 	.word	0x080013cf
 8001258:	08001491 	.word	0x08001491
 800125c:	080013c5 	.word	0x080013c5
 8001260:	08001417 	.word	0x08001417
 8001264:	08001491 	.word	0x08001491
 8001268:	08001491 	.word	0x08001491
 800126c:	080013fd 	.word	0x080013fd
 8001270:	08001491 	.word	0x08001491
 8001274:	08001491 	.word	0x08001491
 8001278:	08001491 	.word	0x08001491
 800127c:	08001491 	.word	0x08001491
 8001280:	08001491 	.word	0x08001491
 8001284:	08001491 	.word	0x08001491
 8001288:	08001375 	.word	0x08001375
 800128c:	08001387 	.word	0x08001387
 8001290:	08001399 	.word	0x08001399
 8001294:	08001421 	.word	0x08001421
 8001298:	08001491 	.word	0x08001491
 800129c:	08001491 	.word	0x08001491
 80012a0:	08001491 	.word	0x08001491
 80012a4:	08001491 	.word	0x08001491
 80012a8:	08001491 	.word	0x08001491
 80012ac:	08001491 	.word	0x08001491
 80012b0:	08001491 	.word	0x08001491
 80012b4:	08001491 	.word	0x08001491
 80012b8:	08001491 	.word	0x08001491
 80012bc:	08001491 	.word	0x08001491
 80012c0:	08001491 	.word	0x08001491
 80012c4:	08001491 	.word	0x08001491
 80012c8:	0800136f 	.word	0x0800136f
 80012cc:	08001381 	.word	0x08001381
 80012d0:	08001393 	.word	0x08001393
 80012d4:	0800144b 	.word	0x0800144b
 80012d8:	08001457 	.word	0x08001457
 80012dc:	0800146f 	.word	0x0800146f
 80012e0:	08001491 	.word	0x08001491
 80012e4:	08001491 	.word	0x08001491
 80012e8:	08001491 	.word	0x08001491
 80012ec:	08001491 	.word	0x08001491
 80012f0:	08001491 	.word	0x08001491
 80012f4:	08001491 	.word	0x08001491
 80012f8:	08001491 	.word	0x08001491
 80012fc:	08001491 	.word	0x08001491
 8001300:	08001491 	.word	0x08001491
 8001304:	08001491 	.word	0x08001491
 8001308:	08001463 	.word	0x08001463
 800130c:	0800147b 	.word	0x0800147b
 8001310:	3b01      	subs	r3, #1
 8001312:	2b0f      	cmp	r3, #15
 8001314:	f200 80bc 	bhi.w	8001490 <FMSTR_ProtocolDecoder+0x278>
 8001318:	a201      	add	r2, pc, #4	; (adr r2, 8001320 <FMSTR_ProtocolDecoder+0x108>)
 800131a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800131e:	bf00      	nop
 8001320:	080013ab 	.word	0x080013ab
 8001324:	08001431 	.word	0x08001431
 8001328:	08001441 	.word	0x08001441
 800132c:	080013a5 	.word	0x080013a5
 8001330:	0800142b 	.word	0x0800142b
 8001334:	0800143b 	.word	0x0800143b
 8001338:	08001491 	.word	0x08001491
 800133c:	080013bb 	.word	0x080013bb
 8001340:	080013f3 	.word	0x080013f3
 8001344:	080013b5 	.word	0x080013b5
 8001348:	080013ed 	.word	0x080013ed
 800134c:	08001491 	.word	0x08001491
 8001350:	08001491 	.word	0x08001491
 8001354:	08001491 	.word	0x08001491
 8001358:	08001491 	.word	0x08001491
 800135c:	0800140d 	.word	0x0800140d
 8001360:	2bf1      	cmp	r3, #241	; 0xf1
 8001362:	f300 8095 	bgt.w	8001490 <FMSTR_ProtocolDecoder+0x278>
 8001366:	2bc0      	cmp	r3, #192	; 0xc0
 8001368:	f6bf af67 	bge.w	800123a <FMSTR_ProtocolDecoder+0x22>
 800136c:	e090      	b.n	8001490 <FMSTR_ProtocolDecoder+0x278>
#if FMSTR_USE_READVAR

        /* read byte */
#if FMSTR_USE_EX_CMDS       
        case FMSTR_CMD_READVAR8_EX:
            FMSTR_SetExAddr(FMSTR_TRUE);
 800136e:	2001      	movs	r0, #1
 8001370:	f7ff fdaa 	bl	8000ec8 <FMSTR_SetExAddr>
#endif
#if FMSTR_USE_NOEX_CMDS
        /*lint -fallthrough */
        case FMSTR_CMD_READVAR8:
#endif          
            pResponseEnd = FMSTR_ReadVar(pMessageIO, 1U);
 8001374:	2101      	movs	r1, #1
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f000 f938 	bl	80015ec <FMSTR_ReadVar>
 800137c:	60f8      	str	r0, [r7, #12]
            break;
 800137e:	e08e      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>
            
        /* read word */
#if FMSTR_USE_EX_CMDS       
        case FMSTR_CMD_READVAR16_EX:
            FMSTR_SetExAddr(FMSTR_TRUE);
 8001380:	2001      	movs	r0, #1
 8001382:	f7ff fda1 	bl	8000ec8 <FMSTR_SetExAddr>
#endif
#if FMSTR_USE_NOEX_CMDS
        /*lint -fallthrough */
        case FMSTR_CMD_READVAR16:
#endif
            pResponseEnd = FMSTR_ReadVar(pMessageIO, 2U);
 8001386:	2102      	movs	r1, #2
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f000 f92f 	bl	80015ec <FMSTR_ReadVar>
 800138e:	60f8      	str	r0, [r7, #12]
            break;
 8001390:	e085      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>
            
        /* read dword */
#if FMSTR_USE_EX_CMDS       
        case FMSTR_CMD_READVAR32_EX:
            FMSTR_SetExAddr(FMSTR_TRUE);
 8001392:	2001      	movs	r0, #1
 8001394:	f7ff fd98 	bl	8000ec8 <FMSTR_SetExAddr>
#endif
#if FMSTR_USE_NOEX_CMDS
        /*lint -fallthrough */
        case FMSTR_CMD_READVAR32:
#endif
            pResponseEnd = FMSTR_ReadVar(pMessageIO, 4U);
 8001398:	2104      	movs	r1, #4
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f000 f926 	bl	80015ec <FMSTR_ReadVar>
 80013a0:	60f8      	str	r0, [r7, #12]
            break;
 80013a2:	e07c      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>
#if FMSTR_USE_READMEM

        /* read a block of memory */
#if FMSTR_USE_EX_CMDS       
        case FMSTR_CMD_READMEM_EX:
            FMSTR_SetExAddr(FMSTR_TRUE);
 80013a4:	2001      	movs	r0, #1
 80013a6:	f7ff fd8f 	bl	8000ec8 <FMSTR_SetExAddr>
#endif
#if FMSTR_USE_NOEX_CMDS
        /*lint -fallthrough */
        case FMSTR_CMD_READMEM:
#endif
            pResponseEnd = FMSTR_ReadMem(pMessageIO);
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f000 f8ee 	bl	800158c <FMSTR_ReadMem>
 80013b0:	60f8      	str	r0, [r7, #12]
            break;
 80013b2:	e074      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>
#if FMSTR_USE_SCOPE

        /* prepare scope variables */
#if FMSTR_USE_EX_CMDS       
        case FMSTR_CMD_SETUPSCOPE_EX:
            FMSTR_SetExAddr(FMSTR_TRUE);
 80013b4:	2001      	movs	r0, #1
 80013b6:	f7ff fd87 	bl	8000ec8 <FMSTR_SetExAddr>
#endif
#if FMSTR_USE_NOEX_CMDS
        /*lint -fallthrough */
        case FMSTR_CMD_SETUPSCOPE:
#endif
            pResponseEnd = FMSTR_SetUpScope(pMessageIO);
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f000 fd58 	bl	8001e70 <FMSTR_SetUpScope>
 80013c0:	60f8      	str	r0, [r7, #12]
            break;  
 80013c2:	e06c      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>
            
        case FMSTR_CMD_READSCOPE:
            pResponseEnd = FMSTR_ReadScope(pMessageIO);
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f000 fdad 	bl	8001f24 <FMSTR_ReadScope>
 80013ca:	60f8      	str	r0, [r7, #12]
            break;
 80013cc:	e067      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>

#if FMSTR_USE_RECORDER

        /* get recorder status */
        case FMSTR_CMD_GETRECSTS:
            pResponseEnd = FMSTR_GetRecStatus(pMessageIO);
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f000 fb8c 	bl	8001aec <FMSTR_GetRecStatus>
 80013d4:	60f8      	str	r0, [r7, #12]
            break;
 80013d6:	e062      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>

        /* start recorder */
        case FMSTR_CMD_STARTREC:
            pResponseEnd = FMSTR_StartRec(pMessageIO);
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f000 fb11 	bl	8001a00 <FMSTR_StartRec>
 80013de:	60f8      	str	r0, [r7, #12]
            break;
 80013e0:	e05d      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>

        /* stop recorder */
        case FMSTR_CMD_STOPREC:
            pResponseEnd = FMSTR_StopRec(pMessageIO);
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f000 fb5a 	bl	8001a9c <FMSTR_StopRec>
 80013e8:	60f8      	str	r0, [r7, #12]
            break;
 80013ea:	e058      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>

        /* setup recorder */
#if FMSTR_USE_EX_CMDS       
        case FMSTR_CMD_SETUPREC_EX:                 
            FMSTR_SetExAddr(FMSTR_TRUE);
 80013ec:	2001      	movs	r0, #1
 80013ee:	f7ff fd6b 	bl	8000ec8 <FMSTR_SetExAddr>
#endif
#if FMSTR_USE_NOEX_CMDS
        /*lint -fallthrough */
        case FMSTR_CMD_SETUPREC:                    
#endif
            pResponseEnd = FMSTR_SetUpRec(pMessageIO);
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f000 f9d2 	bl	800179c <FMSTR_SetUpRec>
 80013f8:	60f8      	str	r0, [r7, #12]
            break;
 80013fa:	e050      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>
            
        /* get recorder buffer information (force EX instead of non-EX) */
#if FMSTR_USE_EX_CMDS       
        case FMSTR_CMD_GETRECBUFF_EX:
            FMSTR_SetExAddr(FMSTR_TRUE);
 80013fc:	2001      	movs	r0, #1
 80013fe:	f7ff fd63 	bl	8000ec8 <FMSTR_SetExAddr>
#elif FMSTR_USE_NOEX_CMDS
        /*lint -fallthrough */
        case FMSTR_CMD_GETRECBUFF:                  
#endif
            pResponseEnd = FMSTR_GetRecBuff(pMessageIO);
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f000 fba2 	bl	8001b4c <FMSTR_GetRecBuff>
 8001408:	60f8      	str	r0, [r7, #12]
            break; 
 800140a:	e048      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>
 
#if FMSTR_USE_APPCMD

        /* accept the application command */
        case FMSTR_CMD_SENDAPPCMD:
            pResponseEnd = FMSTR_StoreAppCmd(pMessageIO);
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f7ff fddd 	bl	8000fcc <FMSTR_StoreAppCmd>
 8001412:	60f8      	str	r0, [r7, #12]
            break;
 8001414:	e043      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>

        /* get the application command status */
        case FMSTR_CMD_GETAPPCMDSTS:
            pResponseEnd = FMSTR_GetAppCmdStatus(pMessageIO);
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff fe30 	bl	800107c <FMSTR_GetAppCmdStatus>
 800141c:	60f8      	str	r0, [r7, #12]
            break;
 800141e:	e03e      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>

        /* get the application command data */
        case FMSTR_CMD_GETAPPCMDDATA:
            pResponseEnd = FMSTR_GetAppCmdRespData(pMessageIO);
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f7ff fe6f 	bl	8001104 <FMSTR_GetAppCmdRespData>
 8001426:	60f8      	str	r0, [r7, #12]
            break;
 8001428:	e039      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>
#if FMSTR_USE_WRITEMEM

        /* write a block of memory */
#if FMSTR_USE_EX_CMDS       
        case FMSTR_CMD_WRITEMEM_EX:
            FMSTR_SetExAddr(FMSTR_TRUE);
 800142a:	2001      	movs	r0, #1
 800142c:	f7ff fd4c 	bl	8000ec8 <FMSTR_SetExAddr>
#endif          
#if FMSTR_USE_NOEX_CMDS
        /*lint -fallthrough */
        case FMSTR_CMD_WRITEMEM:
#endif
            pResponseEnd = FMSTR_WriteMem(pMessageIO);
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f000 f8fe 	bl	8001632 <FMSTR_WriteMem>
 8001436:	60f8      	str	r0, [r7, #12]
            break;
 8001438:	e031      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>
#if FMSTR_USE_WRITEMEMMASK

        /* write block of memory with a bit mask */
#if FMSTR_USE_EX_CMDS       
        case FMSTR_CMD_WRITEMEMMASK_EX:
            FMSTR_SetExAddr(FMSTR_TRUE);
 800143a:	2001      	movs	r0, #1
 800143c:	f7ff fd44 	bl	8000ec8 <FMSTR_SetExAddr>
#endif
#if FMSTR_USE_NOEX_CMDS
        /*lint -fallthrough */
        case FMSTR_CMD_WRITEMEMMASK:
#endif
            pResponseEnd = FMSTR_WriteMemMask(pMessageIO);
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f000 f940 	bl	80016c6 <FMSTR_WriteMemMask>
 8001446:	60f8      	str	r0, [r7, #12]
            break;
 8001448:	e029      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>
            
#if FMSTR_USE_WRITEVAR && FMSTR_USE_NOEX_CMDS

        /* write byte */
        case FMSTR_CMD_WRITEVAR8:
            pResponseEnd = FMSTR_WriteVar(pMessageIO, 1U);
 800144a:	2101      	movs	r1, #1
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f000 f917 	bl	8001680 <FMSTR_WriteVar>
 8001452:	60f8      	str	r0, [r7, #12]
            break;
 8001454:	e023      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>

        /* write word */
        case FMSTR_CMD_WRITEVAR16:
            pResponseEnd = FMSTR_WriteVar(pMessageIO, 2U);
 8001456:	2102      	movs	r1, #2
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f000 f911 	bl	8001680 <FMSTR_WriteVar>
 800145e:	60f8      	str	r0, [r7, #12]
            break;
 8001460:	e01d      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>

        /* write dword */
        case FMSTR_CMD_WRITEVAR32:
            pResponseEnd = FMSTR_WriteVar(pMessageIO, 4U);
 8001462:	2104      	movs	r1, #4
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f000 f90b 	bl	8001680 <FMSTR_WriteVar>
 800146a:	60f8      	str	r0, [r7, #12]
            break;
 800146c:	e017      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>

#if FMSTR_USE_WRITEVARMASK && FMSTR_USE_NOEX_CMDS

        /* write byte with mask */
        case FMSTR_CMD_WRITEVAR8MASK:
            pResponseEnd = FMSTR_WriteVarMask(pMessageIO, 1U);
 800146e:	2101      	movs	r1, #1
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f000 f94f 	bl	8001714 <FMSTR_WriteVarMask>
 8001476:	60f8      	str	r0, [r7, #12]
            break;
 8001478:	e011      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>

        /* write word with mask */
        case FMSTR_CMD_WRITEVAR16MASK:
            pResponseEnd = FMSTR_WriteVarMask(pMessageIO, 2U);
 800147a:	2102      	movs	r1, #2
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f000 f949 	bl	8001714 <FMSTR_WriteVarMask>
 8001482:	60f8      	str	r0, [r7, #12]
            break;
 8001484:	e00b      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>
        case FMSTR_CMD_GETINFOBRIEF:
#else   
        /* retrieve board information structure */
        case FMSTR_CMD_GETINFO: 
#endif
            pResponseEnd = FMSTR_GetBoardInfo(pMessageIO);
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f000 f81e 	bl	80014c8 <FMSTR_GetBoardInfo>
 800148c:	60f8      	str	r0, [r7, #12]
            break;
 800148e:	e006      	b.n	800149e <FMSTR_ProtocolDecoder+0x286>
            break;
#endif /* FMSTR_USE_PIPES */

        /* unknown command */
        default:
            pResponseEnd = FMSTR_ConstToBuffer8(pMessageIO, FMSTR_STC_INVCMD);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2281      	movs	r2, #129	; 0x81
 8001494:	701a      	strb	r2, [r3, #0]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	3301      	adds	r3, #1
 800149a:	60fb      	str	r3, [r7, #12]
            break;          
 800149c:	bf00      	nop
    }
    
    /* anything to send back? */
    if(pResponseEnd != pMessageIO)
 800149e:	68fa      	ldr	r2, [r7, #12]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d00a      	beq.n	80014bc <FMSTR_ProtocolDecoder+0x2a4>
    {
        /*lint -e{946,960} subtracting pointers is appropriate here */
        FMSTR_SIZE8 nSize = (FMSTR_SIZE8)(pResponseEnd - pMessageIO);
 80014a6:	68fa      	ldr	r2, [r7, #12]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	72fb      	strb	r3, [r7, #11]
#if FMSTR_DEBUG_TX    
        /* the first sane frame received from PC Host ends test frame sending */
        pcm_bDebugTx = 0;
#endif
        FMSTR_SendResponse(pMessageIO, nSize);
 80014ae:	7afb      	ldrb	r3, [r7, #11]
 80014b0:	4619      	mov	r1, r3
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f000 fe5c 	bl	8002170 <FMSTR_SendResponse>
        return FMSTR_TRUE;
 80014b8:	2301      	movs	r3, #1
 80014ba:	e000      	b.n	80014be <FMSTR_ProtocolDecoder+0x2a6>
    }
    else
    {
        /* nothing sent out */
        return FMSTR_FALSE;
 80014bc:	2300      	movs	r3, #0
    }
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop

080014c8 <FMSTR_GetBoardInfo>:
*           pointer where the response output finished (except checksum)
*
******************************************************************************/

FMSTR_BPTR FMSTR_GetBoardInfo(FMSTR_BPTR pMessageIO)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
    FMSTR_BPTR pResponse = pMessageIO;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	617b      	str	r3, [r7, #20]
    FMSTR_U16 wTmp;
    FMSTR_U8 *pStr;

    pResponse = FMSTR_ConstToBuffer8(pResponse, FMSTR_STS_OK);              
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	2200      	movs	r2, #0
 80014d8:	701a      	strb	r2, [r3, #0]
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	3301      	adds	r3, #1
 80014de:	617b      	str	r3, [r7, #20]
    pResponse = FMSTR_ConstToBuffer8(pResponse, (FMSTR_U8)(FMSTR_PROT_VER));            /* protVer */
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	2203      	movs	r2, #3
 80014e4:	701a      	strb	r2, [r3, #0]
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	3301      	adds	r3, #1
 80014ea:	617b      	str	r3, [r7, #20]
    pResponse = FMSTR_ConstToBuffer8(pResponse, (FMSTR_U8)(FMSTR_CFG_FLAGS));           /* cfgFlags */
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	2200      	movs	r2, #0
 80014f0:	701a      	strb	r2, [r3, #0]
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	3301      	adds	r3, #1
 80014f6:	617b      	str	r3, [r7, #20]
    pResponse = FMSTR_ConstToBuffer8(pResponse, (FMSTR_U8)(FMSTR_CFG_BUS_WIDTH));       /* dataBusWdt */
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	2201      	movs	r2, #1
 80014fc:	701a      	strb	r2, [r3, #0]
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	3301      	adds	r3, #1
 8001502:	617b      	str	r3, [r7, #20]
    pResponse = FMSTR_ConstToBuffer8(pResponse, (FMSTR_U8)(FMSTR_GLOB_VERSION_MAJOR));  /* globVerMajor */
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	2202      	movs	r2, #2
 8001508:	701a      	strb	r2, [r3, #0]
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	3301      	adds	r3, #1
 800150e:	617b      	str	r3, [r7, #20]
    pResponse = FMSTR_ConstToBuffer8(pResponse, (FMSTR_U8)(FMSTR_GLOB_VERSION_MINOR));  /* globVerMinor */
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	2200      	movs	r2, #0
 8001514:	701a      	strb	r2, [r3, #0]
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	3301      	adds	r3, #1
 800151a:	617b      	str	r3, [r7, #20]
    pResponse = FMSTR_ConstToBuffer8(pResponse, (FMSTR_U8)(FMSTR_COMM_BUFFER_SIZE));    /* cmdBuffSize  */
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	223c      	movs	r2, #60	; 0x3c
 8001520:	701a      	strb	r2, [r3, #0]
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	3301      	adds	r3, #1
 8001526:	617b      	str	r3, [r7, #20]

    /* recorder buffer size is always measured in bytes */
#if FMSTR_REC_LARGE_MODE
    wTmp = FMSTR_GetRecBuffSize()/64;
#else
    wTmp = FMSTR_GetRecBuffSize();
 8001528:	f000 fb06 	bl	8001b38 <FMSTR_GetRecBuffSize>
 800152c:	4603      	mov	r3, r0
 800152e:	827b      	strh	r3, [r7, #18]
#endif
    wTmp *= FMSTR_CFG_BUS_WIDTH;

    /* send size and timebase    */
    pResponse = FMSTR_ValueToBuffer16(pResponse, wTmp);
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	8a7a      	ldrh	r2, [r7, #18]
 8001534:	801a      	strh	r2, [r3, #0]
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	3302      	adds	r3, #2
 800153a:	617b      	str	r3, [r7, #20]
    pResponse = FMSTR_ConstToBuffer16(pResponse, (FMSTR_U16) FMSTR_REC_TIMEBASE);
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	f248 02c8 	movw	r2, #32968	; 0x80c8
 8001542:	801a      	strh	r2, [r3, #0]
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	3302      	adds	r3, #2
 8001548:	617b      	str	r3, [r7, #20]
#if FMSTR_LIGHT_VERSION
FMSTR_UNUSED(pStr);
    pResponse = FMSTR_SkipInBuffer(pResponse, (FMSTR_U8)FMSTR_DESCR_SIZE);
#else
    /* description string */
    pStr = (FMSTR_U8*)  FMSTR_IDT_STRING;
 800154a:	4b0f      	ldr	r3, [pc, #60]	; (8001588 <FMSTR_GetBoardInfo+0xc0>)
 800154c:	60fb      	str	r3, [r7, #12]
    for(wTmp = 0U; wTmp < (FMSTR_U8)(FMSTR_DESCR_SIZE); wTmp++)
 800154e:	2300      	movs	r3, #0
 8001550:	827b      	strh	r3, [r7, #18]
 8001552:	e010      	b.n	8001576 <FMSTR_GetBoardInfo+0xae>
    {
        pResponse = FMSTR_ValueToBuffer8(pResponse, *pStr);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	781a      	ldrb	r2, [r3, #0]
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	701a      	strb	r2, [r3, #0]
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	3301      	adds	r3, #1
 8001560:	617b      	str	r3, [r7, #20]

        /* terminating zero used to clear the remainder of the buffer */        
        if(*pStr)
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d002      	beq.n	8001570 <FMSTR_GetBoardInfo+0xa8>
        {
            pStr ++;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	3301      	adds	r3, #1
 800156e:	60fb      	str	r3, [r7, #12]
    for(wTmp = 0U; wTmp < (FMSTR_U8)(FMSTR_DESCR_SIZE); wTmp++)
 8001570:	8a7b      	ldrh	r3, [r7, #18]
 8001572:	3301      	adds	r3, #1
 8001574:	827b      	strh	r3, [r7, #18]
 8001576:	8a7b      	ldrh	r3, [r7, #18]
 8001578:	2b18      	cmp	r3, #24
 800157a:	d9eb      	bls.n	8001554 <FMSTR_GetBoardInfo+0x8c>
    }
#endif /* SEND_IDT_STRING */
    
#endif /* FMSTR_USE_BRIEFINFO */

    return pResponse;   
 800157c:	697b      	ldr	r3, [r7, #20]
}
 800157e:	4618      	mov	r0, r3
 8001580:	3718      	adds	r7, #24
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	08008b10 	.word	0x08008b10

0800158c <FMSTR_ReadMem>:
*           pointer where the response output finished (except checksum)
*
******************************************************************************/

FMSTR_BPTR FMSTR_ReadMem(FMSTR_BPTR pMessageIO)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
    FMSTR_BPTR pResponse = pMessageIO;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	617b      	str	r3, [r7, #20]
    FMSTR_ADDR nAddr;
    FMSTR_U8 nSize;

    pMessageIO = FMSTR_SkipInBuffer(pMessageIO, 2U);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	3302      	adds	r3, #2
 800159c:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_ValueFromBuffer8(&nSize, pMessageIO);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	73fb      	strb	r3, [r7, #15]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	3301      	adds	r3, #1
 80015a8:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_AddressFromBuffer(&nAddr, pMessageIO);
 80015aa:	f107 0310 	add.w	r3, r7, #16
 80015ae:	6879      	ldr	r1, [r7, #4]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff fcb9 	bl	8000f28 <FMSTR_AddressFromBuffer>
 80015b6:	6078      	str	r0, [r7, #4]
        return FMSTR_ConstToBuffer8(pResponse, FMSTR_STC_EACCESS);
    }
#endif

    /* check the response will safely fit into comm buffer */
    if(nSize > (FMSTR_U8)FMSTR_COMM_BUFFER_SIZE)
 80015b8:	7bfb      	ldrb	r3, [r7, #15]
 80015ba:	2b3c      	cmp	r3, #60	; 0x3c
 80015bc:	d905      	bls.n	80015ca <FMSTR_ReadMem+0x3e>
    {
        return FMSTR_ConstToBuffer8(pResponse, FMSTR_STC_RSPBUFFOVF);
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	2284      	movs	r2, #132	; 0x84
 80015c2:	701a      	strb	r2, [r3, #0]
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	3301      	adds	r3, #1
 80015c8:	e00c      	b.n	80015e4 <FMSTR_ReadMem+0x58>
    }
    
    /* success  */
    pResponse = FMSTR_ConstToBuffer8(pResponse, FMSTR_STS_OK);
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	2200      	movs	r2, #0
 80015ce:	701a      	strb	r2, [r3, #0]
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	3301      	adds	r3, #1
 80015d4:	617b      	str	r3, [r7, #20]
    
    return FMSTR_CopyToBuffer(pResponse, nAddr, (FMSTR_SIZE8) nSize);
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	7bfa      	ldrb	r2, [r7, #15]
 80015da:	4619      	mov	r1, r3
 80015dc:	6978      	ldr	r0, [r7, #20]
 80015de:	f7ff fbf5 	bl	8000dcc <FMSTR_CopyToBuffer>
 80015e2:	4603      	mov	r3, r0
}   
 80015e4:	4618      	mov	r0, r3
 80015e6:	3718      	adds	r7, #24
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <FMSTR_ReadVar>:
*           pointer where the response output finished (except checksum)
*
******************************************************************************/

FMSTR_BPTR FMSTR_ReadVar(FMSTR_BPTR pMessageIO, FMSTR_SIZE8 nSize)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	460b      	mov	r3, r1
 80015f6:	70fb      	strb	r3, [r7, #3]
    FMSTR_BPTR pResponse = pMessageIO;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	60fb      	str	r3, [r7, #12]
    FMSTR_ADDR nAddr;

    pMessageIO = FMSTR_SkipInBuffer(pMessageIO, 1U);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	3301      	adds	r3, #1
 8001600:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_AddressFromBuffer(&nAddr, pMessageIO);
 8001602:	f107 0308 	add.w	r3, r7, #8
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fc8d 	bl	8000f28 <FMSTR_AddressFromBuffer>
 800160e:	6078      	str	r0, [r7, #4]
        return FMSTR_ConstToBuffer8(pResponse, FMSTR_STC_EACCESS);
    }
#endif

    /* success  */
    pResponse = FMSTR_ConstToBuffer8(pResponse, FMSTR_STS_OK);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2200      	movs	r2, #0
 8001614:	701a      	strb	r2, [r3, #0]
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	3301      	adds	r3, #1
 800161a:	60fb      	str	r3, [r7, #12]
    
    return FMSTR_CopyToBuffer(pResponse, nAddr, nSize);
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	78fa      	ldrb	r2, [r7, #3]
 8001620:	4619      	mov	r1, r3
 8001622:	68f8      	ldr	r0, [r7, #12]
 8001624:	f7ff fbd2 	bl	8000dcc <FMSTR_CopyToBuffer>
 8001628:	4603      	mov	r3, r0
}   
 800162a:	4618      	mov	r0, r3
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <FMSTR_WriteMem>:
*           pointer where the response output finished (except checksum)
*
******************************************************************************/

FMSTR_BPTR FMSTR_WriteMem(FMSTR_BPTR pMessageIO)
{
 8001632:	b580      	push	{r7, lr}
 8001634:	b086      	sub	sp, #24
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
    FMSTR_BPTR pResponse = pMessageIO;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	617b      	str	r3, [r7, #20]
    FMSTR_ADDR nAddr;
    FMSTR_U8 nSize,nResponseCode;

    pMessageIO = FMSTR_SkipInBuffer(pMessageIO, 2U);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	3302      	adds	r3, #2
 8001642:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_ValueFromBuffer8(&nSize, pMessageIO);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	72fb      	strb	r3, [r7, #11]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	3301      	adds	r3, #1
 800164e:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_AddressFromBuffer(&nAddr, pMessageIO);
 8001650:	f107 030c 	add.w	r3, r7, #12
 8001654:	6879      	ldr	r1, [r7, #4]
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff fc66 	bl	8000f28 <FMSTR_AddressFromBuffer>
 800165c:	6078      	str	r0, [r7, #4]
        goto FMSTR_WriteMem_exit;
    }
#endif

    /*lint -e{534} ignoring function return value */
    FMSTR_CopyFromBuffer(nAddr, pMessageIO, (FMSTR_SIZE8) nSize);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	7afa      	ldrb	r2, [r7, #11]
 8001662:	6879      	ldr	r1, [r7, #4]
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff fbd1 	bl	8000e0c <FMSTR_CopyFromBuffer>
    nResponseCode = FMSTR_STS_OK;
 800166a:	2300      	movs	r3, #0
 800166c:	74fb      	strb	r3, [r7, #19]

#if FMSTR_USE_TSA && FMSTR_USE_TSA_SAFETY
FMSTR_WriteMem_exit:
#endif      
      
    return FMSTR_ConstToBuffer8(pResponse, nResponseCode);
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	7cfa      	ldrb	r2, [r7, #19]
 8001672:	701a      	strb	r2, [r3, #0]
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	3301      	adds	r3, #1
}
 8001678:	4618      	mov	r0, r3
 800167a:	3718      	adds	r7, #24
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <FMSTR_WriteVar>:
*           pointer where the response output finished (except checksum)
*
******************************************************************************/

FMSTR_BPTR FMSTR_WriteVar(FMSTR_BPTR pMessageIO, FMSTR_SIZE8 nSize)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	460b      	mov	r3, r1
 800168a:	70fb      	strb	r3, [r7, #3]
    FMSTR_BPTR pResponse = pMessageIO;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	617b      	str	r3, [r7, #20]
    FMSTR_ADDR nAddr;
    FMSTR_U8 nResponseCode;

    pMessageIO = FMSTR_SkipInBuffer(pMessageIO, 1U);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3301      	adds	r3, #1
 8001694:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_AddressFromBuffer(&nAddr, pMessageIO);
 8001696:	f107 030c 	add.w	r3, r7, #12
 800169a:	6879      	ldr	r1, [r7, #4]
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff fc43 	bl	8000f28 <FMSTR_AddressFromBuffer>
 80016a2:	6078      	str	r0, [r7, #4]
        goto FMSTR_WriteVar_exit;
    }
#endif

    /*lint -e{534} ignoring function return value */
    FMSTR_CopyFromBuffer(nAddr, pMessageIO, nSize);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	78fa      	ldrb	r2, [r7, #3]
 80016a8:	6879      	ldr	r1, [r7, #4]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff fbae 	bl	8000e0c <FMSTR_CopyFromBuffer>
    nResponseCode = FMSTR_STS_OK;
 80016b0:	2300      	movs	r3, #0
 80016b2:	74fb      	strb	r3, [r7, #19]

#if FMSTR_USE_TSA && FMSTR_USE_TSA_SAFETY
FMSTR_WriteVar_exit:
#endif
      
    return FMSTR_ConstToBuffer8(pResponse, nResponseCode);
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	7cfa      	ldrb	r2, [r7, #19]
 80016b8:	701a      	strb	r2, [r3, #0]
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	3301      	adds	r3, #1
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3718      	adds	r7, #24
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <FMSTR_WriteMemMask>:
*           pointer where the response output finished (except checksum)
*
******************************************************************************/

FMSTR_BPTR FMSTR_WriteMemMask(FMSTR_BPTR pMessageIO)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b086      	sub	sp, #24
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
    FMSTR_BPTR pResponse = pMessageIO;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	617b      	str	r3, [r7, #20]
    FMSTR_ADDR nAddr;
    FMSTR_U8 nSize,nResponseCode;

    pMessageIO = FMSTR_SkipInBuffer(pMessageIO, 2U);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	3302      	adds	r3, #2
 80016d6:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_ValueFromBuffer8(&nSize, pMessageIO);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	72fb      	strb	r3, [r7, #11]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	3301      	adds	r3, #1
 80016e2:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_AddressFromBuffer(&nAddr, pMessageIO);
 80016e4:	f107 030c 	add.w	r3, r7, #12
 80016e8:	6879      	ldr	r1, [r7, #4]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7ff fc1c 	bl	8000f28 <FMSTR_AddressFromBuffer>
 80016f0:	6078      	str	r0, [r7, #4]
        goto FMSTR_WriteMemMask_exit;
    }
#endif

    /* put the data */
    FMSTR_CopyFromBufferWithMask(nAddr, pMessageIO, (FMSTR_SIZE8)nSize);
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	7afa      	ldrb	r2, [r7, #11]
 80016f6:	6879      	ldr	r1, [r7, #4]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff fba7 	bl	8000e4c <FMSTR_CopyFromBufferWithMask>
    nResponseCode = FMSTR_STS_OK;
 80016fe:	2300      	movs	r3, #0
 8001700:	74fb      	strb	r3, [r7, #19]

#if (FMSTR_USE_TSA && FMSTR_USE_TSA_SAFETY) || (FMSTR_CFG_BUS_WIDTH > 1U)
FMSTR_WriteMemMask_exit:
#endif  
      
    return FMSTR_ConstToBuffer8(pResponse, nResponseCode);
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	7cfa      	ldrb	r2, [r7, #19]
 8001706:	701a      	strb	r2, [r3, #0]
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	3301      	adds	r3, #1
}
 800170c:	4618      	mov	r0, r3
 800170e:	3718      	adds	r7, #24
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <FMSTR_WriteVarMask>:
*           pointer where the response output finished (except checksum)
*
******************************************************************************/

FMSTR_BPTR FMSTR_WriteVarMask(FMSTR_BPTR pMessageIO, FMSTR_SIZE8 nSize)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	460b      	mov	r3, r1
 800171e:	70fb      	strb	r3, [r7, #3]
    FMSTR_BPTR pResponse = pMessageIO;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	617b      	str	r3, [r7, #20]
    FMSTR_ADDR nAddr;
    FMSTR_U8 nResponseCode;
    
    pMessageIO = FMSTR_SkipInBuffer(pMessageIO, 1U);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	3301      	adds	r3, #1
 8001728:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_AddressFromBuffer(&nAddr, pMessageIO);
 800172a:	f107 030c 	add.w	r3, r7, #12
 800172e:	6879      	ldr	r1, [r7, #4]
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff fbf9 	bl	8000f28 <FMSTR_AddressFromBuffer>
 8001736:	6078      	str	r0, [r7, #4]
        goto FMSTR_WriteVarMask_exit;
    }
#endif

    /* put the data */
    FMSTR_CopyFromBufferWithMask(nAddr, pMessageIO, nSize);         
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	78fa      	ldrb	r2, [r7, #3]
 800173c:	6879      	ldr	r1, [r7, #4]
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff fb84 	bl	8000e4c <FMSTR_CopyFromBufferWithMask>
    nResponseCode = FMSTR_STS_OK;
 8001744:	2300      	movs	r3, #0
 8001746:	74fb      	strb	r3, [r7, #19]

#if FMSTR_USE_TSA && FMSTR_USE_TSA_SAFETY
FMSTR_WriteVarMask_exit:
#endif      

    return FMSTR_ConstToBuffer8(pResponse, nResponseCode);
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	7cfa      	ldrb	r2, [r7, #19]
 800174c:	701a      	strb	r2, [r3, #0]
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	3301      	adds	r3, #1
}
 8001752:	4618      	mov	r0, r3
 8001754:	3718      	adds	r7, #24
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
	...

0800175c <FMSTR_InitRec>:
* @brief    Recorder Initialization
*
******************************************************************************/

void FMSTR_InitRec(void)
{   
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
    /* initialize Recorder flags*/
    pcm_wRecFlags.all = 0U;
 8001760:	4b05      	ldr	r3, [pc, #20]	; (8001778 <FMSTR_InitRec+0x1c>)
 8001762:	2200      	movs	r2, #0
 8001764:	701a      	strb	r2, [r3, #0]
#elif FMSTR_USE_FASTREC
    /* Initialize Fast Recorder Buffer  */
    FMSTR_InitFastRec();
#else
    /* size in native sizeof units (=bytes on most platforms) */
    FMSTR_ARR2ADDR(pcm_nRecBuffAddr, pcm_pOwnRecBuffer);
 8001766:	4a05      	ldr	r2, [pc, #20]	; (800177c <FMSTR_InitRec+0x20>)
 8001768:	4b05      	ldr	r3, [pc, #20]	; (8001780 <FMSTR_InitRec+0x24>)
 800176a:	601a      	str	r2, [r3, #0]
    
    /*lint -esym(528, pcm_pOwnRecBuffer) this symbol is used outside of lint sight */
#endif

}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	20003168 	.word	0x20003168
 800177c:	200000a0 	.word	0x200000a0
 8001780:	20000098 	.word	0x20000098

08001784 <FMSTR_AbortRec>:
* @brief    Abort and de-initialize recorder
*
******************************************************************************/

static void FMSTR_AbortRec(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
    /* clear flags */
    pcm_wRecFlags.all = 0U;
 8001788:	4b03      	ldr	r3, [pc, #12]	; (8001798 <FMSTR_AbortRec+0x14>)
 800178a:	2200      	movs	r2, #0
 800178c:	701a      	strb	r2, [r3, #0]
}
 800178e:	bf00      	nop
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr
 8001798:	20003168 	.word	0x20003168

0800179c <FMSTR_SetUpRec>:
*           pointer where the response output finished (except checksum)
*
******************************************************************************/

FMSTR_BPTR FMSTR_SetUpRec(FMSTR_BPTR pMessageIO)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
    FMSTR_BPTR pResponse = pMessageIO;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	613b      	str	r3, [r7, #16]
    FMSTR_SIZE_RECBUFF blen;
    FMSTR_U8 i, sz;
    FMSTR_U8 nResponseCode;
    
    /* de-initialize first   */
    FMSTR_AbortRec();
 80017a8:	f7ff ffec 	bl	8001784 <FMSTR_AbortRec>
    {
        return FMSTR_ConstToBuffer8(pResponse, FMSTR_STC_INVBUFF);
    }
#elif (FMSTR_USE_FASTREC) == 0
    /* size in native sizeof units (=bytes on most platforms) */
    FMSTR_ARR2ADDR(pcm_nRecBuffAddr, pcm_pOwnRecBuffer);
 80017ac:	4a6f      	ldr	r2, [pc, #444]	; (800196c <FMSTR_SetUpRec+0x1d0>)
 80017ae:	4b70      	ldr	r3, [pc, #448]	; (8001970 <FMSTR_SetUpRec+0x1d4>)
 80017b0:	601a      	str	r2, [r3, #0]
#endif

    /* seek the setup data */
#if (FMSTR_USE_FASTREC) == 0
    pMessageIO = FMSTR_SkipInBuffer(pMessageIO, 2U);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	3302      	adds	r3, #2
 80017b6:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_ValueFromBuffer8(&pcm_nRecTriggerMode, pMessageIO);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	781a      	ldrb	r2, [r3, #0]
 80017bc:	4b6d      	ldr	r3, [pc, #436]	; (8001974 <FMSTR_SetUpRec+0x1d8>)
 80017be:	701a      	strb	r2, [r3, #0]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	3301      	adds	r3, #1
 80017c4:	607b      	str	r3, [r7, #4]
#else /* (FMSTR_USE_FASTREC) == 0 */
    pMessageIO = FMSTR_SkipInBuffer(pMessageIO, 3U);
#endif /* (FMSTR_USE_FASTREC) == 0 */

    pMessageIO = FMSTR_ValueFromBuffer16(&pcm_wRecTotalSmps, pMessageIO);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	881a      	ldrh	r2, [r3, #0]
 80017ca:	4b6b      	ldr	r3, [pc, #428]	; (8001978 <FMSTR_SetUpRec+0x1dc>)
 80017cc:	801a      	strh	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	3302      	adds	r3, #2
 80017d2:	607b      	str	r3, [r7, #4]

#if (FMSTR_REC_STATIC_POSTTRIG) == 0
    pMessageIO = FMSTR_ValueFromBuffer16(&pcm_wRecPostTrigger, pMessageIO);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	881a      	ldrh	r2, [r3, #0]
 80017d8:	4b68      	ldr	r3, [pc, #416]	; (800197c <FMSTR_SetUpRec+0x1e0>)
 80017da:	801a      	strh	r2, [r3, #0]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3302      	adds	r3, #2
 80017e0:	607b      	str	r3, [r7, #4]
#else /* (FMSTR_REC_STATIC_POSTTRIG) == 0 */
    pMessageIO = FMSTR_SkipInBuffer(pMessageIO, 2U);
#endif /* (FMSTR_REC_STATIC_POSTTRIG) == 0 */

#if (FMSTR_REC_STATIC_DIVISOR) == 0
    pMessageIO = FMSTR_ValueFromBuffer16(&pcm_wRecTimeDiv, pMessageIO);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	881a      	ldrh	r2, [r3, #0]
 80017e6:	4b66      	ldr	r3, [pc, #408]	; (8001980 <FMSTR_SetUpRec+0x1e4>)
 80017e8:	801a      	strh	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	3302      	adds	r3, #2
 80017ee:	607b      	str	r3, [r7, #4]
    pMessageIO = FMSTR_SkipInBuffer(pMessageIO, 2U);
#endif /* (FMSTR_REC_STATIC_DIVISOR) == 0 */

#if (FMSTR_USE_FASTREC) == 0
    /* address & size of trigger variable */
    pMessageIO = FMSTR_AddressFromBuffer(&pcm_nTrgVarAddr, pMessageIO);
 80017f0:	6879      	ldr	r1, [r7, #4]
 80017f2:	4864      	ldr	r0, [pc, #400]	; (8001984 <FMSTR_SetUpRec+0x1e8>)
 80017f4:	f7ff fb98 	bl	8000f28 <FMSTR_AddressFromBuffer>
 80017f8:	6078      	str	r0, [r7, #4]
    pMessageIO = FMSTR_ValueFromBuffer8(&pcm_nTrgVarSize, pMessageIO);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	781a      	ldrb	r2, [r3, #0]
 80017fe:	4b62      	ldr	r3, [pc, #392]	; (8001988 <FMSTR_SetUpRec+0x1ec>)
 8001800:	701a      	strb	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	3301      	adds	r3, #1
 8001806:	607b      	str	r3, [r7, #4]

    /* trigger compare mode  */
    pMessageIO = FMSTR_ValueFromBuffer8(&pcm_bTrgVarSigned, pMessageIO);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	781a      	ldrb	r2, [r3, #0]
 800180c:	4b5f      	ldr	r3, [pc, #380]	; (800198c <FMSTR_SetUpRec+0x1f0>)
 800180e:	701a      	strb	r2, [r3, #0]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	3301      	adds	r3, #1
 8001814:	607b      	str	r3, [r7, #4]

    /* threshold value  */
    pMessageIO = FMSTR_ValueFromBuffer32(&pcm_uTrgThreshold.u32, pMessageIO);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a5d      	ldr	r2, [pc, #372]	; (8001990 <FMSTR_SetUpRec+0x1f4>)
 800181c:	6013      	str	r3, [r2, #0]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	3304      	adds	r3, #4
 8001822:	607b      	str	r3, [r7, #4]
#else /* (FMSTR_USE_FASTREC) == 0 */
    pMessageIO = FMSTR_SkipInBuffer(pMessageIO, 8U);
#endif /* (FMSTR_USE_FASTREC) == 0 */
    
    /* recorder variable count */
    pMessageIO = FMSTR_ValueFromBuffer8(&pcm_nRecVarCount, pMessageIO);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	781a      	ldrb	r2, [r3, #0]
 8001828:	4b5a      	ldr	r3, [pc, #360]	; (8001994 <FMSTR_SetUpRec+0x1f8>)
 800182a:	701a      	strb	r2, [r3, #0]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3301      	adds	r3, #1
 8001830:	607b      	str	r3, [r7, #4]

    /* rec variable information must fit into our buffers */
    if((!pcm_nRecVarCount) || (pcm_nRecVarCount > (FMSTR_U8)FMSTR_MAX_REC_VARS))
 8001832:	4b58      	ldr	r3, [pc, #352]	; (8001994 <FMSTR_SetUpRec+0x1f8>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d003      	beq.n	8001842 <FMSTR_SetUpRec+0xa6>
 800183a:	4b56      	ldr	r3, [pc, #344]	; (8001994 <FMSTR_SetUpRec+0x1f8>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b08      	cmp	r3, #8
 8001840:	d902      	bls.n	8001848 <FMSTR_SetUpRec+0xac>
    {
#if FMSTR_REC_COMMON_ERR_CODES
        goto FMSTR_SetUpRec_exit_error;
#else
        nResponseCode = FMSTR_STC_INVBUFF;
 8001842:	2385      	movs	r3, #133	; 0x85
 8001844:	757b      	strb	r3, [r7, #21]
        goto FMSTR_SetUpRec_exit;
 8001846:	e087      	b.n	8001958 <FMSTR_SetUpRec+0x1bc>
#endif
    }

    /* calculate sum of sizes of all variables */
    nRecVarsetSize = 0U;
 8001848:	2300      	movs	r3, #0
 800184a:	75fb      	strb	r3, [r7, #23]

    /* get all addresses and sizes */
    for(i=0U; i<pcm_nRecVarCount; i++)
 800184c:	2300      	movs	r3, #0
 800184e:	75bb      	strb	r3, [r7, #22]
 8001850:	e022      	b.n	8001898 <FMSTR_SetUpRec+0xfc>
    {
        /* variable size */
        pMessageIO = FMSTR_ValueFromBuffer8(&sz, pMessageIO);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	737b      	strb	r3, [r7, #13]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	3301      	adds	r3, #1
 800185c:	607b      	str	r3, [r7, #4]
        
        pcm_pRecVarSize[i] = sz;
 800185e:	7dbb      	ldrb	r3, [r7, #22]
 8001860:	7b79      	ldrb	r1, [r7, #13]
 8001862:	4a4d      	ldr	r2, [pc, #308]	; (8001998 <FMSTR_SetUpRec+0x1fc>)
 8001864:	54d1      	strb	r1, [r2, r3]
        nRecVarsetSize += sz;
 8001866:	7b7a      	ldrb	r2, [r7, #13]
 8001868:	7dfb      	ldrb	r3, [r7, #23]
 800186a:	4413      	add	r3, r2
 800186c:	75fb      	strb	r3, [r7, #23]
        
        /* variable address */
        pMessageIO = FMSTR_AddressFromBuffer(&pcm_pRecVarAddr[i], pMessageIO);
 800186e:	7dbb      	ldrb	r3, [r7, #22]
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	4a4a      	ldr	r2, [pc, #296]	; (800199c <FMSTR_SetUpRec+0x200>)
 8001874:	4413      	add	r3, r2
 8001876:	6879      	ldr	r1, [r7, #4]
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff fb55 	bl	8000f28 <FMSTR_AddressFromBuffer>
 800187e:	6078      	str	r0, [r7, #4]

        /* valid numeric variable sizes only */
        if((sz == 0U) || (sz > 8U))
 8001880:	7b7b      	ldrb	r3, [r7, #13]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d002      	beq.n	800188c <FMSTR_SetUpRec+0xf0>
 8001886:	7b7b      	ldrb	r3, [r7, #13]
 8001888:	2b08      	cmp	r3, #8
 800188a:	d902      	bls.n	8001892 <FMSTR_SetUpRec+0xf6>
        {
#if FMSTR_REC_COMMON_ERR_CODES
            goto FMSTR_SetUpRec_exit_error;
#else
            nResponseCode = FMSTR_STC_INVSIZE;
 800188c:	2386      	movs	r3, #134	; 0x86
 800188e:	757b      	strb	r3, [r7, #21]
            goto FMSTR_SetUpRec_exit;
 8001890:	e062      	b.n	8001958 <FMSTR_SetUpRec+0x1bc>
    for(i=0U; i<pcm_nRecVarCount; i++)
 8001892:	7dbb      	ldrb	r3, [r7, #22]
 8001894:	3301      	adds	r3, #1
 8001896:	75bb      	strb	r3, [r7, #22]
 8001898:	4b3e      	ldr	r3, [pc, #248]	; (8001994 <FMSTR_SetUpRec+0x1f8>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	7dba      	ldrb	r2, [r7, #22]
 800189e:	429a      	cmp	r2, r3
 80018a0:	d3d7      	bcc.n	8001852 <FMSTR_SetUpRec+0xb6>
    }

    /* fast recorder handles trigger by itself */
#if (FMSTR_USE_FASTREC) == 0
    /* any trigger? */
    pcm_pCompareFunc = NULL;
 80018a2:	4b3f      	ldr	r3, [pc, #252]	; (80019a0 <FMSTR_SetUpRec+0x204>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
    if(pcm_nRecTriggerMode)
 80018a8:	4b32      	ldr	r3, [pc, #200]	; (8001974 <FMSTR_SetUpRec+0x1d8>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d034      	beq.n	800191a <FMSTR_SetUpRec+0x17e>
        {
            pcm_pCompareFunc = FMSTR_Comparefloat;
        }
        else
#else
        if(pcm_bTrgVarSigned&FMSTR_REC_FLOAT_TRIG_MASK)
 80018b0:	4b36      	ldr	r3, [pc, #216]	; (800198c <FMSTR_SetUpRec+0x1f0>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	f003 0302 	and.w	r3, r3, #2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d002      	beq.n	80018c2 <FMSTR_SetUpRec+0x126>
        {
#if FMSTR_REC_COMMON_ERR_CODES
            goto FMSTR_SetUpRec_exit_error;
#else
            nResponseCode = FMSTR_STC_FLOATDISABLED;
 80018bc:	2390      	movs	r3, #144	; 0x90
 80018be:	757b      	strb	r3, [r7, #21]
            goto FMSTR_SetUpRec_exit;
 80018c0:	e04a      	b.n	8001958 <FMSTR_SetUpRec+0x1bc>
#endif
        }
#endif
        {
        switch(pcm_nTrgVarSize)
 80018c2:	4b31      	ldr	r3, [pc, #196]	; (8001988 <FMSTR_SetUpRec+0x1ec>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	2b04      	cmp	r3, #4
 80018c8:	d01a      	beq.n	8001900 <FMSTR_SetUpRec+0x164>
 80018ca:	2b04      	cmp	r3, #4
 80018cc:	dc22      	bgt.n	8001914 <FMSTR_SetUpRec+0x178>
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d002      	beq.n	80018d8 <FMSTR_SetUpRec+0x13c>
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d00a      	beq.n	80018ec <FMSTR_SetUpRec+0x150>
 80018d6:	e01d      	b.n	8001914 <FMSTR_SetUpRec+0x178>
        {
#if FMSTR_CFG_BUS_WIDTH == 1U
        case 1: pcm_pCompareFunc = pcm_bTrgVarSigned ? FMSTR_Compare8S : FMSTR_Compare8U; break;
 80018d8:	4b2c      	ldr	r3, [pc, #176]	; (800198c <FMSTR_SetUpRec+0x1f0>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <FMSTR_SetUpRec+0x148>
 80018e0:	4b30      	ldr	r3, [pc, #192]	; (80019a4 <FMSTR_SetUpRec+0x208>)
 80018e2:	e000      	b.n	80018e6 <FMSTR_SetUpRec+0x14a>
 80018e4:	4b30      	ldr	r3, [pc, #192]	; (80019a8 <FMSTR_SetUpRec+0x20c>)
 80018e6:	4a2e      	ldr	r2, [pc, #184]	; (80019a0 <FMSTR_SetUpRec+0x204>)
 80018e8:	6013      	str	r3, [r2, #0]
 80018ea:	e017      	b.n	800191c <FMSTR_SetUpRec+0x180>
#endif
        case 2: pcm_pCompareFunc = pcm_bTrgVarSigned ? FMSTR_Compare16S : FMSTR_Compare16U; break;
 80018ec:	4b27      	ldr	r3, [pc, #156]	; (800198c <FMSTR_SetUpRec+0x1f0>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <FMSTR_SetUpRec+0x15c>
 80018f4:	4b2d      	ldr	r3, [pc, #180]	; (80019ac <FMSTR_SetUpRec+0x210>)
 80018f6:	e000      	b.n	80018fa <FMSTR_SetUpRec+0x15e>
 80018f8:	4b2d      	ldr	r3, [pc, #180]	; (80019b0 <FMSTR_SetUpRec+0x214>)
 80018fa:	4a29      	ldr	r2, [pc, #164]	; (80019a0 <FMSTR_SetUpRec+0x204>)
 80018fc:	6013      	str	r3, [r2, #0]
 80018fe:	e00d      	b.n	800191c <FMSTR_SetUpRec+0x180>
        case 4: pcm_pCompareFunc = pcm_bTrgVarSigned ? FMSTR_Compare32S : FMSTR_Compare32U; break;
 8001900:	4b22      	ldr	r3, [pc, #136]	; (800198c <FMSTR_SetUpRec+0x1f0>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <FMSTR_SetUpRec+0x170>
 8001908:	4b2a      	ldr	r3, [pc, #168]	; (80019b4 <FMSTR_SetUpRec+0x218>)
 800190a:	e000      	b.n	800190e <FMSTR_SetUpRec+0x172>
 800190c:	4b2a      	ldr	r3, [pc, #168]	; (80019b8 <FMSTR_SetUpRec+0x21c>)
 800190e:	4a24      	ldr	r2, [pc, #144]	; (80019a0 <FMSTR_SetUpRec+0x204>)
 8001910:	6013      	str	r3, [r2, #0]
 8001912:	e003      	b.n	800191c <FMSTR_SetUpRec+0x180>
        /* invalid trigger variable size  */
        default:
#if FMSTR_REC_COMMON_ERR_CODES
            goto FMSTR_SetUpRec_exit_error;
#else
            nResponseCode = FMSTR_STC_INVSIZE;
 8001914:	2386      	movs	r3, #134	; 0x86
 8001916:	757b      	strb	r3, [r7, #21]
            goto FMSTR_SetUpRec_exit;
 8001918:	e01e      	b.n	8001958 <FMSTR_SetUpRec+0x1bc>
#endif
            }
        }
 800191a:	bf00      	nop
    }
#endif /* (FMSTR_USE_FASTREC) == 0 */
    
    /* total recorder buffer length in native sizeof units (=bytes on most platforms) */
    blen = (FMSTR_SIZE_RECBUFF) (pcm_wRecTotalSmps * nRecVarsetSize / FMSTR_CFG_BUS_WIDTH);
 800191c:	7dfb      	ldrb	r3, [r7, #23]
 800191e:	b29a      	uxth	r2, r3
 8001920:	4b15      	ldr	r3, [pc, #84]	; (8001978 <FMSTR_SetUpRec+0x1dc>)
 8001922:	881b      	ldrh	r3, [r3, #0]
 8001924:	fb12 f303 	smulbb	r3, r2, r3
 8001928:	81fb      	strh	r3, [r7, #14]

    /* recorder memory available? */
    if(blen > FMSTR_GetRecBuffSize())
 800192a:	f000 f905 	bl	8001b38 <FMSTR_GetRecBuffSize>
 800192e:	4603      	mov	r3, r0
 8001930:	461a      	mov	r2, r3
 8001932:	89fb      	ldrh	r3, [r7, #14]
 8001934:	4293      	cmp	r3, r2
 8001936:	d902      	bls.n	800193e <FMSTR_SetUpRec+0x1a2>
    {
#if FMSTR_REC_COMMON_ERR_CODES
        goto FMSTR_SetUpRec_exit_error;
#else
        nResponseCode = FMSTR_STC_INVSIZE;
 8001938:	2386      	movs	r3, #134	; 0x86
 800193a:	757b      	strb	r3, [r7, #21]
        goto FMSTR_SetUpRec_exit;
 800193c:	e00c      	b.n	8001958 <FMSTR_SetUpRec+0x1bc>
#endif
    }

#if (FMSTR_USE_FASTREC) == 0
    /* remember the effective end of circular buffer */
    pcm_dwRecEndBuffPtr = pcm_nRecBuffAddr + blen;
 800193e:	89fa      	ldrh	r2, [r7, #14]
 8001940:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <FMSTR_SetUpRec+0x1d4>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4413      	add	r3, r2
 8001946:	4a1d      	ldr	r2, [pc, #116]	; (80019bc <FMSTR_SetUpRec+0x220>)
 8001948:	6013      	str	r3, [r2, #0]
#endif /* FMSTR_REC_COMMON_ERR_CODES */
    }
#endif /* FMSTR_USE_FASTREC */

    /* everything is okay    */
    pcm_wRecFlags.flg.bIsConfigured = 1U;
 800194a:	4a1d      	ldr	r2, [pc, #116]	; (80019c0 <FMSTR_SetUpRec+0x224>)
 800194c:	7813      	ldrb	r3, [r2, #0]
 800194e:	f043 0301 	orr.w	r3, r3, #1
 8001952:	7013      	strb	r3, [r2, #0]
    nResponseCode = FMSTR_STS_OK;
 8001954:	2300      	movs	r3, #0
 8001956:	757b      	strb	r3, [r7, #21]
    goto FMSTR_SetUpRec_exit;
FMSTR_SetUpRec_exit_error:
    nResponseCode = FMSTR_STC_INVSIZE;
#endif
FMSTR_SetUpRec_exit:
    return FMSTR_ConstToBuffer8(pResponse, nResponseCode);
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	7d7a      	ldrb	r2, [r7, #21]
 800195c:	701a      	strb	r2, [r3, #0]
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	3301      	adds	r3, #1
}
 8001962:	4618      	mov	r0, r3
 8001964:	3718      	adds	r7, #24
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	200000a0 	.word	0x200000a0
 8001970:	20000098 	.word	0x20000098
 8001974:	20003164 	.word	0x20003164
 8001978:	2000315c 	.word	0x2000315c
 800197c:	2000316e 	.word	0x2000316e
 8001980:	2000316c 	.word	0x2000316c
 8001984:	2000008c 	.word	0x2000008c
 8001988:	20000090 	.word	0x20000090
 800198c:	20000091 	.word	0x20000091
 8001990:	20000094 	.word	0x20000094
 8001994:	2000315e 	.word	0x2000315e
 8001998:	20003154 	.word	0x20003154
 800199c:	2000312c 	.word	0x2000312c
 80019a0:	2000009c 	.word	0x2000009c
 80019a4:	08001bc9 	.word	0x08001bc9
 80019a8:	08001bf9 	.word	0x08001bf9
 80019ac:	08001c25 	.word	0x08001c25
 80019b0:	08001c55 	.word	0x08001c55
 80019b4:	08001c81 	.word	0x08001c81
 80019b8:	08001cad 	.word	0x08001cad
 80019bc:	20003150 	.word	0x20003150
 80019c0:	20003168 	.word	0x20003168

080019c4 <FMSTR_TriggerRec>:
* This function starts the post-trigger stop countdown
*
******************************************************************************/

void FMSTR_TriggerRec(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
    if(!pcm_wRecFlags.flg.bIsStopping)
 80019c8:	4b0a      	ldr	r3, [pc, #40]	; (80019f4 <FMSTR_TriggerRec+0x30>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d108      	bne.n	80019e8 <FMSTR_TriggerRec+0x24>
    {
        pcm_wRecFlags.flg.bIsStopping = 1U;
 80019d6:	4a07      	ldr	r2, [pc, #28]	; (80019f4 <FMSTR_TriggerRec+0x30>)
 80019d8:	7813      	ldrb	r3, [r2, #0]
 80019da:	f043 0304 	orr.w	r3, r3, #4
 80019de:	7013      	strb	r3, [r2, #0]
#if (FMSTR_REC_STATIC_POSTTRIG) == 0
        pcm_wStoprecCountDown = pcm_wRecPostTrigger;
 80019e0:	4b05      	ldr	r3, [pc, #20]	; (80019f8 <FMSTR_TriggerRec+0x34>)
 80019e2:	881a      	ldrh	r2, [r3, #0]
 80019e4:	4b05      	ldr	r3, [pc, #20]	; (80019fc <FMSTR_TriggerRec+0x38>)
 80019e6:	801a      	strh	r2, [r3, #0]
#else
        pcm_wStoprecCountDown = FMSTR_REC_STATIC_POSTTRIG;
#endif
    }
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	20003168 	.word	0x20003168
 80019f8:	2000316e 	.word	0x2000316e
 80019fc:	20003162 	.word	0x20003162

08001a00 <FMSTR_StartRec>:
* and flags)
*
******************************************************************************/

FMSTR_BPTR FMSTR_StartRec(FMSTR_BPTR pMessageIO)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
     FMSTR_U8 nResponseCode;   
    /* must be configured */
    if(!pcm_wRecFlags.flg.bIsConfigured)
 8001a08:	4b1f      	ldr	r3, [pc, #124]	; (8001a88 <FMSTR_StartRec+0x88>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d102      	bne.n	8001a1c <FMSTR_StartRec+0x1c>
    {
#if FMSTR_REC_COMMON_ERR_CODES
        goto FMSTR_StartRec_exit_error;
#else
        nResponseCode = FMSTR_STC_NOTINIT;
 8001a16:	2388      	movs	r3, #136	; 0x88
 8001a18:	73fb      	strb	r3, [r7, #15]
        goto FMSTR_StartRec_exit;
 8001a1a:	e029      	b.n	8001a70 <FMSTR_StartRec+0x70>
#endif
    }
        
    /* already running ? */
    if(pcm_wRecFlags.flg.bIsRunning)
 8001a1c:	4b1a      	ldr	r3, [pc, #104]	; (8001a88 <FMSTR_StartRec+0x88>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d002      	beq.n	8001a30 <FMSTR_StartRec+0x30>
    {
#if FMSTR_REC_COMMON_ERR_CODES
        goto FMSTR_StartRec_exit_error;
#else
        nResponseCode = FMSTR_STS_RECRUN;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	73fb      	strb	r3, [r7, #15]
        goto FMSTR_StartRec_exit;
 8001a2e:	e01f      	b.n	8001a70 <FMSTR_StartRec+0x70>
#endif
    }

#if (FMSTR_USE_FASTREC) == 0
    /* initialize write pointer */
    pcm_dwRecWritePtr = pcm_nRecBuffAddr;
 8001a30:	4b16      	ldr	r3, [pc, #88]	; (8001a8c <FMSTR_StartRec+0x8c>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a16      	ldr	r2, [pc, #88]	; (8001a90 <FMSTR_StartRec+0x90>)
 8001a36:	6013      	str	r3, [r2, #0]

    /* current (first) sample index */
    pcm_wRecBuffStartIx = 0U;
 8001a38:	4b16      	ldr	r3, [pc, #88]	; (8001a94 <FMSTR_StartRec+0x94>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	801a      	strh	r2, [r3, #0]
#endif /* (FMSTR_USE_FASTREC) == 0 */

    /* initialize time divisor */
#if (FMSTR_REC_STATIC_DIVISOR) != 1
    pcm_wRecTimeDivCtr = 0U;
 8001a3e:	4b16      	ldr	r3, [pc, #88]	; (8001a98 <FMSTR_StartRec+0x98>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	801a      	strh	r2, [r3, #0]
#endif

    /* initiate virgin cycle */
    pcm_wRecFlags.flg.bIsStopping = 0U;          /* no trigger active */
 8001a44:	4a10      	ldr	r2, [pc, #64]	; (8001a88 <FMSTR_StartRec+0x88>)
 8001a46:	7813      	ldrb	r3, [r2, #0]
 8001a48:	f36f 0382 	bfc	r3, #2, #1
 8001a4c:	7013      	strb	r3, [r2, #0]
    pcm_wRecFlags.flg.bTrgCrossActive = 0U;      /* waiting for threshold crossing */
 8001a4e:	4a0e      	ldr	r2, [pc, #56]	; (8001a88 <FMSTR_StartRec+0x88>)
 8001a50:	7813      	ldrb	r3, [r2, #0]
 8001a52:	f36f 1304 	bfc	r3, #4, #1
 8001a56:	7013      	strb	r3, [r2, #0]
    pcm_wRecFlags.flg.bInvirginCycle = 1U;       /* initial cycle */
 8001a58:	4a0b      	ldr	r2, [pc, #44]	; (8001a88 <FMSTR_StartRec+0x88>)
 8001a5a:	7813      	ldrb	r3, [r2, #0]
 8001a5c:	f043 0308 	orr.w	r3, r3, #8
 8001a60:	7013      	strb	r3, [r2, #0]
#if FMSTR_USE_FASTREC
    FMSTR_StartFastRec();
#endif /* (MSTR_USE_FASTREC */

    /* run now */
    pcm_wRecFlags.flg.bIsRunning = 1U;           /* is running now! */
 8001a62:	4a09      	ldr	r2, [pc, #36]	; (8001a88 <FMSTR_StartRec+0x88>)
 8001a64:	7813      	ldrb	r3, [r2, #0]
 8001a66:	f043 0302 	orr.w	r3, r3, #2
 8001a6a:	7013      	strb	r3, [r2, #0]

    nResponseCode = FMSTR_STS_OK;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	73fb      	strb	r3, [r7, #15]
FMSTR_StartRec_exit_error:
    nResponseCode = FMSTR_STC_NOTINIT;
#endif

FMSTR_StartRec_exit:
    return FMSTR_ConstToBuffer8(pMessageIO, nResponseCode);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	7bfa      	ldrb	r2, [r7, #15]
 8001a74:	701a      	strb	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	3301      	adds	r3, #1
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3714      	adds	r7, #20
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	20003168 	.word	0x20003168
 8001a8c:	20000098 	.word	0x20000098
 8001a90:	20003170 	.word	0x20003170
 8001a94:	2000314c 	.word	0x2000314c
 8001a98:	20003160 	.word	0x20003160

08001a9c <FMSTR_StopRec>:
* This function stops recording (same as manual trigger)
*
******************************************************************************/

FMSTR_BPTR FMSTR_StopRec(FMSTR_BPTR pMessageIO)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
    FMSTR_U8 nResponseCode;
    /* must be configured */
    if(!pcm_wRecFlags.flg.bIsConfigured)
 8001aa4:	4b10      	ldr	r3, [pc, #64]	; (8001ae8 <FMSTR_StopRec+0x4c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d102      	bne.n	8001ab8 <FMSTR_StopRec+0x1c>
    {
        nResponseCode = FMSTR_STC_NOTINIT;
 8001ab2:	2388      	movs	r3, #136	; 0x88
 8001ab4:	73fb      	strb	r3, [r7, #15]
        goto FMSTR_StopRec_exit;
 8001ab6:	e00d      	b.n	8001ad4 <FMSTR_StopRec+0x38>
    }
        
    /* already stopped ? */
    if(!pcm_wRecFlags.flg.bIsRunning)
 8001ab8:	4b0b      	ldr	r3, [pc, #44]	; (8001ae8 <FMSTR_StopRec+0x4c>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d102      	bne.n	8001acc <FMSTR_StopRec+0x30>
    {
        nResponseCode = FMSTR_STS_RECDONE;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	73fb      	strb	r3, [r7, #15]
        goto FMSTR_StopRec_exit;
 8001aca:	e003      	b.n	8001ad4 <FMSTR_StopRec+0x38>
    }
    
    /* simulate trigger */
    FMSTR_TriggerRec();
 8001acc:	f7ff ff7a 	bl	80019c4 <FMSTR_TriggerRec>
    nResponseCode = FMSTR_STS_OK;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	73fb      	strb	r3, [r7, #15]
    
FMSTR_StopRec_exit:
    return FMSTR_ConstToBuffer8(pMessageIO, nResponseCode);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	7bfa      	ldrb	r2, [r7, #15]
 8001ad8:	701a      	strb	r2, [r3, #0]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	3301      	adds	r3, #1
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3710      	adds	r7, #16
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20003168 	.word	0x20003168

08001aec <FMSTR_GetRecStatus>:
* This function returns current recorder status
*
******************************************************************************/

FMSTR_BPTR FMSTR_GetRecStatus(FMSTR_BPTR pMessageIO)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
    FMSTR_U16 nResponseCode = (FMSTR_U16) (pcm_wRecFlags.flg.bIsRunning ? 
 8001af4:	4b0f      	ldr	r3, [pc, #60]	; (8001b34 <FMSTR_GetRecStatus+0x48>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <FMSTR_GetRecStatus+0x1a>
 8001b02:	2301      	movs	r3, #1
 8001b04:	e000      	b.n	8001b08 <FMSTR_GetRecStatus+0x1c>
 8001b06:	2302      	movs	r3, #2
 8001b08:	81fb      	strh	r3, [r7, #14]
        FMSTR_STS_RECRUN : FMSTR_STS_RECDONE);
    
    /* must be configured */
    if(!pcm_wRecFlags.flg.bIsConfigured)
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	; (8001b34 <FMSTR_GetRecStatus+0x48>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d101      	bne.n	8001b1c <FMSTR_GetRecStatus+0x30>
    {
        nResponseCode = FMSTR_STC_NOTINIT;
 8001b18:	2388      	movs	r3, #136	; 0x88
 8001b1a:	81fb      	strh	r3, [r7, #14]
    }
        
    /* get run/stop status */
    return FMSTR_ConstToBuffer8(pMessageIO, (FMSTR_U8) nResponseCode);
 8001b1c:	89fb      	ldrh	r3, [r7, #14]
 8001b1e:	b2da      	uxtb	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	701a      	strb	r2, [r3, #0]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	3301      	adds	r3, #1
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3714      	adds	r7, #20
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	20003168 	.word	0x20003168

08001b38 <FMSTR_GetRecBuffSize>:
* @return   Recorder memory size in native sizeof units (=bytes on most platforms)
*
******************************************************************************/

FMSTR_SIZE_RECBUFF FMSTR_GetRecBuffSize()
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
#if FMSTR_REC_OWNBUFF
    return pcm_wRecBuffSize;
#else
    return (FMSTR_SIZE_RECBUFF) FMSTR_REC_BUFF_SIZE;
 8001b3c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
#endif
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
	...

08001b4c <FMSTR_GetRecBuff>:
* This function returns recorder buffer information
*
******************************************************************************/

FMSTR_BPTR FMSTR_GetRecBuff(FMSTR_BPTR pMessageIO)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
    volatile FMSTR_BPTR pResponse;
    /* must be configured */
    if(!pcm_wRecFlags.flg.bIsConfigured)
 8001b54:	4b19      	ldr	r3, [pc, #100]	; (8001bbc <FMSTR_GetRecBuff+0x70>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d105      	bne.n	8001b6e <FMSTR_GetRecBuff+0x22>
    {
        return FMSTR_ConstToBuffer8(pMessageIO, FMSTR_STC_NOTINIT);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2288      	movs	r2, #136	; 0x88
 8001b66:	701a      	strb	r2, [r3, #0]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	e021      	b.n	8001bb2 <FMSTR_GetRecBuff+0x66>
    }
    
    /* must be stopped */
    if(pcm_wRecFlags.flg.bIsRunning)
 8001b6e:	4b13      	ldr	r3, [pc, #76]	; (8001bbc <FMSTR_GetRecBuff+0x70>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d005      	beq.n	8001b88 <FMSTR_GetRecBuff+0x3c>
    {
        return FMSTR_ConstToBuffer8(pMessageIO, FMSTR_STC_SERVBUSY);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2287      	movs	r2, #135	; 0x87
 8001b80:	701a      	strb	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	3301      	adds	r3, #1
 8001b86:	e014      	b.n	8001bb2 <FMSTR_GetRecBuff+0x66>
    }
    
    /* fill the return info */
    pResponse = FMSTR_ConstToBuffer8(pMessageIO, FMSTR_STS_OK);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	701a      	strb	r2, [r3, #0]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	3301      	adds	r3, #1
 8001b92:	60fb      	str	r3, [r7, #12]
    pResponse = FMSTR_AddressToBuffer(pResponse, pcm_nRecBuffAddr);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	4a0a      	ldr	r2, [pc, #40]	; (8001bc0 <FMSTR_GetRecBuff+0x74>)
 8001b98:	6812      	ldr	r2, [r2, #0]
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff f9a3 	bl	8000ee8 <FMSTR_AddressToBuffer>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	60fb      	str	r3, [r7, #12]
    return FMSTR_ValueToBuffer16(pResponse, pcm_wRecBuffStartIx);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	4a06      	ldr	r2, [pc, #24]	; (8001bc4 <FMSTR_GetRecBuff+0x78>)
 8001baa:	8812      	ldrh	r2, [r2, #0]
 8001bac:	801a      	strh	r2, [r3, #0]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	3302      	adds	r3, #2
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3710      	adds	r7, #16
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20003168 	.word	0x20003168
 8001bc0:	20000098 	.word	0x20000098
 8001bc4:	2000314c 	.word	0x2000314c

08001bc8 <FMSTR_Compare8S>:
#define CMP(v,t) ((FMSTR_BOOL)(((v) < (t)) ? 0 : 1))

#if FMSTR_CFG_BUS_WIDTH == 1U

static FMSTR_BOOL FMSTR_Compare8S()
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
    return CMP(FMSTR_GetS8(pcm_nTrgVarAddr), pcm_uTrgThreshold.s8);
 8001bcc:	4b08      	ldr	r3, [pc, #32]	; (8001bf0 <FMSTR_Compare8S+0x28>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f993 2000 	ldrsb.w	r2, [r3]
 8001bd4:	4b07      	ldr	r3, [pc, #28]	; (8001bf4 <FMSTR_Compare8S+0x2c>)
 8001bd6:	f993 3000 	ldrsb.w	r3, [r3]
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	bfac      	ite	ge
 8001bde:	2301      	movge	r3, #1
 8001be0:	2300      	movlt	r3, #0
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	b29b      	uxth	r3, r3
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	2000008c 	.word	0x2000008c
 8001bf4:	20000094 	.word	0x20000094

08001bf8 <FMSTR_Compare8U>:

static FMSTR_BOOL FMSTR_Compare8U()
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
    return CMP(FMSTR_GetU8(pcm_nTrgVarAddr), pcm_uTrgThreshold.u8);
 8001bfc:	4b07      	ldr	r3, [pc, #28]	; (8001c1c <FMSTR_Compare8U+0x24>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	781a      	ldrb	r2, [r3, #0]
 8001c02:	4b07      	ldr	r3, [pc, #28]	; (8001c20 <FMSTR_Compare8U+0x28>)
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	bf2c      	ite	cs
 8001c0a:	2301      	movcs	r3, #1
 8001c0c:	2300      	movcc	r3, #0
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	b29b      	uxth	r3, r3
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr
 8001c1c:	2000008c 	.word	0x2000008c
 8001c20:	20000094 	.word	0x20000094

08001c24 <FMSTR_Compare16S>:

#endif

static FMSTR_BOOL FMSTR_Compare16S()
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
    return CMP(FMSTR_GetS16(pcm_nTrgVarAddr), pcm_uTrgThreshold.s16);
 8001c28:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <FMSTR_Compare16S+0x28>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001c30:	4b07      	ldr	r3, [pc, #28]	; (8001c50 <FMSTR_Compare16S+0x2c>)
 8001c32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	bfac      	ite	ge
 8001c3a:	2301      	movge	r3, #1
 8001c3c:	2300      	movlt	r3, #0
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	b29b      	uxth	r3, r3
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	2000008c 	.word	0x2000008c
 8001c50:	20000094 	.word	0x20000094

08001c54 <FMSTR_Compare16U>:

static FMSTR_BOOL FMSTR_Compare16U()
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
    return CMP(FMSTR_GetU16(pcm_nTrgVarAddr), pcm_uTrgThreshold.u16);
 8001c58:	4b07      	ldr	r3, [pc, #28]	; (8001c78 <FMSTR_Compare16U+0x24>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	881a      	ldrh	r2, [r3, #0]
 8001c5e:	4b07      	ldr	r3, [pc, #28]	; (8001c7c <FMSTR_Compare16U+0x28>)
 8001c60:	881b      	ldrh	r3, [r3, #0]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	bf2c      	ite	cs
 8001c66:	2301      	movcs	r3, #1
 8001c68:	2300      	movcc	r3, #0
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	b29b      	uxth	r3, r3
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr
 8001c78:	2000008c 	.word	0x2000008c
 8001c7c:	20000094 	.word	0x20000094

08001c80 <FMSTR_Compare32S>:

static FMSTR_BOOL FMSTR_Compare32S()
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
    return CMP(FMSTR_GetS32(pcm_nTrgVarAddr), pcm_uTrgThreshold.s32);
 8001c84:	4b07      	ldr	r3, [pc, #28]	; (8001ca4 <FMSTR_Compare32S+0x24>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	4b07      	ldr	r3, [pc, #28]	; (8001ca8 <FMSTR_Compare32S+0x28>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	bfac      	ite	ge
 8001c92:	2301      	movge	r3, #1
 8001c94:	2300      	movlt	r3, #0
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	b29b      	uxth	r3, r3
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	2000008c 	.word	0x2000008c
 8001ca8:	20000094 	.word	0x20000094

08001cac <FMSTR_Compare32U>:

static FMSTR_BOOL FMSTR_Compare32U()
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
    return CMP(FMSTR_GetU32(pcm_nTrgVarAddr), pcm_uTrgThreshold.u32);
 8001cb0:	4b07      	ldr	r3, [pc, #28]	; (8001cd0 <FMSTR_Compare32U+0x24>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	4b07      	ldr	r3, [pc, #28]	; (8001cd4 <FMSTR_Compare32U+0x28>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	bf2c      	ite	cs
 8001cbe:	2301      	movcs	r3, #1
 8001cc0:	2300      	movcc	r3, #0
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	b29b      	uxth	r3, r3
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	2000008c 	.word	0x2000008c
 8001cd4:	20000094 	.word	0x20000094

08001cd8 <FMSTR_Recorder>:
#if defined(FMSTR_PLATFORM_STM32F4xx) || defined(FMSTR_PLATFORM_STM32F4xx)
//#warn interrupt called
#endif

void FMSTR_Recorder(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
    /* recorder not active */
    if(!pcm_wRecFlags.flg.bIsRunning)
 8001cdc:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <FMSTR_Recorder+0x1c>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d002      	beq.n	8001cf0 <FMSTR_Recorder+0x18>
    {
        return ;
    }
    
    /* do the hard work      */
    FMSTR_Recorder2();
 8001cea:	f000 f805 	bl	8001cf8 <FMSTR_Recorder2>
 8001cee:	e000      	b.n	8001cf2 <FMSTR_Recorder+0x1a>
        return ;
 8001cf0:	bf00      	nop
}
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20003168 	.word	0x20003168

08001cf8 <FMSTR_Recorder2>:
#if defined(FMSTR_PLATFORM_STM32F4xx) || defined(FMSTR_PLATFORM_STM32F4xx)
//#pragma interrupt called
#endif

static void FMSTR_Recorder2(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
    FMSTR_BOOL cmp;
    FMSTR_U8 i;

#if (FMSTR_REC_STATIC_DIVISOR) != 1
    /* skip this call ? */
    if(pcm_wRecTimeDivCtr)
 8001cfe:	4b4b      	ldr	r3, [pc, #300]	; (8001e2c <FMSTR_Recorder2+0x134>)
 8001d00:	881b      	ldrh	r3, [r3, #0]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d006      	beq.n	8001d14 <FMSTR_Recorder2+0x1c>
    {
        /* maybe next time... */
        pcm_wRecTimeDivCtr--;
 8001d06:	4b49      	ldr	r3, [pc, #292]	; (8001e2c <FMSTR_Recorder2+0x134>)
 8001d08:	881b      	ldrh	r3, [r3, #0]
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	b29a      	uxth	r2, r3
 8001d0e:	4b47      	ldr	r3, [pc, #284]	; (8001e2c <FMSTR_Recorder2+0x134>)
 8001d10:	801a      	strh	r2, [r3, #0]
        return;
 8001d12:	e087      	b.n	8001e24 <FMSTR_Recorder2+0x12c>
    }
    
    /* re-initialize divider */
#if (FMSTR_REC_STATIC_DIVISOR) == 0
    pcm_wRecTimeDivCtr = pcm_wRecTimeDiv;
 8001d14:	4b46      	ldr	r3, [pc, #280]	; (8001e30 <FMSTR_Recorder2+0x138>)
 8001d16:	881a      	ldrh	r2, [r3, #0]
 8001d18:	4b44      	ldr	r3, [pc, #272]	; (8001e2c <FMSTR_Recorder2+0x134>)
 8001d1a:	801a      	strh	r2, [r3, #0]
    pcm_wRecTimeDivCtr = FMSTR_REC_STATIC_DIVISOR;
#endif /* (FMSTR_REC_STATIC_DIVISOR) == 0 */
#endif /* (FMSTR_REC_STATIC_DIVISOR) != 1 */

    /* take snapshot of variable values */
    for (i=0U; i<pcm_nRecVarCount; i++)
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	717b      	strb	r3, [r7, #5]
 8001d20:	e016      	b.n	8001d50 <FMSTR_Recorder2+0x58>
    {
        sz = pcm_pRecVarSize[i];
 8001d22:	797b      	ldrb	r3, [r7, #5]
 8001d24:	4a43      	ldr	r2, [pc, #268]	; (8001e34 <FMSTR_Recorder2+0x13c>)
 8001d26:	5cd3      	ldrb	r3, [r2, r3]
 8001d28:	713b      	strb	r3, [r7, #4]
        FMSTR_CopyMemory(pcm_dwRecWritePtr, pcm_pRecVarAddr[i], sz);
 8001d2a:	4b43      	ldr	r3, [pc, #268]	; (8001e38 <FMSTR_Recorder2+0x140>)
 8001d2c:	6818      	ldr	r0, [r3, #0]
 8001d2e:	797b      	ldrb	r3, [r7, #5]
 8001d30:	4a42      	ldr	r2, [pc, #264]	; (8001e3c <FMSTR_Recorder2+0x144>)
 8001d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d36:	793a      	ldrb	r2, [r7, #4]
 8001d38:	4619      	mov	r1, r3
 8001d3a:	f7ff f827 	bl	8000d8c <FMSTR_CopyMemory>
        sz /= FMSTR_CFG_BUS_WIDTH;
        pcm_dwRecWritePtr += sz;
 8001d3e:	793a      	ldrb	r2, [r7, #4]
 8001d40:	4b3d      	ldr	r3, [pc, #244]	; (8001e38 <FMSTR_Recorder2+0x140>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4413      	add	r3, r2
 8001d46:	4a3c      	ldr	r2, [pc, #240]	; (8001e38 <FMSTR_Recorder2+0x140>)
 8001d48:	6013      	str	r3, [r2, #0]
    for (i=0U; i<pcm_nRecVarCount; i++)
 8001d4a:	797b      	ldrb	r3, [r7, #5]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	717b      	strb	r3, [r7, #5]
 8001d50:	4b3b      	ldr	r3, [pc, #236]	; (8001e40 <FMSTR_Recorder2+0x148>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	797a      	ldrb	r2, [r7, #5]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d3e3      	bcc.n	8001d22 <FMSTR_Recorder2+0x2a>
    }
    
    /* another sample taken (startIx "points" after sample just taken) */
    /* i.e. it points to the oldest sample */
    pcm_wRecBuffStartIx++;
 8001d5a:	4b3a      	ldr	r3, [pc, #232]	; (8001e44 <FMSTR_Recorder2+0x14c>)
 8001d5c:	881b      	ldrh	r3, [r3, #0]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	b29a      	uxth	r2, r3
 8001d62:	4b38      	ldr	r3, [pc, #224]	; (8001e44 <FMSTR_Recorder2+0x14c>)
 8001d64:	801a      	strh	r2, [r3, #0]
    
    /* wrap around (circular buffer) ? */
    if(pcm_dwRecWritePtr >= pcm_dwRecEndBuffPtr)
 8001d66:	4b34      	ldr	r3, [pc, #208]	; (8001e38 <FMSTR_Recorder2+0x140>)
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	4b37      	ldr	r3, [pc, #220]	; (8001e48 <FMSTR_Recorder2+0x150>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d30b      	bcc.n	8001d8a <FMSTR_Recorder2+0x92>
    {   
        pcm_dwRecWritePtr = pcm_nRecBuffAddr;
 8001d72:	4b36      	ldr	r3, [pc, #216]	; (8001e4c <FMSTR_Recorder2+0x154>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a30      	ldr	r2, [pc, #192]	; (8001e38 <FMSTR_Recorder2+0x140>)
 8001d78:	6013      	str	r3, [r2, #0]
        pcm_wRecFlags.flg.bInvirginCycle = 0U;
 8001d7a:	4a35      	ldr	r2, [pc, #212]	; (8001e50 <FMSTR_Recorder2+0x158>)
 8001d7c:	7813      	ldrb	r3, [r2, #0]
 8001d7e:	f36f 03c3 	bfc	r3, #3, #1
 8001d82:	7013      	strb	r3, [r2, #0]
        pcm_wRecBuffStartIx = 0U;
 8001d84:	4b2f      	ldr	r3, [pc, #188]	; (8001e44 <FMSTR_Recorder2+0x14c>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	801a      	strh	r2, [r3, #0]
    }

    /* no trigger testing in virgin cycle */
    if(pcm_wRecFlags.flg.bInvirginCycle)
 8001d8a:	4b31      	ldr	r3, [pc, #196]	; (8001e50 <FMSTR_Recorder2+0x158>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d144      	bne.n	8001e22 <FMSTR_Recorder2+0x12a>
    {
        return;
    }
    
    /* test trigger condition if still running */
    if(!pcm_wRecFlags.flg.bIsStopping && pcm_pCompareFunc != NULL)
 8001d98:	4b2d      	ldr	r3, [pc, #180]	; (8001e50 <FMSTR_Recorder2+0x158>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d125      	bne.n	8001df2 <FMSTR_Recorder2+0xfa>
 8001da6:	4b2b      	ldr	r3, [pc, #172]	; (8001e54 <FMSTR_Recorder2+0x15c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d021      	beq.n	8001df2 <FMSTR_Recorder2+0xfa>
    {
        /* compare trigger threshold */
        cmp = pcm_pCompareFunc();
 8001dae:	4b29      	ldr	r3, [pc, #164]	; (8001e54 <FMSTR_Recorder2+0x15c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4798      	blx	r3
 8001db4:	4603      	mov	r3, r0
 8001db6:	80fb      	strh	r3, [r7, #6]
        
        /* negated logic (falling-edge) ? */
        if(pcm_nRecTriggerMode == 2U)
 8001db8:	4b27      	ldr	r3, [pc, #156]	; (8001e58 <FMSTR_Recorder2+0x160>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d106      	bne.n	8001dce <FMSTR_Recorder2+0xd6>
        {
            cmp = (FMSTR_BOOL) !cmp;
 8001dc0:	88fb      	ldrh	r3, [r7, #6]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	bf0c      	ite	eq
 8001dc6:	2301      	moveq	r3, #1
 8001dc8:	2300      	movne	r3, #0
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	80fb      	strh	r3, [r7, #6]
        }
        
        /* above threshold ? */
        if(cmp)
 8001dce:	88fb      	ldrh	r3, [r7, #6]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d009      	beq.n	8001de8 <FMSTR_Recorder2+0xf0>
        {
            /* were we at least once below threshold ? */
            if(pcm_wRecFlags.flg.bTrgCrossActive)
 8001dd4:	4b1e      	ldr	r3, [pc, #120]	; (8001e50 <FMSTR_Recorder2+0x158>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d007      	beq.n	8001df2 <FMSTR_Recorder2+0xfa>
            {
                /* EDGE TRIGGER ! */
                FMSTR_TriggerRec();
 8001de2:	f7ff fdef 	bl	80019c4 <FMSTR_TriggerRec>
 8001de6:	e004      	b.n	8001df2 <FMSTR_Recorder2+0xfa>
            }
        }
        else
        {
            /* we got bellow threshold, now wait for being above threshold */
            pcm_wRecFlags.flg.bTrgCrossActive = 1U;
 8001de8:	4a19      	ldr	r2, [pc, #100]	; (8001e50 <FMSTR_Recorder2+0x158>)
 8001dea:	7813      	ldrb	r3, [r2, #0]
 8001dec:	f043 0310 	orr.w	r3, r3, #16
 8001df0:	7013      	strb	r3, [r2, #0]
        }
    }
    
    /* in stopping mode ? (note that this bit might have been set just above!) */
    if(pcm_wRecFlags.flg.bIsStopping)
 8001df2:	4b17      	ldr	r3, [pc, #92]	; (8001e50 <FMSTR_Recorder2+0x158>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d011      	beq.n	8001e24 <FMSTR_Recorder2+0x12c>
    {
        /* count down post-trigger samples expired ? */
        if(!pcm_wStoprecCountDown)
 8001e00:	4b16      	ldr	r3, [pc, #88]	; (8001e5c <FMSTR_Recorder2+0x164>)
 8001e02:	881b      	ldrh	r3, [r3, #0]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d105      	bne.n	8001e14 <FMSTR_Recorder2+0x11c>
        {
            /* STOP RECORDER */
            pcm_wRecFlags.flg.bIsRunning = 0U;
 8001e08:	4a11      	ldr	r2, [pc, #68]	; (8001e50 <FMSTR_Recorder2+0x158>)
 8001e0a:	7813      	ldrb	r3, [r2, #0]
 8001e0c:	f36f 0341 	bfc	r3, #1, #1
 8001e10:	7013      	strb	r3, [r2, #0]
            return;
 8001e12:	e007      	b.n	8001e24 <FMSTR_Recorder2+0x12c>
        }
        
        /* perhaps next time */
        pcm_wStoprecCountDown--;
 8001e14:	4b11      	ldr	r3, [pc, #68]	; (8001e5c <FMSTR_Recorder2+0x164>)
 8001e16:	881b      	ldrh	r3, [r3, #0]
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	4b0f      	ldr	r3, [pc, #60]	; (8001e5c <FMSTR_Recorder2+0x164>)
 8001e1e:	801a      	strh	r2, [r3, #0]
 8001e20:	e000      	b.n	8001e24 <FMSTR_Recorder2+0x12c>
        return;
 8001e22:	bf00      	nop
    }
}
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	20003160 	.word	0x20003160
 8001e30:	2000316c 	.word	0x2000316c
 8001e34:	20003154 	.word	0x20003154
 8001e38:	20003170 	.word	0x20003170
 8001e3c:	2000312c 	.word	0x2000312c
 8001e40:	2000315e 	.word	0x2000315e
 8001e44:	2000314c 	.word	0x2000314c
 8001e48:	20003150 	.word	0x20003150
 8001e4c:	20000098 	.word	0x20000098
 8001e50:	20003168 	.word	0x20003168
 8001e54:	2000009c 	.word	0x2000009c
 8001e58:	20003164 	.word	0x20003164
 8001e5c:	20003162 	.word	0x20003162

08001e60 <FMSTR_InitScope>:
* @brief    Scope Initialization
*
******************************************************************************/

void FMSTR_InitScope(void)
{   
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
	...

08001e70 <FMSTR_SetUpScope>:
*           pointer where the response output finished (except checksum)
*
******************************************************************************/

FMSTR_BPTR FMSTR_SetUpScope(FMSTR_BPTR pMessageIO)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
    FMSTR_BPTR pResponse = pMessageIO;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	613b      	str	r3, [r7, #16]
    FMSTR_U8 i, sz, nVarCnt;

    /* uninitialize scope */
    pcm_nScopeVarCount = 0U;
 8001e7c:	4b26      	ldr	r3, [pc, #152]	; (8001f18 <FMSTR_SetUpScope+0xa8>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	701a      	strb	r2, [r3, #0]

    /* seek the setup data */
    pMessageIO = FMSTR_SkipInBuffer(pMessageIO, 2U);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	3302      	adds	r3, #2
 8001e86:	607b      	str	r3, [r7, #4]
    
    /* scope variable count  */
    pMessageIO = FMSTR_ValueFromBuffer8(&nVarCnt, pMessageIO);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	73bb      	strb	r3, [r7, #14]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	3301      	adds	r3, #1
 8001e92:	607b      	str	r3, [r7, #4]

    /* scope variable information must fit into our buffers */
    if(!nVarCnt || nVarCnt > (FMSTR_U8)FMSTR_MAX_SCOPE_VARS)
 8001e94:	7bbb      	ldrb	r3, [r7, #14]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d002      	beq.n	8001ea0 <FMSTR_SetUpScope+0x30>
 8001e9a:	7bbb      	ldrb	r3, [r7, #14]
 8001e9c:	2b08      	cmp	r3, #8
 8001e9e:	d905      	bls.n	8001eac <FMSTR_SetUpScope+0x3c>
    {
        return FMSTR_ConstToBuffer8(pResponse, FMSTR_STC_INVBUFF);
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	2285      	movs	r2, #133	; 0x85
 8001ea4:	701a      	strb	r2, [r3, #0]
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	e030      	b.n	8001f0e <FMSTR_SetUpScope+0x9e>
    }
    
    /* get all addresses and sizes */
    for(i=0U; i<nVarCnt; i++)
 8001eac:	2300      	movs	r3, #0
 8001eae:	75fb      	strb	r3, [r7, #23]
 8001eb0:	e021      	b.n	8001ef6 <FMSTR_SetUpScope+0x86>
    {
        /* variable size */
        pMessageIO = FMSTR_ValueFromBuffer8(&sz, pMessageIO);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	73fb      	strb	r3, [r7, #15]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	607b      	str	r3, [r7, #4]
        pcm_pScopeVarSize[i] = sz;
 8001ebe:	7dfb      	ldrb	r3, [r7, #23]
 8001ec0:	7bf9      	ldrb	r1, [r7, #15]
 8001ec2:	4a16      	ldr	r2, [pc, #88]	; (8001f1c <FMSTR_SetUpScope+0xac>)
 8001ec4:	54d1      	strb	r1, [r2, r3]
        
        /* variable address */
        pMessageIO = FMSTR_AddressFromBuffer(&pcm_pScopeVarAddr[i], pMessageIO);
 8001ec6:	7dfb      	ldrb	r3, [r7, #23]
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	4a15      	ldr	r2, [pc, #84]	; (8001f20 <FMSTR_SetUpScope+0xb0>)
 8001ecc:	4413      	add	r3, r2
 8001ece:	6879      	ldr	r1, [r7, #4]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff f829 	bl	8000f28 <FMSTR_AddressFromBuffer>
 8001ed6:	6078      	str	r0, [r7, #4]

        /* valid numeric variable sizes only */
        if(sz == 0U || sz > 8U)
 8001ed8:	7bfb      	ldrb	r3, [r7, #15]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d002      	beq.n	8001ee4 <FMSTR_SetUpScope+0x74>
 8001ede:	7bfb      	ldrb	r3, [r7, #15]
 8001ee0:	2b08      	cmp	r3, #8
 8001ee2:	d905      	bls.n	8001ef0 <FMSTR_SetUpScope+0x80>
        {
            return FMSTR_ConstToBuffer8(pResponse, FMSTR_STC_INVSIZE);
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	2286      	movs	r2, #134	; 0x86
 8001ee8:	701a      	strb	r2, [r3, #0]
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	3301      	adds	r3, #1
 8001eee:	e00e      	b.n	8001f0e <FMSTR_SetUpScope+0x9e>
    for(i=0U; i<nVarCnt; i++)
 8001ef0:	7dfb      	ldrb	r3, [r7, #23]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	75fb      	strb	r3, [r7, #23]
 8001ef6:	7bbb      	ldrb	r3, [r7, #14]
 8001ef8:	7dfa      	ldrb	r2, [r7, #23]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d3d9      	bcc.n	8001eb2 <FMSTR_SetUpScope+0x42>
#endif
        
    }

    /* activate scope */
    pcm_nScopeVarCount = nVarCnt;
 8001efe:	7bba      	ldrb	r2, [r7, #14]
 8001f00:	4b05      	ldr	r3, [pc, #20]	; (8001f18 <FMSTR_SetUpScope+0xa8>)
 8001f02:	701a      	strb	r2, [r3, #0]

    /* return just a status */
    return FMSTR_ConstToBuffer8(pResponse, FMSTR_STS_OK);
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	2200      	movs	r2, #0
 8001f08:	701a      	strb	r2, [r3, #0]
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	3301      	adds	r3, #1
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	200028a0 	.word	0x200028a0
 8001f1c:	200028c4 	.word	0x200028c4
 8001f20:	200028a4 	.word	0x200028a4

08001f24 <FMSTR_ReadScope>:
*           pointer where the response output finished (except checksum)
*
******************************************************************************/

FMSTR_BPTR FMSTR_ReadScope(FMSTR_BPTR pMessageIO)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
    FMSTR_U8 i;
    
    if(!pcm_nScopeVarCount)
 8001f2c:	4b15      	ldr	r3, [pc, #84]	; (8001f84 <FMSTR_ReadScope+0x60>)
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d105      	bne.n	8001f40 <FMSTR_ReadScope+0x1c>
    {
        return FMSTR_ConstToBuffer8(pMessageIO, FMSTR_STC_NOTINIT);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2288      	movs	r2, #136	; 0x88
 8001f38:	701a      	strb	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	e01d      	b.n	8001f7c <FMSTR_ReadScope+0x58>
    }
    
    /* success */
    pMessageIO = FMSTR_ConstToBuffer8(pMessageIO, FMSTR_STS_OK);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	701a      	strb	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	607b      	str	r3, [r7, #4]
    
    for (i=0U; i<pcm_nScopeVarCount; i++)
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	73fb      	strb	r3, [r7, #15]
 8001f50:	e00e      	b.n	8001f70 <FMSTR_ReadScope+0x4c>
    {
        pMessageIO = FMSTR_CopyToBuffer(pMessageIO, pcm_pScopeVarAddr[i], pcm_pScopeVarSize[i]);
 8001f52:	7bfb      	ldrb	r3, [r7, #15]
 8001f54:	4a0c      	ldr	r2, [pc, #48]	; (8001f88 <FMSTR_ReadScope+0x64>)
 8001f56:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001f5a:	7bfb      	ldrb	r3, [r7, #15]
 8001f5c:	4a0b      	ldr	r2, [pc, #44]	; (8001f8c <FMSTR_ReadScope+0x68>)
 8001f5e:	5cd3      	ldrb	r3, [r2, r3]
 8001f60:	461a      	mov	r2, r3
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f7fe ff32 	bl	8000dcc <FMSTR_CopyToBuffer>
 8001f68:	6078      	str	r0, [r7, #4]
    for (i=0U; i<pcm_nScopeVarCount; i++)
 8001f6a:	7bfb      	ldrb	r3, [r7, #15]
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	73fb      	strb	r3, [r7, #15]
 8001f70:	4b04      	ldr	r3, [pc, #16]	; (8001f84 <FMSTR_ReadScope+0x60>)
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	7bfa      	ldrb	r2, [r7, #15]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d3eb      	bcc.n	8001f52 <FMSTR_ReadScope+0x2e>
    } 
        
    /* return end position */
    return pMessageIO;  
 8001f7a:	687b      	ldr	r3, [r7, #4]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3710      	adds	r7, #16
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	200028a0 	.word	0x200028a0
 8001f88:	200028a4 	.word	0x200028a4
 8001f8c:	200028c4 	.word	0x200028c4

08001f90 <FMSTR_RxQueue>:
*******************************************************************************/

#if FMSTR_SHORT_INTR

static void FMSTR_RxQueue(FMSTR_BCHR nRxChar)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	71fb      	strb	r3, [r7, #7]
    /* future value of write pointer */
    FMSTR_BPTR wpnext = pcm_pRQueueWP + 1;
 8001f9a:	4b0e      	ldr	r3, [pc, #56]	; (8001fd4 <FMSTR_RxQueue+0x44>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	60fb      	str	r3, [r7, #12]

    
    /*lint -e{946} pointer arithmetic is okay here (same array) */
    if(wpnext >= (pcm_pRQueueBuffer + FMSTR_COMM_RQUEUE_SIZE))
 8001fa2:	4a0d      	ldr	r2, [pc, #52]	; (8001fd8 <FMSTR_RxQueue+0x48>)
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d301      	bcc.n	8001fae <FMSTR_RxQueue+0x1e>
    {
        wpnext = pcm_pRQueueBuffer;
 8001faa:	4b0c      	ldr	r3, [pc, #48]	; (8001fdc <FMSTR_RxQueue+0x4c>)
 8001fac:	60fb      	str	r3, [r7, #12]
    }
    
    /* any space in queue? */
    if(wpnext != pcm_pRQueueRP)
 8001fae:	4b0c      	ldr	r3, [pc, #48]	; (8001fe0 <FMSTR_RxQueue+0x50>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	68fa      	ldr	r2, [r7, #12]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d006      	beq.n	8001fc6 <FMSTR_RxQueue+0x36>
    {
        *pcm_pRQueueWP = (FMSTR_U8) nRxChar;
 8001fb8:	4b06      	ldr	r3, [pc, #24]	; (8001fd4 <FMSTR_RxQueue+0x44>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	79fa      	ldrb	r2, [r7, #7]
 8001fbe:	701a      	strb	r2, [r3, #0]
        pcm_pRQueueWP = wpnext;
 8001fc0:	4a04      	ldr	r2, [pc, #16]	; (8001fd4 <FMSTR_RxQueue+0x44>)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6013      	str	r3, [r2, #0]
    }
}
 8001fc6:	bf00      	nop
 8001fc8:	3714      	adds	r7, #20
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	20003124 	.word	0x20003124
 8001fd8:	20003120 	.word	0x20003120
 8001fdc:	20002920 	.word	0x20002920
 8001fe0:	20003120 	.word	0x20003120

08001fe4 <FMSTR_RxDequeue>:
*******************************************************************************/

#if FMSTR_SHORT_INTR

static void FMSTR_RxDequeue(void)
{ 
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
    FMSTR_BCHR nChar = 0U;
 8001fea:	2300      	movs	r3, #0
 8001fec:	71fb      	strb	r3, [r7, #7]
    
    /* get all queued characters */
    while(pcm_pRQueueRP != pcm_pRQueueWP)
 8001fee:	e019      	b.n	8002024 <FMSTR_RxDequeue+0x40>
    {
        nChar = *pcm_pRQueueRP++;
 8001ff0:	4b12      	ldr	r3, [pc, #72]	; (800203c <FMSTR_RxDequeue+0x58>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	1c5a      	adds	r2, r3, #1
 8001ff6:	4911      	ldr	r1, [pc, #68]	; (800203c <FMSTR_RxDequeue+0x58>)
 8001ff8:	600a      	str	r2, [r1, #0]
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	71fb      	strb	r3, [r7, #7]

        /*lint -e{946} pointer arithmetic is okay here (same array) */
        if(pcm_pRQueueRP >= (pcm_pRQueueBuffer + FMSTR_COMM_RQUEUE_SIZE))
 8001ffe:	4b0f      	ldr	r3, [pc, #60]	; (800203c <FMSTR_RxDequeue+0x58>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a0f      	ldr	r2, [pc, #60]	; (8002040 <FMSTR_RxDequeue+0x5c>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d302      	bcc.n	800200e <FMSTR_RxDequeue+0x2a>
        {
            pcm_pRQueueRP = pcm_pRQueueBuffer;
 8002008:	4b0c      	ldr	r3, [pc, #48]	; (800203c <FMSTR_RxDequeue+0x58>)
 800200a:	4a0e      	ldr	r2, [pc, #56]	; (8002044 <FMSTR_RxDequeue+0x60>)
 800200c:	601a      	str	r2, [r3, #0]
        }
        
        /* emulate the SCI receive event */
        if(!pcm_wFlags.flg.bTxActive)
 800200e:	4b0e      	ldr	r3, [pc, #56]	; (8002048 <FMSTR_RxDequeue+0x64>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002016:	b2db      	uxtb	r3, r3
 8002018:	2b00      	cmp	r3, #0
 800201a:	d103      	bne.n	8002024 <FMSTR_RxDequeue+0x40>
        {
            (void)FMSTR_Rx(nChar);
 800201c:	79fb      	ldrb	r3, [r7, #7]
 800201e:	4618      	mov	r0, r3
 8002020:	f000 f962 	bl	80022e8 <FMSTR_Rx>
    while(pcm_pRQueueRP != pcm_pRQueueWP)
 8002024:	4b05      	ldr	r3, [pc, #20]	; (800203c <FMSTR_RxDequeue+0x58>)
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	4b08      	ldr	r3, [pc, #32]	; (800204c <FMSTR_RxDequeue+0x68>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	429a      	cmp	r2, r3
 800202e:	d1df      	bne.n	8001ff0 <FMSTR_RxDequeue+0xc>
        }
    }
}
 8002030:	bf00      	nop
 8002032:	bf00      	nop
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20003120 	.word	0x20003120
 8002040:	20003120 	.word	0x20003120
 8002044:	20002920 	.word	0x20002920
 8002048:	2000290c 	.word	0x2000290c
 800204c:	20003124 	.word	0x20003124

08002050 <FMSTR_ProcessSCI>:
* @note This function can be called either from SCI ISR or from the polling routine
*
******************************************************************************/

void FMSTR_ProcessSCI(void)
{
 8002050:	b590      	push	{r4, r7, lr}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
    /* read & clear status     */
  FMSTR_SCISR wSciSR = FMSTR_SCI_GETSR();
 8002056:	4b21      	ldr	r3, [pc, #132]	; (80020dc <FMSTR_ProcessSCI+0x8c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	71fb      	strb	r3, [r7, #7]

   /* transmitter active and empty? */
   if (pcm_wFlags.flg.bTxActive )
 800205c:	4b20      	ldr	r3, [pc, #128]	; (80020e0 <FMSTR_ProcessSCI+0x90>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b00      	cmp	r3, #0
 8002068:	d028      	beq.n	80020bc <FMSTR_ProcessSCI+0x6c>
   {
       /* able to accept another character? */
       if(FMSTR_SCI_TXEMPTY(wSciSR))
 800206a:	79fb      	ldrb	r3, [r7, #7]
 800206c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002070:	2b00      	cmp	r3, #0
 8002072:	d009      	beq.n	8002088 <FMSTR_ProcessSCI+0x38>
       {
           FMSTR_U8 ch;
           /* just put the byte into the SCI transmit buffer */
           if(!FMSTR_Tx(&ch))
 8002074:	1dbb      	adds	r3, r7, #6
 8002076:	4618      	mov	r0, r3
 8002078:	f000 f8e8 	bl	800224c <FMSTR_Tx>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d102      	bne.n	8002088 <FMSTR_ProcessSCI+0x38>
               FMSTR_SCI_PUTCHAR((FMSTR_U8) ch);
 8002082:	4b18      	ldr	r3, [pc, #96]	; (80020e4 <FMSTR_ProcessSCI+0x94>)
 8002084:	79ba      	ldrb	r2, [r7, #6]
 8002086:	701a      	strb	r2, [r3, #0]
       }
       
#if FMSTR_SCI_HAS_TXQUEUE
       /* waiting for transmission complete flag? */
       if(pcm_wFlags.flg.bTxWaitTC && FMSTR_SCI_TXEMPTY(wSciSR))
 8002088:	4b15      	ldr	r3, [pc, #84]	; (80020e0 <FMSTR_ProcessSCI+0x90>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002090:	b2db      	uxtb	r3, r3
 8002092:	2b00      	cmp	r3, #0
 8002094:	d006      	beq.n	80020a4 <FMSTR_ProcessSCI+0x54>
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <FMSTR_ProcessSCI+0x54>
       {
           /* after TC, we can switch to listen mode safely */
           FMSTR_Listen();
 80020a0:	f000 f822 	bl	80020e8 <FMSTR_Listen>
#endif


#if !FMSTR_SCI_TWOWIRE_ONLY
       /* read-out and ignore any received character (loopback) */
       if(FMSTR_SCI_RXREADY(wSciSR))
 80020a4:	79fb      	ldrb	r3, [r7, #7]
 80020a6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d012      	beq.n	80020d4 <FMSTR_ProcessSCI+0x84>
       {
           /*lint -esym(550, nRxChar) */
           volatile FMSTR_U16 nRxChar;
           nRxChar = FMSTR_SCI_GETCHAR(); 
 80020ae:	4b0d      	ldr	r3, [pc, #52]	; (80020e4 <FMSTR_ProcessSCI+0x94>)
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	b29b      	uxth	r3, r3
 80020b6:	80bb      	strh	r3, [r7, #4]
           FMSTR_UNUSED(nRxChar);
 80020b8:	88bb      	ldrh	r3, [r7, #4]
               pcm_nDebugTxPollCount = -1;
           }
       }
#endif
   }
}
 80020ba:	e00b      	b.n	80020d4 <FMSTR_ProcessSCI+0x84>
       if (FMSTR_SCI_RXREADY(wSciSR))
 80020bc:	79fb      	ldrb	r3, [r7, #7]
 80020be:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d006      	beq.n	80020d4 <FMSTR_ProcessSCI+0x84>
          register   FMSTR_BCHR nRxChar = 0U;
 80020c6:	2400      	movs	r4, #0
          nRxChar = (FMSTR_BCHR) FMSTR_SCI_GETCHAR();
 80020c8:	4b06      	ldr	r3, [pc, #24]	; (80020e4 <FMSTR_ProcessSCI+0x94>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	b2dc      	uxtb	r4, r3
            FMSTR_RxQueue(nRxChar);
 80020ce:	4620      	mov	r0, r4
 80020d0:	f7ff ff5e 	bl	8001f90 <FMSTR_RxQueue>
}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd90      	pop	{r4, r7, pc}
 80020dc:	40004800 	.word	0x40004800
 80020e0:	2000290c 	.word	0x2000290c
 80020e4:	40004804 	.word	0x40004804

080020e8 <FMSTR_Listen>:
* Reset the receiver machine and start listening on a serial line
*
******************************************************************************/

static void FMSTR_Listen(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
    pcm_nRxTodo = 0U;
 80020ec:	4b14      	ldr	r3, [pc, #80]	; (8002140 <FMSTR_Listen+0x58>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	701a      	strb	r2, [r3, #0]

    /* disable transmitter state machine */
    pcm_wFlags.flg.bTxActive = 0U;
 80020f2:	4a14      	ldr	r2, [pc, #80]	; (8002144 <FMSTR_Listen+0x5c>)
 80020f4:	7813      	ldrb	r3, [r2, #0]
 80020f6:	f36f 0300 	bfc	r3, #0, #1
 80020fa:	7013      	strb	r3, [r2, #0]

#if (FMSTR_USE_SCI) || (FMSTR_USE_ESCI) || (FMSTR_USE_LPUART)
    pcm_wFlags.flg.bTxWaitTC = 0U;
 80020fc:	4a11      	ldr	r2, [pc, #68]	; (8002144 <FMSTR_Listen+0x5c>)
 80020fe:	7813      	ldrb	r3, [r2, #0]
 8002100:	f36f 0341 	bfc	r3, #1, #1
 8002104:	7013      	strb	r3, [r2, #0]
    /* disable transmitter, enable receiver (enables single-wire connection) */
#if !FMSTR_SCI_TWOWIRE_ONLY
    FMSTR_SCI_TD();
 8002106:	4b10      	ldr	r3, [pc, #64]	; (8002148 <FMSTR_Listen+0x60>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a0f      	ldr	r2, [pc, #60]	; (8002148 <FMSTR_Listen+0x60>)
 800210c:	f023 0308 	bic.w	r3, r3, #8
 8002110:	6013      	str	r3, [r2, #0]
    FMSTR_SCI_RE();
 8002112:	4b0d      	ldr	r3, [pc, #52]	; (8002148 <FMSTR_Listen+0x60>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a0c      	ldr	r2, [pc, #48]	; (8002148 <FMSTR_Listen+0x60>)
 8002118:	f043 0304 	orr.w	r3, r3, #4
 800211c:	6013      	str	r3, [r2, #0]
#endif /* (FMSTR_USE_SCI) || (FMSTR_USE_ESCI) || (FMSTR_USE_LPUART) */

    /* disable transmit, enable receive interrupts */
#if FMSTR_SHORT_INTR || FMSTR_LONG_INTR
#if (FMSTR_USE_SCI) || (FMSTR_USE_ESCI) || (FMSTR_USE_LPUART)
    FMSTR_SCI_DTXI();   /* disable SCI transmit interrupt */
 800211e:	4b0a      	ldr	r3, [pc, #40]	; (8002148 <FMSTR_Listen+0x60>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a09      	ldr	r2, [pc, #36]	; (8002148 <FMSTR_Listen+0x60>)
 8002124:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002128:	6013      	str	r3, [r2, #0]
    FMSTR_SCI_ERXI();   /* enable SCI receive interrupt */
 800212a:	4b07      	ldr	r3, [pc, #28]	; (8002148 <FMSTR_Listen+0x60>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a06      	ldr	r2, [pc, #24]	; (8002148 <FMSTR_Listen+0x60>)
 8002130:	f043 0320 	orr.w	r3, r3, #32
 8002134:	6013      	str	r3, [r2, #0]
    /* we have just finished the transmission of the test frame, now wait the 32x times the sendtime 
       to receive any command from PC (count<0 is measurement, count>0 is waiting, count=0 is send trigger) */
    if(pcm_nDebugTxPollCount < 0)
        pcm_nDebugTxPollCount *= -(FMSTR_DEBUG_TX_POLLCNT_XFACTOR);
#endif
}
 8002136:	bf00      	nop
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr
 8002140:	20002911 	.word	0x20002911
 8002144:	2000290c 	.word	0x2000290c
 8002148:	4000480c 	.word	0x4000480c

0800214c <FMSTR_SendError>:
* @param    nErrCode - error code to be sent
*
******************************************************************************/

static void FMSTR_SendError(FMSTR_BCHR nErrCode)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	4603      	mov	r3, r0
 8002154:	71fb      	strb	r3, [r7, #7]
    /* fill & send single-byte response */
    *pcm_pCommBuffer = nErrCode;
 8002156:	4a05      	ldr	r2, [pc, #20]	; (800216c <FMSTR_SendError+0x20>)
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	7013      	strb	r3, [r2, #0]
    FMSTR_SendResponse(pcm_pCommBuffer, 1U);
 800215c:	2101      	movs	r1, #1
 800215e:	4803      	ldr	r0, [pc, #12]	; (800216c <FMSTR_SendError+0x20>)
 8002160:	f000 f806 	bl	8002170 <FMSTR_SendResponse>
}
 8002164:	bf00      	nop
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	200028cc 	.word	0x200028cc

08002170 <FMSTR_SendResponse>:
* (inlcuding the status byte). It computes the check sum and kicks on tx.
*
******************************************************************************/

void FMSTR_SendResponse(FMSTR_BPTR pResponse, FMSTR_SIZE8 nLength)
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	460b      	mov	r3, r1
 800217a:	70fb      	strb	r3, [r7, #3]
    FMSTR_U16 chSum = 0U;
 800217c:	2300      	movs	r3, #0
 800217e:	81fb      	strh	r3, [r7, #14]
    FMSTR_SIZE8 i;
    FMSTR_U8 c;

    /* remember the buffer to be sent */
    pcm_pTxBuff = pResponse;
 8002180:	4a2d      	ldr	r2, [pc, #180]	; (8002238 <FMSTR_SendResponse+0xc8>)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6013      	str	r3, [r2, #0]
    
    /* status byte and data are already there, compute checksum only     */
    for (i=0U; i<nLength; i++)
 8002186:	2300      	movs	r3, #0
 8002188:	737b      	strb	r3, [r7, #13]
 800218a:	e012      	b.n	80021b2 <FMSTR_SendResponse+0x42>
    {
        c = 0U;
 800218c:	2300      	movs	r3, #0
 800218e:	733b      	strb	r3, [r7, #12]
        pResponse = FMSTR_ValueFromBuffer8(&c, pResponse);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	733b      	strb	r3, [r7, #12]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	3301      	adds	r3, #1
 800219a:	607b      	str	r3, [r7, #4]
        /* add character to checksum */
        chSum += c;
 800219c:	7b3b      	ldrb	r3, [r7, #12]
 800219e:	b29a      	uxth	r2, r3
 80021a0:	89fb      	ldrh	r3, [r7, #14]
 80021a2:	4413      	add	r3, r2
 80021a4:	81fb      	strh	r3, [r7, #14]
        /* prevent saturation to happen on DSP platforms */
        chSum &= 0xffU;
 80021a6:	89fb      	ldrh	r3, [r7, #14]
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	81fb      	strh	r3, [r7, #14]
    for (i=0U; i<nLength; i++)
 80021ac:	7b7b      	ldrb	r3, [r7, #13]
 80021ae:	3301      	adds	r3, #1
 80021b0:	737b      	strb	r3, [r7, #13]
 80021b2:	7b7a      	ldrb	r2, [r7, #13]
 80021b4:	78fb      	ldrb	r3, [r7, #3]
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d3e8      	bcc.n	800218c <FMSTR_SendResponse+0x1c>
    }
    
    /* store checksum after the message */
    pResponse = FMSTR_ValueToBuffer8(pResponse, (FMSTR_U8) (((FMSTR_U8)(~chSum)) + 1U));
 80021ba:	89fb      	ldrh	r3, [r7, #14]
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	425b      	negs	r3, r3
 80021c0:	b2da      	uxtb	r2, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	701a      	strb	r2, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	3301      	adds	r3, #1
 80021ca:	607b      	str	r3, [r7, #4]

    /* send the message and the checksum and the SOB */
    pcm_nTxTodo = (FMSTR_SIZE8) (nLength + 1U); 
 80021cc:	78fb      	ldrb	r3, [r7, #3]
 80021ce:	3301      	adds	r3, #1
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	4b1a      	ldr	r3, [pc, #104]	; (800223c <FMSTR_SendResponse+0xcc>)
 80021d4:	701a      	strb	r2, [r3, #0]
    
    /* now transmitting the response */
    pcm_wFlags.flg.bTxActive = 1U;
 80021d6:	4a1a      	ldr	r2, [pc, #104]	; (8002240 <FMSTR_SendResponse+0xd0>)
 80021d8:	7813      	ldrb	r3, [r2, #0]
 80021da:	f043 0301 	orr.w	r3, r3, #1
 80021de:	7013      	strb	r3, [r2, #0]
#if (FMSTR_USE_USB_CDC) || (FMSTR_USE_MQX_IO) || (FMSTR_USE_JTAG)
    pcm_wFlags.flg.bTxFirstSobSend = 1U;
#endif

#if (FMSTR_USE_SCI) || (FMSTR_USE_ESCI) || (FMSTR_USE_LPUART)
    pcm_wFlags.flg.bTxWaitTC = 0U;
 80021e0:	4a17      	ldr	r2, [pc, #92]	; (8002240 <FMSTR_SendResponse+0xd0>)
 80021e2:	7813      	ldrb	r3, [r2, #0]
 80021e4:	f36f 0341 	bfc	r3, #1, #1
 80021e8:	7013      	strb	r3, [r2, #0]
#endif

    /* do not replicate the initial SOB  */
    pcm_wFlags.flg.bTxLastCharSOB = 0U;
 80021ea:	4a15      	ldr	r2, [pc, #84]	; (8002240 <FMSTR_SendResponse+0xd0>)
 80021ec:	7813      	ldrb	r3, [r2, #0]
 80021ee:	f36f 0382 	bfc	r3, #2, #1
 80021f2:	7013      	strb	r3, [r2, #0]
#if (FMSTR_USE_SCI) || (FMSTR_USE_ESCI) || (FMSTR_USE_LPUART)
    {

        /* disable receiver, enable transmitter (single-wire communication) */
#if !FMSTR_SCI_TWOWIRE_ONLY
        FMSTR_SCI_RD();
 80021f4:	4b13      	ldr	r3, [pc, #76]	; (8002244 <FMSTR_SendResponse+0xd4>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a12      	ldr	r2, [pc, #72]	; (8002244 <FMSTR_SendResponse+0xd4>)
 80021fa:	f023 0304 	bic.w	r3, r3, #4
 80021fe:	6013      	str	r3, [r2, #0]
        FMSTR_SCI_TE();
 8002200:	4b10      	ldr	r3, [pc, #64]	; (8002244 <FMSTR_SendResponse+0xd4>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a0f      	ldr	r2, [pc, #60]	; (8002244 <FMSTR_SendResponse+0xd4>)
 8002206:	f043 0308 	orr.w	r3, r3, #8
 800220a:	6013      	str	r3, [r2, #0]
#endif        
        /* kick on the SCI transmission (also clears TX Empty flag on some platforms) */
        FMSTR_SCI_PUTCHAR(FMSTR_SOB);
 800220c:	4b0e      	ldr	r3, [pc, #56]	; (8002248 <FMSTR_SendResponse+0xd8>)
 800220e:	222b      	movs	r2, #43	; 0x2b
 8002210:	701a      	strb	r2, [r3, #0]
#endif

    /* TX interrupt enable, RX interrupt disable */
#if (FMSTR_LONG_INTR) || (FMSTR_SHORT_INTR)
#if (FMSTR_USE_SCI) || (FMSTR_USE_ESCI) || (FMSTR_USE_LPUART)
    FMSTR_SCI_DRXI();
 8002212:	4b0c      	ldr	r3, [pc, #48]	; (8002244 <FMSTR_SendResponse+0xd4>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a0b      	ldr	r2, [pc, #44]	; (8002244 <FMSTR_SendResponse+0xd4>)
 8002218:	f023 0320 	bic.w	r3, r3, #32
 800221c:	6013      	str	r3, [r2, #0]
    FMSTR_SCI_ETXI();
 800221e:	4b09      	ldr	r3, [pc, #36]	; (8002244 <FMSTR_SendResponse+0xd4>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a08      	ldr	r2, [pc, #32]	; (8002244 <FMSTR_SendResponse+0xd4>)
 8002224:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002228:	6013      	str	r3, [r2, #0]
    serial_putc(pSerialObj, (FMSTR_U8) FMSTR_SOB);
        /* enabled TX interrupt */
    serial_irq_set(pSerialObj, TxIrq, 1);
#endif
#endif /* FMSTR_LONG_INTR || FMSTR_SHORT_INTR */    
}
 800222a:	bf00      	nop
 800222c:	3714      	adds	r7, #20
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	20002914 	.word	0x20002914
 800223c:	20002910 	.word	0x20002910
 8002240:	2000290c 	.word	0x2000290c
 8002244:	4000480c 	.word	0x4000480c
 8002248:	40004804 	.word	0x40004804

0800224c <FMSTR_Tx>:
* get ready buffer(prepare data to send)
*
******************************************************************************/

FMSTR_BOOL FMSTR_Tx(FMSTR_U8* pTxChar)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
        *pTxChar = FMSTR_SOB;
        pcm_wFlags.flg.bTxFirstSobSend = 0U;
        return FMSTR_FALSE;
    }
#endif      
    if (pcm_nTxTodo)
 8002254:	4b20      	ldr	r3, [pc, #128]	; (80022d8 <FMSTR_Tx+0x8c>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d02b      	beq.n	80022b4 <FMSTR_Tx+0x68>
    {
        /* fetch & send character ready to transmit */
        /*lint -e{534} ignoring return value */
        (void)FMSTR_ValueFromBuffer8(pTxChar, pcm_pTxBuff);
 800225c:	4b1f      	ldr	r3, [pc, #124]	; (80022dc <FMSTR_Tx+0x90>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	781a      	ldrb	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	701a      	strb	r2, [r3, #0]
        
        /* first, handle the replicated SOB characters */
        if (*pTxChar == FMSTR_SOB)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b2b      	cmp	r3, #43	; 0x2b
 800226c:	d115      	bne.n	800229a <FMSTR_Tx+0x4e>
        {
            pcm_wFlags.flg.bTxLastCharSOB ^= 1U;
 800226e:	4b1c      	ldr	r3, [pc, #112]	; (80022e0 <FMSTR_Tx+0x94>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002276:	b2db      	uxtb	r3, r3
 8002278:	f083 0301 	eor.w	r3, r3, #1
 800227c:	b2d9      	uxtb	r1, r3
 800227e:	4a18      	ldr	r2, [pc, #96]	; (80022e0 <FMSTR_Tx+0x94>)
 8002280:	7813      	ldrb	r3, [r2, #0]
 8002282:	f361 0382 	bfi	r3, r1, #2, #1
 8002286:	7013      	strb	r3, [r2, #0]
            if ((pcm_wFlags.flg.bTxLastCharSOB))
 8002288:	4b15      	ldr	r3, [pc, #84]	; (80022e0 <FMSTR_Tx+0x94>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <FMSTR_Tx+0x4e>
            {
                /* yes, repeat the SOB next time */
                return FMSTR_FALSE;
 8002296:	2300      	movs	r3, #0
 8002298:	e018      	b.n	80022cc <FMSTR_Tx+0x80>
            }
        }
        /* no, advance tx buffer pointer */
        pcm_nTxTodo--;
 800229a:	4b0f      	ldr	r3, [pc, #60]	; (80022d8 <FMSTR_Tx+0x8c>)
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	3b01      	subs	r3, #1
 80022a0:	b2da      	uxtb	r2, r3
 80022a2:	4b0d      	ldr	r3, [pc, #52]	; (80022d8 <FMSTR_Tx+0x8c>)
 80022a4:	701a      	strb	r2, [r3, #0]
        pcm_pTxBuff = FMSTR_SkipInBuffer(pcm_pTxBuff, 1U);
 80022a6:	4b0d      	ldr	r3, [pc, #52]	; (80022dc <FMSTR_Tx+0x90>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	3301      	adds	r3, #1
 80022ac:	4a0b      	ldr	r2, [pc, #44]	; (80022dc <FMSTR_Tx+0x90>)
 80022ae:	6013      	str	r3, [r2, #0]
        return FMSTR_FALSE;
 80022b0:	2300      	movs	r3, #0
 80022b2:	e00b      	b.n	80022cc <FMSTR_Tx+0x80>
    
    /* when SCI TX buffering is enabled, we must first wait until all 
       characters are physically transmitted (before disabling transmitter) */
#if (FMSTR_USE_SCI) || (FMSTR_USE_ESCI) || (FMSTR_USE_LPUART)
  #if FMSTR_SCI_HAS_TXQUEUE
    pcm_wFlags.flg.bTxWaitTC = 1;
 80022b4:	4a0a      	ldr	r2, [pc, #40]	; (80022e0 <FMSTR_Tx+0x94>)
 80022b6:	7813      	ldrb	r3, [r2, #0]
 80022b8:	f043 0302 	orr.w	r3, r3, #2
 80022bc:	7013      	strb	r3, [r2, #0]

    /* wait for SCI TC interrupt */
    #if FMSTR_SHORT_INTR || FMSTR_LONG_INTR
    FMSTR_SCI_ETCI();
 80022be:	4b09      	ldr	r3, [pc, #36]	; (80022e4 <FMSTR_Tx+0x98>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a08      	ldr	r2, [pc, #32]	; (80022e4 <FMSTR_Tx+0x98>)
 80022c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022c8:	6013      	str	r3, [r2, #0]
#else
    /* start listening immediately */
    FMSTR_Listen();
#endif

    return FMSTR_TRUE;
 80022ca:	2301      	movs	r3, #1
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr
 80022d8:	20002910 	.word	0x20002910
 80022dc:	20002914 	.word	0x20002914
 80022e0:	2000290c 	.word	0x2000290c
 80022e4:	4000480c 	.word	0x4000480c

080022e8 <FMSTR_Rx>:
* protocol decode routine. 
*
******************************************************************************/

FMSTR_BOOL FMSTR_Rx(FMSTR_BCHR nRxChar)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	4603      	mov	r3, r0
 80022f0:	71fb      	strb	r3, [r7, #7]
    FMSTR_SERIAL_FLAGS * pflg = &pcm_wFlags;
 80022f2:	4b53      	ldr	r3, [pc, #332]	; (8002440 <FMSTR_Rx+0x158>)
 80022f4:	60fb      	str	r3, [r7, #12]
    /* first, handle the replicated SOB characters */
    if(nRxChar == FMSTR_SOB)
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	2b2b      	cmp	r3, #43	; 0x2b
 80022fa:	d115      	bne.n	8002328 <FMSTR_Rx+0x40>
    {
        pflg->flg.bRxLastCharSOB ^= 1;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002304:	b2db      	uxtb	r3, r3
 8002306:	f083 0301 	eor.w	r3, r3, #1
 800230a:	b2d9      	uxtb	r1, r3
 800230c:	68fa      	ldr	r2, [r7, #12]
 800230e:	7813      	ldrb	r3, [r2, #0]
 8002310:	f361 03c3 	bfi	r3, r1, #3, #1
 8002314:	7013      	strb	r3, [r2, #0]
        if(pflg->flg.bRxLastCharSOB)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800231e:	b2db      	uxtb	r3, r3
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <FMSTR_Rx+0x40>
        {
            /* this is either the first byte of replicated SOB or a  */
            /* real Start-of-Block mark - we will decide next time in FMSTR_Rx */
            return FMSTR_FALSE;
 8002324:	2300      	movs	r3, #0
 8002326:	e087      	b.n	8002438 <FMSTR_Rx+0x150>
        }
    }

    /* we have got a common character preceded by the SOB -  */
    /* this is the command code! */
    if(pflg->flg.bRxLastCharSOB)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b00      	cmp	r3, #0
 8002334:	d030      	beq.n	8002398 <FMSTR_Rx+0xb0>
    {

        /* reset receiving process */
        pcm_pRxBuff = pcm_pCommBuffer;
 8002336:	4b43      	ldr	r3, [pc, #268]	; (8002444 <FMSTR_Rx+0x15c>)
 8002338:	4a43      	ldr	r2, [pc, #268]	; (8002448 <FMSTR_Rx+0x160>)
 800233a:	601a      	str	r2, [r3, #0]
        *pcm_pRxBuff++ = nRxChar;
 800233c:	4b41      	ldr	r3, [pc, #260]	; (8002444 <FMSTR_Rx+0x15c>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	1c5a      	adds	r2, r3, #1
 8002342:	4940      	ldr	r1, [pc, #256]	; (8002444 <FMSTR_Rx+0x15c>)
 8002344:	600a      	str	r2, [r1, #0]
 8002346:	79fa      	ldrb	r2, [r7, #7]
 8002348:	701a      	strb	r2, [r3, #0]

        /* start computing the checksum */
        pcm_nRxCheckSum = nRxChar;
 800234a:	4a40      	ldr	r2, [pc, #256]	; (800244c <FMSTR_Rx+0x164>)
 800234c:	79fb      	ldrb	r3, [r7, #7]
 800234e:	7013      	strb	r3, [r2, #0]
        pcm_nRxTodo = 0U;
 8002350:	4b3f      	ldr	r3, [pc, #252]	; (8002450 <FMSTR_Rx+0x168>)
 8002352:	2200      	movs	r2, #0
 8002354:	701a      	strb	r2, [r3, #0]
    
        /* if the standard command was received, the message length will come in next byte */
        pflg->flg.bRxMsgLengthNext = 1U;
 8002356:	68fa      	ldr	r2, [r7, #12]
 8002358:	7813      	ldrb	r3, [r2, #0]
 800235a:	f043 0310 	orr.w	r3, r3, #16
 800235e:	7013      	strb	r3, [r2, #0]

        /* fast command? */
        if(!((~nRxChar) & FMSTR_FASTCMD))
 8002360:	79fb      	ldrb	r3, [r7, #7]
 8002362:	43db      	mvns	r3, r3
 8002364:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d10e      	bne.n	800238a <FMSTR_Rx+0xa2>
        {
            /* fast command received, there will be no length information */
            pflg->flg.bRxMsgLengthNext = 0U;
 800236c:	68fa      	ldr	r2, [r7, #12]
 800236e:	7813      	ldrb	r3, [r2, #0]
 8002370:	f36f 1304 	bfc	r3, #4, #1
 8002374:	7013      	strb	r3, [r2, #0]
            /* as it is encoded in the command byte directly */
            pcm_nRxTodo = (FMSTR_SIZE8) 
                (((((FMSTR_SIZE8)nRxChar) & FMSTR_FASTCMD_DATALEN_MASK) >> FMSTR_FASTCMD_DATALEN_SHIFT) + 1U);
 8002376:	79fb      	ldrb	r3, [r7, #7]
 8002378:	08db      	lsrs	r3, r3, #3
            pcm_nRxTodo = (FMSTR_SIZE8) 
 800237a:	b2db      	uxtb	r3, r3
 800237c:	f003 0306 	and.w	r3, r3, #6
 8002380:	b2db      	uxtb	r3, r3
 8002382:	3301      	adds	r3, #1
 8002384:	b2da      	uxtb	r2, r3
 8002386:	4b32      	ldr	r3, [pc, #200]	; (8002450 <FMSTR_Rx+0x168>)
 8002388:	701a      	strb	r2, [r3, #0]
        }

        /* command code stored & processed */
        pflg->flg.bRxLastCharSOB = 0U;
 800238a:	68fa      	ldr	r2, [r7, #12]
 800238c:	7813      	ldrb	r3, [r2, #0]
 800238e:	f36f 03c3 	bfc	r3, #3, #1
 8002392:	7013      	strb	r3, [r2, #0]
        return FMSTR_FALSE;
 8002394:	2300      	movs	r3, #0
 8002396:	e04f      	b.n	8002438 <FMSTR_Rx+0x150>
    }

    /* we are waiting for the length byte */
    if(pflg->flg.bRxMsgLengthNext)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d009      	beq.n	80023ba <FMSTR_Rx+0xd2>
    {
        /* this byte, total data length and the checksum */
        pcm_nRxTodo = (FMSTR_SIZE8) (1U + ((FMSTR_SIZE8)nRxChar) + 1U);
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	3302      	adds	r3, #2
 80023aa:	b2da      	uxtb	r2, r3
 80023ac:	4b28      	ldr	r3, [pc, #160]	; (8002450 <FMSTR_Rx+0x168>)
 80023ae:	701a      	strb	r2, [r3, #0]
        /* now read the data bytes */
        pflg->flg.bRxMsgLengthNext = 0U;
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	7813      	ldrb	r3, [r2, #0]
 80023b4:	f36f 1304 	bfc	r3, #4, #1
 80023b8:	7013      	strb	r3, [r2, #0]

    }

    /* waiting for a data byte? */
    if(pcm_nRxTodo)
 80023ba:	4b25      	ldr	r3, [pc, #148]	; (8002450 <FMSTR_Rx+0x168>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d039      	beq.n	8002436 <FMSTR_Rx+0x14e>
    {
        /* add this byte to checksum */
        pcm_nRxCheckSum += nRxChar;
 80023c2:	4b22      	ldr	r3, [pc, #136]	; (800244c <FMSTR_Rx+0x164>)
 80023c4:	781a      	ldrb	r2, [r3, #0]
 80023c6:	79fb      	ldrb	r3, [r7, #7]
 80023c8:	4413      	add	r3, r2
 80023ca:	b2da      	uxtb	r2, r3
 80023cc:	4b1f      	ldr	r3, [pc, #124]	; (800244c <FMSTR_Rx+0x164>)
 80023ce:	701a      	strb	r2, [r3, #0]

        /* decrease number of expected bytes */
        pcm_nRxTodo--;
 80023d0:	4b1f      	ldr	r3, [pc, #124]	; (8002450 <FMSTR_Rx+0x168>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	3b01      	subs	r3, #1
 80023d6:	b2da      	uxtb	r2, r3
 80023d8:	4b1d      	ldr	r3, [pc, #116]	; (8002450 <FMSTR_Rx+0x168>)
 80023da:	701a      	strb	r2, [r3, #0]
        /* was it the last byte of the message (checksum)? */
        if(!pcm_nRxTodo)
 80023dc:	4b1c      	ldr	r3, [pc, #112]	; (8002450 <FMSTR_Rx+0x168>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d114      	bne.n	800240e <FMSTR_Rx+0x126>
        {
            /* receive buffer overflow? */
            if(pcm_pRxBuff == NULL)
 80023e4:	4b17      	ldr	r3, [pc, #92]	; (8002444 <FMSTR_Rx+0x15c>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d103      	bne.n	80023f4 <FMSTR_Rx+0x10c>
            {
                FMSTR_SendError(FMSTR_STC_CMDTOOLONG);
 80023ec:	2083      	movs	r0, #131	; 0x83
 80023ee:	f7ff fead 	bl	800214c <FMSTR_SendError>
 80023f2:	e00a      	b.n	800240a <FMSTR_Rx+0x122>
            }
            /* checksum error? */
            else if((pcm_nRxCheckSum & 0xffU) != 0U)
 80023f4:	4b15      	ldr	r3, [pc, #84]	; (800244c <FMSTR_Rx+0x164>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d003      	beq.n	8002404 <FMSTR_Rx+0x11c>
            {
                FMSTR_SendError(FMSTR_STC_CMDCSERR);
 80023fc:	2082      	movs	r0, #130	; 0x82
 80023fe:	f7ff fea5 	bl	800214c <FMSTR_SendError>
 8002402:	e002      	b.n	800240a <FMSTR_Rx+0x122>
#if (FMSTR_USE_USB_CDC) && (FMSTR_SHORT_INTR)
                /* Decode protocol and send response in Poll function */
                pflg->flg.bUsbReadyToDecode = 1U;
#else
                /* do decode now! */
                FMSTR_ProtocolDecoder(pcm_pCommBuffer);
 8002404:	4810      	ldr	r0, [pc, #64]	; (8002448 <FMSTR_Rx+0x160>)
 8002406:	f7fe ff07 	bl	8001218 <FMSTR_ProtocolDecoder>
#endif
            }

            return FMSTR_TRUE;
 800240a:	2301      	movs	r3, #1
 800240c:	e014      	b.n	8002438 <FMSTR_Rx+0x150>
        }
        /* not the last character yet */
        else 
        {   
            /* is there still a space in the buffer? */
            if(pcm_pRxBuff)
 800240e:	4b0d      	ldr	r3, [pc, #52]	; (8002444 <FMSTR_Rx+0x15c>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d00f      	beq.n	8002436 <FMSTR_Rx+0x14e>
            {
                /*lint -e{946} pointer arithmetic is okay here (same array) */
                if(pcm_pRxBuff < (pcm_pCommBuffer + FMSTR_COMM_BUFFER_SIZE))
 8002416:	4b0b      	ldr	r3, [pc, #44]	; (8002444 <FMSTR_Rx+0x15c>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a0e      	ldr	r2, [pc, #56]	; (8002454 <FMSTR_Rx+0x16c>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d207      	bcs.n	8002430 <FMSTR_Rx+0x148>
                {
                    /* store byte  */
                    *pcm_pRxBuff++ = nRxChar;
 8002420:	4b08      	ldr	r3, [pc, #32]	; (8002444 <FMSTR_Rx+0x15c>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	1c5a      	adds	r2, r3, #1
 8002426:	4907      	ldr	r1, [pc, #28]	; (8002444 <FMSTR_Rx+0x15c>)
 8002428:	600a      	str	r2, [r1, #0]
 800242a:	79fa      	ldrb	r2, [r7, #7]
 800242c:	701a      	strb	r2, [r3, #0]
 800242e:	e002      	b.n	8002436 <FMSTR_Rx+0x14e>
                else
                {
                    /* NULL rx pointer means buffer overflow - but we still need */
                    /* to receive all message characters (for the single-wire mode) */
                    /* so keep "receiving" - but throw away all characters from now */
                    pcm_pRxBuff = NULL;
 8002430:	4b04      	ldr	r3, [pc, #16]	; (8002444 <FMSTR_Rx+0x15c>)
 8002432:	2200      	movs	r2, #0
 8002434:	601a      	str	r2, [r3, #0]
                }
            }
        }
    }
    return FMSTR_FALSE;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	3710      	adds	r7, #16
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	2000290c 	.word	0x2000290c
 8002444:	20002918 	.word	0x20002918
 8002448:	200028cc 	.word	0x200028cc
 800244c:	2000291c 	.word	0x2000291c
 8002450:	20002911 	.word	0x20002911
 8002454:	20002908 	.word	0x20002908

08002458 <FMSTR_InitSerial>:
* @brief    Serial communication initialization
*
******************************************************************************/

FMSTR_BOOL FMSTR_InitSerial(void)
{   
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
    /* initialize all state variables */
    pcm_wFlags.all = 0U;
 800245c:	4b11      	ldr	r3, [pc, #68]	; (80024a4 <FMSTR_InitSerial+0x4c>)
 800245e:	2200      	movs	r2, #0
 8002460:	701a      	strb	r2, [r3, #0]
    pcm_nTxTodo = 0U;
 8002462:	4b11      	ldr	r3, [pc, #68]	; (80024a8 <FMSTR_InitSerial+0x50>)
 8002464:	2200      	movs	r2, #0
 8002466:	701a      	strb	r2, [r3, #0]
            
    /* Initialize SCI and JTAG interface */
#if (FMSTR_USE_SCI) || (FMSTR_USE_ESCI) || (FMSTR_USE_LPUART) && (FMSTR_SCI_TWOWIRE_ONLY)
    /* to enable TX and RX together in FreeMASTER initialization */
      
    FMSTR_SCI_TE_RE();	
 8002468:	4b10      	ldr	r3, [pc, #64]	; (80024ac <FMSTR_InitSerial+0x54>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a0f      	ldr	r2, [pc, #60]	; (80024ac <FMSTR_InitSerial+0x54>)
 800246e:	f043 030c 	orr.w	r3, r3, #12
 8002472:	6013      	str	r3, [r2, #0]
    FMSTR_SCI_DTXI();	// disable SCI transmit interrupt
 8002474:	4b0d      	ldr	r3, [pc, #52]	; (80024ac <FMSTR_InitSerial+0x54>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a0c      	ldr	r2, [pc, #48]	; (80024ac <FMSTR_InitSerial+0x54>)
 800247a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800247e:	6013      	str	r3, [r2, #0]
    FMSTR_SCI_ERXI();	// enable SCI recieve interrupt
 8002480:	4b0a      	ldr	r3, [pc, #40]	; (80024ac <FMSTR_InitSerial+0x54>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a09      	ldr	r2, [pc, #36]	; (80024ac <FMSTR_InitSerial+0x54>)
 8002486:	f043 0320 	orr.w	r3, r3, #32
 800248a:	6013      	str	r3, [r2, #0]
#endif
    
#if (FMSTR_SHORT_INTR) & ((FMSTR_USE_SCI) || (FMSTR_USE_ESCI) || (FMSTR_USE_LPUART) || (FMSTR_USE_JTAG))
    pcm_pRQueueRP = pcm_pRQueueBuffer;
 800248c:	4b08      	ldr	r3, [pc, #32]	; (80024b0 <FMSTR_InitSerial+0x58>)
 800248e:	4a09      	ldr	r2, [pc, #36]	; (80024b4 <FMSTR_InitSerial+0x5c>)
 8002490:	601a      	str	r2, [r3, #0]
    pcm_pRQueueWP = pcm_pRQueueBuffer;
 8002492:	4b09      	ldr	r3, [pc, #36]	; (80024b8 <FMSTR_InitSerial+0x60>)
 8002494:	4a07      	ldr	r2, [pc, #28]	; (80024b4 <FMSTR_InitSerial+0x5c>)
 8002496:	601a      	str	r2, [r3, #0]
     * as soon as possible during Listen */
    pcm_nDebugTxPollCount = 0;
#endif

    /* start listening for commands */
    FMSTR_Listen();
 8002498:	f7ff fe26 	bl	80020e8 <FMSTR_Listen>
    return FMSTR_TRUE;
 800249c:	2301      	movs	r3, #1
}
 800249e:	4618      	mov	r0, r3
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	2000290c 	.word	0x2000290c
 80024a8:	20002910 	.word	0x20002910
 80024ac:	4000480c 	.word	0x4000480c
 80024b0:	20003120 	.word	0x20003120
 80024b4:	20002920 	.word	0x20002920
 80024b8:	20003124 	.word	0x20003124

080024bc <FMSTR_Poll>:
* and it is tried to be fixed periodically here in FMSTR_Poll.
*
*******************************************************************************/

void FMSTR_Poll(void)
{ 
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
    /*  */
    FMSTR_ProcessUSB();
#elif ((FMSTR_USE_SCI) || (FMSTR_USE_ESCI) || (FMSTR_USE_LPUART) || FMSTR_USE_JTAG)

    /* process queued SCI characters */
    FMSTR_RxDequeue(); 
 80024c0:	f7ff fd90 	bl	8001fe4 <FMSTR_RxDequeue>
#if FMSTR_DEBUG_TX
    /* down-counting the polls for heuristic time measurement */
    if(pcm_nDebugTxPollCount != 0 && pcm_nDebugTxPollCount > FMSTR_DEBUG_TX_POLLCNT_MIN)
        pcm_nDebugTxPollCount--;
#endif
}
 80024c4:	bf00      	nop
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024cc:	f001 f916 	bl	80036fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024d0:	f000 f818 	bl	8002504 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024d4:	f000 fbe0 	bl	8002c98 <MX_GPIO_Init>
  MX_DMA_Init();
 80024d8:	f000 fbbe 	bl	8002c58 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80024dc:	f000 fb62 	bl	8002ba4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80024e0:	f000 fb8a 	bl	8002bf8 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM1_Init();
 80024e4:	f000 f958 	bl	8002798 <MX_TIM1_Init>
  MX_TIM2_Init();
 80024e8:	f000 fa1a 	bl	8002920 <MX_TIM2_Init>
  MX_ADC1_Init();
 80024ec:	f000 f89e 	bl	800262c <MX_ADC1_Init>
  MX_TIM3_Init();
 80024f0:	f000 faba 	bl	8002a68 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
#if !FMSTR_DISABLE
	FMSTR_Init();
 80024f4:	f7fe fe7e 	bl	80011f4 <FMSTR_Init>
#endif
	PWM_DTC = 50;
 80024f8:	4b01      	ldr	r3, [pc, #4]	; (8002500 <main+0x38>)
 80024fa:	2232      	movs	r2, #50	; 0x32
 80024fc:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80024fe:	e7fe      	b.n	80024fe <main+0x36>
 8002500:	20003748 	.word	0x20003748

08002504 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b0aa      	sub	sp, #168	; 0xa8
 8002508:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800250a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800250e:	2234      	movs	r2, #52	; 0x34
 8002510:	2100      	movs	r1, #0
 8002512:	4618      	mov	r0, r3
 8002514:	f006 fae8 	bl	8008ae8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002518:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	60da      	str	r2, [r3, #12]
 8002526:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002528:	f107 0308 	add.w	r3, r7, #8
 800252c:	2258      	movs	r2, #88	; 0x58
 800252e:	2100      	movs	r1, #0
 8002530:	4618      	mov	r0, r3
 8002532:	f006 fad9 	bl	8008ae8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002536:	2300      	movs	r3, #0
 8002538:	607b      	str	r3, [r7, #4]
 800253a:	4b3a      	ldr	r3, [pc, #232]	; (8002624 <SystemClock_Config+0x120>)
 800253c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253e:	4a39      	ldr	r2, [pc, #228]	; (8002624 <SystemClock_Config+0x120>)
 8002540:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002544:	6413      	str	r3, [r2, #64]	; 0x40
 8002546:	4b37      	ldr	r3, [pc, #220]	; (8002624 <SystemClock_Config+0x120>)
 8002548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800254e:	607b      	str	r3, [r7, #4]
 8002550:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002552:	2300      	movs	r3, #0
 8002554:	603b      	str	r3, [r7, #0]
 8002556:	4b34      	ldr	r3, [pc, #208]	; (8002628 <SystemClock_Config+0x124>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a33      	ldr	r2, [pc, #204]	; (8002628 <SystemClock_Config+0x124>)
 800255c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002560:	6013      	str	r3, [r2, #0]
 8002562:	4b31      	ldr	r3, [pc, #196]	; (8002628 <SystemClock_Config+0x124>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800256a:	603b      	str	r3, [r7, #0]
 800256c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800256e:	2301      	movs	r3, #1
 8002570:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002572:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002576:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002578:	2302      	movs	r3, #2
 800257a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800257e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002582:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002586:	2308      	movs	r3, #8
 8002588:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLN = 400;
 800258c:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8002590:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002594:	2304      	movs	r3, #4
 8002596:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800259a:	2302      	movs	r3, #2
 800259c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLR = 2;
 80025a0:	2302      	movs	r3, #2
 80025a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025a6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80025aa:	4618      	mov	r0, r3
 80025ac:	f003 fbe0 	bl	8005d70 <HAL_RCC_OscConfig>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80025b6:	f000 fc2b 	bl	8002e10 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025ba:	230f      	movs	r3, #15
 80025bc:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025be:	2302      	movs	r3, #2
 80025c0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025c2:	2300      	movs	r3, #0
 80025c4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80025c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025ca:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025cc:	2300      	movs	r3, #0
 80025ce:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80025d0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80025d4:	2103      	movs	r1, #3
 80025d6:	4618      	mov	r0, r3
 80025d8:	f002 ff42 	bl	8005460 <HAL_RCC_ClockConfig>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 80025e2:	f000 fc15 	bl	8002e10 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80025e6:	2320      	movs	r3, #32
 80025e8:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 384;
 80025ea:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80025ee:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 8;
 80025f0:	2308      	movs	r3, #8
 80025f2:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80025f4:	2302      	movs	r3, #2
 80025f6:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLI2S.PLLI2SQ = 8;
 80025f8:	2308      	movs	r3, #8
 80025fa:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLI2SQ;
 80025fc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002600:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.PLLI2SSelection = RCC_PLLI2SCLKSOURCE_PLLSRC;
 8002602:	2300      	movs	r3, #0
 8002604:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002606:	f107 0308 	add.w	r3, r7, #8
 800260a:	4618      	mov	r0, r3
 800260c:	f003 f924 	bl	8005858 <HAL_RCCEx_PeriphCLKConfig>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <SystemClock_Config+0x116>
  {
    Error_Handler();
 8002616:	f000 fbfb 	bl	8002e10 <Error_Handler>
  }
}
 800261a:	bf00      	nop
 800261c:	37a8      	adds	r7, #168	; 0xa8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	40023800 	.word	0x40023800
 8002628:	40007000 	.word	0x40007000

0800262c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b08c      	sub	sp, #48	; 0x30
 8002630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002632:	f107 0320 	add.w	r3, r7, #32
 8002636:	2200      	movs	r2, #0
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	605a      	str	r2, [r3, #4]
 800263c:	609a      	str	r2, [r3, #8]
 800263e:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8002640:	463b      	mov	r3, r7
 8002642:	2220      	movs	r2, #32
 8002644:	2100      	movs	r1, #0
 8002646:	4618      	mov	r0, r3
 8002648:	f006 fa4e 	bl	8008ae8 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800264c:	4b4f      	ldr	r3, [pc, #316]	; (800278c <MX_ADC1_Init+0x160>)
 800264e:	4a50      	ldr	r2, [pc, #320]	; (8002790 <MX_ADC1_Init+0x164>)
 8002650:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002652:	4b4e      	ldr	r3, [pc, #312]	; (800278c <MX_ADC1_Init+0x160>)
 8002654:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002658:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800265a:	4b4c      	ldr	r3, [pc, #304]	; (800278c <MX_ADC1_Init+0x160>)
 800265c:	2200      	movs	r2, #0
 800265e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002660:	4b4a      	ldr	r3, [pc, #296]	; (800278c <MX_ADC1_Init+0x160>)
 8002662:	2201      	movs	r2, #1
 8002664:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002666:	4b49      	ldr	r3, [pc, #292]	; (800278c <MX_ADC1_Init+0x160>)
 8002668:	2201      	movs	r2, #1
 800266a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800266c:	4b47      	ldr	r3, [pc, #284]	; (800278c <MX_ADC1_Init+0x160>)
 800266e:	2200      	movs	r2, #0
 8002670:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002674:	4b45      	ldr	r3, [pc, #276]	; (800278c <MX_ADC1_Init+0x160>)
 8002676:	2200      	movs	r2, #0
 8002678:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800267a:	4b44      	ldr	r3, [pc, #272]	; (800278c <MX_ADC1_Init+0x160>)
 800267c:	4a45      	ldr	r2, [pc, #276]	; (8002794 <MX_ADC1_Init+0x168>)
 800267e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002680:	4b42      	ldr	r3, [pc, #264]	; (800278c <MX_ADC1_Init+0x160>)
 8002682:	2200      	movs	r2, #0
 8002684:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8002686:	4b41      	ldr	r3, [pc, #260]	; (800278c <MX_ADC1_Init+0x160>)
 8002688:	2202      	movs	r2, #2
 800268a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800268c:	4b3f      	ldr	r3, [pc, #252]	; (800278c <MX_ADC1_Init+0x160>)
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002694:	4b3d      	ldr	r3, [pc, #244]	; (800278c <MX_ADC1_Init+0x160>)
 8002696:	2200      	movs	r2, #0
 8002698:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800269a:	483c      	ldr	r0, [pc, #240]	; (800278c <MX_ADC1_Init+0x160>)
 800269c:	f001 f8c4 	bl	8003828 <HAL_ADC_Init>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 80026a6:	f000 fbb3 	bl	8002e10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80026aa:	2300      	movs	r3, #0
 80026ac:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 1;
 80026ae:	2301      	movs	r3, #1
 80026b0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80026b2:	2300      	movs	r3, #0
 80026b4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026b6:	f107 0320 	add.w	r3, r7, #32
 80026ba:	4619      	mov	r1, r3
 80026bc:	4833      	ldr	r0, [pc, #204]	; (800278c <MX_ADC1_Init+0x160>)
 80026be:	f001 fa55 	bl	8003b6c <HAL_ADC_ConfigChannel>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 80026c8:	f000 fba2 	bl	8002e10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80026cc:	2301      	movs	r3, #1
 80026ce:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 2;
 80026d0:	2302      	movs	r3, #2
 80026d2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026d4:	f107 0320 	add.w	r3, r7, #32
 80026d8:	4619      	mov	r1, r3
 80026da:	482c      	ldr	r0, [pc, #176]	; (800278c <MX_ADC1_Init+0x160>)
 80026dc:	f001 fa46 	bl	8003b6c <HAL_ADC_ConfigChannel>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 80026e6:	f000 fb93 	bl	8002e10 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 80026ea:	2302      	movs	r3, #2
 80026ec:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 1;
 80026ee:	2301      	movs	r3, #1
 80026f0:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 4;
 80026f2:	2304      	movs	r3, #4
 80026f4:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_112CYCLES;
 80026f6:	2305      	movs	r3, #5
 80026f8:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISING;
 80026fa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80026fe:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_TRGO;
 8002700:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002704:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8002706:	2300      	movs	r3, #0
 8002708:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800270a:	2300      	movs	r3, #0
 800270c:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 800270e:	2300      	movs	r3, #0
 8002710:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002712:	463b      	mov	r3, r7
 8002714:	4619      	mov	r1, r3
 8002716:	481d      	ldr	r0, [pc, #116]	; (800278c <MX_ADC1_Init+0x160>)
 8002718:	f001 fd6a 	bl	80041f0 <HAL_ADCEx_InjectedConfigChannel>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8002722:	f000 fb75 	bl	8002e10 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8002726:	2303      	movs	r3, #3
 8002728:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 2;
 800272a:	2302      	movs	r3, #2
 800272c:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800272e:	463b      	mov	r3, r7
 8002730:	4619      	mov	r1, r3
 8002732:	4816      	ldr	r0, [pc, #88]	; (800278c <MX_ADC1_Init+0x160>)
 8002734:	f001 fd5c 	bl	80041f0 <HAL_ADCEx_InjectedConfigChannel>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 800273e:	f000 fb67 	bl	8002e10 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8002742:	2304      	movs	r3, #4
 8002744:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 3;
 8002746:	2303      	movs	r3, #3
 8002748:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 800274a:	2300      	movs	r3, #0
 800274c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800274e:	463b      	mov	r3, r7
 8002750:	4619      	mov	r1, r3
 8002752:	480e      	ldr	r0, [pc, #56]	; (800278c <MX_ADC1_Init+0x160>)
 8002754:	f001 fd4c 	bl	80041f0 <HAL_ADCEx_InjectedConfigChannel>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 800275e:	f000 fb57 	bl	8002e10 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8002762:	2305      	movs	r3, #5
 8002764:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 4;
 8002766:	2304      	movs	r3, #4
 8002768:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800276a:	463b      	mov	r3, r7
 800276c:	4619      	mov	r1, r3
 800276e:	4807      	ldr	r0, [pc, #28]	; (800278c <MX_ADC1_Init+0x160>)
 8002770:	f001 fd3e 	bl	80041f0 <HAL_ADCEx_InjectedConfigChannel>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 800277a:	f000 fb49 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 800277e:	4803      	ldr	r0, [pc, #12]	; (800278c <MX_ADC1_Init+0x160>)
 8002780:	f001 fc22 	bl	8003fc8 <HAL_ADCEx_InjectedStart_IT>
  /* USER CODE END ADC1_Init 2 */

}
 8002784:	bf00      	nop
 8002786:	3730      	adds	r7, #48	; 0x30
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	20003608 	.word	0x20003608
 8002790:	40012000 	.word	0x40012000
 8002794:	0f000001 	.word	0x0f000001

08002798 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b096      	sub	sp, #88	; 0x58
 800279c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800279e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80027a2:	2200      	movs	r2, #0
 80027a4:	601a      	str	r2, [r3, #0]
 80027a6:	605a      	str	r2, [r3, #4]
 80027a8:	609a      	str	r2, [r3, #8]
 80027aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027ac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80027b0:	2200      	movs	r2, #0
 80027b2:	601a      	str	r2, [r3, #0]
 80027b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027ba:	2200      	movs	r2, #0
 80027bc:	601a      	str	r2, [r3, #0]
 80027be:	605a      	str	r2, [r3, #4]
 80027c0:	609a      	str	r2, [r3, #8]
 80027c2:	60da      	str	r2, [r3, #12]
 80027c4:	611a      	str	r2, [r3, #16]
 80027c6:	615a      	str	r2, [r3, #20]
 80027c8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80027ca:	1d3b      	adds	r3, r7, #4
 80027cc:	2220      	movs	r2, #32
 80027ce:	2100      	movs	r1, #0
 80027d0:	4618      	mov	r0, r3
 80027d2:	f006 f989 	bl	8008ae8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80027d6:	4b50      	ldr	r3, [pc, #320]	; (8002918 <MX_TIM1_Init+0x180>)
 80027d8:	4a50      	ldr	r2, [pc, #320]	; (800291c <MX_TIM1_Init+0x184>)
 80027da:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 80027dc:	4b4e      	ldr	r3, [pc, #312]	; (8002918 <MX_TIM1_Init+0x180>)
 80027de:	2201      	movs	r2, #1
 80027e0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 80027e2:	4b4d      	ldr	r3, [pc, #308]	; (8002918 <MX_TIM1_Init+0x180>)
 80027e4:	2240      	movs	r2, #64	; 0x40
 80027e6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 12499;
 80027e8:	4b4b      	ldr	r3, [pc, #300]	; (8002918 <MX_TIM1_Init+0x180>)
 80027ea:	f243 02d3 	movw	r2, #12499	; 0x30d3
 80027ee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027f0:	4b49      	ldr	r3, [pc, #292]	; (8002918 <MX_TIM1_Init+0x180>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 80027f6:	4b48      	ldr	r3, [pc, #288]	; (8002918 <MX_TIM1_Init+0x180>)
 80027f8:	2201      	movs	r2, #1
 80027fa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027fc:	4b46      	ldr	r3, [pc, #280]	; (8002918 <MX_TIM1_Init+0x180>)
 80027fe:	2200      	movs	r2, #0
 8002800:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002802:	4845      	ldr	r0, [pc, #276]	; (8002918 <MX_TIM1_Init+0x180>)
 8002804:	f003 fd38 	bl	8006278 <HAL_TIM_Base_Init>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d001      	beq.n	8002812 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800280e:	f000 faff 	bl	8002e10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002812:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002816:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002818:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800281c:	4619      	mov	r1, r3
 800281e:	483e      	ldr	r0, [pc, #248]	; (8002918 <MX_TIM1_Init+0x180>)
 8002820:	f004 fa70 	bl	8006d04 <HAL_TIM_ConfigClockSource>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800282a:	f000 faf1 	bl	8002e10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800282e:	483a      	ldr	r0, [pc, #232]	; (8002918 <MX_TIM1_Init+0x180>)
 8002830:	f003 fd71 	bl	8006316 <HAL_TIM_PWM_Init>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800283a:	f000 fae9 	bl	8002e10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800283e:	2320      	movs	r3, #32
 8002840:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002842:	2380      	movs	r3, #128	; 0x80
 8002844:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002846:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800284a:	4619      	mov	r1, r3
 800284c:	4832      	ldr	r0, [pc, #200]	; (8002918 <MX_TIM1_Init+0x180>)
 800284e:	f005 f859 	bl	8007904 <HAL_TIMEx_MasterConfigSynchronization>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002858:	f000 fada 	bl	8002e10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800285c:	2360      	movs	r3, #96	; 0x60
 800285e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002860:	2300      	movs	r3, #0
 8002862:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002864:	2300      	movs	r3, #0
 8002866:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002868:	2300      	movs	r3, #0
 800286a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800286c:	2300      	movs	r3, #0
 800286e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002870:	2300      	movs	r3, #0
 8002872:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002874:	2300      	movs	r3, #0
 8002876:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002878:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800287c:	2200      	movs	r2, #0
 800287e:	4619      	mov	r1, r3
 8002880:	4825      	ldr	r0, [pc, #148]	; (8002918 <MX_TIM1_Init+0x180>)
 8002882:	f004 f981 	bl	8006b88 <HAL_TIM_PWM_ConfigChannel>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800288c:	f000 fac0 	bl	8002e10 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002890:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002894:	2204      	movs	r2, #4
 8002896:	4619      	mov	r1, r3
 8002898:	481f      	ldr	r0, [pc, #124]	; (8002918 <MX_TIM1_Init+0x180>)
 800289a:	f004 f975 	bl	8006b88 <HAL_TIM_PWM_ConfigChannel>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80028a4:	f000 fab4 	bl	8002e10 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80028a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028ac:	2208      	movs	r2, #8
 80028ae:	4619      	mov	r1, r3
 80028b0:	4819      	ldr	r0, [pc, #100]	; (8002918 <MX_TIM1_Init+0x180>)
 80028b2:	f004 f969 	bl	8006b88 <HAL_TIM_PWM_ConfigChannel>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80028bc:	f000 faa8 	bl	8002e10 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80028c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028c4:	220c      	movs	r2, #12
 80028c6:	4619      	mov	r1, r3
 80028c8:	4813      	ldr	r0, [pc, #76]	; (8002918 <MX_TIM1_Init+0x180>)
 80028ca:	f004 f95d 	bl	8006b88 <HAL_TIM_PWM_ConfigChannel>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80028d4:	f000 fa9c 	bl	8002e10 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80028d8:	2300      	movs	r3, #0
 80028da:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80028dc:	2300      	movs	r3, #0
 80028de:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80028e0:	2300      	movs	r3, #0
 80028e2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80028e4:	2300      	movs	r3, #0
 80028e6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80028e8:	2300      	movs	r3, #0
 80028ea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80028ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028f0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80028f2:	2300      	movs	r3, #0
 80028f4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80028f6:	1d3b      	adds	r3, r7, #4
 80028f8:	4619      	mov	r1, r3
 80028fa:	4807      	ldr	r0, [pc, #28]	; (8002918 <MX_TIM1_Init+0x180>)
 80028fc:	f005 f87e 	bl	80079fc <HAL_TIMEx_ConfigBreakDeadTime>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8002906:	f000 fa83 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800290a:	4803      	ldr	r0, [pc, #12]	; (8002918 <MX_TIM1_Init+0x180>)
 800290c:	f000 fbc6 	bl	800309c <HAL_TIM_MspPostInit>

}
 8002910:	bf00      	nop
 8002912:	3758      	adds	r7, #88	; 0x58
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	200036b0 	.word	0x200036b0
 800291c:	40010000 	.word	0x40010000

08002920 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b090      	sub	sp, #64	; 0x40
 8002924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002926:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800292a:	2200      	movs	r2, #0
 800292c:	601a      	str	r2, [r3, #0]
 800292e:	605a      	str	r2, [r3, #4]
 8002930:	609a      	str	r2, [r3, #8]
 8002932:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002934:	f107 031c 	add.w	r3, r7, #28
 8002938:	2200      	movs	r2, #0
 800293a:	601a      	str	r2, [r3, #0]
 800293c:	605a      	str	r2, [r3, #4]
 800293e:	609a      	str	r2, [r3, #8]
 8002940:	60da      	str	r2, [r3, #12]
 8002942:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002944:	f107 030c 	add.w	r3, r7, #12
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	605a      	str	r2, [r3, #4]
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002952:	1d3b      	adds	r3, r7, #4
 8002954:	2200      	movs	r2, #0
 8002956:	601a      	str	r2, [r3, #0]
 8002958:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800295a:	4b42      	ldr	r3, [pc, #264]	; (8002a64 <MX_TIM2_Init+0x144>)
 800295c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002960:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8002962:	4b40      	ldr	r3, [pc, #256]	; (8002a64 <MX_TIM2_Init+0x144>)
 8002964:	2201      	movs	r2, #1
 8002966:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002968:	4b3e      	ldr	r3, [pc, #248]	; (8002a64 <MX_TIM2_Init+0x144>)
 800296a:	2200      	movs	r2, #0
 800296c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800296e:	4b3d      	ldr	r3, [pc, #244]	; (8002a64 <MX_TIM2_Init+0x144>)
 8002970:	f04f 32ff 	mov.w	r2, #4294967295
 8002974:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002976:	4b3b      	ldr	r3, [pc, #236]	; (8002a64 <MX_TIM2_Init+0x144>)
 8002978:	2200      	movs	r2, #0
 800297a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800297c:	4b39      	ldr	r3, [pc, #228]	; (8002a64 <MX_TIM2_Init+0x144>)
 800297e:	2200      	movs	r2, #0
 8002980:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002982:	4838      	ldr	r0, [pc, #224]	; (8002a64 <MX_TIM2_Init+0x144>)
 8002984:	f003 fc78 	bl	8006278 <HAL_TIM_Base_Init>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800298e:	f000 fa3f 	bl	8002e10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002992:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002996:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002998:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800299c:	4619      	mov	r1, r3
 800299e:	4831      	ldr	r0, [pc, #196]	; (8002a64 <MX_TIM2_Init+0x144>)
 80029a0:	f004 f9b0 	bl	8006d04 <HAL_TIM_ConfigClockSource>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80029aa:	f000 fa31 	bl	8002e10 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80029ae:	482d      	ldr	r0, [pc, #180]	; (8002a64 <MX_TIM2_Init+0x144>)
 80029b0:	f003 fdd2 	bl	8006558 <HAL_TIM_IC_Init>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80029ba:	f000 fa29 	bl	8002e10 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80029be:	2304      	movs	r3, #4
 80029c0:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80029c2:	2350      	movs	r3, #80	; 0x50
 80029c4:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80029c6:	2300      	movs	r3, #0
 80029c8:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80029ca:	2300      	movs	r3, #0
 80029cc:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 13;
 80029ce:	230d      	movs	r3, #13
 80029d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80029d2:	f107 031c 	add.w	r3, r7, #28
 80029d6:	4619      	mov	r1, r3
 80029d8:	4822      	ldr	r0, [pc, #136]	; (8002a64 <MX_TIM2_Init+0x144>)
 80029da:	f004 fa57 	bl	8006e8c <HAL_TIM_SlaveConfigSynchro>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <MX_TIM2_Init+0xc8>
  {
    Error_Handler();
 80029e4:	f000 fa14 	bl	8002e10 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80029e8:	2300      	movs	r3, #0
 80029ea:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80029ec:	2301      	movs	r3, #1
 80029ee:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80029f0:	2300      	movs	r3, #0
 80029f2:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 13;
 80029f4:	230d      	movs	r3, #13
 80029f6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80029f8:	f107 030c 	add.w	r3, r7, #12
 80029fc:	2200      	movs	r2, #0
 80029fe:	4619      	mov	r1, r3
 8002a00:	4818      	ldr	r0, [pc, #96]	; (8002a64 <MX_TIM2_Init+0x144>)
 8002a02:	f004 f82d 	bl	8006a60 <HAL_TIM_IC_ConfigChannel>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8002a0c:	f000 fa00 	bl	8002e10 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002a10:	2302      	movs	r3, #2
 8002a12:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002a14:	2302      	movs	r3, #2
 8002a16:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002a18:	f107 030c 	add.w	r3, r7, #12
 8002a1c:	2204      	movs	r2, #4
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4810      	ldr	r0, [pc, #64]	; (8002a64 <MX_TIM2_Init+0x144>)
 8002a22:	f004 f81d 	bl	8006a60 <HAL_TIM_IC_ConfigChannel>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 8002a2c:	f000 f9f0 	bl	8002e10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a30:	2300      	movs	r3, #0
 8002a32:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a34:	2300      	movs	r3, #0
 8002a36:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002a38:	1d3b      	adds	r3, r7, #4
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	4809      	ldr	r0, [pc, #36]	; (8002a64 <MX_TIM2_Init+0x144>)
 8002a3e:	f004 ff61 	bl	8007904 <HAL_TIMEx_MasterConfigSynchronization>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d001      	beq.n	8002a4c <MX_TIM2_Init+0x12c>
  {
    Error_Handler();
 8002a48:	f000 f9e2 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	4805      	ldr	r0, [pc, #20]	; (8002a64 <MX_TIM2_Init+0x144>)
 8002a50:	f003 fddc 	bl	800660c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_2);
 8002a54:	2104      	movs	r1, #4
 8002a56:	4803      	ldr	r0, [pc, #12]	; (8002a64 <MX_TIM2_Init+0x144>)
 8002a58:	f003 fdd8 	bl	800660c <HAL_TIM_IC_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 8002a5c:	bf00      	nop
 8002a5e:	3740      	adds	r7, #64	; 0x40
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	200036f8 	.word	0x200036f8

08002a68 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b090      	sub	sp, #64	; 0x40
 8002a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a6e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a72:	2200      	movs	r2, #0
 8002a74:	601a      	str	r2, [r3, #0]
 8002a76:	605a      	str	r2, [r3, #4]
 8002a78:	609a      	str	r2, [r3, #8]
 8002a7a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002a7c:	f107 031c 	add.w	r3, r7, #28
 8002a80:	2200      	movs	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	605a      	str	r2, [r3, #4]
 8002a86:	609a      	str	r2, [r3, #8]
 8002a88:	60da      	str	r2, [r3, #12]
 8002a8a:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002a8c:	f107 030c 	add.w	r3, r7, #12
 8002a90:	2200      	movs	r2, #0
 8002a92:	601a      	str	r2, [r3, #0]
 8002a94:	605a      	str	r2, [r3, #4]
 8002a96:	609a      	str	r2, [r3, #8]
 8002a98:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a9a:	1d3b      	adds	r3, r7, #4
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]
 8002aa0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002aa2:	4b3e      	ldr	r3, [pc, #248]	; (8002b9c <MX_TIM3_Init+0x134>)
 8002aa4:	4a3e      	ldr	r2, [pc, #248]	; (8002ba0 <MX_TIM3_Init+0x138>)
 8002aa6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8002aa8:	4b3c      	ldr	r3, [pc, #240]	; (8002b9c <MX_TIM3_Init+0x134>)
 8002aaa:	2201      	movs	r2, #1
 8002aac:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002aae:	4b3b      	ldr	r3, [pc, #236]	; (8002b9c <MX_TIM3_Init+0x134>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002ab4:	4b39      	ldr	r3, [pc, #228]	; (8002b9c <MX_TIM3_Init+0x134>)
 8002ab6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002aba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002abc:	4b37      	ldr	r3, [pc, #220]	; (8002b9c <MX_TIM3_Init+0x134>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ac2:	4b36      	ldr	r3, [pc, #216]	; (8002b9c <MX_TIM3_Init+0x134>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002ac8:	4834      	ldr	r0, [pc, #208]	; (8002b9c <MX_TIM3_Init+0x134>)
 8002aca:	f003 fbd5 	bl	8006278 <HAL_TIM_Base_Init>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002ad4:	f000 f99c 	bl	8002e10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ad8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002adc:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002ade:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	482d      	ldr	r0, [pc, #180]	; (8002b9c <MX_TIM3_Init+0x134>)
 8002ae6:	f004 f90d 	bl	8006d04 <HAL_TIM_ConfigClockSource>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002af0:	f000 f98e 	bl	8002e10 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002af4:	4829      	ldr	r0, [pc, #164]	; (8002b9c <MX_TIM3_Init+0x134>)
 8002af6:	f003 fd2f 	bl	8006558 <HAL_TIM_IC_Init>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002b00:	f000 f986 	bl	8002e10 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002b04:	2304      	movs	r3, #4
 8002b06:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8002b08:	2350      	movs	r3, #80	; 0x50
 8002b0a:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8002b10:	2300      	movs	r3, #0
 8002b12:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8002b14:	2300      	movs	r3, #0
 8002b16:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8002b18:	f107 031c 	add.w	r3, r7, #28
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	481f      	ldr	r0, [pc, #124]	; (8002b9c <MX_TIM3_Init+0x134>)
 8002b20:	f004 f9b4 	bl	8006e8c <HAL_TIM_SlaveConfigSynchro>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 8002b2a:	f000 f971 	bl	8002e10 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002b32:	2301      	movs	r3, #1
 8002b34:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002b3e:	f107 030c 	add.w	r3, r7, #12
 8002b42:	2200      	movs	r2, #0
 8002b44:	4619      	mov	r1, r3
 8002b46:	4815      	ldr	r0, [pc, #84]	; (8002b9c <MX_TIM3_Init+0x134>)
 8002b48:	f003 ff8a 	bl	8006a60 <HAL_TIM_IC_ConfigChannel>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8002b52:	f000 f95d 	bl	8002e10 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002b56:	2302      	movs	r3, #2
 8002b58:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002b5e:	f107 030c 	add.w	r3, r7, #12
 8002b62:	2204      	movs	r2, #4
 8002b64:	4619      	mov	r1, r3
 8002b66:	480d      	ldr	r0, [pc, #52]	; (8002b9c <MX_TIM3_Init+0x134>)
 8002b68:	f003 ff7a 	bl	8006a60 <HAL_TIM_IC_ConfigChannel>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <MX_TIM3_Init+0x10e>
  {
    Error_Handler();
 8002b72:	f000 f94d 	bl	8002e10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b76:	2300      	movs	r3, #0
 8002b78:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b7e:	1d3b      	adds	r3, r7, #4
 8002b80:	4619      	mov	r1, r3
 8002b82:	4806      	ldr	r0, [pc, #24]	; (8002b9c <MX_TIM3_Init+0x134>)
 8002b84:	f004 febe 	bl	8007904 <HAL_TIMEx_MasterConfigSynchronization>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <MX_TIM3_Init+0x12a>
  {
    Error_Handler();
 8002b8e:	f000 f93f 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002b92:	bf00      	nop
 8002b94:	3740      	adds	r7, #64	; 0x40
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	200035c0 	.word	0x200035c0
 8002ba0:	40000400 	.word	0x40000400

08002ba4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002ba8:	4b11      	ldr	r3, [pc, #68]	; (8002bf0 <MX_USART3_UART_Init+0x4c>)
 8002baa:	4a12      	ldr	r2, [pc, #72]	; (8002bf4 <MX_USART3_UART_Init+0x50>)
 8002bac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002bae:	4b10      	ldr	r3, [pc, #64]	; (8002bf0 <MX_USART3_UART_Init+0x4c>)
 8002bb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002bb4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002bb6:	4b0e      	ldr	r3, [pc, #56]	; (8002bf0 <MX_USART3_UART_Init+0x4c>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002bbc:	4b0c      	ldr	r3, [pc, #48]	; (8002bf0 <MX_USART3_UART_Init+0x4c>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002bc2:	4b0b      	ldr	r3, [pc, #44]	; (8002bf0 <MX_USART3_UART_Init+0x4c>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002bc8:	4b09      	ldr	r3, [pc, #36]	; (8002bf0 <MX_USART3_UART_Init+0x4c>)
 8002bca:	220c      	movs	r2, #12
 8002bcc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bce:	4b08      	ldr	r3, [pc, #32]	; (8002bf0 <MX_USART3_UART_Init+0x4c>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bd4:	4b06      	ldr	r3, [pc, #24]	; (8002bf0 <MX_USART3_UART_Init+0x4c>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002bda:	4805      	ldr	r0, [pc, #20]	; (8002bf0 <MX_USART3_UART_Init+0x4c>)
 8002bdc:	f004 ff74 	bl	8007ac8 <HAL_UART_Init>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002be6:	f000 f913 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002bea:	bf00      	nop
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	20003174 	.word	0x20003174
 8002bf4:	40004800 	.word	0x40004800

08002bf8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002bfc:	4b15      	ldr	r3, [pc, #84]	; (8002c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002bfe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002c02:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002c04:	4b13      	ldr	r3, [pc, #76]	; (8002c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002c06:	2206      	movs	r2, #6
 8002c08:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002c0a:	4b12      	ldr	r3, [pc, #72]	; (8002c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002c0c:	2202      	movs	r2, #2
 8002c0e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002c10:	4b10      	ldr	r3, [pc, #64]	; (8002c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002c16:	4b0f      	ldr	r3, [pc, #60]	; (8002c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002c18:	2202      	movs	r2, #2
 8002c1a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8002c1c:	4b0d      	ldr	r3, [pc, #52]	; (8002c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002c22:	4b0c      	ldr	r3, [pc, #48]	; (8002c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002c28:	4b0a      	ldr	r3, [pc, #40]	; (8002c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8002c2e:	4b09      	ldr	r3, [pc, #36]	; (8002c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002c30:	2201      	movs	r2, #1
 8002c32:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002c34:	4b07      	ldr	r3, [pc, #28]	; (8002c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002c36:	2201      	movs	r2, #1
 8002c38:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002c3a:	4b06      	ldr	r3, [pc, #24]	; (8002c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002c40:	4804      	ldr	r0, [pc, #16]	; (8002c54 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002c42:	f002 fac4 	bl	80051ce <HAL_PCD_Init>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d001      	beq.n	8002c50 <MX_USB_OTG_FS_PCD_Init+0x58>
  {
    Error_Handler();
 8002c4c:	f000 f8e0 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002c50:	bf00      	nop
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	200031b8 	.word	0x200031b8

08002c58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002c5e:	2300      	movs	r3, #0
 8002c60:	607b      	str	r3, [r7, #4]
 8002c62:	4b0c      	ldr	r3, [pc, #48]	; (8002c94 <MX_DMA_Init+0x3c>)
 8002c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c66:	4a0b      	ldr	r2, [pc, #44]	; (8002c94 <MX_DMA_Init+0x3c>)
 8002c68:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c6e:	4b09      	ldr	r3, [pc, #36]	; (8002c94 <MX_DMA_Init+0x3c>)
 8002c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c76:	607b      	str	r3, [r7, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	2100      	movs	r1, #0
 8002c7e:	2038      	movs	r0, #56	; 0x38
 8002c80:	f001 fd2b 	bl	80046da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002c84:	2038      	movs	r0, #56	; 0x38
 8002c86:	f001 fd44 	bl	8004712 <HAL_NVIC_EnableIRQ>

}
 8002c8a:	bf00      	nop
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	40023800 	.word	0x40023800

08002c98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b08c      	sub	sp, #48	; 0x30
 8002c9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c9e:	f107 031c 	add.w	r3, r7, #28
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	601a      	str	r2, [r3, #0]
 8002ca6:	605a      	str	r2, [r3, #4]
 8002ca8:	609a      	str	r2, [r3, #8]
 8002caa:	60da      	str	r2, [r3, #12]
 8002cac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	61bb      	str	r3, [r7, #24]
 8002cb2:	4b52      	ldr	r3, [pc, #328]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb6:	4a51      	ldr	r2, [pc, #324]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002cb8:	f043 0304 	orr.w	r3, r3, #4
 8002cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002cbe:	4b4f      	ldr	r3, [pc, #316]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc2:	f003 0304 	and.w	r3, r3, #4
 8002cc6:	61bb      	str	r3, [r7, #24]
 8002cc8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002cca:	2300      	movs	r3, #0
 8002ccc:	617b      	str	r3, [r7, #20]
 8002cce:	4b4b      	ldr	r3, [pc, #300]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd2:	4a4a      	ldr	r2, [pc, #296]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002cd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cda:	4b48      	ldr	r3, [pc, #288]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ce2:	617b      	str	r3, [r7, #20]
 8002ce4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	613b      	str	r3, [r7, #16]
 8002cea:	4b44      	ldr	r3, [pc, #272]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cee:	4a43      	ldr	r2, [pc, #268]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002cf0:	f043 0301 	orr.w	r3, r3, #1
 8002cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8002cf6:	4b41      	ldr	r3, [pc, #260]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	613b      	str	r3, [r7, #16]
 8002d00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	60fb      	str	r3, [r7, #12]
 8002d06:	4b3d      	ldr	r3, [pc, #244]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0a:	4a3c      	ldr	r2, [pc, #240]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002d0c:	f043 0302 	orr.w	r3, r3, #2
 8002d10:	6313      	str	r3, [r2, #48]	; 0x30
 8002d12:	4b3a      	ldr	r3, [pc, #232]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d1e:	2300      	movs	r3, #0
 8002d20:	60bb      	str	r3, [r7, #8]
 8002d22:	4b36      	ldr	r3, [pc, #216]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d26:	4a35      	ldr	r2, [pc, #212]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002d28:	f043 0310 	orr.w	r3, r3, #16
 8002d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d2e:	4b33      	ldr	r3, [pc, #204]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d32:	f003 0310 	and.w	r3, r3, #16
 8002d36:	60bb      	str	r3, [r7, #8]
 8002d38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	607b      	str	r3, [r7, #4]
 8002d3e:	4b2f      	ldr	r3, [pc, #188]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d42:	4a2e      	ldr	r2, [pc, #184]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002d44:	f043 0308 	orr.w	r3, r3, #8
 8002d48:	6313      	str	r3, [r2, #48]	; 0x30
 8002d4a:	4b2c      	ldr	r3, [pc, #176]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4e:	f003 0308 	and.w	r3, r3, #8
 8002d52:	607b      	str	r3, [r7, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002d56:	2300      	movs	r3, #0
 8002d58:	603b      	str	r3, [r7, #0]
 8002d5a:	4b28      	ldr	r3, [pc, #160]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5e:	4a27      	ldr	r2, [pc, #156]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002d60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d64:	6313      	str	r3, [r2, #48]	; 0x30
 8002d66:	4b25      	ldr	r3, [pc, #148]	; (8002dfc <MX_GPIO_Init+0x164>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d6e:	603b      	str	r3, [r7, #0]
 8002d70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002d72:	2200      	movs	r2, #0
 8002d74:	f244 0181 	movw	r1, #16513	; 0x4081
 8002d78:	4821      	ldr	r0, [pc, #132]	; (8002e00 <MX_GPIO_Init+0x168>)
 8002d7a:	f002 f9f5 	bl	8005168 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8002d7e:	2200      	movs	r2, #0
 8002d80:	2140      	movs	r1, #64	; 0x40
 8002d82:	4820      	ldr	r0, [pc, #128]	; (8002e04 <MX_GPIO_Init+0x16c>)
 8002d84:	f002 f9f0 	bl	8005168 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002d88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d8e:	4b1e      	ldr	r3, [pc, #120]	; (8002e08 <MX_GPIO_Init+0x170>)
 8002d90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d92:	2300      	movs	r3, #0
 8002d94:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002d96:	f107 031c 	add.w	r3, r7, #28
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	481b      	ldr	r0, [pc, #108]	; (8002e0c <MX_GPIO_Init+0x174>)
 8002d9e:	f002 f84f 	bl	8004e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002da2:	f244 0381 	movw	r3, #16513	; 0x4081
 8002da6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002da8:	2301      	movs	r3, #1
 8002daa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dac:	2300      	movs	r3, #0
 8002dae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db0:	2300      	movs	r3, #0
 8002db2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002db4:	f107 031c 	add.w	r3, r7, #28
 8002db8:	4619      	mov	r1, r3
 8002dba:	4811      	ldr	r0, [pc, #68]	; (8002e00 <MX_GPIO_Init+0x168>)
 8002dbc:	f002 f840 	bl	8004e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002dc0:	2340      	movs	r3, #64	; 0x40
 8002dc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002dd0:	f107 031c 	add.w	r3, r7, #28
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	480b      	ldr	r0, [pc, #44]	; (8002e04 <MX_GPIO_Init+0x16c>)
 8002dd8:	f002 f832 	bl	8004e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002ddc:	2380      	movs	r3, #128	; 0x80
 8002dde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002de0:	2300      	movs	r3, #0
 8002de2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de4:	2300      	movs	r3, #0
 8002de6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002de8:	f107 031c 	add.w	r3, r7, #28
 8002dec:	4619      	mov	r1, r3
 8002dee:	4805      	ldr	r0, [pc, #20]	; (8002e04 <MX_GPIO_Init+0x16c>)
 8002df0:	f002 f826 	bl	8004e40 <HAL_GPIO_Init>

}
 8002df4:	bf00      	nop
 8002df6:	3730      	adds	r7, #48	; 0x30
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	40023800 	.word	0x40023800
 8002e00:	40020400 	.word	0x40020400
 8002e04:	40021800 	.word	0x40021800
 8002e08:	10110000 	.word	0x10110000
 8002e0c:	40020800 	.word	0x40020800

08002e10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e14:	b672      	cpsid	i
}
 8002e16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e18:	e7fe      	b.n	8002e18 <Error_Handler+0x8>
	...

08002e1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	607b      	str	r3, [r7, #4]
 8002e26:	4b10      	ldr	r3, [pc, #64]	; (8002e68 <HAL_MspInit+0x4c>)
 8002e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e2a:	4a0f      	ldr	r2, [pc, #60]	; (8002e68 <HAL_MspInit+0x4c>)
 8002e2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e30:	6453      	str	r3, [r2, #68]	; 0x44
 8002e32:	4b0d      	ldr	r3, [pc, #52]	; (8002e68 <HAL_MspInit+0x4c>)
 8002e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e3a:	607b      	str	r3, [r7, #4]
 8002e3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e3e:	2300      	movs	r3, #0
 8002e40:	603b      	str	r3, [r7, #0]
 8002e42:	4b09      	ldr	r3, [pc, #36]	; (8002e68 <HAL_MspInit+0x4c>)
 8002e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e46:	4a08      	ldr	r2, [pc, #32]	; (8002e68 <HAL_MspInit+0x4c>)
 8002e48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e4c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e4e:	4b06      	ldr	r3, [pc, #24]	; (8002e68 <HAL_MspInit+0x4c>)
 8002e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e56:	603b      	str	r3, [r7, #0]
 8002e58:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8002e5a:	2005      	movs	r0, #5
 8002e5c:	f001 fc32 	bl	80046c4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e60:	bf00      	nop
 8002e62:	3708      	adds	r7, #8
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	40023800 	.word	0x40023800

08002e6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b08a      	sub	sp, #40	; 0x28
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e74:	f107 0314 	add.w	r3, r7, #20
 8002e78:	2200      	movs	r2, #0
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	605a      	str	r2, [r3, #4]
 8002e7e:	609a      	str	r2, [r3, #8]
 8002e80:	60da      	str	r2, [r3, #12]
 8002e82:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a33      	ldr	r2, [pc, #204]	; (8002f58 <HAL_ADC_MspInit+0xec>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d15f      	bne.n	8002f4e <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e8e:	2300      	movs	r3, #0
 8002e90:	613b      	str	r3, [r7, #16]
 8002e92:	4b32      	ldr	r3, [pc, #200]	; (8002f5c <HAL_ADC_MspInit+0xf0>)
 8002e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e96:	4a31      	ldr	r2, [pc, #196]	; (8002f5c <HAL_ADC_MspInit+0xf0>)
 8002e98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e9c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e9e:	4b2f      	ldr	r3, [pc, #188]	; (8002f5c <HAL_ADC_MspInit+0xf0>)
 8002ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea6:	613b      	str	r3, [r7, #16]
 8002ea8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eaa:	2300      	movs	r3, #0
 8002eac:	60fb      	str	r3, [r7, #12]
 8002eae:	4b2b      	ldr	r3, [pc, #172]	; (8002f5c <HAL_ADC_MspInit+0xf0>)
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb2:	4a2a      	ldr	r2, [pc, #168]	; (8002f5c <HAL_ADC_MspInit+0xf0>)
 8002eb4:	f043 0301 	orr.w	r3, r3, #1
 8002eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eba:	4b28      	ldr	r3, [pc, #160]	; (8002f5c <HAL_ADC_MspInit+0xf0>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	60fb      	str	r3, [r7, #12]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = AdcDcLink1_Pin_Pin|AdcDcLink2_Pin_Pin|AdcM1Current_Pin_Pin|AdcM2Current_Pin_Pin
 8002ec6:	233f      	movs	r3, #63	; 0x3f
 8002ec8:	617b      	str	r3, [r7, #20]
                          |AdcM3Current_Pin_Pin|AdcM4Current_Pin_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ed2:	f107 0314 	add.w	r3, r7, #20
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	4821      	ldr	r0, [pc, #132]	; (8002f60 <HAL_ADC_MspInit+0xf4>)
 8002eda:	f001 ffb1 	bl	8004e40 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002ede:	4b21      	ldr	r3, [pc, #132]	; (8002f64 <HAL_ADC_MspInit+0xf8>)
 8002ee0:	4a21      	ldr	r2, [pc, #132]	; (8002f68 <HAL_ADC_MspInit+0xfc>)
 8002ee2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002ee4:	4b1f      	ldr	r3, [pc, #124]	; (8002f64 <HAL_ADC_MspInit+0xf8>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002eea:	4b1e      	ldr	r3, [pc, #120]	; (8002f64 <HAL_ADC_MspInit+0xf8>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ef0:	4b1c      	ldr	r3, [pc, #112]	; (8002f64 <HAL_ADC_MspInit+0xf8>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002ef6:	4b1b      	ldr	r3, [pc, #108]	; (8002f64 <HAL_ADC_MspInit+0xf8>)
 8002ef8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002efc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002efe:	4b19      	ldr	r3, [pc, #100]	; (8002f64 <HAL_ADC_MspInit+0xf8>)
 8002f00:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f04:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002f06:	4b17      	ldr	r3, [pc, #92]	; (8002f64 <HAL_ADC_MspInit+0xf8>)
 8002f08:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f0c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002f0e:	4b15      	ldr	r3, [pc, #84]	; (8002f64 <HAL_ADC_MspInit+0xf8>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002f14:	4b13      	ldr	r3, [pc, #76]	; (8002f64 <HAL_ADC_MspInit+0xf8>)
 8002f16:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002f1a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f1c:	4b11      	ldr	r3, [pc, #68]	; (8002f64 <HAL_ADC_MspInit+0xf8>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002f22:	4810      	ldr	r0, [pc, #64]	; (8002f64 <HAL_ADC_MspInit+0xf8>)
 8002f24:	f001 fc10 	bl	8004748 <HAL_DMA_Init>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002f2e:	f7ff ff6f 	bl	8002e10 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a0b      	ldr	r2, [pc, #44]	; (8002f64 <HAL_ADC_MspInit+0xf8>)
 8002f36:	639a      	str	r2, [r3, #56]	; 0x38
 8002f38:	4a0a      	ldr	r2, [pc, #40]	; (8002f64 <HAL_ADC_MspInit+0xf8>)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002f3e:	2200      	movs	r2, #0
 8002f40:	2100      	movs	r1, #0
 8002f42:	2012      	movs	r0, #18
 8002f44:	f001 fbc9 	bl	80046da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002f48:	2012      	movs	r0, #18
 8002f4a:	f001 fbe2 	bl	8004712 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002f4e:	bf00      	nop
 8002f50:	3728      	adds	r7, #40	; 0x28
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	40012000 	.word	0x40012000
 8002f5c:	40023800 	.word	0x40023800
 8002f60:	40020000 	.word	0x40020000
 8002f64:	20003650 	.word	0x20003650
 8002f68:	40026410 	.word	0x40026410

08002f6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b08c      	sub	sp, #48	; 0x30
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f74:	f107 031c 	add.w	r3, r7, #28
 8002f78:	2200      	movs	r2, #0
 8002f7a:	601a      	str	r2, [r3, #0]
 8002f7c:	605a      	str	r2, [r3, #4]
 8002f7e:	609a      	str	r2, [r3, #8]
 8002f80:	60da      	str	r2, [r3, #12]
 8002f82:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a40      	ldr	r2, [pc, #256]	; (800308c <HAL_TIM_Base_MspInit+0x120>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d10e      	bne.n	8002fac <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f8e:	2300      	movs	r3, #0
 8002f90:	61bb      	str	r3, [r7, #24]
 8002f92:	4b3f      	ldr	r3, [pc, #252]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 8002f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f96:	4a3e      	ldr	r2, [pc, #248]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	6453      	str	r3, [r2, #68]	; 0x44
 8002f9e:	4b3c      	ldr	r3, [pc, #240]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 8002fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	61bb      	str	r3, [r7, #24]
 8002fa8:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002faa:	e06b      	b.n	8003084 <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM2)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fb4:	d135      	bne.n	8003022 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	617b      	str	r3, [r7, #20]
 8002fba:	4b35      	ldr	r3, [pc, #212]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbe:	4a34      	ldr	r2, [pc, #208]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 8002fc0:	f043 0301 	orr.w	r3, r3, #1
 8002fc4:	6413      	str	r3, [r2, #64]	; 0x40
 8002fc6:	4b32      	ldr	r3, [pc, #200]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	617b      	str	r3, [r7, #20]
 8002fd0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	613b      	str	r3, [r7, #16]
 8002fd6:	4b2e      	ldr	r3, [pc, #184]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fda:	4a2d      	ldr	r2, [pc, #180]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 8002fdc:	f043 0301 	orr.w	r3, r3, #1
 8002fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8002fe2:	4b2b      	ldr	r3, [pc, #172]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 8002fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	613b      	str	r3, [r7, #16]
 8002fec:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PwmInputM1_Pin_Pin;
 8002fee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ff2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ff4:	2302      	movs	r3, #2
 8002ff6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003000:	2301      	movs	r3, #1
 8003002:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PwmInputM1_Pin_GPIO_Port, &GPIO_InitStruct);
 8003004:	f107 031c 	add.w	r3, r7, #28
 8003008:	4619      	mov	r1, r3
 800300a:	4822      	ldr	r0, [pc, #136]	; (8003094 <HAL_TIM_Base_MspInit+0x128>)
 800300c:	f001 ff18 	bl	8004e40 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 1);
 8003010:	2201      	movs	r2, #1
 8003012:	2100      	movs	r1, #0
 8003014:	201c      	movs	r0, #28
 8003016:	f001 fb60 	bl	80046da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800301a:	201c      	movs	r0, #28
 800301c:	f001 fb79 	bl	8004712 <HAL_NVIC_EnableIRQ>
}
 8003020:	e030      	b.n	8003084 <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM3)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a1c      	ldr	r2, [pc, #112]	; (8003098 <HAL_TIM_Base_MspInit+0x12c>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d12b      	bne.n	8003084 <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800302c:	2300      	movs	r3, #0
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	4b17      	ldr	r3, [pc, #92]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 8003032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003034:	4a16      	ldr	r2, [pc, #88]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 8003036:	f043 0302 	orr.w	r3, r3, #2
 800303a:	6413      	str	r3, [r2, #64]	; 0x40
 800303c:	4b14      	ldr	r3, [pc, #80]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 800303e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	60fb      	str	r3, [r7, #12]
 8003046:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003048:	2300      	movs	r3, #0
 800304a:	60bb      	str	r3, [r7, #8]
 800304c:	4b10      	ldr	r3, [pc, #64]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 800304e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003050:	4a0f      	ldr	r2, [pc, #60]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 8003052:	f043 0301 	orr.w	r3, r3, #1
 8003056:	6313      	str	r3, [r2, #48]	; 0x30
 8003058:	4b0d      	ldr	r3, [pc, #52]	; (8003090 <HAL_TIM_Base_MspInit+0x124>)
 800305a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	60bb      	str	r3, [r7, #8]
 8003062:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PwmInputM2_Pin_Pin;
 8003064:	2340      	movs	r3, #64	; 0x40
 8003066:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003068:	2302      	movs	r3, #2
 800306a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306c:	2300      	movs	r3, #0
 800306e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003070:	2300      	movs	r3, #0
 8003072:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003074:	2302      	movs	r3, #2
 8003076:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PwmInputM2_Pin_GPIO_Port, &GPIO_InitStruct);
 8003078:	f107 031c 	add.w	r3, r7, #28
 800307c:	4619      	mov	r1, r3
 800307e:	4805      	ldr	r0, [pc, #20]	; (8003094 <HAL_TIM_Base_MspInit+0x128>)
 8003080:	f001 fede 	bl	8004e40 <HAL_GPIO_Init>
}
 8003084:	bf00      	nop
 8003086:	3730      	adds	r7, #48	; 0x30
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	40010000 	.word	0x40010000
 8003090:	40023800 	.word	0x40023800
 8003094:	40020000 	.word	0x40020000
 8003098:	40000400 	.word	0x40000400

0800309c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b088      	sub	sp, #32
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a4:	f107 030c 	add.w	r3, r7, #12
 80030a8:	2200      	movs	r2, #0
 80030aa:	601a      	str	r2, [r3, #0]
 80030ac:	605a      	str	r2, [r3, #4]
 80030ae:	609a      	str	r2, [r3, #8]
 80030b0:	60da      	str	r2, [r3, #12]
 80030b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a1a      	ldr	r2, [pc, #104]	; (8003124 <HAL_TIM_MspPostInit+0x88>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d12e      	bne.n	800311c <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80030be:	2300      	movs	r3, #0
 80030c0:	60bb      	str	r3, [r7, #8]
 80030c2:	4b19      	ldr	r3, [pc, #100]	; (8003128 <HAL_TIM_MspPostInit+0x8c>)
 80030c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c6:	4a18      	ldr	r2, [pc, #96]	; (8003128 <HAL_TIM_MspPostInit+0x8c>)
 80030c8:	f043 0310 	orr.w	r3, r3, #16
 80030cc:	6313      	str	r3, [r2, #48]	; 0x30
 80030ce:	4b16      	ldr	r3, [pc, #88]	; (8003128 <HAL_TIM_MspPostInit+0x8c>)
 80030d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d2:	f003 0310 	and.w	r3, r3, #16
 80030d6:	60bb      	str	r3, [r7, #8]
 80030d8:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = PwmOutput1M1_Pin_Pin|PwmOutput2M1_Pin_Pin|PwmOutput1M2_Pin_Pin|PwmOutput2M2_Pin_Pin;
 80030da:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 80030de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e0:	2302      	movs	r3, #2
 80030e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e4:	2300      	movs	r3, #0
 80030e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e8:	2300      	movs	r3, #0
 80030ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80030ec:	2301      	movs	r3, #1
 80030ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030f0:	f107 030c 	add.w	r3, r7, #12
 80030f4:	4619      	mov	r1, r3
 80030f6:	480d      	ldr	r0, [pc, #52]	; (800312c <HAL_TIM_MspPostInit+0x90>)
 80030f8:	f001 fea2 	bl	8004e40 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */
    HAL_TIM_PWM_Start(htim,TIM_CHANNEL_1);
 80030fc:	2100      	movs	r1, #0
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f003 f962 	bl	80063c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim,TIM_CHANNEL_2);
 8003104:	2104      	movs	r1, #4
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f003 f95e 	bl	80063c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim,TIM_CHANNEL_3);
 800310c:	2108      	movs	r1, #8
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f003 f95a 	bl	80063c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim,TIM_CHANNEL_4);
 8003114:	210c      	movs	r1, #12
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f003 f956 	bl	80063c8 <HAL_TIM_PWM_Start>
  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800311c:	bf00      	nop
 800311e:	3720      	adds	r7, #32
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	40010000 	.word	0x40010000
 8003128:	40023800 	.word	0x40023800
 800312c:	40021000 	.word	0x40021000

08003130 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b08a      	sub	sp, #40	; 0x28
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003138:	f107 0314 	add.w	r3, r7, #20
 800313c:	2200      	movs	r2, #0
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	605a      	str	r2, [r3, #4]
 8003142:	609a      	str	r2, [r3, #8]
 8003144:	60da      	str	r2, [r3, #12]
 8003146:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a1d      	ldr	r2, [pc, #116]	; (80031c4 <HAL_UART_MspInit+0x94>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d134      	bne.n	80031bc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003152:	2300      	movs	r3, #0
 8003154:	613b      	str	r3, [r7, #16]
 8003156:	4b1c      	ldr	r3, [pc, #112]	; (80031c8 <HAL_UART_MspInit+0x98>)
 8003158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315a:	4a1b      	ldr	r2, [pc, #108]	; (80031c8 <HAL_UART_MspInit+0x98>)
 800315c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003160:	6413      	str	r3, [r2, #64]	; 0x40
 8003162:	4b19      	ldr	r3, [pc, #100]	; (80031c8 <HAL_UART_MspInit+0x98>)
 8003164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003166:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800316a:	613b      	str	r3, [r7, #16]
 800316c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800316e:	2300      	movs	r3, #0
 8003170:	60fb      	str	r3, [r7, #12]
 8003172:	4b15      	ldr	r3, [pc, #84]	; (80031c8 <HAL_UART_MspInit+0x98>)
 8003174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003176:	4a14      	ldr	r2, [pc, #80]	; (80031c8 <HAL_UART_MspInit+0x98>)
 8003178:	f043 0308 	orr.w	r3, r3, #8
 800317c:	6313      	str	r3, [r2, #48]	; 0x30
 800317e:	4b12      	ldr	r3, [pc, #72]	; (80031c8 <HAL_UART_MspInit+0x98>)
 8003180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003182:	f003 0308 	and.w	r3, r3, #8
 8003186:	60fb      	str	r3, [r7, #12]
 8003188:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800318a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800318e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003190:	2302      	movs	r3, #2
 8003192:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003194:	2300      	movs	r3, #0
 8003196:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003198:	2303      	movs	r3, #3
 800319a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800319c:	2307      	movs	r3, #7
 800319e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031a0:	f107 0314 	add.w	r3, r7, #20
 80031a4:	4619      	mov	r1, r3
 80031a6:	4809      	ldr	r0, [pc, #36]	; (80031cc <HAL_UART_MspInit+0x9c>)
 80031a8:	f001 fe4a 	bl	8004e40 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 80031ac:	2200      	movs	r2, #0
 80031ae:	2101      	movs	r1, #1
 80031b0:	2027      	movs	r0, #39	; 0x27
 80031b2:	f001 fa92 	bl	80046da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80031b6:	2027      	movs	r0, #39	; 0x27
 80031b8:	f001 faab 	bl	8004712 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80031bc:	bf00      	nop
 80031be:	3728      	adds	r7, #40	; 0x28
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40004800 	.word	0x40004800
 80031c8:	40023800 	.word	0x40023800
 80031cc:	40020c00 	.word	0x40020c00

080031d0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b08a      	sub	sp, #40	; 0x28
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d8:	f107 0314 	add.w	r3, r7, #20
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	605a      	str	r2, [r3, #4]
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	60da      	str	r2, [r3, #12]
 80031e6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031f0:	d13f      	bne.n	8003272 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	613b      	str	r3, [r7, #16]
 80031f6:	4b21      	ldr	r3, [pc, #132]	; (800327c <HAL_PCD_MspInit+0xac>)
 80031f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fa:	4a20      	ldr	r2, [pc, #128]	; (800327c <HAL_PCD_MspInit+0xac>)
 80031fc:	f043 0301 	orr.w	r3, r3, #1
 8003200:	6313      	str	r3, [r2, #48]	; 0x30
 8003202:	4b1e      	ldr	r3, [pc, #120]	; (800327c <HAL_PCD_MspInit+0xac>)
 8003204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003206:	f003 0301 	and.w	r3, r3, #1
 800320a:	613b      	str	r3, [r7, #16]
 800320c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800320e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8003212:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003214:	2302      	movs	r3, #2
 8003216:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003218:	2300      	movs	r3, #0
 800321a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800321c:	2303      	movs	r3, #3
 800321e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003220:	230a      	movs	r3, #10
 8003222:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003224:	f107 0314 	add.w	r3, r7, #20
 8003228:	4619      	mov	r1, r3
 800322a:	4815      	ldr	r0, [pc, #84]	; (8003280 <HAL_PCD_MspInit+0xb0>)
 800322c:	f001 fe08 	bl	8004e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003230:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003234:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003236:	2300      	movs	r3, #0
 8003238:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800323a:	2300      	movs	r3, #0
 800323c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800323e:	f107 0314 	add.w	r3, r7, #20
 8003242:	4619      	mov	r1, r3
 8003244:	480e      	ldr	r0, [pc, #56]	; (8003280 <HAL_PCD_MspInit+0xb0>)
 8003246:	f001 fdfb 	bl	8004e40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800324a:	4b0c      	ldr	r3, [pc, #48]	; (800327c <HAL_PCD_MspInit+0xac>)
 800324c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800324e:	4a0b      	ldr	r2, [pc, #44]	; (800327c <HAL_PCD_MspInit+0xac>)
 8003250:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003254:	6353      	str	r3, [r2, #52]	; 0x34
 8003256:	2300      	movs	r3, #0
 8003258:	60fb      	str	r3, [r7, #12]
 800325a:	4b08      	ldr	r3, [pc, #32]	; (800327c <HAL_PCD_MspInit+0xac>)
 800325c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800325e:	4a07      	ldr	r2, [pc, #28]	; (800327c <HAL_PCD_MspInit+0xac>)
 8003260:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003264:	6453      	str	r3, [r2, #68]	; 0x44
 8003266:	4b05      	ldr	r3, [pc, #20]	; (800327c <HAL_PCD_MspInit+0xac>)
 8003268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800326a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800326e:	60fb      	str	r3, [r7, #12]
 8003270:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8003272:	bf00      	nop
 8003274:	3728      	adds	r7, #40	; 0x28
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	40023800 	.word	0x40023800
 8003280:	40020000 	.word	0x40020000

08003284 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003288:	e7fe      	b.n	8003288 <NMI_Handler+0x4>

0800328a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800328a:	b480      	push	{r7}
 800328c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800328e:	e7fe      	b.n	800328e <HardFault_Handler+0x4>

08003290 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003290:	b480      	push	{r7}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003294:	e7fe      	b.n	8003294 <MemManage_Handler+0x4>

08003296 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003296:	b480      	push	{r7}
 8003298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800329a:	e7fe      	b.n	800329a <BusFault_Handler+0x4>

0800329c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032a0:	e7fe      	b.n	80032a0 <UsageFault_Handler+0x4>

080032a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032a2:	b480      	push	{r7}
 80032a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032a6:	bf00      	nop
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032b0:	b480      	push	{r7}
 80032b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032b4:	bf00      	nop
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr

080032be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032be:	b480      	push	{r7}
 80032c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032c2:	bf00      	nop
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

    HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 80032d0:	2180      	movs	r1, #128	; 0x80
 80032d2:	4803      	ldr	r0, [pc, #12]	; (80032e0 <SysTick_Handler+0x14>)
 80032d4:	f001 ff61 	bl	800519a <HAL_GPIO_TogglePin>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032d8:	f000 fa62 	bl	80037a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032dc:	bf00      	nop
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	40020400 	.word	0x40020400

080032e4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80032e4:	b5b0      	push	{r4, r5, r7, lr}
 80032e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */
    HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
 80032e8:	2201      	movs	r2, #1
 80032ea:	2101      	movs	r1, #1
 80032ec:	4883      	ldr	r0, [pc, #524]	; (80034fc <ADC_IRQHandler+0x218>)
 80032ee:	f001 ff3b 	bl	8005168 <HAL_GPIO_WritePin>
    AdcValueM1Current = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 80032f2:	2101      	movs	r1, #1
 80032f4:	4882      	ldr	r0, [pc, #520]	; (8003500 <ADC_IRQHandler+0x21c>)
 80032f6:	f000 ff39 	bl	800416c <HAL_ADCEx_InjectedGetValue>
 80032fa:	4603      	mov	r3, r0
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	4b81      	ldr	r3, [pc, #516]	; (8003504 <ADC_IRQHandler+0x220>)
 8003300:	801a      	strh	r2, [r3, #0]
    AdcValueDcLink1   = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 8003302:	2102      	movs	r1, #2
 8003304:	487e      	ldr	r0, [pc, #504]	; (8003500 <ADC_IRQHandler+0x21c>)
 8003306:	f000 ff31 	bl	800416c <HAL_ADCEx_InjectedGetValue>
 800330a:	4603      	mov	r3, r0
 800330c:	b29a      	uxth	r2, r3
 800330e:	4b7e      	ldr	r3, [pc, #504]	; (8003508 <ADC_IRQHandler+0x224>)
 8003310:	801a      	strh	r2, [r3, #0]
    AdcValueM3Current = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 8003312:	2103      	movs	r1, #3
 8003314:	487a      	ldr	r0, [pc, #488]	; (8003500 <ADC_IRQHandler+0x21c>)
 8003316:	f000 ff29 	bl	800416c <HAL_ADCEx_InjectedGetValue>
 800331a:	4603      	mov	r3, r0
 800331c:	b29a      	uxth	r2, r3
 800331e:	4b7b      	ldr	r3, [pc, #492]	; (800350c <ADC_IRQHandler+0x228>)
 8003320:	801a      	strh	r2, [r3, #0]
    AdcValueM4Current = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_4);
 8003322:	2104      	movs	r1, #4
 8003324:	4876      	ldr	r0, [pc, #472]	; (8003500 <ADC_IRQHandler+0x21c>)
 8003326:	f000 ff21 	bl	800416c <HAL_ADCEx_InjectedGetValue>
 800332a:	4603      	mov	r3, r0
 800332c:	b29a      	uxth	r2, r3
 800332e:	4b78      	ldr	r3, [pc, #480]	; (8003510 <ADC_IRQHandler+0x22c>)
 8003330:	801a      	strh	r2, [r3, #0]
    //AdcValueDcLink1 = ADC_GetSingleConv();


    MOTOR_PWM_DTC = (float)PWM_DTC_READ/(float)PWM_PER_READ;
 8003332:	4b78      	ldr	r3, [pc, #480]	; (8003514 <ADC_IRQHandler+0x230>)
 8003334:	881b      	ldrh	r3, [r3, #0]
 8003336:	ee07 3a90 	vmov	s15, r3
 800333a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800333e:	4b76      	ldr	r3, [pc, #472]	; (8003518 <ADC_IRQHandler+0x234>)
 8003340:	881b      	ldrh	r3, [r3, #0]
 8003342:	ee07 3a90 	vmov	s15, r3
 8003346:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800334a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800334e:	4b73      	ldr	r3, [pc, #460]	; (800351c <ADC_IRQHandler+0x238>)
 8003350:	edc3 7a00 	vstr	s15, [r3]
    /*DC_LINK_VOLT = ((((float)DC_LINK_ADC_VALUE*3.3F)/4096.0F) * 3 );
    MOTOR_VOLT = DC_LINK_VOLT * MOTOR_PWM_DTC;*/
    M1_CURRENT =  (((float)AdcValueM1Current*3300.0F)/4096.0F) ; /*adc to mV*/
 8003354:	4b6b      	ldr	r3, [pc, #428]	; (8003504 <ADC_IRQHandler+0x220>)
 8003356:	881b      	ldrh	r3, [r3, #0]
 8003358:	ee07 3a90 	vmov	s15, r3
 800335c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003360:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8003520 <ADC_IRQHandler+0x23c>
 8003364:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003368:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8003524 <ADC_IRQHandler+0x240>
 800336c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003370:	4b6d      	ldr	r3, [pc, #436]	; (8003528 <ADC_IRQHandler+0x244>)
 8003372:	edc3 7a00 	vstr	s15, [r3]
    M1_CURRENT /= 0.5F; /*mV to mA*/
 8003376:	4b6c      	ldr	r3, [pc, #432]	; (8003528 <ADC_IRQHandler+0x244>)
 8003378:	ed93 7a00 	vldr	s14, [r3]
 800337c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8003380:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003384:	4b68      	ldr	r3, [pc, #416]	; (8003528 <ADC_IRQHandler+0x244>)
 8003386:	edc3 7a00 	vstr	s15, [r3]

    DC_LINK_VOLT = (((float)AdcValueDcLink1*3320.0F)/4095.0F)*3 ; /*adc to mV*/
 800338a:	4b5f      	ldr	r3, [pc, #380]	; (8003508 <ADC_IRQHandler+0x224>)
 800338c:	881b      	ldrh	r3, [r3, #0]
 800338e:	ee07 3a90 	vmov	s15, r3
 8003392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003396:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800352c <ADC_IRQHandler+0x248>
 800339a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800339e:	eddf 6a64 	vldr	s13, [pc, #400]	; 8003530 <ADC_IRQHandler+0x24c>
 80033a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033a6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80033aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033ae:	4b61      	ldr	r3, [pc, #388]	; (8003534 <ADC_IRQHandler+0x250>)
 80033b0:	edc3 7a00 	vstr	s15, [r3]
    MOTOR_VOLT = DC_LINK_VOLT*MOTOR_PWM_DTC - (DC_LINK_VOLT*0.5);
 80033b4:	4b5f      	ldr	r3, [pc, #380]	; (8003534 <ADC_IRQHandler+0x250>)
 80033b6:	ed93 7a00 	vldr	s14, [r3]
 80033ba:	4b58      	ldr	r3, [pc, #352]	; (800351c <ADC_IRQHandler+0x238>)
 80033bc:	edd3 7a00 	vldr	s15, [r3]
 80033c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033c4:	ee17 0a90 	vmov	r0, s15
 80033c8:	f7fd f88a 	bl	80004e0 <__aeabi_f2d>
 80033cc:	4604      	mov	r4, r0
 80033ce:	460d      	mov	r5, r1
 80033d0:	4b58      	ldr	r3, [pc, #352]	; (8003534 <ADC_IRQHandler+0x250>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7fd f883 	bl	80004e0 <__aeabi_f2d>
 80033da:	f04f 0200 	mov.w	r2, #0
 80033de:	4b56      	ldr	r3, [pc, #344]	; (8003538 <ADC_IRQHandler+0x254>)
 80033e0:	f7fd f8d6 	bl	8000590 <__aeabi_dmul>
 80033e4:	4602      	mov	r2, r0
 80033e6:	460b      	mov	r3, r1
 80033e8:	4620      	mov	r0, r4
 80033ea:	4629      	mov	r1, r5
 80033ec:	f7fc ff18 	bl	8000220 <__aeabi_dsub>
 80033f0:	4602      	mov	r2, r0
 80033f2:	460b      	mov	r3, r1
 80033f4:	4610      	mov	r0, r2
 80033f6:	4619      	mov	r1, r3
 80033f8:	f7fd fafc 	bl	80009f4 <__aeabi_d2f>
 80033fc:	4603      	mov	r3, r0
 80033fe:	4a4f      	ldr	r2, [pc, #316]	; (800353c <ADC_IRQHandler+0x258>)
 8003400:	6013      	str	r3, [r2, #0]
    WHEEL_EST_SPEED = TESS_MOTOR_MODEL(M1_CURRENT,MOTOR_VOLT);
 8003402:	4b49      	ldr	r3, [pc, #292]	; (8003528 <ADC_IRQHandler+0x244>)
 8003404:	edd3 7a00 	vldr	s15, [r3]
 8003408:	4b4c      	ldr	r3, [pc, #304]	; (800353c <ADC_IRQHandler+0x258>)
 800340a:	ed93 7a00 	vldr	s14, [r3]
 800340e:	eef0 0a47 	vmov.f32	s1, s14
 8003412:	eeb0 0a67 	vmov.f32	s0, s15
 8003416:	f000 f8d7 	bl	80035c8 <TESS_MOTOR_MODEL>
 800341a:	eef0 7a40 	vmov.f32	s15, s0
 800341e:	4b48      	ldr	r3, [pc, #288]	; (8003540 <ADC_IRQHandler+0x25c>)
 8003420:	edc3 7a00 	vstr	s15, [r3]
    TIM1->CCR3 = htim1.Init.Period*0.5;/*((float)PWM_DTC*0.01F)*htim1.Init.Period;*/
 8003424:	4b47      	ldr	r3, [pc, #284]	; (8003544 <ADC_IRQHandler+0x260>)
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	4618      	mov	r0, r3
 800342a:	f7fd f837 	bl	800049c <__aeabi_ui2d>
 800342e:	f04f 0200 	mov.w	r2, #0
 8003432:	4b41      	ldr	r3, [pc, #260]	; (8003538 <ADC_IRQHandler+0x254>)
 8003434:	f7fd f8ac 	bl	8000590 <__aeabi_dmul>
 8003438:	4602      	mov	r2, r0
 800343a:	460b      	mov	r3, r1
 800343c:	4c42      	ldr	r4, [pc, #264]	; (8003548 <ADC_IRQHandler+0x264>)
 800343e:	4610      	mov	r0, r2
 8003440:	4619      	mov	r1, r3
 8003442:	f7fd fab7 	bl	80009b4 <__aeabi_d2uiz>
 8003446:	4603      	mov	r3, r0
 8003448:	63e3      	str	r3, [r4, #60]	; 0x3c
    TIM1->CCR4 = htim1.Init.Period*0.5;/*htim1.Init.Period - (((float)PWM_DTC*0.01F)*htim1.Init.Period);*/
 800344a:	4b3e      	ldr	r3, [pc, #248]	; (8003544 <ADC_IRQHandler+0x260>)
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	4618      	mov	r0, r3
 8003450:	f7fd f824 	bl	800049c <__aeabi_ui2d>
 8003454:	f04f 0200 	mov.w	r2, #0
 8003458:	4b37      	ldr	r3, [pc, #220]	; (8003538 <ADC_IRQHandler+0x254>)
 800345a:	f7fd f899 	bl	8000590 <__aeabi_dmul>
 800345e:	4602      	mov	r2, r0
 8003460:	460b      	mov	r3, r1
 8003462:	4c39      	ldr	r4, [pc, #228]	; (8003548 <ADC_IRQHandler+0x264>)
 8003464:	4610      	mov	r0, r2
 8003466:	4619      	mov	r1, r3
 8003468:	f7fd faa4 	bl	80009b4 <__aeabi_d2uiz>
 800346c:	4603      	mov	r3, r0
 800346e:	6423      	str	r3, [r4, #64]	; 0x40
    TIM1->CCR1 = ((float)PWM_DTC*0.01F)*htim1.Init.Period;
 8003470:	4b36      	ldr	r3, [pc, #216]	; (800354c <ADC_IRQHandler+0x268>)
 8003472:	881b      	ldrh	r3, [r3, #0]
 8003474:	ee07 3a90 	vmov	s15, r3
 8003478:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800347c:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8003550 <ADC_IRQHandler+0x26c>
 8003480:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003484:	4b2f      	ldr	r3, [pc, #188]	; (8003544 <ADC_IRQHandler+0x260>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	ee07 3a90 	vmov	s15, r3
 800348c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003494:	4b2c      	ldr	r3, [pc, #176]	; (8003548 <ADC_IRQHandler+0x264>)
 8003496:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800349a:	ee17 2a90 	vmov	r2, s15
 800349e:	635a      	str	r2, [r3, #52]	; 0x34
    TIM1->CCR2 =  htim1.Init.Period - (((float)PWM_DTC*0.01F)*htim1.Init.Period);
 80034a0:	4b28      	ldr	r3, [pc, #160]	; (8003544 <ADC_IRQHandler+0x260>)
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	ee07 3a90 	vmov	s15, r3
 80034a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80034ac:	4b27      	ldr	r3, [pc, #156]	; (800354c <ADC_IRQHandler+0x268>)
 80034ae:	881b      	ldrh	r3, [r3, #0]
 80034b0:	ee07 3a90 	vmov	s15, r3
 80034b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034b8:	eddf 6a25 	vldr	s13, [pc, #148]	; 8003550 <ADC_IRQHandler+0x26c>
 80034bc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80034c0:	4b20      	ldr	r3, [pc, #128]	; (8003544 <ADC_IRQHandler+0x260>)
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	ee07 3a90 	vmov	s15, r3
 80034c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034d4:	4b1c      	ldr	r3, [pc, #112]	; (8003548 <ADC_IRQHandler+0x264>)
 80034d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034da:	ee17 2a90 	vmov	r2, s15
 80034de:	639a      	str	r2, [r3, #56]	; 0x38

    MAIN_CLOCK++;
 80034e0:	4b1c      	ldr	r3, [pc, #112]	; (8003554 <ADC_IRQHandler+0x270>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	3301      	adds	r3, #1
 80034e6:	4a1b      	ldr	r2, [pc, #108]	; (8003554 <ADC_IRQHandler+0x270>)
 80034e8:	6013      	str	r3, [r2, #0]
#if(!FMSTR_DISABLE)
      FMSTR_Poll();
 80034ea:	f7fe ffe7 	bl	80024bc <FMSTR_Poll>
      FMSTR_Recorder();
 80034ee:	f7fe fbf3 	bl	8001cd8 <FMSTR_Recorder>
#endif
  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80034f2:	4803      	ldr	r0, [pc, #12]	; (8003500 <ADC_IRQHandler+0x21c>)
 80034f4:	f000 f9db 	bl	80038ae <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80034f8:	bf00      	nop
 80034fa:	bdb0      	pop	{r4, r5, r7, pc}
 80034fc:	40020400 	.word	0x40020400
 8003500:	20003608 	.word	0x20003608
 8003504:	20003760 	.word	0x20003760
 8003508:	2000374c 	.word	0x2000374c
 800350c:	2000374e 	.word	0x2000374e
 8003510:	20003774 	.word	0x20003774
 8003514:	20003768 	.word	0x20003768
 8003518:	2000374a 	.word	0x2000374a
 800351c:	20003754 	.word	0x20003754
 8003520:	454e4000 	.word	0x454e4000
 8003524:	45800000 	.word	0x45800000
 8003528:	20003770 	.word	0x20003770
 800352c:	454f8000 	.word	0x454f8000
 8003530:	457ff000 	.word	0x457ff000
 8003534:	20003758 	.word	0x20003758
 8003538:	3fe00000 	.word	0x3fe00000
 800353c:	20003744 	.word	0x20003744
 8003540:	2000376c 	.word	0x2000376c
 8003544:	200036b0 	.word	0x200036b0
 8003548:	40010000 	.word	0x40010000
 800354c:	20003748 	.word	0x20003748
 8003550:	3c23d70a 	.word	0x3c23d70a
 8003554:	20003764 	.word	0x20003764

08003558 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
    HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);
 800355c:	2200      	movs	r2, #0
 800355e:	2101      	movs	r1, #1
 8003560:	4809      	ldr	r0, [pc, #36]	; (8003588 <TIM2_IRQHandler+0x30>)
 8003562:	f001 fe01 	bl	8005168 <HAL_GPIO_WritePin>
    PWM_DTC_READ = TIM2->CCR2;
 8003566:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800356a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800356c:	b29a      	uxth	r2, r3
 800356e:	4b07      	ldr	r3, [pc, #28]	; (800358c <TIM2_IRQHandler+0x34>)
 8003570:	801a      	strh	r2, [r3, #0]
    PWM_PER_READ = TIM2->CCR1;
 8003572:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003576:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003578:	b29a      	uxth	r2, r3
 800357a:	4b05      	ldr	r3, [pc, #20]	; (8003590 <TIM2_IRQHandler+0x38>)
 800357c:	801a      	strh	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800357e:	4805      	ldr	r0, [pc, #20]	; (8003594 <TIM2_IRQHandler+0x3c>)
 8003580:	f003 f966 	bl	8006850 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003584:	bf00      	nop
 8003586:	bd80      	pop	{r7, pc}
 8003588:	40020400 	.word	0x40020400
 800358c:	20003768 	.word	0x20003768
 8003590:	2000374a 	.word	0x2000374a
 8003594:	200036f8 	.word	0x200036f8

08003598 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
#if(!FMSTR_DISABLE)
  FMSTR_ProcessSCI();
 800359c:	f7fe fd58 	bl	8002050 <FMSTR_ProcessSCI>
#endif
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80035a0:	4802      	ldr	r0, [pc, #8]	; (80035ac <USART3_IRQHandler+0x14>)
 80035a2:	f004 fadf 	bl	8007b64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80035a6:	bf00      	nop
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	20003174 	.word	0x20003174

080035b0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80035b4:	4802      	ldr	r0, [pc, #8]	; (80035c0 <DMA2_Stream0_IRQHandler+0x10>)
 80035b6:	f001 fa07 	bl	80049c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80035ba:	bf00      	nop
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	20003650 	.word	0x20003650
 80035c4:	00000000 	.word	0x00000000

080035c8 <TESS_MOTOR_MODEL>:

/* USER CODE BEGIN 1 */
float TESS_MOTOR_MODEL(float ia_meas, float va_meas)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	ed87 0a01 	vstr	s0, [r7, #4]
 80035d2:	edc7 0a00 	vstr	s1, [r7]
    static float ia_k_1;
    float d_ia, est_speed;

    d_ia = ia_meas - ia_k_1;
 80035d6:	4b26      	ldr	r3, [pc, #152]	; (8003670 <TESS_MOTOR_MODEL+0xa8>)
 80035d8:	edd3 7a00 	vldr	s15, [r3]
 80035dc:	ed97 7a01 	vldr	s14, [r7, #4]
 80035e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035e4:	edc7 7a03 	vstr	s15, [r7, #12]
    ia_k_1 = ia_meas;
 80035e8:	4a21      	ldr	r2, [pc, #132]	; (8003670 <TESS_MOTOR_MODEL+0xa8>)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6013      	str	r3, [r2, #0]

    est_speed  = (va_meas - ia_meas*TESS_MOTOR_RESISTANCE - (TESS_MOTOR_INDUCTANCE*d_ia)*TESS_TS)*TESS_mV_TO_V;
 80035ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80035f2:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8003674 <TESS_MOTOR_MODEL+0xac>
 80035f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035fa:	ed97 7a00 	vldr	s14, [r7]
 80035fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003602:	edd7 7a03 	vldr	s15, [r7, #12]
 8003606:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8003678 <TESS_MOTOR_MODEL+0xb0>
 800360a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800360e:	eddf 6a1b 	vldr	s13, [pc, #108]	; 800367c <TESS_MOTOR_MODEL+0xb4>
 8003612:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003616:	ee77 7a67 	vsub.f32	s15, s14, s15
 800361a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003680 <TESS_MOTOR_MODEL+0xb8>
 800361e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003622:	edc7 7a02 	vstr	s15, [r7, #8]
    est_speed /= TESS_MOTOR_KE;
 8003626:	68b8      	ldr	r0, [r7, #8]
 8003628:	f7fc ff5a 	bl	80004e0 <__aeabi_f2d>
 800362c:	a30e      	add	r3, pc, #56	; (adr r3, 8003668 <TESS_MOTOR_MODEL+0xa0>)
 800362e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003632:	f7fd f8d7 	bl	80007e4 <__aeabi_ddiv>
 8003636:	4602      	mov	r2, r0
 8003638:	460b      	mov	r3, r1
 800363a:	4610      	mov	r0, r2
 800363c:	4619      	mov	r1, r3
 800363e:	f7fd f9d9 	bl	80009f4 <__aeabi_d2f>
 8003642:	4603      	mov	r3, r0
 8003644:	60bb      	str	r3, [r7, #8]
    est_speed /= TESS_GEAR_RATIO;
 8003646:	ed97 7a02 	vldr	s14, [r7, #8]
 800364a:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 800364e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003652:	edc7 7a02 	vstr	s15, [r7, #8]

    return est_speed;
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	ee07 3a90 	vmov	s15, r3
}
 800365c:	eeb0 0a67 	vmov.f32	s0, s15
 8003660:	3710      	adds	r7, #16
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	8c9e0894 	.word	0x8c9e0894
 800366c:	3f30ef3b 	.word	0x3f30ef3b
 8003670:	20003128 	.word	0x20003128
 8003674:	3ff33333 	.word	0x3ff33333
 8003678:	3acc35ce 	.word	0x3acc35ce
 800367c:	3b03126f 	.word	0x3b03126f
 8003680:	3a83126f 	.word	0x3a83126f

08003684 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003684:	b480      	push	{r7}
 8003686:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003688:	4b06      	ldr	r3, [pc, #24]	; (80036a4 <SystemInit+0x20>)
 800368a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800368e:	4a05      	ldr	r2, [pc, #20]	; (80036a4 <SystemInit+0x20>)
 8003690:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003694:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003698:	bf00      	nop
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	e000ed00 	.word	0xe000ed00

080036a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 80036a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80036e0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80036ac:	480d      	ldr	r0, [pc, #52]	; (80036e4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80036ae:	490e      	ldr	r1, [pc, #56]	; (80036e8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80036b0:	4a0e      	ldr	r2, [pc, #56]	; (80036ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80036b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036b4:	e002      	b.n	80036bc <LoopCopyDataInit>

080036b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036ba:	3304      	adds	r3, #4

080036bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036c0:	d3f9      	bcc.n	80036b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036c2:	4a0b      	ldr	r2, [pc, #44]	; (80036f0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80036c4:	4c0b      	ldr	r4, [pc, #44]	; (80036f4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80036c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036c8:	e001      	b.n	80036ce <LoopFillZerobss>

080036ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036cc:	3204      	adds	r2, #4

080036ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036d0:	d3fb      	bcc.n	80036ca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80036d2:	f7ff ffd7 	bl	8003684 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80036d6:	f005 f9e3 	bl	8008aa0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80036da:	f7fe fef5 	bl	80024c8 <main>
  bx  lr    
 80036de:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80036e0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80036e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80036e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80036ec:	08008b5c 	.word	0x08008b5c
  ldr r2, =_sbss
 80036f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80036f4:	2000377c 	.word	0x2000377c

080036f8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80036f8:	e7fe      	b.n	80036f8 <CAN1_RX0_IRQHandler>
	...

080036fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003700:	4b0e      	ldr	r3, [pc, #56]	; (800373c <HAL_Init+0x40>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a0d      	ldr	r2, [pc, #52]	; (800373c <HAL_Init+0x40>)
 8003706:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800370a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800370c:	4b0b      	ldr	r3, [pc, #44]	; (800373c <HAL_Init+0x40>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a0a      	ldr	r2, [pc, #40]	; (800373c <HAL_Init+0x40>)
 8003712:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003716:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003718:	4b08      	ldr	r3, [pc, #32]	; (800373c <HAL_Init+0x40>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a07      	ldr	r2, [pc, #28]	; (800373c <HAL_Init+0x40>)
 800371e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003722:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003724:	2003      	movs	r0, #3
 8003726:	f000 ffcd 	bl	80046c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800372a:	2000      	movs	r0, #0
 800372c:	f000 f808 	bl	8003740 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003730:	f7ff fb74 	bl	8002e1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	40023c00 	.word	0x40023c00

08003740 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003748:	4b12      	ldr	r3, [pc, #72]	; (8003794 <HAL_InitTick+0x54>)
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	4b12      	ldr	r3, [pc, #72]	; (8003798 <HAL_InitTick+0x58>)
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	4619      	mov	r1, r3
 8003752:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003756:	fbb3 f3f1 	udiv	r3, r3, r1
 800375a:	fbb2 f3f3 	udiv	r3, r2, r3
 800375e:	4618      	mov	r0, r3
 8003760:	f000 ffe5 	bl	800472e <HAL_SYSTICK_Config>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d001      	beq.n	800376e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e00e      	b.n	800378c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2b0f      	cmp	r3, #15
 8003772:	d80a      	bhi.n	800378a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003774:	2200      	movs	r2, #0
 8003776:	6879      	ldr	r1, [r7, #4]
 8003778:	f04f 30ff 	mov.w	r0, #4294967295
 800377c:	f000 ffad 	bl	80046da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003780:	4a06      	ldr	r2, [pc, #24]	; (800379c <HAL_InitTick+0x5c>)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003786:	2300      	movs	r3, #0
 8003788:	e000      	b.n	800378c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
}
 800378c:	4618      	mov	r0, r3
 800378e:	3708      	adds	r7, #8
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}
 8003794:	20000000 	.word	0x20000000
 8003798:	20000008 	.word	0x20000008
 800379c:	20000004 	.word	0x20000004

080037a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037a0:	b480      	push	{r7}
 80037a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037a4:	4b06      	ldr	r3, [pc, #24]	; (80037c0 <HAL_IncTick+0x20>)
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	461a      	mov	r2, r3
 80037aa:	4b06      	ldr	r3, [pc, #24]	; (80037c4 <HAL_IncTick+0x24>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4413      	add	r3, r2
 80037b0:	4a04      	ldr	r2, [pc, #16]	; (80037c4 <HAL_IncTick+0x24>)
 80037b2:	6013      	str	r3, [r2, #0]
}
 80037b4:	bf00      	nop
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	20000008 	.word	0x20000008
 80037c4:	20003778 	.word	0x20003778

080037c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037c8:	b480      	push	{r7}
 80037ca:	af00      	add	r7, sp, #0
  return uwTick;
 80037cc:	4b03      	ldr	r3, [pc, #12]	; (80037dc <HAL_GetTick+0x14>)
 80037ce:	681b      	ldr	r3, [r3, #0]
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	20003778 	.word	0x20003778

080037e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037e8:	f7ff ffee 	bl	80037c8 <HAL_GetTick>
 80037ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037f8:	d005      	beq.n	8003806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80037fa:	4b0a      	ldr	r3, [pc, #40]	; (8003824 <HAL_Delay+0x44>)
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	461a      	mov	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	4413      	add	r3, r2
 8003804:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003806:	bf00      	nop
 8003808:	f7ff ffde 	bl	80037c8 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	68fa      	ldr	r2, [r7, #12]
 8003814:	429a      	cmp	r2, r3
 8003816:	d8f7      	bhi.n	8003808 <HAL_Delay+0x28>
  {
  }
}
 8003818:	bf00      	nop
 800381a:	bf00      	nop
 800381c:	3710      	adds	r7, #16
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	20000008 	.word	0x20000008

08003828 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003830:	2300      	movs	r3, #0
 8003832:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d101      	bne.n	800383e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e033      	b.n	80038a6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003842:	2b00      	cmp	r3, #0
 8003844:	d109      	bne.n	800385a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f7ff fb10 	bl	8002e6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385e:	f003 0310 	and.w	r3, r3, #16
 8003862:	2b00      	cmp	r3, #0
 8003864:	d118      	bne.n	8003898 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800386e:	f023 0302 	bic.w	r3, r3, #2
 8003872:	f043 0202 	orr.w	r2, r3, #2
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 faa8 	bl	8003dd0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	f023 0303 	bic.w	r3, r3, #3
 800388e:	f043 0201 	orr.w	r2, r3, #1
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	641a      	str	r2, [r3, #64]	; 0x40
 8003896:	e001      	b.n	800389c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80038a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3710      	adds	r7, #16
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}

080038ae <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80038ae:	b580      	push	{r7, lr}
 80038b0:	b084      	sub	sp, #16
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80038b6:	2300      	movs	r3, #0
 80038b8:	60fb      	str	r3, [r7, #12]
 80038ba:	2300      	movs	r3, #0
 80038bc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	bf0c      	ite	eq
 80038cc:	2301      	moveq	r3, #1
 80038ce:	2300      	movne	r3, #0
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f003 0320 	and.w	r3, r3, #32
 80038de:	2b20      	cmp	r3, #32
 80038e0:	bf0c      	ite	eq
 80038e2:	2301      	moveq	r3, #1
 80038e4:	2300      	movne	r3, #0
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d049      	beq.n	8003984 <HAL_ADC_IRQHandler+0xd6>
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d046      	beq.n	8003984 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fa:	f003 0310 	and.w	r3, r3, #16
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d105      	bne.n	800390e <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003906:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d12b      	bne.n	8003974 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003920:	2b00      	cmp	r3, #0
 8003922:	d127      	bne.n	8003974 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800392a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800392e:	2b00      	cmp	r3, #0
 8003930:	d006      	beq.n	8003940 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800393c:	2b00      	cmp	r3, #0
 800393e:	d119      	bne.n	8003974 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	685a      	ldr	r2, [r3, #4]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f022 0220 	bic.w	r2, r2, #32
 800394e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003954:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003960:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d105      	bne.n	8003974 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396c:	f043 0201 	orr.w	r2, r3, #1
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f000 f8db 	bl	8003b30 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f06f 0212 	mvn.w	r2, #18
 8003982:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0304 	and.w	r3, r3, #4
 800398e:	2b04      	cmp	r3, #4
 8003990:	bf0c      	ite	eq
 8003992:	2301      	moveq	r3, #1
 8003994:	2300      	movne	r3, #0
 8003996:	b2db      	uxtb	r3, r3
 8003998:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039a4:	2b80      	cmp	r3, #128	; 0x80
 80039a6:	bf0c      	ite	eq
 80039a8:	2301      	moveq	r3, #1
 80039aa:	2300      	movne	r3, #0
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d057      	beq.n	8003a66 <HAL_ADC_IRQHandler+0x1b8>
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d054      	beq.n	8003a66 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c0:	f003 0310 	and.w	r3, r3, #16
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d105      	bne.n	80039d4 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039cc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d139      	bne.n	8003a56 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039e8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d006      	beq.n	80039fe <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d12b      	bne.n	8003a56 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d124      	bne.n	8003a56 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d11d      	bne.n	8003a56 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d119      	bne.n	8003a56 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	685a      	ldr	r2, [r3, #4]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a30:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d105      	bne.n	8003a56 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4e:	f043 0201 	orr.w	r2, r3, #1
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f000 fbc0 	bl	80041dc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f06f 020c 	mvn.w	r2, #12
 8003a64:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0301 	and.w	r3, r3, #1
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	bf0c      	ite	eq
 8003a74:	2301      	moveq	r3, #1
 8003a76:	2300      	movne	r3, #0
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a86:	2b40      	cmp	r3, #64	; 0x40
 8003a88:	bf0c      	ite	eq
 8003a8a:	2301      	moveq	r3, #1
 8003a8c:	2300      	movne	r3, #0
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d017      	beq.n	8003ac8 <HAL_ADC_IRQHandler+0x21a>
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d014      	beq.n	8003ac8 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d10d      	bne.n	8003ac8 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f000 f843 	bl	8003b44 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f06f 0201 	mvn.w	r2, #1
 8003ac6:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0320 	and.w	r3, r3, #32
 8003ad2:	2b20      	cmp	r3, #32
 8003ad4:	bf0c      	ite	eq
 8003ad6:	2301      	moveq	r3, #1
 8003ad8:	2300      	movne	r3, #0
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003ae8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003aec:	bf0c      	ite	eq
 8003aee:	2301      	moveq	r3, #1
 8003af0:	2300      	movne	r3, #0
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d015      	beq.n	8003b28 <HAL_ADC_IRQHandler+0x27a>
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d012      	beq.n	8003b28 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b06:	f043 0202 	orr.w	r2, r3, #2
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f06f 0220 	mvn.w	r2, #32
 8003b16:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f000 f81d 	bl	8003b58 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f06f 0220 	mvn.w	r2, #32
 8003b26:	601a      	str	r2, [r3, #0]
  }
}
 8003b28:	bf00      	nop
 8003b2a:	3710      	adds	r7, #16
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003b38:	bf00      	nop
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr

08003b44 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003b4c:	bf00      	nop
 8003b4e:	370c      	adds	r7, #12
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr

08003b58 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003b60:	bf00      	nop
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b085      	sub	sp, #20
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003b76:	2300      	movs	r3, #0
 8003b78:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d101      	bne.n	8003b88 <HAL_ADC_ConfigChannel+0x1c>
 8003b84:	2302      	movs	r3, #2
 8003b86:	e113      	b.n	8003db0 <HAL_ADC_ConfigChannel+0x244>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2b09      	cmp	r3, #9
 8003b96:	d925      	bls.n	8003be4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68d9      	ldr	r1, [r3, #12]
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	005b      	lsls	r3, r3, #1
 8003baa:	4413      	add	r3, r2
 8003bac:	3b1e      	subs	r3, #30
 8003bae:	2207      	movs	r2, #7
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	43da      	mvns	r2, r3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	400a      	ands	r2, r1
 8003bbc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68d9      	ldr	r1, [r3, #12]
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	4618      	mov	r0, r3
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	005b      	lsls	r3, r3, #1
 8003bd4:	4403      	add	r3, r0
 8003bd6:	3b1e      	subs	r3, #30
 8003bd8:	409a      	lsls	r2, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	430a      	orrs	r2, r1
 8003be0:	60da      	str	r2, [r3, #12]
 8003be2:	e022      	b.n	8003c2a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	6919      	ldr	r1, [r3, #16]
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	005b      	lsls	r3, r3, #1
 8003bf6:	4413      	add	r3, r2
 8003bf8:	2207      	movs	r2, #7
 8003bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfe:	43da      	mvns	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	400a      	ands	r2, r1
 8003c06:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	6919      	ldr	r1, [r3, #16]
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	689a      	ldr	r2, [r3, #8]
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	4618      	mov	r0, r3
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	005b      	lsls	r3, r3, #1
 8003c1e:	4403      	add	r3, r0
 8003c20:	409a      	lsls	r2, r3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	430a      	orrs	r2, r1
 8003c28:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	2b06      	cmp	r3, #6
 8003c30:	d824      	bhi.n	8003c7c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	4413      	add	r3, r2
 8003c42:	3b05      	subs	r3, #5
 8003c44:	221f      	movs	r2, #31
 8003c46:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4a:	43da      	mvns	r2, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	400a      	ands	r2, r1
 8003c52:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	4618      	mov	r0, r3
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	685a      	ldr	r2, [r3, #4]
 8003c66:	4613      	mov	r3, r2
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	4413      	add	r3, r2
 8003c6c:	3b05      	subs	r3, #5
 8003c6e:	fa00 f203 	lsl.w	r2, r0, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	430a      	orrs	r2, r1
 8003c78:	635a      	str	r2, [r3, #52]	; 0x34
 8003c7a:	e04c      	b.n	8003d16 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	2b0c      	cmp	r3, #12
 8003c82:	d824      	bhi.n	8003cce <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	4613      	mov	r3, r2
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	4413      	add	r3, r2
 8003c94:	3b23      	subs	r3, #35	; 0x23
 8003c96:	221f      	movs	r2, #31
 8003c98:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9c:	43da      	mvns	r2, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	400a      	ands	r2, r1
 8003ca4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	4413      	add	r3, r2
 8003cbe:	3b23      	subs	r3, #35	; 0x23
 8003cc0:	fa00 f203 	lsl.w	r2, r0, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	631a      	str	r2, [r3, #48]	; 0x30
 8003ccc:	e023      	b.n	8003d16 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	685a      	ldr	r2, [r3, #4]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	4413      	add	r3, r2
 8003cde:	3b41      	subs	r3, #65	; 0x41
 8003ce0:	221f      	movs	r2, #31
 8003ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce6:	43da      	mvns	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	400a      	ands	r2, r1
 8003cee:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	685a      	ldr	r2, [r3, #4]
 8003d02:	4613      	mov	r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	4413      	add	r3, r2
 8003d08:	3b41      	subs	r3, #65	; 0x41
 8003d0a:	fa00 f203 	lsl.w	r2, r0, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	430a      	orrs	r2, r1
 8003d14:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d16:	4b29      	ldr	r3, [pc, #164]	; (8003dbc <HAL_ADC_ConfigChannel+0x250>)
 8003d18:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a28      	ldr	r2, [pc, #160]	; (8003dc0 <HAL_ADC_ConfigChannel+0x254>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d10f      	bne.n	8003d44 <HAL_ADC_ConfigChannel+0x1d8>
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2b12      	cmp	r3, #18
 8003d2a:	d10b      	bne.n	8003d44 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a1d      	ldr	r2, [pc, #116]	; (8003dc0 <HAL_ADC_ConfigChannel+0x254>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d12b      	bne.n	8003da6 <HAL_ADC_ConfigChannel+0x23a>
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a1c      	ldr	r2, [pc, #112]	; (8003dc4 <HAL_ADC_ConfigChannel+0x258>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d003      	beq.n	8003d60 <HAL_ADC_ConfigChannel+0x1f4>
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2b11      	cmp	r3, #17
 8003d5e:	d122      	bne.n	8003da6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a11      	ldr	r2, [pc, #68]	; (8003dc4 <HAL_ADC_ConfigChannel+0x258>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d111      	bne.n	8003da6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d82:	4b11      	ldr	r3, [pc, #68]	; (8003dc8 <HAL_ADC_ConfigChannel+0x25c>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a11      	ldr	r2, [pc, #68]	; (8003dcc <HAL_ADC_ConfigChannel+0x260>)
 8003d88:	fba2 2303 	umull	r2, r3, r2, r3
 8003d8c:	0c9a      	lsrs	r2, r3, #18
 8003d8e:	4613      	mov	r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	4413      	add	r3, r2
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003d98:	e002      	b.n	8003da0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1f9      	bne.n	8003d9a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3714      	adds	r7, #20
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	40012300 	.word	0x40012300
 8003dc0:	40012000 	.word	0x40012000
 8003dc4:	10000012 	.word	0x10000012
 8003dc8:	20000000 	.word	0x20000000
 8003dcc:	431bde83 	.word	0x431bde83

08003dd0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003dd8:	4b79      	ldr	r3, [pc, #484]	; (8003fc0 <ADC_Init+0x1f0>)
 8003dda:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	685a      	ldr	r2, [r3, #4]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	431a      	orrs	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e04:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	6859      	ldr	r1, [r3, #4]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	691b      	ldr	r3, [r3, #16]
 8003e10:	021a      	lsls	r2, r3, #8
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	430a      	orrs	r2, r1
 8003e18:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	685a      	ldr	r2, [r3, #4]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003e28:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	6859      	ldr	r1, [r3, #4]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689a      	ldr	r2, [r3, #8]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	689a      	ldr	r2, [r3, #8]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e4a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6899      	ldr	r1, [r3, #8]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	68da      	ldr	r2, [r3, #12]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e62:	4a58      	ldr	r2, [pc, #352]	; (8003fc4 <ADC_Init+0x1f4>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d022      	beq.n	8003eae <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689a      	ldr	r2, [r3, #8]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e76:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	6899      	ldr	r1, [r3, #8]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	430a      	orrs	r2, r1
 8003e88:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	689a      	ldr	r2, [r3, #8]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003e98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	6899      	ldr	r1, [r3, #8]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	609a      	str	r2, [r3, #8]
 8003eac:	e00f      	b.n	8003ece <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	689a      	ldr	r2, [r3, #8]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ebc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	689a      	ldr	r2, [r3, #8]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ecc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f022 0202 	bic.w	r2, r2, #2
 8003edc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6899      	ldr	r1, [r3, #8]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	7e1b      	ldrb	r3, [r3, #24]
 8003ee8:	005a      	lsls	r2, r3, #1
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d01b      	beq.n	8003f34 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	685a      	ldr	r2, [r3, #4]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f0a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	685a      	ldr	r2, [r3, #4]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003f1a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	6859      	ldr	r1, [r3, #4]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f26:	3b01      	subs	r3, #1
 8003f28:	035a      	lsls	r2, r3, #13
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	605a      	str	r2, [r3, #4]
 8003f32:	e007      	b.n	8003f44 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	685a      	ldr	r2, [r3, #4]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f42:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003f52:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	69db      	ldr	r3, [r3, #28]
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	051a      	lsls	r2, r3, #20
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	430a      	orrs	r2, r1
 8003f68:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	689a      	ldr	r2, [r3, #8]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003f78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	6899      	ldr	r1, [r3, #8]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f86:	025a      	lsls	r2, r3, #9
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	689a      	ldr	r2, [r3, #8]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	6899      	ldr	r1, [r3, #8]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	029a      	lsls	r2, r3, #10
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	609a      	str	r2, [r3, #8]
}
 8003fb4:	bf00      	nop
 8003fb6:	3714      	adds	r7, #20
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr
 8003fc0:	40012300 	.word	0x40012300
 8003fc4:	0f000001 	.word	0x0f000001

08003fc8 <HAL_ADCEx_InjectedStart_IT>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b087      	sub	sp, #28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	617b      	str	r3, [r7, #20]
 8003fd8:	2300      	movs	r3, #0
 8003fda:	613b      	str	r3, [r7, #16]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d101      	bne.n	8003fea <HAL_ADCEx_InjectedStart_IT+0x22>
 8003fe6:	2302      	movs	r3, #2
 8003fe8:	e0b2      	b.n	8004150 <HAL_ADCEx_InjectedStart_IT+0x188>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f003 0301 	and.w	r3, r3, #1
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d018      	beq.n	8004032 <HAL_ADCEx_InjectedStart_IT+0x6a>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	689a      	ldr	r2, [r3, #8]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f042 0201 	orr.w	r2, r2, #1
 800400e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004010:	4b52      	ldr	r3, [pc, #328]	; (800415c <HAL_ADCEx_InjectedStart_IT+0x194>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a52      	ldr	r2, [pc, #328]	; (8004160 <HAL_ADCEx_InjectedStart_IT+0x198>)
 8004016:	fba2 2303 	umull	r2, r3, r2, r3
 800401a:	0c9a      	lsrs	r2, r3, #18
 800401c:	4613      	mov	r3, r2
 800401e:	005b      	lsls	r3, r3, #1
 8004020:	4413      	add	r3, r2
 8004022:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004024:	e002      	b.n	800402c <HAL_ADCEx_InjectedStart_IT+0x64>
    {
      counter--;
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	3b01      	subs	r3, #1
 800402a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1f9      	bne.n	8004026 <HAL_ADCEx_InjectedStart_IT+0x5e>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	f003 0301 	and.w	r3, r3, #1
 800403c:	2b01      	cmp	r3, #1
 800403e:	d17a      	bne.n	8004136 <HAL_ADCEx_InjectedStart_IT+0x16e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004044:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004048:	f023 0301 	bic.w	r3, r3, #1
 800404c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800405c:	2b00      	cmp	r3, #0
 800405e:	d102      	bne.n	8004066 <HAL_ADCEx_InjectedStart_IT+0x9e>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f06f 0204 	mvn.w	r2, #4
 8004076:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	685a      	ldr	r2, [r3, #4]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004086:	605a      	str	r2, [r3, #4]

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004088:	4b36      	ldr	r3, [pc, #216]	; (8004164 <HAL_ADCEx_InjectedStart_IT+0x19c>)
 800408a:	60fb      	str	r3, [r7, #12]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f003 031f 	and.w	r3, r3, #31
 8004094:	2b00      	cmp	r3, #0
 8004096:	d124      	bne.n	80040e2 <HAL_ADCEx_InjectedStart_IT+0x11a>
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	bf0c      	ite	eq
 80040a6:	2301      	moveq	r3, #1
 80040a8:	2300      	movne	r3, #0
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	bf0c      	ite	eq
 80040bc:	2301      	moveq	r3, #1
 80040be:	2300      	movne	r3, #0
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	613b      	str	r3, [r7, #16]
      if(tmp1 && tmp2)
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d041      	beq.n	800414e <HAL_ADCEx_InjectedStart_IT+0x186>
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d03e      	beq.n	800414e <HAL_ADCEx_InjectedStart_IT+0x186>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689a      	ldr	r2, [r3, #8]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80040de:	609a      	str	r2, [r3, #8]
 80040e0:	e035      	b.n	800414e <HAL_ADCEx_InjectedStart_IT+0x186>
      }
    }
    else
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	bf0c      	ite	eq
 80040f0:	2301      	moveq	r3, #1
 80040f2:	2300      	movne	r3, #0
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004102:	2b00      	cmp	r3, #0
 8004104:	bf0c      	ite	eq
 8004106:	2301      	moveq	r3, #1
 8004108:	2300      	movne	r3, #0
 800410a:	b2db      	uxtb	r3, r3
 800410c:	613b      	str	r3, [r7, #16]
      if((hadc->Instance == ADC1) && tmp1 && tmp2)  
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a15      	ldr	r2, [pc, #84]	; (8004168 <HAL_ADCEx_InjectedStart_IT+0x1a0>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d11a      	bne.n	800414e <HAL_ADCEx_InjectedStart_IT+0x186>
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d017      	beq.n	800414e <HAL_ADCEx_InjectedStart_IT+0x186>
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d014      	beq.n	800414e <HAL_ADCEx_InjectedStart_IT+0x186>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	689a      	ldr	r2, [r3, #8]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004132:	609a      	str	r2, [r3, #8]
 8004134:	e00b      	b.n	800414e <HAL_ADCEx_InjectedStart_IT+0x186>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413a:	f043 0210 	orr.w	r2, r3, #16
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004146:	f043 0201 	orr.w	r2, r3, #1
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800414e:	2300      	movs	r3, #0
}
 8004150:	4618      	mov	r0, r3
 8004152:	371c      	adds	r7, #28
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	20000000 	.word	0x20000000
 8004160:	431bde83 	.word	0x431bde83
 8004164:	40012300 	.word	0x40012300
 8004168:	40012000 	.word	0x40012000

0800416c <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval None
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 800416c:	b480      	push	{r7}
 800416e:	b085      	sub	sp, #20
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 8004176:	2300      	movs	r3, #0
 8004178:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Clear injected group conversion flag to have similar behaviour as        */
  /* regular group: reading data register also clears end of conversion flag. */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f06f 0204 	mvn.w	r2, #4
 8004182:	601a      	str	r2, [r3, #0]
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	3b01      	subs	r3, #1
 8004188:	2b03      	cmp	r3, #3
 800418a:	d81f      	bhi.n	80041cc <HAL_ADCEx_InjectedGetValue+0x60>
 800418c:	a201      	add	r2, pc, #4	; (adr r2, 8004194 <HAL_ADCEx_InjectedGetValue+0x28>)
 800418e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004192:	bf00      	nop
 8004194:	080041c3 	.word	0x080041c3
 8004198:	080041b9 	.word	0x080041b9
 800419c:	080041af 	.word	0x080041af
 80041a0:	080041a5 	.word	0x080041a5
  /* Return the selected ADC converted value */ 
  switch(InjectedRank)
  {  
    case ADC_INJECTED_RANK_4:
    {
      tmp =  hadc->Instance->JDR4;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041aa:	60fb      	str	r3, [r7, #12]
    }  
    break;
 80041ac:	e00f      	b.n	80041ce <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3: 
    {  
      tmp =  hadc->Instance->JDR3;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b4:	60fb      	str	r3, [r7, #12]
    }  
    break;
 80041b6:	e00a      	b.n	80041ce <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2: 
    {  
      tmp =  hadc->Instance->JDR2;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041be:	60fb      	str	r3, [r7, #12]
    }
    break;
 80041c0:	e005      	b.n	80041ce <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    {
      tmp =  hadc->Instance->JDR1;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c8:	60fb      	str	r3, [r7, #12]
    }
    break;
 80041ca:	e000      	b.n	80041ce <HAL_ADCEx_InjectedGetValue+0x62>
    default:
    break;  
 80041cc:	bf00      	nop
  }
  return tmp;
 80041ce:	68fb      	ldr	r3, [r7, #12]
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3714      	adds	r7, #20
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr

080041dc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80041e4:	bf00      	nop
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel. 
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
 80041f8:	6039      	str	r1, [r7, #0]
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004200:	2b01      	cmp	r3, #1
 8004202:	d101      	bne.n	8004208 <HAL_ADCEx_InjectedConfigChannel+0x18>
 8004204:	2302      	movs	r3, #2
 8004206:	e17e      	b.n	8004506 <HAL_ADCEx_InjectedConfigChannel+0x316>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2b09      	cmp	r3, #9
 8004216:	d925      	bls.n	8004264 <HAL_ADCEx_InjectedConfigChannel+0x74>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68d9      	ldr	r1, [r3, #12]
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	b29b      	uxth	r3, r3
 8004224:	461a      	mov	r2, r3
 8004226:	4613      	mov	r3, r2
 8004228:	005b      	lsls	r3, r3, #1
 800422a:	4413      	add	r3, r2
 800422c:	3b1e      	subs	r3, #30
 800422e:	2207      	movs	r2, #7
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	43da      	mvns	r2, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	400a      	ands	r2, r1
 800423c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	68d9      	ldr	r1, [r3, #12]
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	689a      	ldr	r2, [r3, #8]
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	b29b      	uxth	r3, r3
 800424e:	4618      	mov	r0, r3
 8004250:	4603      	mov	r3, r0
 8004252:	005b      	lsls	r3, r3, #1
 8004254:	4403      	add	r3, r0
 8004256:	3b1e      	subs	r3, #30
 8004258:	409a      	lsls	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	430a      	orrs	r2, r1
 8004260:	60da      	str	r2, [r3, #12]
 8004262:	e022      	b.n	80042aa <HAL_ADCEx_InjectedConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	6919      	ldr	r1, [r3, #16]
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	b29b      	uxth	r3, r3
 8004270:	461a      	mov	r2, r3
 8004272:	4613      	mov	r3, r2
 8004274:	005b      	lsls	r3, r3, #1
 8004276:	4413      	add	r3, r2
 8004278:	2207      	movs	r2, #7
 800427a:	fa02 f303 	lsl.w	r3, r2, r3
 800427e:	43da      	mvns	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	400a      	ands	r2, r1
 8004286:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6919      	ldr	r1, [r3, #16]
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	689a      	ldr	r2, [r3, #8]
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	b29b      	uxth	r3, r3
 8004298:	4618      	mov	r0, r3
 800429a:	4603      	mov	r3, r0
 800429c:	005b      	lsls	r3, r3, #1
 800429e:	4403      	add	r3, r0
 80042a0:	409a      	lsls	r2, r3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	430a      	orrs	r2, r1
 80042a8:	611a      	str	r2, [r3, #16]
  }
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80042b8:	639a      	str	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	691b      	ldr	r3, [r3, #16]
 80042c4:	3b01      	subs	r3, #1
 80042c6:	051a      	lsls	r2, r3, #20
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	430a      	orrs	r2, r1
 80042ce:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Rank configuration */
  
  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	b2da      	uxtb	r2, r3
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	691b      	ldr	r3, [r3, #16]
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	3303      	adds	r3, #3
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	461a      	mov	r2, r3
 80042ec:	4613      	mov	r3, r2
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	4413      	add	r3, r2
 80042f2:	221f      	movs	r2, #31
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	43da      	mvns	r2, r3
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	400a      	ands	r2, r1
 8004300:	639a      	str	r2, [r3, #56]	; 0x38
   
  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	b29b      	uxth	r3, r3
 800430e:	4618      	mov	r0, r3
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	b2da      	uxtb	r2, r3
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	b2db      	uxtb	r3, r3
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	b2db      	uxtb	r3, r3
 8004320:	3303      	adds	r3, #3
 8004322:	b2db      	uxtb	r3, r3
 8004324:	461a      	mov	r2, r3
 8004326:	4613      	mov	r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	4413      	add	r3, r2
 800432c:	fa00 f203 	lsl.w	r2, r0, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	430a      	orrs	r2, r1
 8004336:	639a      	str	r2, [r3, #56]	; 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */ 
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	699b      	ldr	r3, [r3, #24]
 800433c:	4a75      	ldr	r2, [pc, #468]	; (8004514 <HAL_ADCEx_InjectedConfigChannel+0x324>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d022      	beq.n	8004388 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {  
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	689a      	ldr	r2, [r3, #8]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8004350:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6899      	ldr	r1, [r3, #8]
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	699a      	ldr	r2, [r3, #24]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	430a      	orrs	r2, r1
 8004362:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	689a      	ldr	r2, [r3, #8]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8004372:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6899      	ldr	r1, [r3, #8]
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	69da      	ldr	r2, [r3, #28]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	430a      	orrs	r2, r1
 8004384:	609a      	str	r2, [r3, #8]
 8004386:	e00f      	b.n	80043a8 <HAL_ADCEx_InjectedConfigChannel+0x1b8>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	689a      	ldr	r2, [r3, #8]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8004396:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689a      	ldr	r2, [r3, #8]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80043a6:	609a      	str	r2, [r3, #8]
  }
  
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	7d5b      	ldrb	r3, [r3, #21]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d008      	beq.n	80043c2 <HAL_ADCEx_InjectedConfigChannel+0x1d2>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	685a      	ldr	r2, [r3, #4]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043be:	605a      	str	r2, [r3, #4]
 80043c0:	e007      	b.n	80043d2 <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	685a      	ldr	r2, [r3, #4]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043d0:	605a      	str	r2, [r3, #4]
  }
  
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	7d1b      	ldrb	r3, [r3, #20]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d008      	beq.n	80043ec <HAL_ADCEx_InjectedConfigChannel+0x1fc>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	685a      	ldr	r2, [r3, #4]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80043e8:	605a      	str	r2, [r3, #4]
 80043ea:	e007      	b.n	80043fc <HAL_ADCEx_InjectedConfigChannel+0x20c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	685a      	ldr	r2, [r3, #4]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80043fa:	605a      	str	r2, [r3, #4]
  }
  
  switch(sConfigInjected->InjectedRank)
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	2b03      	cmp	r3, #3
 8004402:	d02e      	beq.n	8004462 <HAL_ADCEx_InjectedConfigChannel+0x272>
 8004404:	2b03      	cmp	r3, #3
 8004406:	d840      	bhi.n	800448a <HAL_ADCEx_InjectedConfigChannel+0x29a>
 8004408:	2b01      	cmp	r3, #1
 800440a:	d002      	beq.n	8004412 <HAL_ADCEx_InjectedConfigChannel+0x222>
 800440c:	2b02      	cmp	r3, #2
 800440e:	d014      	beq.n	800443a <HAL_ADCEx_InjectedConfigChannel+0x24a>
 8004410:	e03b      	b.n	800448a <HAL_ADCEx_InjectedConfigChannel+0x29a>
  {
    case 1U:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	695b      	ldr	r3, [r3, #20]
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	6812      	ldr	r2, [r2, #0]
 800441c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004420:	f023 030f 	bic.w	r3, r3, #15
 8004424:	6153      	str	r3, [r2, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	6959      	ldr	r1, [r3, #20]
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	68da      	ldr	r2, [r3, #12]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	615a      	str	r2, [r3, #20]
      break;
 8004438:	e03b      	b.n	80044b2 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 2U:
      /* Set injected channel 2 offset */
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	6812      	ldr	r2, [r2, #0]
 8004444:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004448:	f023 030f 	bic.w	r3, r3, #15
 800444c:	6193      	str	r3, [r2, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	6999      	ldr	r1, [r3, #24]
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	68da      	ldr	r2, [r3, #12]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	430a      	orrs	r2, r1
 800445e:	619a      	str	r2, [r3, #24]
      break;
 8004460:	e027      	b.n	80044b2 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 3U:
      /* Set injected channel 3 offset */
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	69db      	ldr	r3, [r3, #28]
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	6812      	ldr	r2, [r2, #0]
 800446c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004470:	f023 030f 	bic.w	r3, r3, #15
 8004474:	61d3      	str	r3, [r2, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	69d9      	ldr	r1, [r3, #28]
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	68da      	ldr	r2, [r3, #12]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	430a      	orrs	r2, r1
 8004486:	61da      	str	r2, [r3, #28]
      break;
 8004488:	e013      	b.n	80044b2 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	6a1b      	ldr	r3, [r3, #32]
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	6812      	ldr	r2, [r2, #0]
 8004494:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004498:	f023 030f 	bic.w	r3, r3, #15
 800449c:	6213      	str	r3, [r2, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	6a19      	ldr	r1, [r3, #32]
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	68da      	ldr	r2, [r3, #12]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	430a      	orrs	r2, r1
 80044ae:	621a      	str	r2, [r3, #32]
      break;
 80044b0:	bf00      	nop
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80044b2:	4b19      	ldr	r3, [pc, #100]	; (8004518 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 80044b4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a18      	ldr	r2, [pc, #96]	; (800451c <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d109      	bne.n	80044d4 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	2b12      	cmp	r3, #18
 80044c6:	d105      	bne.n	80044d4 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a10      	ldr	r2, [pc, #64]	; (800451c <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d10e      	bne.n	80044fc <HAL_ADCEx_InjectedConfigChannel+0x30c>
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a0f      	ldr	r2, [pc, #60]	; (8004520 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d003      	beq.n	80044f0 <HAL_ADCEx_InjectedConfigChannel+0x300>
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2b11      	cmp	r3, #17
 80044ee:	d105      	bne.n	80044fc <HAL_ADCEx_InjectedConfigChannel+0x30c>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	605a      	str	r2, [r3, #4]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3714      	adds	r7, #20
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	000f0001 	.word	0x000f0001
 8004518:	40012300 	.word	0x40012300
 800451c:	40012000 	.word	0x40012000
 8004520:	10000012 	.word	0x10000012

08004524 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004524:	b480      	push	{r7}
 8004526:	b085      	sub	sp, #20
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f003 0307 	and.w	r3, r3, #7
 8004532:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004534:	4b0c      	ldr	r3, [pc, #48]	; (8004568 <__NVIC_SetPriorityGrouping+0x44>)
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800453a:	68ba      	ldr	r2, [r7, #8]
 800453c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004540:	4013      	ands	r3, r2
 8004542:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800454c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004550:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004554:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004556:	4a04      	ldr	r2, [pc, #16]	; (8004568 <__NVIC_SetPriorityGrouping+0x44>)
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	60d3      	str	r3, [r2, #12]
}
 800455c:	bf00      	nop
 800455e:	3714      	adds	r7, #20
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr
 8004568:	e000ed00 	.word	0xe000ed00

0800456c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800456c:	b480      	push	{r7}
 800456e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004570:	4b04      	ldr	r3, [pc, #16]	; (8004584 <__NVIC_GetPriorityGrouping+0x18>)
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	0a1b      	lsrs	r3, r3, #8
 8004576:	f003 0307 	and.w	r3, r3, #7
}
 800457a:	4618      	mov	r0, r3
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr
 8004584:	e000ed00 	.word	0xe000ed00

08004588 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	4603      	mov	r3, r0
 8004590:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004596:	2b00      	cmp	r3, #0
 8004598:	db0b      	blt.n	80045b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800459a:	79fb      	ldrb	r3, [r7, #7]
 800459c:	f003 021f 	and.w	r2, r3, #31
 80045a0:	4907      	ldr	r1, [pc, #28]	; (80045c0 <__NVIC_EnableIRQ+0x38>)
 80045a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045a6:	095b      	lsrs	r3, r3, #5
 80045a8:	2001      	movs	r0, #1
 80045aa:	fa00 f202 	lsl.w	r2, r0, r2
 80045ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80045b2:	bf00      	nop
 80045b4:	370c      	adds	r7, #12
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	e000e100 	.word	0xe000e100

080045c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	4603      	mov	r3, r0
 80045cc:	6039      	str	r1, [r7, #0]
 80045ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	db0a      	blt.n	80045ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	b2da      	uxtb	r2, r3
 80045dc:	490c      	ldr	r1, [pc, #48]	; (8004610 <__NVIC_SetPriority+0x4c>)
 80045de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045e2:	0112      	lsls	r2, r2, #4
 80045e4:	b2d2      	uxtb	r2, r2
 80045e6:	440b      	add	r3, r1
 80045e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045ec:	e00a      	b.n	8004604 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	b2da      	uxtb	r2, r3
 80045f2:	4908      	ldr	r1, [pc, #32]	; (8004614 <__NVIC_SetPriority+0x50>)
 80045f4:	79fb      	ldrb	r3, [r7, #7]
 80045f6:	f003 030f 	and.w	r3, r3, #15
 80045fa:	3b04      	subs	r3, #4
 80045fc:	0112      	lsls	r2, r2, #4
 80045fe:	b2d2      	uxtb	r2, r2
 8004600:	440b      	add	r3, r1
 8004602:	761a      	strb	r2, [r3, #24]
}
 8004604:	bf00      	nop
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr
 8004610:	e000e100 	.word	0xe000e100
 8004614:	e000ed00 	.word	0xe000ed00

08004618 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004618:	b480      	push	{r7}
 800461a:	b089      	sub	sp, #36	; 0x24
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f003 0307 	and.w	r3, r3, #7
 800462a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800462c:	69fb      	ldr	r3, [r7, #28]
 800462e:	f1c3 0307 	rsb	r3, r3, #7
 8004632:	2b04      	cmp	r3, #4
 8004634:	bf28      	it	cs
 8004636:	2304      	movcs	r3, #4
 8004638:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	3304      	adds	r3, #4
 800463e:	2b06      	cmp	r3, #6
 8004640:	d902      	bls.n	8004648 <NVIC_EncodePriority+0x30>
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	3b03      	subs	r3, #3
 8004646:	e000      	b.n	800464a <NVIC_EncodePriority+0x32>
 8004648:	2300      	movs	r3, #0
 800464a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800464c:	f04f 32ff 	mov.w	r2, #4294967295
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	fa02 f303 	lsl.w	r3, r2, r3
 8004656:	43da      	mvns	r2, r3
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	401a      	ands	r2, r3
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004660:	f04f 31ff 	mov.w	r1, #4294967295
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	fa01 f303 	lsl.w	r3, r1, r3
 800466a:	43d9      	mvns	r1, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004670:	4313      	orrs	r3, r2
         );
}
 8004672:	4618      	mov	r0, r3
 8004674:	3724      	adds	r7, #36	; 0x24
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
	...

08004680 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	3b01      	subs	r3, #1
 800468c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004690:	d301      	bcc.n	8004696 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004692:	2301      	movs	r3, #1
 8004694:	e00f      	b.n	80046b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004696:	4a0a      	ldr	r2, [pc, #40]	; (80046c0 <SysTick_Config+0x40>)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	3b01      	subs	r3, #1
 800469c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800469e:	210f      	movs	r1, #15
 80046a0:	f04f 30ff 	mov.w	r0, #4294967295
 80046a4:	f7ff ff8e 	bl	80045c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046a8:	4b05      	ldr	r3, [pc, #20]	; (80046c0 <SysTick_Config+0x40>)
 80046aa:	2200      	movs	r2, #0
 80046ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046ae:	4b04      	ldr	r3, [pc, #16]	; (80046c0 <SysTick_Config+0x40>)
 80046b0:	2207      	movs	r2, #7
 80046b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	e000e010 	.word	0xe000e010

080046c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f7ff ff29 	bl	8004524 <__NVIC_SetPriorityGrouping>
}
 80046d2:	bf00      	nop
 80046d4:	3708      	adds	r7, #8
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}

080046da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80046da:	b580      	push	{r7, lr}
 80046dc:	b086      	sub	sp, #24
 80046de:	af00      	add	r7, sp, #0
 80046e0:	4603      	mov	r3, r0
 80046e2:	60b9      	str	r1, [r7, #8]
 80046e4:	607a      	str	r2, [r7, #4]
 80046e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80046e8:	2300      	movs	r3, #0
 80046ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80046ec:	f7ff ff3e 	bl	800456c <__NVIC_GetPriorityGrouping>
 80046f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	68b9      	ldr	r1, [r7, #8]
 80046f6:	6978      	ldr	r0, [r7, #20]
 80046f8:	f7ff ff8e 	bl	8004618 <NVIC_EncodePriority>
 80046fc:	4602      	mov	r2, r0
 80046fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004702:	4611      	mov	r1, r2
 8004704:	4618      	mov	r0, r3
 8004706:	f7ff ff5d 	bl	80045c4 <__NVIC_SetPriority>
}
 800470a:	bf00      	nop
 800470c:	3718      	adds	r7, #24
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}

08004712 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004712:	b580      	push	{r7, lr}
 8004714:	b082      	sub	sp, #8
 8004716:	af00      	add	r7, sp, #0
 8004718:	4603      	mov	r3, r0
 800471a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800471c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004720:	4618      	mov	r0, r3
 8004722:	f7ff ff31 	bl	8004588 <__NVIC_EnableIRQ>
}
 8004726:	bf00      	nop
 8004728:	3708      	adds	r7, #8
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}

0800472e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800472e:	b580      	push	{r7, lr}
 8004730:	b082      	sub	sp, #8
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f7ff ffa2 	bl	8004680 <SysTick_Config>
 800473c:	4603      	mov	r3, r0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3708      	adds	r7, #8
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
	...

08004748 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b086      	sub	sp, #24
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004750:	2300      	movs	r3, #0
 8004752:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004754:	f7ff f838 	bl	80037c8 <HAL_GetTick>
 8004758:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d101      	bne.n	8004764 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e099      	b.n	8004898 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2202      	movs	r2, #2
 8004770:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f022 0201 	bic.w	r2, r2, #1
 8004782:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004784:	e00f      	b.n	80047a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004786:	f7ff f81f 	bl	80037c8 <HAL_GetTick>
 800478a:	4602      	mov	r2, r0
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	2b05      	cmp	r3, #5
 8004792:	d908      	bls.n	80047a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2220      	movs	r2, #32
 8004798:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2203      	movs	r2, #3
 800479e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e078      	b.n	8004898 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0301 	and.w	r3, r3, #1
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1e8      	bne.n	8004786 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80047bc:	697a      	ldr	r2, [r7, #20]
 80047be:	4b38      	ldr	r3, [pc, #224]	; (80048a0 <HAL_DMA_Init+0x158>)
 80047c0:	4013      	ands	r3, r2
 80047c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	685a      	ldr	r2, [r3, #4]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	691b      	ldr	r3, [r3, #16]
 80047d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	699b      	ldr	r3, [r3, #24]
 80047e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6a1b      	ldr	r3, [r3, #32]
 80047f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047f2:	697a      	ldr	r2, [r7, #20]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fc:	2b04      	cmp	r3, #4
 80047fe:	d107      	bne.n	8004810 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004808:	4313      	orrs	r3, r2
 800480a:	697a      	ldr	r2, [r7, #20]
 800480c:	4313      	orrs	r3, r2
 800480e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	697a      	ldr	r2, [r7, #20]
 8004816:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	695b      	ldr	r3, [r3, #20]
 800481e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	f023 0307 	bic.w	r3, r3, #7
 8004826:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482c:	697a      	ldr	r2, [r7, #20]
 800482e:	4313      	orrs	r3, r2
 8004830:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004836:	2b04      	cmp	r3, #4
 8004838:	d117      	bne.n	800486a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800483e:	697a      	ldr	r2, [r7, #20]
 8004840:	4313      	orrs	r3, r2
 8004842:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00e      	beq.n	800486a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f000 fa7b 	bl	8004d48 <DMA_CheckFifoParam>
 8004852:	4603      	mov	r3, r0
 8004854:	2b00      	cmp	r3, #0
 8004856:	d008      	beq.n	800486a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2240      	movs	r2, #64	; 0x40
 800485c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004866:	2301      	movs	r3, #1
 8004868:	e016      	b.n	8004898 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 fa32 	bl	8004cdc <DMA_CalcBaseAndBitshift>
 8004878:	4603      	mov	r3, r0
 800487a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004880:	223f      	movs	r2, #63	; 0x3f
 8004882:	409a      	lsls	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2201      	movs	r2, #1
 8004892:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	3718      	adds	r7, #24
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	e010803f 	.word	0xe010803f

080048a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048b0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80048b2:	f7fe ff89 	bl	80037c8 <HAL_GetTick>
 80048b6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d008      	beq.n	80048d6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2280      	movs	r2, #128	; 0x80
 80048c8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e052      	b.n	800497c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f022 0216 	bic.w	r2, r2, #22
 80048e4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	695a      	ldr	r2, [r3, #20]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80048f4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d103      	bne.n	8004906 <HAL_DMA_Abort+0x62>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004902:	2b00      	cmp	r3, #0
 8004904:	d007      	beq.n	8004916 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f022 0208 	bic.w	r2, r2, #8
 8004914:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f022 0201 	bic.w	r2, r2, #1
 8004924:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004926:	e013      	b.n	8004950 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004928:	f7fe ff4e 	bl	80037c8 <HAL_GetTick>
 800492c:	4602      	mov	r2, r0
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	1ad3      	subs	r3, r2, r3
 8004932:	2b05      	cmp	r3, #5
 8004934:	d90c      	bls.n	8004950 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2220      	movs	r2, #32
 800493a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2203      	movs	r2, #3
 8004948:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e015      	b.n	800497c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b00      	cmp	r3, #0
 800495c:	d1e4      	bne.n	8004928 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004962:	223f      	movs	r2, #63	; 0x3f
 8004964:	409a      	lsls	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2201      	movs	r2, #1
 8004976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800497a:	2300      	movs	r3, #0
}
 800497c:	4618      	mov	r0, r3
 800497e:	3710      	adds	r7, #16
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}

08004984 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004992:	b2db      	uxtb	r3, r3
 8004994:	2b02      	cmp	r3, #2
 8004996:	d004      	beq.n	80049a2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2280      	movs	r2, #128	; 0x80
 800499c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e00c      	b.n	80049bc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2205      	movs	r2, #5
 80049a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f022 0201 	bic.w	r2, r2, #1
 80049b8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80049ba:	2300      	movs	r3, #0
}
 80049bc:	4618      	mov	r0, r3
 80049be:	370c      	adds	r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr

080049c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b086      	sub	sp, #24
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80049d0:	2300      	movs	r3, #0
 80049d2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80049d4:	4b92      	ldr	r3, [pc, #584]	; (8004c20 <HAL_DMA_IRQHandler+0x258>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a92      	ldr	r2, [pc, #584]	; (8004c24 <HAL_DMA_IRQHandler+0x25c>)
 80049da:	fba2 2303 	umull	r2, r3, r2, r3
 80049de:	0a9b      	lsrs	r3, r3, #10
 80049e0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049e6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049f2:	2208      	movs	r2, #8
 80049f4:	409a      	lsls	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	4013      	ands	r3, r2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d01a      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0304 	and.w	r3, r3, #4
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d013      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f022 0204 	bic.w	r2, r2, #4
 8004a1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a20:	2208      	movs	r2, #8
 8004a22:	409a      	lsls	r2, r3
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a2c:	f043 0201 	orr.w	r2, r3, #1
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a38:	2201      	movs	r2, #1
 8004a3a:	409a      	lsls	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	4013      	ands	r3, r2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d012      	beq.n	8004a6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	695b      	ldr	r3, [r3, #20]
 8004a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00b      	beq.n	8004a6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a56:	2201      	movs	r2, #1
 8004a58:	409a      	lsls	r2, r3
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a62:	f043 0202 	orr.w	r2, r3, #2
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a6e:	2204      	movs	r2, #4
 8004a70:	409a      	lsls	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	4013      	ands	r3, r2
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d012      	beq.n	8004aa0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00b      	beq.n	8004aa0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a8c:	2204      	movs	r2, #4
 8004a8e:	409a      	lsls	r2, r3
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a98:	f043 0204 	orr.w	r2, r3, #4
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aa4:	2210      	movs	r2, #16
 8004aa6:	409a      	lsls	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	4013      	ands	r3, r2
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d043      	beq.n	8004b38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d03c      	beq.n	8004b38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ac2:	2210      	movs	r2, #16
 8004ac4:	409a      	lsls	r2, r3
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d018      	beq.n	8004b0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d108      	bne.n	8004af8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d024      	beq.n	8004b38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	4798      	blx	r3
 8004af6:	e01f      	b.n	8004b38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d01b      	beq.n	8004b38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	4798      	blx	r3
 8004b08:	e016      	b.n	8004b38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d107      	bne.n	8004b28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f022 0208 	bic.w	r2, r2, #8
 8004b26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d003      	beq.n	8004b38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b3c:	2220      	movs	r2, #32
 8004b3e:	409a      	lsls	r2, r3
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	4013      	ands	r3, r2
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	f000 808e 	beq.w	8004c66 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0310 	and.w	r3, r3, #16
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	f000 8086 	beq.w	8004c66 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b5e:	2220      	movs	r2, #32
 8004b60:	409a      	lsls	r2, r3
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b05      	cmp	r3, #5
 8004b70:	d136      	bne.n	8004be0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f022 0216 	bic.w	r2, r2, #22
 8004b80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	695a      	ldr	r2, [r3, #20]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d103      	bne.n	8004ba2 <HAL_DMA_IRQHandler+0x1da>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d007      	beq.n	8004bb2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f022 0208 	bic.w	r2, r2, #8
 8004bb0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bb6:	223f      	movs	r2, #63	; 0x3f
 8004bb8:	409a      	lsls	r2, r3
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d07d      	beq.n	8004cd2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	4798      	blx	r3
        }
        return;
 8004bde:	e078      	b.n	8004cd2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d01c      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d108      	bne.n	8004c0e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d030      	beq.n	8004c66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	4798      	blx	r3
 8004c0c:	e02b      	b.n	8004c66 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d027      	beq.n	8004c66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	4798      	blx	r3
 8004c1e:	e022      	b.n	8004c66 <HAL_DMA_IRQHandler+0x29e>
 8004c20:	20000000 	.word	0x20000000
 8004c24:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d10f      	bne.n	8004c56 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f022 0210 	bic.w	r2, r2, #16
 8004c44:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d003      	beq.n	8004c66 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d032      	beq.n	8004cd4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d022      	beq.n	8004cc0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2205      	movs	r2, #5
 8004c7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f022 0201 	bic.w	r2, r2, #1
 8004c90:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	3301      	adds	r3, #1
 8004c96:	60bb      	str	r3, [r7, #8]
 8004c98:	697a      	ldr	r2, [r7, #20]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d307      	bcc.n	8004cae <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0301 	and.w	r3, r3, #1
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d1f2      	bne.n	8004c92 <HAL_DMA_IRQHandler+0x2ca>
 8004cac:	e000      	b.n	8004cb0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004cae:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d005      	beq.n	8004cd4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	4798      	blx	r3
 8004cd0:	e000      	b.n	8004cd4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004cd2:	bf00      	nop
    }
  }
}
 8004cd4:	3718      	adds	r7, #24
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}
 8004cda:	bf00      	nop

08004cdc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b085      	sub	sp, #20
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	3b10      	subs	r3, #16
 8004cec:	4a14      	ldr	r2, [pc, #80]	; (8004d40 <DMA_CalcBaseAndBitshift+0x64>)
 8004cee:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf2:	091b      	lsrs	r3, r3, #4
 8004cf4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004cf6:	4a13      	ldr	r2, [pc, #76]	; (8004d44 <DMA_CalcBaseAndBitshift+0x68>)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	461a      	mov	r2, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2b03      	cmp	r3, #3
 8004d08:	d909      	bls.n	8004d1e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004d12:	f023 0303 	bic.w	r3, r3, #3
 8004d16:	1d1a      	adds	r2, r3, #4
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	659a      	str	r2, [r3, #88]	; 0x58
 8004d1c:	e007      	b.n	8004d2e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004d26:	f023 0303 	bic.w	r3, r3, #3
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3714      	adds	r7, #20
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	aaaaaaab 	.word	0xaaaaaaab
 8004d44:	08008b44 	.word	0x08008b44

08004d48 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b085      	sub	sp, #20
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d50:	2300      	movs	r3, #0
 8004d52:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d58:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d11f      	bne.n	8004da2 <DMA_CheckFifoParam+0x5a>
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	2b03      	cmp	r3, #3
 8004d66:	d856      	bhi.n	8004e16 <DMA_CheckFifoParam+0xce>
 8004d68:	a201      	add	r2, pc, #4	; (adr r2, 8004d70 <DMA_CheckFifoParam+0x28>)
 8004d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d6e:	bf00      	nop
 8004d70:	08004d81 	.word	0x08004d81
 8004d74:	08004d93 	.word	0x08004d93
 8004d78:	08004d81 	.word	0x08004d81
 8004d7c:	08004e17 	.word	0x08004e17
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d046      	beq.n	8004e1a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d90:	e043      	b.n	8004e1a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d96:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d9a:	d140      	bne.n	8004e1e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004da0:	e03d      	b.n	8004e1e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004daa:	d121      	bne.n	8004df0 <DMA_CheckFifoParam+0xa8>
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	2b03      	cmp	r3, #3
 8004db0:	d837      	bhi.n	8004e22 <DMA_CheckFifoParam+0xda>
 8004db2:	a201      	add	r2, pc, #4	; (adr r2, 8004db8 <DMA_CheckFifoParam+0x70>)
 8004db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db8:	08004dc9 	.word	0x08004dc9
 8004dbc:	08004dcf 	.word	0x08004dcf
 8004dc0:	08004dc9 	.word	0x08004dc9
 8004dc4:	08004de1 	.word	0x08004de1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	73fb      	strb	r3, [r7, #15]
      break;
 8004dcc:	e030      	b.n	8004e30 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d025      	beq.n	8004e26 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dde:	e022      	b.n	8004e26 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004de8:	d11f      	bne.n	8004e2a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004dee:	e01c      	b.n	8004e2a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d903      	bls.n	8004dfe <DMA_CheckFifoParam+0xb6>
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	2b03      	cmp	r3, #3
 8004dfa:	d003      	beq.n	8004e04 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004dfc:	e018      	b.n	8004e30 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	73fb      	strb	r3, [r7, #15]
      break;
 8004e02:	e015      	b.n	8004e30 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d00e      	beq.n	8004e2e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	73fb      	strb	r3, [r7, #15]
      break;
 8004e14:	e00b      	b.n	8004e2e <DMA_CheckFifoParam+0xe6>
      break;
 8004e16:	bf00      	nop
 8004e18:	e00a      	b.n	8004e30 <DMA_CheckFifoParam+0xe8>
      break;
 8004e1a:	bf00      	nop
 8004e1c:	e008      	b.n	8004e30 <DMA_CheckFifoParam+0xe8>
      break;
 8004e1e:	bf00      	nop
 8004e20:	e006      	b.n	8004e30 <DMA_CheckFifoParam+0xe8>
      break;
 8004e22:	bf00      	nop
 8004e24:	e004      	b.n	8004e30 <DMA_CheckFifoParam+0xe8>
      break;
 8004e26:	bf00      	nop
 8004e28:	e002      	b.n	8004e30 <DMA_CheckFifoParam+0xe8>
      break;   
 8004e2a:	bf00      	nop
 8004e2c:	e000      	b.n	8004e30 <DMA_CheckFifoParam+0xe8>
      break;
 8004e2e:	bf00      	nop
    }
  } 
  
  return status; 
 8004e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3714      	adds	r7, #20
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop

08004e40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b089      	sub	sp, #36	; 0x24
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004e52:	2300      	movs	r3, #0
 8004e54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e56:	2300      	movs	r3, #0
 8004e58:	61fb      	str	r3, [r7, #28]
 8004e5a:	e165      	b.n	8005128 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	fa02 f303 	lsl.w	r3, r2, r3
 8004e64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	697a      	ldr	r2, [r7, #20]
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	429a      	cmp	r2, r3
 8004e76:	f040 8154 	bne.w	8005122 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f003 0303 	and.w	r3, r3, #3
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d005      	beq.n	8004e92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d130      	bne.n	8004ef4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	005b      	lsls	r3, r3, #1
 8004e9c:	2203      	movs	r2, #3
 8004e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea2:	43db      	mvns	r3, r3
 8004ea4:	69ba      	ldr	r2, [r7, #24]
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	68da      	ldr	r2, [r3, #12]
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	005b      	lsls	r3, r3, #1
 8004eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb6:	69ba      	ldr	r2, [r7, #24]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ec8:	2201      	movs	r2, #1
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed0:	43db      	mvns	r3, r3
 8004ed2:	69ba      	ldr	r2, [r7, #24]
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	091b      	lsrs	r3, r3, #4
 8004ede:	f003 0201 	and.w	r2, r3, #1
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee8:	69ba      	ldr	r2, [r7, #24]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	69ba      	ldr	r2, [r7, #24]
 8004ef2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	f003 0303 	and.w	r3, r3, #3
 8004efc:	2b03      	cmp	r3, #3
 8004efe:	d017      	beq.n	8004f30 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	005b      	lsls	r3, r3, #1
 8004f0a:	2203      	movs	r2, #3
 8004f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f10:	43db      	mvns	r3, r3
 8004f12:	69ba      	ldr	r2, [r7, #24]
 8004f14:	4013      	ands	r3, r2
 8004f16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	689a      	ldr	r2, [r3, #8]
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	005b      	lsls	r3, r3, #1
 8004f20:	fa02 f303 	lsl.w	r3, r2, r3
 8004f24:	69ba      	ldr	r2, [r7, #24]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	69ba      	ldr	r2, [r7, #24]
 8004f2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	f003 0303 	and.w	r3, r3, #3
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d123      	bne.n	8004f84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	08da      	lsrs	r2, r3, #3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	3208      	adds	r2, #8
 8004f44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	f003 0307 	and.w	r3, r3, #7
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	220f      	movs	r2, #15
 8004f54:	fa02 f303 	lsl.w	r3, r2, r3
 8004f58:	43db      	mvns	r3, r3
 8004f5a:	69ba      	ldr	r2, [r7, #24]
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	691a      	ldr	r2, [r3, #16]
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	f003 0307 	and.w	r3, r3, #7
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f70:	69ba      	ldr	r2, [r7, #24]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	08da      	lsrs	r2, r3, #3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	3208      	adds	r2, #8
 8004f7e:	69b9      	ldr	r1, [r7, #24]
 8004f80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	005b      	lsls	r3, r3, #1
 8004f8e:	2203      	movs	r2, #3
 8004f90:	fa02 f303 	lsl.w	r3, r2, r3
 8004f94:	43db      	mvns	r3, r3
 8004f96:	69ba      	ldr	r2, [r7, #24]
 8004f98:	4013      	ands	r3, r2
 8004f9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	f003 0203 	and.w	r2, r3, #3
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	005b      	lsls	r3, r3, #1
 8004fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fac:	69ba      	ldr	r2, [r7, #24]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	69ba      	ldr	r2, [r7, #24]
 8004fb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f000 80ae 	beq.w	8005122 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	60fb      	str	r3, [r7, #12]
 8004fca:	4b5d      	ldr	r3, [pc, #372]	; (8005140 <HAL_GPIO_Init+0x300>)
 8004fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fce:	4a5c      	ldr	r2, [pc, #368]	; (8005140 <HAL_GPIO_Init+0x300>)
 8004fd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fd4:	6453      	str	r3, [r2, #68]	; 0x44
 8004fd6:	4b5a      	ldr	r3, [pc, #360]	; (8005140 <HAL_GPIO_Init+0x300>)
 8004fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fde:	60fb      	str	r3, [r7, #12]
 8004fe0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004fe2:	4a58      	ldr	r2, [pc, #352]	; (8005144 <HAL_GPIO_Init+0x304>)
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	089b      	lsrs	r3, r3, #2
 8004fe8:	3302      	adds	r3, #2
 8004fea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ff0:	69fb      	ldr	r3, [r7, #28]
 8004ff2:	f003 0303 	and.w	r3, r3, #3
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	220f      	movs	r2, #15
 8004ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffe:	43db      	mvns	r3, r3
 8005000:	69ba      	ldr	r2, [r7, #24]
 8005002:	4013      	ands	r3, r2
 8005004:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a4f      	ldr	r2, [pc, #316]	; (8005148 <HAL_GPIO_Init+0x308>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d025      	beq.n	800505a <HAL_GPIO_Init+0x21a>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a4e      	ldr	r2, [pc, #312]	; (800514c <HAL_GPIO_Init+0x30c>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d01f      	beq.n	8005056 <HAL_GPIO_Init+0x216>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a4d      	ldr	r2, [pc, #308]	; (8005150 <HAL_GPIO_Init+0x310>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d019      	beq.n	8005052 <HAL_GPIO_Init+0x212>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a4c      	ldr	r2, [pc, #304]	; (8005154 <HAL_GPIO_Init+0x314>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d013      	beq.n	800504e <HAL_GPIO_Init+0x20e>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a4b      	ldr	r2, [pc, #300]	; (8005158 <HAL_GPIO_Init+0x318>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d00d      	beq.n	800504a <HAL_GPIO_Init+0x20a>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a4a      	ldr	r2, [pc, #296]	; (800515c <HAL_GPIO_Init+0x31c>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d007      	beq.n	8005046 <HAL_GPIO_Init+0x206>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a49      	ldr	r2, [pc, #292]	; (8005160 <HAL_GPIO_Init+0x320>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d101      	bne.n	8005042 <HAL_GPIO_Init+0x202>
 800503e:	2306      	movs	r3, #6
 8005040:	e00c      	b.n	800505c <HAL_GPIO_Init+0x21c>
 8005042:	2307      	movs	r3, #7
 8005044:	e00a      	b.n	800505c <HAL_GPIO_Init+0x21c>
 8005046:	2305      	movs	r3, #5
 8005048:	e008      	b.n	800505c <HAL_GPIO_Init+0x21c>
 800504a:	2304      	movs	r3, #4
 800504c:	e006      	b.n	800505c <HAL_GPIO_Init+0x21c>
 800504e:	2303      	movs	r3, #3
 8005050:	e004      	b.n	800505c <HAL_GPIO_Init+0x21c>
 8005052:	2302      	movs	r3, #2
 8005054:	e002      	b.n	800505c <HAL_GPIO_Init+0x21c>
 8005056:	2301      	movs	r3, #1
 8005058:	e000      	b.n	800505c <HAL_GPIO_Init+0x21c>
 800505a:	2300      	movs	r3, #0
 800505c:	69fa      	ldr	r2, [r7, #28]
 800505e:	f002 0203 	and.w	r2, r2, #3
 8005062:	0092      	lsls	r2, r2, #2
 8005064:	4093      	lsls	r3, r2
 8005066:	69ba      	ldr	r2, [r7, #24]
 8005068:	4313      	orrs	r3, r2
 800506a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800506c:	4935      	ldr	r1, [pc, #212]	; (8005144 <HAL_GPIO_Init+0x304>)
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	089b      	lsrs	r3, r3, #2
 8005072:	3302      	adds	r3, #2
 8005074:	69ba      	ldr	r2, [r7, #24]
 8005076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800507a:	4b3a      	ldr	r3, [pc, #232]	; (8005164 <HAL_GPIO_Init+0x324>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	43db      	mvns	r3, r3
 8005084:	69ba      	ldr	r2, [r7, #24]
 8005086:	4013      	ands	r3, r2
 8005088:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005092:	2b00      	cmp	r3, #0
 8005094:	d003      	beq.n	800509e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8005096:	69ba      	ldr	r2, [r7, #24]
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	4313      	orrs	r3, r2
 800509c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800509e:	4a31      	ldr	r2, [pc, #196]	; (8005164 <HAL_GPIO_Init+0x324>)
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80050a4:	4b2f      	ldr	r3, [pc, #188]	; (8005164 <HAL_GPIO_Init+0x324>)
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	43db      	mvns	r3, r3
 80050ae:	69ba      	ldr	r2, [r7, #24]
 80050b0:	4013      	ands	r3, r2
 80050b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d003      	beq.n	80050c8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80050c0:	69ba      	ldr	r2, [r7, #24]
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80050c8:	4a26      	ldr	r2, [pc, #152]	; (8005164 <HAL_GPIO_Init+0x324>)
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80050ce:	4b25      	ldr	r3, [pc, #148]	; (8005164 <HAL_GPIO_Init+0x324>)
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	43db      	mvns	r3, r3
 80050d8:	69ba      	ldr	r2, [r7, #24]
 80050da:	4013      	ands	r3, r2
 80050dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d003      	beq.n	80050f2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80050ea:	69ba      	ldr	r2, [r7, #24]
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80050f2:	4a1c      	ldr	r2, [pc, #112]	; (8005164 <HAL_GPIO_Init+0x324>)
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80050f8:	4b1a      	ldr	r3, [pc, #104]	; (8005164 <HAL_GPIO_Init+0x324>)
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	43db      	mvns	r3, r3
 8005102:	69ba      	ldr	r2, [r7, #24]
 8005104:	4013      	ands	r3, r2
 8005106:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005110:	2b00      	cmp	r3, #0
 8005112:	d003      	beq.n	800511c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005114:	69ba      	ldr	r2, [r7, #24]
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	4313      	orrs	r3, r2
 800511a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800511c:	4a11      	ldr	r2, [pc, #68]	; (8005164 <HAL_GPIO_Init+0x324>)
 800511e:	69bb      	ldr	r3, [r7, #24]
 8005120:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	3301      	adds	r3, #1
 8005126:	61fb      	str	r3, [r7, #28]
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	2b0f      	cmp	r3, #15
 800512c:	f67f ae96 	bls.w	8004e5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005130:	bf00      	nop
 8005132:	bf00      	nop
 8005134:	3724      	adds	r7, #36	; 0x24
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop
 8005140:	40023800 	.word	0x40023800
 8005144:	40013800 	.word	0x40013800
 8005148:	40020000 	.word	0x40020000
 800514c:	40020400 	.word	0x40020400
 8005150:	40020800 	.word	0x40020800
 8005154:	40020c00 	.word	0x40020c00
 8005158:	40021000 	.word	0x40021000
 800515c:	40021400 	.word	0x40021400
 8005160:	40021800 	.word	0x40021800
 8005164:	40013c00 	.word	0x40013c00

08005168 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	460b      	mov	r3, r1
 8005172:	807b      	strh	r3, [r7, #2]
 8005174:	4613      	mov	r3, r2
 8005176:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005178:	787b      	ldrb	r3, [r7, #1]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d003      	beq.n	8005186 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800517e:	887a      	ldrh	r2, [r7, #2]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005184:	e003      	b.n	800518e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005186:	887b      	ldrh	r3, [r7, #2]
 8005188:	041a      	lsls	r2, r3, #16
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	619a      	str	r2, [r3, #24]
}
 800518e:	bf00      	nop
 8005190:	370c      	adds	r7, #12
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr

0800519a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800519a:	b480      	push	{r7}
 800519c:	b085      	sub	sp, #20
 800519e:	af00      	add	r7, sp, #0
 80051a0:	6078      	str	r0, [r7, #4]
 80051a2:	460b      	mov	r3, r1
 80051a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80051ac:	887a      	ldrh	r2, [r7, #2]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	4013      	ands	r3, r2
 80051b2:	041a      	lsls	r2, r3, #16
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	43d9      	mvns	r1, r3
 80051b8:	887b      	ldrh	r3, [r7, #2]
 80051ba:	400b      	ands	r3, r1
 80051bc:	431a      	orrs	r2, r3
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	619a      	str	r2, [r3, #24]
}
 80051c2:	bf00      	nop
 80051c4:	3714      	adds	r7, #20
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr

080051ce <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80051ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051d0:	b08f      	sub	sp, #60	; 0x3c
 80051d2:	af0a      	add	r7, sp, #40	; 0x28
 80051d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d101      	bne.n	80051e0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	e116      	b.n	800540e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d106      	bne.n	8005200 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f7fd ffe8 	bl	80031d0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2203      	movs	r2, #3
 8005204:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800520c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005210:	2b00      	cmp	r3, #0
 8005212:	d102      	bne.n	800521a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2200      	movs	r2, #0
 8005218:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4618      	mov	r0, r3
 8005220:	f003 f9ef 	bl	8008602 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	603b      	str	r3, [r7, #0]
 800522a:	687e      	ldr	r6, [r7, #4]
 800522c:	466d      	mov	r5, sp
 800522e:	f106 0410 	add.w	r4, r6, #16
 8005232:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005234:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005236:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005238:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800523a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800523e:	e885 0003 	stmia.w	r5, {r0, r1}
 8005242:	1d33      	adds	r3, r6, #4
 8005244:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005246:	6838      	ldr	r0, [r7, #0]
 8005248:	f003 f97a 	bl	8008540 <USB_CoreInit>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d005      	beq.n	800525e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2202      	movs	r2, #2
 8005256:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e0d7      	b.n	800540e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2100      	movs	r1, #0
 8005264:	4618      	mov	r0, r3
 8005266:	f003 f9dd 	bl	8008624 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800526a:	2300      	movs	r3, #0
 800526c:	73fb      	strb	r3, [r7, #15]
 800526e:	e04a      	b.n	8005306 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005270:	7bfa      	ldrb	r2, [r7, #15]
 8005272:	6879      	ldr	r1, [r7, #4]
 8005274:	4613      	mov	r3, r2
 8005276:	00db      	lsls	r3, r3, #3
 8005278:	1a9b      	subs	r3, r3, r2
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	440b      	add	r3, r1
 800527e:	333d      	adds	r3, #61	; 0x3d
 8005280:	2201      	movs	r2, #1
 8005282:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005284:	7bfa      	ldrb	r2, [r7, #15]
 8005286:	6879      	ldr	r1, [r7, #4]
 8005288:	4613      	mov	r3, r2
 800528a:	00db      	lsls	r3, r3, #3
 800528c:	1a9b      	subs	r3, r3, r2
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	440b      	add	r3, r1
 8005292:	333c      	adds	r3, #60	; 0x3c
 8005294:	7bfa      	ldrb	r2, [r7, #15]
 8005296:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005298:	7bfa      	ldrb	r2, [r7, #15]
 800529a:	7bfb      	ldrb	r3, [r7, #15]
 800529c:	b298      	uxth	r0, r3
 800529e:	6879      	ldr	r1, [r7, #4]
 80052a0:	4613      	mov	r3, r2
 80052a2:	00db      	lsls	r3, r3, #3
 80052a4:	1a9b      	subs	r3, r3, r2
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	440b      	add	r3, r1
 80052aa:	3342      	adds	r3, #66	; 0x42
 80052ac:	4602      	mov	r2, r0
 80052ae:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80052b0:	7bfa      	ldrb	r2, [r7, #15]
 80052b2:	6879      	ldr	r1, [r7, #4]
 80052b4:	4613      	mov	r3, r2
 80052b6:	00db      	lsls	r3, r3, #3
 80052b8:	1a9b      	subs	r3, r3, r2
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	440b      	add	r3, r1
 80052be:	333f      	adds	r3, #63	; 0x3f
 80052c0:	2200      	movs	r2, #0
 80052c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80052c4:	7bfa      	ldrb	r2, [r7, #15]
 80052c6:	6879      	ldr	r1, [r7, #4]
 80052c8:	4613      	mov	r3, r2
 80052ca:	00db      	lsls	r3, r3, #3
 80052cc:	1a9b      	subs	r3, r3, r2
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	440b      	add	r3, r1
 80052d2:	3344      	adds	r3, #68	; 0x44
 80052d4:	2200      	movs	r2, #0
 80052d6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80052d8:	7bfa      	ldrb	r2, [r7, #15]
 80052da:	6879      	ldr	r1, [r7, #4]
 80052dc:	4613      	mov	r3, r2
 80052de:	00db      	lsls	r3, r3, #3
 80052e0:	1a9b      	subs	r3, r3, r2
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	440b      	add	r3, r1
 80052e6:	3348      	adds	r3, #72	; 0x48
 80052e8:	2200      	movs	r2, #0
 80052ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80052ec:	7bfa      	ldrb	r2, [r7, #15]
 80052ee:	6879      	ldr	r1, [r7, #4]
 80052f0:	4613      	mov	r3, r2
 80052f2:	00db      	lsls	r3, r3, #3
 80052f4:	1a9b      	subs	r3, r3, r2
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	440b      	add	r3, r1
 80052fa:	3350      	adds	r3, #80	; 0x50
 80052fc:	2200      	movs	r2, #0
 80052fe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005300:	7bfb      	ldrb	r3, [r7, #15]
 8005302:	3301      	adds	r3, #1
 8005304:	73fb      	strb	r3, [r7, #15]
 8005306:	7bfa      	ldrb	r2, [r7, #15]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	429a      	cmp	r2, r3
 800530e:	d3af      	bcc.n	8005270 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005310:	2300      	movs	r3, #0
 8005312:	73fb      	strb	r3, [r7, #15]
 8005314:	e044      	b.n	80053a0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005316:	7bfa      	ldrb	r2, [r7, #15]
 8005318:	6879      	ldr	r1, [r7, #4]
 800531a:	4613      	mov	r3, r2
 800531c:	00db      	lsls	r3, r3, #3
 800531e:	1a9b      	subs	r3, r3, r2
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	440b      	add	r3, r1
 8005324:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005328:	2200      	movs	r2, #0
 800532a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800532c:	7bfa      	ldrb	r2, [r7, #15]
 800532e:	6879      	ldr	r1, [r7, #4]
 8005330:	4613      	mov	r3, r2
 8005332:	00db      	lsls	r3, r3, #3
 8005334:	1a9b      	subs	r3, r3, r2
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	440b      	add	r3, r1
 800533a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800533e:	7bfa      	ldrb	r2, [r7, #15]
 8005340:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005342:	7bfa      	ldrb	r2, [r7, #15]
 8005344:	6879      	ldr	r1, [r7, #4]
 8005346:	4613      	mov	r3, r2
 8005348:	00db      	lsls	r3, r3, #3
 800534a:	1a9b      	subs	r3, r3, r2
 800534c:	009b      	lsls	r3, r3, #2
 800534e:	440b      	add	r3, r1
 8005350:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005354:	2200      	movs	r2, #0
 8005356:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005358:	7bfa      	ldrb	r2, [r7, #15]
 800535a:	6879      	ldr	r1, [r7, #4]
 800535c:	4613      	mov	r3, r2
 800535e:	00db      	lsls	r3, r3, #3
 8005360:	1a9b      	subs	r3, r3, r2
 8005362:	009b      	lsls	r3, r3, #2
 8005364:	440b      	add	r3, r1
 8005366:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800536a:	2200      	movs	r2, #0
 800536c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800536e:	7bfa      	ldrb	r2, [r7, #15]
 8005370:	6879      	ldr	r1, [r7, #4]
 8005372:	4613      	mov	r3, r2
 8005374:	00db      	lsls	r3, r3, #3
 8005376:	1a9b      	subs	r3, r3, r2
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	440b      	add	r3, r1
 800537c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005380:	2200      	movs	r2, #0
 8005382:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005384:	7bfa      	ldrb	r2, [r7, #15]
 8005386:	6879      	ldr	r1, [r7, #4]
 8005388:	4613      	mov	r3, r2
 800538a:	00db      	lsls	r3, r3, #3
 800538c:	1a9b      	subs	r3, r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	440b      	add	r3, r1
 8005392:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005396:	2200      	movs	r2, #0
 8005398:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800539a:	7bfb      	ldrb	r3, [r7, #15]
 800539c:	3301      	adds	r3, #1
 800539e:	73fb      	strb	r3, [r7, #15]
 80053a0:	7bfa      	ldrb	r2, [r7, #15]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d3b5      	bcc.n	8005316 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	603b      	str	r3, [r7, #0]
 80053b0:	687e      	ldr	r6, [r7, #4]
 80053b2:	466d      	mov	r5, sp
 80053b4:	f106 0410 	add.w	r4, r6, #16
 80053b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80053ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80053bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80053be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80053c0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80053c4:	e885 0003 	stmia.w	r5, {r0, r1}
 80053c8:	1d33      	adds	r3, r6, #4
 80053ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80053cc:	6838      	ldr	r0, [r7, #0]
 80053ce:	f003 f953 	bl	8008678 <USB_DevInit>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d005      	beq.n	80053e4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2202      	movs	r2, #2
 80053dc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e014      	b.n	800540e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  #if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d102      	bne.n	8005402 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f000 f80a 	bl	8005416 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4618      	mov	r0, r3
 8005408:	f003 faf5 	bl	80089f6 <USB_DevDisconnect>

  return HAL_OK;
 800540c:	2300      	movs	r3, #0
}
 800540e:	4618      	mov	r0, r3
 8005410:	3714      	adds	r7, #20
 8005412:	46bd      	mov	sp, r7
 8005414:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005416 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005416:	b480      	push	{r7}
 8005418:	b085      	sub	sp, #20
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2200      	movs	r2, #0
 8005430:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005448:	f043 0303 	orr.w	r3, r3, #3
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3714      	adds	r7, #20
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr
	...

08005460 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d101      	bne.n	8005474 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	e0cc      	b.n	800560e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005474:	4b68      	ldr	r3, [pc, #416]	; (8005618 <HAL_RCC_ClockConfig+0x1b8>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0307 	and.w	r3, r3, #7
 800547c:	683a      	ldr	r2, [r7, #0]
 800547e:	429a      	cmp	r2, r3
 8005480:	d90c      	bls.n	800549c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005482:	4b65      	ldr	r3, [pc, #404]	; (8005618 <HAL_RCC_ClockConfig+0x1b8>)
 8005484:	683a      	ldr	r2, [r7, #0]
 8005486:	b2d2      	uxtb	r2, r2
 8005488:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800548a:	4b63      	ldr	r3, [pc, #396]	; (8005618 <HAL_RCC_ClockConfig+0x1b8>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f003 0307 	and.w	r3, r3, #7
 8005492:	683a      	ldr	r2, [r7, #0]
 8005494:	429a      	cmp	r2, r3
 8005496:	d001      	beq.n	800549c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e0b8      	b.n	800560e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f003 0302 	and.w	r3, r3, #2
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d020      	beq.n	80054ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0304 	and.w	r3, r3, #4
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d005      	beq.n	80054c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80054b4:	4b59      	ldr	r3, [pc, #356]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	4a58      	ldr	r2, [pc, #352]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 80054ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80054be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0308 	and.w	r3, r3, #8
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d005      	beq.n	80054d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054cc:	4b53      	ldr	r3, [pc, #332]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	4a52      	ldr	r2, [pc, #328]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 80054d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80054d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054d8:	4b50      	ldr	r3, [pc, #320]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	494d      	ldr	r1, [pc, #308]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 80054e6:	4313      	orrs	r3, r2
 80054e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f003 0301 	and.w	r3, r3, #1
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d044      	beq.n	8005580 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d107      	bne.n	800550e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054fe:	4b47      	ldr	r3, [pc, #284]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d119      	bne.n	800553e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e07f      	b.n	800560e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	2b02      	cmp	r3, #2
 8005514:	d003      	beq.n	800551e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800551a:	2b03      	cmp	r3, #3
 800551c:	d107      	bne.n	800552e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800551e:	4b3f      	ldr	r3, [pc, #252]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005526:	2b00      	cmp	r3, #0
 8005528:	d109      	bne.n	800553e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e06f      	b.n	800560e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800552e:	4b3b      	ldr	r3, [pc, #236]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0302 	and.w	r3, r3, #2
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e067      	b.n	800560e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800553e:	4b37      	ldr	r3, [pc, #220]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	f023 0203 	bic.w	r2, r3, #3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	4934      	ldr	r1, [pc, #208]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 800554c:	4313      	orrs	r3, r2
 800554e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005550:	f7fe f93a 	bl	80037c8 <HAL_GetTick>
 8005554:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005556:	e00a      	b.n	800556e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005558:	f7fe f936 	bl	80037c8 <HAL_GetTick>
 800555c:	4602      	mov	r2, r0
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	f241 3288 	movw	r2, #5000	; 0x1388
 8005566:	4293      	cmp	r3, r2
 8005568:	d901      	bls.n	800556e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e04f      	b.n	800560e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800556e:	4b2b      	ldr	r3, [pc, #172]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f003 020c 	and.w	r2, r3, #12
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	429a      	cmp	r2, r3
 800557e:	d1eb      	bne.n	8005558 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005580:	4b25      	ldr	r3, [pc, #148]	; (8005618 <HAL_RCC_ClockConfig+0x1b8>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 0307 	and.w	r3, r3, #7
 8005588:	683a      	ldr	r2, [r7, #0]
 800558a:	429a      	cmp	r2, r3
 800558c:	d20c      	bcs.n	80055a8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800558e:	4b22      	ldr	r3, [pc, #136]	; (8005618 <HAL_RCC_ClockConfig+0x1b8>)
 8005590:	683a      	ldr	r2, [r7, #0]
 8005592:	b2d2      	uxtb	r2, r2
 8005594:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005596:	4b20      	ldr	r3, [pc, #128]	; (8005618 <HAL_RCC_ClockConfig+0x1b8>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0307 	and.w	r3, r3, #7
 800559e:	683a      	ldr	r2, [r7, #0]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d001      	beq.n	80055a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
 80055a6:	e032      	b.n	800560e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0304 	and.w	r3, r3, #4
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d008      	beq.n	80055c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055b4:	4b19      	ldr	r3, [pc, #100]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	4916      	ldr	r1, [pc, #88]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 80055c2:	4313      	orrs	r3, r2
 80055c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 0308 	and.w	r3, r3, #8
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d009      	beq.n	80055e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055d2:	4b12      	ldr	r3, [pc, #72]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	00db      	lsls	r3, r3, #3
 80055e0:	490e      	ldr	r1, [pc, #56]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 80055e2:	4313      	orrs	r3, r2
 80055e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80055e6:	f000 f821 	bl	800562c <HAL_RCC_GetSysClockFreq>
 80055ea:	4602      	mov	r2, r0
 80055ec:	4b0b      	ldr	r3, [pc, #44]	; (800561c <HAL_RCC_ClockConfig+0x1bc>)
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	091b      	lsrs	r3, r3, #4
 80055f2:	f003 030f 	and.w	r3, r3, #15
 80055f6:	490a      	ldr	r1, [pc, #40]	; (8005620 <HAL_RCC_ClockConfig+0x1c0>)
 80055f8:	5ccb      	ldrb	r3, [r1, r3]
 80055fa:	fa22 f303 	lsr.w	r3, r2, r3
 80055fe:	4a09      	ldr	r2, [pc, #36]	; (8005624 <HAL_RCC_ClockConfig+0x1c4>)
 8005600:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005602:	4b09      	ldr	r3, [pc, #36]	; (8005628 <HAL_RCC_ClockConfig+0x1c8>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4618      	mov	r0, r3
 8005608:	f7fe f89a 	bl	8003740 <HAL_InitTick>

  return HAL_OK;
 800560c:	2300      	movs	r3, #0
}
 800560e:	4618      	mov	r0, r3
 8005610:	3710      	adds	r7, #16
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	40023c00 	.word	0x40023c00
 800561c:	40023800 	.word	0x40023800
 8005620:	08008b2c 	.word	0x08008b2c
 8005624:	20000000 	.word	0x20000000
 8005628:	20000004 	.word	0x20000004

0800562c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800562c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005630:	b084      	sub	sp, #16
 8005632:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005634:	2300      	movs	r3, #0
 8005636:	607b      	str	r3, [r7, #4]
 8005638:	2300      	movs	r3, #0
 800563a:	60fb      	str	r3, [r7, #12]
 800563c:	2300      	movs	r3, #0
 800563e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005640:	2300      	movs	r3, #0
 8005642:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005644:	4b67      	ldr	r3, [pc, #412]	; (80057e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	f003 030c 	and.w	r3, r3, #12
 800564c:	2b08      	cmp	r3, #8
 800564e:	d00d      	beq.n	800566c <HAL_RCC_GetSysClockFreq+0x40>
 8005650:	2b08      	cmp	r3, #8
 8005652:	f200 80bd 	bhi.w	80057d0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8005656:	2b00      	cmp	r3, #0
 8005658:	d002      	beq.n	8005660 <HAL_RCC_GetSysClockFreq+0x34>
 800565a:	2b04      	cmp	r3, #4
 800565c:	d003      	beq.n	8005666 <HAL_RCC_GetSysClockFreq+0x3a>
 800565e:	e0b7      	b.n	80057d0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005660:	4b61      	ldr	r3, [pc, #388]	; (80057e8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005662:	60bb      	str	r3, [r7, #8]
       break;
 8005664:	e0b7      	b.n	80057d6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005666:	4b61      	ldr	r3, [pc, #388]	; (80057ec <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005668:	60bb      	str	r3, [r7, #8]
      break;
 800566a:	e0b4      	b.n	80057d6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800566c:	4b5d      	ldr	r3, [pc, #372]	; (80057e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005674:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005676:	4b5b      	ldr	r3, [pc, #364]	; (80057e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d04d      	beq.n	800571e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005682:	4b58      	ldr	r3, [pc, #352]	; (80057e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	099b      	lsrs	r3, r3, #6
 8005688:	461a      	mov	r2, r3
 800568a:	f04f 0300 	mov.w	r3, #0
 800568e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005692:	f04f 0100 	mov.w	r1, #0
 8005696:	ea02 0800 	and.w	r8, r2, r0
 800569a:	ea03 0901 	and.w	r9, r3, r1
 800569e:	4640      	mov	r0, r8
 80056a0:	4649      	mov	r1, r9
 80056a2:	f04f 0200 	mov.w	r2, #0
 80056a6:	f04f 0300 	mov.w	r3, #0
 80056aa:	014b      	lsls	r3, r1, #5
 80056ac:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80056b0:	0142      	lsls	r2, r0, #5
 80056b2:	4610      	mov	r0, r2
 80056b4:	4619      	mov	r1, r3
 80056b6:	ebb0 0008 	subs.w	r0, r0, r8
 80056ba:	eb61 0109 	sbc.w	r1, r1, r9
 80056be:	f04f 0200 	mov.w	r2, #0
 80056c2:	f04f 0300 	mov.w	r3, #0
 80056c6:	018b      	lsls	r3, r1, #6
 80056c8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80056cc:	0182      	lsls	r2, r0, #6
 80056ce:	1a12      	subs	r2, r2, r0
 80056d0:	eb63 0301 	sbc.w	r3, r3, r1
 80056d4:	f04f 0000 	mov.w	r0, #0
 80056d8:	f04f 0100 	mov.w	r1, #0
 80056dc:	00d9      	lsls	r1, r3, #3
 80056de:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80056e2:	00d0      	lsls	r0, r2, #3
 80056e4:	4602      	mov	r2, r0
 80056e6:	460b      	mov	r3, r1
 80056e8:	eb12 0208 	adds.w	r2, r2, r8
 80056ec:	eb43 0309 	adc.w	r3, r3, r9
 80056f0:	f04f 0000 	mov.w	r0, #0
 80056f4:	f04f 0100 	mov.w	r1, #0
 80056f8:	0259      	lsls	r1, r3, #9
 80056fa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80056fe:	0250      	lsls	r0, r2, #9
 8005700:	4602      	mov	r2, r0
 8005702:	460b      	mov	r3, r1
 8005704:	4610      	mov	r0, r2
 8005706:	4619      	mov	r1, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	461a      	mov	r2, r3
 800570c:	f04f 0300 	mov.w	r3, #0
 8005710:	f7fb f9c0 	bl	8000a94 <__aeabi_uldivmod>
 8005714:	4602      	mov	r2, r0
 8005716:	460b      	mov	r3, r1
 8005718:	4613      	mov	r3, r2
 800571a:	60fb      	str	r3, [r7, #12]
 800571c:	e04a      	b.n	80057b4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800571e:	4b31      	ldr	r3, [pc, #196]	; (80057e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	099b      	lsrs	r3, r3, #6
 8005724:	461a      	mov	r2, r3
 8005726:	f04f 0300 	mov.w	r3, #0
 800572a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800572e:	f04f 0100 	mov.w	r1, #0
 8005732:	ea02 0400 	and.w	r4, r2, r0
 8005736:	ea03 0501 	and.w	r5, r3, r1
 800573a:	4620      	mov	r0, r4
 800573c:	4629      	mov	r1, r5
 800573e:	f04f 0200 	mov.w	r2, #0
 8005742:	f04f 0300 	mov.w	r3, #0
 8005746:	014b      	lsls	r3, r1, #5
 8005748:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800574c:	0142      	lsls	r2, r0, #5
 800574e:	4610      	mov	r0, r2
 8005750:	4619      	mov	r1, r3
 8005752:	1b00      	subs	r0, r0, r4
 8005754:	eb61 0105 	sbc.w	r1, r1, r5
 8005758:	f04f 0200 	mov.w	r2, #0
 800575c:	f04f 0300 	mov.w	r3, #0
 8005760:	018b      	lsls	r3, r1, #6
 8005762:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005766:	0182      	lsls	r2, r0, #6
 8005768:	1a12      	subs	r2, r2, r0
 800576a:	eb63 0301 	sbc.w	r3, r3, r1
 800576e:	f04f 0000 	mov.w	r0, #0
 8005772:	f04f 0100 	mov.w	r1, #0
 8005776:	00d9      	lsls	r1, r3, #3
 8005778:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800577c:	00d0      	lsls	r0, r2, #3
 800577e:	4602      	mov	r2, r0
 8005780:	460b      	mov	r3, r1
 8005782:	1912      	adds	r2, r2, r4
 8005784:	eb45 0303 	adc.w	r3, r5, r3
 8005788:	f04f 0000 	mov.w	r0, #0
 800578c:	f04f 0100 	mov.w	r1, #0
 8005790:	0299      	lsls	r1, r3, #10
 8005792:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005796:	0290      	lsls	r0, r2, #10
 8005798:	4602      	mov	r2, r0
 800579a:	460b      	mov	r3, r1
 800579c:	4610      	mov	r0, r2
 800579e:	4619      	mov	r1, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	461a      	mov	r2, r3
 80057a4:	f04f 0300 	mov.w	r3, #0
 80057a8:	f7fb f974 	bl	8000a94 <__aeabi_uldivmod>
 80057ac:	4602      	mov	r2, r0
 80057ae:	460b      	mov	r3, r1
 80057b0:	4613      	mov	r3, r2
 80057b2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80057b4:	4b0b      	ldr	r3, [pc, #44]	; (80057e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	0c1b      	lsrs	r3, r3, #16
 80057ba:	f003 0303 	and.w	r3, r3, #3
 80057be:	3301      	adds	r3, #1
 80057c0:	005b      	lsls	r3, r3, #1
 80057c2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057cc:	60bb      	str	r3, [r7, #8]
      break;
 80057ce:	e002      	b.n	80057d6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80057d0:	4b05      	ldr	r3, [pc, #20]	; (80057e8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80057d2:	60bb      	str	r3, [r7, #8]
      break;
 80057d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057d6:	68bb      	ldr	r3, [r7, #8]
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3710      	adds	r7, #16
 80057dc:	46bd      	mov	sp, r7
 80057de:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80057e2:	bf00      	nop
 80057e4:	40023800 	.word	0x40023800
 80057e8:	00f42400 	.word	0x00f42400
 80057ec:	007a1200 	.word	0x007a1200

080057f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057f0:	b480      	push	{r7}
 80057f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057f4:	4b03      	ldr	r3, [pc, #12]	; (8005804 <HAL_RCC_GetHCLKFreq+0x14>)
 80057f6:	681b      	ldr	r3, [r3, #0]
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop
 8005804:	20000000 	.word	0x20000000

08005808 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800580c:	f7ff fff0 	bl	80057f0 <HAL_RCC_GetHCLKFreq>
 8005810:	4602      	mov	r2, r0
 8005812:	4b05      	ldr	r3, [pc, #20]	; (8005828 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	0a9b      	lsrs	r3, r3, #10
 8005818:	f003 0307 	and.w	r3, r3, #7
 800581c:	4903      	ldr	r1, [pc, #12]	; (800582c <HAL_RCC_GetPCLK1Freq+0x24>)
 800581e:	5ccb      	ldrb	r3, [r1, r3]
 8005820:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005824:	4618      	mov	r0, r3
 8005826:	bd80      	pop	{r7, pc}
 8005828:	40023800 	.word	0x40023800
 800582c:	08008b3c 	.word	0x08008b3c

08005830 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005834:	f7ff ffdc 	bl	80057f0 <HAL_RCC_GetHCLKFreq>
 8005838:	4602      	mov	r2, r0
 800583a:	4b05      	ldr	r3, [pc, #20]	; (8005850 <HAL_RCC_GetPCLK2Freq+0x20>)
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	0b5b      	lsrs	r3, r3, #13
 8005840:	f003 0307 	and.w	r3, r3, #7
 8005844:	4903      	ldr	r1, [pc, #12]	; (8005854 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005846:	5ccb      	ldrb	r3, [r1, r3]
 8005848:	fa22 f303 	lsr.w	r3, r2, r3
}
 800584c:	4618      	mov	r0, r3
 800584e:	bd80      	pop	{r7, pc}
 8005850:	40023800 	.word	0x40023800
 8005854:	08008b3c 	.word	0x08008b3c

08005858 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b088      	sub	sp, #32
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005860:	2300      	movs	r3, #0
 8005862:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg1 = 0U;
 8005864:	2300      	movs	r3, #0
 8005866:	617b      	str	r3, [r7, #20]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
 8005868:	2300      	movs	r3, #0
 800586a:	613b      	str	r3, [r7, #16]
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 800586c:	2300      	movs	r3, #0
 800586e:	61fb      	str	r3, [r7, #28]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0301 	and.w	r3, r3, #1
 8005878:	2b00      	cmp	r3, #0
 800587a:	d010      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x46>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800587c:	4b7a      	ldr	r3, [pc, #488]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800587e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005882:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	69db      	ldr	r3, [r3, #28]
 800588a:	4977      	ldr	r1, [pc, #476]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800588c:	4313      	orrs	r3, r2
 800588e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	69db      	ldr	r3, [r3, #28]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d101      	bne.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      plli2sused = 1U;
 800589a:	2301      	movs	r3, #1
 800589c:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f003 0302 	and.w	r3, r3, #2
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d010      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80058aa:	4b6f      	ldr	r3, [pc, #444]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80058ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058b0:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a1b      	ldr	r3, [r3, #32]
 80058b8:	496b      	ldr	r1, [pc, #428]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80058ba:	4313      	orrs	r3, r2
 80058bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6a1b      	ldr	r3, [r3, #32]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d101      	bne.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      plli2sused = 1U;
 80058c8:	2301      	movs	r3, #1
 80058ca:	61fb      	str	r3, [r7, #28]
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*----------------------- SAI1 Block A configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d022      	beq.n	800591e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
 80058d8:	4b63      	ldr	r3, [pc, #396]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80058da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058de:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058e6:	4960      	ldr	r1, [pc, #384]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80058e8:	4313      	orrs	r3, r2
 80058ea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d101      	bne.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      plli2sused = 1U;
 80058f6:	2301      	movs	r3, #1
 80058f8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005902:	d10c      	bne.n	800591e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8005904:	4b58      	ldr	r3, [pc, #352]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005906:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800590a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	3b01      	subs	r3, #1
 8005914:	021b      	lsls	r3, r3, #8
 8005916:	4954      	ldr	r1, [pc, #336]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005918:	4313      	orrs	r3, r2
 800591a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------- SAI1 Block B configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005926:	2b00      	cmp	r3, #0
 8005928:	d022      	beq.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
 800592a:	4b4f      	ldr	r3, [pc, #316]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800592c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005930:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005938:	494b      	ldr	r1, [pc, #300]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800593a:	4313      	orrs	r3, r2
 800593c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005944:	2b00      	cmp	r3, #0
 8005946:	d101      	bne.n	800594c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8005948:	2301      	movs	r3, #1
 800594a:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005950:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005954:	d10c      	bne.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8005956:	4b44      	ldr	r3, [pc, #272]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005958:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800595c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	695b      	ldr	r3, [r3, #20]
 8005964:	3b01      	subs	r3, #1
 8005966:	021b      	lsls	r3, r3, #8
 8005968:	493f      	ldr	r1, [pc, #252]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800596a:	4313      	orrs	r3, r2
 800596c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f003 0308 	and.w	r3, r3, #8
 8005978:	2b00      	cmp	r3, #0
 800597a:	f000 808a 	beq.w	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800597e:	2300      	movs	r3, #0
 8005980:	60fb      	str	r3, [r7, #12]
 8005982:	4b39      	ldr	r3, [pc, #228]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005986:	4a38      	ldr	r2, [pc, #224]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800598c:	6413      	str	r3, [r2, #64]	; 0x40
 800598e:	4b36      	ldr	r3, [pc, #216]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005996:	60fb      	str	r3, [r7, #12]
 8005998:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800599a:	4b34      	ldr	r3, [pc, #208]	; (8005a6c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a33      	ldr	r2, [pc, #204]	; (8005a6c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 80059a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059a4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80059a6:	f7fd ff0f 	bl	80037c8 <HAL_GetTick>
 80059aa:	61b8      	str	r0, [r7, #24]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80059ac:	e008      	b.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80059ae:	f7fd ff0b 	bl	80037c8 <HAL_GetTick>
 80059b2:	4602      	mov	r2, r0
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	1ad3      	subs	r3, r2, r3
 80059b8:	2b02      	cmp	r3, #2
 80059ba:	d901      	bls.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e1d1      	b.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80059c0:	4b2a      	ldr	r3, [pc, #168]	; (8005a6c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d0f0      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x156>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059cc:	4b26      	ldr	r3, [pc, #152]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80059ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059d4:	617b      	str	r3, [r7, #20]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d02f      	beq.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d028      	beq.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059ea:	4b1f      	ldr	r3, [pc, #124]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80059ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059f2:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059f4:	4b1e      	ldr	r3, [pc, #120]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 80059f6:	2201      	movs	r2, #1
 80059f8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059fa:	4b1d      	ldr	r3, [pc, #116]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 80059fc:	2200      	movs	r2, #0
 80059fe:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005a00:	4a19      	ldr	r2, [pc, #100]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005a06:	4b18      	ldr	r3, [pc, #96]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d114      	bne.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005a12:	f7fd fed9 	bl	80037c8 <HAL_GetTick>
 8005a16:	61b8      	str	r0, [r7, #24]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a18:	e00a      	b.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a1a:	f7fd fed5 	bl	80037c8 <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d901      	bls.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	e199      	b.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a30:	4b0d      	ldr	r3, [pc, #52]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005a32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a34:	f003 0302 	and.w	r3, r3, #2
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d0ee      	beq.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a48:	d114      	bne.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8005a4a:	4b07      	ldr	r3, [pc, #28]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a56:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005a5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a5e:	4902      	ldr	r1, [pc, #8]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005a60:	4313      	orrs	r3, r2
 8005a62:	608b      	str	r3, [r1, #8]
 8005a64:	e00c      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8005a66:	bf00      	nop
 8005a68:	40023800 	.word	0x40023800
 8005a6c:	40007000 	.word	0x40007000
 8005a70:	42470e40 	.word	0x42470e40
 8005a74:	4b89      	ldr	r3, [pc, #548]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	4a88      	ldr	r2, [pc, #544]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005a7a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005a7e:	6093      	str	r3, [r2, #8]
 8005a80:	4b86      	ldr	r3, [pc, #536]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005a82:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a8c:	4983      	ldr	r1, [pc, #524]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f003 0304 	and.w	r3, r3, #4
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d004      	beq.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 8005aa4:	4b7e      	ldr	r3, [pc, #504]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8005aa6:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f003 0310 	and.w	r3, r3, #16
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d00a      	beq.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8005ab4:	4b79      	ldr	r3, [pc, #484]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005aba:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ac2:	4976      	ldr	r1, [pc, #472]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 0320 	and.w	r3, r3, #32
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d011      	beq.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005ad6:	4b71      	ldr	r3, [pc, #452]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005ad8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005adc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ae4:	496d      	ldr	r1, [pc, #436]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005af0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005af4:	d101      	bne.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    {
      plli2sused = 1U;
 8005af6:	2301      	movs	r3, #1
 8005af8:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00a      	beq.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8005b06:	4b65      	ldr	r3, [pc, #404]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005b08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b0c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b14:	4961      	ldr	r1, [pc, #388]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d004      	beq.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2b80      	cmp	r3, #128	; 0x80
 8005b28:	f040 80c6 	bne.w	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005b2c:	4b5d      	ldr	r3, [pc, #372]	; (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8005b2e:	2200      	movs	r2, #0
 8005b30:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b32:	f7fd fe49 	bl	80037c8 <HAL_GetTick>
 8005b36:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b38:	e008      	b.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005b3a:	f7fd fe45 	bl	80037c8 <HAL_GetTick>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	69bb      	ldr	r3, [r7, #24]
 8005b42:	1ad3      	subs	r3, r2, r3
 8005b44:	2b02      	cmp	r3, #2
 8005b46:	d901      	bls.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b48:	2303      	movs	r3, #3
 8005b4a:	e10b      	b.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b4c:	4b53      	ldr	r3, [pc, #332]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d1f0      	bne.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8005b58:	4a53      	ldr	r2, [pc, #332]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b5e:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0301 	and.w	r3, r3, #1
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d003      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	69db      	ldr	r3, [r3, #28]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d023      	beq.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d003      	beq.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x330>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6a1b      	ldr	r3, [r3, #32]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d019      	beq.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 0320 	and.w	r3, r3, #32
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d004      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x346>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b9c:	d00e      	beq.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d019      	beq.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x386>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d115      	bne.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x386>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005bba:	d110      	bne.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x386>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	685a      	ldr	r2, [r3, #4]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	019b      	lsls	r3, r3, #6
 8005bc6:	431a      	orrs	r2, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	061b      	lsls	r3, r3, #24
 8005bce:	431a      	orrs	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	691b      	ldr	r3, [r3, #16]
 8005bd4:	071b      	lsls	r3, r3, #28
 8005bd6:	4931      	ldr	r1, [pc, #196]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

#if defined(STM32F413xx) || defined(STM32F423xx)
    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d003      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d009      	beq.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d026      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d122      	bne.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Check for PLLI2S/DIVR parameters */
      assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005c06:	4b25      	ldr	r3, [pc, #148]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005c08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c0c:	0e1b      	lsrs	r3, r3, #24
 8005c0e:	f003 030f 	and.w	r3, r3, #15
 8005c12:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	685a      	ldr	r2, [r3, #4]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	019b      	lsls	r3, r3, #6
 8005c1e:	431a      	orrs	r2, r3
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	061b      	lsls	r3, r3, #24
 8005c24:	431a      	orrs	r2, r3
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	691b      	ldr	r3, [r3, #16]
 8005c2a:	071b      	lsls	r3, r3, #28
 8005c2c:	491b      	ldr	r1, [pc, #108]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
 8005c34:	4b19      	ldr	r3, [pc, #100]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005c36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c3a:	f023 021f 	bic.w	r2, r3, #31
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	699b      	ldr	r3, [r3, #24]
 8005c42:	3b01      	subs	r3, #1
 8005c44:	4915      	ldr	r1, [pc, #84]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005c46:	4313      	orrs	r3, r2
 8005c48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d010      	beq.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x422>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685a      	ldr	r2, [r3, #4]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	019b      	lsls	r3, r3, #6
 8005c62:	431a      	orrs	r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	061b      	lsls	r3, r3, #24
 8005c6a:	431a      	orrs	r2, r3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	691b      	ldr	r3, [r3, #16]
 8005c70:	071b      	lsls	r3, r3, #28
 8005c72:	490a      	ldr	r1, [pc, #40]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005c74:	4313      	orrs	r3, r2
 8005c76:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005c7a:	4b0a      	ldr	r3, [pc, #40]	; (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005c80:	f7fd fda2 	bl	80037c8 <HAL_GetTick>
 8005c84:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c86:	e011      	b.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005c88:	f7fd fd9e 	bl	80037c8 <HAL_GetTick>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	69bb      	ldr	r3, [r7, #24]
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	2b02      	cmp	r3, #2
 8005c94:	d90a      	bls.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x454>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e064      	b.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8005c9a:	bf00      	nop
 8005c9c:	40023800 	.word	0x40023800
 8005ca0:	424711e0 	.word	0x424711e0
 8005ca4:	42470068 	.word	0x42470068
 8005ca8:	424710d8 	.word	0x424710d8
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005cac:	4b2f      	ldr	r3, [pc, #188]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d0e7      	beq.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x430>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d00a      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005cc4:	4b29      	ldr	r3, [pc, #164]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8005cc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005cca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cd2:	4926      	ldr	r1, [pc, #152]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00a      	beq.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005ce6:	4b21      	ldr	r3, [pc, #132]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8005ce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005cec:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf4:	491d      	ldr	r1, [pc, #116]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*-------------------- DFSDM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d00a      	beq.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8005d08:	4b18      	ldr	r3, [pc, #96]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8005d0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d0e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d16:	4915      	ldr	r1, [pc, #84]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM2 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_AUDIO)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00a      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
 8005d2a:	4b10      	ldr	r3, [pc, #64]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8005d2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d30:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d38:	490c      	ldr	r1, [pc, #48]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d00a      	beq.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d4c:	4b07      	ldr	r3, [pc, #28]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8005d4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d52:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d5a:	4904      	ldr	r1, [pc, #16]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005d62:	2300      	movs	r3, #0
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3720      	adds	r7, #32
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}
 8005d6c:	40023800 	.word	0x40023800

08005d70 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b086      	sub	sp, #24
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d101      	bne.n	8005d82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e270      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 0301 	and.w	r3, r3, #1
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d075      	beq.n	8005e7a <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005d8e:	4ba3      	ldr	r3, [pc, #652]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f003 030c 	and.w	r3, r3, #12
 8005d96:	2b04      	cmp	r3, #4
 8005d98:	d00c      	beq.n	8005db4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d9a:	4ba0      	ldr	r3, [pc, #640]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005da2:	2b08      	cmp	r3, #8
 8005da4:	d112      	bne.n	8005dcc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005da6:	4b9d      	ldr	r3, [pc, #628]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005dae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005db2:	d10b      	bne.n	8005dcc <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005db4:	4b99      	ldr	r3, [pc, #612]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d05b      	beq.n	8005e78 <HAL_RCC_OscConfig+0x108>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d157      	bne.n	8005e78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e24b      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005dd4:	d106      	bne.n	8005de4 <HAL_RCC_OscConfig+0x74>
 8005dd6:	4b91      	ldr	r3, [pc, #580]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a90      	ldr	r2, [pc, #576]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005ddc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005de0:	6013      	str	r3, [r2, #0]
 8005de2:	e01d      	b.n	8005e20 <HAL_RCC_OscConfig+0xb0>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005dec:	d10c      	bne.n	8005e08 <HAL_RCC_OscConfig+0x98>
 8005dee:	4b8b      	ldr	r3, [pc, #556]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a8a      	ldr	r2, [pc, #552]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005df4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005df8:	6013      	str	r3, [r2, #0]
 8005dfa:	4b88      	ldr	r3, [pc, #544]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a87      	ldr	r2, [pc, #540]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005e00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e04:	6013      	str	r3, [r2, #0]
 8005e06:	e00b      	b.n	8005e20 <HAL_RCC_OscConfig+0xb0>
 8005e08:	4b84      	ldr	r3, [pc, #528]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a83      	ldr	r2, [pc, #524]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005e0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e12:	6013      	str	r3, [r2, #0]
 8005e14:	4b81      	ldr	r3, [pc, #516]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a80      	ldr	r2, [pc, #512]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005e1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d013      	beq.n	8005e50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e28:	f7fd fcce 	bl	80037c8 <HAL_GetTick>
 8005e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e2e:	e008      	b.n	8005e42 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e30:	f7fd fcca 	bl	80037c8 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b64      	cmp	r3, #100	; 0x64
 8005e3c:	d901      	bls.n	8005e42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e210      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e42:	4b76      	ldr	r3, [pc, #472]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d0f0      	beq.n	8005e30 <HAL_RCC_OscConfig+0xc0>
 8005e4e:	e014      	b.n	8005e7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e50:	f7fd fcba 	bl	80037c8 <HAL_GetTick>
 8005e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e56:	e008      	b.n	8005e6a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e58:	f7fd fcb6 	bl	80037c8 <HAL_GetTick>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	2b64      	cmp	r3, #100	; 0x64
 8005e64:	d901      	bls.n	8005e6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e66:	2303      	movs	r3, #3
 8005e68:	e1fc      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e6a:	4b6c      	ldr	r3, [pc, #432]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d1f0      	bne.n	8005e58 <HAL_RCC_OscConfig+0xe8>
 8005e76:	e000      	b.n	8005e7a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0302 	and.w	r3, r3, #2
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d063      	beq.n	8005f4e <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005e86:	4b65      	ldr	r3, [pc, #404]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	f003 030c 	and.w	r3, r3, #12
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d00b      	beq.n	8005eaa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e92:	4b62      	ldr	r3, [pc, #392]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005e9a:	2b08      	cmp	r3, #8
 8005e9c:	d11c      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e9e:	4b5f      	ldr	r3, [pc, #380]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d116      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005eaa:	4b5c      	ldr	r3, [pc, #368]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f003 0302 	and.w	r3, r3, #2
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d005      	beq.n	8005ec2 <HAL_RCC_OscConfig+0x152>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	68db      	ldr	r3, [r3, #12]
 8005eba:	2b01      	cmp	r3, #1
 8005ebc:	d001      	beq.n	8005ec2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e1d0      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ec2:	4b56      	ldr	r3, [pc, #344]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	691b      	ldr	r3, [r3, #16]
 8005ece:	00db      	lsls	r3, r3, #3
 8005ed0:	4952      	ldr	r1, [pc, #328]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ed6:	e03a      	b.n	8005f4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d020      	beq.n	8005f22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ee0:	4b4f      	ldr	r3, [pc, #316]	; (8006020 <HAL_RCC_OscConfig+0x2b0>)
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ee6:	f7fd fc6f 	bl	80037c8 <HAL_GetTick>
 8005eea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005eec:	e008      	b.n	8005f00 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005eee:	f7fd fc6b 	bl	80037c8 <HAL_GetTick>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	1ad3      	subs	r3, r2, r3
 8005ef8:	2b02      	cmp	r3, #2
 8005efa:	d901      	bls.n	8005f00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e1b1      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f00:	4b46      	ldr	r3, [pc, #280]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0302 	and.w	r3, r3, #2
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d0f0      	beq.n	8005eee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f0c:	4b43      	ldr	r3, [pc, #268]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	691b      	ldr	r3, [r3, #16]
 8005f18:	00db      	lsls	r3, r3, #3
 8005f1a:	4940      	ldr	r1, [pc, #256]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	600b      	str	r3, [r1, #0]
 8005f20:	e015      	b.n	8005f4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f22:	4b3f      	ldr	r3, [pc, #252]	; (8006020 <HAL_RCC_OscConfig+0x2b0>)
 8005f24:	2200      	movs	r2, #0
 8005f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f28:	f7fd fc4e 	bl	80037c8 <HAL_GetTick>
 8005f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f2e:	e008      	b.n	8005f42 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f30:	f7fd fc4a 	bl	80037c8 <HAL_GetTick>
 8005f34:	4602      	mov	r2, r0
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	2b02      	cmp	r3, #2
 8005f3c:	d901      	bls.n	8005f42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	e190      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f42:	4b36      	ldr	r3, [pc, #216]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 0302 	and.w	r3, r3, #2
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d1f0      	bne.n	8005f30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f003 0308 	and.w	r3, r3, #8
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d030      	beq.n	8005fbc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	695b      	ldr	r3, [r3, #20]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d016      	beq.n	8005f90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f62:	4b30      	ldr	r3, [pc, #192]	; (8006024 <HAL_RCC_OscConfig+0x2b4>)
 8005f64:	2201      	movs	r2, #1
 8005f66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f68:	f7fd fc2e 	bl	80037c8 <HAL_GetTick>
 8005f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f6e:	e008      	b.n	8005f82 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f70:	f7fd fc2a 	bl	80037c8 <HAL_GetTick>
 8005f74:	4602      	mov	r2, r0
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	1ad3      	subs	r3, r2, r3
 8005f7a:	2b02      	cmp	r3, #2
 8005f7c:	d901      	bls.n	8005f82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f7e:	2303      	movs	r3, #3
 8005f80:	e170      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f82:	4b26      	ldr	r3, [pc, #152]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005f84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f86:	f003 0302 	and.w	r3, r3, #2
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d0f0      	beq.n	8005f70 <HAL_RCC_OscConfig+0x200>
 8005f8e:	e015      	b.n	8005fbc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f90:	4b24      	ldr	r3, [pc, #144]	; (8006024 <HAL_RCC_OscConfig+0x2b4>)
 8005f92:	2200      	movs	r2, #0
 8005f94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f96:	f7fd fc17 	bl	80037c8 <HAL_GetTick>
 8005f9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f9c:	e008      	b.n	8005fb0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f9e:	f7fd fc13 	bl	80037c8 <HAL_GetTick>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	1ad3      	subs	r3, r2, r3
 8005fa8:	2b02      	cmp	r3, #2
 8005faa:	d901      	bls.n	8005fb0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005fac:	2303      	movs	r3, #3
 8005fae:	e159      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fb0:	4b1a      	ldr	r3, [pc, #104]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005fb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fb4:	f003 0302 	and.w	r3, r3, #2
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d1f0      	bne.n	8005f9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 0304 	and.w	r3, r3, #4
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	f000 80a0 	beq.w	800610a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fce:	4b13      	ldr	r3, [pc, #76]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d10f      	bne.n	8005ffa <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fda:	2300      	movs	r3, #0
 8005fdc:	60bb      	str	r3, [r7, #8]
 8005fde:	4b0f      	ldr	r3, [pc, #60]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fe2:	4a0e      	ldr	r2, [pc, #56]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005fe4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fe8:	6413      	str	r3, [r2, #64]	; 0x40
 8005fea:	4b0c      	ldr	r3, [pc, #48]	; (800601c <HAL_RCC_OscConfig+0x2ac>)
 8005fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ff2:	60bb      	str	r3, [r7, #8]
 8005ff4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ffa:	4b0b      	ldr	r3, [pc, #44]	; (8006028 <HAL_RCC_OscConfig+0x2b8>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006002:	2b00      	cmp	r3, #0
 8006004:	d121      	bne.n	800604a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006006:	4b08      	ldr	r3, [pc, #32]	; (8006028 <HAL_RCC_OscConfig+0x2b8>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a07      	ldr	r2, [pc, #28]	; (8006028 <HAL_RCC_OscConfig+0x2b8>)
 800600c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006010:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006012:	f7fd fbd9 	bl	80037c8 <HAL_GetTick>
 8006016:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006018:	e011      	b.n	800603e <HAL_RCC_OscConfig+0x2ce>
 800601a:	bf00      	nop
 800601c:	40023800 	.word	0x40023800
 8006020:	42470000 	.word	0x42470000
 8006024:	42470e80 	.word	0x42470e80
 8006028:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800602c:	f7fd fbcc 	bl	80037c8 <HAL_GetTick>
 8006030:	4602      	mov	r2, r0
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	2b02      	cmp	r3, #2
 8006038:	d901      	bls.n	800603e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e112      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800603e:	4b8b      	ldr	r3, [pc, #556]	; (800626c <HAL_RCC_OscConfig+0x4fc>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006046:	2b00      	cmp	r3, #0
 8006048:	d0f0      	beq.n	800602c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	2b01      	cmp	r3, #1
 8006050:	d106      	bne.n	8006060 <HAL_RCC_OscConfig+0x2f0>
 8006052:	4b87      	ldr	r3, [pc, #540]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 8006054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006056:	4a86      	ldr	r2, [pc, #536]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 8006058:	f043 0301 	orr.w	r3, r3, #1
 800605c:	6713      	str	r3, [r2, #112]	; 0x70
 800605e:	e01c      	b.n	800609a <HAL_RCC_OscConfig+0x32a>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	2b05      	cmp	r3, #5
 8006066:	d10c      	bne.n	8006082 <HAL_RCC_OscConfig+0x312>
 8006068:	4b81      	ldr	r3, [pc, #516]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 800606a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800606c:	4a80      	ldr	r2, [pc, #512]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 800606e:	f043 0304 	orr.w	r3, r3, #4
 8006072:	6713      	str	r3, [r2, #112]	; 0x70
 8006074:	4b7e      	ldr	r3, [pc, #504]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 8006076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006078:	4a7d      	ldr	r2, [pc, #500]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 800607a:	f043 0301 	orr.w	r3, r3, #1
 800607e:	6713      	str	r3, [r2, #112]	; 0x70
 8006080:	e00b      	b.n	800609a <HAL_RCC_OscConfig+0x32a>
 8006082:	4b7b      	ldr	r3, [pc, #492]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 8006084:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006086:	4a7a      	ldr	r2, [pc, #488]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 8006088:	f023 0301 	bic.w	r3, r3, #1
 800608c:	6713      	str	r3, [r2, #112]	; 0x70
 800608e:	4b78      	ldr	r3, [pc, #480]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 8006090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006092:	4a77      	ldr	r2, [pc, #476]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 8006094:	f023 0304 	bic.w	r3, r3, #4
 8006098:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d015      	beq.n	80060ce <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060a2:	f7fd fb91 	bl	80037c8 <HAL_GetTick>
 80060a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060a8:	e00a      	b.n	80060c0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060aa:	f7fd fb8d 	bl	80037c8 <HAL_GetTick>
 80060ae:	4602      	mov	r2, r0
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	1ad3      	subs	r3, r2, r3
 80060b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d901      	bls.n	80060c0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80060bc:	2303      	movs	r3, #3
 80060be:	e0d1      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060c0:	4b6b      	ldr	r3, [pc, #428]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 80060c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060c4:	f003 0302 	and.w	r3, r3, #2
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d0ee      	beq.n	80060aa <HAL_RCC_OscConfig+0x33a>
 80060cc:	e014      	b.n	80060f8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060ce:	f7fd fb7b 	bl	80037c8 <HAL_GetTick>
 80060d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060d4:	e00a      	b.n	80060ec <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060d6:	f7fd fb77 	bl	80037c8 <HAL_GetTick>
 80060da:	4602      	mov	r2, r0
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d901      	bls.n	80060ec <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80060e8:	2303      	movs	r3, #3
 80060ea:	e0bb      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060ec:	4b60      	ldr	r3, [pc, #384]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 80060ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060f0:	f003 0302 	and.w	r3, r3, #2
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d1ee      	bne.n	80060d6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060f8:	7dfb      	ldrb	r3, [r7, #23]
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d105      	bne.n	800610a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060fe:	4b5c      	ldr	r3, [pc, #368]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 8006100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006102:	4a5b      	ldr	r2, [pc, #364]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 8006104:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006108:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	699b      	ldr	r3, [r3, #24]
 800610e:	2b00      	cmp	r3, #0
 8006110:	f000 80a7 	beq.w	8006262 <HAL_RCC_OscConfig+0x4f2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006114:	4b56      	ldr	r3, [pc, #344]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	f003 030c 	and.w	r3, r3, #12
 800611c:	2b08      	cmp	r3, #8
 800611e:	d060      	beq.n	80061e2 <HAL_RCC_OscConfig+0x472>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	699b      	ldr	r3, [r3, #24]
 8006124:	2b02      	cmp	r3, #2
 8006126:	d145      	bne.n	80061b4 <HAL_RCC_OscConfig+0x444>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006128:	4b52      	ldr	r3, [pc, #328]	; (8006274 <HAL_RCC_OscConfig+0x504>)
 800612a:	2200      	movs	r2, #0
 800612c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800612e:	f7fd fb4b 	bl	80037c8 <HAL_GetTick>
 8006132:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006134:	e008      	b.n	8006148 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006136:	f7fd fb47 	bl	80037c8 <HAL_GetTick>
 800613a:	4602      	mov	r2, r0
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	1ad3      	subs	r3, r2, r3
 8006140:	2b02      	cmp	r3, #2
 8006142:	d901      	bls.n	8006148 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006144:	2303      	movs	r3, #3
 8006146:	e08d      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006148:	4b49      	ldr	r3, [pc, #292]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1f0      	bne.n	8006136 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	69da      	ldr	r2, [r3, #28]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6a1b      	ldr	r3, [r3, #32]
 800615c:	431a      	orrs	r2, r3
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006162:	019b      	lsls	r3, r3, #6
 8006164:	431a      	orrs	r2, r3
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800616a:	085b      	lsrs	r3, r3, #1
 800616c:	3b01      	subs	r3, #1
 800616e:	041b      	lsls	r3, r3, #16
 8006170:	431a      	orrs	r2, r3
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006176:	061b      	lsls	r3, r3, #24
 8006178:	431a      	orrs	r2, r3
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800617e:	071b      	lsls	r3, r3, #28
 8006180:	493b      	ldr	r1, [pc, #236]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 8006182:	4313      	orrs	r3, r2
 8006184:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006186:	4b3b      	ldr	r3, [pc, #236]	; (8006274 <HAL_RCC_OscConfig+0x504>)
 8006188:	2201      	movs	r2, #1
 800618a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800618c:	f7fd fb1c 	bl	80037c8 <HAL_GetTick>
 8006190:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006192:	e008      	b.n	80061a6 <HAL_RCC_OscConfig+0x436>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006194:	f7fd fb18 	bl	80037c8 <HAL_GetTick>
 8006198:	4602      	mov	r2, r0
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d901      	bls.n	80061a6 <HAL_RCC_OscConfig+0x436>
          {
            return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e05e      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061a6:	4b32      	ldr	r3, [pc, #200]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d0f0      	beq.n	8006194 <HAL_RCC_OscConfig+0x424>
 80061b2:	e056      	b.n	8006262 <HAL_RCC_OscConfig+0x4f2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061b4:	4b2f      	ldr	r3, [pc, #188]	; (8006274 <HAL_RCC_OscConfig+0x504>)
 80061b6:	2200      	movs	r2, #0
 80061b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ba:	f7fd fb05 	bl	80037c8 <HAL_GetTick>
 80061be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061c0:	e008      	b.n	80061d4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061c2:	f7fd fb01 	bl	80037c8 <HAL_GetTick>
 80061c6:	4602      	mov	r2, r0
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	1ad3      	subs	r3, r2, r3
 80061cc:	2b02      	cmp	r3, #2
 80061ce:	d901      	bls.n	80061d4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80061d0:	2303      	movs	r3, #3
 80061d2:	e047      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061d4:	4b26      	ldr	r3, [pc, #152]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1f0      	bne.n	80061c2 <HAL_RCC_OscConfig+0x452>
 80061e0:	e03f      	b.n	8006262 <HAL_RCC_OscConfig+0x4f2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	699b      	ldr	r3, [r3, #24]
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d101      	bne.n	80061ee <HAL_RCC_OscConfig+0x47e>
      {
        return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	e03a      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80061ee:	4b20      	ldr	r3, [pc, #128]	; (8006270 <HAL_RCC_OscConfig+0x500>)
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	699b      	ldr	r3, [r3, #24]
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d030      	beq.n	800625e <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006206:	429a      	cmp	r2, r3
 8006208:	d129      	bne.n	800625e <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006214:	429a      	cmp	r2, r3
 8006216:	d122      	bne.n	800625e <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006218:	68fa      	ldr	r2, [r7, #12]
 800621a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800621e:	4013      	ands	r3, r2
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006224:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006226:	4293      	cmp	r3, r2
 8006228:	d119      	bne.n	800625e <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006234:	085b      	lsrs	r3, r3, #1
 8006236:	3b01      	subs	r3, #1
 8006238:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800623a:	429a      	cmp	r2, r3
 800623c:	d10f      	bne.n	800625e <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006248:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800624a:	429a      	cmp	r2, r3
 800624c:	d107      	bne.n	800625e <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006258:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800625a:	429a      	cmp	r2, r3
 800625c:	d001      	beq.n	8006262 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e000      	b.n	8006264 <HAL_RCC_OscConfig+0x4f4>
        }
      }
    }
  }
  return HAL_OK;
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	3718      	adds	r7, #24
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	40007000 	.word	0x40007000
 8006270:	40023800 	.word	0x40023800
 8006274:	42470060 	.word	0x42470060

08006278 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b082      	sub	sp, #8
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d101      	bne.n	800628a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	e041      	b.n	800630e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006290:	b2db      	uxtb	r3, r3
 8006292:	2b00      	cmp	r3, #0
 8006294:	d106      	bne.n	80062a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f7fc fe64 	bl	8002f6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2202      	movs	r2, #2
 80062a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	3304      	adds	r3, #4
 80062b4:	4619      	mov	r1, r3
 80062b6:	4610      	mov	r0, r2
 80062b8:	f000 fe5c 	bl	8006f74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2201      	movs	r2, #1
 80062e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	3708      	adds	r7, #8
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}

08006316 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006316:	b580      	push	{r7, lr}
 8006318:	b082      	sub	sp, #8
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d101      	bne.n	8006328 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e041      	b.n	80063ac <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800632e:	b2db      	uxtb	r3, r3
 8006330:	2b00      	cmp	r3, #0
 8006332:	d106      	bne.n	8006342 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 f839 	bl	80063b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2202      	movs	r2, #2
 8006346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	3304      	adds	r3, #4
 8006352:	4619      	mov	r1, r3
 8006354:	4610      	mov	r0, r2
 8006356:	f000 fe0d 	bl	8006f74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2201      	movs	r2, #1
 800635e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2201      	movs	r2, #1
 8006366:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2201      	movs	r2, #1
 800636e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2201      	movs	r2, #1
 8006376:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2201      	movs	r2, #1
 800637e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2201      	movs	r2, #1
 8006386:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2201      	movs	r2, #1
 800638e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2201      	movs	r2, #1
 8006396:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063aa:	2300      	movs	r3, #0
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3708      	adds	r7, #8
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80063bc:	bf00      	nop
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr

080063c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b084      	sub	sp, #16
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
 80063d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d109      	bne.n	80063ec <HAL_TIM_PWM_Start+0x24>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	bf14      	ite	ne
 80063e4:	2301      	movne	r3, #1
 80063e6:	2300      	moveq	r3, #0
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	e022      	b.n	8006432 <HAL_TIM_PWM_Start+0x6a>
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	2b04      	cmp	r3, #4
 80063f0:	d109      	bne.n	8006406 <HAL_TIM_PWM_Start+0x3e>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	bf14      	ite	ne
 80063fe:	2301      	movne	r3, #1
 8006400:	2300      	moveq	r3, #0
 8006402:	b2db      	uxtb	r3, r3
 8006404:	e015      	b.n	8006432 <HAL_TIM_PWM_Start+0x6a>
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	2b08      	cmp	r3, #8
 800640a:	d109      	bne.n	8006420 <HAL_TIM_PWM_Start+0x58>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006412:	b2db      	uxtb	r3, r3
 8006414:	2b01      	cmp	r3, #1
 8006416:	bf14      	ite	ne
 8006418:	2301      	movne	r3, #1
 800641a:	2300      	moveq	r3, #0
 800641c:	b2db      	uxtb	r3, r3
 800641e:	e008      	b.n	8006432 <HAL_TIM_PWM_Start+0x6a>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006426:	b2db      	uxtb	r3, r3
 8006428:	2b01      	cmp	r3, #1
 800642a:	bf14      	ite	ne
 800642c:	2301      	movne	r3, #1
 800642e:	2300      	moveq	r3, #0
 8006430:	b2db      	uxtb	r3, r3
 8006432:	2b00      	cmp	r3, #0
 8006434:	d001      	beq.n	800643a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e07c      	b.n	8006534 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d104      	bne.n	800644a <HAL_TIM_PWM_Start+0x82>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2202      	movs	r2, #2
 8006444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006448:	e013      	b.n	8006472 <HAL_TIM_PWM_Start+0xaa>
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	2b04      	cmp	r3, #4
 800644e:	d104      	bne.n	800645a <HAL_TIM_PWM_Start+0x92>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2202      	movs	r2, #2
 8006454:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006458:	e00b      	b.n	8006472 <HAL_TIM_PWM_Start+0xaa>
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	2b08      	cmp	r3, #8
 800645e:	d104      	bne.n	800646a <HAL_TIM_PWM_Start+0xa2>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2202      	movs	r2, #2
 8006464:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006468:	e003      	b.n	8006472 <HAL_TIM_PWM_Start+0xaa>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2202      	movs	r2, #2
 800646e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	2201      	movs	r2, #1
 8006478:	6839      	ldr	r1, [r7, #0]
 800647a:	4618      	mov	r0, r3
 800647c:	f001 fa1c 	bl	80078b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a2d      	ldr	r2, [pc, #180]	; (800653c <HAL_TIM_PWM_Start+0x174>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d004      	beq.n	8006494 <HAL_TIM_PWM_Start+0xcc>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a2c      	ldr	r2, [pc, #176]	; (8006540 <HAL_TIM_PWM_Start+0x178>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d101      	bne.n	8006498 <HAL_TIM_PWM_Start+0xd0>
 8006494:	2301      	movs	r3, #1
 8006496:	e000      	b.n	800649a <HAL_TIM_PWM_Start+0xd2>
 8006498:	2300      	movs	r3, #0
 800649a:	2b00      	cmp	r3, #0
 800649c:	d007      	beq.n	80064ae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80064ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a22      	ldr	r2, [pc, #136]	; (800653c <HAL_TIM_PWM_Start+0x174>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d022      	beq.n	80064fe <HAL_TIM_PWM_Start+0x136>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064c0:	d01d      	beq.n	80064fe <HAL_TIM_PWM_Start+0x136>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a1f      	ldr	r2, [pc, #124]	; (8006544 <HAL_TIM_PWM_Start+0x17c>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d018      	beq.n	80064fe <HAL_TIM_PWM_Start+0x136>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a1d      	ldr	r2, [pc, #116]	; (8006548 <HAL_TIM_PWM_Start+0x180>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d013      	beq.n	80064fe <HAL_TIM_PWM_Start+0x136>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a1c      	ldr	r2, [pc, #112]	; (800654c <HAL_TIM_PWM_Start+0x184>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d00e      	beq.n	80064fe <HAL_TIM_PWM_Start+0x136>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a16      	ldr	r2, [pc, #88]	; (8006540 <HAL_TIM_PWM_Start+0x178>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d009      	beq.n	80064fe <HAL_TIM_PWM_Start+0x136>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a18      	ldr	r2, [pc, #96]	; (8006550 <HAL_TIM_PWM_Start+0x188>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d004      	beq.n	80064fe <HAL_TIM_PWM_Start+0x136>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a16      	ldr	r2, [pc, #88]	; (8006554 <HAL_TIM_PWM_Start+0x18c>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d111      	bne.n	8006522 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f003 0307 	and.w	r3, r3, #7
 8006508:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2b06      	cmp	r3, #6
 800650e:	d010      	beq.n	8006532 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f042 0201 	orr.w	r2, r2, #1
 800651e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006520:	e007      	b.n	8006532 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f042 0201 	orr.w	r2, r2, #1
 8006530:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006532:	2300      	movs	r3, #0
}
 8006534:	4618      	mov	r0, r3
 8006536:	3710      	adds	r7, #16
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}
 800653c:	40010000 	.word	0x40010000
 8006540:	40010400 	.word	0x40010400
 8006544:	40000400 	.word	0x40000400
 8006548:	40000800 	.word	0x40000800
 800654c:	40000c00 	.word	0x40000c00
 8006550:	40014000 	.word	0x40014000
 8006554:	40001800 	.word	0x40001800

08006558 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b082      	sub	sp, #8
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d101      	bne.n	800656a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e041      	b.n	80065ee <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006570:	b2db      	uxtb	r3, r3
 8006572:	2b00      	cmp	r3, #0
 8006574:	d106      	bne.n	8006584 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 f839 	bl	80065f6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2202      	movs	r2, #2
 8006588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	3304      	adds	r3, #4
 8006594:	4619      	mov	r1, r3
 8006596:	4610      	mov	r0, r2
 8006598:	f000 fcec 	bl	8006f74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2201      	movs	r2, #1
 80065a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2201      	movs	r2, #1
 80065d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065ec:	2300      	movs	r3, #0
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3708      	adds	r7, #8
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}

080065f6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80065f6:	b480      	push	{r7}
 80065f8:	b083      	sub	sp, #12
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80065fe:	bf00      	nop
 8006600:	370c      	adds	r7, #12
 8006602:	46bd      	mov	sp, r7
 8006604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006608:	4770      	bx	lr
	...

0800660c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b084      	sub	sp, #16
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d104      	bne.n	8006626 <HAL_TIM_IC_Start_IT+0x1a>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006622:	b2db      	uxtb	r3, r3
 8006624:	e013      	b.n	800664e <HAL_TIM_IC_Start_IT+0x42>
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	2b04      	cmp	r3, #4
 800662a:	d104      	bne.n	8006636 <HAL_TIM_IC_Start_IT+0x2a>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006632:	b2db      	uxtb	r3, r3
 8006634:	e00b      	b.n	800664e <HAL_TIM_IC_Start_IT+0x42>
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	2b08      	cmp	r3, #8
 800663a:	d104      	bne.n	8006646 <HAL_TIM_IC_Start_IT+0x3a>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006642:	b2db      	uxtb	r3, r3
 8006644:	e003      	b.n	800664e <HAL_TIM_IC_Start_IT+0x42>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800664c:	b2db      	uxtb	r3, r3
 800664e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d104      	bne.n	8006660 <HAL_TIM_IC_Start_IT+0x54>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800665c:	b2db      	uxtb	r3, r3
 800665e:	e013      	b.n	8006688 <HAL_TIM_IC_Start_IT+0x7c>
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	2b04      	cmp	r3, #4
 8006664:	d104      	bne.n	8006670 <HAL_TIM_IC_Start_IT+0x64>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800666c:	b2db      	uxtb	r3, r3
 800666e:	e00b      	b.n	8006688 <HAL_TIM_IC_Start_IT+0x7c>
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	2b08      	cmp	r3, #8
 8006674:	d104      	bne.n	8006680 <HAL_TIM_IC_Start_IT+0x74>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800667c:	b2db      	uxtb	r3, r3
 800667e:	e003      	b.n	8006688 <HAL_TIM_IC_Start_IT+0x7c>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006686:	b2db      	uxtb	r3, r3
 8006688:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800668a:	7bfb      	ldrb	r3, [r7, #15]
 800668c:	2b01      	cmp	r3, #1
 800668e:	d102      	bne.n	8006696 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006690:	7bbb      	ldrb	r3, [r7, #14]
 8006692:	2b01      	cmp	r3, #1
 8006694:	d001      	beq.n	800669a <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8006696:	2301      	movs	r3, #1
 8006698:	e0c7      	b.n	800682a <HAL_TIM_IC_Start_IT+0x21e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d104      	bne.n	80066aa <HAL_TIM_IC_Start_IT+0x9e>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2202      	movs	r2, #2
 80066a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066a8:	e013      	b.n	80066d2 <HAL_TIM_IC_Start_IT+0xc6>
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	2b04      	cmp	r3, #4
 80066ae:	d104      	bne.n	80066ba <HAL_TIM_IC_Start_IT+0xae>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2202      	movs	r2, #2
 80066b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066b8:	e00b      	b.n	80066d2 <HAL_TIM_IC_Start_IT+0xc6>
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	2b08      	cmp	r3, #8
 80066be:	d104      	bne.n	80066ca <HAL_TIM_IC_Start_IT+0xbe>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2202      	movs	r2, #2
 80066c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066c8:	e003      	b.n	80066d2 <HAL_TIM_IC_Start_IT+0xc6>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2202      	movs	r2, #2
 80066ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d104      	bne.n	80066e2 <HAL_TIM_IC_Start_IT+0xd6>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2202      	movs	r2, #2
 80066dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066e0:	e013      	b.n	800670a <HAL_TIM_IC_Start_IT+0xfe>
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	2b04      	cmp	r3, #4
 80066e6:	d104      	bne.n	80066f2 <HAL_TIM_IC_Start_IT+0xe6>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2202      	movs	r2, #2
 80066ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80066f0:	e00b      	b.n	800670a <HAL_TIM_IC_Start_IT+0xfe>
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	2b08      	cmp	r3, #8
 80066f6:	d104      	bne.n	8006702 <HAL_TIM_IC_Start_IT+0xf6>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2202      	movs	r2, #2
 80066fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006700:	e003      	b.n	800670a <HAL_TIM_IC_Start_IT+0xfe>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2202      	movs	r2, #2
 8006706:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	2b0c      	cmp	r3, #12
 800670e:	d841      	bhi.n	8006794 <HAL_TIM_IC_Start_IT+0x188>
 8006710:	a201      	add	r2, pc, #4	; (adr r2, 8006718 <HAL_TIM_IC_Start_IT+0x10c>)
 8006712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006716:	bf00      	nop
 8006718:	0800674d 	.word	0x0800674d
 800671c:	08006795 	.word	0x08006795
 8006720:	08006795 	.word	0x08006795
 8006724:	08006795 	.word	0x08006795
 8006728:	0800675f 	.word	0x0800675f
 800672c:	08006795 	.word	0x08006795
 8006730:	08006795 	.word	0x08006795
 8006734:	08006795 	.word	0x08006795
 8006738:	08006771 	.word	0x08006771
 800673c:	08006795 	.word	0x08006795
 8006740:	08006795 	.word	0x08006795
 8006744:	08006795 	.word	0x08006795
 8006748:	08006783 	.word	0x08006783
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	68da      	ldr	r2, [r3, #12]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f042 0202 	orr.w	r2, r2, #2
 800675a:	60da      	str	r2, [r3, #12]
      break;
 800675c:	e01b      	b.n	8006796 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68da      	ldr	r2, [r3, #12]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f042 0204 	orr.w	r2, r2, #4
 800676c:	60da      	str	r2, [r3, #12]
      break;
 800676e:	e012      	b.n	8006796 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68da      	ldr	r2, [r3, #12]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f042 0208 	orr.w	r2, r2, #8
 800677e:	60da      	str	r2, [r3, #12]
      break;
 8006780:	e009      	b.n	8006796 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	68da      	ldr	r2, [r3, #12]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f042 0210 	orr.w	r2, r2, #16
 8006790:	60da      	str	r2, [r3, #12]
      break;
 8006792:	e000      	b.n	8006796 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8006794:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2201      	movs	r2, #1
 800679c:	6839      	ldr	r1, [r7, #0]
 800679e:	4618      	mov	r0, r3
 80067a0:	f001 f88a 	bl	80078b8 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a22      	ldr	r2, [pc, #136]	; (8006834 <HAL_TIM_IC_Start_IT+0x228>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d022      	beq.n	80067f4 <HAL_TIM_IC_Start_IT+0x1e8>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067b6:	d01d      	beq.n	80067f4 <HAL_TIM_IC_Start_IT+0x1e8>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a1e      	ldr	r2, [pc, #120]	; (8006838 <HAL_TIM_IC_Start_IT+0x22c>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d018      	beq.n	80067f4 <HAL_TIM_IC_Start_IT+0x1e8>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a1d      	ldr	r2, [pc, #116]	; (800683c <HAL_TIM_IC_Start_IT+0x230>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d013      	beq.n	80067f4 <HAL_TIM_IC_Start_IT+0x1e8>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a1b      	ldr	r2, [pc, #108]	; (8006840 <HAL_TIM_IC_Start_IT+0x234>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d00e      	beq.n	80067f4 <HAL_TIM_IC_Start_IT+0x1e8>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a1a      	ldr	r2, [pc, #104]	; (8006844 <HAL_TIM_IC_Start_IT+0x238>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d009      	beq.n	80067f4 <HAL_TIM_IC_Start_IT+0x1e8>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a18      	ldr	r2, [pc, #96]	; (8006848 <HAL_TIM_IC_Start_IT+0x23c>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d004      	beq.n	80067f4 <HAL_TIM_IC_Start_IT+0x1e8>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a17      	ldr	r2, [pc, #92]	; (800684c <HAL_TIM_IC_Start_IT+0x240>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d111      	bne.n	8006818 <HAL_TIM_IC_Start_IT+0x20c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	f003 0307 	and.w	r3, r3, #7
 80067fe:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	2b06      	cmp	r3, #6
 8006804:	d010      	beq.n	8006828 <HAL_TIM_IC_Start_IT+0x21c>
    {
      __HAL_TIM_ENABLE(htim);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f042 0201 	orr.w	r2, r2, #1
 8006814:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006816:	e007      	b.n	8006828 <HAL_TIM_IC_Start_IT+0x21c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f042 0201 	orr.w	r2, r2, #1
 8006826:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006828:	2300      	movs	r3, #0
}
 800682a:	4618      	mov	r0, r3
 800682c:	3710      	adds	r7, #16
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	40010000 	.word	0x40010000
 8006838:	40000400 	.word	0x40000400
 800683c:	40000800 	.word	0x40000800
 8006840:	40000c00 	.word	0x40000c00
 8006844:	40010400 	.word	0x40010400
 8006848:	40014000 	.word	0x40014000
 800684c:	40001800 	.word	0x40001800

08006850 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b082      	sub	sp, #8
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	f003 0302 	and.w	r3, r3, #2
 8006862:	2b02      	cmp	r3, #2
 8006864:	d122      	bne.n	80068ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	f003 0302 	and.w	r3, r3, #2
 8006870:	2b02      	cmp	r3, #2
 8006872:	d11b      	bne.n	80068ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f06f 0202 	mvn.w	r2, #2
 800687c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2201      	movs	r2, #1
 8006882:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	699b      	ldr	r3, [r3, #24]
 800688a:	f003 0303 	and.w	r3, r3, #3
 800688e:	2b00      	cmp	r3, #0
 8006890:	d003      	beq.n	800689a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f000 fb50 	bl	8006f38 <HAL_TIM_IC_CaptureCallback>
 8006898:	e005      	b.n	80068a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 fb42 	bl	8006f24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f000 fb53 	bl	8006f4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2200      	movs	r2, #0
 80068aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	691b      	ldr	r3, [r3, #16]
 80068b2:	f003 0304 	and.w	r3, r3, #4
 80068b6:	2b04      	cmp	r3, #4
 80068b8:	d122      	bne.n	8006900 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	f003 0304 	and.w	r3, r3, #4
 80068c4:	2b04      	cmp	r3, #4
 80068c6:	d11b      	bne.n	8006900 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f06f 0204 	mvn.w	r2, #4
 80068d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2202      	movs	r2, #2
 80068d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	699b      	ldr	r3, [r3, #24]
 80068de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d003      	beq.n	80068ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 fb26 	bl	8006f38 <HAL_TIM_IC_CaptureCallback>
 80068ec:	e005      	b.n	80068fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 fb18 	bl	8006f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f000 fb29 	bl	8006f4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2200      	movs	r2, #0
 80068fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	691b      	ldr	r3, [r3, #16]
 8006906:	f003 0308 	and.w	r3, r3, #8
 800690a:	2b08      	cmp	r3, #8
 800690c:	d122      	bne.n	8006954 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	68db      	ldr	r3, [r3, #12]
 8006914:	f003 0308 	and.w	r3, r3, #8
 8006918:	2b08      	cmp	r3, #8
 800691a:	d11b      	bne.n	8006954 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f06f 0208 	mvn.w	r2, #8
 8006924:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2204      	movs	r2, #4
 800692a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	69db      	ldr	r3, [r3, #28]
 8006932:	f003 0303 	and.w	r3, r3, #3
 8006936:	2b00      	cmp	r3, #0
 8006938:	d003      	beq.n	8006942 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 fafc 	bl	8006f38 <HAL_TIM_IC_CaptureCallback>
 8006940:	e005      	b.n	800694e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 faee 	bl	8006f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f000 faff 	bl	8006f4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2200      	movs	r2, #0
 8006952:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	691b      	ldr	r3, [r3, #16]
 800695a:	f003 0310 	and.w	r3, r3, #16
 800695e:	2b10      	cmp	r3, #16
 8006960:	d122      	bne.n	80069a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	68db      	ldr	r3, [r3, #12]
 8006968:	f003 0310 	and.w	r3, r3, #16
 800696c:	2b10      	cmp	r3, #16
 800696e:	d11b      	bne.n	80069a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f06f 0210 	mvn.w	r2, #16
 8006978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2208      	movs	r2, #8
 800697e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	69db      	ldr	r3, [r3, #28]
 8006986:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800698a:	2b00      	cmp	r3, #0
 800698c:	d003      	beq.n	8006996 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f000 fad2 	bl	8006f38 <HAL_TIM_IC_CaptureCallback>
 8006994:	e005      	b.n	80069a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 fac4 	bl	8006f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f000 fad5 	bl	8006f4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	691b      	ldr	r3, [r3, #16]
 80069ae:	f003 0301 	and.w	r3, r3, #1
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d10e      	bne.n	80069d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68db      	ldr	r3, [r3, #12]
 80069bc:	f003 0301 	and.w	r3, r3, #1
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d107      	bne.n	80069d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f06f 0201 	mvn.w	r2, #1
 80069cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 fa9e 	bl	8006f10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	691b      	ldr	r3, [r3, #16]
 80069da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069de:	2b80      	cmp	r3, #128	; 0x80
 80069e0:	d10e      	bne.n	8006a00 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069ec:	2b80      	cmp	r3, #128	; 0x80
 80069ee:	d107      	bne.n	8006a00 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80069f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f001 f85a 	bl	8007ab4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a0a:	2b40      	cmp	r3, #64	; 0x40
 8006a0c:	d10e      	bne.n	8006a2c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a18:	2b40      	cmp	r3, #64	; 0x40
 8006a1a:	d107      	bne.n	8006a2c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 fa9a 	bl	8006f60 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	691b      	ldr	r3, [r3, #16]
 8006a32:	f003 0320 	and.w	r3, r3, #32
 8006a36:	2b20      	cmp	r3, #32
 8006a38:	d10e      	bne.n	8006a58 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	68db      	ldr	r3, [r3, #12]
 8006a40:	f003 0320 	and.w	r3, r3, #32
 8006a44:	2b20      	cmp	r3, #32
 8006a46:	d107      	bne.n	8006a58 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f06f 0220 	mvn.w	r2, #32
 8006a50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f001 f824 	bl	8007aa0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a58:	bf00      	nop
 8006a5a:	3708      	adds	r7, #8
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}

08006a60 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b084      	sub	sp, #16
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	60f8      	str	r0, [r7, #12]
 8006a68:	60b9      	str	r1, [r7, #8]
 8006a6a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d101      	bne.n	8006a7a <HAL_TIM_IC_ConfigChannel+0x1a>
 8006a76:	2302      	movs	r3, #2
 8006a78:	e082      	b.n	8006b80 <HAL_TIM_IC_ConfigChannel+0x120>
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2201      	movs	r2, #1
 8006a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d11b      	bne.n	8006ac0 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6818      	ldr	r0, [r3, #0]
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	6819      	ldr	r1, [r3, #0]
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	685a      	ldr	r2, [r3, #4]
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	f000 fd4a 	bl	8007530 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	699a      	ldr	r2, [r3, #24]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f022 020c 	bic.w	r2, r2, #12
 8006aaa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	6999      	ldr	r1, [r3, #24]
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	689a      	ldr	r2, [r3, #8]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	430a      	orrs	r2, r1
 8006abc:	619a      	str	r2, [r3, #24]
 8006abe:	e05a      	b.n	8006b76 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2b04      	cmp	r3, #4
 8006ac4:	d11c      	bne.n	8006b00 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6818      	ldr	r0, [r3, #0]
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	6819      	ldr	r1, [r3, #0]
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	685a      	ldr	r2, [r3, #4]
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	f000 fdce 	bl	8007676 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	699a      	ldr	r2, [r3, #24]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006ae8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	6999      	ldr	r1, [r3, #24]
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	021a      	lsls	r2, r3, #8
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	430a      	orrs	r2, r1
 8006afc:	619a      	str	r2, [r3, #24]
 8006afe:	e03a      	b.n	8006b76 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2b08      	cmp	r3, #8
 8006b04:	d11b      	bne.n	8006b3e <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	6818      	ldr	r0, [r3, #0]
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	6819      	ldr	r1, [r3, #0]
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	685a      	ldr	r2, [r3, #4]
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	68db      	ldr	r3, [r3, #12]
 8006b16:	f000 fe1b 	bl	8007750 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	69da      	ldr	r2, [r3, #28]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f022 020c 	bic.w	r2, r2, #12
 8006b28:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	69d9      	ldr	r1, [r3, #28]
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	689a      	ldr	r2, [r3, #8]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	430a      	orrs	r2, r1
 8006b3a:	61da      	str	r2, [r3, #28]
 8006b3c:	e01b      	b.n	8006b76 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	6818      	ldr	r0, [r3, #0]
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	6819      	ldr	r1, [r3, #0]
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	685a      	ldr	r2, [r3, #4]
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	68db      	ldr	r3, [r3, #12]
 8006b4e:	f000 fe3b 	bl	80077c8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	69da      	ldr	r2, [r3, #28]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006b60:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	69d9      	ldr	r1, [r3, #28]
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	689b      	ldr	r3, [r3, #8]
 8006b6c:	021a      	lsls	r2, r3, #8
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	430a      	orrs	r2, r1
 8006b74:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b7e:	2300      	movs	r3, #0
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3710      	adds	r7, #16
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	60f8      	str	r0, [r7, #12]
 8006b90:	60b9      	str	r1, [r7, #8]
 8006b92:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d101      	bne.n	8006ba2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006b9e:	2302      	movs	r3, #2
 8006ba0:	e0ac      	b.n	8006cfc <HAL_TIM_PWM_ConfigChannel+0x174>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2b0c      	cmp	r3, #12
 8006bae:	f200 809f 	bhi.w	8006cf0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8006bb2:	a201      	add	r2, pc, #4	; (adr r2, 8006bb8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bb8:	08006bed 	.word	0x08006bed
 8006bbc:	08006cf1 	.word	0x08006cf1
 8006bc0:	08006cf1 	.word	0x08006cf1
 8006bc4:	08006cf1 	.word	0x08006cf1
 8006bc8:	08006c2d 	.word	0x08006c2d
 8006bcc:	08006cf1 	.word	0x08006cf1
 8006bd0:	08006cf1 	.word	0x08006cf1
 8006bd4:	08006cf1 	.word	0x08006cf1
 8006bd8:	08006c6f 	.word	0x08006c6f
 8006bdc:	08006cf1 	.word	0x08006cf1
 8006be0:	08006cf1 	.word	0x08006cf1
 8006be4:	08006cf1 	.word	0x08006cf1
 8006be8:	08006caf 	.word	0x08006caf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	68b9      	ldr	r1, [r7, #8]
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f000 fa5e 	bl	80070b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	699a      	ldr	r2, [r3, #24]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f042 0208 	orr.w	r2, r2, #8
 8006c06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	699a      	ldr	r2, [r3, #24]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f022 0204 	bic.w	r2, r2, #4
 8006c16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	6999      	ldr	r1, [r3, #24]
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	691a      	ldr	r2, [r3, #16]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	430a      	orrs	r2, r1
 8006c28:	619a      	str	r2, [r3, #24]
      break;
 8006c2a:	e062      	b.n	8006cf2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	68b9      	ldr	r1, [r7, #8]
 8006c32:	4618      	mov	r0, r3
 8006c34:	f000 faae 	bl	8007194 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	699a      	ldr	r2, [r3, #24]
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	699a      	ldr	r2, [r3, #24]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	6999      	ldr	r1, [r3, #24]
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	691b      	ldr	r3, [r3, #16]
 8006c62:	021a      	lsls	r2, r3, #8
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	430a      	orrs	r2, r1
 8006c6a:	619a      	str	r2, [r3, #24]
      break;
 8006c6c:	e041      	b.n	8006cf2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	68b9      	ldr	r1, [r7, #8]
 8006c74:	4618      	mov	r0, r3
 8006c76:	f000 fb03 	bl	8007280 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	69da      	ldr	r2, [r3, #28]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f042 0208 	orr.w	r2, r2, #8
 8006c88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	69da      	ldr	r2, [r3, #28]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f022 0204 	bic.w	r2, r2, #4
 8006c98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	69d9      	ldr	r1, [r3, #28]
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	691a      	ldr	r2, [r3, #16]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	430a      	orrs	r2, r1
 8006caa:	61da      	str	r2, [r3, #28]
      break;
 8006cac:	e021      	b.n	8006cf2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	68b9      	ldr	r1, [r7, #8]
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	f000 fb57 	bl	8007368 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	69da      	ldr	r2, [r3, #28]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	69da      	ldr	r2, [r3, #28]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	69d9      	ldr	r1, [r3, #28]
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	691b      	ldr	r3, [r3, #16]
 8006ce4:	021a      	lsls	r2, r3, #8
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	430a      	orrs	r2, r1
 8006cec:	61da      	str	r2, [r3, #28]
      break;
 8006cee:	e000      	b.n	8006cf2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006cf0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cfa:	2300      	movs	r3, #0
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3710      	adds	r7, #16
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}

08006d04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b084      	sub	sp, #16
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d101      	bne.n	8006d1c <HAL_TIM_ConfigClockSource+0x18>
 8006d18:	2302      	movs	r3, #2
 8006d1a:	e0b3      	b.n	8006e84 <HAL_TIM_ConfigClockSource+0x180>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2202      	movs	r2, #2
 8006d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006d3a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d42:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d54:	d03e      	beq.n	8006dd4 <HAL_TIM_ConfigClockSource+0xd0>
 8006d56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d5a:	f200 8087 	bhi.w	8006e6c <HAL_TIM_ConfigClockSource+0x168>
 8006d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d62:	f000 8085 	beq.w	8006e70 <HAL_TIM_ConfigClockSource+0x16c>
 8006d66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d6a:	d87f      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x168>
 8006d6c:	2b70      	cmp	r3, #112	; 0x70
 8006d6e:	d01a      	beq.n	8006da6 <HAL_TIM_ConfigClockSource+0xa2>
 8006d70:	2b70      	cmp	r3, #112	; 0x70
 8006d72:	d87b      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x168>
 8006d74:	2b60      	cmp	r3, #96	; 0x60
 8006d76:	d050      	beq.n	8006e1a <HAL_TIM_ConfigClockSource+0x116>
 8006d78:	2b60      	cmp	r3, #96	; 0x60
 8006d7a:	d877      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x168>
 8006d7c:	2b50      	cmp	r3, #80	; 0x50
 8006d7e:	d03c      	beq.n	8006dfa <HAL_TIM_ConfigClockSource+0xf6>
 8006d80:	2b50      	cmp	r3, #80	; 0x50
 8006d82:	d873      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x168>
 8006d84:	2b40      	cmp	r3, #64	; 0x40
 8006d86:	d058      	beq.n	8006e3a <HAL_TIM_ConfigClockSource+0x136>
 8006d88:	2b40      	cmp	r3, #64	; 0x40
 8006d8a:	d86f      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x168>
 8006d8c:	2b30      	cmp	r3, #48	; 0x30
 8006d8e:	d064      	beq.n	8006e5a <HAL_TIM_ConfigClockSource+0x156>
 8006d90:	2b30      	cmp	r3, #48	; 0x30
 8006d92:	d86b      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x168>
 8006d94:	2b20      	cmp	r3, #32
 8006d96:	d060      	beq.n	8006e5a <HAL_TIM_ConfigClockSource+0x156>
 8006d98:	2b20      	cmp	r3, #32
 8006d9a:	d867      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x168>
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d05c      	beq.n	8006e5a <HAL_TIM_ConfigClockSource+0x156>
 8006da0:	2b10      	cmp	r3, #16
 8006da2:	d05a      	beq.n	8006e5a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006da4:	e062      	b.n	8006e6c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6818      	ldr	r0, [r3, #0]
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	6899      	ldr	r1, [r3, #8]
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	685a      	ldr	r2, [r3, #4]
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	f000 fd5f 	bl	8007878 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006dc8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	68fa      	ldr	r2, [r7, #12]
 8006dd0:	609a      	str	r2, [r3, #8]
      break;
 8006dd2:	e04e      	b.n	8006e72 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6818      	ldr	r0, [r3, #0]
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	6899      	ldr	r1, [r3, #8]
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	685a      	ldr	r2, [r3, #4]
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	f000 fd48 	bl	8007878 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689a      	ldr	r2, [r3, #8]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006df6:	609a      	str	r2, [r3, #8]
      break;
 8006df8:	e03b      	b.n	8006e72 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6818      	ldr	r0, [r3, #0]
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	6859      	ldr	r1, [r3, #4]
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	461a      	mov	r2, r3
 8006e08:	f000 fc06 	bl	8007618 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	2150      	movs	r1, #80	; 0x50
 8006e12:	4618      	mov	r0, r3
 8006e14:	f000 fd15 	bl	8007842 <TIM_ITRx_SetConfig>
      break;
 8006e18:	e02b      	b.n	8006e72 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6818      	ldr	r0, [r3, #0]
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	6859      	ldr	r1, [r3, #4]
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	68db      	ldr	r3, [r3, #12]
 8006e26:	461a      	mov	r2, r3
 8006e28:	f000 fc62 	bl	80076f0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	2160      	movs	r1, #96	; 0x60
 8006e32:	4618      	mov	r0, r3
 8006e34:	f000 fd05 	bl	8007842 <TIM_ITRx_SetConfig>
      break;
 8006e38:	e01b      	b.n	8006e72 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6818      	ldr	r0, [r3, #0]
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	6859      	ldr	r1, [r3, #4]
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	68db      	ldr	r3, [r3, #12]
 8006e46:	461a      	mov	r2, r3
 8006e48:	f000 fbe6 	bl	8007618 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	2140      	movs	r1, #64	; 0x40
 8006e52:	4618      	mov	r0, r3
 8006e54:	f000 fcf5 	bl	8007842 <TIM_ITRx_SetConfig>
      break;
 8006e58:	e00b      	b.n	8006e72 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4619      	mov	r1, r3
 8006e64:	4610      	mov	r0, r2
 8006e66:	f000 fcec 	bl	8007842 <TIM_ITRx_SetConfig>
        break;
 8006e6a:	e002      	b.n	8006e72 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006e6c:	bf00      	nop
 8006e6e:	e000      	b.n	8006e72 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006e70:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2201      	movs	r2, #1
 8006e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e82:	2300      	movs	r3, #0
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3710      	adds	r7, #16
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}

08006e8c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b082      	sub	sp, #8
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d101      	bne.n	8006ea4 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	e031      	b.n	8006f08 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2202      	movs	r2, #2
 8006eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006eb4:	6839      	ldr	r1, [r7, #0]
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f000 faac 	bl	8007414 <TIM_SlaveTimer_SetConfig>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d009      	beq.n	8006ed6 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e018      	b.n	8006f08 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	68da      	ldr	r2, [r3, #12]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ee4:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	68da      	ldr	r2, [r3, #12]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006ef4:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2201      	movs	r2, #1
 8006efa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2200      	movs	r2, #0
 8006f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f06:	2300      	movs	r3, #0
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3708      	adds	r7, #8
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}

08006f10 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b083      	sub	sp, #12
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006f18:	bf00      	nop
 8006f1a:	370c      	adds	r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f2c:	bf00      	nop
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f40:	bf00      	nop
 8006f42:	370c      	adds	r7, #12
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr

08006f4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b083      	sub	sp, #12
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f54:	bf00      	nop
 8006f56:	370c      	adds	r7, #12
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5e:	4770      	bx	lr

08006f60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b083      	sub	sp, #12
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f68:	bf00      	nop
 8006f6a:	370c      	adds	r7, #12
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr

08006f74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b085      	sub	sp, #20
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a40      	ldr	r2, [pc, #256]	; (8007088 <TIM_Base_SetConfig+0x114>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d013      	beq.n	8006fb4 <TIM_Base_SetConfig+0x40>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f92:	d00f      	beq.n	8006fb4 <TIM_Base_SetConfig+0x40>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a3d      	ldr	r2, [pc, #244]	; (800708c <TIM_Base_SetConfig+0x118>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d00b      	beq.n	8006fb4 <TIM_Base_SetConfig+0x40>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4a3c      	ldr	r2, [pc, #240]	; (8007090 <TIM_Base_SetConfig+0x11c>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d007      	beq.n	8006fb4 <TIM_Base_SetConfig+0x40>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	4a3b      	ldr	r2, [pc, #236]	; (8007094 <TIM_Base_SetConfig+0x120>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d003      	beq.n	8006fb4 <TIM_Base_SetConfig+0x40>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a3a      	ldr	r2, [pc, #232]	; (8007098 <TIM_Base_SetConfig+0x124>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d108      	bne.n	8006fc6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	68fa      	ldr	r2, [r7, #12]
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	4a2f      	ldr	r2, [pc, #188]	; (8007088 <TIM_Base_SetConfig+0x114>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d02b      	beq.n	8007026 <TIM_Base_SetConfig+0xb2>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fd4:	d027      	beq.n	8007026 <TIM_Base_SetConfig+0xb2>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	4a2c      	ldr	r2, [pc, #176]	; (800708c <TIM_Base_SetConfig+0x118>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d023      	beq.n	8007026 <TIM_Base_SetConfig+0xb2>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	4a2b      	ldr	r2, [pc, #172]	; (8007090 <TIM_Base_SetConfig+0x11c>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d01f      	beq.n	8007026 <TIM_Base_SetConfig+0xb2>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	4a2a      	ldr	r2, [pc, #168]	; (8007094 <TIM_Base_SetConfig+0x120>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d01b      	beq.n	8007026 <TIM_Base_SetConfig+0xb2>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	4a29      	ldr	r2, [pc, #164]	; (8007098 <TIM_Base_SetConfig+0x124>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d017      	beq.n	8007026 <TIM_Base_SetConfig+0xb2>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	4a28      	ldr	r2, [pc, #160]	; (800709c <TIM_Base_SetConfig+0x128>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d013      	beq.n	8007026 <TIM_Base_SetConfig+0xb2>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	4a27      	ldr	r2, [pc, #156]	; (80070a0 <TIM_Base_SetConfig+0x12c>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d00f      	beq.n	8007026 <TIM_Base_SetConfig+0xb2>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	4a26      	ldr	r2, [pc, #152]	; (80070a4 <TIM_Base_SetConfig+0x130>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d00b      	beq.n	8007026 <TIM_Base_SetConfig+0xb2>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	4a25      	ldr	r2, [pc, #148]	; (80070a8 <TIM_Base_SetConfig+0x134>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d007      	beq.n	8007026 <TIM_Base_SetConfig+0xb2>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	4a24      	ldr	r2, [pc, #144]	; (80070ac <TIM_Base_SetConfig+0x138>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d003      	beq.n	8007026 <TIM_Base_SetConfig+0xb2>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	4a23      	ldr	r2, [pc, #140]	; (80070b0 <TIM_Base_SetConfig+0x13c>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d108      	bne.n	8007038 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800702c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	68fa      	ldr	r2, [r7, #12]
 8007034:	4313      	orrs	r3, r2
 8007036:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	695b      	ldr	r3, [r3, #20]
 8007042:	4313      	orrs	r3, r2
 8007044:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	68fa      	ldr	r2, [r7, #12]
 800704a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	689a      	ldr	r2, [r3, #8]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4a0a      	ldr	r2, [pc, #40]	; (8007088 <TIM_Base_SetConfig+0x114>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d003      	beq.n	800706c <TIM_Base_SetConfig+0xf8>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	4a0c      	ldr	r2, [pc, #48]	; (8007098 <TIM_Base_SetConfig+0x124>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d103      	bne.n	8007074 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	691a      	ldr	r2, [r3, #16]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	615a      	str	r2, [r3, #20]
}
 800707a:	bf00      	nop
 800707c:	3714      	adds	r7, #20
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr
 8007086:	bf00      	nop
 8007088:	40010000 	.word	0x40010000
 800708c:	40000400 	.word	0x40000400
 8007090:	40000800 	.word	0x40000800
 8007094:	40000c00 	.word	0x40000c00
 8007098:	40010400 	.word	0x40010400
 800709c:	40014000 	.word	0x40014000
 80070a0:	40014400 	.word	0x40014400
 80070a4:	40014800 	.word	0x40014800
 80070a8:	40001800 	.word	0x40001800
 80070ac:	40001c00 	.word	0x40001c00
 80070b0:	40002000 	.word	0x40002000

080070b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b087      	sub	sp, #28
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
 80070bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a1b      	ldr	r3, [r3, #32]
 80070c2:	f023 0201 	bic.w	r2, r3, #1
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6a1b      	ldr	r3, [r3, #32]
 80070ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	699b      	ldr	r3, [r3, #24]
 80070da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f023 0303 	bic.w	r3, r3, #3
 80070ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	68fa      	ldr	r2, [r7, #12]
 80070f2:	4313      	orrs	r3, r2
 80070f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	f023 0302 	bic.w	r3, r3, #2
 80070fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	697a      	ldr	r2, [r7, #20]
 8007104:	4313      	orrs	r3, r2
 8007106:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	4a20      	ldr	r2, [pc, #128]	; (800718c <TIM_OC1_SetConfig+0xd8>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d003      	beq.n	8007118 <TIM_OC1_SetConfig+0x64>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	4a1f      	ldr	r2, [pc, #124]	; (8007190 <TIM_OC1_SetConfig+0xdc>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d10c      	bne.n	8007132 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	f023 0308 	bic.w	r3, r3, #8
 800711e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	68db      	ldr	r3, [r3, #12]
 8007124:	697a      	ldr	r2, [r7, #20]
 8007126:	4313      	orrs	r3, r2
 8007128:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	f023 0304 	bic.w	r3, r3, #4
 8007130:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	4a15      	ldr	r2, [pc, #84]	; (800718c <TIM_OC1_SetConfig+0xd8>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d003      	beq.n	8007142 <TIM_OC1_SetConfig+0x8e>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	4a14      	ldr	r2, [pc, #80]	; (8007190 <TIM_OC1_SetConfig+0xdc>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d111      	bne.n	8007166 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007148:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800714a:	693b      	ldr	r3, [r7, #16]
 800714c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007150:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	695b      	ldr	r3, [r3, #20]
 8007156:	693a      	ldr	r2, [r7, #16]
 8007158:	4313      	orrs	r3, r2
 800715a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	699b      	ldr	r3, [r3, #24]
 8007160:	693a      	ldr	r2, [r7, #16]
 8007162:	4313      	orrs	r3, r2
 8007164:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	693a      	ldr	r2, [r7, #16]
 800716a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	68fa      	ldr	r2, [r7, #12]
 8007170:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	685a      	ldr	r2, [r3, #4]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	697a      	ldr	r2, [r7, #20]
 800717e:	621a      	str	r2, [r3, #32]
}
 8007180:	bf00      	nop
 8007182:	371c      	adds	r7, #28
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr
 800718c:	40010000 	.word	0x40010000
 8007190:	40010400 	.word	0x40010400

08007194 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007194:	b480      	push	{r7}
 8007196:	b087      	sub	sp, #28
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6a1b      	ldr	r3, [r3, #32]
 80071a2:	f023 0210 	bic.w	r2, r3, #16
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6a1b      	ldr	r3, [r3, #32]
 80071ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	699b      	ldr	r3, [r3, #24]
 80071ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	021b      	lsls	r3, r3, #8
 80071d2:	68fa      	ldr	r2, [r7, #12]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	f023 0320 	bic.w	r3, r3, #32
 80071de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	011b      	lsls	r3, r3, #4
 80071e6:	697a      	ldr	r2, [r7, #20]
 80071e8:	4313      	orrs	r3, r2
 80071ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	4a22      	ldr	r2, [pc, #136]	; (8007278 <TIM_OC2_SetConfig+0xe4>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d003      	beq.n	80071fc <TIM_OC2_SetConfig+0x68>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	4a21      	ldr	r2, [pc, #132]	; (800727c <TIM_OC2_SetConfig+0xe8>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d10d      	bne.n	8007218 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007202:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	68db      	ldr	r3, [r3, #12]
 8007208:	011b      	lsls	r3, r3, #4
 800720a:	697a      	ldr	r2, [r7, #20]
 800720c:	4313      	orrs	r3, r2
 800720e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007216:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	4a17      	ldr	r2, [pc, #92]	; (8007278 <TIM_OC2_SetConfig+0xe4>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d003      	beq.n	8007228 <TIM_OC2_SetConfig+0x94>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a16      	ldr	r2, [pc, #88]	; (800727c <TIM_OC2_SetConfig+0xe8>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d113      	bne.n	8007250 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800722e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007236:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	695b      	ldr	r3, [r3, #20]
 800723c:	009b      	lsls	r3, r3, #2
 800723e:	693a      	ldr	r2, [r7, #16]
 8007240:	4313      	orrs	r3, r2
 8007242:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	699b      	ldr	r3, [r3, #24]
 8007248:	009b      	lsls	r3, r3, #2
 800724a:	693a      	ldr	r2, [r7, #16]
 800724c:	4313      	orrs	r3, r2
 800724e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	693a      	ldr	r2, [r7, #16]
 8007254:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	68fa      	ldr	r2, [r7, #12]
 800725a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	685a      	ldr	r2, [r3, #4]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	697a      	ldr	r2, [r7, #20]
 8007268:	621a      	str	r2, [r3, #32]
}
 800726a:	bf00      	nop
 800726c:	371c      	adds	r7, #28
 800726e:	46bd      	mov	sp, r7
 8007270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007274:	4770      	bx	lr
 8007276:	bf00      	nop
 8007278:	40010000 	.word	0x40010000
 800727c:	40010400 	.word	0x40010400

08007280 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007280:	b480      	push	{r7}
 8007282:	b087      	sub	sp, #28
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6a1b      	ldr	r3, [r3, #32]
 800728e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a1b      	ldr	r3, [r3, #32]
 800729a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	69db      	ldr	r3, [r3, #28]
 80072a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f023 0303 	bic.w	r3, r3, #3
 80072b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	68fa      	ldr	r2, [r7, #12]
 80072be:	4313      	orrs	r3, r2
 80072c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80072c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	021b      	lsls	r3, r3, #8
 80072d0:	697a      	ldr	r2, [r7, #20]
 80072d2:	4313      	orrs	r3, r2
 80072d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	4a21      	ldr	r2, [pc, #132]	; (8007360 <TIM_OC3_SetConfig+0xe0>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d003      	beq.n	80072e6 <TIM_OC3_SetConfig+0x66>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	4a20      	ldr	r2, [pc, #128]	; (8007364 <TIM_OC3_SetConfig+0xe4>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d10d      	bne.n	8007302 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80072ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	68db      	ldr	r3, [r3, #12]
 80072f2:	021b      	lsls	r3, r3, #8
 80072f4:	697a      	ldr	r2, [r7, #20]
 80072f6:	4313      	orrs	r3, r2
 80072f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007300:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	4a16      	ldr	r2, [pc, #88]	; (8007360 <TIM_OC3_SetConfig+0xe0>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d003      	beq.n	8007312 <TIM_OC3_SetConfig+0x92>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	4a15      	ldr	r2, [pc, #84]	; (8007364 <TIM_OC3_SetConfig+0xe4>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d113      	bne.n	800733a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007318:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007320:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	695b      	ldr	r3, [r3, #20]
 8007326:	011b      	lsls	r3, r3, #4
 8007328:	693a      	ldr	r2, [r7, #16]
 800732a:	4313      	orrs	r3, r2
 800732c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	699b      	ldr	r3, [r3, #24]
 8007332:	011b      	lsls	r3, r3, #4
 8007334:	693a      	ldr	r2, [r7, #16]
 8007336:	4313      	orrs	r3, r2
 8007338:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	693a      	ldr	r2, [r7, #16]
 800733e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	68fa      	ldr	r2, [r7, #12]
 8007344:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	685a      	ldr	r2, [r3, #4]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	697a      	ldr	r2, [r7, #20]
 8007352:	621a      	str	r2, [r3, #32]
}
 8007354:	bf00      	nop
 8007356:	371c      	adds	r7, #28
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr
 8007360:	40010000 	.word	0x40010000
 8007364:	40010400 	.word	0x40010400

08007368 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007368:	b480      	push	{r7}
 800736a:	b087      	sub	sp, #28
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6a1b      	ldr	r3, [r3, #32]
 8007376:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6a1b      	ldr	r3, [r3, #32]
 8007382:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	69db      	ldr	r3, [r3, #28]
 800738e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007396:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800739e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	021b      	lsls	r3, r3, #8
 80073a6:	68fa      	ldr	r2, [r7, #12]
 80073a8:	4313      	orrs	r3, r2
 80073aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80073b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	031b      	lsls	r3, r3, #12
 80073ba:	693a      	ldr	r2, [r7, #16]
 80073bc:	4313      	orrs	r3, r2
 80073be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	4a12      	ldr	r2, [pc, #72]	; (800740c <TIM_OC4_SetConfig+0xa4>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d003      	beq.n	80073d0 <TIM_OC4_SetConfig+0x68>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	4a11      	ldr	r2, [pc, #68]	; (8007410 <TIM_OC4_SetConfig+0xa8>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d109      	bne.n	80073e4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80073d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	695b      	ldr	r3, [r3, #20]
 80073dc:	019b      	lsls	r3, r3, #6
 80073de:	697a      	ldr	r2, [r7, #20]
 80073e0:	4313      	orrs	r3, r2
 80073e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	697a      	ldr	r2, [r7, #20]
 80073e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	68fa      	ldr	r2, [r7, #12]
 80073ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	685a      	ldr	r2, [r3, #4]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	693a      	ldr	r2, [r7, #16]
 80073fc:	621a      	str	r2, [r3, #32]
}
 80073fe:	bf00      	nop
 8007400:	371c      	adds	r7, #28
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr
 800740a:	bf00      	nop
 800740c:	40010000 	.word	0x40010000
 8007410:	40010400 	.word	0x40010400

08007414 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b086      	sub	sp, #24
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
 800741c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800742c:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	697a      	ldr	r2, [r7, #20]
 8007434:	4313      	orrs	r3, r2
 8007436:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	f023 0307 	bic.w	r3, r3, #7
 800743e:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	697a      	ldr	r2, [r7, #20]
 8007446:	4313      	orrs	r3, r2
 8007448:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	697a      	ldr	r2, [r7, #20]
 8007450:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	2b70      	cmp	r3, #112	; 0x70
 8007458:	d01a      	beq.n	8007490 <TIM_SlaveTimer_SetConfig+0x7c>
 800745a:	2b70      	cmp	r3, #112	; 0x70
 800745c:	d860      	bhi.n	8007520 <TIM_SlaveTimer_SetConfig+0x10c>
 800745e:	2b60      	cmp	r3, #96	; 0x60
 8007460:	d054      	beq.n	800750c <TIM_SlaveTimer_SetConfig+0xf8>
 8007462:	2b60      	cmp	r3, #96	; 0x60
 8007464:	d85c      	bhi.n	8007520 <TIM_SlaveTimer_SetConfig+0x10c>
 8007466:	2b50      	cmp	r3, #80	; 0x50
 8007468:	d046      	beq.n	80074f8 <TIM_SlaveTimer_SetConfig+0xe4>
 800746a:	2b50      	cmp	r3, #80	; 0x50
 800746c:	d858      	bhi.n	8007520 <TIM_SlaveTimer_SetConfig+0x10c>
 800746e:	2b40      	cmp	r3, #64	; 0x40
 8007470:	d019      	beq.n	80074a6 <TIM_SlaveTimer_SetConfig+0x92>
 8007472:	2b40      	cmp	r3, #64	; 0x40
 8007474:	d854      	bhi.n	8007520 <TIM_SlaveTimer_SetConfig+0x10c>
 8007476:	2b30      	cmp	r3, #48	; 0x30
 8007478:	d054      	beq.n	8007524 <TIM_SlaveTimer_SetConfig+0x110>
 800747a:	2b30      	cmp	r3, #48	; 0x30
 800747c:	d850      	bhi.n	8007520 <TIM_SlaveTimer_SetConfig+0x10c>
 800747e:	2b20      	cmp	r3, #32
 8007480:	d050      	beq.n	8007524 <TIM_SlaveTimer_SetConfig+0x110>
 8007482:	2b20      	cmp	r3, #32
 8007484:	d84c      	bhi.n	8007520 <TIM_SlaveTimer_SetConfig+0x10c>
 8007486:	2b00      	cmp	r3, #0
 8007488:	d04c      	beq.n	8007524 <TIM_SlaveTimer_SetConfig+0x110>
 800748a:	2b10      	cmp	r3, #16
 800748c:	d04a      	beq.n	8007524 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 800748e:	e047      	b.n	8007520 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6818      	ldr	r0, [r3, #0]
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	68d9      	ldr	r1, [r3, #12]
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	689a      	ldr	r2, [r3, #8]
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	691b      	ldr	r3, [r3, #16]
 80074a0:	f000 f9ea 	bl	8007878 <TIM_ETR_SetConfig>
      break;
 80074a4:	e03f      	b.n	8007526 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2b05      	cmp	r3, #5
 80074ac:	d101      	bne.n	80074b2 <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	e03a      	b.n	8007528 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	6a1b      	ldr	r3, [r3, #32]
 80074b8:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	6a1a      	ldr	r2, [r3, #32]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f022 0201 	bic.w	r2, r2, #1
 80074c8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	699b      	ldr	r3, [r3, #24]
 80074d0:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074d8:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	691b      	ldr	r3, [r3, #16]
 80074de:	011b      	lsls	r3, r3, #4
 80074e0:	68fa      	ldr	r2, [r7, #12]
 80074e2:	4313      	orrs	r3, r2
 80074e4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	68fa      	ldr	r2, [r7, #12]
 80074ec:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	693a      	ldr	r2, [r7, #16]
 80074f4:	621a      	str	r2, [r3, #32]
      break;
 80074f6:	e016      	b.n	8007526 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6818      	ldr	r0, [r3, #0]
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	6899      	ldr	r1, [r3, #8]
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	691b      	ldr	r3, [r3, #16]
 8007504:	461a      	mov	r2, r3
 8007506:	f000 f887 	bl	8007618 <TIM_TI1_ConfigInputStage>
      break;
 800750a:	e00c      	b.n	8007526 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6818      	ldr	r0, [r3, #0]
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	6899      	ldr	r1, [r3, #8]
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	691b      	ldr	r3, [r3, #16]
 8007518:	461a      	mov	r2, r3
 800751a:	f000 f8e9 	bl	80076f0 <TIM_TI2_ConfigInputStage>
      break;
 800751e:	e002      	b.n	8007526 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8007520:	bf00      	nop
 8007522:	e000      	b.n	8007526 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8007524:	bf00      	nop
  }
  return HAL_OK;
 8007526:	2300      	movs	r3, #0
}
 8007528:	4618      	mov	r0, r3
 800752a:	3718      	adds	r7, #24
 800752c:	46bd      	mov	sp, r7
 800752e:	bd80      	pop	{r7, pc}

08007530 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007530:	b480      	push	{r7}
 8007532:	b087      	sub	sp, #28
 8007534:	af00      	add	r7, sp, #0
 8007536:	60f8      	str	r0, [r7, #12]
 8007538:	60b9      	str	r1, [r7, #8]
 800753a:	607a      	str	r2, [r7, #4]
 800753c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	6a1b      	ldr	r3, [r3, #32]
 8007542:	f023 0201 	bic.w	r2, r3, #1
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	699b      	ldr	r3, [r3, #24]
 800754e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	6a1b      	ldr	r3, [r3, #32]
 8007554:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	4a28      	ldr	r2, [pc, #160]	; (80075fc <TIM_TI1_SetConfig+0xcc>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d01b      	beq.n	8007596 <TIM_TI1_SetConfig+0x66>
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007564:	d017      	beq.n	8007596 <TIM_TI1_SetConfig+0x66>
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	4a25      	ldr	r2, [pc, #148]	; (8007600 <TIM_TI1_SetConfig+0xd0>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d013      	beq.n	8007596 <TIM_TI1_SetConfig+0x66>
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	4a24      	ldr	r2, [pc, #144]	; (8007604 <TIM_TI1_SetConfig+0xd4>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d00f      	beq.n	8007596 <TIM_TI1_SetConfig+0x66>
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	4a23      	ldr	r2, [pc, #140]	; (8007608 <TIM_TI1_SetConfig+0xd8>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d00b      	beq.n	8007596 <TIM_TI1_SetConfig+0x66>
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	4a22      	ldr	r2, [pc, #136]	; (800760c <TIM_TI1_SetConfig+0xdc>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d007      	beq.n	8007596 <TIM_TI1_SetConfig+0x66>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	4a21      	ldr	r2, [pc, #132]	; (8007610 <TIM_TI1_SetConfig+0xe0>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d003      	beq.n	8007596 <TIM_TI1_SetConfig+0x66>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	4a20      	ldr	r2, [pc, #128]	; (8007614 <TIM_TI1_SetConfig+0xe4>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d101      	bne.n	800759a <TIM_TI1_SetConfig+0x6a>
 8007596:	2301      	movs	r3, #1
 8007598:	e000      	b.n	800759c <TIM_TI1_SetConfig+0x6c>
 800759a:	2300      	movs	r3, #0
 800759c:	2b00      	cmp	r3, #0
 800759e:	d008      	beq.n	80075b2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	f023 0303 	bic.w	r3, r3, #3
 80075a6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80075a8:	697a      	ldr	r2, [r7, #20]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	617b      	str	r3, [r7, #20]
 80075b0:	e003      	b.n	80075ba <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	f043 0301 	orr.w	r3, r3, #1
 80075b8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80075c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	011b      	lsls	r3, r3, #4
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	697a      	ldr	r2, [r7, #20]
 80075ca:	4313      	orrs	r3, r2
 80075cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	f023 030a 	bic.w	r3, r3, #10
 80075d4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	f003 030a 	and.w	r3, r3, #10
 80075dc:	693a      	ldr	r2, [r7, #16]
 80075de:	4313      	orrs	r3, r2
 80075e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	697a      	ldr	r2, [r7, #20]
 80075e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	693a      	ldr	r2, [r7, #16]
 80075ec:	621a      	str	r2, [r3, #32]
}
 80075ee:	bf00      	nop
 80075f0:	371c      	adds	r7, #28
 80075f2:	46bd      	mov	sp, r7
 80075f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f8:	4770      	bx	lr
 80075fa:	bf00      	nop
 80075fc:	40010000 	.word	0x40010000
 8007600:	40000400 	.word	0x40000400
 8007604:	40000800 	.word	0x40000800
 8007608:	40000c00 	.word	0x40000c00
 800760c:	40010400 	.word	0x40010400
 8007610:	40014000 	.word	0x40014000
 8007614:	40001800 	.word	0x40001800

08007618 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007618:	b480      	push	{r7}
 800761a:	b087      	sub	sp, #28
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	6a1b      	ldr	r3, [r3, #32]
 8007628:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6a1b      	ldr	r3, [r3, #32]
 800762e:	f023 0201 	bic.w	r2, r3, #1
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	699b      	ldr	r3, [r3, #24]
 800763a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007642:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	011b      	lsls	r3, r3, #4
 8007648:	693a      	ldr	r2, [r7, #16]
 800764a:	4313      	orrs	r3, r2
 800764c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	f023 030a 	bic.w	r3, r3, #10
 8007654:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007656:	697a      	ldr	r2, [r7, #20]
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	4313      	orrs	r3, r2
 800765c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	693a      	ldr	r2, [r7, #16]
 8007662:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	697a      	ldr	r2, [r7, #20]
 8007668:	621a      	str	r2, [r3, #32]
}
 800766a:	bf00      	nop
 800766c:	371c      	adds	r7, #28
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr

08007676 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007676:	b480      	push	{r7}
 8007678:	b087      	sub	sp, #28
 800767a:	af00      	add	r7, sp, #0
 800767c:	60f8      	str	r0, [r7, #12]
 800767e:	60b9      	str	r1, [r7, #8]
 8007680:	607a      	str	r2, [r7, #4]
 8007682:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	6a1b      	ldr	r3, [r3, #32]
 8007688:	f023 0210 	bic.w	r2, r3, #16
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	699b      	ldr	r3, [r3, #24]
 8007694:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	6a1b      	ldr	r3, [r3, #32]
 800769a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076a2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	021b      	lsls	r3, r3, #8
 80076a8:	697a      	ldr	r2, [r7, #20]
 80076aa:	4313      	orrs	r3, r2
 80076ac:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80076b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	031b      	lsls	r3, r3, #12
 80076ba:	b29b      	uxth	r3, r3
 80076bc:	697a      	ldr	r2, [r7, #20]
 80076be:	4313      	orrs	r3, r2
 80076c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80076c8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	011b      	lsls	r3, r3, #4
 80076ce:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80076d2:	693a      	ldr	r2, [r7, #16]
 80076d4:	4313      	orrs	r3, r2
 80076d6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	697a      	ldr	r2, [r7, #20]
 80076dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	693a      	ldr	r2, [r7, #16]
 80076e2:	621a      	str	r2, [r3, #32]
}
 80076e4:	bf00      	nop
 80076e6:	371c      	adds	r7, #28
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b087      	sub	sp, #28
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	60f8      	str	r0, [r7, #12]
 80076f8:	60b9      	str	r1, [r7, #8]
 80076fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6a1b      	ldr	r3, [r3, #32]
 8007700:	f023 0210 	bic.w	r2, r3, #16
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	699b      	ldr	r3, [r3, #24]
 800770c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6a1b      	ldr	r3, [r3, #32]
 8007712:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800771a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	031b      	lsls	r3, r3, #12
 8007720:	697a      	ldr	r2, [r7, #20]
 8007722:	4313      	orrs	r3, r2
 8007724:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007726:	693b      	ldr	r3, [r7, #16]
 8007728:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800772c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	011b      	lsls	r3, r3, #4
 8007732:	693a      	ldr	r2, [r7, #16]
 8007734:	4313      	orrs	r3, r2
 8007736:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	697a      	ldr	r2, [r7, #20]
 800773c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	693a      	ldr	r2, [r7, #16]
 8007742:	621a      	str	r2, [r3, #32]
}
 8007744:	bf00      	nop
 8007746:	371c      	adds	r7, #28
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr

08007750 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007750:	b480      	push	{r7}
 8007752:	b087      	sub	sp, #28
 8007754:	af00      	add	r7, sp, #0
 8007756:	60f8      	str	r0, [r7, #12]
 8007758:	60b9      	str	r1, [r7, #8]
 800775a:	607a      	str	r2, [r7, #4]
 800775c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	6a1b      	ldr	r3, [r3, #32]
 8007762:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	69db      	ldr	r3, [r3, #28]
 800776e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6a1b      	ldr	r3, [r3, #32]
 8007774:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	f023 0303 	bic.w	r3, r3, #3
 800777c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800777e:	697a      	ldr	r2, [r7, #20]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	4313      	orrs	r3, r2
 8007784:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800778c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	011b      	lsls	r3, r3, #4
 8007792:	b2db      	uxtb	r3, r3
 8007794:	697a      	ldr	r2, [r7, #20]
 8007796:	4313      	orrs	r3, r2
 8007798:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80077a0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	021b      	lsls	r3, r3, #8
 80077a6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80077aa:	693a      	ldr	r2, [r7, #16]
 80077ac:	4313      	orrs	r3, r2
 80077ae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	697a      	ldr	r2, [r7, #20]
 80077b4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	693a      	ldr	r2, [r7, #16]
 80077ba:	621a      	str	r2, [r3, #32]
}
 80077bc:	bf00      	nop
 80077be:	371c      	adds	r7, #28
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b087      	sub	sp, #28
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]
 80077d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	6a1b      	ldr	r3, [r3, #32]
 80077da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	69db      	ldr	r3, [r3, #28]
 80077e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	6a1b      	ldr	r3, [r3, #32]
 80077ec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077f4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	021b      	lsls	r3, r3, #8
 80077fa:	697a      	ldr	r2, [r7, #20]
 80077fc:	4313      	orrs	r3, r2
 80077fe:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007806:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	031b      	lsls	r3, r3, #12
 800780c:	b29b      	uxth	r3, r3
 800780e:	697a      	ldr	r2, [r7, #20]
 8007810:	4313      	orrs	r3, r2
 8007812:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800781a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	031b      	lsls	r3, r3, #12
 8007820:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007824:	693a      	ldr	r2, [r7, #16]
 8007826:	4313      	orrs	r3, r2
 8007828:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	697a      	ldr	r2, [r7, #20]
 800782e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	693a      	ldr	r2, [r7, #16]
 8007834:	621a      	str	r2, [r3, #32]
}
 8007836:	bf00      	nop
 8007838:	371c      	adds	r7, #28
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr

08007842 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007842:	b480      	push	{r7}
 8007844:	b085      	sub	sp, #20
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
 800784a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007858:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800785a:	683a      	ldr	r2, [r7, #0]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	4313      	orrs	r3, r2
 8007860:	f043 0307 	orr.w	r3, r3, #7
 8007864:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	68fa      	ldr	r2, [r7, #12]
 800786a:	609a      	str	r2, [r3, #8]
}
 800786c:	bf00      	nop
 800786e:	3714      	adds	r7, #20
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr

08007878 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007878:	b480      	push	{r7}
 800787a:	b087      	sub	sp, #28
 800787c:	af00      	add	r7, sp, #0
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	60b9      	str	r1, [r7, #8]
 8007882:	607a      	str	r2, [r7, #4]
 8007884:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	689b      	ldr	r3, [r3, #8]
 800788a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007892:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	021a      	lsls	r2, r3, #8
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	431a      	orrs	r2, r3
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	4313      	orrs	r3, r2
 80078a0:	697a      	ldr	r2, [r7, #20]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	697a      	ldr	r2, [r7, #20]
 80078aa:	609a      	str	r2, [r3, #8]
}
 80078ac:	bf00      	nop
 80078ae:	371c      	adds	r7, #28
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b087      	sub	sp, #28
 80078bc:	af00      	add	r7, sp, #0
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	f003 031f 	and.w	r3, r3, #31
 80078ca:	2201      	movs	r2, #1
 80078cc:	fa02 f303 	lsl.w	r3, r2, r3
 80078d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	6a1a      	ldr	r2, [r3, #32]
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	43db      	mvns	r3, r3
 80078da:	401a      	ands	r2, r3
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	6a1a      	ldr	r2, [r3, #32]
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	f003 031f 	and.w	r3, r3, #31
 80078ea:	6879      	ldr	r1, [r7, #4]
 80078ec:	fa01 f303 	lsl.w	r3, r1, r3
 80078f0:	431a      	orrs	r2, r3
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	621a      	str	r2, [r3, #32]
}
 80078f6:	bf00      	nop
 80078f8:	371c      	adds	r7, #28
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr
	...

08007904 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007904:	b480      	push	{r7}
 8007906:	b085      	sub	sp, #20
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007914:	2b01      	cmp	r3, #1
 8007916:	d101      	bne.n	800791c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007918:	2302      	movs	r3, #2
 800791a:	e05a      	b.n	80079d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2202      	movs	r2, #2
 8007928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007942:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	4313      	orrs	r3, r2
 800794c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	68fa      	ldr	r2, [r7, #12]
 8007954:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a21      	ldr	r2, [pc, #132]	; (80079e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d022      	beq.n	80079a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007968:	d01d      	beq.n	80079a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	4a1d      	ldr	r2, [pc, #116]	; (80079e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d018      	beq.n	80079a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a1b      	ldr	r2, [pc, #108]	; (80079e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d013      	beq.n	80079a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4a1a      	ldr	r2, [pc, #104]	; (80079ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d00e      	beq.n	80079a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4a18      	ldr	r2, [pc, #96]	; (80079f0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d009      	beq.n	80079a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a17      	ldr	r2, [pc, #92]	; (80079f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d004      	beq.n	80079a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4a15      	ldr	r2, [pc, #84]	; (80079f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d10c      	bne.n	80079c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	68ba      	ldr	r2, [r7, #8]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	68ba      	ldr	r2, [r7, #8]
 80079be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2201      	movs	r2, #1
 80079c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2200      	movs	r2, #0
 80079cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80079d0:	2300      	movs	r3, #0
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3714      	adds	r7, #20
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr
 80079de:	bf00      	nop
 80079e0:	40010000 	.word	0x40010000
 80079e4:	40000400 	.word	0x40000400
 80079e8:	40000800 	.word	0x40000800
 80079ec:	40000c00 	.word	0x40000c00
 80079f0:	40010400 	.word	0x40010400
 80079f4:	40014000 	.word	0x40014000
 80079f8:	40001800 	.word	0x40001800

080079fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b085      	sub	sp, #20
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
 8007a04:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007a06:	2300      	movs	r3, #0
 8007a08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	d101      	bne.n	8007a18 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007a14:	2302      	movs	r3, #2
 8007a16:	e03d      	b.n	8007a94 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	68db      	ldr	r3, [r3, #12]
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	689b      	ldr	r3, [r3, #8]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	4313      	orrs	r3, r2
 8007a48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4313      	orrs	r3, r2
 8007a56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	691b      	ldr	r3, [r3, #16]
 8007a62:	4313      	orrs	r3, r2
 8007a64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	695b      	ldr	r3, [r3, #20]
 8007a70:	4313      	orrs	r3, r2
 8007a72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	69db      	ldr	r3, [r3, #28]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	68fa      	ldr	r2, [r7, #12]
 8007a88:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a92:	2300      	movs	r3, #0
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3714      	adds	r7, #20
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9e:	4770      	bx	lr

08007aa0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b083      	sub	sp, #12
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007aa8:	bf00      	nop
 8007aaa:	370c      	adds	r7, #12
 8007aac:	46bd      	mov	sp, r7
 8007aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab2:	4770      	bx	lr

08007ab4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b083      	sub	sp, #12
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007abc:	bf00      	nop
 8007abe:	370c      	adds	r7, #12
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b082      	sub	sp, #8
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d101      	bne.n	8007ada <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	e03f      	b.n	8007b5a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d106      	bne.n	8007af4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f7fb fb1e 	bl	8003130 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2224      	movs	r2, #36	; 0x24
 8007af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	68da      	ldr	r2, [r3, #12]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f000 fb3f 	bl	8008190 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	691a      	ldr	r2, [r3, #16]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	695a      	ldr	r2, [r3, #20]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	68da      	ldr	r2, [r3, #12]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2200      	movs	r2, #0
 8007b46:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2220      	movs	r2, #32
 8007b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2220      	movs	r2, #32
 8007b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007b58:	2300      	movs	r3, #0
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3708      	adds	r7, #8
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}
	...

08007b64 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b08a      	sub	sp, #40	; 0x28
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	695b      	ldr	r3, [r3, #20]
 8007b82:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007b84:	2300      	movs	r3, #0
 8007b86:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b8e:	f003 030f 	and.w	r3, r3, #15
 8007b92:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007b94:	69bb      	ldr	r3, [r7, #24]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d10d      	bne.n	8007bb6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9c:	f003 0320 	and.w	r3, r3, #32
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d008      	beq.n	8007bb6 <HAL_UART_IRQHandler+0x52>
 8007ba4:	6a3b      	ldr	r3, [r7, #32]
 8007ba6:	f003 0320 	and.w	r3, r3, #32
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d003      	beq.n	8007bb6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f000 fa57 	bl	8008062 <UART_Receive_IT>
      return;
 8007bb4:	e17c      	b.n	8007eb0 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007bb6:	69bb      	ldr	r3, [r7, #24]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	f000 80b1 	beq.w	8007d20 <HAL_UART_IRQHandler+0x1bc>
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	f003 0301 	and.w	r3, r3, #1
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d105      	bne.n	8007bd4 <HAL_UART_IRQHandler+0x70>
 8007bc8:	6a3b      	ldr	r3, [r7, #32]
 8007bca:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	f000 80a6 	beq.w	8007d20 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bd6:	f003 0301 	and.w	r3, r3, #1
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d00a      	beq.n	8007bf4 <HAL_UART_IRQHandler+0x90>
 8007bde:	6a3b      	ldr	r3, [r7, #32]
 8007be0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d005      	beq.n	8007bf4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bec:	f043 0201 	orr.w	r2, r3, #1
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf6:	f003 0304 	and.w	r3, r3, #4
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d00a      	beq.n	8007c14 <HAL_UART_IRQHandler+0xb0>
 8007bfe:	69fb      	ldr	r3, [r7, #28]
 8007c00:	f003 0301 	and.w	r3, r3, #1
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d005      	beq.n	8007c14 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c0c:	f043 0202 	orr.w	r2, r3, #2
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c16:	f003 0302 	and.w	r3, r3, #2
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d00a      	beq.n	8007c34 <HAL_UART_IRQHandler+0xd0>
 8007c1e:	69fb      	ldr	r3, [r7, #28]
 8007c20:	f003 0301 	and.w	r3, r3, #1
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d005      	beq.n	8007c34 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c2c:	f043 0204 	orr.w	r2, r3, #4
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c36:	f003 0308 	and.w	r3, r3, #8
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d00f      	beq.n	8007c5e <HAL_UART_IRQHandler+0xfa>
 8007c3e:	6a3b      	ldr	r3, [r7, #32]
 8007c40:	f003 0320 	and.w	r3, r3, #32
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d104      	bne.n	8007c52 <HAL_UART_IRQHandler+0xee>
 8007c48:	69fb      	ldr	r3, [r7, #28]
 8007c4a:	f003 0301 	and.w	r3, r3, #1
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d005      	beq.n	8007c5e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c56:	f043 0208 	orr.w	r2, r3, #8
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	f000 811f 	beq.w	8007ea6 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c6a:	f003 0320 	and.w	r3, r3, #32
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d007      	beq.n	8007c82 <HAL_UART_IRQHandler+0x11e>
 8007c72:	6a3b      	ldr	r3, [r7, #32]
 8007c74:	f003 0320 	and.w	r3, r3, #32
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d002      	beq.n	8007c82 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f000 f9f0 	bl	8008062 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	695b      	ldr	r3, [r3, #20]
 8007c88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c8c:	2b40      	cmp	r3, #64	; 0x40
 8007c8e:	bf0c      	ite	eq
 8007c90:	2301      	moveq	r3, #1
 8007c92:	2300      	movne	r3, #0
 8007c94:	b2db      	uxtb	r3, r3
 8007c96:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c9c:	f003 0308 	and.w	r3, r3, #8
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d102      	bne.n	8007caa <HAL_UART_IRQHandler+0x146>
 8007ca4:	697b      	ldr	r3, [r7, #20]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d031      	beq.n	8007d0e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f000 f930 	bl	8007f10 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	695b      	ldr	r3, [r3, #20]
 8007cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cba:	2b40      	cmp	r3, #64	; 0x40
 8007cbc:	d123      	bne.n	8007d06 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	695a      	ldr	r2, [r3, #20]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ccc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d013      	beq.n	8007cfe <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cda:	4a77      	ldr	r2, [pc, #476]	; (8007eb8 <HAL_UART_IRQHandler+0x354>)
 8007cdc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f7fc fe4e 	bl	8004984 <HAL_DMA_Abort_IT>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d016      	beq.n	8007d1c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cf4:	687a      	ldr	r2, [r7, #4]
 8007cf6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007cf8:	4610      	mov	r0, r2
 8007cfa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cfc:	e00e      	b.n	8007d1c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f000 f8f0 	bl	8007ee4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d04:	e00a      	b.n	8007d1c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f000 f8ec 	bl	8007ee4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d0c:	e006      	b.n	8007d1c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f000 f8e8 	bl	8007ee4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2200      	movs	r2, #0
 8007d18:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007d1a:	e0c4      	b.n	8007ea6 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d1c:	bf00      	nop
    return;
 8007d1e:	e0c2      	b.n	8007ea6 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	f040 80a2 	bne.w	8007e6e <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8007d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d2c:	f003 0310 	and.w	r3, r3, #16
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	f000 809c 	beq.w	8007e6e <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007d36:	6a3b      	ldr	r3, [r7, #32]
 8007d38:	f003 0310 	and.w	r3, r3, #16
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	f000 8096 	beq.w	8007e6e <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d42:	2300      	movs	r3, #0
 8007d44:	60fb      	str	r3, [r7, #12]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	60fb      	str	r3, [r7, #12]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	60fb      	str	r3, [r7, #12]
 8007d56:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	695b      	ldr	r3, [r3, #20]
 8007d5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d62:	2b40      	cmp	r3, #64	; 0x40
 8007d64:	d14f      	bne.n	8007e06 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8007d70:	8a3b      	ldrh	r3, [r7, #16]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	f000 8099 	beq.w	8007eaa <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d7c:	8a3a      	ldrh	r2, [r7, #16]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	f080 8093 	bcs.w	8007eaa <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	8a3a      	ldrh	r2, [r7, #16]
 8007d88:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d8e:	69db      	ldr	r3, [r3, #28]
 8007d90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d94:	d02b      	beq.n	8007dee <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	68da      	ldr	r2, [r3, #12]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007da4:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	695a      	ldr	r2, [r3, #20]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f022 0201 	bic.w	r2, r2, #1
 8007db4:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	695a      	ldr	r2, [r3, #20]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007dc4:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2220      	movs	r2, #32
 8007dca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	68da      	ldr	r2, [r3, #12]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f022 0210 	bic.w	r2, r2, #16
 8007de2:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007de8:	4618      	mov	r0, r3
 8007dea:	f7fc fd5b 	bl	80048a4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	1ad3      	subs	r3, r2, r3
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	4619      	mov	r1, r3
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f000 f87a 	bl	8007ef8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007e04:	e051      	b.n	8007eaa <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	1ad3      	subs	r3, r2, r3
 8007e12:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d047      	beq.n	8007eae <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8007e1e:	8a7b      	ldrh	r3, [r7, #18]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d044      	beq.n	8007eae <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	68da      	ldr	r2, [r3, #12]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007e32:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	695a      	ldr	r2, [r3, #20]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f022 0201 	bic.w	r2, r2, #1
 8007e42:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2220      	movs	r2, #32
 8007e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	68da      	ldr	r2, [r3, #12]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f022 0210 	bic.w	r2, r2, #16
 8007e60:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007e62:	8a7b      	ldrh	r3, [r7, #18]
 8007e64:	4619      	mov	r1, r3
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f000 f846 	bl	8007ef8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007e6c:	e01f      	b.n	8007eae <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d008      	beq.n	8007e8a <HAL_UART_IRQHandler+0x326>
 8007e78:	6a3b      	ldr	r3, [r7, #32]
 8007e7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d003      	beq.n	8007e8a <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 f885 	bl	8007f92 <UART_Transmit_IT>
    return;
 8007e88:	e012      	b.n	8007eb0 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d00d      	beq.n	8007eb0 <HAL_UART_IRQHandler+0x34c>
 8007e94:	6a3b      	ldr	r3, [r7, #32]
 8007e96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d008      	beq.n	8007eb0 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f000 f8c7 	bl	8008032 <UART_EndTransmit_IT>
    return;
 8007ea4:	e004      	b.n	8007eb0 <HAL_UART_IRQHandler+0x34c>
    return;
 8007ea6:	bf00      	nop
 8007ea8:	e002      	b.n	8007eb0 <HAL_UART_IRQHandler+0x34c>
      return;
 8007eaa:	bf00      	nop
 8007eac:	e000      	b.n	8007eb0 <HAL_UART_IRQHandler+0x34c>
      return;
 8007eae:	bf00      	nop
  }
}
 8007eb0:	3728      	adds	r7, #40	; 0x28
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	08007f6b 	.word	0x08007f6b

08007ebc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b083      	sub	sp, #12
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007ec4:	bf00      	nop
 8007ec6:	370c      	adds	r7, #12
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ece:	4770      	bx	lr

08007ed0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b083      	sub	sp, #12
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007ed8:	bf00      	nop
 8007eda:	370c      	adds	r7, #12
 8007edc:	46bd      	mov	sp, r7
 8007ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee2:	4770      	bx	lr

08007ee4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b083      	sub	sp, #12
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007eec:	bf00      	nop
 8007eee:	370c      	adds	r7, #12
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef6:	4770      	bx	lr

08007ef8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b083      	sub	sp, #12
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	460b      	mov	r3, r1
 8007f02:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007f04:	bf00      	nop
 8007f06:	370c      	adds	r7, #12
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0e:	4770      	bx	lr

08007f10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	68da      	ldr	r2, [r3, #12]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007f26:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	695a      	ldr	r2, [r3, #20]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f022 0201 	bic.w	r2, r2, #1
 8007f36:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d107      	bne.n	8007f50 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	68da      	ldr	r2, [r3, #12]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f022 0210 	bic.w	r2, r2, #16
 8007f4e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2220      	movs	r2, #32
 8007f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007f5e:	bf00      	nop
 8007f60:	370c      	adds	r7, #12
 8007f62:	46bd      	mov	sp, r7
 8007f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f68:	4770      	bx	lr

08007f6a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f6a:	b580      	push	{r7, lr}
 8007f6c:	b084      	sub	sp, #16
 8007f6e:	af00      	add	r7, sp, #0
 8007f70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f76:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2200      	movs	r2, #0
 8007f82:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f84:	68f8      	ldr	r0, [r7, #12]
 8007f86:	f7ff ffad 	bl	8007ee4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f8a:	bf00      	nop
 8007f8c:	3710      	adds	r7, #16
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}

08007f92 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007f92:	b480      	push	{r7}
 8007f94:	b085      	sub	sp, #20
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	2b21      	cmp	r3, #33	; 0x21
 8007fa4:	d13e      	bne.n	8008024 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	689b      	ldr	r3, [r3, #8]
 8007faa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fae:	d114      	bne.n	8007fda <UART_Transmit_IT+0x48>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	691b      	ldr	r3, [r3, #16]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d110      	bne.n	8007fda <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6a1b      	ldr	r3, [r3, #32]
 8007fbc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	881b      	ldrh	r3, [r3, #0]
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007fcc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6a1b      	ldr	r3, [r3, #32]
 8007fd2:	1c9a      	adds	r2, r3, #2
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	621a      	str	r2, [r3, #32]
 8007fd8:	e008      	b.n	8007fec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6a1b      	ldr	r3, [r3, #32]
 8007fde:	1c59      	adds	r1, r3, #1
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	6211      	str	r1, [r2, #32]
 8007fe4:	781a      	ldrb	r2, [r3, #0]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007ff0:	b29b      	uxth	r3, r3
 8007ff2:	3b01      	subs	r3, #1
 8007ff4:	b29b      	uxth	r3, r3
 8007ff6:	687a      	ldr	r2, [r7, #4]
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d10f      	bne.n	8008020 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	68da      	ldr	r2, [r3, #12]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800800e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	68da      	ldr	r2, [r3, #12]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800801e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008020:	2300      	movs	r3, #0
 8008022:	e000      	b.n	8008026 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008024:	2302      	movs	r3, #2
  }
}
 8008026:	4618      	mov	r0, r3
 8008028:	3714      	adds	r7, #20
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr

08008032 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008032:	b580      	push	{r7, lr}
 8008034:	b082      	sub	sp, #8
 8008036:	af00      	add	r7, sp, #0
 8008038:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	68da      	ldr	r2, [r3, #12]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008048:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2220      	movs	r2, #32
 800804e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f7ff ff32 	bl	8007ebc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008058:	2300      	movs	r3, #0
}
 800805a:	4618      	mov	r0, r3
 800805c:	3708      	adds	r7, #8
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}

08008062 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008062:	b580      	push	{r7, lr}
 8008064:	b084      	sub	sp, #16
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008070:	b2db      	uxtb	r3, r3
 8008072:	2b22      	cmp	r3, #34	; 0x22
 8008074:	f040 8087 	bne.w	8008186 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	689b      	ldr	r3, [r3, #8]
 800807c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008080:	d117      	bne.n	80080b2 <UART_Receive_IT+0x50>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	691b      	ldr	r3, [r3, #16]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d113      	bne.n	80080b2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800808a:	2300      	movs	r3, #0
 800808c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008092:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	b29b      	uxth	r3, r3
 800809c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080a0:	b29a      	uxth	r2, r3
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080aa:	1c9a      	adds	r2, r3, #2
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	629a      	str	r2, [r3, #40]	; 0x28
 80080b0:	e026      	b.n	8008100 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080b6:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80080b8:	2300      	movs	r3, #0
 80080ba:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	689b      	ldr	r3, [r3, #8]
 80080c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080c4:	d007      	beq.n	80080d6 <UART_Receive_IT+0x74>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	689b      	ldr	r3, [r3, #8]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d10a      	bne.n	80080e4 <UART_Receive_IT+0x82>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	691b      	ldr	r3, [r3, #16]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d106      	bne.n	80080e4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	b2da      	uxtb	r2, r3
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	701a      	strb	r2, [r3, #0]
 80080e2:	e008      	b.n	80080f6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	b2db      	uxtb	r3, r3
 80080ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080f0:	b2da      	uxtb	r2, r3
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080fa:	1c5a      	adds	r2, r3, #1
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008104:	b29b      	uxth	r3, r3
 8008106:	3b01      	subs	r3, #1
 8008108:	b29b      	uxth	r3, r3
 800810a:	687a      	ldr	r2, [r7, #4]
 800810c:	4619      	mov	r1, r3
 800810e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008110:	2b00      	cmp	r3, #0
 8008112:	d136      	bne.n	8008182 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	68da      	ldr	r2, [r3, #12]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f022 0220 	bic.w	r2, r2, #32
 8008122:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	68da      	ldr	r2, [r3, #12]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008132:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	695a      	ldr	r2, [r3, #20]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f022 0201 	bic.w	r2, r2, #1
 8008142:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2220      	movs	r2, #32
 8008148:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008150:	2b01      	cmp	r3, #1
 8008152:	d10e      	bne.n	8008172 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	68da      	ldr	r2, [r3, #12]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f022 0210 	bic.w	r2, r2, #16
 8008162:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008168:	4619      	mov	r1, r3
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f7ff fec4 	bl	8007ef8 <HAL_UARTEx_RxEventCallback>
 8008170:	e002      	b.n	8008178 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f7ff feac 	bl	8007ed0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800817e:	2300      	movs	r3, #0
 8008180:	e002      	b.n	8008188 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8008182:	2300      	movs	r3, #0
 8008184:	e000      	b.n	8008188 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008186:	2302      	movs	r3, #2
  }
}
 8008188:	4618      	mov	r0, r3
 800818a:	3710      	adds	r7, #16
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008194:	b09f      	sub	sp, #124	; 0x7c
 8008196:	af00      	add	r7, sp, #0
 8008198:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800819a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	691b      	ldr	r3, [r3, #16]
 80081a0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80081a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081a6:	68d9      	ldr	r1, [r3, #12]
 80081a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	ea40 0301 	orr.w	r3, r0, r1
 80081b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80081b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081b4:	689a      	ldr	r2, [r3, #8]
 80081b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081b8:	691b      	ldr	r3, [r3, #16]
 80081ba:	431a      	orrs	r2, r3
 80081bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081be:	695b      	ldr	r3, [r3, #20]
 80081c0:	431a      	orrs	r2, r3
 80081c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081c4:	69db      	ldr	r3, [r3, #28]
 80081c6:	4313      	orrs	r3, r2
 80081c8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80081ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	68db      	ldr	r3, [r3, #12]
 80081d0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80081d4:	f021 010c 	bic.w	r1, r1, #12
 80081d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80081de:	430b      	orrs	r3, r1
 80081e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80081e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	695b      	ldr	r3, [r3, #20]
 80081e8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80081ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081ee:	6999      	ldr	r1, [r3, #24]
 80081f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081f2:	681a      	ldr	r2, [r3, #0]
 80081f4:	ea40 0301 	orr.w	r3, r0, r1
 80081f8:	6153      	str	r3, [r2, #20]


#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 80081fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081fc:	681a      	ldr	r2, [r3, #0]
 80081fe:	4b6a      	ldr	r3, [pc, #424]	; (80083a8 <UART_SetConfig+0x218>)
 8008200:	429a      	cmp	r2, r3
 8008202:	d00e      	beq.n	8008222 <UART_SetConfig+0x92>
 8008204:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008206:	681a      	ldr	r2, [r3, #0]
 8008208:	4b68      	ldr	r3, [pc, #416]	; (80083ac <UART_SetConfig+0x21c>)
 800820a:	429a      	cmp	r2, r3
 800820c:	d009      	beq.n	8008222 <UART_SetConfig+0x92>
 800820e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008210:	681a      	ldr	r2, [r3, #0]
 8008212:	4b67      	ldr	r3, [pc, #412]	; (80083b0 <UART_SetConfig+0x220>)
 8008214:	429a      	cmp	r2, r3
 8008216:	d004      	beq.n	8008222 <UART_SetConfig+0x92>
 8008218:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	4b65      	ldr	r3, [pc, #404]	; (80083b4 <UART_SetConfig+0x224>)
 800821e:	429a      	cmp	r2, r3
 8008220:	d103      	bne.n	800822a <UART_SetConfig+0x9a>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008222:	f7fd fb05 	bl	8005830 <HAL_RCC_GetPCLK2Freq>
 8008226:	6778      	str	r0, [r7, #116]	; 0x74
 8008228:	e002      	b.n	8008230 <UART_SetConfig+0xa0>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800822a:	f7fd faed 	bl	8005808 <HAL_RCC_GetPCLK1Freq>
 800822e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008230:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008232:	69db      	ldr	r3, [r3, #28]
 8008234:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008238:	f040 80c0 	bne.w	80083bc <UART_SetConfig+0x22c>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800823c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800823e:	461c      	mov	r4, r3
 8008240:	f04f 0500 	mov.w	r5, #0
 8008244:	4622      	mov	r2, r4
 8008246:	462b      	mov	r3, r5
 8008248:	1891      	adds	r1, r2, r2
 800824a:	6439      	str	r1, [r7, #64]	; 0x40
 800824c:	415b      	adcs	r3, r3
 800824e:	647b      	str	r3, [r7, #68]	; 0x44
 8008250:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008254:	1912      	adds	r2, r2, r4
 8008256:	eb45 0303 	adc.w	r3, r5, r3
 800825a:	f04f 0000 	mov.w	r0, #0
 800825e:	f04f 0100 	mov.w	r1, #0
 8008262:	00d9      	lsls	r1, r3, #3
 8008264:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008268:	00d0      	lsls	r0, r2, #3
 800826a:	4602      	mov	r2, r0
 800826c:	460b      	mov	r3, r1
 800826e:	1911      	adds	r1, r2, r4
 8008270:	6639      	str	r1, [r7, #96]	; 0x60
 8008272:	416b      	adcs	r3, r5
 8008274:	667b      	str	r3, [r7, #100]	; 0x64
 8008276:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	461a      	mov	r2, r3
 800827c:	f04f 0300 	mov.w	r3, #0
 8008280:	1891      	adds	r1, r2, r2
 8008282:	63b9      	str	r1, [r7, #56]	; 0x38
 8008284:	415b      	adcs	r3, r3
 8008286:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008288:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800828c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008290:	f7f8 fc00 	bl	8000a94 <__aeabi_uldivmod>
 8008294:	4602      	mov	r2, r0
 8008296:	460b      	mov	r3, r1
 8008298:	4b47      	ldr	r3, [pc, #284]	; (80083b8 <UART_SetConfig+0x228>)
 800829a:	fba3 2302 	umull	r2, r3, r3, r2
 800829e:	095b      	lsrs	r3, r3, #5
 80082a0:	011e      	lsls	r6, r3, #4
 80082a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80082a4:	461c      	mov	r4, r3
 80082a6:	f04f 0500 	mov.w	r5, #0
 80082aa:	4622      	mov	r2, r4
 80082ac:	462b      	mov	r3, r5
 80082ae:	1891      	adds	r1, r2, r2
 80082b0:	6339      	str	r1, [r7, #48]	; 0x30
 80082b2:	415b      	adcs	r3, r3
 80082b4:	637b      	str	r3, [r7, #52]	; 0x34
 80082b6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80082ba:	1912      	adds	r2, r2, r4
 80082bc:	eb45 0303 	adc.w	r3, r5, r3
 80082c0:	f04f 0000 	mov.w	r0, #0
 80082c4:	f04f 0100 	mov.w	r1, #0
 80082c8:	00d9      	lsls	r1, r3, #3
 80082ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80082ce:	00d0      	lsls	r0, r2, #3
 80082d0:	4602      	mov	r2, r0
 80082d2:	460b      	mov	r3, r1
 80082d4:	1911      	adds	r1, r2, r4
 80082d6:	65b9      	str	r1, [r7, #88]	; 0x58
 80082d8:	416b      	adcs	r3, r5
 80082da:	65fb      	str	r3, [r7, #92]	; 0x5c
 80082dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	461a      	mov	r2, r3
 80082e2:	f04f 0300 	mov.w	r3, #0
 80082e6:	1891      	adds	r1, r2, r2
 80082e8:	62b9      	str	r1, [r7, #40]	; 0x28
 80082ea:	415b      	adcs	r3, r3
 80082ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80082ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80082f2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80082f6:	f7f8 fbcd 	bl	8000a94 <__aeabi_uldivmod>
 80082fa:	4602      	mov	r2, r0
 80082fc:	460b      	mov	r3, r1
 80082fe:	4b2e      	ldr	r3, [pc, #184]	; (80083b8 <UART_SetConfig+0x228>)
 8008300:	fba3 1302 	umull	r1, r3, r3, r2
 8008304:	095b      	lsrs	r3, r3, #5
 8008306:	2164      	movs	r1, #100	; 0x64
 8008308:	fb01 f303 	mul.w	r3, r1, r3
 800830c:	1ad3      	subs	r3, r2, r3
 800830e:	00db      	lsls	r3, r3, #3
 8008310:	3332      	adds	r3, #50	; 0x32
 8008312:	4a29      	ldr	r2, [pc, #164]	; (80083b8 <UART_SetConfig+0x228>)
 8008314:	fba2 2303 	umull	r2, r3, r2, r3
 8008318:	095b      	lsrs	r3, r3, #5
 800831a:	005b      	lsls	r3, r3, #1
 800831c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008320:	441e      	add	r6, r3
 8008322:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008324:	4618      	mov	r0, r3
 8008326:	f04f 0100 	mov.w	r1, #0
 800832a:	4602      	mov	r2, r0
 800832c:	460b      	mov	r3, r1
 800832e:	1894      	adds	r4, r2, r2
 8008330:	623c      	str	r4, [r7, #32]
 8008332:	415b      	adcs	r3, r3
 8008334:	627b      	str	r3, [r7, #36]	; 0x24
 8008336:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800833a:	1812      	adds	r2, r2, r0
 800833c:	eb41 0303 	adc.w	r3, r1, r3
 8008340:	f04f 0400 	mov.w	r4, #0
 8008344:	f04f 0500 	mov.w	r5, #0
 8008348:	00dd      	lsls	r5, r3, #3
 800834a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800834e:	00d4      	lsls	r4, r2, #3
 8008350:	4622      	mov	r2, r4
 8008352:	462b      	mov	r3, r5
 8008354:	1814      	adds	r4, r2, r0
 8008356:	653c      	str	r4, [r7, #80]	; 0x50
 8008358:	414b      	adcs	r3, r1
 800835a:	657b      	str	r3, [r7, #84]	; 0x54
 800835c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	461a      	mov	r2, r3
 8008362:	f04f 0300 	mov.w	r3, #0
 8008366:	1891      	adds	r1, r2, r2
 8008368:	61b9      	str	r1, [r7, #24]
 800836a:	415b      	adcs	r3, r3
 800836c:	61fb      	str	r3, [r7, #28]
 800836e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008372:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008376:	f7f8 fb8d 	bl	8000a94 <__aeabi_uldivmod>
 800837a:	4602      	mov	r2, r0
 800837c:	460b      	mov	r3, r1
 800837e:	4b0e      	ldr	r3, [pc, #56]	; (80083b8 <UART_SetConfig+0x228>)
 8008380:	fba3 1302 	umull	r1, r3, r3, r2
 8008384:	095b      	lsrs	r3, r3, #5
 8008386:	2164      	movs	r1, #100	; 0x64
 8008388:	fb01 f303 	mul.w	r3, r1, r3
 800838c:	1ad3      	subs	r3, r2, r3
 800838e:	00db      	lsls	r3, r3, #3
 8008390:	3332      	adds	r3, #50	; 0x32
 8008392:	4a09      	ldr	r2, [pc, #36]	; (80083b8 <UART_SetConfig+0x228>)
 8008394:	fba2 2303 	umull	r2, r3, r2, r3
 8008398:	095b      	lsrs	r3, r3, #5
 800839a:	f003 0207 	and.w	r2, r3, #7
 800839e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4432      	add	r2, r6
 80083a4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80083a6:	e0c3      	b.n	8008530 <UART_SetConfig+0x3a0>
 80083a8:	40011000 	.word	0x40011000
 80083ac:	40011400 	.word	0x40011400
 80083b0:	40011800 	.word	0x40011800
 80083b4:	40011c00 	.word	0x40011c00
 80083b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80083bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80083be:	461c      	mov	r4, r3
 80083c0:	f04f 0500 	mov.w	r5, #0
 80083c4:	4622      	mov	r2, r4
 80083c6:	462b      	mov	r3, r5
 80083c8:	1891      	adds	r1, r2, r2
 80083ca:	6139      	str	r1, [r7, #16]
 80083cc:	415b      	adcs	r3, r3
 80083ce:	617b      	str	r3, [r7, #20]
 80083d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80083d4:	1912      	adds	r2, r2, r4
 80083d6:	eb45 0303 	adc.w	r3, r5, r3
 80083da:	f04f 0000 	mov.w	r0, #0
 80083de:	f04f 0100 	mov.w	r1, #0
 80083e2:	00d9      	lsls	r1, r3, #3
 80083e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80083e8:	00d0      	lsls	r0, r2, #3
 80083ea:	4602      	mov	r2, r0
 80083ec:	460b      	mov	r3, r1
 80083ee:	eb12 0804 	adds.w	r8, r2, r4
 80083f2:	eb43 0905 	adc.w	r9, r3, r5
 80083f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083f8:	685b      	ldr	r3, [r3, #4]
 80083fa:	4618      	mov	r0, r3
 80083fc:	f04f 0100 	mov.w	r1, #0
 8008400:	f04f 0200 	mov.w	r2, #0
 8008404:	f04f 0300 	mov.w	r3, #0
 8008408:	008b      	lsls	r3, r1, #2
 800840a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800840e:	0082      	lsls	r2, r0, #2
 8008410:	4640      	mov	r0, r8
 8008412:	4649      	mov	r1, r9
 8008414:	f7f8 fb3e 	bl	8000a94 <__aeabi_uldivmod>
 8008418:	4602      	mov	r2, r0
 800841a:	460b      	mov	r3, r1
 800841c:	4b47      	ldr	r3, [pc, #284]	; (800853c <UART_SetConfig+0x3ac>)
 800841e:	fba3 2302 	umull	r2, r3, r3, r2
 8008422:	095b      	lsrs	r3, r3, #5
 8008424:	011e      	lsls	r6, r3, #4
 8008426:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008428:	4618      	mov	r0, r3
 800842a:	f04f 0100 	mov.w	r1, #0
 800842e:	4602      	mov	r2, r0
 8008430:	460b      	mov	r3, r1
 8008432:	1894      	adds	r4, r2, r2
 8008434:	60bc      	str	r4, [r7, #8]
 8008436:	415b      	adcs	r3, r3
 8008438:	60fb      	str	r3, [r7, #12]
 800843a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800843e:	1812      	adds	r2, r2, r0
 8008440:	eb41 0303 	adc.w	r3, r1, r3
 8008444:	f04f 0400 	mov.w	r4, #0
 8008448:	f04f 0500 	mov.w	r5, #0
 800844c:	00dd      	lsls	r5, r3, #3
 800844e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008452:	00d4      	lsls	r4, r2, #3
 8008454:	4622      	mov	r2, r4
 8008456:	462b      	mov	r3, r5
 8008458:	1814      	adds	r4, r2, r0
 800845a:	64bc      	str	r4, [r7, #72]	; 0x48
 800845c:	414b      	adcs	r3, r1
 800845e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008460:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	4618      	mov	r0, r3
 8008466:	f04f 0100 	mov.w	r1, #0
 800846a:	f04f 0200 	mov.w	r2, #0
 800846e:	f04f 0300 	mov.w	r3, #0
 8008472:	008b      	lsls	r3, r1, #2
 8008474:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008478:	0082      	lsls	r2, r0, #2
 800847a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800847e:	f7f8 fb09 	bl	8000a94 <__aeabi_uldivmod>
 8008482:	4602      	mov	r2, r0
 8008484:	460b      	mov	r3, r1
 8008486:	4b2d      	ldr	r3, [pc, #180]	; (800853c <UART_SetConfig+0x3ac>)
 8008488:	fba3 1302 	umull	r1, r3, r3, r2
 800848c:	095b      	lsrs	r3, r3, #5
 800848e:	2164      	movs	r1, #100	; 0x64
 8008490:	fb01 f303 	mul.w	r3, r1, r3
 8008494:	1ad3      	subs	r3, r2, r3
 8008496:	011b      	lsls	r3, r3, #4
 8008498:	3332      	adds	r3, #50	; 0x32
 800849a:	4a28      	ldr	r2, [pc, #160]	; (800853c <UART_SetConfig+0x3ac>)
 800849c:	fba2 2303 	umull	r2, r3, r2, r3
 80084a0:	095b      	lsrs	r3, r3, #5
 80084a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80084a6:	441e      	add	r6, r3
 80084a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80084aa:	4618      	mov	r0, r3
 80084ac:	f04f 0100 	mov.w	r1, #0
 80084b0:	4602      	mov	r2, r0
 80084b2:	460b      	mov	r3, r1
 80084b4:	1894      	adds	r4, r2, r2
 80084b6:	603c      	str	r4, [r7, #0]
 80084b8:	415b      	adcs	r3, r3
 80084ba:	607b      	str	r3, [r7, #4]
 80084bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084c0:	1812      	adds	r2, r2, r0
 80084c2:	eb41 0303 	adc.w	r3, r1, r3
 80084c6:	f04f 0400 	mov.w	r4, #0
 80084ca:	f04f 0500 	mov.w	r5, #0
 80084ce:	00dd      	lsls	r5, r3, #3
 80084d0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80084d4:	00d4      	lsls	r4, r2, #3
 80084d6:	4622      	mov	r2, r4
 80084d8:	462b      	mov	r3, r5
 80084da:	eb12 0a00 	adds.w	sl, r2, r0
 80084de:	eb43 0b01 	adc.w	fp, r3, r1
 80084e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	4618      	mov	r0, r3
 80084e8:	f04f 0100 	mov.w	r1, #0
 80084ec:	f04f 0200 	mov.w	r2, #0
 80084f0:	f04f 0300 	mov.w	r3, #0
 80084f4:	008b      	lsls	r3, r1, #2
 80084f6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80084fa:	0082      	lsls	r2, r0, #2
 80084fc:	4650      	mov	r0, sl
 80084fe:	4659      	mov	r1, fp
 8008500:	f7f8 fac8 	bl	8000a94 <__aeabi_uldivmod>
 8008504:	4602      	mov	r2, r0
 8008506:	460b      	mov	r3, r1
 8008508:	4b0c      	ldr	r3, [pc, #48]	; (800853c <UART_SetConfig+0x3ac>)
 800850a:	fba3 1302 	umull	r1, r3, r3, r2
 800850e:	095b      	lsrs	r3, r3, #5
 8008510:	2164      	movs	r1, #100	; 0x64
 8008512:	fb01 f303 	mul.w	r3, r1, r3
 8008516:	1ad3      	subs	r3, r2, r3
 8008518:	011b      	lsls	r3, r3, #4
 800851a:	3332      	adds	r3, #50	; 0x32
 800851c:	4a07      	ldr	r2, [pc, #28]	; (800853c <UART_SetConfig+0x3ac>)
 800851e:	fba2 2303 	umull	r2, r3, r2, r3
 8008522:	095b      	lsrs	r3, r3, #5
 8008524:	f003 020f 	and.w	r2, r3, #15
 8008528:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4432      	add	r2, r6
 800852e:	609a      	str	r2, [r3, #8]
}
 8008530:	bf00      	nop
 8008532:	377c      	adds	r7, #124	; 0x7c
 8008534:	46bd      	mov	sp, r7
 8008536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800853a:	bf00      	nop
 800853c:	51eb851f 	.word	0x51eb851f

08008540 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008540:	b084      	sub	sp, #16
 8008542:	b580      	push	{r7, lr}
 8008544:	b084      	sub	sp, #16
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
 800854a:	f107 001c 	add.w	r0, r7, #28
 800854e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008554:	2b01      	cmp	r3, #1
 8008556:	d122      	bne.n	800859e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800855c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	68db      	ldr	r3, [r3, #12]
 8008568:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800856c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008570:	687a      	ldr	r2, [r7, #4]
 8008572:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	68db      	ldr	r3, [r3, #12]
 8008578:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008580:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008582:	2b01      	cmp	r3, #1
 8008584:	d105      	bne.n	8008592 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	68db      	ldr	r3, [r3, #12]
 800858a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 fa50 	bl	8008a38 <USB_CoreReset>
 8008598:	4603      	mov	r3, r0
 800859a:	73fb      	strb	r3, [r7, #15]
 800859c:	e01a      	b.n	80085d4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	68db      	ldr	r3, [r3, #12]
 80085a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f000 fa44 	bl	8008a38 <USB_CoreReset>
 80085b0:	4603      	mov	r3, r0
 80085b2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80085b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d106      	bne.n	80085c8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085be:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	639a      	str	r2, [r3, #56]	; 0x38
 80085c6:	e005      	b.n	80085d4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085cc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80085d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085d6:	2b01      	cmp	r3, #1
 80085d8:	d10b      	bne.n	80085f2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	f043 0206 	orr.w	r2, r3, #6
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	f043 0220 	orr.w	r2, r3, #32
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80085f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3710      	adds	r7, #16
 80085f8:	46bd      	mov	sp, r7
 80085fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80085fe:	b004      	add	sp, #16
 8008600:	4770      	bx	lr

08008602 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008602:	b480      	push	{r7}
 8008604:	b083      	sub	sp, #12
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	689b      	ldr	r3, [r3, #8]
 800860e:	f023 0201 	bic.w	r2, r3, #1
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008616:	2300      	movs	r3, #0
}
 8008618:	4618      	mov	r0, r3
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b082      	sub	sp, #8
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	460b      	mov	r3, r1
 800862e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	68db      	ldr	r3, [r3, #12]
 8008634:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800863c:	78fb      	ldrb	r3, [r7, #3]
 800863e:	2b01      	cmp	r3, #1
 8008640:	d106      	bne.n	8008650 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	68db      	ldr	r3, [r3, #12]
 8008646:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	60da      	str	r2, [r3, #12]
 800864e:	e00b      	b.n	8008668 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008650:	78fb      	ldrb	r3, [r7, #3]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d106      	bne.n	8008664 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	68db      	ldr	r3, [r3, #12]
 800865a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	60da      	str	r2, [r3, #12]
 8008662:	e001      	b.n	8008668 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008664:	2301      	movs	r3, #1
 8008666:	e003      	b.n	8008670 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008668:	2032      	movs	r0, #50	; 0x32
 800866a:	f7fb f8b9 	bl	80037e0 <HAL_Delay>

  return HAL_OK;
 800866e:	2300      	movs	r3, #0
}
 8008670:	4618      	mov	r0, r3
 8008672:	3708      	adds	r7, #8
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}

08008678 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008678:	b084      	sub	sp, #16
 800867a:	b580      	push	{r7, lr}
 800867c:	b086      	sub	sp, #24
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
 8008682:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008686:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800868a:	2300      	movs	r3, #0
 800868c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008692:	2300      	movs	r3, #0
 8008694:	613b      	str	r3, [r7, #16]
 8008696:	e009      	b.n	80086ac <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008698:	687a      	ldr	r2, [r7, #4]
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	3340      	adds	r3, #64	; 0x40
 800869e:	009b      	lsls	r3, r3, #2
 80086a0:	4413      	add	r3, r2
 80086a2:	2200      	movs	r2, #0
 80086a4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	3301      	adds	r3, #1
 80086aa:	613b      	str	r3, [r7, #16]
 80086ac:	693b      	ldr	r3, [r7, #16]
 80086ae:	2b0e      	cmp	r3, #14
 80086b0:	d9f2      	bls.n	8008698 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80086b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d11c      	bne.n	80086f2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	68fa      	ldr	r2, [r7, #12]
 80086c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80086c6:	f043 0302 	orr.w	r3, r3, #2
 80086ca:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086d0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	601a      	str	r2, [r3, #0]
 80086f0:	e005      	b.n	80086fe <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086f6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008704:	461a      	mov	r2, r3
 8008706:	2300      	movs	r3, #0
 8008708:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008710:	4619      	mov	r1, r3
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008718:	461a      	mov	r2, r3
 800871a:	680b      	ldr	r3, [r1, #0]
 800871c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800871e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008720:	2b01      	cmp	r3, #1
 8008722:	d10c      	bne.n	800873e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008726:	2b00      	cmp	r3, #0
 8008728:	d104      	bne.n	8008734 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800872a:	2100      	movs	r1, #0
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	f000 f949 	bl	80089c4 <USB_SetDevSpeed>
 8008732:	e008      	b.n	8008746 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008734:	2101      	movs	r1, #1
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f000 f944 	bl	80089c4 <USB_SetDevSpeed>
 800873c:	e003      	b.n	8008746 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800873e:	2103      	movs	r1, #3
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f000 f93f 	bl	80089c4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008746:	2110      	movs	r1, #16
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 f8f3 	bl	8008934 <USB_FlushTxFifo>
 800874e:	4603      	mov	r3, r0
 8008750:	2b00      	cmp	r3, #0
 8008752:	d001      	beq.n	8008758 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8008754:	2301      	movs	r3, #1
 8008756:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f000 f911 	bl	8008980 <USB_FlushRxFifo>
 800875e:	4603      	mov	r3, r0
 8008760:	2b00      	cmp	r3, #0
 8008762:	d001      	beq.n	8008768 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8008764:	2301      	movs	r3, #1
 8008766:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800876e:	461a      	mov	r2, r3
 8008770:	2300      	movs	r3, #0
 8008772:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800877a:	461a      	mov	r2, r3
 800877c:	2300      	movs	r3, #0
 800877e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008786:	461a      	mov	r2, r3
 8008788:	2300      	movs	r3, #0
 800878a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800878c:	2300      	movs	r3, #0
 800878e:	613b      	str	r3, [r7, #16]
 8008790:	e043      	b.n	800881a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	015a      	lsls	r2, r3, #5
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	4413      	add	r3, r2
 800879a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80087a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087a8:	d118      	bne.n	80087dc <USB_DevInit+0x164>
    {
      if (i == 0U)
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d10a      	bne.n	80087c6 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	015a      	lsls	r2, r3, #5
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	4413      	add	r3, r2
 80087b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087bc:	461a      	mov	r2, r3
 80087be:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80087c2:	6013      	str	r3, [r2, #0]
 80087c4:	e013      	b.n	80087ee <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80087c6:	693b      	ldr	r3, [r7, #16]
 80087c8:	015a      	lsls	r2, r3, #5
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	4413      	add	r3, r2
 80087ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087d2:	461a      	mov	r2, r3
 80087d4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80087d8:	6013      	str	r3, [r2, #0]
 80087da:	e008      	b.n	80087ee <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	015a      	lsls	r2, r3, #5
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	4413      	add	r3, r2
 80087e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087e8:	461a      	mov	r2, r3
 80087ea:	2300      	movs	r3, #0
 80087ec:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80087ee:	693b      	ldr	r3, [r7, #16]
 80087f0:	015a      	lsls	r2, r3, #5
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	4413      	add	r3, r2
 80087f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087fa:	461a      	mov	r2, r3
 80087fc:	2300      	movs	r3, #0
 80087fe:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008800:	693b      	ldr	r3, [r7, #16]
 8008802:	015a      	lsls	r2, r3, #5
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	4413      	add	r3, r2
 8008808:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800880c:	461a      	mov	r2, r3
 800880e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008812:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	3301      	adds	r3, #1
 8008818:	613b      	str	r3, [r7, #16]
 800881a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800881c:	693a      	ldr	r2, [r7, #16]
 800881e:	429a      	cmp	r2, r3
 8008820:	d3b7      	bcc.n	8008792 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008822:	2300      	movs	r3, #0
 8008824:	613b      	str	r3, [r7, #16]
 8008826:	e043      	b.n	80088b0 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	015a      	lsls	r2, r3, #5
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	4413      	add	r3, r2
 8008830:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800883a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800883e:	d118      	bne.n	8008872 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8008840:	693b      	ldr	r3, [r7, #16]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d10a      	bne.n	800885c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008846:	693b      	ldr	r3, [r7, #16]
 8008848:	015a      	lsls	r2, r3, #5
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	4413      	add	r3, r2
 800884e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008852:	461a      	mov	r2, r3
 8008854:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008858:	6013      	str	r3, [r2, #0]
 800885a:	e013      	b.n	8008884 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	015a      	lsls	r2, r3, #5
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	4413      	add	r3, r2
 8008864:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008868:	461a      	mov	r2, r3
 800886a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800886e:	6013      	str	r3, [r2, #0]
 8008870:	e008      	b.n	8008884 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	015a      	lsls	r2, r3, #5
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	4413      	add	r3, r2
 800887a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800887e:	461a      	mov	r2, r3
 8008880:	2300      	movs	r3, #0
 8008882:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008884:	693b      	ldr	r3, [r7, #16]
 8008886:	015a      	lsls	r2, r3, #5
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	4413      	add	r3, r2
 800888c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008890:	461a      	mov	r2, r3
 8008892:	2300      	movs	r3, #0
 8008894:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	015a      	lsls	r2, r3, #5
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	4413      	add	r3, r2
 800889e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088a2:	461a      	mov	r2, r3
 80088a4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80088a8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80088aa:	693b      	ldr	r3, [r7, #16]
 80088ac:	3301      	adds	r3, #1
 80088ae:	613b      	str	r3, [r7, #16]
 80088b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b2:	693a      	ldr	r2, [r7, #16]
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d3b7      	bcc.n	8008828 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088be:	691b      	ldr	r3, [r3, #16]
 80088c0:	68fa      	ldr	r2, [r7, #12]
 80088c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80088c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088ca:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80088d8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80088da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d105      	bne.n	80088ec <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	699b      	ldr	r3, [r3, #24]
 80088e4:	f043 0210 	orr.w	r2, r3, #16
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	699a      	ldr	r2, [r3, #24]
 80088f0:	4b0f      	ldr	r3, [pc, #60]	; (8008930 <USB_DevInit+0x2b8>)
 80088f2:	4313      	orrs	r3, r2
 80088f4:	687a      	ldr	r2, [r7, #4]
 80088f6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80088f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d005      	beq.n	800890a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	699b      	ldr	r3, [r3, #24]
 8008902:	f043 0208 	orr.w	r2, r3, #8
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800890a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800890c:	2b01      	cmp	r3, #1
 800890e:	d107      	bne.n	8008920 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	699b      	ldr	r3, [r3, #24]
 8008914:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008918:	f043 0304 	orr.w	r3, r3, #4
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008920:	7dfb      	ldrb	r3, [r7, #23]
}
 8008922:	4618      	mov	r0, r3
 8008924:	3718      	adds	r7, #24
 8008926:	46bd      	mov	sp, r7
 8008928:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800892c:	b004      	add	sp, #16
 800892e:	4770      	bx	lr
 8008930:	803c3800 	.word	0x803c3800

08008934 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008934:	b480      	push	{r7}
 8008936:	b085      	sub	sp, #20
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
 800893c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800893e:	2300      	movs	r3, #0
 8008940:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	019b      	lsls	r3, r3, #6
 8008946:	f043 0220 	orr.w	r2, r3, #32
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	3301      	adds	r3, #1
 8008952:	60fb      	str	r3, [r7, #12]
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	4a09      	ldr	r2, [pc, #36]	; (800897c <USB_FlushTxFifo+0x48>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d901      	bls.n	8008960 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800895c:	2303      	movs	r3, #3
 800895e:	e006      	b.n	800896e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	691b      	ldr	r3, [r3, #16]
 8008964:	f003 0320 	and.w	r3, r3, #32
 8008968:	2b20      	cmp	r3, #32
 800896a:	d0f0      	beq.n	800894e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800896c:	2300      	movs	r3, #0
}
 800896e:	4618      	mov	r0, r3
 8008970:	3714      	adds	r7, #20
 8008972:	46bd      	mov	sp, r7
 8008974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008978:	4770      	bx	lr
 800897a:	bf00      	nop
 800897c:	00030d40 	.word	0x00030d40

08008980 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008980:	b480      	push	{r7}
 8008982:	b085      	sub	sp, #20
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008988:	2300      	movs	r3, #0
 800898a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2210      	movs	r2, #16
 8008990:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	3301      	adds	r3, #1
 8008996:	60fb      	str	r3, [r7, #12]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	4a09      	ldr	r2, [pc, #36]	; (80089c0 <USB_FlushRxFifo+0x40>)
 800899c:	4293      	cmp	r3, r2
 800899e:	d901      	bls.n	80089a4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80089a0:	2303      	movs	r3, #3
 80089a2:	e006      	b.n	80089b2 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	691b      	ldr	r3, [r3, #16]
 80089a8:	f003 0310 	and.w	r3, r3, #16
 80089ac:	2b10      	cmp	r3, #16
 80089ae:	d0f0      	beq.n	8008992 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80089b0:	2300      	movs	r3, #0
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3714      	adds	r7, #20
 80089b6:	46bd      	mov	sp, r7
 80089b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089bc:	4770      	bx	lr
 80089be:	bf00      	nop
 80089c0:	00030d40 	.word	0x00030d40

080089c4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80089c4:	b480      	push	{r7}
 80089c6:	b085      	sub	sp, #20
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	460b      	mov	r3, r1
 80089ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089da:	681a      	ldr	r2, [r3, #0]
 80089dc:	78fb      	ldrb	r3, [r7, #3]
 80089de:	68f9      	ldr	r1, [r7, #12]
 80089e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80089e4:	4313      	orrs	r3, r2
 80089e6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80089e8:	2300      	movs	r3, #0
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3714      	adds	r7, #20
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr

080089f6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80089f6:	b480      	push	{r7}
 80089f8:	b085      	sub	sp, #20
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	68fa      	ldr	r2, [r7, #12]
 8008a0c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008a10:	f023 0303 	bic.w	r3, r3, #3
 8008a14:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	68fa      	ldr	r2, [r7, #12]
 8008a20:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a24:	f043 0302 	orr.w	r3, r3, #2
 8008a28:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a2a:	2300      	movs	r3, #0
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3714      	adds	r7, #20
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr

08008a38 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b085      	sub	sp, #20
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008a40:	2300      	movs	r3, #0
 8008a42:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	3301      	adds	r3, #1
 8008a48:	60fb      	str	r3, [r7, #12]
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	4a13      	ldr	r2, [pc, #76]	; (8008a9c <USB_CoreReset+0x64>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d901      	bls.n	8008a56 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008a52:	2303      	movs	r3, #3
 8008a54:	e01b      	b.n	8008a8e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	691b      	ldr	r3, [r3, #16]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	daf2      	bge.n	8008a44 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	691b      	ldr	r3, [r3, #16]
 8008a66:	f043 0201 	orr.w	r2, r3, #1
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	3301      	adds	r3, #1
 8008a72:	60fb      	str	r3, [r7, #12]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	4a09      	ldr	r2, [pc, #36]	; (8008a9c <USB_CoreReset+0x64>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d901      	bls.n	8008a80 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008a7c:	2303      	movs	r3, #3
 8008a7e:	e006      	b.n	8008a8e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	691b      	ldr	r3, [r3, #16]
 8008a84:	f003 0301 	and.w	r3, r3, #1
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	d0f0      	beq.n	8008a6e <USB_CoreReset+0x36>

  return HAL_OK;
 8008a8c:	2300      	movs	r3, #0
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	3714      	adds	r7, #20
 8008a92:	46bd      	mov	sp, r7
 8008a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a98:	4770      	bx	lr
 8008a9a:	bf00      	nop
 8008a9c:	00030d40 	.word	0x00030d40

08008aa0 <__libc_init_array>:
 8008aa0:	b570      	push	{r4, r5, r6, lr}
 8008aa2:	4d0d      	ldr	r5, [pc, #52]	; (8008ad8 <__libc_init_array+0x38>)
 8008aa4:	4c0d      	ldr	r4, [pc, #52]	; (8008adc <__libc_init_array+0x3c>)
 8008aa6:	1b64      	subs	r4, r4, r5
 8008aa8:	10a4      	asrs	r4, r4, #2
 8008aaa:	2600      	movs	r6, #0
 8008aac:	42a6      	cmp	r6, r4
 8008aae:	d109      	bne.n	8008ac4 <__libc_init_array+0x24>
 8008ab0:	4d0b      	ldr	r5, [pc, #44]	; (8008ae0 <__libc_init_array+0x40>)
 8008ab2:	4c0c      	ldr	r4, [pc, #48]	; (8008ae4 <__libc_init_array+0x44>)
 8008ab4:	f000 f820 	bl	8008af8 <_init>
 8008ab8:	1b64      	subs	r4, r4, r5
 8008aba:	10a4      	asrs	r4, r4, #2
 8008abc:	2600      	movs	r6, #0
 8008abe:	42a6      	cmp	r6, r4
 8008ac0:	d105      	bne.n	8008ace <__libc_init_array+0x2e>
 8008ac2:	bd70      	pop	{r4, r5, r6, pc}
 8008ac4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ac8:	4798      	blx	r3
 8008aca:	3601      	adds	r6, #1
 8008acc:	e7ee      	b.n	8008aac <__libc_init_array+0xc>
 8008ace:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ad2:	4798      	blx	r3
 8008ad4:	3601      	adds	r6, #1
 8008ad6:	e7f2      	b.n	8008abe <__libc_init_array+0x1e>
 8008ad8:	08008b54 	.word	0x08008b54
 8008adc:	08008b54 	.word	0x08008b54
 8008ae0:	08008b54 	.word	0x08008b54
 8008ae4:	08008b58 	.word	0x08008b58

08008ae8 <memset>:
 8008ae8:	4402      	add	r2, r0
 8008aea:	4603      	mov	r3, r0
 8008aec:	4293      	cmp	r3, r2
 8008aee:	d100      	bne.n	8008af2 <memset+0xa>
 8008af0:	4770      	bx	lr
 8008af2:	f803 1b01 	strb.w	r1, [r3], #1
 8008af6:	e7f9      	b.n	8008aec <memset+0x4>

08008af8 <_init>:
 8008af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008afa:	bf00      	nop
 8008afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008afe:	bc08      	pop	{r3}
 8008b00:	469e      	mov	lr, r3
 8008b02:	4770      	bx	lr

08008b04 <_fini>:
 8008b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b06:	bf00      	nop
 8008b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b0a:	bc08      	pop	{r3}
 8008b0c:	469e      	mov	lr, r3
 8008b0e:	4770      	bx	lr
