<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab_05.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fnd_array.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fnd_array.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fnd_array.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fnd_array.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fnd_array.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fnd_array.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fnd_array.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fnd_array.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fnd_array_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fnd_array_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fnd_array_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab_05.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab_05.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab_05.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab_05.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab_05.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab_05.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab_05.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab_05.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab_05.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab_05.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab_05.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab_05.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab_05.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab_05.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab_05.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab_05.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab_05.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab_05.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab_05.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab_05.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab_05.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab_05.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab_05.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab_05_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab_05_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab_05_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab_05_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab_05_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab_05_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_05_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_05_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab_05_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab_05_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_05_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab_05_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab_05_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab_05_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab_05_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab_05_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab_05_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_05_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1604820459" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1604820459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604822955" xil_pn:in_ck="-8134748127029845394" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1604822955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fnd_array.v"/>
      <outfile xil_pn:name="fnd_decoder.v"/>
      <outfile xil_pn:name="lab_05.v"/>
      <outfile xil_pn:name="lab_05_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1604820459" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5037162641381088097" xil_pn:start_ts="1604820459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604820459" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5832356655115091369" xil_pn:start_ts="1604820459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604820459" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2492043286394018754" xil_pn:start_ts="1604820459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604822955" xil_pn:in_ck="-8134748127029845394" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1604822955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fnd_array.v"/>
      <outfile xil_pn:name="fnd_decoder.v"/>
      <outfile xil_pn:name="lab_05.v"/>
      <outfile xil_pn:name="lab_05_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1604822957" xil_pn:in_ck="-8134748127029845394" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5581281804891661498" xil_pn:start_ts="1604822955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab_05_tb_beh.prj"/>
      <outfile xil_pn:name="lab_05_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1604822957" xil_pn:in_ck="-7866331056597025769" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6805671935788422755" xil_pn:start_ts="1604822957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab_05_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1604818994" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1604818994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604820110" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5559316631238271870" xil_pn:start_ts="1604820110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604820110" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2492043286394018754" xil_pn:start_ts="1604820110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604818994" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1604818994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604820110" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5220206625865119798" xil_pn:start_ts="1604820110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604818994" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057739476154" xil_pn:start_ts="1604818994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604820110" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5660562444189142088" xil_pn:start_ts="1604820110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604823152" xil_pn:in_ck="8332676866409803842" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-2936382712057016258" xil_pn:start_ts="1604823145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fnd_array.ngr"/>
      <outfile xil_pn:name="lab_05.lso"/>
      <outfile xil_pn:name="lab_05.ngc"/>
      <outfile xil_pn:name="lab_05.ngr"/>
      <outfile xil_pn:name="lab_05.prj"/>
      <outfile xil_pn:name="lab_05.stx"/>
      <outfile xil_pn:name="lab_05.syr"/>
      <outfile xil_pn:name="lab_05.xst"/>
      <outfile xil_pn:name="lab_05_tb_beh.prj"/>
      <outfile xil_pn:name="lab_05_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1604823162" xil_pn:in_ck="721784934970782548" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202361718953333" xil_pn:start_ts="1604823162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604823183" xil_pn:in_ck="1145962031692468137" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1103908729392859100" xil_pn:start_ts="1604823179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab_05.bld"/>
      <outfile xil_pn:name="lab_05.ngd"/>
      <outfile xil_pn:name="lab_05_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1604823186" xil_pn:in_ck="-4314693829049738610" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6068476255904139836" xil_pn:start_ts="1604823183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab_05.pcf"/>
      <outfile xil_pn:name="lab_05_map.map"/>
      <outfile xil_pn:name="lab_05_map.mrp"/>
      <outfile xil_pn:name="lab_05_map.ncd"/>
      <outfile xil_pn:name="lab_05_map.ngm"/>
      <outfile xil_pn:name="lab_05_map.xrpt"/>
      <outfile xil_pn:name="lab_05_summary.xml"/>
      <outfile xil_pn:name="lab_05_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1604823194" xil_pn:in_ck="-1838572759056943289" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1604823186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab_05.ncd"/>
      <outfile xil_pn:name="lab_05.pad"/>
      <outfile xil_pn:name="lab_05.par"/>
      <outfile xil_pn:name="lab_05.ptwx"/>
      <outfile xil_pn:name="lab_05.unroutes"/>
      <outfile xil_pn:name="lab_05.xpi"/>
      <outfile xil_pn:name="lab_05_pad.csv"/>
      <outfile xil_pn:name="lab_05_pad.txt"/>
      <outfile xil_pn:name="lab_05_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1604823244" xil_pn:in_ck="5153163191378038" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1604823240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab_05.bgn"/>
      <outfile xil_pn:name="lab_05.bit"/>
      <outfile xil_pn:name="lab_05.drc"/>
      <outfile xil_pn:name="lab_05.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1604823194" xil_pn:in_ck="-1624255922688892022" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1604823191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab_05.twr"/>
      <outfile xil_pn:name="lab_05.twx"/>
    </transform>
  </transforms>

</generated_project>
