#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14a80fd60 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
v0x14a91fe80_0 .array/port v0x14a91fe80, 0;
L_0x14a9245d0 .functor BUFZ 32, v0x14a91fe80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_1 .array/port v0x14a91fe80, 1;
L_0x14a924640 .functor BUFZ 32, v0x14a91fe80_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_2 .array/port v0x14a91fe80, 2;
L_0x14a9246b0 .functor BUFZ 32, v0x14a91fe80_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_3 .array/port v0x14a91fe80, 3;
L_0x14a924760 .functor BUFZ 32, v0x14a91fe80_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_4 .array/port v0x14a91fe80, 4;
L_0x14a924810 .functor BUFZ 32, v0x14a91fe80_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_5 .array/port v0x14a91fe80, 5;
L_0x14a9248f0 .functor BUFZ 32, v0x14a91fe80_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_6 .array/port v0x14a91fe80, 6;
L_0x14a924980 .functor BUFZ 32, v0x14a91fe80_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_7 .array/port v0x14a91fe80, 7;
L_0x14a924a70 .functor BUFZ 32, v0x14a91fe80_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_8 .array/port v0x14a91fe80, 8;
L_0x14a924b00 .functor BUFZ 32, v0x14a91fe80_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_9 .array/port v0x14a91fe80, 9;
L_0x14a924c00 .functor BUFZ 32, v0x14a91fe80_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_10 .array/port v0x14a91fe80, 10;
L_0x14a924c90 .functor BUFZ 32, v0x14a91fe80_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_11 .array/port v0x14a91fe80, 11;
L_0x14a924d80 .functor BUFZ 32, v0x14a91fe80_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_12 .array/port v0x14a91fe80, 12;
L_0x14a924e10 .functor BUFZ 32, v0x14a91fe80_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_13 .array/port v0x14a91fe80, 13;
L_0x14a924f10 .functor BUFZ 32, v0x14a91fe80_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_14 .array/port v0x14a91fe80, 14;
L_0x14a924fa0 .functor BUFZ 32, v0x14a91fe80_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_15 .array/port v0x14a91fe80, 15;
L_0x14a924ea0 .functor BUFZ 32, v0x14a91fe80_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_16 .array/port v0x14a91fe80, 16;
L_0x14a9250d0 .functor BUFZ 32, v0x14a91fe80_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_17 .array/port v0x14a91fe80, 17;
L_0x14a925210 .functor BUFZ 32, v0x14a91fe80_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_18 .array/port v0x14a91fe80, 18;
L_0x14a9252a0 .functor BUFZ 32, v0x14a91fe80_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_19 .array/port v0x14a91fe80, 19;
L_0x14a9253b0 .functor BUFZ 32, v0x14a91fe80_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_20 .array/port v0x14a91fe80, 20;
L_0x14a925180 .functor BUFZ 32, v0x14a91fe80_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_21 .array/port v0x14a91fe80, 21;
L_0x14a9254f0 .functor BUFZ 32, v0x14a91fe80_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_22 .array/port v0x14a91fe80, 22;
L_0x14a925330 .functor BUFZ 32, v0x14a91fe80_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_23 .array/port v0x14a91fe80, 23;
L_0x14a925680 .functor BUFZ 32, v0x14a91fe80_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_24 .array/port v0x14a91fe80, 24;
L_0x14a925460 .functor BUFZ 32, v0x14a91fe80_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_25 .array/port v0x14a91fe80, 25;
L_0x14a925800 .functor BUFZ 32, v0x14a91fe80_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_26 .array/port v0x14a91fe80, 26;
L_0x14a9255e0 .functor BUFZ 32, v0x14a91fe80_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_27 .array/port v0x14a91fe80, 27;
L_0x14a925990 .functor BUFZ 32, v0x14a91fe80_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_28 .array/port v0x14a91fe80, 28;
L_0x14a925750 .functor BUFZ 32, v0x14a91fe80_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_29 .array/port v0x14a91fe80, 29;
L_0x14a925b10 .functor BUFZ 32, v0x14a91fe80_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_30 .array/port v0x14a91fe80, 30;
L_0x14a9258d0 .functor BUFZ 32, v0x14a91fe80_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91fe80_31 .array/port v0x14a91fe80, 31;
L_0x14a925ca0 .functor BUFZ 32, v0x14a91fe80_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a922b90_0 .net "X0", 31 0, L_0x14a9245d0;  1 drivers
v0x14a922c40_0 .net "a0", 31 0, L_0x14a924c90;  1 drivers
v0x14a922cf0_0 .net "a1", 31 0, L_0x14a924d80;  1 drivers
v0x14a922db0_0 .net "a2", 31 0, L_0x14a924e10;  1 drivers
v0x14a922e60_0 .net "a3", 31 0, L_0x14a924f10;  1 drivers
v0x14a922f50_0 .net "a4", 31 0, L_0x14a924fa0;  1 drivers
v0x14a923000_0 .net "a5", 31 0, L_0x14a924ea0;  1 drivers
v0x14a9230b0_0 .net "a6", 31 0, L_0x14a9250d0;  1 drivers
v0x14a923160_0 .net "a7", 31 0, L_0x14a925210;  1 drivers
v0x14a923270_0 .var "clk", 0 0;
v0x14a923300_0 .net "gp", 31 0, L_0x14a924760;  1 drivers
v0x14a9233b0_0 .net "ra", 31 0, L_0x14a924640;  1 drivers
v0x14a923460_0 .var "reset", 0 0;
v0x14a9235f0_0 .net "s0", 31 0, L_0x14a924b00;  1 drivers
v0x14a923680_0 .net "s1", 31 0, L_0x14a924c00;  1 drivers
v0x14a923710_0 .net "s10", 31 0, L_0x14a9255e0;  1 drivers
v0x14a9237c0_0 .net "s11", 31 0, L_0x14a925990;  1 drivers
v0x14a923950_0 .net "s2", 31 0, L_0x14a9252a0;  1 drivers
v0x14a9239e0_0 .net "s3", 31 0, L_0x14a9253b0;  1 drivers
v0x14a923a70_0 .net "s4", 31 0, L_0x14a925180;  1 drivers
v0x14a923b00_0 .net "s5", 31 0, L_0x14a9254f0;  1 drivers
v0x14a923bb0_0 .net "s6", 31 0, L_0x14a925330;  1 drivers
v0x14a923c60_0 .net "s7", 31 0, L_0x14a925680;  1 drivers
v0x14a923d10_0 .net "s8", 31 0, L_0x14a925460;  1 drivers
v0x14a923dc0_0 .net "s9", 31 0, L_0x14a925800;  1 drivers
v0x14a923e70_0 .net "sp", 31 0, L_0x14a9246b0;  1 drivers
v0x14a923f20_0 .net "t0", 31 0, L_0x14a9248f0;  1 drivers
v0x14a923fd0_0 .net "t1", 31 0, L_0x14a924980;  1 drivers
v0x14a924080_0 .net "t2", 31 0, L_0x14a924a70;  1 drivers
v0x14a924130_0 .net "t3", 31 0, L_0x14a925750;  1 drivers
v0x14a9241e0_0 .net "t4", 31 0, L_0x14a925b10;  1 drivers
v0x14a924290_0 .net "t5", 31 0, L_0x14a9258d0;  1 drivers
v0x14a924340_0 .net "t6", 31 0, L_0x14a925ca0;  1 drivers
v0x14a923870_0 .net "tp", 31 0, L_0x14a924810;  1 drivers
S_0x14a80fbc0 .scope module, "riscv_DUT" "PipelineRISCV" 2 52, 3 18 0, S_0x14a80fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x14a823a00 .param/l "WIDHT" 0 3 22, +C4<00000000000000000000000000100000>;
L_0x14a928110 .functor NOT 1, v0x14a923270_0, C4<0>, C4<0>, C4<0>;
L_0x14a928930 .functor BUFZ 32, L_0x14a928cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14a928a50 .functor AND 1, L_0x14a9289b0, L_0x14a929670, C4<1>, C4<1>;
L_0x14a929050 .functor OR 1, L_0x14a928a50, L_0x14a928890, C4<0>, C4<0>;
v0x14a920390_0 .net "ALUCtlD", 3 0, v0x14a916dd0_0;  1 drivers
v0x14a920420_0 .net "ALUCtlE", 3 0, L_0x14a928ae0;  1 drivers
v0x14a9204b0_0 .net "ALUResultE", 31 0, L_0x14a929600;  1 drivers
v0x14a920540_0 .net "ALUResultM", 31 0, L_0x14a929ca0;  1 drivers
v0x14a9205f0_0 .net "ALUResultW", 31 0, L_0x14a92ada0;  1 drivers
v0x14a9206c0_0 .net "ALUSrcD", 0 0, v0x14a917b70_0;  1 drivers
v0x14a920790_0 .net "ALUSrcE", 0 0, L_0x14a928b80;  1 drivers
v0x14a920820_0 .net "AndOut", 0 0, L_0x14a928a50;  1 drivers
v0x14a9208b0_0 .net "BranchD", 0 0, v0x14a917c00_0;  1 drivers
v0x14a9209c0_0 .net "BranchE", 0 0, L_0x14a9289b0;  1 drivers
v0x14a920a50_0 .net "ImmExtD", 31 0, v0x14a91b470_0;  1 drivers
v0x14a920ae0_0 .net "ImmExtE", 31 0, L_0x14a929110;  1 drivers
v0x14a920bb0_0 .net "ImmSrcD", 1 0, v0x14a917c90_0;  1 drivers
v0x14a920c40_0 .net "InstrD", 31 0, L_0x14a926c40;  1 drivers
v0x14a920ce0_0 .net "InstrF", 31 0, L_0x14a926900;  1 drivers
v0x14a920d80_0 .net "JumpD", 0 0, v0x14a917d20_0;  1 drivers
v0x14a920e50_0 .net "JumpE", 0 0, L_0x14a928890;  1 drivers
v0x14a920fe0_0 .net "MemWriteD", 0 0, v0x14a917dc0_0;  1 drivers
v0x14a9210b0_0 .net "MemWriteE", 0 0, L_0x14a928770;  1 drivers
v0x14a921140_0 .net "MemWriteM", 0 0, L_0x14a929b10;  1 drivers
v0x14a9211d0_0 .net "PCD", 31 0, L_0x14a926ce0;  1 drivers
v0x14a921260_0 .net "PCE", 31 0, L_0x14a928c20;  1 drivers
v0x14a9212f0_0 .net "PCF", 31 0, v0x14a91e6a0_0;  1 drivers
v0x14a921380_0 .net "PCFF", 31 0, L_0x14a925a40;  1 drivers
v0x14a921410_0 .net "PCPlus4D", 31 0, L_0x14a926d80;  1 drivers
v0x14a9214c0_0 .net "PCPlus4E", 31 0, L_0x14a9291b0;  1 drivers
v0x14a921570_0 .net "PCPlus4F", 31 0, L_0x14a926a20;  1 drivers
v0x14a921650_0 .net "PCPlus4M", 31 0, L_0x14a929bb0;  1 drivers
v0x14a9216e0_0 .net "PCPlus4W", 31 0, L_0x14a92af00;  1 drivers
v0x14a921780_0 .net "PCSrcE", 0 0, L_0x14a929050;  1 drivers
v0x14a921830_0 .net "PCTargetE", 31 0, L_0x14a929480;  1 drivers
v0x14a921900_0 .net "RD1D", 31 0, L_0x14a9277e0;  1 drivers
v0x14a921990_0 .net "RD1E", 31 0, L_0x14a928cc0;  1 drivers
v0x14a920ef0_0 .net "RD2D", 31 0, L_0x14a927de0;  1 drivers
v0x14a921c20_0 .net "RD2E", 31 0, L_0x14a928e60;  1 drivers
v0x14a921cb0_0 .net "RdD", 4 0, L_0x14a926e20;  1 drivers
v0x14a921d40_0 .net "RdE", 4 0, L_0x14a928fb0;  1 drivers
v0x14a921df0_0 .net "RdM", 4 0, L_0x14a929ee0;  1 drivers
v0x14a921ea0_0 .net "RdW", 4 0, L_0x14a92afe0;  1 drivers
v0x14a921f60_0 .net "ReadDataM", 31 0, L_0x14a92a900;  1 drivers
v0x14a922010_0 .net "ReadDataW", 31 0, L_0x14a92b190;  1 drivers
v0x14a9220c0_0 .net "RegWriteD", 0 0, v0x14a917e60_0;  1 drivers
v0x14a922190_0 .net "RegWriteE", 0 0, L_0x14a9285c0;  1 drivers
v0x14a922220_0 .net "RegWriteM", 0 0, L_0x14a9298f0;  1 drivers
v0x14a9222c0_0 .net "RegWriteW", 0 0, L_0x14a92acc0;  1 drivers
v0x14a922350_0 .net "ResultSrcD", 1 0, v0x14a917f00_0;  1 drivers
v0x14a922420_0 .net "ResultSrcE", 1 0, L_0x14a9286d0;  1 drivers
v0x14a9224d0_0 .net "ResultSrcM", 1 0, L_0x14a929a70;  1 drivers
v0x14a922580_0 .net "ResultSrcW", 1 0, L_0x14a929f80;  1 drivers
v0x14a922620_0 .net "ResultW", 31 0, L_0x14a92b080;  1 drivers
v0x14a9226f0_0 .net "SrcAE", 31 0, L_0x14a928930;  1 drivers
v0x14a922790_0 .net "SrcBE", 31 0, L_0x14a929360;  1 drivers
o0x14000ae00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14a922860_0 .net "WriteDataE", 31 0, o0x14000ae00;  0 drivers
v0x14a922910_0 .net "WriteDataM", 31 0, L_0x14a929d40;  1 drivers
v0x14a9229b0_0 .net "ZeroE", 0 0, L_0x14a929670;  1 drivers
v0x14a922a60_0 .net "clk", 0 0, v0x14a923270_0;  1 drivers
v0x14a922af0_0 .net "reset", 0 0, v0x14a923460_0;  1 drivers
L_0x14a926ba0 .concat [ 32 32 32 0], L_0x14a926a20, v0x14a91e6a0_0, L_0x14a926900;
L_0x14a926c40 .part v0x14a91ad60_0, 64, 32;
L_0x14a926ce0 .part v0x14a91ad60_0, 32, 32;
L_0x14a926d80 .part v0x14a91ad60_0, 0, 32;
L_0x14a926e20 .part L_0x14a926c40, 7, 5;
L_0x14a927040 .part L_0x14a926c40, 0, 7;
L_0x14a9270e0 .part L_0x14a926c40, 12, 3;
L_0x14a927240 .part L_0x14a926c40, 30, 1;
L_0x14a927f80 .part L_0x14a926c40, 15, 5;
L_0x14a928070 .part L_0x14a926c40, 20, 5;
L_0x14a928280 .part L_0x14a926c40, 7, 25;
LS_0x14a928420_0_0 .concat [ 32 32 5 32], L_0x14a926d80, v0x14a91b470_0, L_0x14a926e20, L_0x14a926ce0;
LS_0x14a928420_0_4 .concat [ 32 32 1 4], L_0x14a927de0, L_0x14a9277e0, v0x14a917b70_0, v0x14a916dd0_0;
LS_0x14a928420_0_8 .concat [ 1 1 1 2], v0x14a917c00_0, v0x14a917d20_0, v0x14a917dc0_0, v0x14a917f00_0;
LS_0x14a928420_0_12 .concat [ 1 0 0 0], v0x14a917e60_0;
L_0x14a928420 .concat [ 101 69 5 1], LS_0x14a928420_0_0, LS_0x14a928420_0_4, LS_0x14a928420_0_8, LS_0x14a928420_0_12;
L_0x14a9285c0 .part v0x14a91a1a0_0, 175, 1;
L_0x14a9286d0 .part v0x14a91a1a0_0, 173, 2;
L_0x14a928770 .part v0x14a91a1a0_0, 172, 1;
L_0x14a928890 .part v0x14a91a1a0_0, 171, 1;
L_0x14a9289b0 .part v0x14a91a1a0_0, 170, 1;
L_0x14a928ae0 .part v0x14a91a1a0_0, 166, 4;
L_0x14a928b80 .part v0x14a91a1a0_0, 165, 1;
L_0x14a928cc0 .part v0x14a91a1a0_0, 133, 32;
L_0x14a928e60 .part v0x14a91a1a0_0, 101, 32;
L_0x14a928c20 .part v0x14a91a1a0_0, 69, 32;
L_0x14a928fb0 .part v0x14a91a1a0_0, 64, 5;
L_0x14a929110 .part v0x14a91a1a0_0, 32, 32;
L_0x14a9291b0 .part v0x14a91a1a0_0, 0, 32;
LS_0x14a929710_0_0 .concat [ 32 5 32 32], L_0x14a9291b0, L_0x14a928fb0, o0x14000ae00, L_0x14a929600;
LS_0x14a929710_0_4 .concat [ 1 2 1 0], L_0x14a928770, L_0x14a9286d0, L_0x14a9285c0;
L_0x14a929710 .concat [ 101 4 0 0], LS_0x14a929710_0_0, LS_0x14a929710_0_4;
L_0x14a9298f0 .part v0x14a91a7a0_0, 104, 1;
L_0x14a929a70 .part v0x14a91a7a0_0, 102, 2;
L_0x14a929b10 .part v0x14a91a7a0_0, 101, 1;
L_0x14a929ca0 .part v0x14a91a7a0_0, 69, 32;
L_0x14a929d40 .part v0x14a91a7a0_0, 37, 32;
L_0x14a929ee0 .part v0x14a91a7a0_0, 32, 5;
L_0x14a929bb0 .part v0x14a91a7a0_0, 0, 32;
LS_0x14a92aa60_0_0 .concat [ 5 32 32 32], L_0x14a929ee0, L_0x14a92a900, L_0x14a929ca0, L_0x14a929bb0;
LS_0x14a92aa60_0_4 .concat [ 2 1 0 0], L_0x14a929a70, L_0x14a9298f0;
L_0x14a92aa60 .concat [ 101 3 0 0], LS_0x14a92aa60_0_0, LS_0x14a92aa60_0_4;
L_0x14a92acc0 .part v0x14a91cb30_0, 103, 1;
L_0x14a929f80 .part v0x14a91cb30_0, 101, 2;
L_0x14a92af00 .part v0x14a91cb30_0, 69, 32;
L_0x14a92ada0 .part v0x14a91cb30_0, 37, 32;
L_0x14a92b190 .part v0x14a91cb30_0, 5, 32;
L_0x14a92afe0 .part v0x14a91cb30_0, 0, 5;
S_0x14a904610 .scope module, "ALU" "ALU" 3 162, 4 1 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUCtl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
P_0x14b808200 .param/l "ADD" 1 4 12, +C4<00000000000000000000000000000000>;
P_0x14b808240 .param/l "AND" 1 4 21, +C4<00000000000000000000000000001001>;
P_0x14b808280 .param/l "BGE" 1 4 26, +C4<00000000000000000000000000001100>;
P_0x14b8082c0 .param/l "BGEU" 1 4 28, +C4<00000000000000000000000000001110>;
P_0x14b808300 .param/l "BLT" 1 4 25, +C4<00000000000000000000000000001011>;
P_0x14b808340 .param/l "BLTU" 1 4 27, +C4<00000000000000000000000000001101>;
P_0x14b808380 .param/l "BNE" 1 4 24, +C4<00000000000000000000000000001010>;
P_0x14b8083c0 .param/l "OR" 1 4 20, +C4<00000000000000000000000000001000>;
P_0x14b808400 .param/l "SLL" 1 4 14, +C4<00000000000000000000000000000010>;
P_0x14b808440 .param/l "SLT" 1 4 15, +C4<00000000000000000000000000000011>;
P_0x14b808480 .param/l "SLTU" 1 4 16, +C4<00000000000000000000000000000100>;
P_0x14b8084c0 .param/l "SRA" 1 4 19, +C4<00000000000000000000000000000111>;
P_0x14b808500 .param/l "SRL" 1 4 18, +C4<00000000000000000000000000000110>;
P_0x14b808540 .param/l "SUB" 1 4 13, +C4<00000000000000000000000000000001>;
P_0x14b808580 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
P_0x14b8085c0 .param/l "XOR" 1 4 17, +C4<00000000000000000000000000000101>;
L_0x14a929600 .functor BUFZ 32, v0x14a9151f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a904e30_0 .net "ALUCtl", 3 0, L_0x14a928ae0;  alias, 1 drivers
v0x14a914ef0_0 .net "ALUResult", 31 0, L_0x14a929600;  alias, 1 drivers
v0x14a914fa0_0 .net "SrcA", 31 0, L_0x14a928930;  alias, 1 drivers
v0x14a915060_0 .net "SrcB", 31 0, L_0x14a929360;  alias, 1 drivers
v0x14a915110_0 .net "Zero", 0 0, L_0x14a929670;  alias, 1 drivers
v0x14a9151f0_0 .var "temp", 31 0;
E_0x14a904dc0 .event anyedge, v0x14a904e30_0, v0x14a914fa0_0, v0x14a915060_0;
L_0x14a929670 .reduce/nor v0x14a9151f0_0;
S_0x14a915320 .scope module, "Adder_PCPlus4" "Adder" 3 53, 5 1 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /OUTPUT 32 "Result";
P_0x14a9154e0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x14a915650_0 .net "Result", 31 0, L_0x14a926a20;  alias, 1 drivers
v0x14a9156e0_0 .net "SrcA", 31 0, v0x14a91e6a0_0;  alias, 1 drivers
L_0x140040178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14a915780_0 .net "SrcB", 31 0, L_0x140040178;  1 drivers
L_0x14a926a20 .arith/sum 32, v0x14a91e6a0_0, L_0x140040178;
S_0x14a915820 .scope module, "Adder_PCPlus4E" "Adder" 3 152, 5 1 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /OUTPUT 32 "Result";
P_0x14a9159e0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x14a915b70_0 .net "Result", 31 0, L_0x14a929480;  alias, 1 drivers
v0x14a915c20_0 .net "SrcA", 31 0, L_0x14a928c20;  alias, 1 drivers
v0x14a915cc0_0 .net "SrcB", 31 0, L_0x14a929110;  alias, 1 drivers
L_0x14a929480 .arith/sum 32, L_0x14a928c20, L_0x14a929110;
S_0x14a915d60 .scope module, "ControlUnit" "ControlUnit" 3 86, 6 1 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7_5";
    .port_info 3 /OUTPUT 4 "ALUCtl";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 2 "ImmSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
v0x14a9181a0_0 .net "ALUCtl", 3 0, v0x14a916dd0_0;  alias, 1 drivers
v0x14a918230_0 .net "ALUOp", 1 0, v0x14a917ab0_0;  1 drivers
v0x14a9182c0_0 .net "ALUSrc", 0 0, v0x14a917b70_0;  alias, 1 drivers
v0x14a918370_0 .net "Branch", 0 0, v0x14a917c00_0;  alias, 1 drivers
v0x14a918420_0 .net "ImmSrc", 1 0, v0x14a917c90_0;  alias, 1 drivers
v0x14a9184f0_0 .net "Jump", 0 0, v0x14a917d20_0;  alias, 1 drivers
v0x14a9185a0_0 .net "MemWrite", 0 0, v0x14a917dc0_0;  alias, 1 drivers
v0x14a918650_0 .net "RegWrite", 0 0, v0x14a917e60_0;  alias, 1 drivers
v0x14a918700_0 .net "ResultSrc", 1 0, v0x14a917f00_0;  alias, 1 drivers
v0x14a918830_0 .net "func3", 2 0, L_0x14a9270e0;  1 drivers
v0x14a9188c0_0 .net "func7_5", 0 0, L_0x14a927240;  1 drivers
v0x14a918950_0 .net "opcode", 6 0, L_0x14a927040;  1 drivers
L_0x14a926f60 .part L_0x14a927040, 5, 1;
S_0x14a916090 .scope module, "ALUDecoder" "ALUDecoder" 6 28, 7 1 0, S_0x14a915d60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7_5";
    .port_info 3 /INPUT 1 "opcode_5";
    .port_info 4 /OUTPUT 4 "ALUCtl";
P_0x14b808600 .param/l "ADD" 0 7 17, +C4<00000000000000000000000000000000>;
P_0x14b808640 .param/l "AND" 0 7 26, +C4<00000000000000000000000000001001>;
P_0x14b808680 .param/l "BGE" 0 7 32, +C4<00000000000000000000000000001100>;
P_0x14b8086c0 .param/l "BGEU" 0 7 34, +C4<00000000000000000000000000001110>;
P_0x14b808700 .param/l "BLT" 0 7 31, +C4<00000000000000000000000000001011>;
P_0x14b808740 .param/l "BLTU" 0 7 33, +C4<00000000000000000000000000001101>;
P_0x14b808780 .param/l "BNE" 0 7 30, +C4<00000000000000000000000000001010>;
P_0x14b8087c0 .param/l "Branch_Type" 0 7 13, +C4<00000000000000000000000000000001>;
P_0x14b808800 .param/l "IR_Type" 0 7 14, +C4<00000000000000000000000000000010>;
P_0x14b808840 .param/l "Load_Store_Type" 0 7 12, +C4<00000000000000000000000000000000>;
P_0x14b808880 .param/l "OR" 0 7 25, +C4<00000000000000000000000000001000>;
P_0x14b8088c0 .param/l "SLL" 0 7 19, +C4<00000000000000000000000000000010>;
P_0x14b808900 .param/l "SLT" 0 7 20, +C4<00000000000000000000000000000011>;
P_0x14b808940 .param/l "SLTU" 0 7 21, +C4<00000000000000000000000000000100>;
P_0x14b808980 .param/l "SRA" 0 7 24, +C4<00000000000000000000000000000111>;
P_0x14b8089c0 .param/l "SRL" 0 7 23, +C4<00000000000000000000000000000110>;
P_0x14b808a00 .param/l "SUB" 0 7 18, +C4<00000000000000000000000000000001>;
P_0x14b808a40 .param/l "XOR" 0 7 22, +C4<00000000000000000000000000000101>;
v0x14a916a20_0 .net "ALUCtl", 3 0, v0x14a916dd0_0;  alias, 1 drivers
v0x14a916ae0_0 .net "ALUOp", 1 0, v0x14a917ab0_0;  alias, 1 drivers
v0x14a916b90_0 .net "func3", 2 0, L_0x14a9270e0;  alias, 1 drivers
v0x14a916c50_0 .net "func7_5", 0 0, L_0x14a927240;  alias, 1 drivers
v0x14a916cf0_0 .net "opcode_5", 0 0, L_0x14a926f60;  1 drivers
v0x14a916dd0_0 .var "temp", 3 0;
E_0x14a9169b0 .event anyedge, v0x14a916ae0_0, v0x14a916b90_0, v0x14a916cf0_0, v0x14a916c50_0;
S_0x14a916f00 .scope module, "MainDecoder" "MainDecoder" 6 16, 8 1 0, S_0x14a915d60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "Jump";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
P_0x14a9170c0 .param/l "B_Type" 0 8 16, +C4<00000000000000000000000000000010>;
P_0x14a917100 .param/l "BranchInst" 0 8 23, +C4<00000000000000000000000001100011>;
P_0x14a917140 .param/l "Branch_Type" 0 8 9, +C4<00000000000000000000000000000001>;
P_0x14a917180 .param/l "IR_Type" 0 8 10, +C4<00000000000000000000000000000010>;
P_0x14a9171c0 .param/l "I_Type" 0 8 14, +C4<00000000000000000000000000000000>;
P_0x14a917200 .param/l "I_TypeInst" 0 8 24, +C4<00000000000000000000000000010011>;
P_0x14a917240 .param/l "J_Type" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x14a917280 .param/l "J_TypeInst" 0 8 26, +C4<00000000000000000000000001101111>;
P_0x14a9172c0 .param/l "LoadInst" 0 8 21, +C4<00000000000000000000000000000011>;
P_0x14a917300 .param/l "Load_Store_Type" 0 8 8, +C4<00000000000000000000000000000000>;
P_0x14a917340 .param/l "R_TypeInst" 0 8 25, +C4<00000000000000000000000000110011>;
P_0x14a917380 .param/l "S_Type" 0 8 15, +C4<00000000000000000000000000000001>;
P_0x14a9173c0 .param/l "StoreInst" 0 8 22, +C4<00000000000000000000000000100011>;
v0x14a917ab0_0 .var "ALUOp", 1 0;
v0x14a917b70_0 .var "ALUSrc", 0 0;
v0x14a917c00_0 .var "Branch", 0 0;
v0x14a917c90_0 .var "ImmSrc", 1 0;
v0x14a917d20_0 .var "Jump", 0 0;
v0x14a917dc0_0 .var "MemWrite", 0 0;
v0x14a917e60_0 .var "RegWrite", 0 0;
v0x14a917f00_0 .var "ResultSrc", 1 0;
v0x14a917fb0_0 .net "opcode", 6 0, L_0x14a927040;  alias, 1 drivers
E_0x14a917a70 .event anyedge, v0x14a917fb0_0;
S_0x14a918a90 .scope module, "DataMemory" "DataMemory" 3 182, 9 2 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
P_0x14a915f20 .param/l "Width" 0 9 3, +C4<00000000000000000000000000100000>;
v0x14a918dc0_0 .net "A", 31 0, L_0x14a929ca0;  alias, 1 drivers
v0x14a918e80_0 .net "CLK", 0 0, v0x14a923270_0;  alias, 1 drivers
v0x14a918f20_0 .net "RD", 31 0, L_0x14a92a900;  alias, 1 drivers
v0x14a918fe0_0 .net "WD", 31 0, L_0x14a929d40;  alias, 1 drivers
v0x14a919090_0 .net "WE", 0 0, L_0x14a929b10;  alias, 1 drivers
L_0x140040400 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x14a919170_0 .net/2u *"_ivl_0", 31 0, L_0x140040400;  1 drivers
v0x14a919220_0 .net *"_ivl_10", 31 0, L_0x14a92a230;  1 drivers
v0x14a9192d0_0 .net *"_ivl_12", 7 0, L_0x14a92a2d0;  1 drivers
L_0x1400404d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14a919380_0 .net/2u *"_ivl_14", 31 0, L_0x1400404d8;  1 drivers
v0x14a919490_0 .net *"_ivl_16", 31 0, L_0x14a92a370;  1 drivers
v0x14a919540_0 .net *"_ivl_18", 7 0, L_0x14a92a450;  1 drivers
v0x14a9195f0_0 .net *"_ivl_2", 0 0, L_0x14a929de0;  1 drivers
L_0x140040520 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14a919690_0 .net/2u *"_ivl_20", 31 0, L_0x140040520;  1 drivers
v0x14a919740_0 .net *"_ivl_22", 31 0, L_0x14a92a4f0;  1 drivers
v0x14a9197f0_0 .net *"_ivl_24", 7 0, L_0x14a92a670;  1 drivers
v0x14a9198a0_0 .net *"_ivl_26", 31 0, L_0x14a92a710;  1 drivers
L_0x140040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a919950_0 .net/2u *"_ivl_4", 31 0, L_0x140040448;  1 drivers
v0x14a919ae0_0 .net *"_ivl_6", 7 0, L_0x14a92a090;  1 drivers
L_0x140040490 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14a919b70_0 .net/2u *"_ivl_8", 31 0, L_0x140040490;  1 drivers
v0x14a919c20 .array "mem", 0 255, 7 0;
E_0x14a918d80 .event posedge, v0x14a918e80_0;
L_0x14a929de0 .cmp/gt 32, L_0x14a929ca0, L_0x140040400;
L_0x14a92a090 .array/port v0x14a919c20, L_0x14a92a230;
L_0x14a92a230 .arith/sum 32, L_0x14a929ca0, L_0x140040490;
L_0x14a92a2d0 .array/port v0x14a919c20, L_0x14a92a370;
L_0x14a92a370 .arith/sum 32, L_0x14a929ca0, L_0x1400404d8;
L_0x14a92a450 .array/port v0x14a919c20, L_0x14a92a4f0;
L_0x14a92a4f0 .arith/sum 32, L_0x14a929ca0, L_0x140040520;
L_0x14a92a670 .array/port v0x14a919c20, L_0x14a929ca0;
L_0x14a92a710 .concat [ 8 8 8 8], L_0x14a92a670, L_0x14a92a450, L_0x14a92a2d0, L_0x14a92a090;
L_0x14a92a900 .functor MUXZ 32, L_0x14a92a710, L_0x140040448, L_0x14a929de0, C4<>;
S_0x14a919d40 .scope module, "Decode" "PipelineReg" 3 119, 10 1 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 176 "d";
    .port_info 3 /OUTPUT 176 "q";
P_0x14a919eb0 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000010110000>;
v0x14a91a050_0 .net "clk", 0 0, v0x14a923270_0;  alias, 1 drivers
v0x14a91a110_0 .net "d", 175 0, L_0x14a928420;  1 drivers
v0x14a91a1a0_0 .var "q", 175 0;
v0x14a91a230_0 .net "rst", 0 0, v0x14a923460_0;  alias, 1 drivers
E_0x14a91a010 .event posedge, v0x14a91a230_0, v0x14a918e80_0;
S_0x14a91a2f0 .scope module, "Execute" "PipelineReg" 3 172, 10 1 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 105 "d";
    .port_info 3 /OUTPUT 105 "q";
P_0x14a91a4b0 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001101001>;
v0x14a91a630_0 .net "clk", 0 0, v0x14a923270_0;  alias, 1 drivers
v0x14a91a710_0 .net "d", 104 0, L_0x14a929710;  1 drivers
v0x14a91a7a0_0 .var "q", 104 0;
v0x14a91a830_0 .net "rst", 0 0, v0x14a923460_0;  alias, 1 drivers
S_0x14a91a8e0 .scope module, "Fetch" "PipelineReg" 3 62, 10 1 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 96 "d";
    .port_info 3 /OUTPUT 96 "q";
P_0x14a91aaa0 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001100000>;
v0x14a91ac20_0 .net "clk", 0 0, v0x14a923270_0;  alias, 1 drivers
v0x14a91acc0_0 .net "d", 95 0, L_0x14a926ba0;  1 drivers
v0x14a91ad60_0 .var "q", 95 0;
v0x14a91adf0_0 .net "rst", 0 0, v0x14a923460_0;  alias, 1 drivers
S_0x14a91aec0 .scope module, "ImmExtnd" "ImmExtnd" 3 110, 11 1 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Instr";
    .port_info 1 /INPUT 2 "InstType";
    .port_info 2 /OUTPUT 32 "ImmExt";
P_0x14a91b100 .param/l "B_Type" 0 11 9, +C4<00000000000000000000000000000010>;
P_0x14a91b140 .param/l "I_Type" 0 11 7, +C4<00000000000000000000000000000000>;
P_0x14a91b180 .param/l "J_Type" 0 11 10, +C4<00000000000000000000000000000011>;
P_0x14a91b1c0 .param/l "S_Type" 0 11 8, +C4<00000000000000000000000000000001>;
v0x14a91b470_0 .var "ImmExt", 31 0;
v0x14a91b530_0 .net "InstType", 1 0, v0x14a917c90_0;  alias, 1 drivers
v0x14a91b5d0_0 .net "Instr", 31 7, L_0x14a928280;  1 drivers
E_0x14a91b410 .event anyedge, v0x14a917c90_0, v0x14a91b5d0_0;
S_0x14a91b680 .scope module, "InstructionMemory" "InstructionMemory" 3 45, 12 1 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 32 "readAddr";
    .port_info 2 /OUTPUT 32 "inst";
L_0x140040010 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x14a91b890_0 .net/2u *"_ivl_0", 31 0, L_0x140040010;  1 drivers
v0x14a91b950_0 .net *"_ivl_10", 31 0, L_0x14a926060;  1 drivers
v0x14a91ba00_0 .net *"_ivl_12", 7 0, L_0x14a9261a0;  1 drivers
L_0x1400400e8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14a91bac0_0 .net/2u *"_ivl_14", 31 0, L_0x1400400e8;  1 drivers
v0x14a91bb70_0 .net *"_ivl_16", 31 0, L_0x14a926260;  1 drivers
v0x14a91bc60_0 .net *"_ivl_18", 7 0, L_0x14a9263d0;  1 drivers
v0x14a91bd10_0 .net *"_ivl_2", 0 0, L_0x14a925e60;  1 drivers
L_0x140040130 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14a91bdb0_0 .net/2u *"_ivl_20", 31 0, L_0x140040130;  1 drivers
v0x14a91be60_0 .net *"_ivl_22", 31 0, L_0x14a9264b0;  1 drivers
v0x14a91bf70_0 .net *"_ivl_24", 7 0, L_0x14a9266f0;  1 drivers
v0x14a91c020_0 .net *"_ivl_26", 31 0, L_0x14a926790;  1 drivers
L_0x140040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a91c0d0_0 .net/2u *"_ivl_4", 31 0, L_0x140040058;  1 drivers
v0x14a91c180_0 .net *"_ivl_6", 7 0, L_0x14a925f40;  1 drivers
L_0x1400400a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14a91c230_0 .net/2u *"_ivl_8", 31 0, L_0x1400400a0;  1 drivers
v0x14a91c2e0_0 .var/i "i", 31 0;
v0x14a91c390_0 .net "inst", 31 0, L_0x14a926900;  alias, 1 drivers
v0x14a91c440 .array "insts", 0 255, 7 0;
v0x14a91c5d0_0 .net "readAddr", 31 0, v0x14a91e6a0_0;  alias, 1 drivers
v0x14a91c660_0 .net "reset", 0 0, v0x14a923460_0;  alias, 1 drivers
L_0x14a925e60 .cmp/gt 32, v0x14a91e6a0_0, L_0x140040010;
L_0x14a925f40 .array/port v0x14a91c440, L_0x14a926060;
L_0x14a926060 .arith/sum 32, v0x14a91e6a0_0, L_0x1400400a0;
L_0x14a9261a0 .array/port v0x14a91c440, L_0x14a926260;
L_0x14a926260 .arith/sum 32, v0x14a91e6a0_0, L_0x1400400e8;
L_0x14a9263d0 .array/port v0x14a91c440, L_0x14a9264b0;
L_0x14a9264b0 .arith/sum 32, v0x14a91e6a0_0, L_0x140040130;
L_0x14a9266f0 .array/port v0x14a91c440, v0x14a91e6a0_0;
L_0x14a926790 .concat [ 8 8 8 8], L_0x14a9266f0, L_0x14a9263d0, L_0x14a9261a0, L_0x14a925f40;
L_0x14a926900 .functor MUXZ 32, L_0x14a926790, L_0x140040058, L_0x14a925e60, C4<>;
S_0x14a91c6f0 .scope module, "Memory" "PipelineReg" 3 192, 10 1 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 104 "d";
    .port_info 3 /OUTPUT 104 "q";
P_0x14a91bf30 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001101000>;
v0x14a91c9f0_0 .net "clk", 0 0, v0x14a923270_0;  alias, 1 drivers
v0x14a91ca90_0 .net "d", 103 0, L_0x14a92aa60;  1 drivers
v0x14a91cb30_0 .var "q", 103 0;
v0x14a91cbc0_0 .net "rst", 0 0, v0x14a923460_0;  alias, 1 drivers
S_0x14a91cd30 .scope module, "Mux2x1_ALUSrc" "Mux2x1" 3 143, 13 1 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_0x14a91ab60 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x14a91d030_0 .net "A", 31 0, L_0x14a928e60;  alias, 1 drivers
v0x14a91d0f0_0 .net "B", 31 0, L_0x14a929110;  alias, 1 drivers
v0x14a91d190_0 .net "S", 0 0, L_0x14a928b80;  alias, 1 drivers
v0x14a91d220_0 .net "Y", 31 0, L_0x14a929360;  alias, 1 drivers
L_0x14a929360 .functor MUXZ 32, L_0x14a928e60, L_0x14a929110, L_0x14a928b80, C4<>;
S_0x14a91d2e0 .scope module, "Mux2x1_PC" "Mux2x1" 3 31, 13 1 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_0x14a91d4a0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x14a91d620_0 .net "A", 31 0, L_0x14a926a20;  alias, 1 drivers
v0x14a91d6f0_0 .net "B", 31 0, L_0x14a929480;  alias, 1 drivers
v0x14a91d780_0 .net "S", 0 0, L_0x14a929050;  alias, 1 drivers
v0x14a91d810_0 .net "Y", 31 0, L_0x14a925a40;  alias, 1 drivers
L_0x14a925a40 .functor MUXZ 32, L_0x14a926a20, L_0x14a929480, L_0x14a929050, C4<>;
S_0x14a91d8d0 .scope module, "Mux3x1_ResultSrc" "Mux3x1" 3 201, 14 1 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 2 "S";
    .port_info 4 /OUTPUT 32 "Y";
P_0x14a91da90 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
L_0x14a92b080 .functor BUFZ 32, v0x14a91e000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14a91dc30_0 .net "A", 31 0, L_0x14a92ada0;  alias, 1 drivers
v0x14a91dcf0_0 .net "B", 31 0, L_0x14a92b190;  alias, 1 drivers
v0x14a91dda0_0 .net "C", 31 0, L_0x14a92af00;  alias, 1 drivers
v0x14a91de60_0 .net "S", 1 0, L_0x14a929f80;  alias, 1 drivers
v0x14a91df10_0 .net "Y", 31 0, L_0x14a92b080;  alias, 1 drivers
v0x14a91e000_0 .var "temp", 31 0;
E_0x14a91dbc0 .event anyedge, v0x14a91de60_0, v0x14a91dc30_0, v0x14a91dcf0_0, v0x14a91dda0_0;
S_0x14a91e130 .scope module, "ProgramCounter" "ProgramCounter" 3 38, 15 2 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
P_0x14a91e2f0 .param/l "WIDTH" 0 15 3, +C4<00000000000000000000000000100000>;
v0x14a91e450_0 .net "clk", 0 0, v0x14a923270_0;  alias, 1 drivers
v0x14a91e4e0_0 .net "pc_in", 31 0, L_0x14a925a40;  alias, 1 drivers
v0x14a91e580_0 .net "pc_out", 31 0, v0x14a91e6a0_0;  alias, 1 drivers
v0x14a91e610_0 .net "reset", 0 0, v0x14a923460_0;  alias, 1 drivers
v0x14a91e6a0_0 .var "temp", 31 0;
S_0x14a91e7a0 .scope module, "RegisterFile" "RegisterFile" 3 100, 16 1 0, S_0x14a80fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "WE3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
P_0x14a91e960 .param/l "ADDR_WIDTH" 0 16 2, +C4<00000000000000000000000000000101>;
P_0x14a91e9a0 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v0x14a91ec90_0 .net "A1", 4 0, L_0x14a927f80;  1 drivers
v0x14a91ed50_0 .net "A2", 4 0, L_0x14a928070;  1 drivers
v0x14a91edf0_0 .net "A3", 4 0, L_0x14a92afe0;  alias, 1 drivers
v0x14a91ee80_0 .net "CLK", 0 0, L_0x14a928110;  1 drivers
v0x14a91ef10_0 .net "RD1", 31 0, L_0x14a9277e0;  alias, 1 drivers
v0x14a91efe0_0 .net "RD2", 31 0, L_0x14a927de0;  alias, 1 drivers
v0x14a91f080_0 .net "WD3", 31 0, L_0x14a92b080;  alias, 1 drivers
v0x14a91f120_0 .net "WE3", 0 0, L_0x14a92acc0;  alias, 1 drivers
v0x14a91f1b0_0 .net *"_ivl_0", 31 0, L_0x14a927320;  1 drivers
v0x14a91f2e0_0 .net *"_ivl_10", 31 0, L_0x14a9275c0;  1 drivers
v0x14a91f390_0 .net *"_ivl_12", 6 0, L_0x14a927660;  1 drivers
L_0x140040298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a91f440_0 .net *"_ivl_15", 1 0, L_0x140040298;  1 drivers
v0x14a91f4f0_0 .net *"_ivl_18", 31 0, L_0x14a9279b0;  1 drivers
L_0x1400402e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a91f5a0_0 .net *"_ivl_21", 26 0, L_0x1400402e0;  1 drivers
L_0x140040328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a91f650_0 .net/2u *"_ivl_22", 31 0, L_0x140040328;  1 drivers
v0x14a91f700_0 .net *"_ivl_24", 0 0, L_0x14a927a50;  1 drivers
L_0x140040370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a91f7a0_0 .net/2u *"_ivl_26", 31 0, L_0x140040370;  1 drivers
v0x14a91f930_0 .net *"_ivl_28", 31 0, L_0x14a927bb0;  1 drivers
L_0x1400401c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a91f9c0_0 .net *"_ivl_3", 26 0, L_0x1400401c0;  1 drivers
v0x14a91fa70_0 .net *"_ivl_30", 6 0, L_0x14a927c50;  1 drivers
L_0x1400403b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a91fb20_0 .net *"_ivl_33", 1 0, L_0x1400403b8;  1 drivers
L_0x140040208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a91fbd0_0 .net/2u *"_ivl_4", 31 0, L_0x140040208;  1 drivers
v0x14a91fc80_0 .net *"_ivl_6", 0 0, L_0x14a927400;  1 drivers
L_0x140040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a91fd20_0 .net/2u *"_ivl_8", 31 0, L_0x140040250;  1 drivers
v0x14a91fdd0_0 .var/i "i", 31 0;
v0x14a91fe80 .array "regfile", 0 31, 31 0;
v0x14a920220_0 .net "reset", 0 0, v0x14a923460_0;  alias, 1 drivers
E_0x14a91ec30 .event posedge, v0x14a91ee80_0;
L_0x14a927320 .concat [ 5 27 0 0], L_0x14a927f80, L_0x1400401c0;
L_0x14a927400 .cmp/eq 32, L_0x14a927320, L_0x140040208;
L_0x14a9275c0 .array/port v0x14a91fe80, L_0x14a927660;
L_0x14a927660 .concat [ 5 2 0 0], L_0x14a927f80, L_0x140040298;
L_0x14a9277e0 .functor MUXZ 32, L_0x14a9275c0, L_0x140040250, L_0x14a927400, C4<>;
L_0x14a9279b0 .concat [ 5 27 0 0], L_0x14a928070, L_0x1400402e0;
L_0x14a927a50 .cmp/eq 32, L_0x14a9279b0, L_0x140040328;
L_0x14a927bb0 .array/port v0x14a91fe80, L_0x14a927c50;
L_0x14a927c50 .concat [ 5 2 0 0], L_0x14a928070, L_0x1400403b8;
L_0x14a927de0 .functor MUXZ 32, L_0x14a927bb0, L_0x140040370, L_0x14a927a50, C4<>;
    .scope S_0x14a91e130;
T_0 ;
    %wait E_0x14a918d80;
    %load/vec4 v0x14a91e610_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x14a91e4e0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x14a91e6a0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14a91b680;
T_1 ;
    %load/vec4 v0x14a91c660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a91c2e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x14a91c2e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x14a91c2e0_0;
    %store/vec4a v0x14a91c440, 4, 0;
    %load/vec4 v0x14a91c2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a91c2e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %vpi_call 12 23 "$readmemb", "instructions.txt", v0x14a91c440 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x14a91a8e0;
T_2 ;
    %wait E_0x14a91a010;
    %load/vec4 v0x14a91adf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x14a91ad60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14a91acc0_0;
    %assign/vec4 v0x14a91ad60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14a916f00;
T_3 ;
    %wait E_0x14a917a70;
    %load/vec4 v0x14a917fb0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0x14a917e60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x14a917b70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x14a917dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x14a917d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x14a917c00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x14a917ab0_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0x14a917c90_0, 0, 2;
    %store/vec4 v0x14a917f00_0, 0, 2;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14a917f00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14a917c90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14a917ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a917b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a917e60_0, 0, 1;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14a917f00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14a917c90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14a917ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a917dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a917b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917e60_0, 0, 1;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14a917f00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14a917c90_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14a917ab0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a917c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917e60_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14a917f00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14a917c90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14a917ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a917b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a917e60_0, 0, 1;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14a917f00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14a917c90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14a917ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a917e60_0, 0, 1;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14a917f00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x14a917c90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14a917ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a917d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a917b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a917e60_0, 0, 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14a916090;
T_4 ;
    %wait E_0x14a9169b0;
    %load/vec4 v0x14a916ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x14a916b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x14a916b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x14a916cf0_0;
    %load/vec4 v0x14a916c50_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
T_4.24 ;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x14a916c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
T_4.26 ;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x14a916dd0_0, 0, 4;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x14a91e7a0;
T_5 ;
    %wait E_0x14a91ec30;
    %load/vec4 v0x14a920220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a91fdd0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x14a91fdd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x14a91fdd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a91fe80, 0, 4;
    %load/vec4 v0x14a91fdd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a91fdd0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14a91f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x14a91f080_0;
    %load/vec4 v0x14a91edf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a91fe80, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14a91aec0;
T_6 ;
    %wait E_0x14a91b410;
    %load/vec4 v0x14a91b530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a91b470_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 3, 5, 4;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 5, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a91b470_0, 0, 32;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a91b470_0, 0, 32;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a91b470_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x14a91b470_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a91b5d0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x14a91b470_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14a919d40;
T_7 ;
    %wait E_0x14a91a010;
    %load/vec4 v0x14a91a230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 176;
    %assign/vec4 v0x14a91a1a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14a91a110_0;
    %assign/vec4 v0x14a91a1a0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14a904610;
T_8 ;
    %wait E_0x14a904dc0;
    %load/vec4 v0x14a904e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.0 ;
    %load/vec4 v0x14a914fa0_0;
    %load/vec4 v0x14a915060_0;
    %add;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.1 ;
    %load/vec4 v0x14a914fa0_0;
    %load/vec4 v0x14a915060_0;
    %sub;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.2 ;
    %load/vec4 v0x14a914fa0_0;
    %ix/getv 4, v0x14a915060_0;
    %shiftl 4;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.3 ;
    %load/vec4 v0x14a914fa0_0;
    %load/vec4 v0x14a915060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.4 ;
    %load/vec4 v0x14a914fa0_0;
    %load/vec4 v0x14a915060_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.5 ;
    %load/vec4 v0x14a914fa0_0;
    %load/vec4 v0x14a915060_0;
    %xor;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.6 ;
    %load/vec4 v0x14a914fa0_0;
    %ix/getv 4, v0x14a915060_0;
    %shiftr 4;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.7 ;
    %load/vec4 v0x14a914fa0_0;
    %ix/getv 4, v0x14a915060_0;
    %shiftr/s 4;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.8 ;
    %load/vec4 v0x14a914fa0_0;
    %load/vec4 v0x14a915060_0;
    %or;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.9 ;
    %load/vec4 v0x14a914fa0_0;
    %load/vec4 v0x14a915060_0;
    %and;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.10 ;
    %load/vec4 v0x14a914fa0_0;
    %load/vec4 v0x14a915060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.11 ;
    %load/vec4 v0x14a914fa0_0;
    %load/vec4 v0x14a915060_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.17, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.12 ;
    %load/vec4 v0x14a915060_0;
    %load/vec4 v0x14a914fa0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.20, 8;
T_8.19 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.20, 8;
 ; End of false expr.
    %blend;
T_8.20;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.13 ;
    %load/vec4 v0x14a914fa0_0;
    %load/vec4 v0x14a915060_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.21, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.22, 8;
T_8.21 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.22, 8;
 ; End of false expr.
    %blend;
T_8.22;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.14 ;
    %load/vec4 v0x14a915060_0;
    %load/vec4 v0x14a914fa0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.23, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.24, 8;
T_8.23 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.24, 8;
 ; End of false expr.
    %blend;
T_8.24;
    %store/vec4 v0x14a9151f0_0, 0, 32;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14a91a2f0;
T_9 ;
    %wait E_0x14a91a010;
    %load/vec4 v0x14a91a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v0x14a91a7a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x14a91a710_0;
    %assign/vec4 v0x14a91a7a0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14a918a90;
T_10 ;
    %wait E_0x14a918d80;
    %load/vec4 v0x14a919090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x14a918fe0_0;
    %split/vec4 8;
    %ix/getv 3, v0x14a918dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a919c20, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x14a918dc0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a919c20, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x14a918dc0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a919c20, 0, 4;
    %load/vec4 v0x14a918dc0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a919c20, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14a91c6f0;
T_11 ;
    %wait E_0x14a91a010;
    %load/vec4 v0x14a91cbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 104;
    %assign/vec4 v0x14a91cb30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x14a91ca90_0;
    %assign/vec4 v0x14a91cb30_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14a91d8d0;
T_12 ;
    %wait E_0x14a91dbc0;
    %load/vec4 v0x14a91de60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a91e000_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x14a91dc30_0;
    %store/vec4 v0x14a91e000_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x14a91dcf0_0;
    %store/vec4 v0x14a91e000_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x14a91dda0_0;
    %store/vec4 v0x14a91e000_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x14a80fd60;
T_13 ;
    %vpi_call 2 58 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14a80fd60 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x14a80fd60;
T_14 ;
    %delay 1000, 0;
    %load/vec4 v0x14a923270_0;
    %inv;
    %store/vec4 v0x14a923270_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14a80fd60;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a923270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a923460_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a923460_0, 0, 1;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "tb.v";
    "./PipelineRISCV.v";
    "./ALU.v";
    "./Adder.v";
    "./ControlUnit.v";
    "./ALUDecoder.v";
    "./MainDecoder.v";
    "./DataMemory.v";
    "./PipelineReg.v";
    "./ImmExtnd.v";
    "./InstructionMemory.v";
    "./Mux2x1.v";
    "./Mux3x1.v";
    "./ProgramCounter.v";
    "./RegisterFile.v";
