/home/jjaeckel/Documents/Project1/CPRE381_Project1/tb_controlLogic.vhd {1 {vcom -work work -2008 -explicit -vopt -stats=none /home/jjaeckel/Documents/Project1/CPRE381_Project1/tb_controlLogic.vhd
QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_controlLogic
-- Compiling architecture structure of tb_ControlLogic

} {} {}}
