module bcd_counter(input clk, rst,
                   output reg [3:0] q);

  always @(posedge clk or posedge rst) begin
    if (rst)
      q <= 4'b0000;
    else if (q == 4'b1001)  // Reset to 0 after reaching 9 (1001 in BCD)
      q <= 4'b0000;
    else
      q <= q + 1;
  end
endmodule
