{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751809895867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751809895867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  6 10:51:35 2025 " "Processing started: Sun Jul  6 10:51:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751809895867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809895867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Breakout -c Breakout " "Command: quartus_map --read_settings_files=on --write_settings_files=off Breakout -c Breakout" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809895868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751809896450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751809896450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMING_CTRL-Behavioral " "Found design unit 1: TIMING_CTRL-Behavioral" {  } { { "TIMING_CTRL.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/TIMING_CTRL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905806 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMING_CTRL " "Found entity 1: TIMING_CTRL" {  } { { "TIMING_CTRL.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/TIMING_CTRL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TECLADO-Behavioral " "Found design unit 1: TECLADO-Behavioral" {  } { { "TECLADO.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/TECLADO.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905808 ""} { "Info" "ISGN_ENTITY_NAME" "1 TECLADO " "Found entity 1: TECLADO" {  } { { "TECLADO.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/TECLADO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioral " "Found design unit 1: ROM-Behavioral" {  } { { "ROM.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905811 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_vga-SYN " "Found design unit 1: pll_vga-SYN" {  } { { "PLL_VGA.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/PLL_VGA.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905815 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA " "Found entity 1: PLL_VGA" {  } { { "PLL_VGA.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/PLL_VGA.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paddle_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paddle_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PADDLE_CTRL-Behavioral " "Found design unit 1: PADDLE_CTRL-Behavioral" {  } { { "PADDLE_CTRL.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/PADDLE_CTRL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905817 ""} { "Info" "ISGN_ENTITY_NAME" "1 PADDLE_CTRL " "Found entity 1: PADDLE_CTRL" {  } { { "PADDLE_CTRL.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/PADDLE_CTRL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAIN-Behavioral " "Found design unit 1: MAIN-Behavioral" {  } { { "main.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/main.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905819 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAIN " "Found entity 1: MAIN" {  } { { "main.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMAGE_CTRL-Behavioral " "Found design unit 1: IMAGE_CTRL-Behavioral" {  } { { "IMAGE_CTRL.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/IMAGE_CTRL.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905821 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_CTRL " "Found entity 1: IMAGE_CTRL" {  } { { "IMAGE_CTRL.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/IMAGE_CTRL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-Behavioral " "Found design unit 1: COUNTER-Behavioral" {  } { { "COUNTER.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/COUNTER.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905824 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/COUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905824 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ini\";  expecting \"then\" BALL.vhd(57) " "VHDL syntax error at BALL.vhd(57) near text \"ini\";  expecting \"then\"" {  } { { "BALL.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/BALL.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905827 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSE\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement BALL.vhd(115) " "VHDL syntax error at BALL.vhd(115) near text \"ELSE\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "BALL.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/BALL.vhd" 115 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905827 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \"process\" BALL.vhd(120) " "VHDL syntax error at BALL.vhd(120) near text \"IF\";  expecting \"process\"" {  } { { "BALL.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/BALL.vhd" 120 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ball.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BLOCKS-Behavioral " "Found design unit 1: BLOCKS-Behavioral" {  } { { "BLOCKS.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/BLOCKS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905829 ""} { "Info" "ISGN_ENTITY_NAME" "1 BLOCKS " "Found entity 1: BLOCKS" {  } { { "BLOCKS.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/BLOCKS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg_param.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pkg_param.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PKG_PARAM " "Found design unit 1: PKG_PARAM" {  } { { "PKG_PARAM.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/PKG_PARAM.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tec_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tec_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEC_FF-behavioral " "Found design unit 1: TEC_FF-behavioral" {  } { { "TEC_FF.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/TEC_FF.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905834 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEC_FF " "Found entity 1: TEC_FF" {  } { { "TEC_FF.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/TEC_FF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-behavioral " "Found design unit 1: sync-behavioral" {  } { { "SYNC.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/SYNC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905836 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "SYNC.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/SYNC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUDIO-Behavioral " "Found design unit 1: AUDIO-Behavioral" {  } { { "AUDIO.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/AUDIO.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905838 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "AUDIO.vhd" "" { Text "C:/Users/guilh/Documents/TCC/BREAKOUT/AUDIO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751809905838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809905838 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751809906096 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul  6 10:51:46 2025 " "Processing ended: Sun Jul  6 10:51:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751809906096 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751809906096 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751809906096 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809906096 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751809906817 ""}
