final_design_Program_counter_0_0.v,verilog,xil_defaultlib,../../../bd/final_design/ip/final_design_Program_counter_0_0/sim/final_design_Program_counter_0_0.v,
final_design_ROM_0_0.v,verilog,xil_defaultlib,../../../bd/final_design/ip/final_design_ROM_0_0/sim/final_design_ROM_0_0.v,
final_design_Instruction_Register_0_0.v,verilog,xil_defaultlib,../../../bd/final_design/ip/final_design_Instruction_Register_0_0/sim/final_design_Instruction_Register_0_0.v,
final_design_Instruction_Decoder_0_0.v,verilog,xil_defaultlib,../../../bd/final_design/ip/final_design_Instruction_Decoder_0_0/sim/final_design_Instruction_Decoder_0_0.v,
final_design_Shifter_0_0.v,verilog,xil_defaultlib,../../../bd/final_design/ip/final_design_Shifter_0_0/sim/final_design_Shifter_0_0.v,
final_design_Register_A_0_0.v,verilog,xil_defaultlib,../../../bd/final_design/ip/final_design_Register_A_0_0/sim/final_design_Register_A_0_0.v,
final_design_Register_B_0_0.v,verilog,xil_defaultlib,../../../bd/final_design/ip/final_design_Register_B_0_0/sim/final_design_Register_B_0_0.v,
final_design_Register_O_0_0.v,verilog,xil_defaultlib,../../../bd/final_design/ip/final_design_Register_O_0_0/sim/final_design_Register_O_0_0.v,
final_design_MUX_0_0.v,verilog,xil_defaultlib,../../../bd/final_design/ip/final_design_MUX_0_0/sim/final_design_MUX_0_0.v,
final_design_MUX_1_0.v,verilog,xil_defaultlib,../../../bd/final_design/ip/final_design_MUX_1_0/sim/final_design_MUX_1_0.v,
final_design_ALU_0_0.v,verilog,xil_defaultlib,../../../bd/final_design/ip/final_design_ALU_0_0/sim/final_design_ALU_0_0.v,
final_design_Accumulator_0_0.v,verilog,xil_defaultlib,../../../bd/final_design/ip/final_design_Accumulator_0_0/sim/final_design_Accumulator_0_0.v,
final_design.v,verilog,xil_defaultlib,../../../bd/final_design/sim/final_design.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
