
LAB2-Firmware-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ec0  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08009098  08009098  0000a098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090d8  080090d8  0000b014  2**0
                  CONTENTS
  4 .ARM          00000008  080090d8  080090d8  0000a0d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090e0  080090e0  0000b014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090e0  080090e0  0000a0e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080090e4  080090e4  0000a0e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080090e8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000037c  20000018  080090fc  0000b018  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000394  080090fc  0000b394  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000181a6  00000000  00000000  0000b044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cb5  00000000  00000000  000231ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001520  00000000  00000000  00025ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001085  00000000  00000000  000273c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028dd6  00000000  00000000  00028445  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018ab7  00000000  00000000  0005121b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114224  00000000  00000000  00069cd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017def6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d34  00000000  00000000  0017df3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  00183c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000018 	.word	0x20000018
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009080 	.word	0x08009080

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000001c 	.word	0x2000001c
 8000214:	08009080 	.word	0x08009080

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2iz>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d215      	bcs.n	80009ea <__aeabi_d2iz+0x36>
 80009be:	d511      	bpl.n	80009e4 <__aeabi_d2iz+0x30>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d912      	bls.n	80009f0 <__aeabi_d2iz+0x3c>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009da:	fa23 f002 	lsr.w	r0, r3, r2
 80009de:	bf18      	it	ne
 80009e0:	4240      	negne	r0, r0
 80009e2:	4770      	bx	lr
 80009e4:	f04f 0000 	mov.w	r0, #0
 80009e8:	4770      	bx	lr
 80009ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ee:	d105      	bne.n	80009fc <__aeabi_d2iz+0x48>
 80009f0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	bf08      	it	eq
 80009f6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009fa:	4770      	bx	lr
 80009fc:	f04f 0000 	mov.w	r0, #0
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_d2uiz>:
 8000a04:	004a      	lsls	r2, r1, #1
 8000a06:	d211      	bcs.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a08:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a0c:	d211      	bcs.n	8000a32 <__aeabi_d2uiz+0x2e>
 8000a0e:	d50d      	bpl.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a10:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a18:	d40e      	bmi.n	8000a38 <__aeabi_d2uiz+0x34>
 8000a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a26:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d102      	bne.n	8000a3e <__aeabi_d2uiz+0x3a>
 8000a38:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3c:	4770      	bx	lr
 8000a3e:	f04f 0000 	mov.w	r0, #0
 8000a42:	4770      	bx	lr

08000a44 <__aeabi_d2f>:
 8000a44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a48:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a4c:	bf24      	itt	cs
 8000a4e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a52:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a56:	d90d      	bls.n	8000a74 <__aeabi_d2f+0x30>
 8000a58:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a5c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a60:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a64:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a68:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a6c:	bf08      	it	eq
 8000a6e:	f020 0001 	biceq.w	r0, r0, #1
 8000a72:	4770      	bx	lr
 8000a74:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a78:	d121      	bne.n	8000abe <__aeabi_d2f+0x7a>
 8000a7a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a7e:	bfbc      	itt	lt
 8000a80:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a84:	4770      	bxlt	lr
 8000a86:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a8a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a8e:	f1c2 0218 	rsb	r2, r2, #24
 8000a92:	f1c2 0c20 	rsb	ip, r2, #32
 8000a96:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a9a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	f040 0001 	orrne.w	r0, r0, #1
 8000aa4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aac:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab0:	ea40 000c 	orr.w	r0, r0, ip
 8000ab4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ab8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000abc:	e7cc      	b.n	8000a58 <__aeabi_d2f+0x14>
 8000abe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ac2:	d107      	bne.n	8000ad4 <__aeabi_d2f+0x90>
 8000ac4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ac8:	bf1e      	ittt	ne
 8000aca:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ace:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ad2:	4770      	bxne	lr
 8000ad4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ad8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000adc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_uldivmod>:
 8000ae4:	b953      	cbnz	r3, 8000afc <__aeabi_uldivmod+0x18>
 8000ae6:	b94a      	cbnz	r2, 8000afc <__aeabi_uldivmod+0x18>
 8000ae8:	2900      	cmp	r1, #0
 8000aea:	bf08      	it	eq
 8000aec:	2800      	cmpeq	r0, #0
 8000aee:	bf1c      	itt	ne
 8000af0:	f04f 31ff 	movne.w	r1, #4294967295
 8000af4:	f04f 30ff 	movne.w	r0, #4294967295
 8000af8:	f000 b96a 	b.w	8000dd0 <__aeabi_idiv0>
 8000afc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b00:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b04:	f000 f806 	bl	8000b14 <__udivmoddi4>
 8000b08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b10:	b004      	add	sp, #16
 8000b12:	4770      	bx	lr

08000b14 <__udivmoddi4>:
 8000b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b18:	9d08      	ldr	r5, [sp, #32]
 8000b1a:	460c      	mov	r4, r1
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d14e      	bne.n	8000bbe <__udivmoddi4+0xaa>
 8000b20:	4694      	mov	ip, r2
 8000b22:	458c      	cmp	ip, r1
 8000b24:	4686      	mov	lr, r0
 8000b26:	fab2 f282 	clz	r2, r2
 8000b2a:	d962      	bls.n	8000bf2 <__udivmoddi4+0xde>
 8000b2c:	b14a      	cbz	r2, 8000b42 <__udivmoddi4+0x2e>
 8000b2e:	f1c2 0320 	rsb	r3, r2, #32
 8000b32:	4091      	lsls	r1, r2
 8000b34:	fa20 f303 	lsr.w	r3, r0, r3
 8000b38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b3c:	4319      	orrs	r1, r3
 8000b3e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b42:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b46:	fa1f f68c 	uxth.w	r6, ip
 8000b4a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b4e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b52:	fb07 1114 	mls	r1, r7, r4, r1
 8000b56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b5a:	fb04 f106 	mul.w	r1, r4, r6
 8000b5e:	4299      	cmp	r1, r3
 8000b60:	d90a      	bls.n	8000b78 <__udivmoddi4+0x64>
 8000b62:	eb1c 0303 	adds.w	r3, ip, r3
 8000b66:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b6a:	f080 8112 	bcs.w	8000d92 <__udivmoddi4+0x27e>
 8000b6e:	4299      	cmp	r1, r3
 8000b70:	f240 810f 	bls.w	8000d92 <__udivmoddi4+0x27e>
 8000b74:	3c02      	subs	r4, #2
 8000b76:	4463      	add	r3, ip
 8000b78:	1a59      	subs	r1, r3, r1
 8000b7a:	fa1f f38e 	uxth.w	r3, lr
 8000b7e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b82:	fb07 1110 	mls	r1, r7, r0, r1
 8000b86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b8a:	fb00 f606 	mul.w	r6, r0, r6
 8000b8e:	429e      	cmp	r6, r3
 8000b90:	d90a      	bls.n	8000ba8 <__udivmoddi4+0x94>
 8000b92:	eb1c 0303 	adds.w	r3, ip, r3
 8000b96:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b9a:	f080 80fc 	bcs.w	8000d96 <__udivmoddi4+0x282>
 8000b9e:	429e      	cmp	r6, r3
 8000ba0:	f240 80f9 	bls.w	8000d96 <__udivmoddi4+0x282>
 8000ba4:	4463      	add	r3, ip
 8000ba6:	3802      	subs	r0, #2
 8000ba8:	1b9b      	subs	r3, r3, r6
 8000baa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000bae:	2100      	movs	r1, #0
 8000bb0:	b11d      	cbz	r5, 8000bba <__udivmoddi4+0xa6>
 8000bb2:	40d3      	lsrs	r3, r2
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bbe:	428b      	cmp	r3, r1
 8000bc0:	d905      	bls.n	8000bce <__udivmoddi4+0xba>
 8000bc2:	b10d      	cbz	r5, 8000bc8 <__udivmoddi4+0xb4>
 8000bc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000bc8:	2100      	movs	r1, #0
 8000bca:	4608      	mov	r0, r1
 8000bcc:	e7f5      	b.n	8000bba <__udivmoddi4+0xa6>
 8000bce:	fab3 f183 	clz	r1, r3
 8000bd2:	2900      	cmp	r1, #0
 8000bd4:	d146      	bne.n	8000c64 <__udivmoddi4+0x150>
 8000bd6:	42a3      	cmp	r3, r4
 8000bd8:	d302      	bcc.n	8000be0 <__udivmoddi4+0xcc>
 8000bda:	4290      	cmp	r0, r2
 8000bdc:	f0c0 80f0 	bcc.w	8000dc0 <__udivmoddi4+0x2ac>
 8000be0:	1a86      	subs	r6, r0, r2
 8000be2:	eb64 0303 	sbc.w	r3, r4, r3
 8000be6:	2001      	movs	r0, #1
 8000be8:	2d00      	cmp	r5, #0
 8000bea:	d0e6      	beq.n	8000bba <__udivmoddi4+0xa6>
 8000bec:	e9c5 6300 	strd	r6, r3, [r5]
 8000bf0:	e7e3      	b.n	8000bba <__udivmoddi4+0xa6>
 8000bf2:	2a00      	cmp	r2, #0
 8000bf4:	f040 8090 	bne.w	8000d18 <__udivmoddi4+0x204>
 8000bf8:	eba1 040c 	sub.w	r4, r1, ip
 8000bfc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c00:	fa1f f78c 	uxth.w	r7, ip
 8000c04:	2101      	movs	r1, #1
 8000c06:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c0a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c0e:	fb08 4416 	mls	r4, r8, r6, r4
 8000c12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c16:	fb07 f006 	mul.w	r0, r7, r6
 8000c1a:	4298      	cmp	r0, r3
 8000c1c:	d908      	bls.n	8000c30 <__udivmoddi4+0x11c>
 8000c1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c22:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c26:	d202      	bcs.n	8000c2e <__udivmoddi4+0x11a>
 8000c28:	4298      	cmp	r0, r3
 8000c2a:	f200 80cd 	bhi.w	8000dc8 <__udivmoddi4+0x2b4>
 8000c2e:	4626      	mov	r6, r4
 8000c30:	1a1c      	subs	r4, r3, r0
 8000c32:	fa1f f38e 	uxth.w	r3, lr
 8000c36:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c3a:	fb08 4410 	mls	r4, r8, r0, r4
 8000c3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c42:	fb00 f707 	mul.w	r7, r0, r7
 8000c46:	429f      	cmp	r7, r3
 8000c48:	d908      	bls.n	8000c5c <__udivmoddi4+0x148>
 8000c4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c52:	d202      	bcs.n	8000c5a <__udivmoddi4+0x146>
 8000c54:	429f      	cmp	r7, r3
 8000c56:	f200 80b0 	bhi.w	8000dba <__udivmoddi4+0x2a6>
 8000c5a:	4620      	mov	r0, r4
 8000c5c:	1bdb      	subs	r3, r3, r7
 8000c5e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c62:	e7a5      	b.n	8000bb0 <__udivmoddi4+0x9c>
 8000c64:	f1c1 0620 	rsb	r6, r1, #32
 8000c68:	408b      	lsls	r3, r1
 8000c6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000c6e:	431f      	orrs	r7, r3
 8000c70:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c74:	fa04 f301 	lsl.w	r3, r4, r1
 8000c78:	ea43 030c 	orr.w	r3, r3, ip
 8000c7c:	40f4      	lsrs	r4, r6
 8000c7e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c82:	0c38      	lsrs	r0, r7, #16
 8000c84:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c88:	fbb4 fef0 	udiv	lr, r4, r0
 8000c8c:	fa1f fc87 	uxth.w	ip, r7
 8000c90:	fb00 441e 	mls	r4, r0, lr, r4
 8000c94:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c98:	fb0e f90c 	mul.w	r9, lr, ip
 8000c9c:	45a1      	cmp	r9, r4
 8000c9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x1a6>
 8000ca4:	193c      	adds	r4, r7, r4
 8000ca6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000caa:	f080 8084 	bcs.w	8000db6 <__udivmoddi4+0x2a2>
 8000cae:	45a1      	cmp	r9, r4
 8000cb0:	f240 8081 	bls.w	8000db6 <__udivmoddi4+0x2a2>
 8000cb4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000cb8:	443c      	add	r4, r7
 8000cba:	eba4 0409 	sub.w	r4, r4, r9
 8000cbe:	fa1f f983 	uxth.w	r9, r3
 8000cc2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000cc6:	fb00 4413 	mls	r4, r0, r3, r4
 8000cca:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cce:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cd2:	45a4      	cmp	ip, r4
 8000cd4:	d907      	bls.n	8000ce6 <__udivmoddi4+0x1d2>
 8000cd6:	193c      	adds	r4, r7, r4
 8000cd8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cdc:	d267      	bcs.n	8000dae <__udivmoddi4+0x29a>
 8000cde:	45a4      	cmp	ip, r4
 8000ce0:	d965      	bls.n	8000dae <__udivmoddi4+0x29a>
 8000ce2:	3b02      	subs	r3, #2
 8000ce4:	443c      	add	r4, r7
 8000ce6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000cea:	fba0 9302 	umull	r9, r3, r0, r2
 8000cee:	eba4 040c 	sub.w	r4, r4, ip
 8000cf2:	429c      	cmp	r4, r3
 8000cf4:	46ce      	mov	lr, r9
 8000cf6:	469c      	mov	ip, r3
 8000cf8:	d351      	bcc.n	8000d9e <__udivmoddi4+0x28a>
 8000cfa:	d04e      	beq.n	8000d9a <__udivmoddi4+0x286>
 8000cfc:	b155      	cbz	r5, 8000d14 <__udivmoddi4+0x200>
 8000cfe:	ebb8 030e 	subs.w	r3, r8, lr
 8000d02:	eb64 040c 	sbc.w	r4, r4, ip
 8000d06:	fa04 f606 	lsl.w	r6, r4, r6
 8000d0a:	40cb      	lsrs	r3, r1
 8000d0c:	431e      	orrs	r6, r3
 8000d0e:	40cc      	lsrs	r4, r1
 8000d10:	e9c5 6400 	strd	r6, r4, [r5]
 8000d14:	2100      	movs	r1, #0
 8000d16:	e750      	b.n	8000bba <__udivmoddi4+0xa6>
 8000d18:	f1c2 0320 	rsb	r3, r2, #32
 8000d1c:	fa20 f103 	lsr.w	r1, r0, r3
 8000d20:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d24:	fa24 f303 	lsr.w	r3, r4, r3
 8000d28:	4094      	lsls	r4, r2
 8000d2a:	430c      	orrs	r4, r1
 8000d2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d30:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d34:	fa1f f78c 	uxth.w	r7, ip
 8000d38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d3c:	fb08 3110 	mls	r1, r8, r0, r3
 8000d40:	0c23      	lsrs	r3, r4, #16
 8000d42:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d46:	fb00 f107 	mul.w	r1, r0, r7
 8000d4a:	4299      	cmp	r1, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x24c>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d56:	d22c      	bcs.n	8000db2 <__udivmoddi4+0x29e>
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	d92a      	bls.n	8000db2 <__udivmoddi4+0x29e>
 8000d5c:	3802      	subs	r0, #2
 8000d5e:	4463      	add	r3, ip
 8000d60:	1a5b      	subs	r3, r3, r1
 8000d62:	b2a4      	uxth	r4, r4
 8000d64:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d68:	fb08 3311 	mls	r3, r8, r1, r3
 8000d6c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d70:	fb01 f307 	mul.w	r3, r1, r7
 8000d74:	42a3      	cmp	r3, r4
 8000d76:	d908      	bls.n	8000d8a <__udivmoddi4+0x276>
 8000d78:	eb1c 0404 	adds.w	r4, ip, r4
 8000d7c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d80:	d213      	bcs.n	8000daa <__udivmoddi4+0x296>
 8000d82:	42a3      	cmp	r3, r4
 8000d84:	d911      	bls.n	8000daa <__udivmoddi4+0x296>
 8000d86:	3902      	subs	r1, #2
 8000d88:	4464      	add	r4, ip
 8000d8a:	1ae4      	subs	r4, r4, r3
 8000d8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d90:	e739      	b.n	8000c06 <__udivmoddi4+0xf2>
 8000d92:	4604      	mov	r4, r0
 8000d94:	e6f0      	b.n	8000b78 <__udivmoddi4+0x64>
 8000d96:	4608      	mov	r0, r1
 8000d98:	e706      	b.n	8000ba8 <__udivmoddi4+0x94>
 8000d9a:	45c8      	cmp	r8, r9
 8000d9c:	d2ae      	bcs.n	8000cfc <__udivmoddi4+0x1e8>
 8000d9e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000da2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000da6:	3801      	subs	r0, #1
 8000da8:	e7a8      	b.n	8000cfc <__udivmoddi4+0x1e8>
 8000daa:	4631      	mov	r1, r6
 8000dac:	e7ed      	b.n	8000d8a <__udivmoddi4+0x276>
 8000dae:	4603      	mov	r3, r0
 8000db0:	e799      	b.n	8000ce6 <__udivmoddi4+0x1d2>
 8000db2:	4630      	mov	r0, r6
 8000db4:	e7d4      	b.n	8000d60 <__udivmoddi4+0x24c>
 8000db6:	46d6      	mov	lr, sl
 8000db8:	e77f      	b.n	8000cba <__udivmoddi4+0x1a6>
 8000dba:	4463      	add	r3, ip
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	e74d      	b.n	8000c5c <__udivmoddi4+0x148>
 8000dc0:	4606      	mov	r6, r0
 8000dc2:	4623      	mov	r3, r4
 8000dc4:	4608      	mov	r0, r1
 8000dc6:	e70f      	b.n	8000be8 <__udivmoddi4+0xd4>
 8000dc8:	3e02      	subs	r6, #2
 8000dca:	4463      	add	r3, ip
 8000dcc:	e730      	b.n	8000c30 <__udivmoddi4+0x11c>
 8000dce:	bf00      	nop

08000dd0 <__aeabi_idiv0>:
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop

08000dd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000dd8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dda:	f001 f946 	bl	800206a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dde:	f000 f8f3 	bl	8000fc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de2:	f000 fbe5 	bl	80015b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000de6:	f000 fbb9 	bl	800155c <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8000dea:	f000 f9b3 	bl	8001154 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8000dee:	f000 f937 	bl	8001060 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000df2:	f000 f9f9 	bl	80011e8 <MX_TIM3_Init>
  MX_TIM8_Init();
 8000df6:	f000 fae9 	bl	80013cc <MX_TIM8_Init>
  MX_TIM4_Init();
 8000dfa:	f000 fa43 	bl	8001284 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000dfe:	f000 fa97 	bl	8001330 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 8000e02:	485b      	ldr	r0, [pc, #364]	@ (8000f70 <main+0x19c>)
 8000e04:	f004 fca2 	bl	800574c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim8);
 8000e08:	485a      	ldr	r0, [pc, #360]	@ (8000f74 <main+0x1a0>)
 8000e0a:	f004 fc9f 	bl	800574c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);
 8000e0e:	485a      	ldr	r0, [pc, #360]	@ (8000f78 <main+0x1a4>)
 8000e10:	f004 fc9c 	bl	800574c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim5);
 8000e14:	4859      	ldr	r0, [pc, #356]	@ (8000f7c <main+0x1a8>)
 8000e16:	f004 fc99 	bl	800574c <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	4855      	ldr	r0, [pc, #340]	@ (8000f74 <main+0x1a0>)
 8000e1e:	f004 fd67 	bl	80058f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000e22:	2104      	movs	r1, #4
 8000e24:	4853      	ldr	r0, [pc, #332]	@ (8000f74 <main+0x1a0>)
 8000e26:	f004 fd63 	bl	80058f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8000e2a:	2108      	movs	r1, #8
 8000e2c:	4851      	ldr	r0, [pc, #324]	@ (8000f74 <main+0x1a0>)
 8000e2e:	f004 fd5f 	bl	80058f0 <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8000e32:	213c      	movs	r1, #60	@ 0x3c
 8000e34:	4850      	ldr	r0, [pc, #320]	@ (8000f78 <main+0x1a4>)
 8000e36:	f004 ff13 	bl	8005c60 <HAL_TIM_Encoder_Start>

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000e3a:	217f      	movs	r1, #127	@ 0x7f
 8000e3c:	4850      	ldr	r0, [pc, #320]	@ (8000f80 <main+0x1ac>)
 8000e3e:	f002 fc93 	bl	8003768 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, ADCBuffer, 10);
 8000e42:	220a      	movs	r2, #10
 8000e44:	494f      	ldr	r1, [pc, #316]	@ (8000f84 <main+0x1b0>)
 8000e46:	484e      	ldr	r0, [pc, #312]	@ (8000f80 <main+0x1ac>)
 8000e48:	f001 fd80 	bl	800294c <HAL_ADC_Start_DMA>

  PID.Kp = 0.18;
 8000e4c:	4b4e      	ldr	r3, [pc, #312]	@ (8000f88 <main+0x1b4>)
 8000e4e:	4a4f      	ldr	r2, [pc, #316]	@ (8000f8c <main+0x1b8>)
 8000e50:	619a      	str	r2, [r3, #24]
  PID.Ki = 0.00000;;
 8000e52:	4b4d      	ldr	r3, [pc, #308]	@ (8000f88 <main+0x1b4>)
 8000e54:	f04f 0200 	mov.w	r2, #0
 8000e58:	61da      	str	r2, [r3, #28]
  PID.Kd = 0.3;
 8000e5a:	4b4b      	ldr	r3, [pc, #300]	@ (8000f88 <main+0x1b4>)
 8000e5c:	4a4c      	ldr	r2, [pc, #304]	@ (8000f90 <main+0x1bc>)
 8000e5e:	621a      	str	r2, [r3, #32]
  arm_pid_init_f32(&PID, 0);
 8000e60:	2100      	movs	r1, #0
 8000e62:	4849      	ldr	r0, [pc, #292]	@ (8000f88 <main+0x1b4>)
 8000e64:	f008 f8aa 	bl	8008fbc <arm_pid_init_f32>

  PID2.Kp = 0.18;
 8000e68:	4b4a      	ldr	r3, [pc, #296]	@ (8000f94 <main+0x1c0>)
 8000e6a:	4a48      	ldr	r2, [pc, #288]	@ (8000f8c <main+0x1b8>)
 8000e6c:	619a      	str	r2, [r3, #24]
  PID2.Ki = 0.00000;;
 8000e6e:	4b49      	ldr	r3, [pc, #292]	@ (8000f94 <main+0x1c0>)
 8000e70:	f04f 0200 	mov.w	r2, #0
 8000e74:	61da      	str	r2, [r3, #28]
  PID2.Kd = 0.3;
 8000e76:	4b47      	ldr	r3, [pc, #284]	@ (8000f94 <main+0x1c0>)
 8000e78:	4a45      	ldr	r2, [pc, #276]	@ (8000f90 <main+0x1bc>)
 8000e7a:	621a      	str	r2, [r3, #32]
  arm_pid_init_f32(&PID2, 0);
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4845      	ldr	r0, [pc, #276]	@ (8000f94 <main+0x1c0>)
 8000e80:	f008 f89c 	bl	8008fbc <arm_pid_init_f32>

  UARTInterruptConfig();
 8000e84:	f000 fe56 	bl	8001b34 <UARTInterruptConfig>
  _micros = 0;
 8000e88:	4943      	ldr	r1, [pc, #268]	@ (8000f98 <main+0x1c4>)
 8000e8a:	f04f 0200 	mov.w	r2, #0
 8000e8e:	f04f 0300 	mov.w	r3, #0
 8000e92:	e9c1 2300 	strd	r2, r3, [r1]

    /* USER CODE BEGIN 3 */
	  static uint32_t timestamp = 0;
	  static uint32_t timestamp2 = 0;

	  currentTime = micros();
 8000e96:	f000 fd97 	bl	80019c8 <micros>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	493f      	ldr	r1, [pc, #252]	@ (8000f9c <main+0x1c8>)
 8000ea0:	e9c1 2300 	strd	r2, r3, [r1]

	  if(timestamp < HAL_GetTick())
 8000ea4:	f001 f946 	bl	8002134 <HAL_GetTick>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	4b3d      	ldr	r3, [pc, #244]	@ (8000fa0 <main+0x1cc>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	429a      	cmp	r2, r3
 8000eb0:	d90b      	bls.n	8000eca <main+0xf6>
	  {
		  timestamp = HAL_GetTick() + 1;
 8000eb2:	f001 f93f 	bl	8002134 <HAL_GetTick>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	3301      	adds	r3, #1
 8000eba:	4a39      	ldr	r2, [pc, #228]	@ (8000fa0 <main+0x1cc>)
 8000ebc:	6013      	str	r3, [r2, #0]
		  ADC_Averaged();
 8000ebe:	f000 fbe7 	bl	8001690 <ADC_Averaged>
//		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
//		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
//		  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, A);
		  MotorControl2();
 8000ec2:	f000 fc39 	bl	8001738 <MotorControl2>
		  QEIEncoderPosVel_Update();
 8000ec6:	f000 fd9b 	bl	8001a00 <QEIEncoderPosVel_Update>
//		  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, B);
//		  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, A);

	  }
	  PWMDrive = (Rx[2]<< 8)+Rx[1];
 8000eca:	4b36      	ldr	r3, [pc, #216]	@ (8000fa4 <main+0x1d0>)
 8000ecc:	789b      	ldrb	r3, [r3, #2]
 8000ece:	021b      	lsls	r3, r3, #8
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	4a34      	ldr	r2, [pc, #208]	@ (8000fa4 <main+0x1d0>)
 8000ed4:	7852      	ldrb	r2, [r2, #1]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	b29a      	uxth	r2, r3
 8000eda:	4b33      	ldr	r3, [pc, #204]	@ (8000fa8 <main+0x1d4>)
 8000edc:	801a      	strh	r2, [r3, #0]
	  if(currentTime > timestamp2)
 8000ede:	4b33      	ldr	r3, [pc, #204]	@ (8000fac <main+0x1d8>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	461c      	mov	r4, r3
 8000ee6:	4615      	mov	r5, r2
 8000ee8:	4b2c      	ldr	r3, [pc, #176]	@ (8000f9c <main+0x1c8>)
 8000eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eee:	4294      	cmp	r4, r2
 8000ef0:	eb75 0303 	sbcs.w	r3, r5, r3
 8000ef4:	d233      	bcs.n	8000f5e <main+0x18a>
	  {
	  	  timestamp2 = currentTime + 500;//us
 8000ef6:	4b29      	ldr	r3, [pc, #164]	@ (8000f9c <main+0x1c8>)
 8000ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000efc:	4613      	mov	r3, r2
 8000efe:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000f02:	4a2a      	ldr	r2, [pc, #168]	@ (8000fac <main+0x1d8>)
 8000f04:	6013      	str	r3, [r2, #0]
	  	  if(timestamp2 > 4294967296)
	  	  {
	  		timestamp2 = 0;
	  	  }
	  	  dataSend = fabs(RPMspeed);
 8000f06:	4b2a      	ldr	r3, [pc, #168]	@ (8000fb0 <main+0x1dc>)
 8000f08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fad5 	bl	80004bc <__aeabi_i2d>
 8000f12:	4602      	mov	r2, r0
 8000f14:	460b      	mov	r3, r1
 8000f16:	4690      	mov	r8, r2
 8000f18:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8000f1c:	4640      	mov	r0, r8
 8000f1e:	4649      	mov	r1, r9
 8000f20:	f7ff fd70 	bl	8000a04 <__aeabi_d2uiz>
 8000f24:	4603      	mov	r3, r0
 8000f26:	b29a      	uxth	r2, r3
 8000f28:	4b22      	ldr	r3, [pc, #136]	@ (8000fb4 <main+0x1e0>)
 8000f2a:	801a      	strh	r2, [r3, #0]
		  dataBytes[0] = header; // Header byte
 8000f2c:	4b22      	ldr	r3, [pc, #136]	@ (8000fb8 <main+0x1e4>)
 8000f2e:	781a      	ldrb	r2, [r3, #0]
 8000f30:	4b22      	ldr	r3, [pc, #136]	@ (8000fbc <main+0x1e8>)
 8000f32:	701a      	strb	r2, [r3, #0]
		  dataBytes[1] = (uint8_t)(dataSend & 0xFF); // Lower byte
 8000f34:	4b1f      	ldr	r3, [pc, #124]	@ (8000fb4 <main+0x1e0>)
 8000f36:	881b      	ldrh	r3, [r3, #0]
 8000f38:	b2da      	uxtb	r2, r3
 8000f3a:	4b20      	ldr	r3, [pc, #128]	@ (8000fbc <main+0x1e8>)
 8000f3c:	705a      	strb	r2, [r3, #1]
		  dataBytes[2] = (uint8_t)((dataSend >> 8) & 0xFF); // Upper byte
 8000f3e:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb4 <main+0x1e0>)
 8000f40:	881b      	ldrh	r3, [r3, #0]
 8000f42:	0a1b      	lsrs	r3, r3, #8
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	b2da      	uxtb	r2, r3
 8000f48:	4b1c      	ldr	r3, [pc, #112]	@ (8000fbc <main+0x1e8>)
 8000f4a:	709a      	strb	r2, [r3, #2]
		  dataBytes[3] = 0x0A;
 8000f4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fbc <main+0x1e8>)
 8000f4e:	220a      	movs	r2, #10
 8000f50:	70da      	strb	r2, [r3, #3]
		  HAL_UART_Transmit(&hlpuart1, dataBytes, sizeof(dataBytes), 10);
 8000f52:	230a      	movs	r3, #10
 8000f54:	2204      	movs	r2, #4
 8000f56:	4919      	ldr	r1, [pc, #100]	@ (8000fbc <main+0x1e8>)
 8000f58:	4819      	ldr	r0, [pc, #100]	@ (8000fc0 <main+0x1ec>)
 8000f5a:	f005 ff53 	bl	8006e04 <HAL_UART_Transmit>
	  }
	  nextTime = timestamp2;
 8000f5e:	4b13      	ldr	r3, [pc, #76]	@ (8000fac <main+0x1d8>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2200      	movs	r2, #0
 8000f64:	469a      	mov	sl, r3
 8000f66:	4693      	mov	fp, r2
 8000f68:	4b16      	ldr	r3, [pc, #88]	@ (8000fc4 <main+0x1f0>)
 8000f6a:	e9c3 ab00 	strd	sl, fp, [r3]
  {
 8000f6e:	e792      	b.n	8000e96 <main+0xc2>
 8000f70:	20000194 	.word	0x20000194
 8000f74:	20000278 	.word	0x20000278
 8000f78:	200001e0 	.word	0x200001e0
 8000f7c:	2000022c 	.word	0x2000022c
 8000f80:	20000034 	.word	0x20000034
 8000f84:	200002d8 	.word	0x200002d8
 8000f88:	20000300 	.word	0x20000300
 8000f8c:	3e3851ec 	.word	0x3e3851ec
 8000f90:	3e99999a 	.word	0x3e99999a
 8000f94:	20000324 	.word	0x20000324
 8000f98:	20000380 	.word	0x20000380
 8000f9c:	200002c8 	.word	0x200002c8
 8000fa0:	20000388 	.word	0x20000388
 8000fa4:	20000354 	.word	0x20000354
 8000fa8:	2000035a 	.word	0x2000035a
 8000fac:	2000038c 	.word	0x2000038c
 8000fb0:	20000350 	.word	0x20000350
 8000fb4:	20000006 	.word	0x20000006
 8000fb8:	20000004 	.word	0x20000004
 8000fbc:	2000035c 	.word	0x2000035c
 8000fc0:	20000100 	.word	0x20000100
 8000fc4:	200002d0 	.word	0x200002d0

08000fc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b094      	sub	sp, #80	@ 0x50
 8000fcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fce:	f107 0318 	add.w	r3, r7, #24
 8000fd2:	2238      	movs	r2, #56	@ 0x38
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f008 f826 	bl	8009028 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fdc:	1d3b      	adds	r3, r7, #4
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	605a      	str	r2, [r3, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
 8000fe6:	60da      	str	r2, [r3, #12]
 8000fe8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000fea:	2000      	movs	r0, #0
 8000fec:	f003 fb26 	bl	800463c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ff4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ff8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ffa:	2340      	movs	r3, #64	@ 0x40
 8000ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ffe:	2302      	movs	r3, #2
 8001000:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001002:	2302      	movs	r3, #2
 8001004:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001006:	2304      	movs	r3, #4
 8001008:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800100a:	2355      	movs	r3, #85	@ 0x55
 800100c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800100e:	2302      	movs	r3, #2
 8001010:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001012:	2302      	movs	r3, #2
 8001014:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001016:	2302      	movs	r3, #2
 8001018:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800101a:	f107 0318 	add.w	r3, r7, #24
 800101e:	4618      	mov	r0, r3
 8001020:	f003 fbc0 	bl	80047a4 <HAL_RCC_OscConfig>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800102a:	f000 fda9 	bl	8001b80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800102e:	230f      	movs	r3, #15
 8001030:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001032:	2303      	movs	r3, #3
 8001034:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001036:	2300      	movs	r3, #0
 8001038:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800103a:	2300      	movs	r3, #0
 800103c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800103e:	2300      	movs	r3, #0
 8001040:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	2104      	movs	r1, #4
 8001046:	4618      	mov	r0, r3
 8001048:	f003 febe 	bl	8004dc8 <HAL_RCC_ClockConfig>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001052:	f000 fd95 	bl	8001b80 <Error_Handler>
  }
}
 8001056:	bf00      	nop
 8001058:	3750      	adds	r7, #80	@ 0x50
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08c      	sub	sp, #48	@ 0x30
 8001064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001066:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001072:	1d3b      	adds	r3, r7, #4
 8001074:	2220      	movs	r2, #32
 8001076:	2100      	movs	r1, #0
 8001078:	4618      	mov	r0, r3
 800107a:	f007 ffd5 	bl	8009028 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800107e:	4b33      	ldr	r3, [pc, #204]	@ (800114c <MX_ADC1_Init+0xec>)
 8001080:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001084:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001086:	4b31      	ldr	r3, [pc, #196]	@ (800114c <MX_ADC1_Init+0xec>)
 8001088:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800108c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800108e:	4b2f      	ldr	r3, [pc, #188]	@ (800114c <MX_ADC1_Init+0xec>)
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001094:	4b2d      	ldr	r3, [pc, #180]	@ (800114c <MX_ADC1_Init+0xec>)
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800109a:	4b2c      	ldr	r3, [pc, #176]	@ (800114c <MX_ADC1_Init+0xec>)
 800109c:	2200      	movs	r2, #0
 800109e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010a0:	4b2a      	ldr	r3, [pc, #168]	@ (800114c <MX_ADC1_Init+0xec>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010a6:	4b29      	ldr	r3, [pc, #164]	@ (800114c <MX_ADC1_Init+0xec>)
 80010a8:	2204      	movs	r2, #4
 80010aa:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010ac:	4b27      	ldr	r3, [pc, #156]	@ (800114c <MX_ADC1_Init+0xec>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010b2:	4b26      	ldr	r3, [pc, #152]	@ (800114c <MX_ADC1_Init+0xec>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80010b8:	4b24      	ldr	r3, [pc, #144]	@ (800114c <MX_ADC1_Init+0xec>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010be:	4b23      	ldr	r3, [pc, #140]	@ (800114c <MX_ADC1_Init+0xec>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 80010c6:	4b21      	ldr	r3, [pc, #132]	@ (800114c <MX_ADC1_Init+0xec>)
 80010c8:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 80010cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80010ce:	4b1f      	ldr	r3, [pc, #124]	@ (800114c <MX_ADC1_Init+0xec>)
 80010d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010d6:	4b1d      	ldr	r3, [pc, #116]	@ (800114c <MX_ADC1_Init+0xec>)
 80010d8:	2201      	movs	r2, #1
 80010da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010de:	4b1b      	ldr	r3, [pc, #108]	@ (800114c <MX_ADC1_Init+0xec>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010e4:	4b19      	ldr	r3, [pc, #100]	@ (800114c <MX_ADC1_Init+0xec>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010ec:	4817      	ldr	r0, [pc, #92]	@ (800114c <MX_ADC1_Init+0xec>)
 80010ee:	f001 fa71 	bl	80025d4 <HAL_ADC_Init>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 80010f8:	f000 fd42 	bl	8001b80 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010fc:	2300      	movs	r3, #0
 80010fe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001100:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001104:	4619      	mov	r1, r3
 8001106:	4811      	ldr	r0, [pc, #68]	@ (800114c <MX_ADC1_Init+0xec>)
 8001108:	f002 fb90 	bl	800382c <HAL_ADCEx_MultiModeConfigChannel>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001112:	f000 fd35 	bl	8001b80 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001116:	4b0e      	ldr	r3, [pc, #56]	@ (8001150 <MX_ADC1_Init+0xf0>)
 8001118:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800111a:	2306      	movs	r3, #6
 800111c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800111e:	2307      	movs	r3, #7
 8001120:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001122:	237f      	movs	r3, #127	@ 0x7f
 8001124:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001126:	2304      	movs	r3, #4
 8001128:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800112a:	2300      	movs	r3, #0
 800112c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800112e:	1d3b      	adds	r3, r7, #4
 8001130:	4619      	mov	r1, r3
 8001132:	4806      	ldr	r0, [pc, #24]	@ (800114c <MX_ADC1_Init+0xec>)
 8001134:	f001 fcfc 	bl	8002b30 <HAL_ADC_ConfigChannel>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800113e:	f000 fd1f 	bl	8001b80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	3730      	adds	r7, #48	@ 0x30
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000034 	.word	0x20000034
 8001150:	04300002 	.word	0x04300002

08001154 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001158:	4b21      	ldr	r3, [pc, #132]	@ (80011e0 <MX_LPUART1_UART_Init+0x8c>)
 800115a:	4a22      	ldr	r2, [pc, #136]	@ (80011e4 <MX_LPUART1_UART_Init+0x90>)
 800115c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800115e:	4b20      	ldr	r3, [pc, #128]	@ (80011e0 <MX_LPUART1_UART_Init+0x8c>)
 8001160:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001164:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001166:	4b1e      	ldr	r3, [pc, #120]	@ (80011e0 <MX_LPUART1_UART_Init+0x8c>)
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800116c:	4b1c      	ldr	r3, [pc, #112]	@ (80011e0 <MX_LPUART1_UART_Init+0x8c>)
 800116e:	2200      	movs	r2, #0
 8001170:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001172:	4b1b      	ldr	r3, [pc, #108]	@ (80011e0 <MX_LPUART1_UART_Init+0x8c>)
 8001174:	2200      	movs	r2, #0
 8001176:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001178:	4b19      	ldr	r3, [pc, #100]	@ (80011e0 <MX_LPUART1_UART_Init+0x8c>)
 800117a:	220c      	movs	r2, #12
 800117c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800117e:	4b18      	ldr	r3, [pc, #96]	@ (80011e0 <MX_LPUART1_UART_Init+0x8c>)
 8001180:	2200      	movs	r2, #0
 8001182:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001184:	4b16      	ldr	r3, [pc, #88]	@ (80011e0 <MX_LPUART1_UART_Init+0x8c>)
 8001186:	2200      	movs	r2, #0
 8001188:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800118a:	4b15      	ldr	r3, [pc, #84]	@ (80011e0 <MX_LPUART1_UART_Init+0x8c>)
 800118c:	2200      	movs	r2, #0
 800118e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001190:	4b13      	ldr	r3, [pc, #76]	@ (80011e0 <MX_LPUART1_UART_Init+0x8c>)
 8001192:	2200      	movs	r2, #0
 8001194:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001196:	4812      	ldr	r0, [pc, #72]	@ (80011e0 <MX_LPUART1_UART_Init+0x8c>)
 8001198:	f005 fde4 	bl	8006d64 <HAL_UART_Init>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80011a2:	f000 fced 	bl	8001b80 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011a6:	2100      	movs	r1, #0
 80011a8:	480d      	ldr	r0, [pc, #52]	@ (80011e0 <MX_LPUART1_UART_Init+0x8c>)
 80011aa:	f007 fe3c 	bl	8008e26 <HAL_UARTEx_SetTxFifoThreshold>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80011b4:	f000 fce4 	bl	8001b80 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011b8:	2100      	movs	r1, #0
 80011ba:	4809      	ldr	r0, [pc, #36]	@ (80011e0 <MX_LPUART1_UART_Init+0x8c>)
 80011bc:	f007 fe71 	bl	8008ea2 <HAL_UARTEx_SetRxFifoThreshold>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80011c6:	f000 fcdb 	bl	8001b80 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80011ca:	4805      	ldr	r0, [pc, #20]	@ (80011e0 <MX_LPUART1_UART_Init+0x8c>)
 80011cc:	f007 fdf2 	bl	8008db4 <HAL_UARTEx_DisableFifoMode>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80011d6:	f000 fcd3 	bl	8001b80 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000100 	.word	0x20000100
 80011e4:	40008000 	.word	0x40008000

080011e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ee:	f107 0310 	add.w	r3, r7, #16
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	605a      	str	r2, [r3, #4]
 80011f8:	609a      	str	r2, [r3, #8]
 80011fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011fc:	1d3b      	adds	r3, r7, #4
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]
 8001204:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001206:	4b1d      	ldr	r3, [pc, #116]	@ (800127c <MX_TIM3_Init+0x94>)
 8001208:	4a1d      	ldr	r2, [pc, #116]	@ (8001280 <MX_TIM3_Init+0x98>)
 800120a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 800120c:	4b1b      	ldr	r3, [pc, #108]	@ (800127c <MX_TIM3_Init+0x94>)
 800120e:	22a9      	movs	r2, #169	@ 0xa9
 8001210:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001212:	4b1a      	ldr	r3, [pc, #104]	@ (800127c <MX_TIM3_Init+0x94>)
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001218:	4b18      	ldr	r3, [pc, #96]	@ (800127c <MX_TIM3_Init+0x94>)
 800121a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800121e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001220:	4b16      	ldr	r3, [pc, #88]	@ (800127c <MX_TIM3_Init+0x94>)
 8001222:	2200      	movs	r2, #0
 8001224:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001226:	4b15      	ldr	r3, [pc, #84]	@ (800127c <MX_TIM3_Init+0x94>)
 8001228:	2200      	movs	r2, #0
 800122a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800122c:	4813      	ldr	r0, [pc, #76]	@ (800127c <MX_TIM3_Init+0x94>)
 800122e:	f004 fa35 	bl	800569c <HAL_TIM_Base_Init>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001238:	f000 fca2 	bl	8001b80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800123c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001240:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001242:	f107 0310 	add.w	r3, r7, #16
 8001246:	4619      	mov	r1, r3
 8001248:	480c      	ldr	r0, [pc, #48]	@ (800127c <MX_TIM3_Init+0x94>)
 800124a:	f004 feab 	bl	8005fa4 <HAL_TIM_ConfigClockSource>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001254:	f000 fc94 	bl	8001b80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001258:	2320      	movs	r3, #32
 800125a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001260:	1d3b      	adds	r3, r7, #4
 8001262:	4619      	mov	r1, r3
 8001264:	4805      	ldr	r0, [pc, #20]	@ (800127c <MX_TIM3_Init+0x94>)
 8001266:	f005 fc53 	bl	8006b10 <HAL_TIMEx_MasterConfigSynchronization>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001270:	f000 fc86 	bl	8001b80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001274:	bf00      	nop
 8001276:	3720      	adds	r7, #32
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	20000194 	.word	0x20000194
 8001280:	40000400 	.word	0x40000400

08001284 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08c      	sub	sp, #48	@ 0x30
 8001288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800128a:	f107 030c 	add.w	r3, r7, #12
 800128e:	2224      	movs	r2, #36	@ 0x24
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f007 fec8 	bl	8009028 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001298:	463b      	mov	r3, r7
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80012a2:	4b21      	ldr	r3, [pc, #132]	@ (8001328 <MX_TIM4_Init+0xa4>)
 80012a4:	4a21      	ldr	r2, [pc, #132]	@ (800132c <MX_TIM4_Init+0xa8>)
 80012a6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80012a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001328 <MX_TIM4_Init+0xa4>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001328 <MX_TIM4_Init+0xa4>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3071;
 80012b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001328 <MX_TIM4_Init+0xa4>)
 80012b6:	f640 32ff 	movw	r2, #3071	@ 0xbff
 80012ba:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001328 <MX_TIM4_Init+0xa4>)
 80012be:	2200      	movs	r2, #0
 80012c0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012c2:	4b19      	ldr	r3, [pc, #100]	@ (8001328 <MX_TIM4_Init+0xa4>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80012c8:	2303      	movs	r3, #3
 80012ca:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012cc:	2300      	movs	r3, #0
 80012ce:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012d0:	2301      	movs	r3, #1
 80012d2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012d4:	2300      	movs	r3, #0
 80012d6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012dc:	2300      	movs	r3, #0
 80012de:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012e0:	2301      	movs	r3, #1
 80012e2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012e4:	2300      	movs	r3, #0
 80012e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80012ec:	f107 030c 	add.w	r3, r7, #12
 80012f0:	4619      	mov	r1, r3
 80012f2:	480d      	ldr	r0, [pc, #52]	@ (8001328 <MX_TIM4_Init+0xa4>)
 80012f4:	f004 fc0e 	bl	8005b14 <HAL_TIM_Encoder_Init>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80012fe:	f000 fc3f 	bl	8001b80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001302:	2300      	movs	r3, #0
 8001304:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001306:	2300      	movs	r3, #0
 8001308:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800130a:	463b      	mov	r3, r7
 800130c:	4619      	mov	r1, r3
 800130e:	4806      	ldr	r0, [pc, #24]	@ (8001328 <MX_TIM4_Init+0xa4>)
 8001310:	f005 fbfe 	bl	8006b10 <HAL_TIMEx_MasterConfigSynchronization>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800131a:	f000 fc31 	bl	8001b80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800131e:	bf00      	nop
 8001320:	3730      	adds	r7, #48	@ 0x30
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	200001e0 	.word	0x200001e0
 800132c:	40000800 	.word	0x40000800

08001330 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b088      	sub	sp, #32
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001336:	f107 0310 	add.w	r3, r7, #16
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	605a      	str	r2, [r3, #4]
 8001340:	609a      	str	r2, [r3, #8]
 8001342:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001344:	1d3b      	adds	r3, r7, #4
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800134e:	4b1d      	ldr	r3, [pc, #116]	@ (80013c4 <MX_TIM5_Init+0x94>)
 8001350:	4a1d      	ldr	r2, [pc, #116]	@ (80013c8 <MX_TIM5_Init+0x98>)
 8001352:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8001354:	4b1b      	ldr	r3, [pc, #108]	@ (80013c4 <MX_TIM5_Init+0x94>)
 8001356:	22a9      	movs	r2, #169	@ 0xa9
 8001358:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800135a:	4b1a      	ldr	r3, [pc, #104]	@ (80013c4 <MX_TIM5_Init+0x94>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001360:	4b18      	ldr	r3, [pc, #96]	@ (80013c4 <MX_TIM5_Init+0x94>)
 8001362:	f04f 32ff 	mov.w	r2, #4294967295
 8001366:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001368:	4b16      	ldr	r3, [pc, #88]	@ (80013c4 <MX_TIM5_Init+0x94>)
 800136a:	2200      	movs	r2, #0
 800136c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800136e:	4b15      	ldr	r3, [pc, #84]	@ (80013c4 <MX_TIM5_Init+0x94>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001374:	4813      	ldr	r0, [pc, #76]	@ (80013c4 <MX_TIM5_Init+0x94>)
 8001376:	f004 f991 	bl	800569c <HAL_TIM_Base_Init>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001380:	f000 fbfe 	bl	8001b80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001384:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001388:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800138a:	f107 0310 	add.w	r3, r7, #16
 800138e:	4619      	mov	r1, r3
 8001390:	480c      	ldr	r0, [pc, #48]	@ (80013c4 <MX_TIM5_Init+0x94>)
 8001392:	f004 fe07 	bl	8005fa4 <HAL_TIM_ConfigClockSource>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800139c:	f000 fbf0 	bl	8001b80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a0:	2300      	movs	r3, #0
 80013a2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80013a8:	1d3b      	adds	r3, r7, #4
 80013aa:	4619      	mov	r1, r3
 80013ac:	4805      	ldr	r0, [pc, #20]	@ (80013c4 <MX_TIM5_Init+0x94>)
 80013ae:	f005 fbaf 	bl	8006b10 <HAL_TIMEx_MasterConfigSynchronization>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80013b8:	f000 fbe2 	bl	8001b80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80013bc:	bf00      	nop
 80013be:	3720      	adds	r7, #32
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	2000022c 	.word	0x2000022c
 80013c8:	40000c00 	.word	0x40000c00

080013cc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b09c      	sub	sp, #112	@ 0x70
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013d2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]
 80013de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013ec:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	605a      	str	r2, [r3, #4]
 80013f6:	609a      	str	r2, [r3, #8]
 80013f8:	60da      	str	r2, [r3, #12]
 80013fa:	611a      	str	r2, [r3, #16]
 80013fc:	615a      	str	r2, [r3, #20]
 80013fe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001400:	1d3b      	adds	r3, r7, #4
 8001402:	2234      	movs	r2, #52	@ 0x34
 8001404:	2100      	movs	r1, #0
 8001406:	4618      	mov	r0, r3
 8001408:	f007 fe0e 	bl	8009028 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800140c:	4b51      	ldr	r3, [pc, #324]	@ (8001554 <MX_TIM8_Init+0x188>)
 800140e:	4a52      	ldr	r2, [pc, #328]	@ (8001558 <MX_TIM8_Init+0x18c>)
 8001410:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 16;
 8001412:	4b50      	ldr	r3, [pc, #320]	@ (8001554 <MX_TIM8_Init+0x188>)
 8001414:	2210      	movs	r2, #16
 8001416:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001418:	4b4e      	ldr	r3, [pc, #312]	@ (8001554 <MX_TIM8_Init+0x188>)
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 4999;
 800141e:	4b4d      	ldr	r3, [pc, #308]	@ (8001554 <MX_TIM8_Init+0x188>)
 8001420:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001424:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001426:	4b4b      	ldr	r3, [pc, #300]	@ (8001554 <MX_TIM8_Init+0x188>)
 8001428:	2200      	movs	r2, #0
 800142a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800142c:	4b49      	ldr	r3, [pc, #292]	@ (8001554 <MX_TIM8_Init+0x188>)
 800142e:	2200      	movs	r2, #0
 8001430:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001432:	4b48      	ldr	r3, [pc, #288]	@ (8001554 <MX_TIM8_Init+0x188>)
 8001434:	2200      	movs	r2, #0
 8001436:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001438:	4846      	ldr	r0, [pc, #280]	@ (8001554 <MX_TIM8_Init+0x188>)
 800143a:	f004 f92f 	bl	800569c <HAL_TIM_Base_Init>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8001444:	f000 fb9c 	bl	8001b80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001448:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800144c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800144e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001452:	4619      	mov	r1, r3
 8001454:	483f      	ldr	r0, [pc, #252]	@ (8001554 <MX_TIM8_Init+0x188>)
 8001456:	f004 fda5 	bl	8005fa4 <HAL_TIM_ConfigClockSource>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8001460:	f000 fb8e 	bl	8001b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001464:	483b      	ldr	r0, [pc, #236]	@ (8001554 <MX_TIM8_Init+0x188>)
 8001466:	f004 f9e1 	bl	800582c <HAL_TIM_PWM_Init>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001470:	f000 fb86 	bl	8001b80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001474:	2300      	movs	r3, #0
 8001476:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001478:	2300      	movs	r3, #0
 800147a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800147c:	2300      	movs	r3, #0
 800147e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001480:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001484:	4619      	mov	r1, r3
 8001486:	4833      	ldr	r0, [pc, #204]	@ (8001554 <MX_TIM8_Init+0x188>)
 8001488:	f005 fb42 	bl	8006b10 <HAL_TIMEx_MasterConfigSynchronization>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8001492:	f000 fb75 	bl	8001b80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001496:	2360      	movs	r3, #96	@ 0x60
 8001498:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800149a:	2300      	movs	r3, #0
 800149c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800149e:	2300      	movs	r3, #0
 80014a0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014a2:	2300      	movs	r3, #0
 80014a4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014aa:	2300      	movs	r3, #0
 80014ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014ae:	2300      	movs	r3, #0
 80014b0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014b2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014b6:	2200      	movs	r2, #0
 80014b8:	4619      	mov	r1, r3
 80014ba:	4826      	ldr	r0, [pc, #152]	@ (8001554 <MX_TIM8_Init+0x188>)
 80014bc:	f004 fc5e 	bl	8005d7c <HAL_TIM_PWM_ConfigChannel>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 80014c6:	f000 fb5b 	bl	8001b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014ca:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014ce:	2204      	movs	r2, #4
 80014d0:	4619      	mov	r1, r3
 80014d2:	4820      	ldr	r0, [pc, #128]	@ (8001554 <MX_TIM8_Init+0x188>)
 80014d4:	f004 fc52 	bl	8005d7c <HAL_TIM_PWM_ConfigChannel>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_TIM8_Init+0x116>
  {
    Error_Handler();
 80014de:	f000 fb4f 	bl	8001b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014e2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014e6:	2208      	movs	r2, #8
 80014e8:	4619      	mov	r1, r3
 80014ea:	481a      	ldr	r0, [pc, #104]	@ (8001554 <MX_TIM8_Init+0x188>)
 80014ec:	f004 fc46 	bl	8005d7c <HAL_TIM_PWM_ConfigChannel>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_TIM8_Init+0x12e>
  {
    Error_Handler();
 80014f6:	f000 fb43 	bl	8001b80 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014fa:	2300      	movs	r3, #0
 80014fc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014fe:	2300      	movs	r3, #0
 8001500:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800150a:	2300      	movs	r3, #0
 800150c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800150e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001512:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001518:	2300      	movs	r3, #0
 800151a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800151c:	2300      	movs	r3, #0
 800151e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001520:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001524:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001526:	2300      	movs	r3, #0
 8001528:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800152a:	2300      	movs	r3, #0
 800152c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800152e:	2300      	movs	r3, #0
 8001530:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	4619      	mov	r1, r3
 8001536:	4807      	ldr	r0, [pc, #28]	@ (8001554 <MX_TIM8_Init+0x188>)
 8001538:	f005 fb80 	bl	8006c3c <HAL_TIMEx_ConfigBreakDeadTime>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM8_Init+0x17a>
  {
    Error_Handler();
 8001542:	f000 fb1d 	bl	8001b80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001546:	4803      	ldr	r0, [pc, #12]	@ (8001554 <MX_TIM8_Init+0x188>)
 8001548:	f000 fcb2 	bl	8001eb0 <HAL_TIM_MspPostInit>

}
 800154c:	bf00      	nop
 800154e:	3770      	adds	r7, #112	@ 0x70
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20000278 	.word	0x20000278
 8001558:	40013400 	.word	0x40013400

0800155c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001562:	4b12      	ldr	r3, [pc, #72]	@ (80015ac <MX_DMA_Init+0x50>)
 8001564:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001566:	4a11      	ldr	r2, [pc, #68]	@ (80015ac <MX_DMA_Init+0x50>)
 8001568:	f043 0304 	orr.w	r3, r3, #4
 800156c:	6493      	str	r3, [r2, #72]	@ 0x48
 800156e:	4b0f      	ldr	r3, [pc, #60]	@ (80015ac <MX_DMA_Init+0x50>)
 8001570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001572:	f003 0304 	and.w	r3, r3, #4
 8001576:	607b      	str	r3, [r7, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800157a:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <MX_DMA_Init+0x50>)
 800157c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800157e:	4a0b      	ldr	r2, [pc, #44]	@ (80015ac <MX_DMA_Init+0x50>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	6493      	str	r3, [r2, #72]	@ 0x48
 8001586:	4b09      	ldr	r3, [pc, #36]	@ (80015ac <MX_DMA_Init+0x50>)
 8001588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001592:	2200      	movs	r2, #0
 8001594:	2100      	movs	r1, #0
 8001596:	200b      	movs	r0, #11
 8001598:	f002 fb2b 	bl	8003bf2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800159c:	200b      	movs	r0, #11
 800159e:	f002 fb42 	bl	8003c26 <HAL_NVIC_EnableIRQ>

}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40021000 	.word	0x40021000

080015b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08a      	sub	sp, #40	@ 0x28
 80015b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	2200      	movs	r2, #0
 80015bc:	601a      	str	r2, [r3, #0]
 80015be:	605a      	str	r2, [r3, #4]
 80015c0:	609a      	str	r2, [r3, #8]
 80015c2:	60da      	str	r2, [r3, #12]
 80015c4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015c6:	4b30      	ldr	r3, [pc, #192]	@ (8001688 <MX_GPIO_Init+0xd8>)
 80015c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ca:	4a2f      	ldr	r2, [pc, #188]	@ (8001688 <MX_GPIO_Init+0xd8>)
 80015cc:	f043 0304 	orr.w	r3, r3, #4
 80015d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001688 <MX_GPIO_Init+0xd8>)
 80015d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d6:	f003 0304 	and.w	r3, r3, #4
 80015da:	613b      	str	r3, [r7, #16]
 80015dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015de:	4b2a      	ldr	r3, [pc, #168]	@ (8001688 <MX_GPIO_Init+0xd8>)
 80015e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e2:	4a29      	ldr	r2, [pc, #164]	@ (8001688 <MX_GPIO_Init+0xd8>)
 80015e4:	f043 0320 	orr.w	r3, r3, #32
 80015e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ea:	4b27      	ldr	r3, [pc, #156]	@ (8001688 <MX_GPIO_Init+0xd8>)
 80015ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ee:	f003 0320 	and.w	r3, r3, #32
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f6:	4b24      	ldr	r3, [pc, #144]	@ (8001688 <MX_GPIO_Init+0xd8>)
 80015f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fa:	4a23      	ldr	r2, [pc, #140]	@ (8001688 <MX_GPIO_Init+0xd8>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001602:	4b21      	ldr	r3, [pc, #132]	@ (8001688 <MX_GPIO_Init+0xd8>)
 8001604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800160e:	4b1e      	ldr	r3, [pc, #120]	@ (8001688 <MX_GPIO_Init+0xd8>)
 8001610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001612:	4a1d      	ldr	r2, [pc, #116]	@ (8001688 <MX_GPIO_Init+0xd8>)
 8001614:	f043 0302 	orr.w	r3, r3, #2
 8001618:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800161a:	4b1b      	ldr	r3, [pc, #108]	@ (8001688 <MX_GPIO_Init+0xd8>)
 800161c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	607b      	str	r3, [r7, #4]
 8001624:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001626:	2200      	movs	r2, #0
 8001628:	f44f 51c1 	mov.w	r1, #6176	@ 0x1820
 800162c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001630:	f002 ffc8 	bl	80045c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001634:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001638:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800163a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800163e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001644:	f107 0314 	add.w	r3, r7, #20
 8001648:	4619      	mov	r1, r3
 800164a:	4810      	ldr	r0, [pc, #64]	@ (800168c <MX_GPIO_Init+0xdc>)
 800164c:	f002 fe38 	bl	80042c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA11 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_11|GPIO_PIN_12;
 8001650:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 8001654:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001656:	2301      	movs	r3, #1
 8001658:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165a:	2300      	movs	r3, #0
 800165c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165e:	2300      	movs	r3, #0
 8001660:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	4619      	mov	r1, r3
 8001668:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800166c:	f002 fe28 	bl	80042c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001670:	2200      	movs	r2, #0
 8001672:	2100      	movs	r1, #0
 8001674:	2028      	movs	r0, #40	@ 0x28
 8001676:	f002 fabc 	bl	8003bf2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800167a:	2028      	movs	r0, #40	@ 0x28
 800167c:	f002 fad3 	bl	8003c26 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001680:	bf00      	nop
 8001682:	3728      	adds	r7, #40	@ 0x28
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40021000 	.word	0x40021000
 800168c:	48000800 	.word	0x48000800

08001690 <ADC_Averaged>:

/* USER CODE BEGIN 4 */
void ADC_Averaged()
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
	for (int i = 0; i < 10; i++)
 8001696:	2300      	movs	r3, #0
 8001698:	607b      	str	r3, [r7, #4]
 800169a:	e00c      	b.n	80016b6 <ADC_Averaged+0x26>
	{
		ADC_SumAPot += ADCBuffer[i];
 800169c:	4a20      	ldr	r2, [pc, #128]	@ (8001720 <ADC_Averaged+0x90>)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016a4:	461a      	mov	r2, r3
 80016a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001724 <ADC_Averaged+0x94>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4413      	add	r3, r2
 80016ac:	4a1d      	ldr	r2, [pc, #116]	@ (8001724 <ADC_Averaged+0x94>)
 80016ae:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < 10; i++)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	3301      	adds	r3, #1
 80016b4:	607b      	str	r3, [r7, #4]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2b09      	cmp	r3, #9
 80016ba:	ddef      	ble.n	800169c <ADC_Averaged+0xc>
	}

	ADC_Average = ADC_SumAPot / 10;
 80016bc:	4b19      	ldr	r3, [pc, #100]	@ (8001724 <ADC_Averaged+0x94>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a19      	ldr	r2, [pc, #100]	@ (8001728 <ADC_Averaged+0x98>)
 80016c2:	fb82 1203 	smull	r1, r2, r2, r3
 80016c6:	1092      	asrs	r2, r2, #2
 80016c8:	17db      	asrs	r3, r3, #31
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	4a17      	ldr	r2, [pc, #92]	@ (800172c <ADC_Averaged+0x9c>)
 80016ce:	6013      	str	r3, [r2, #0]
	ADC_SumAPot = 0;
 80016d0:	4b14      	ldr	r3, [pc, #80]	@ (8001724 <ADC_Averaged+0x94>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
	Degrees_Position = (ADC_Average * 360.00) / 4095.00;
 80016d6:	4b15      	ldr	r3, [pc, #84]	@ (800172c <ADC_Averaged+0x9c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4618      	mov	r0, r3
 80016dc:	f7fe feee 	bl	80004bc <__aeabi_i2d>
 80016e0:	f04f 0200 	mov.w	r2, #0
 80016e4:	4b12      	ldr	r3, [pc, #72]	@ (8001730 <ADC_Averaged+0xa0>)
 80016e6:	f7fe ff53 	bl	8000590 <__aeabi_dmul>
 80016ea:	4602      	mov	r2, r0
 80016ec:	460b      	mov	r3, r1
 80016ee:	4610      	mov	r0, r2
 80016f0:	4619      	mov	r1, r3
 80016f2:	a309      	add	r3, pc, #36	@ (adr r3, 8001718 <ADC_Averaged+0x88>)
 80016f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f8:	f7ff f874 	bl	80007e4 <__aeabi_ddiv>
 80016fc:	4602      	mov	r2, r0
 80016fe:	460b      	mov	r3, r1
 8001700:	4610      	mov	r0, r2
 8001702:	4619      	mov	r1, r3
 8001704:	f7ff f99e 	bl	8000a44 <__aeabi_d2f>
 8001708:	4603      	mov	r3, r0
 800170a:	4a0a      	ldr	r2, [pc, #40]	@ (8001734 <ADC_Averaged+0xa4>)
 800170c:	6013      	str	r3, [r2, #0]
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	00000000 	.word	0x00000000
 800171c:	40affe00 	.word	0x40affe00
 8001720:	200002d8 	.word	0x200002d8
 8001724:	200002f0 	.word	0x200002f0
 8001728:	66666667 	.word	0x66666667
 800172c:	200002ec 	.word	0x200002ec
 8001730:	40768000 	.word	0x40768000
 8001734:	200002f4 	.word	0x200002f4

08001738 <MotorControl2>:
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, fabs(DutyCycle));
	}
}

void MotorControl2()
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
	QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim4);
 800173e:	4b92      	ldr	r3, [pc, #584]	@ (8001988 <MotorControl2+0x250>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001744:	4a91      	ldr	r2, [pc, #580]	@ (800198c <MotorControl2+0x254>)
 8001746:	6013      	str	r3, [r2, #0]
	Degrees_Position2 = (QEIReadRaw * 360.00) / 3072.00;
 8001748:	4b90      	ldr	r3, [pc, #576]	@ (800198c <MotorControl2+0x254>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4618      	mov	r0, r3
 800174e:	f7fe fea5 	bl	800049c <__aeabi_ui2d>
 8001752:	f04f 0200 	mov.w	r2, #0
 8001756:	4b8e      	ldr	r3, [pc, #568]	@ (8001990 <MotorControl2+0x258>)
 8001758:	f7fe ff1a 	bl	8000590 <__aeabi_dmul>
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	4610      	mov	r0, r2
 8001762:	4619      	mov	r1, r3
 8001764:	f04f 0200 	mov.w	r2, #0
 8001768:	4b8a      	ldr	r3, [pc, #552]	@ (8001994 <MotorControl2+0x25c>)
 800176a:	f7ff f83b 	bl	80007e4 <__aeabi_ddiv>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	4610      	mov	r0, r2
 8001774:	4619      	mov	r1, r3
 8001776:	f7ff f965 	bl	8000a44 <__aeabi_d2f>
 800177a:	4603      	mov	r3, r0
 800177c:	4a86      	ldr	r2, [pc, #536]	@ (8001998 <MotorControl2+0x260>)
 800177e:	6013      	str	r3, [r2, #0]

	Vfeedback2 = arm_pid_f32(&PID, setposition2 - Degrees_Position2);
 8001780:	4b86      	ldr	r3, [pc, #536]	@ (800199c <MotorControl2+0x264>)
 8001782:	ed93 7a00 	vldr	s14, [r3]
 8001786:	4b84      	ldr	r3, [pc, #528]	@ (8001998 <MotorControl2+0x260>)
 8001788:	edd3 7a00 	vldr	s15, [r3]
 800178c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001790:	4b83      	ldr	r3, [pc, #524]	@ (80019a0 <MotorControl2+0x268>)
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	edc7 7a02 	vstr	s15, [r7, #8]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	ed93 7a00 	vldr	s14, [r3]
 800179e:	edd7 7a02 	vldr	s15, [r7, #8]
 80017a2:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	edd3 6a01 	vldr	s13, [r3, #4]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	edd3 7a03 	vldr	s15, [r3, #12]
 80017b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80017b6:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	edd3 6a02 	vldr	s13, [r3, #8]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	edd3 7a04 	vldr	s15, [r3, #16]
 80017c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 80017d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017d8:	edc7 7a01 	vstr	s15, [r7, #4]

    /* Update state */
    S->state[1] = S->state[0];
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	68da      	ldr	r2, [r3, #12]
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	68ba      	ldr	r2, [r7, #8]
 80017e8:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4a6c      	ldr	r2, [pc, #432]	@ (80019a4 <MotorControl2+0x26c>)
 80017f4:	6013      	str	r3, [r2, #0]

	if (Vfeedback2 >= 0)
 80017f6:	4b6b      	ldr	r3, [pc, #428]	@ (80019a4 <MotorControl2+0x26c>)
 80017f8:	edd3 7a00 	vldr	s15, [r3]
 80017fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001804:	db5e      	blt.n	80018c4 <MotorControl2+0x18c>
	{
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8001806:	4b68      	ldr	r3, [pc, #416]	@ (80019a8 <MotorControl2+0x270>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2200      	movs	r2, #0
 800180c:	639a      	str	r2, [r3, #56]	@ 0x38

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 800180e:	2201      	movs	r2, #1
 8001810:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001814:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001818:	f002 fed4 	bl	80045c4 <HAL_GPIO_WritePin>
		DutyCycle2 = ((Vfeedback2 * 4799.00) / 20.00) + 200;
 800181c:	4b61      	ldr	r3, [pc, #388]	@ (80019a4 <MotorControl2+0x26c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4618      	mov	r0, r3
 8001822:	f7fe fe5d 	bl	80004e0 <__aeabi_f2d>
 8001826:	a356      	add	r3, pc, #344	@ (adr r3, 8001980 <MotorControl2+0x248>)
 8001828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800182c:	f7fe feb0 	bl	8000590 <__aeabi_dmul>
 8001830:	4602      	mov	r2, r0
 8001832:	460b      	mov	r3, r1
 8001834:	4610      	mov	r0, r2
 8001836:	4619      	mov	r1, r3
 8001838:	f04f 0200 	mov.w	r2, #0
 800183c:	4b5b      	ldr	r3, [pc, #364]	@ (80019ac <MotorControl2+0x274>)
 800183e:	f7fe ffd1 	bl	80007e4 <__aeabi_ddiv>
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	4610      	mov	r0, r2
 8001848:	4619      	mov	r1, r3
 800184a:	f04f 0200 	mov.w	r2, #0
 800184e:	4b58      	ldr	r3, [pc, #352]	@ (80019b0 <MotorControl2+0x278>)
 8001850:	f7fe fce8 	bl	8000224 <__adddf3>
 8001854:	4602      	mov	r2, r0
 8001856:	460b      	mov	r3, r1
 8001858:	4610      	mov	r0, r2
 800185a:	4619      	mov	r1, r3
 800185c:	f7ff f8f2 	bl	8000a44 <__aeabi_d2f>
 8001860:	4603      	mov	r3, r0
 8001862:	4a54      	ldr	r2, [pc, #336]	@ (80019b4 <MotorControl2+0x27c>)
 8001864:	6013      	str	r3, [r2, #0]
		if (DutyCycle2 > 4999) DutyCycle2 = 4999;
 8001866:	4b53      	ldr	r3, [pc, #332]	@ (80019b4 <MotorControl2+0x27c>)
 8001868:	edd3 7a00 	vldr	s15, [r3]
 800186c:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80019b8 <MotorControl2+0x280>
 8001870:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001878:	dd02      	ble.n	8001880 <MotorControl2+0x148>
 800187a:	4b4e      	ldr	r3, [pc, #312]	@ (80019b4 <MotorControl2+0x27c>)
 800187c:	4a4f      	ldr	r2, [pc, #316]	@ (80019bc <MotorControl2+0x284>)
 800187e:	601a      	str	r2, [r3, #0]

		if (fabs(setposition2 - Degrees_Position2) <= 0.5) DutyCycle2 = 0;
 8001880:	4b46      	ldr	r3, [pc, #280]	@ (800199c <MotorControl2+0x264>)
 8001882:	ed93 7a00 	vldr	s14, [r3]
 8001886:	4b44      	ldr	r3, [pc, #272]	@ (8001998 <MotorControl2+0x260>)
 8001888:	edd3 7a00 	vldr	s15, [r3]
 800188c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001890:	eef0 7ae7 	vabs.f32	s15, s15
 8001894:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001898:	eef4 7ac7 	vcmpe.f32	s15, s14
 800189c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018a0:	d803      	bhi.n	80018aa <MotorControl2+0x172>
 80018a2:	4b44      	ldr	r3, [pc, #272]	@ (80019b4 <MotorControl2+0x27c>)
 80018a4:	f04f 0200 	mov.w	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]

		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, fabs(DutyCycle2));
 80018aa:	4b42      	ldr	r3, [pc, #264]	@ (80019b4 <MotorControl2+0x27c>)
 80018ac:	edd3 7a00 	vldr	s15, [r3]
 80018b0:	eef0 7ae7 	vabs.f32	s15, s15
 80018b4:	4b3c      	ldr	r3, [pc, #240]	@ (80019a8 <MotorControl2+0x270>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018bc:	ee17 2a90 	vmov	r2, s15
 80018c0:	63da      	str	r2, [r3, #60]	@ 0x3c

		if (fabs(setposition2 - Degrees_Position2) <= 0.5) DutyCycle2 = 0;

		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, fabs(DutyCycle2));
	}
}
 80018c2:	e056      	b.n	8001972 <MotorControl2+0x23a>
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 80018c4:	4b38      	ldr	r3, [pc, #224]	@ (80019a8 <MotorControl2+0x270>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2200      	movs	r2, #0
 80018ca:	63da      	str	r2, [r3, #60]	@ 0x3c
		DutyCycle2 = ((Vfeedback2 * 4799.00) / 20.00) - 200;
 80018cc:	4b35      	ldr	r3, [pc, #212]	@ (80019a4 <MotorControl2+0x26c>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7fe fe05 	bl	80004e0 <__aeabi_f2d>
 80018d6:	a32a      	add	r3, pc, #168	@ (adr r3, 8001980 <MotorControl2+0x248>)
 80018d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018dc:	f7fe fe58 	bl	8000590 <__aeabi_dmul>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	4610      	mov	r0, r2
 80018e6:	4619      	mov	r1, r3
 80018e8:	f04f 0200 	mov.w	r2, #0
 80018ec:	4b2f      	ldr	r3, [pc, #188]	@ (80019ac <MotorControl2+0x274>)
 80018ee:	f7fe ff79 	bl	80007e4 <__aeabi_ddiv>
 80018f2:	4602      	mov	r2, r0
 80018f4:	460b      	mov	r3, r1
 80018f6:	4610      	mov	r0, r2
 80018f8:	4619      	mov	r1, r3
 80018fa:	f04f 0200 	mov.w	r2, #0
 80018fe:	4b2c      	ldr	r3, [pc, #176]	@ (80019b0 <MotorControl2+0x278>)
 8001900:	f7fe fc8e 	bl	8000220 <__aeabi_dsub>
 8001904:	4602      	mov	r2, r0
 8001906:	460b      	mov	r3, r1
 8001908:	4610      	mov	r0, r2
 800190a:	4619      	mov	r1, r3
 800190c:	f7ff f89a 	bl	8000a44 <__aeabi_d2f>
 8001910:	4603      	mov	r3, r0
 8001912:	4a28      	ldr	r2, [pc, #160]	@ (80019b4 <MotorControl2+0x27c>)
 8001914:	6013      	str	r3, [r2, #0]
		if (DutyCycle2 < -4999) DutyCycle2 = -4999;
 8001916:	4b27      	ldr	r3, [pc, #156]	@ (80019b4 <MotorControl2+0x27c>)
 8001918:	edd3 7a00 	vldr	s15, [r3]
 800191c:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80019c0 <MotorControl2+0x288>
 8001920:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001928:	d502      	bpl.n	8001930 <MotorControl2+0x1f8>
 800192a:	4b22      	ldr	r3, [pc, #136]	@ (80019b4 <MotorControl2+0x27c>)
 800192c:	4a25      	ldr	r2, [pc, #148]	@ (80019c4 <MotorControl2+0x28c>)
 800192e:	601a      	str	r2, [r3, #0]
		if (fabs(setposition2 - Degrees_Position2) <= 0.5) DutyCycle2 = 0;
 8001930:	4b1a      	ldr	r3, [pc, #104]	@ (800199c <MotorControl2+0x264>)
 8001932:	ed93 7a00 	vldr	s14, [r3]
 8001936:	4b18      	ldr	r3, [pc, #96]	@ (8001998 <MotorControl2+0x260>)
 8001938:	edd3 7a00 	vldr	s15, [r3]
 800193c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001940:	eef0 7ae7 	vabs.f32	s15, s15
 8001944:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001948:	eef4 7ac7 	vcmpe.f32	s15, s14
 800194c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001950:	d803      	bhi.n	800195a <MotorControl2+0x222>
 8001952:	4b18      	ldr	r3, [pc, #96]	@ (80019b4 <MotorControl2+0x27c>)
 8001954:	f04f 0200 	mov.w	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, fabs(DutyCycle2));
 800195a:	4b16      	ldr	r3, [pc, #88]	@ (80019b4 <MotorControl2+0x27c>)
 800195c:	edd3 7a00 	vldr	s15, [r3]
 8001960:	eef0 7ae7 	vabs.f32	s15, s15
 8001964:	4b10      	ldr	r3, [pc, #64]	@ (80019a8 <MotorControl2+0x270>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800196c:	ee17 2a90 	vmov	r2, s15
 8001970:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001972:	bf00      	nop
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	f3af 8000 	nop.w
 8001980:	00000000 	.word	0x00000000
 8001984:	40b2bf00 	.word	0x40b2bf00
 8001988:	200001e0 	.word	0x200001e0
 800198c:	2000034c 	.word	0x2000034c
 8001990:	40768000 	.word	0x40768000
 8001994:	40a80000 	.word	0x40a80000
 8001998:	200002f8 	.word	0x200002f8
 800199c:	20000000 	.word	0x20000000
 80019a0:	20000300 	.word	0x20000300
 80019a4:	20000348 	.word	0x20000348
 80019a8:	20000278 	.word	0x20000278
 80019ac:	40340000 	.word	0x40340000
 80019b0:	40690000 	.word	0x40690000
 80019b4:	200002fc 	.word	0x200002fc
 80019b8:	459c3800 	.word	0x459c3800
 80019bc:	459c3800 	.word	0x459c3800
 80019c0:	c59c3800 	.word	0xc59c3800
 80019c4:	c59c3800 	.word	0xc59c3800

080019c8 <micros>:
		_micros += UINT32_MAX;
	}
}

uint64_t micros()
{
 80019c8:	b4b0      	push	{r4, r5, r7}
 80019ca:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5) + _micros;
 80019cc:	4b09      	ldr	r3, [pc, #36]	@ (80019f4 <micros+0x2c>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d2:	2200      	movs	r2, #0
 80019d4:	4618      	mov	r0, r3
 80019d6:	4611      	mov	r1, r2
 80019d8:	4b07      	ldr	r3, [pc, #28]	@ (80019f8 <micros+0x30>)
 80019da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019de:	1884      	adds	r4, r0, r2
 80019e0:	eb41 0503 	adc.w	r5, r1, r3
 80019e4:	4622      	mov	r2, r4
 80019e6:	462b      	mov	r3, r5
}
 80019e8:	4610      	mov	r0, r2
 80019ea:	4619      	mov	r1, r3
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bcb0      	pop	{r4, r5, r7}
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	2000022c 	.word	0x2000022c
 80019f8:	20000380 	.word	0x20000380
 80019fc:	00000000 	.word	0x00000000

08001a00 <QEIEncoderPosVel_Update>:

void QEIEncoderPosVel_Update()
{
 8001a00:	b5b0      	push	{r4, r5, r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
	//collect data
	QEIdata.TimeStamp[NEW] = micros();
 8001a06:	f7ff ffdf 	bl	80019c8 <micros>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	4944      	ldr	r1, [pc, #272]	@ (8001b20 <QEIEncoderPosVel_Update+0x120>)
 8001a10:	e9c1 2302 	strd	r2, r3, [r1, #8]
	QEIdata.Position[NEW] = __HAL_TIM_GET_COUNTER(&htim4);
 8001a14:	4b43      	ldr	r3, [pc, #268]	@ (8001b24 <QEIEncoderPosVel_Update+0x124>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a1a:	4a41      	ldr	r2, [pc, #260]	@ (8001b20 <QEIEncoderPosVel_Update+0x120>)
 8001a1c:	6013      	str	r3, [r2, #0]

	//Postion 1 turn calculation
	QEIdata.QEIPostion_1turn = QEIdata.Position[NEW] % 3072;
 8001a1e:	4b40      	ldr	r3, [pc, #256]	@ (8001b20 <QEIEncoderPosVel_Update+0x120>)
 8001a20:	6819      	ldr	r1, [r3, #0]
 8001a22:	4b41      	ldr	r3, [pc, #260]	@ (8001b28 <QEIEncoderPosVel_Update+0x128>)
 8001a24:	fba3 2301 	umull	r2, r3, r3, r1
 8001a28:	0ada      	lsrs	r2, r3, #11
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	4413      	add	r3, r2
 8001a30:	029b      	lsls	r3, r3, #10
 8001a32:	1aca      	subs	r2, r1, r3
 8001a34:	ee07 2a90 	vmov	s15, r2
 8001a38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a3c:	4b38      	ldr	r3, [pc, #224]	@ (8001b20 <QEIEncoderPosVel_Update+0x120>)
 8001a3e:	edc3 7a06 	vstr	s15, [r3, #24]

	//calculate dx
	int32_t diffPosition = QEIdata.Position[NEW] - QEIdata.Position[OLD];
 8001a42:	4b37      	ldr	r3, [pc, #220]	@ (8001b20 <QEIEncoderPosVel_Update+0x120>)
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	4b36      	ldr	r3, [pc, #216]	@ (8001b20 <QEIEncoderPosVel_Update+0x120>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	1ad3      	subs	r3, r2, r3
 8001a4c:	607b      	str	r3, [r7, #4]

	//Handle Warp around
	if(diffPosition > 28672)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8001a54:	dd03      	ble.n	8001a5e <QEIEncoderPosVel_Update+0x5e>
	diffPosition -=57344;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	f5a3 4360 	sub.w	r3, r3, #57344	@ 0xe000
 8001a5c:	607b      	str	r3, [r7, #4]
	if(diffPosition < -28672)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f513 4fe0 	cmn.w	r3, #28672	@ 0x7000
 8001a64:	da03      	bge.n	8001a6e <QEIEncoderPosVel_Update+0x6e>
	diffPosition +=57344;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	f503 4360 	add.w	r3, r3, #57344	@ 0xe000
 8001a6c:	607b      	str	r3, [r7, #4]

	//calculate dt
	float diffTime = (QEIdata.TimeStamp[NEW]-QEIdata.TimeStamp[OLD]) * 0.000001;
 8001a6e:	4b2c      	ldr	r3, [pc, #176]	@ (8001b20 <QEIEncoderPosVel_Update+0x120>)
 8001a70:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001a74:	4b2a      	ldr	r3, [pc, #168]	@ (8001b20 <QEIEncoderPosVel_Update+0x120>)
 8001a76:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001a7a:	1a84      	subs	r4, r0, r2
 8001a7c:	eb61 0503 	sbc.w	r5, r1, r3
 8001a80:	4620      	mov	r0, r4
 8001a82:	4629      	mov	r1, r5
 8001a84:	f7fe fd4e 	bl	8000524 <__aeabi_ul2d>
 8001a88:	a321      	add	r3, pc, #132	@ (adr r3, 8001b10 <QEIEncoderPosVel_Update+0x110>)
 8001a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a8e:	f7fe fd7f 	bl	8000590 <__aeabi_dmul>
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	4610      	mov	r0, r2
 8001a98:	4619      	mov	r1, r3
 8001a9a:	f7fe ffd3 	bl	8000a44 <__aeabi_d2f>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	603b      	str	r3, [r7, #0]

	//calculate anglar velocity
	QEIdata.QEIAngularVelocity = diffPosition / diffTime;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	ee07 3a90 	vmov	s15, r3
 8001aa8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001aac:	ed97 7a00 	vldr	s14, [r7]
 8001ab0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ab4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b20 <QEIEncoderPosVel_Update+0x120>)
 8001ab6:	edc3 7a07 	vstr	s15, [r3, #28]
	RPMspeed = (QEIdata.QEIAngularVelocity * 180.00) / (2.00*PI);
 8001aba:	4b19      	ldr	r3, [pc, #100]	@ (8001b20 <QEIEncoderPosVel_Update+0x120>)
 8001abc:	69db      	ldr	r3, [r3, #28]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7fe fd0e 	bl	80004e0 <__aeabi_f2d>
 8001ac4:	f04f 0200 	mov.w	r2, #0
 8001ac8:	4b18      	ldr	r3, [pc, #96]	@ (8001b2c <QEIEncoderPosVel_Update+0x12c>)
 8001aca:	f7fe fd61 	bl	8000590 <__aeabi_dmul>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	4610      	mov	r0, r2
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	a310      	add	r3, pc, #64	@ (adr r3, 8001b18 <QEIEncoderPosVel_Update+0x118>)
 8001ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001adc:	f7fe fe82 	bl	80007e4 <__aeabi_ddiv>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	4610      	mov	r0, r2
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	f7fe ff64 	bl	80009b4 <__aeabi_d2iz>
 8001aec:	4603      	mov	r3, r0
 8001aee:	b21a      	sxth	r2, r3
 8001af0:	4b0f      	ldr	r3, [pc, #60]	@ (8001b30 <QEIEncoderPosVel_Update+0x130>)
 8001af2:	801a      	strh	r2, [r3, #0]

	//store value for next loop
	QEIdata.Position[OLD] = QEIdata.Position[NEW];
 8001af4:	4b0a      	ldr	r3, [pc, #40]	@ (8001b20 <QEIEncoderPosVel_Update+0x120>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a09      	ldr	r2, [pc, #36]	@ (8001b20 <QEIEncoderPosVel_Update+0x120>)
 8001afa:	6053      	str	r3, [r2, #4]
	QEIdata.TimeStamp[OLD]=QEIdata.TimeStamp[NEW];
 8001afc:	4b08      	ldr	r3, [pc, #32]	@ (8001b20 <QEIEncoderPosVel_Update+0x120>)
 8001afe:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001b02:	4907      	ldr	r1, [pc, #28]	@ (8001b20 <QEIEncoderPosVel_Update+0x120>)
 8001b04:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8001b08:	bf00      	nop
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bdb0      	pop	{r4, r5, r7, pc}
 8001b10:	a0b5ed8d 	.word	0xa0b5ed8d
 8001b14:	3eb0c6f7 	.word	0x3eb0c6f7
 8001b18:	60000000 	.word	0x60000000
 8001b1c:	401921fb 	.word	0x401921fb
 8001b20:	20000360 	.word	0x20000360
 8001b24:	200001e0 	.word	0x200001e0
 8001b28:	aaaaaaab 	.word	0xaaaaaaab
 8001b2c:	40668000 	.word	0x40668000
 8001b30:	20000350 	.word	0x20000350

08001b34 <UARTInterruptConfig>:

void UARTInterruptConfig()
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&hlpuart1, Rx,4);
 8001b38:	2204      	movs	r2, #4
 8001b3a:	4903      	ldr	r1, [pc, #12]	@ (8001b48 <UARTInterruptConfig+0x14>)
 8001b3c:	4803      	ldr	r0, [pc, #12]	@ (8001b4c <UARTInterruptConfig+0x18>)
 8001b3e:	f005 f9ef 	bl	8006f20 <HAL_UART_Receive_IT>
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20000354 	.word	0x20000354
 8001b4c:	20000100 	.word	0x20000100

08001b50 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]

	if(huart == &hlpuart1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4a07      	ldr	r2, [pc, #28]	@ (8001b78 <HAL_UART_RxCpltCallback+0x28>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d107      	bne.n	8001b70 <HAL_UART_RxCpltCallback+0x20>
	{
		Rx[4] = '\0';
 8001b60:	4b06      	ldr	r3, [pc, #24]	@ (8001b7c <HAL_UART_RxCpltCallback+0x2c>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	711a      	strb	r2, [r3, #4]
		HAL_UART_Receive_IT(&hlpuart1, Rx, 4);
 8001b66:	2204      	movs	r2, #4
 8001b68:	4904      	ldr	r1, [pc, #16]	@ (8001b7c <HAL_UART_RxCpltCallback+0x2c>)
 8001b6a:	4803      	ldr	r0, [pc, #12]	@ (8001b78 <HAL_UART_RxCpltCallback+0x28>)
 8001b6c:	f005 f9d8 	bl	8006f20 <HAL_UART_Receive_IT>
	}
}
 8001b70:	bf00      	nop
 8001b72:	3708      	adds	r7, #8
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20000100 	.word	0x20000100
 8001b7c:	20000354 	.word	0x20000354

08001b80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b84:	b672      	cpsid	i
}
 8001b86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b88:	bf00      	nop
 8001b8a:	e7fd      	b.n	8001b88 <Error_Handler+0x8>

08001b8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b92:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd0 <HAL_MspInit+0x44>)
 8001b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b96:	4a0e      	ldr	r2, [pc, #56]	@ (8001bd0 <HAL_MspInit+0x44>)
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd0 <HAL_MspInit+0x44>)
 8001ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	607b      	str	r3, [r7, #4]
 8001ba8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001baa:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <HAL_MspInit+0x44>)
 8001bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bae:	4a08      	ldr	r2, [pc, #32]	@ (8001bd0 <HAL_MspInit+0x44>)
 8001bb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bb6:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <HAL_MspInit+0x44>)
 8001bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bbe:	603b      	str	r3, [r7, #0]
 8001bc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001bc2:	f002 fddf 	bl	8004784 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40021000 	.word	0x40021000

08001bd4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b09e      	sub	sp, #120	@ 0x78
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bdc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	605a      	str	r2, [r3, #4]
 8001be6:	609a      	str	r2, [r3, #8]
 8001be8:	60da      	str	r2, [r3, #12]
 8001bea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bec:	f107 0310 	add.w	r3, r7, #16
 8001bf0:	2254      	movs	r2, #84	@ 0x54
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f007 fa17 	bl	8009028 <memset>
  if(hadc->Instance==ADC1)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c02:	d15f      	bne.n	8001cc4 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001c04:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c08:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001c0a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001c0e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c10:	f107 0310 	add.w	r3, r7, #16
 8001c14:	4618      	mov	r0, r3
 8001c16:	f003 faf3 	bl	8005200 <HAL_RCCEx_PeriphCLKConfig>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001c20:	f7ff ffae 	bl	8001b80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001c24:	4b29      	ldr	r3, [pc, #164]	@ (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c28:	4a28      	ldr	r2, [pc, #160]	@ (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c2a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c30:	4b26      	ldr	r3, [pc, #152]	@ (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c38:	60fb      	str	r3, [r7, #12]
 8001c3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3c:	4b23      	ldr	r3, [pc, #140]	@ (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c40:	4a22      	ldr	r2, [pc, #136]	@ (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c48:	4b20      	ldr	r3, [pc, #128]	@ (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	60bb      	str	r3, [r7, #8]
 8001c52:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c54:	2301      	movs	r3, #1
 8001c56:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c60:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c64:	4619      	mov	r1, r3
 8001c66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c6a:	f002 fb29 	bl	80042c0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001c6e:	4b18      	ldr	r3, [pc, #96]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c70:	4a18      	ldr	r2, [pc, #96]	@ (8001cd4 <HAL_ADC_MspInit+0x100>)
 8001c72:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001c74:	4b16      	ldr	r3, [pc, #88]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c76:	2205      	movs	r2, #5
 8001c78:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c7a:	4b15      	ldr	r3, [pc, #84]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c80:	4b13      	ldr	r3, [pc, #76]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c86:	4b12      	ldr	r3, [pc, #72]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c88:	2280      	movs	r2, #128	@ 0x80
 8001c8a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c8c:	4b10      	ldr	r3, [pc, #64]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c92:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c94:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c9a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c9e:	2220      	movs	r2, #32
 8001ca0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001ca8:	4809      	ldr	r0, [pc, #36]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001caa:	f001 ffd7 	bl	8003c5c <HAL_DMA_Init>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001cb4:	f7ff ff64 	bl	8001b80 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a05      	ldr	r2, [pc, #20]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001cbc:	655a      	str	r2, [r3, #84]	@ 0x54
 8001cbe:	4a04      	ldr	r2, [pc, #16]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001cc4:	bf00      	nop
 8001cc6:	3778      	adds	r7, #120	@ 0x78
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	200000a0 	.word	0x200000a0
 8001cd4:	40020008 	.word	0x40020008

08001cd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b09e      	sub	sp, #120	@ 0x78
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
 8001cee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cf0:	f107 0310 	add.w	r3, r7, #16
 8001cf4:	2254      	movs	r2, #84	@ 0x54
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f007 f995 	bl	8009028 <memset>
  if(huart->Instance==LPUART1)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a23      	ldr	r2, [pc, #140]	@ (8001d90 <HAL_UART_MspInit+0xb8>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d13e      	bne.n	8001d86 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001d08:	2320      	movs	r3, #32
 8001d0a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d10:	f107 0310 	add.w	r3, r7, #16
 8001d14:	4618      	mov	r0, r3
 8001d16:	f003 fa73 	bl	8005200 <HAL_RCCEx_PeriphCLKConfig>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d20:	f7ff ff2e 	bl	8001b80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001d24:	4b1b      	ldr	r3, [pc, #108]	@ (8001d94 <HAL_UART_MspInit+0xbc>)
 8001d26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d28:	4a1a      	ldr	r2, [pc, #104]	@ (8001d94 <HAL_UART_MspInit+0xbc>)
 8001d2a:	f043 0301 	orr.w	r3, r3, #1
 8001d2e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001d30:	4b18      	ldr	r3, [pc, #96]	@ (8001d94 <HAL_UART_MspInit+0xbc>)
 8001d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d3c:	4b15      	ldr	r3, [pc, #84]	@ (8001d94 <HAL_UART_MspInit+0xbc>)
 8001d3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d40:	4a14      	ldr	r2, [pc, #80]	@ (8001d94 <HAL_UART_MspInit+0xbc>)
 8001d42:	f043 0301 	orr.w	r3, r3, #1
 8001d46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d48:	4b12      	ldr	r3, [pc, #72]	@ (8001d94 <HAL_UART_MspInit+0xbc>)
 8001d4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d4c:	f003 0301 	and.w	r3, r3, #1
 8001d50:	60bb      	str	r3, [r7, #8]
 8001d52:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001d54:	230c      	movs	r3, #12
 8001d56:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d58:	2302      	movs	r3, #2
 8001d5a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d60:	2300      	movs	r3, #0
 8001d62:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001d64:	230c      	movs	r3, #12
 8001d66:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d68:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d72:	f002 faa5 	bl	80042c0 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001d76:	2200      	movs	r2, #0
 8001d78:	2100      	movs	r1, #0
 8001d7a:	205b      	movs	r0, #91	@ 0x5b
 8001d7c:	f001 ff39 	bl	8003bf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001d80:	205b      	movs	r0, #91	@ 0x5b
 8001d82:	f001 ff50 	bl	8003c26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001d86:	bf00      	nop
 8001d88:	3778      	adds	r7, #120	@ 0x78
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40008000 	.word	0x40008000
 8001d94:	40021000 	.word	0x40021000

08001d98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b087      	sub	sp, #28
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a1c      	ldr	r2, [pc, #112]	@ (8001e18 <HAL_TIM_Base_MspInit+0x80>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d10c      	bne.n	8001dc4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001daa:	4b1c      	ldr	r3, [pc, #112]	@ (8001e1c <HAL_TIM_Base_MspInit+0x84>)
 8001dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dae:	4a1b      	ldr	r2, [pc, #108]	@ (8001e1c <HAL_TIM_Base_MspInit+0x84>)
 8001db0:	f043 0302 	orr.w	r3, r3, #2
 8001db4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001db6:	4b19      	ldr	r3, [pc, #100]	@ (8001e1c <HAL_TIM_Base_MspInit+0x84>)
 8001db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	617b      	str	r3, [r7, #20]
 8001dc0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001dc2:	e022      	b.n	8001e0a <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM5)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a15      	ldr	r2, [pc, #84]	@ (8001e20 <HAL_TIM_Base_MspInit+0x88>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d10c      	bne.n	8001de8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001dce:	4b13      	ldr	r3, [pc, #76]	@ (8001e1c <HAL_TIM_Base_MspInit+0x84>)
 8001dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd2:	4a12      	ldr	r2, [pc, #72]	@ (8001e1c <HAL_TIM_Base_MspInit+0x84>)
 8001dd4:	f043 0308 	orr.w	r3, r3, #8
 8001dd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dda:	4b10      	ldr	r3, [pc, #64]	@ (8001e1c <HAL_TIM_Base_MspInit+0x84>)
 8001ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dde:	f003 0308 	and.w	r3, r3, #8
 8001de2:	613b      	str	r3, [r7, #16]
 8001de4:	693b      	ldr	r3, [r7, #16]
}
 8001de6:	e010      	b.n	8001e0a <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM8)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a0d      	ldr	r2, [pc, #52]	@ (8001e24 <HAL_TIM_Base_MspInit+0x8c>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d10b      	bne.n	8001e0a <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001df2:	4b0a      	ldr	r3, [pc, #40]	@ (8001e1c <HAL_TIM_Base_MspInit+0x84>)
 8001df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001df6:	4a09      	ldr	r2, [pc, #36]	@ (8001e1c <HAL_TIM_Base_MspInit+0x84>)
 8001df8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001dfc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001dfe:	4b07      	ldr	r3, [pc, #28]	@ (8001e1c <HAL_TIM_Base_MspInit+0x84>)
 8001e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e06:	60fb      	str	r3, [r7, #12]
 8001e08:	68fb      	ldr	r3, [r7, #12]
}
 8001e0a:	bf00      	nop
 8001e0c:	371c      	adds	r7, #28
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40000400 	.word	0x40000400
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	40000c00 	.word	0x40000c00
 8001e24:	40013400 	.word	0x40013400

08001e28 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b08a      	sub	sp, #40	@ 0x28
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e30:	f107 0314 	add.w	r3, r7, #20
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]
 8001e3a:	609a      	str	r2, [r3, #8]
 8001e3c:	60da      	str	r2, [r3, #12]
 8001e3e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a17      	ldr	r2, [pc, #92]	@ (8001ea4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d127      	bne.n	8001e9a <HAL_TIM_Encoder_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e4a:	4b17      	ldr	r3, [pc, #92]	@ (8001ea8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4e:	4a16      	ldr	r2, [pc, #88]	@ (8001ea8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e50:	f043 0304 	orr.w	r3, r3, #4
 8001e54:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e56:	4b14      	ldr	r3, [pc, #80]	@ (8001ea8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e5a:	f003 0304 	and.w	r3, r3, #4
 8001e5e:	613b      	str	r3, [r7, #16]
 8001e60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e62:	4b11      	ldr	r3, [pc, #68]	@ (8001ea8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e66:	4a10      	ldr	r2, [pc, #64]	@ (8001ea8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e68:	f043 0302 	orr.w	r3, r3, #2
 8001e6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e7a:	23c0      	movs	r3, #192	@ 0xc0
 8001e7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e82:	2300      	movs	r3, #0
 8001e84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e86:	2300      	movs	r3, #0
 8001e88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e8e:	f107 0314 	add.w	r3, r7, #20
 8001e92:	4619      	mov	r1, r3
 8001e94:	4805      	ldr	r0, [pc, #20]	@ (8001eac <HAL_TIM_Encoder_MspInit+0x84>)
 8001e96:	f002 fa13 	bl	80042c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001e9a:	bf00      	nop
 8001e9c:	3728      	adds	r7, #40	@ 0x28
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	40000800 	.word	0x40000800
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	48000400 	.word	0x48000400

08001eb0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08a      	sub	sp, #40	@ 0x28
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb8:	f107 0314 	add.w	r3, r7, #20
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	605a      	str	r2, [r3, #4]
 8001ec2:	609a      	str	r2, [r3, #8]
 8001ec4:	60da      	str	r2, [r3, #12]
 8001ec6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a1f      	ldr	r2, [pc, #124]	@ (8001f4c <HAL_TIM_MspPostInit+0x9c>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d138      	bne.n	8001f44 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ed2:	4b1f      	ldr	r3, [pc, #124]	@ (8001f50 <HAL_TIM_MspPostInit+0xa0>)
 8001ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ed6:	4a1e      	ldr	r2, [pc, #120]	@ (8001f50 <HAL_TIM_MspPostInit+0xa0>)
 8001ed8:	f043 0304 	orr.w	r3, r3, #4
 8001edc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ede:	4b1c      	ldr	r3, [pc, #112]	@ (8001f50 <HAL_TIM_MspPostInit+0xa0>)
 8001ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee2:	f003 0304 	and.w	r3, r3, #4
 8001ee6:	613b      	str	r3, [r7, #16]
 8001ee8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eea:	4b19      	ldr	r3, [pc, #100]	@ (8001f50 <HAL_TIM_MspPostInit+0xa0>)
 8001eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eee:	4a18      	ldr	r2, [pc, #96]	@ (8001f50 <HAL_TIM_MspPostInit+0xa0>)
 8001ef0:	f043 0302 	orr.w	r3, r3, #2
 8001ef4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ef6:	4b16      	ldr	r3, [pc, #88]	@ (8001f50 <HAL_TIM_MspPostInit+0xa0>)
 8001ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PB9     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f02:	23c0      	movs	r3, #192	@ 0xc0
 8001f04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f06:	2302      	movs	r3, #2
 8001f08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8001f12:	2304      	movs	r3, #4
 8001f14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f16:	f107 0314 	add.w	r3, r7, #20
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	480d      	ldr	r0, [pc, #52]	@ (8001f54 <HAL_TIM_MspPostInit+0xa4>)
 8001f1e:	f002 f9cf 	bl	80042c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f22:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f30:	2300      	movs	r3, #0
 8001f32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8001f34:	230a      	movs	r3, #10
 8001f36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f38:	f107 0314 	add.w	r3, r7, #20
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4806      	ldr	r0, [pc, #24]	@ (8001f58 <HAL_TIM_MspPostInit+0xa8>)
 8001f40:	f002 f9be 	bl	80042c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001f44:	bf00      	nop
 8001f46:	3728      	adds	r7, #40	@ 0x28
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	40013400 	.word	0x40013400
 8001f50:	40021000 	.word	0x40021000
 8001f54:	48000800 	.word	0x48000800
 8001f58:	48000400 	.word	0x48000400

08001f5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f60:	bf00      	nop
 8001f62:	e7fd      	b.n	8001f60 <NMI_Handler+0x4>

08001f64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f68:	bf00      	nop
 8001f6a:	e7fd      	b.n	8001f68 <HardFault_Handler+0x4>

08001f6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f70:	bf00      	nop
 8001f72:	e7fd      	b.n	8001f70 <MemManage_Handler+0x4>

08001f74 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f78:	bf00      	nop
 8001f7a:	e7fd      	b.n	8001f78 <BusFault_Handler+0x4>

08001f7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f80:	bf00      	nop
 8001f82:	e7fd      	b.n	8001f80 <UsageFault_Handler+0x4>

08001f84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr

08001f92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f92:	b480      	push	{r7}
 8001f94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fa4:	bf00      	nop
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fae:	b580      	push	{r7, lr}
 8001fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fb2:	f000 f8ad 	bl	8002110 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
	...

08001fbc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fc0:	4802      	ldr	r0, [pc, #8]	@ (8001fcc <DMA1_Channel1_IRQHandler+0x10>)
 8001fc2:	f002 f82e 	bl	8004022 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	200000a0 	.word	0x200000a0

08001fd0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001fd4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001fd8:	f002 fb0c 	bl	80045f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001fdc:	bf00      	nop
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001fe4:	4802      	ldr	r0, [pc, #8]	@ (8001ff0 <LPUART1_IRQHandler+0x10>)
 8001fe6:	f004 ffe7 	bl	8006fb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	20000100 	.word	0x20000100

08001ff4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001ff8:	4b06      	ldr	r3, [pc, #24]	@ (8002014 <SystemInit+0x20>)
 8001ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ffe:	4a05      	ldr	r2, [pc, #20]	@ (8002014 <SystemInit+0x20>)
 8002000:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002004:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002008:	bf00      	nop
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	e000ed00 	.word	0xe000ed00

08002018 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002018:	480d      	ldr	r0, [pc, #52]	@ (8002050 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800201a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800201c:	f7ff ffea 	bl	8001ff4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002020:	480c      	ldr	r0, [pc, #48]	@ (8002054 <LoopForever+0x6>)
  ldr r1, =_edata
 8002022:	490d      	ldr	r1, [pc, #52]	@ (8002058 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002024:	4a0d      	ldr	r2, [pc, #52]	@ (800205c <LoopForever+0xe>)
  movs r3, #0
 8002026:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002028:	e002      	b.n	8002030 <LoopCopyDataInit>

0800202a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800202a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800202c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800202e:	3304      	adds	r3, #4

08002030 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002030:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002032:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002034:	d3f9      	bcc.n	800202a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002036:	4a0a      	ldr	r2, [pc, #40]	@ (8002060 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002038:	4c0a      	ldr	r4, [pc, #40]	@ (8002064 <LoopForever+0x16>)
  movs r3, #0
 800203a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800203c:	e001      	b.n	8002042 <LoopFillZerobss>

0800203e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800203e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002040:	3204      	adds	r2, #4

08002042 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002042:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002044:	d3fb      	bcc.n	800203e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002046:	f006 fff7 	bl	8009038 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800204a:	f7fe fec3 	bl	8000dd4 <main>

0800204e <LoopForever>:

LoopForever:
    b LoopForever
 800204e:	e7fe      	b.n	800204e <LoopForever>
  ldr   r0, =_estack
 8002050:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002054:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002058:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800205c:	080090e8 	.word	0x080090e8
  ldr r2, =_sbss
 8002060:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8002064:	20000394 	.word	0x20000394

08002068 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002068:	e7fe      	b.n	8002068 <ADC1_2_IRQHandler>

0800206a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800206a:	b580      	push	{r7, lr}
 800206c:	b082      	sub	sp, #8
 800206e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002070:	2300      	movs	r3, #0
 8002072:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002074:	2003      	movs	r0, #3
 8002076:	f001 fdb1 	bl	8003bdc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800207a:	2000      	movs	r0, #0
 800207c:	f000 f80e 	bl	800209c <HAL_InitTick>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d002      	beq.n	800208c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	71fb      	strb	r3, [r7, #7]
 800208a:	e001      	b.n	8002090 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800208c:	f7ff fd7e 	bl	8001b8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002090:	79fb      	ldrb	r3, [r7, #7]

}
 8002092:	4618      	mov	r0, r3
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
	...

0800209c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80020a8:	4b16      	ldr	r3, [pc, #88]	@ (8002104 <HAL_InitTick+0x68>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d022      	beq.n	80020f6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80020b0:	4b15      	ldr	r3, [pc, #84]	@ (8002108 <HAL_InitTick+0x6c>)
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4b13      	ldr	r3, [pc, #76]	@ (8002104 <HAL_InitTick+0x68>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80020bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80020c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c4:	4618      	mov	r0, r3
 80020c6:	f001 fdbc 	bl	8003c42 <HAL_SYSTICK_Config>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d10f      	bne.n	80020f0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2b0f      	cmp	r3, #15
 80020d4:	d809      	bhi.n	80020ea <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020d6:	2200      	movs	r2, #0
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	f04f 30ff 	mov.w	r0, #4294967295
 80020de:	f001 fd88 	bl	8003bf2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020e2:	4a0a      	ldr	r2, [pc, #40]	@ (800210c <HAL_InitTick+0x70>)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6013      	str	r3, [r2, #0]
 80020e8:	e007      	b.n	80020fa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	73fb      	strb	r3, [r7, #15]
 80020ee:	e004      	b.n	80020fa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	73fb      	strb	r3, [r7, #15]
 80020f4:	e001      	b.n	80020fa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3710      	adds	r7, #16
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	20000010 	.word	0x20000010
 8002108:	20000008 	.word	0x20000008
 800210c:	2000000c 	.word	0x2000000c

08002110 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002114:	4b05      	ldr	r3, [pc, #20]	@ (800212c <HAL_IncTick+0x1c>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4b05      	ldr	r3, [pc, #20]	@ (8002130 <HAL_IncTick+0x20>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4413      	add	r3, r2
 800211e:	4a03      	ldr	r2, [pc, #12]	@ (800212c <HAL_IncTick+0x1c>)
 8002120:	6013      	str	r3, [r2, #0]
}
 8002122:	bf00      	nop
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	20000390 	.word	0x20000390
 8002130:	20000010 	.word	0x20000010

08002134 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  return uwTick;
 8002138:	4b03      	ldr	r3, [pc, #12]	@ (8002148 <HAL_GetTick+0x14>)
 800213a:	681b      	ldr	r3, [r3, #0]
}
 800213c:	4618      	mov	r0, r3
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	20000390 	.word	0x20000390

0800214c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	431a      	orrs	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	609a      	str	r2, [r3, #8]
}
 8002166:	bf00      	nop
 8002168:	370c      	adds	r7, #12
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr

08002172 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002172:	b480      	push	{r7}
 8002174:	b083      	sub	sp, #12
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
 800217a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	431a      	orrs	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	609a      	str	r2, [r3, #8]
}
 800218c:	bf00      	nop
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b087      	sub	sp, #28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
 80021c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	3360      	adds	r3, #96	@ 0x60
 80021c6:	461a      	mov	r2, r3
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	4413      	add	r3, r2
 80021ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	4b08      	ldr	r3, [pc, #32]	@ (80021f8 <LL_ADC_SetOffset+0x44>)
 80021d6:	4013      	ands	r3, r2
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80021de:	683a      	ldr	r2, [r7, #0]
 80021e0:	430a      	orrs	r2, r1
 80021e2:	4313      	orrs	r3, r2
 80021e4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80021ec:	bf00      	nop
 80021ee:	371c      	adds	r7, #28
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr
 80021f8:	03fff000 	.word	0x03fff000

080021fc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3360      	adds	r3, #96	@ 0x60
 800220a:	461a      	mov	r2, r3
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	4413      	add	r3, r2
 8002212:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800221c:	4618      	mov	r0, r3
 800221e:	3714      	adds	r7, #20
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002228:	b480      	push	{r7}
 800222a:	b087      	sub	sp, #28
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	3360      	adds	r3, #96	@ 0x60
 8002238:	461a      	mov	r2, r3
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	4413      	add	r3, r2
 8002240:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	431a      	orrs	r2, r3
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002252:	bf00      	nop
 8002254:	371c      	adds	r7, #28
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr

0800225e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800225e:	b480      	push	{r7}
 8002260:	b087      	sub	sp, #28
 8002262:	af00      	add	r7, sp, #0
 8002264:	60f8      	str	r0, [r7, #12]
 8002266:	60b9      	str	r1, [r7, #8]
 8002268:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	3360      	adds	r3, #96	@ 0x60
 800226e:	461a      	mov	r2, r3
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	4413      	add	r3, r2
 8002276:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	431a      	orrs	r2, r3
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002288:	bf00      	nop
 800228a:	371c      	adds	r7, #28
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002294:	b480      	push	{r7}
 8002296:	b087      	sub	sp, #28
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	3360      	adds	r3, #96	@ 0x60
 80022a4:	461a      	mov	r2, r3
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	4413      	add	r3, r2
 80022ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	431a      	orrs	r2, r3
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80022be:	bf00      	nop
 80022c0:	371c      	adds	r7, #28
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr

080022ca <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80022ca:	b480      	push	{r7}
 80022cc:	b083      	sub	sp, #12
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	6078      	str	r0, [r7, #4]
 80022d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	695b      	ldr	r3, [r3, #20]
 80022d8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	431a      	orrs	r2, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	615a      	str	r2, [r3, #20]
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002300:	2b00      	cmp	r3, #0
 8002302:	d101      	bne.n	8002308 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002304:	2301      	movs	r3, #1
 8002306:	e000      	b.n	800230a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr

08002316 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002316:	b480      	push	{r7}
 8002318:	b087      	sub	sp, #28
 800231a:	af00      	add	r7, sp, #0
 800231c:	60f8      	str	r0, [r7, #12]
 800231e:	60b9      	str	r1, [r7, #8]
 8002320:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	3330      	adds	r3, #48	@ 0x30
 8002326:	461a      	mov	r2, r3
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	0a1b      	lsrs	r3, r3, #8
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	f003 030c 	and.w	r3, r3, #12
 8002332:	4413      	add	r3, r2
 8002334:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	f003 031f 	and.w	r3, r3, #31
 8002340:	211f      	movs	r1, #31
 8002342:	fa01 f303 	lsl.w	r3, r1, r3
 8002346:	43db      	mvns	r3, r3
 8002348:	401a      	ands	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	0e9b      	lsrs	r3, r3, #26
 800234e:	f003 011f 	and.w	r1, r3, #31
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	f003 031f 	and.w	r3, r3, #31
 8002358:	fa01 f303 	lsl.w	r3, r1, r3
 800235c:	431a      	orrs	r2, r3
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002362:	bf00      	nop
 8002364:	371c      	adds	r7, #28
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr

0800236e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800236e:	b480      	push	{r7}
 8002370:	b087      	sub	sp, #28
 8002372:	af00      	add	r7, sp, #0
 8002374:	60f8      	str	r0, [r7, #12]
 8002376:	60b9      	str	r1, [r7, #8]
 8002378:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	3314      	adds	r3, #20
 800237e:	461a      	mov	r2, r3
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	0e5b      	lsrs	r3, r3, #25
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	f003 0304 	and.w	r3, r3, #4
 800238a:	4413      	add	r3, r2
 800238c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	0d1b      	lsrs	r3, r3, #20
 8002396:	f003 031f 	and.w	r3, r3, #31
 800239a:	2107      	movs	r1, #7
 800239c:	fa01 f303 	lsl.w	r3, r1, r3
 80023a0:	43db      	mvns	r3, r3
 80023a2:	401a      	ands	r2, r3
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	0d1b      	lsrs	r3, r3, #20
 80023a8:	f003 031f 	and.w	r3, r3, #31
 80023ac:	6879      	ldr	r1, [r7, #4]
 80023ae:	fa01 f303 	lsl.w	r3, r1, r3
 80023b2:	431a      	orrs	r2, r3
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80023b8:	bf00      	nop
 80023ba:	371c      	adds	r7, #28
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023dc:	43db      	mvns	r3, r3
 80023de:	401a      	ands	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f003 0318 	and.w	r3, r3, #24
 80023e6:	4908      	ldr	r1, [pc, #32]	@ (8002408 <LL_ADC_SetChannelSingleDiff+0x44>)
 80023e8:	40d9      	lsrs	r1, r3
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	400b      	ands	r3, r1
 80023ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023f2:	431a      	orrs	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80023fa:	bf00      	nop
 80023fc:	3714      	adds	r7, #20
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	0007ffff 	.word	0x0007ffff

0800240c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f003 031f 	and.w	r3, r3, #31
}
 800241c:	4618      	mov	r0, r3
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002438:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	6093      	str	r3, [r2, #8]
}
 8002440:	bf00      	nop
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800245c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002460:	d101      	bne.n	8002466 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002462:	2301      	movs	r3, #1
 8002464:	e000      	b.n	8002468 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002466:	2300      	movs	r3, #0
}
 8002468:	4618      	mov	r0, r3
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002484:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002488:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002490:	bf00      	nop
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80024b0:	d101      	bne.n	80024b6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80024b2:	2301      	movs	r3, #1
 80024b4:	e000      	b.n	80024b8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80024b6:	2300      	movs	r3, #0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024d8:	f043 0201 	orr.w	r2, r3, #1
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002500:	f043 0202 	orr.w	r2, r3, #2
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002508:	bf00      	nop
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f003 0301 	and.w	r3, r3, #1
 8002524:	2b01      	cmp	r3, #1
 8002526:	d101      	bne.n	800252c <LL_ADC_IsEnabled+0x18>
 8002528:	2301      	movs	r3, #1
 800252a:	e000      	b.n	800252e <LL_ADC_IsEnabled+0x1a>
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr

0800253a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800253a:	b480      	push	{r7}
 800253c:	b083      	sub	sp, #12
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b02      	cmp	r3, #2
 800254c:	d101      	bne.n	8002552 <LL_ADC_IsDisableOngoing+0x18>
 800254e:	2301      	movs	r3, #1
 8002550:	e000      	b.n	8002554 <LL_ADC_IsDisableOngoing+0x1a>
 8002552:	2300      	movs	r3, #0
}
 8002554:	4618      	mov	r0, r3
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002570:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002574:	f043 0204 	orr.w	r2, r3, #4
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800257c:	bf00      	nop
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 0304 	and.w	r3, r3, #4
 8002598:	2b04      	cmp	r3, #4
 800259a:	d101      	bne.n	80025a0 <LL_ADC_REG_IsConversionOngoing+0x18>
 800259c:	2301      	movs	r3, #1
 800259e:	e000      	b.n	80025a2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 0308 	and.w	r3, r3, #8
 80025be:	2b08      	cmp	r3, #8
 80025c0:	d101      	bne.n	80025c6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80025c2:	2301      	movs	r3, #1
 80025c4:	e000      	b.n	80025c8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80025c6:	2300      	movs	r3, #0
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025d4:	b590      	push	{r4, r7, lr}
 80025d6:	b089      	sub	sp, #36	@ 0x24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025dc:	2300      	movs	r3, #0
 80025de:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80025e0:	2300      	movs	r3, #0
 80025e2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e1a9      	b.n	8002942 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d109      	bne.n	8002610 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f7ff fae9 	bl	8001bd4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff ff19 	bl	800244c <LL_ADC_IsDeepPowerDownEnabled>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d004      	beq.n	800262a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff feff 	bl	8002428 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff ff34 	bl	800249c <LL_ADC_IsInternalRegulatorEnabled>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d115      	bne.n	8002666 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff ff18 	bl	8002474 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002644:	4b9c      	ldr	r3, [pc, #624]	@ (80028b8 <HAL_ADC_Init+0x2e4>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	099b      	lsrs	r3, r3, #6
 800264a:	4a9c      	ldr	r2, [pc, #624]	@ (80028bc <HAL_ADC_Init+0x2e8>)
 800264c:	fba2 2303 	umull	r2, r3, r2, r3
 8002650:	099b      	lsrs	r3, r3, #6
 8002652:	3301      	adds	r3, #1
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002658:	e002      	b.n	8002660 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	3b01      	subs	r3, #1
 800265e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1f9      	bne.n	800265a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff ff16 	bl	800249c <LL_ADC_IsInternalRegulatorEnabled>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d10d      	bne.n	8002692 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800267a:	f043 0210 	orr.w	r2, r3, #16
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002686:	f043 0201 	orr.w	r2, r3, #1
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4618      	mov	r0, r3
 8002698:	f7ff ff76 	bl	8002588 <LL_ADC_REG_IsConversionOngoing>
 800269c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026a2:	f003 0310 	and.w	r3, r3, #16
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	f040 8142 	bne.w	8002930 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f040 813e 	bne.w	8002930 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026b8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80026bc:	f043 0202 	orr.w	r2, r3, #2
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff ff23 	bl	8002514 <LL_ADC_IsEnabled>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d141      	bne.n	8002758 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026dc:	d004      	beq.n	80026e8 <HAL_ADC_Init+0x114>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a77      	ldr	r2, [pc, #476]	@ (80028c0 <HAL_ADC_Init+0x2ec>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d10f      	bne.n	8002708 <HAL_ADC_Init+0x134>
 80026e8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80026ec:	f7ff ff12 	bl	8002514 <LL_ADC_IsEnabled>
 80026f0:	4604      	mov	r4, r0
 80026f2:	4873      	ldr	r0, [pc, #460]	@ (80028c0 <HAL_ADC_Init+0x2ec>)
 80026f4:	f7ff ff0e 	bl	8002514 <LL_ADC_IsEnabled>
 80026f8:	4603      	mov	r3, r0
 80026fa:	4323      	orrs	r3, r4
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	bf0c      	ite	eq
 8002700:	2301      	moveq	r3, #1
 8002702:	2300      	movne	r3, #0
 8002704:	b2db      	uxtb	r3, r3
 8002706:	e012      	b.n	800272e <HAL_ADC_Init+0x15a>
 8002708:	486e      	ldr	r0, [pc, #440]	@ (80028c4 <HAL_ADC_Init+0x2f0>)
 800270a:	f7ff ff03 	bl	8002514 <LL_ADC_IsEnabled>
 800270e:	4604      	mov	r4, r0
 8002710:	486d      	ldr	r0, [pc, #436]	@ (80028c8 <HAL_ADC_Init+0x2f4>)
 8002712:	f7ff feff 	bl	8002514 <LL_ADC_IsEnabled>
 8002716:	4603      	mov	r3, r0
 8002718:	431c      	orrs	r4, r3
 800271a:	486c      	ldr	r0, [pc, #432]	@ (80028cc <HAL_ADC_Init+0x2f8>)
 800271c:	f7ff fefa 	bl	8002514 <LL_ADC_IsEnabled>
 8002720:	4603      	mov	r3, r0
 8002722:	4323      	orrs	r3, r4
 8002724:	2b00      	cmp	r3, #0
 8002726:	bf0c      	ite	eq
 8002728:	2301      	moveq	r3, #1
 800272a:	2300      	movne	r3, #0
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b00      	cmp	r3, #0
 8002730:	d012      	beq.n	8002758 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800273a:	d004      	beq.n	8002746 <HAL_ADC_Init+0x172>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a5f      	ldr	r2, [pc, #380]	@ (80028c0 <HAL_ADC_Init+0x2ec>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d101      	bne.n	800274a <HAL_ADC_Init+0x176>
 8002746:	4a62      	ldr	r2, [pc, #392]	@ (80028d0 <HAL_ADC_Init+0x2fc>)
 8002748:	e000      	b.n	800274c <HAL_ADC_Init+0x178>
 800274a:	4a62      	ldr	r2, [pc, #392]	@ (80028d4 <HAL_ADC_Init+0x300>)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	4619      	mov	r1, r3
 8002752:	4610      	mov	r0, r2
 8002754:	f7ff fcfa 	bl	800214c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	7f5b      	ldrb	r3, [r3, #29]
 800275c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002762:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002768:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800276e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002776:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002778:	4313      	orrs	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002782:	2b01      	cmp	r3, #1
 8002784:	d106      	bne.n	8002794 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800278a:	3b01      	subs	r3, #1
 800278c:	045b      	lsls	r3, r3, #17
 800278e:	69ba      	ldr	r2, [r7, #24]
 8002790:	4313      	orrs	r3, r2
 8002792:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002798:	2b00      	cmp	r3, #0
 800279a:	d009      	beq.n	80027b0 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68da      	ldr	r2, [r3, #12]
 80027b6:	4b48      	ldr	r3, [pc, #288]	@ (80028d8 <HAL_ADC_Init+0x304>)
 80027b8:	4013      	ands	r3, r2
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	6812      	ldr	r2, [r2, #0]
 80027be:	69b9      	ldr	r1, [r7, #24]
 80027c0:	430b      	orrs	r3, r1
 80027c2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	430a      	orrs	r2, r1
 80027d8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4618      	mov	r0, r3
 80027e0:	f7ff fee5 	bl	80025ae <LL_ADC_INJ_IsConversionOngoing>
 80027e4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d17f      	bne.n	80028ec <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d17c      	bne.n	80028ec <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80027f6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80027fe:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002800:	4313      	orrs	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800280e:	f023 0302 	bic.w	r3, r3, #2
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	6812      	ldr	r2, [r2, #0]
 8002816:	69b9      	ldr	r1, [r7, #24]
 8002818:	430b      	orrs	r3, r1
 800281a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d017      	beq.n	8002854 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	691a      	ldr	r2, [r3, #16]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002832:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800283c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002840:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	6911      	ldr	r1, [r2, #16]
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	6812      	ldr	r2, [r2, #0]
 800284c:	430b      	orrs	r3, r1
 800284e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002852:	e013      	b.n	800287c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	691a      	ldr	r2, [r3, #16]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002862:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6812      	ldr	r2, [r2, #0]
 8002870:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002874:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002878:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002882:	2b01      	cmp	r3, #1
 8002884:	d12a      	bne.n	80028dc <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	691b      	ldr	r3, [r3, #16]
 800288c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002890:	f023 0304 	bic.w	r3, r3, #4
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800289c:	4311      	orrs	r1, r2
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80028a2:	4311      	orrs	r1, r2
 80028a4:	687a      	ldr	r2, [r7, #4]
 80028a6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80028a8:	430a      	orrs	r2, r1
 80028aa:	431a      	orrs	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f042 0201 	orr.w	r2, r2, #1
 80028b4:	611a      	str	r2, [r3, #16]
 80028b6:	e019      	b.n	80028ec <HAL_ADC_Init+0x318>
 80028b8:	20000008 	.word	0x20000008
 80028bc:	053e2d63 	.word	0x053e2d63
 80028c0:	50000100 	.word	0x50000100
 80028c4:	50000400 	.word	0x50000400
 80028c8:	50000500 	.word	0x50000500
 80028cc:	50000600 	.word	0x50000600
 80028d0:	50000300 	.word	0x50000300
 80028d4:	50000700 	.word	0x50000700
 80028d8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	691a      	ldr	r2, [r3, #16]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f022 0201 	bic.w	r2, r2, #1
 80028ea:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	695b      	ldr	r3, [r3, #20]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d10c      	bne.n	800290e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fa:	f023 010f 	bic.w	r1, r3, #15
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	1e5a      	subs	r2, r3, #1
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	430a      	orrs	r2, r1
 800290a:	631a      	str	r2, [r3, #48]	@ 0x30
 800290c:	e007      	b.n	800291e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f022 020f 	bic.w	r2, r2, #15
 800291c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002922:	f023 0303 	bic.w	r3, r3, #3
 8002926:	f043 0201 	orr.w	r2, r3, #1
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800292e:	e007      	b.n	8002940 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002934:	f043 0210 	orr.w	r2, r3, #16
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002940:	7ffb      	ldrb	r3, [r7, #31]
}
 8002942:	4618      	mov	r0, r3
 8002944:	3724      	adds	r7, #36	@ 0x24
 8002946:	46bd      	mov	sp, r7
 8002948:	bd90      	pop	{r4, r7, pc}
 800294a:	bf00      	nop

0800294c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b086      	sub	sp, #24
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002960:	d004      	beq.n	800296c <HAL_ADC_Start_DMA+0x20>
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a5a      	ldr	r2, [pc, #360]	@ (8002ad0 <HAL_ADC_Start_DMA+0x184>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d101      	bne.n	8002970 <HAL_ADC_Start_DMA+0x24>
 800296c:	4b59      	ldr	r3, [pc, #356]	@ (8002ad4 <HAL_ADC_Start_DMA+0x188>)
 800296e:	e000      	b.n	8002972 <HAL_ADC_Start_DMA+0x26>
 8002970:	4b59      	ldr	r3, [pc, #356]	@ (8002ad8 <HAL_ADC_Start_DMA+0x18c>)
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff fd4a 	bl	800240c <LL_ADC_GetMultimode>
 8002978:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4618      	mov	r0, r3
 8002980:	f7ff fe02 	bl	8002588 <LL_ADC_REG_IsConversionOngoing>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	f040 809b 	bne.w	8002ac2 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002992:	2b01      	cmp	r3, #1
 8002994:	d101      	bne.n	800299a <HAL_ADC_Start_DMA+0x4e>
 8002996:	2302      	movs	r3, #2
 8002998:	e096      	b.n	8002ac8 <HAL_ADC_Start_DMA+0x17c>
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2201      	movs	r2, #1
 800299e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a4d      	ldr	r2, [pc, #308]	@ (8002adc <HAL_ADC_Start_DMA+0x190>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d008      	beq.n	80029be <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d005      	beq.n	80029be <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	2b05      	cmp	r3, #5
 80029b6:	d002      	beq.n	80029be <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	2b09      	cmp	r3, #9
 80029bc:	d17a      	bne.n	8002ab4 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80029be:	68f8      	ldr	r0, [r7, #12]
 80029c0:	f000 fcf6 	bl	80033b0 <ADC_Enable>
 80029c4:	4603      	mov	r3, r0
 80029c6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80029c8:	7dfb      	ldrb	r3, [r7, #23]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d16d      	bne.n	8002aaa <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80029d6:	f023 0301 	bic.w	r3, r3, #1
 80029da:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a3a      	ldr	r2, [pc, #232]	@ (8002ad0 <HAL_ADC_Start_DMA+0x184>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d009      	beq.n	8002a00 <HAL_ADC_Start_DMA+0xb4>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a3b      	ldr	r2, [pc, #236]	@ (8002ae0 <HAL_ADC_Start_DMA+0x194>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d002      	beq.n	80029fc <HAL_ADC_Start_DMA+0xb0>
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	e003      	b.n	8002a04 <HAL_ADC_Start_DMA+0xb8>
 80029fc:	4b39      	ldr	r3, [pc, #228]	@ (8002ae4 <HAL_ADC_Start_DMA+0x198>)
 80029fe:	e001      	b.n	8002a04 <HAL_ADC_Start_DMA+0xb8>
 8002a00:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002a04:	68fa      	ldr	r2, [r7, #12]
 8002a06:	6812      	ldr	r2, [r2, #0]
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d002      	beq.n	8002a12 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d105      	bne.n	8002a1e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a16:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d006      	beq.n	8002a38 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a2e:	f023 0206 	bic.w	r2, r3, #6
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	661a      	str	r2, [r3, #96]	@ 0x60
 8002a36:	e002      	b.n	8002a3e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a42:	4a29      	ldr	r2, [pc, #164]	@ (8002ae8 <HAL_ADC_Start_DMA+0x19c>)
 8002a44:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a4a:	4a28      	ldr	r2, [pc, #160]	@ (8002aec <HAL_ADC_Start_DMA+0x1a0>)
 8002a4c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a52:	4a27      	ldr	r2, [pc, #156]	@ (8002af0 <HAL_ADC_Start_DMA+0x1a4>)
 8002a54:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	221c      	movs	r2, #28
 8002a5c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	685a      	ldr	r2, [r3, #4]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f042 0210 	orr.w	r2, r2, #16
 8002a74:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	68da      	ldr	r2, [r3, #12]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f042 0201 	orr.w	r2, r2, #1
 8002a84:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	3340      	adds	r3, #64	@ 0x40
 8002a90:	4619      	mov	r1, r3
 8002a92:	68ba      	ldr	r2, [r7, #8]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f001 f989 	bl	8003dac <HAL_DMA_Start_IT>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff fd5c 	bl	8002560 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002aa8:	e00d      	b.n	8002ac6 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8002ab2:	e008      	b.n	8002ac6 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002ac0:	e001      	b.n	8002ac6 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ac6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3718      	adds	r7, #24
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	50000100 	.word	0x50000100
 8002ad4:	50000300 	.word	0x50000300
 8002ad8:	50000700 	.word	0x50000700
 8002adc:	50000600 	.word	0x50000600
 8002ae0:	50000500 	.word	0x50000500
 8002ae4:	50000400 	.word	0x50000400
 8002ae8:	0800359b 	.word	0x0800359b
 8002aec:	08003673 	.word	0x08003673
 8002af0:	0800368f 	.word	0x0800368f

08002af4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002afc:	bf00      	nop
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002b10:	bf00      	nop
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002b24:	bf00      	nop
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b0b6      	sub	sp, #216	@ 0xd8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002b40:	2300      	movs	r3, #0
 8002b42:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d102      	bne.n	8002b54 <HAL_ADC_ConfigChannel+0x24>
 8002b4e:	2302      	movs	r3, #2
 8002b50:	f000 bc13 	b.w	800337a <HAL_ADC_ConfigChannel+0x84a>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7ff fd11 	bl	8002588 <LL_ADC_REG_IsConversionOngoing>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f040 83f3 	bne.w	8003354 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6818      	ldr	r0, [r3, #0]
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	6859      	ldr	r1, [r3, #4]
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	461a      	mov	r2, r3
 8002b7c:	f7ff fbcb 	bl	8002316 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff fcff 	bl	8002588 <LL_ADC_REG_IsConversionOngoing>
 8002b8a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff fd0b 	bl	80025ae <LL_ADC_INJ_IsConversionOngoing>
 8002b98:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b9c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f040 81d9 	bne.w	8002f58 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ba6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f040 81d4 	bne.w	8002f58 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002bb8:	d10f      	bne.n	8002bda <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6818      	ldr	r0, [r3, #0]
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	f7ff fbd2 	bl	800236e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7ff fb79 	bl	80022ca <LL_ADC_SetSamplingTimeCommonConfig>
 8002bd8:	e00e      	b.n	8002bf8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6818      	ldr	r0, [r3, #0]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	6819      	ldr	r1, [r3, #0]
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	461a      	mov	r2, r3
 8002be8:	f7ff fbc1 	bl	800236e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff fb69 	bl	80022ca <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	695a      	ldr	r2, [r3, #20]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	08db      	lsrs	r3, r3, #3
 8002c04:	f003 0303 	and.w	r3, r3, #3
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	2b04      	cmp	r3, #4
 8002c18:	d022      	beq.n	8002c60 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6818      	ldr	r0, [r3, #0]
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	6919      	ldr	r1, [r3, #16]
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002c2a:	f7ff fac3 	bl	80021b4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6818      	ldr	r0, [r3, #0]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	6919      	ldr	r1, [r3, #16]
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	699b      	ldr	r3, [r3, #24]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	f7ff fb0f 	bl	800225e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6818      	ldr	r0, [r3, #0]
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d102      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0x126>
 8002c50:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c54:	e000      	b.n	8002c58 <HAL_ADC_ConfigChannel+0x128>
 8002c56:	2300      	movs	r3, #0
 8002c58:	461a      	mov	r2, r3
 8002c5a:	f7ff fb1b 	bl	8002294 <LL_ADC_SetOffsetSaturation>
 8002c5e:	e17b      	b.n	8002f58 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2100      	movs	r1, #0
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7ff fac8 	bl	80021fc <LL_ADC_GetOffsetChannel>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10a      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x15c>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff fabd 	bl	80021fc <LL_ADC_GetOffsetChannel>
 8002c82:	4603      	mov	r3, r0
 8002c84:	0e9b      	lsrs	r3, r3, #26
 8002c86:	f003 021f 	and.w	r2, r3, #31
 8002c8a:	e01e      	b.n	8002cca <HAL_ADC_ConfigChannel+0x19a>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2100      	movs	r1, #0
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff fab2 	bl	80021fc <LL_ADC_GetOffsetChannel>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002ca2:	fa93 f3a3 	rbit	r3, r3
 8002ca6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002caa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002cae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002cb2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002cba:	2320      	movs	r3, #32
 8002cbc:	e004      	b.n	8002cc8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002cbe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002cc2:	fab3 f383 	clz	r3, r3
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d105      	bne.n	8002ce2 <HAL_ADC_ConfigChannel+0x1b2>
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	0e9b      	lsrs	r3, r3, #26
 8002cdc:	f003 031f 	and.w	r3, r3, #31
 8002ce0:	e018      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x1e4>
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002cee:	fa93 f3a3 	rbit	r3, r3
 8002cf2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002cf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cfa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002cfe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002d06:	2320      	movs	r3, #32
 8002d08:	e004      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002d0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d0e:	fab3 f383 	clz	r3, r3
 8002d12:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d106      	bne.n	8002d26 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	2100      	movs	r1, #0
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7ff fa81 	bl	8002228 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2101      	movs	r1, #1
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7ff fa65 	bl	80021fc <LL_ADC_GetOffsetChannel>
 8002d32:	4603      	mov	r3, r0
 8002d34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d10a      	bne.n	8002d52 <HAL_ADC_ConfigChannel+0x222>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2101      	movs	r1, #1
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7ff fa5a 	bl	80021fc <LL_ADC_GetOffsetChannel>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	0e9b      	lsrs	r3, r3, #26
 8002d4c:	f003 021f 	and.w	r2, r3, #31
 8002d50:	e01e      	b.n	8002d90 <HAL_ADC_ConfigChannel+0x260>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	2101      	movs	r1, #1
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff fa4f 	bl	80021fc <LL_ADC_GetOffsetChannel>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d64:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002d68:	fa93 f3a3 	rbit	r3, r3
 8002d6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002d70:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002d78:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d101      	bne.n	8002d84 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002d80:	2320      	movs	r3, #32
 8002d82:	e004      	b.n	8002d8e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002d84:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d88:	fab3 f383 	clz	r3, r3
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d105      	bne.n	8002da8 <HAL_ADC_ConfigChannel+0x278>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	0e9b      	lsrs	r3, r3, #26
 8002da2:	f003 031f 	and.w	r3, r3, #31
 8002da6:	e018      	b.n	8002dda <HAL_ADC_ConfigChannel+0x2aa>
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002db4:	fa93 f3a3 	rbit	r3, r3
 8002db8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002dbc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002dc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002dc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d101      	bne.n	8002dd0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002dcc:	2320      	movs	r3, #32
 8002dce:	e004      	b.n	8002dda <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002dd0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dd4:	fab3 f383 	clz	r3, r3
 8002dd8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d106      	bne.n	8002dec <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2200      	movs	r2, #0
 8002de4:	2101      	movs	r1, #1
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff fa1e 	bl	8002228 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2102      	movs	r1, #2
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff fa02 	bl	80021fc <LL_ADC_GetOffsetChannel>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d10a      	bne.n	8002e18 <HAL_ADC_ConfigChannel+0x2e8>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2102      	movs	r1, #2
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff f9f7 	bl	80021fc <LL_ADC_GetOffsetChannel>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	0e9b      	lsrs	r3, r3, #26
 8002e12:	f003 021f 	and.w	r2, r3, #31
 8002e16:	e01e      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x326>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2102      	movs	r1, #2
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7ff f9ec 	bl	80021fc <LL_ADC_GetOffsetChannel>
 8002e24:	4603      	mov	r3, r0
 8002e26:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e2e:	fa93 f3a3 	rbit	r3, r3
 8002e32:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002e36:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002e3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002e46:	2320      	movs	r3, #32
 8002e48:	e004      	b.n	8002e54 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002e4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e4e:	fab3 f383 	clz	r3, r3
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d105      	bne.n	8002e6e <HAL_ADC_ConfigChannel+0x33e>
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	0e9b      	lsrs	r3, r3, #26
 8002e68:	f003 031f 	and.w	r3, r3, #31
 8002e6c:	e016      	b.n	8002e9c <HAL_ADC_ConfigChannel+0x36c>
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e76:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e7a:	fa93 f3a3 	rbit	r3, r3
 8002e7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002e80:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002e82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002e86:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002e8e:	2320      	movs	r3, #32
 8002e90:	e004      	b.n	8002e9c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002e92:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e96:	fab3 f383 	clz	r3, r3
 8002e9a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d106      	bne.n	8002eae <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	2102      	movs	r1, #2
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7ff f9bd 	bl	8002228 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2103      	movs	r1, #3
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff f9a1 	bl	80021fc <LL_ADC_GetOffsetChannel>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10a      	bne.n	8002eda <HAL_ADC_ConfigChannel+0x3aa>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2103      	movs	r1, #3
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7ff f996 	bl	80021fc <LL_ADC_GetOffsetChannel>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	0e9b      	lsrs	r3, r3, #26
 8002ed4:	f003 021f 	and.w	r2, r3, #31
 8002ed8:	e017      	b.n	8002f0a <HAL_ADC_ConfigChannel+0x3da>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2103      	movs	r1, #3
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff f98b 	bl	80021fc <LL_ADC_GetOffsetChannel>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002eec:	fa93 f3a3 	rbit	r3, r3
 8002ef0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002ef2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ef4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002ef6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d101      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002efc:	2320      	movs	r3, #32
 8002efe:	e003      	b.n	8002f08 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002f00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f02:	fab3 f383 	clz	r3, r3
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d105      	bne.n	8002f22 <HAL_ADC_ConfigChannel+0x3f2>
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	0e9b      	lsrs	r3, r3, #26
 8002f1c:	f003 031f 	and.w	r3, r3, #31
 8002f20:	e011      	b.n	8002f46 <HAL_ADC_ConfigChannel+0x416>
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f2a:	fa93 f3a3 	rbit	r3, r3
 8002f2e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002f30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f32:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002f34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d101      	bne.n	8002f3e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002f3a:	2320      	movs	r3, #32
 8002f3c:	e003      	b.n	8002f46 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002f3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f40:	fab3 f383 	clz	r3, r3
 8002f44:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d106      	bne.n	8002f58 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	2103      	movs	r1, #3
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7ff f968 	bl	8002228 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff fad9 	bl	8002514 <LL_ADC_IsEnabled>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	f040 813d 	bne.w	80031e4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6818      	ldr	r0, [r3, #0]
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	6819      	ldr	r1, [r3, #0]
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	68db      	ldr	r3, [r3, #12]
 8002f76:	461a      	mov	r2, r3
 8002f78:	f7ff fa24 	bl	80023c4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	4aa2      	ldr	r2, [pc, #648]	@ (800320c <HAL_ADC_ConfigChannel+0x6dc>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	f040 812e 	bne.w	80031e4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d10b      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x480>
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	0e9b      	lsrs	r3, r3, #26
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	f003 031f 	and.w	r3, r3, #31
 8002fa4:	2b09      	cmp	r3, #9
 8002fa6:	bf94      	ite	ls
 8002fa8:	2301      	movls	r3, #1
 8002faa:	2300      	movhi	r3, #0
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	e019      	b.n	8002fe4 <HAL_ADC_ConfigChannel+0x4b4>
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fb8:	fa93 f3a3 	rbit	r3, r3
 8002fbc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002fbe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fc0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002fc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d101      	bne.n	8002fcc <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002fc8:	2320      	movs	r3, #32
 8002fca:	e003      	b.n	8002fd4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002fcc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fce:	fab3 f383 	clz	r3, r3
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	3301      	adds	r3, #1
 8002fd6:	f003 031f 	and.w	r3, r3, #31
 8002fda:	2b09      	cmp	r3, #9
 8002fdc:	bf94      	ite	ls
 8002fde:	2301      	movls	r3, #1
 8002fe0:	2300      	movhi	r3, #0
 8002fe2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d079      	beq.n	80030dc <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d107      	bne.n	8003004 <HAL_ADC_ConfigChannel+0x4d4>
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	0e9b      	lsrs	r3, r3, #26
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	069b      	lsls	r3, r3, #26
 8002ffe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003002:	e015      	b.n	8003030 <HAL_ADC_ConfigChannel+0x500>
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800300c:	fa93 f3a3 	rbit	r3, r3
 8003010:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003012:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003014:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003016:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003018:	2b00      	cmp	r3, #0
 800301a:	d101      	bne.n	8003020 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800301c:	2320      	movs	r3, #32
 800301e:	e003      	b.n	8003028 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003020:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003022:	fab3 f383 	clz	r3, r3
 8003026:	b2db      	uxtb	r3, r3
 8003028:	3301      	adds	r3, #1
 800302a:	069b      	lsls	r3, r3, #26
 800302c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003038:	2b00      	cmp	r3, #0
 800303a:	d109      	bne.n	8003050 <HAL_ADC_ConfigChannel+0x520>
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	0e9b      	lsrs	r3, r3, #26
 8003042:	3301      	adds	r3, #1
 8003044:	f003 031f 	and.w	r3, r3, #31
 8003048:	2101      	movs	r1, #1
 800304a:	fa01 f303 	lsl.w	r3, r1, r3
 800304e:	e017      	b.n	8003080 <HAL_ADC_ConfigChannel+0x550>
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003056:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003058:	fa93 f3a3 	rbit	r3, r3
 800305c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800305e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003060:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003062:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003064:	2b00      	cmp	r3, #0
 8003066:	d101      	bne.n	800306c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003068:	2320      	movs	r3, #32
 800306a:	e003      	b.n	8003074 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800306c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800306e:	fab3 f383 	clz	r3, r3
 8003072:	b2db      	uxtb	r3, r3
 8003074:	3301      	adds	r3, #1
 8003076:	f003 031f 	and.w	r3, r3, #31
 800307a:	2101      	movs	r1, #1
 800307c:	fa01 f303 	lsl.w	r3, r1, r3
 8003080:	ea42 0103 	orr.w	r1, r2, r3
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800308c:	2b00      	cmp	r3, #0
 800308e:	d10a      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x576>
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	0e9b      	lsrs	r3, r3, #26
 8003096:	3301      	adds	r3, #1
 8003098:	f003 021f 	and.w	r2, r3, #31
 800309c:	4613      	mov	r3, r2
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	4413      	add	r3, r2
 80030a2:	051b      	lsls	r3, r3, #20
 80030a4:	e018      	b.n	80030d8 <HAL_ADC_ConfigChannel+0x5a8>
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ae:	fa93 f3a3 	rbit	r3, r3
 80030b2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80030b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80030b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80030be:	2320      	movs	r3, #32
 80030c0:	e003      	b.n	80030ca <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80030c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030c4:	fab3 f383 	clz	r3, r3
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	3301      	adds	r3, #1
 80030cc:	f003 021f 	and.w	r2, r3, #31
 80030d0:	4613      	mov	r3, r2
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	4413      	add	r3, r2
 80030d6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030d8:	430b      	orrs	r3, r1
 80030da:	e07e      	b.n	80031da <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d107      	bne.n	80030f8 <HAL_ADC_ConfigChannel+0x5c8>
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	0e9b      	lsrs	r3, r3, #26
 80030ee:	3301      	adds	r3, #1
 80030f0:	069b      	lsls	r3, r3, #26
 80030f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030f6:	e015      	b.n	8003124 <HAL_ADC_ConfigChannel+0x5f4>
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003100:	fa93 f3a3 	rbit	r3, r3
 8003104:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003108:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800310a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800310c:	2b00      	cmp	r3, #0
 800310e:	d101      	bne.n	8003114 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003110:	2320      	movs	r3, #32
 8003112:	e003      	b.n	800311c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003116:	fab3 f383 	clz	r3, r3
 800311a:	b2db      	uxtb	r3, r3
 800311c:	3301      	adds	r3, #1
 800311e:	069b      	lsls	r3, r3, #26
 8003120:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800312c:	2b00      	cmp	r3, #0
 800312e:	d109      	bne.n	8003144 <HAL_ADC_ConfigChannel+0x614>
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	0e9b      	lsrs	r3, r3, #26
 8003136:	3301      	adds	r3, #1
 8003138:	f003 031f 	and.w	r3, r3, #31
 800313c:	2101      	movs	r1, #1
 800313e:	fa01 f303 	lsl.w	r3, r1, r3
 8003142:	e017      	b.n	8003174 <HAL_ADC_ConfigChannel+0x644>
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314a:	6a3b      	ldr	r3, [r7, #32]
 800314c:	fa93 f3a3 	rbit	r3, r3
 8003150:	61fb      	str	r3, [r7, #28]
  return result;
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	2b00      	cmp	r3, #0
 800315a:	d101      	bne.n	8003160 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800315c:	2320      	movs	r3, #32
 800315e:	e003      	b.n	8003168 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003162:	fab3 f383 	clz	r3, r3
 8003166:	b2db      	uxtb	r3, r3
 8003168:	3301      	adds	r3, #1
 800316a:	f003 031f 	and.w	r3, r3, #31
 800316e:	2101      	movs	r1, #1
 8003170:	fa01 f303 	lsl.w	r3, r1, r3
 8003174:	ea42 0103 	orr.w	r1, r2, r3
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003180:	2b00      	cmp	r3, #0
 8003182:	d10d      	bne.n	80031a0 <HAL_ADC_ConfigChannel+0x670>
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	0e9b      	lsrs	r3, r3, #26
 800318a:	3301      	adds	r3, #1
 800318c:	f003 021f 	and.w	r2, r3, #31
 8003190:	4613      	mov	r3, r2
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	4413      	add	r3, r2
 8003196:	3b1e      	subs	r3, #30
 8003198:	051b      	lsls	r3, r3, #20
 800319a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800319e:	e01b      	b.n	80031d8 <HAL_ADC_ConfigChannel+0x6a8>
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	fa93 f3a3 	rbit	r3, r3
 80031ac:	613b      	str	r3, [r7, #16]
  return result;
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80031b8:	2320      	movs	r3, #32
 80031ba:	e003      	b.n	80031c4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	fab3 f383 	clz	r3, r3
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	3301      	adds	r3, #1
 80031c6:	f003 021f 	and.w	r2, r3, #31
 80031ca:	4613      	mov	r3, r2
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	4413      	add	r3, r2
 80031d0:	3b1e      	subs	r3, #30
 80031d2:	051b      	lsls	r3, r3, #20
 80031d4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031d8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80031da:	683a      	ldr	r2, [r7, #0]
 80031dc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031de:	4619      	mov	r1, r3
 80031e0:	f7ff f8c5 	bl	800236e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	4b09      	ldr	r3, [pc, #36]	@ (8003210 <HAL_ADC_ConfigChannel+0x6e0>)
 80031ea:	4013      	ands	r3, r2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 80be 	beq.w	800336e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031fa:	d004      	beq.n	8003206 <HAL_ADC_ConfigChannel+0x6d6>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a04      	ldr	r2, [pc, #16]	@ (8003214 <HAL_ADC_ConfigChannel+0x6e4>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d10a      	bne.n	800321c <HAL_ADC_ConfigChannel+0x6ec>
 8003206:	4b04      	ldr	r3, [pc, #16]	@ (8003218 <HAL_ADC_ConfigChannel+0x6e8>)
 8003208:	e009      	b.n	800321e <HAL_ADC_ConfigChannel+0x6ee>
 800320a:	bf00      	nop
 800320c:	407f0000 	.word	0x407f0000
 8003210:	80080000 	.word	0x80080000
 8003214:	50000100 	.word	0x50000100
 8003218:	50000300 	.word	0x50000300
 800321c:	4b59      	ldr	r3, [pc, #356]	@ (8003384 <HAL_ADC_ConfigChannel+0x854>)
 800321e:	4618      	mov	r0, r3
 8003220:	f7fe ffba 	bl	8002198 <LL_ADC_GetCommonPathInternalCh>
 8003224:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a56      	ldr	r2, [pc, #344]	@ (8003388 <HAL_ADC_ConfigChannel+0x858>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d004      	beq.n	800323c <HAL_ADC_ConfigChannel+0x70c>
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a55      	ldr	r2, [pc, #340]	@ (800338c <HAL_ADC_ConfigChannel+0x85c>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d13a      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800323c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003240:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d134      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003250:	d005      	beq.n	800325e <HAL_ADC_ConfigChannel+0x72e>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a4e      	ldr	r2, [pc, #312]	@ (8003390 <HAL_ADC_ConfigChannel+0x860>)
 8003258:	4293      	cmp	r3, r2
 800325a:	f040 8085 	bne.w	8003368 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003266:	d004      	beq.n	8003272 <HAL_ADC_ConfigChannel+0x742>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a49      	ldr	r2, [pc, #292]	@ (8003394 <HAL_ADC_ConfigChannel+0x864>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d101      	bne.n	8003276 <HAL_ADC_ConfigChannel+0x746>
 8003272:	4a49      	ldr	r2, [pc, #292]	@ (8003398 <HAL_ADC_ConfigChannel+0x868>)
 8003274:	e000      	b.n	8003278 <HAL_ADC_ConfigChannel+0x748>
 8003276:	4a43      	ldr	r2, [pc, #268]	@ (8003384 <HAL_ADC_ConfigChannel+0x854>)
 8003278:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800327c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003280:	4619      	mov	r1, r3
 8003282:	4610      	mov	r0, r2
 8003284:	f7fe ff75 	bl	8002172 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003288:	4b44      	ldr	r3, [pc, #272]	@ (800339c <HAL_ADC_ConfigChannel+0x86c>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	099b      	lsrs	r3, r3, #6
 800328e:	4a44      	ldr	r2, [pc, #272]	@ (80033a0 <HAL_ADC_ConfigChannel+0x870>)
 8003290:	fba2 2303 	umull	r2, r3, r2, r3
 8003294:	099b      	lsrs	r3, r3, #6
 8003296:	1c5a      	adds	r2, r3, #1
 8003298:	4613      	mov	r3, r2
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	4413      	add	r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80032a2:	e002      	b.n	80032aa <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	3b01      	subs	r3, #1
 80032a8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d1f9      	bne.n	80032a4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80032b0:	e05a      	b.n	8003368 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a3b      	ldr	r2, [pc, #236]	@ (80033a4 <HAL_ADC_ConfigChannel+0x874>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d125      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80032bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d11f      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a31      	ldr	r2, [pc, #196]	@ (8003394 <HAL_ADC_ConfigChannel+0x864>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d104      	bne.n	80032dc <HAL_ADC_ConfigChannel+0x7ac>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a34      	ldr	r2, [pc, #208]	@ (80033a8 <HAL_ADC_ConfigChannel+0x878>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d047      	beq.n	800336c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032e4:	d004      	beq.n	80032f0 <HAL_ADC_ConfigChannel+0x7c0>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a2a      	ldr	r2, [pc, #168]	@ (8003394 <HAL_ADC_ConfigChannel+0x864>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d101      	bne.n	80032f4 <HAL_ADC_ConfigChannel+0x7c4>
 80032f0:	4a29      	ldr	r2, [pc, #164]	@ (8003398 <HAL_ADC_ConfigChannel+0x868>)
 80032f2:	e000      	b.n	80032f6 <HAL_ADC_ConfigChannel+0x7c6>
 80032f4:	4a23      	ldr	r2, [pc, #140]	@ (8003384 <HAL_ADC_ConfigChannel+0x854>)
 80032f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032fe:	4619      	mov	r1, r3
 8003300:	4610      	mov	r0, r2
 8003302:	f7fe ff36 	bl	8002172 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003306:	e031      	b.n	800336c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a27      	ldr	r2, [pc, #156]	@ (80033ac <HAL_ADC_ConfigChannel+0x87c>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d12d      	bne.n	800336e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003312:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003316:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d127      	bne.n	800336e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a1c      	ldr	r2, [pc, #112]	@ (8003394 <HAL_ADC_ConfigChannel+0x864>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d022      	beq.n	800336e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003330:	d004      	beq.n	800333c <HAL_ADC_ConfigChannel+0x80c>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a17      	ldr	r2, [pc, #92]	@ (8003394 <HAL_ADC_ConfigChannel+0x864>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d101      	bne.n	8003340 <HAL_ADC_ConfigChannel+0x810>
 800333c:	4a16      	ldr	r2, [pc, #88]	@ (8003398 <HAL_ADC_ConfigChannel+0x868>)
 800333e:	e000      	b.n	8003342 <HAL_ADC_ConfigChannel+0x812>
 8003340:	4a10      	ldr	r2, [pc, #64]	@ (8003384 <HAL_ADC_ConfigChannel+0x854>)
 8003342:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003346:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800334a:	4619      	mov	r1, r3
 800334c:	4610      	mov	r0, r2
 800334e:	f7fe ff10 	bl	8002172 <LL_ADC_SetCommonPathInternalCh>
 8003352:	e00c      	b.n	800336e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003358:	f043 0220 	orr.w	r2, r3, #32
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003366:	e002      	b.n	800336e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003368:	bf00      	nop
 800336a:	e000      	b.n	800336e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800336c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003376:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800337a:	4618      	mov	r0, r3
 800337c:	37d8      	adds	r7, #216	@ 0xd8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	50000700 	.word	0x50000700
 8003388:	c3210000 	.word	0xc3210000
 800338c:	90c00010 	.word	0x90c00010
 8003390:	50000600 	.word	0x50000600
 8003394:	50000100 	.word	0x50000100
 8003398:	50000300 	.word	0x50000300
 800339c:	20000008 	.word	0x20000008
 80033a0:	053e2d63 	.word	0x053e2d63
 80033a4:	c7520000 	.word	0xc7520000
 80033a8:	50000500 	.word	0x50000500
 80033ac:	cb840000 	.word	0xcb840000

080033b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80033b8:	2300      	movs	r3, #0
 80033ba:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7ff f8a7 	bl	8002514 <LL_ADC_IsEnabled>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d176      	bne.n	80034ba <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689a      	ldr	r2, [r3, #8]
 80033d2:	4b3c      	ldr	r3, [pc, #240]	@ (80034c4 <ADC_Enable+0x114>)
 80033d4:	4013      	ands	r3, r2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00d      	beq.n	80033f6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033de:	f043 0210 	orr.w	r2, r3, #16
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033ea:	f043 0201 	orr.w	r2, r3, #1
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e062      	b.n	80034bc <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7ff f862 	bl	80024c4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003408:	d004      	beq.n	8003414 <ADC_Enable+0x64>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a2e      	ldr	r2, [pc, #184]	@ (80034c8 <ADC_Enable+0x118>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d101      	bne.n	8003418 <ADC_Enable+0x68>
 8003414:	4b2d      	ldr	r3, [pc, #180]	@ (80034cc <ADC_Enable+0x11c>)
 8003416:	e000      	b.n	800341a <ADC_Enable+0x6a>
 8003418:	4b2d      	ldr	r3, [pc, #180]	@ (80034d0 <ADC_Enable+0x120>)
 800341a:	4618      	mov	r0, r3
 800341c:	f7fe febc 	bl	8002198 <LL_ADC_GetCommonPathInternalCh>
 8003420:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003422:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003426:	2b00      	cmp	r3, #0
 8003428:	d013      	beq.n	8003452 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800342a:	4b2a      	ldr	r3, [pc, #168]	@ (80034d4 <ADC_Enable+0x124>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	099b      	lsrs	r3, r3, #6
 8003430:	4a29      	ldr	r2, [pc, #164]	@ (80034d8 <ADC_Enable+0x128>)
 8003432:	fba2 2303 	umull	r2, r3, r2, r3
 8003436:	099b      	lsrs	r3, r3, #6
 8003438:	1c5a      	adds	r2, r3, #1
 800343a:	4613      	mov	r3, r2
 800343c:	005b      	lsls	r3, r3, #1
 800343e:	4413      	add	r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003444:	e002      	b.n	800344c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	3b01      	subs	r3, #1
 800344a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1f9      	bne.n	8003446 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003452:	f7fe fe6f 	bl	8002134 <HAL_GetTick>
 8003456:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003458:	e028      	b.n	80034ac <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4618      	mov	r0, r3
 8003460:	f7ff f858 	bl	8002514 <LL_ADC_IsEnabled>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d104      	bne.n	8003474 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4618      	mov	r0, r3
 8003470:	f7ff f828 	bl	80024c4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003474:	f7fe fe5e 	bl	8002134 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	2b02      	cmp	r3, #2
 8003480:	d914      	bls.n	80034ac <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0301 	and.w	r3, r3, #1
 800348c:	2b01      	cmp	r3, #1
 800348e:	d00d      	beq.n	80034ac <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003494:	f043 0210 	orr.w	r2, r3, #16
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034a0:	f043 0201 	orr.w	r2, r3, #1
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e007      	b.n	80034bc <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d1cf      	bne.n	800345a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80034ba:	2300      	movs	r3, #0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	8000003f 	.word	0x8000003f
 80034c8:	50000100 	.word	0x50000100
 80034cc:	50000300 	.word	0x50000300
 80034d0:	50000700 	.word	0x50000700
 80034d4:	20000008 	.word	0x20000008
 80034d8:	053e2d63 	.word	0x053e2d63

080034dc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7ff f826 	bl	800253a <LL_ADC_IsDisableOngoing>
 80034ee:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff f80d 	bl	8002514 <LL_ADC_IsEnabled>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d047      	beq.n	8003590 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d144      	bne.n	8003590 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	f003 030d 	and.w	r3, r3, #13
 8003510:	2b01      	cmp	r3, #1
 8003512:	d10c      	bne.n	800352e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4618      	mov	r0, r3
 800351a:	f7fe ffe7 	bl	80024ec <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2203      	movs	r2, #3
 8003524:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003526:	f7fe fe05 	bl	8002134 <HAL_GetTick>
 800352a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800352c:	e029      	b.n	8003582 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003532:	f043 0210 	orr.w	r2, r3, #16
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800353e:	f043 0201 	orr.w	r2, r3, #1
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e023      	b.n	8003592 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800354a:	f7fe fdf3 	bl	8002134 <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	2b02      	cmp	r3, #2
 8003556:	d914      	bls.n	8003582 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00d      	beq.n	8003582 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800356a:	f043 0210 	orr.w	r2, r3, #16
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003576:	f043 0201 	orr.w	r2, r3, #1
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e007      	b.n	8003592 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1dc      	bne.n	800354a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3710      	adds	r7, #16
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}

0800359a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800359a:	b580      	push	{r7, lr}
 800359c:	b084      	sub	sp, #16
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d14b      	bne.n	800364c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035b8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0308 	and.w	r3, r3, #8
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d021      	beq.n	8003612 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7fe fe8c 	bl	80022f0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d032      	beq.n	8003644 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d12b      	bne.n	8003644 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d11f      	bne.n	8003644 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003608:	f043 0201 	orr.w	r2, r3, #1
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003610:	e018      	b.n	8003644 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	f003 0302 	and.w	r3, r3, #2
 800361c:	2b00      	cmp	r3, #0
 800361e:	d111      	bne.n	8003644 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003624:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003630:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d105      	bne.n	8003644 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800363c:	f043 0201 	orr.w	r2, r3, #1
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003644:	68f8      	ldr	r0, [r7, #12]
 8003646:	f7ff fa55 	bl	8002af4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800364a:	e00e      	b.n	800366a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003650:	f003 0310 	and.w	r3, r3, #16
 8003654:	2b00      	cmp	r3, #0
 8003656:	d003      	beq.n	8003660 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f7ff fa5f 	bl	8002b1c <HAL_ADC_ErrorCallback>
}
 800365e:	e004      	b.n	800366a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003664:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	4798      	blx	r3
}
 800366a:	bf00      	nop
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}

08003672 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b084      	sub	sp, #16
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800367e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003680:	68f8      	ldr	r0, [r7, #12]
 8003682:	f7ff fa41 	bl	8002b08 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003686:	bf00      	nop
 8003688:	3710      	adds	r7, #16
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b084      	sub	sp, #16
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800369a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ac:	f043 0204 	orr.w	r2, r3, #4
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80036b4:	68f8      	ldr	r0, [r7, #12]
 80036b6:	f7ff fa31 	bl	8002b1c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036ba:	bf00      	nop
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <LL_ADC_IsEnabled>:
{
 80036c2:	b480      	push	{r7}
 80036c4:	b083      	sub	sp, #12
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d101      	bne.n	80036da <LL_ADC_IsEnabled+0x18>
 80036d6:	2301      	movs	r3, #1
 80036d8:	e000      	b.n	80036dc <LL_ADC_IsEnabled+0x1a>
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <LL_ADC_StartCalibration>:
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80036fa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003704:	4313      	orrs	r3, r2
 8003706:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	609a      	str	r2, [r3, #8]
}
 800370e:	bf00      	nop
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr

0800371a <LL_ADC_IsCalibrationOnGoing>:
{
 800371a:	b480      	push	{r7}
 800371c:	b083      	sub	sp, #12
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800372a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800372e:	d101      	bne.n	8003734 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003730:	2301      	movs	r3, #1
 8003732:	e000      	b.n	8003736 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <LL_ADC_REG_IsConversionOngoing>:
{
 8003742:	b480      	push	{r7}
 8003744:	b083      	sub	sp, #12
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f003 0304 	and.w	r3, r3, #4
 8003752:	2b04      	cmp	r3, #4
 8003754:	d101      	bne.n	800375a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003756:	2301      	movs	r3, #1
 8003758:	e000      	b.n	800375c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	370c      	adds	r7, #12
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr

08003768 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003772:	2300      	movs	r3, #0
 8003774:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800377c:	2b01      	cmp	r3, #1
 800377e:	d101      	bne.n	8003784 <HAL_ADCEx_Calibration_Start+0x1c>
 8003780:	2302      	movs	r3, #2
 8003782:	e04d      	b.n	8003820 <HAL_ADCEx_Calibration_Start+0xb8>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f7ff fea5 	bl	80034dc <ADC_Disable>
 8003792:	4603      	mov	r3, r0
 8003794:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003796:	7bfb      	ldrb	r3, [r7, #15]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d136      	bne.n	800380a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037a0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80037a4:	f023 0302 	bic.w	r3, r3, #2
 80037a8:	f043 0202 	orr.w	r2, r3, #2
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6839      	ldr	r1, [r7, #0]
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7ff ff96 	bl	80036e8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80037bc:	e014      	b.n	80037e8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	3301      	adds	r3, #1
 80037c2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	4a18      	ldr	r2, [pc, #96]	@ (8003828 <HAL_ADCEx_Calibration_Start+0xc0>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d90d      	bls.n	80037e8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037d0:	f023 0312 	bic.w	r3, r3, #18
 80037d4:	f043 0210 	orr.w	r2, r3, #16
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e01b      	b.n	8003820 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4618      	mov	r0, r3
 80037ee:	f7ff ff94 	bl	800371a <LL_ADC_IsCalibrationOnGoing>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d1e2      	bne.n	80037be <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037fc:	f023 0303 	bic.w	r3, r3, #3
 8003800:	f043 0201 	orr.w	r2, r3, #1
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003808:	e005      	b.n	8003816 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800380e:	f043 0210 	orr.w	r2, r3, #16
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800381e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003820:	4618      	mov	r0, r3
 8003822:	3710      	adds	r7, #16
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	0004de01 	.word	0x0004de01

0800382c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800382c:	b590      	push	{r4, r7, lr}
 800382e:	b0a1      	sub	sp, #132	@ 0x84
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003836:	2300      	movs	r3, #0
 8003838:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003842:	2b01      	cmp	r3, #1
 8003844:	d101      	bne.n	800384a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003846:	2302      	movs	r3, #2
 8003848:	e0e7      	b.n	8003a1a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003852:	2300      	movs	r3, #0
 8003854:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003856:	2300      	movs	r3, #0
 8003858:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003862:	d102      	bne.n	800386a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003864:	4b6f      	ldr	r3, [pc, #444]	@ (8003a24 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003866:	60bb      	str	r3, [r7, #8]
 8003868:	e009      	b.n	800387e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a6e      	ldr	r2, [pc, #440]	@ (8003a28 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d102      	bne.n	800387a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003874:	4b6d      	ldr	r3, [pc, #436]	@ (8003a2c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003876:	60bb      	str	r3, [r7, #8]
 8003878:	e001      	b.n	800387e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800387a:	2300      	movs	r3, #0
 800387c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d10b      	bne.n	800389c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003888:	f043 0220 	orr.w	r2, r3, #32
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e0be      	b.n	8003a1a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff ff4f 	bl	8003742 <LL_ADC_REG_IsConversionOngoing>
 80038a4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff ff49 	bl	8003742 <LL_ADC_REG_IsConversionOngoing>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f040 80a0 	bne.w	80039f8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80038b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	f040 809c 	bne.w	80039f8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038c8:	d004      	beq.n	80038d4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a55      	ldr	r2, [pc, #340]	@ (8003a24 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d101      	bne.n	80038d8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80038d4:	4b56      	ldr	r3, [pc, #344]	@ (8003a30 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80038d6:	e000      	b.n	80038da <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80038d8:	4b56      	ldr	r3, [pc, #344]	@ (8003a34 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80038da:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d04b      	beq.n	800397c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80038e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	6859      	ldr	r1, [r3, #4]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80038f6:	035b      	lsls	r3, r3, #13
 80038f8:	430b      	orrs	r3, r1
 80038fa:	431a      	orrs	r2, r3
 80038fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038fe:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003908:	d004      	beq.n	8003914 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a45      	ldr	r2, [pc, #276]	@ (8003a24 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d10f      	bne.n	8003934 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003914:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003918:	f7ff fed3 	bl	80036c2 <LL_ADC_IsEnabled>
 800391c:	4604      	mov	r4, r0
 800391e:	4841      	ldr	r0, [pc, #260]	@ (8003a24 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003920:	f7ff fecf 	bl	80036c2 <LL_ADC_IsEnabled>
 8003924:	4603      	mov	r3, r0
 8003926:	4323      	orrs	r3, r4
 8003928:	2b00      	cmp	r3, #0
 800392a:	bf0c      	ite	eq
 800392c:	2301      	moveq	r3, #1
 800392e:	2300      	movne	r3, #0
 8003930:	b2db      	uxtb	r3, r3
 8003932:	e012      	b.n	800395a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003934:	483c      	ldr	r0, [pc, #240]	@ (8003a28 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003936:	f7ff fec4 	bl	80036c2 <LL_ADC_IsEnabled>
 800393a:	4604      	mov	r4, r0
 800393c:	483b      	ldr	r0, [pc, #236]	@ (8003a2c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800393e:	f7ff fec0 	bl	80036c2 <LL_ADC_IsEnabled>
 8003942:	4603      	mov	r3, r0
 8003944:	431c      	orrs	r4, r3
 8003946:	483c      	ldr	r0, [pc, #240]	@ (8003a38 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003948:	f7ff febb 	bl	80036c2 <LL_ADC_IsEnabled>
 800394c:	4603      	mov	r3, r0
 800394e:	4323      	orrs	r3, r4
 8003950:	2b00      	cmp	r3, #0
 8003952:	bf0c      	ite	eq
 8003954:	2301      	moveq	r3, #1
 8003956:	2300      	movne	r3, #0
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b00      	cmp	r3, #0
 800395c:	d056      	beq.n	8003a0c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800395e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003966:	f023 030f 	bic.w	r3, r3, #15
 800396a:	683a      	ldr	r2, [r7, #0]
 800396c:	6811      	ldr	r1, [r2, #0]
 800396e:	683a      	ldr	r2, [r7, #0]
 8003970:	6892      	ldr	r2, [r2, #8]
 8003972:	430a      	orrs	r2, r1
 8003974:	431a      	orrs	r2, r3
 8003976:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003978:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800397a:	e047      	b.n	8003a0c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800397c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003984:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003986:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003990:	d004      	beq.n	800399c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a23      	ldr	r2, [pc, #140]	@ (8003a24 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d10f      	bne.n	80039bc <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800399c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80039a0:	f7ff fe8f 	bl	80036c2 <LL_ADC_IsEnabled>
 80039a4:	4604      	mov	r4, r0
 80039a6:	481f      	ldr	r0, [pc, #124]	@ (8003a24 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80039a8:	f7ff fe8b 	bl	80036c2 <LL_ADC_IsEnabled>
 80039ac:	4603      	mov	r3, r0
 80039ae:	4323      	orrs	r3, r4
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	bf0c      	ite	eq
 80039b4:	2301      	moveq	r3, #1
 80039b6:	2300      	movne	r3, #0
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	e012      	b.n	80039e2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80039bc:	481a      	ldr	r0, [pc, #104]	@ (8003a28 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80039be:	f7ff fe80 	bl	80036c2 <LL_ADC_IsEnabled>
 80039c2:	4604      	mov	r4, r0
 80039c4:	4819      	ldr	r0, [pc, #100]	@ (8003a2c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80039c6:	f7ff fe7c 	bl	80036c2 <LL_ADC_IsEnabled>
 80039ca:	4603      	mov	r3, r0
 80039cc:	431c      	orrs	r4, r3
 80039ce:	481a      	ldr	r0, [pc, #104]	@ (8003a38 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80039d0:	f7ff fe77 	bl	80036c2 <LL_ADC_IsEnabled>
 80039d4:	4603      	mov	r3, r0
 80039d6:	4323      	orrs	r3, r4
 80039d8:	2b00      	cmp	r3, #0
 80039da:	bf0c      	ite	eq
 80039dc:	2301      	moveq	r3, #1
 80039de:	2300      	movne	r3, #0
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d012      	beq.n	8003a0c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80039e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80039ee:	f023 030f 	bic.w	r3, r3, #15
 80039f2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80039f4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039f6:	e009      	b.n	8003a0c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039fc:	f043 0220 	orr.w	r2, r3, #32
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003a0a:	e000      	b.n	8003a0e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a0c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003a16:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3784      	adds	r7, #132	@ 0x84
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd90      	pop	{r4, r7, pc}
 8003a22:	bf00      	nop
 8003a24:	50000100 	.word	0x50000100
 8003a28:	50000400 	.word	0x50000400
 8003a2c:	50000500 	.word	0x50000500
 8003a30:	50000300 	.word	0x50000300
 8003a34:	50000700 	.word	0x50000700
 8003a38:	50000600 	.word	0x50000600

08003a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b085      	sub	sp, #20
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f003 0307 	and.w	r3, r3, #7
 8003a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003a80 <__NVIC_SetPriorityGrouping+0x44>)
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a52:	68ba      	ldr	r2, [r7, #8]
 8003a54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a58:	4013      	ands	r3, r2
 8003a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a6e:	4a04      	ldr	r2, [pc, #16]	@ (8003a80 <__NVIC_SetPriorityGrouping+0x44>)
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	60d3      	str	r3, [r2, #12]
}
 8003a74:	bf00      	nop
 8003a76:	3714      	adds	r7, #20
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr
 8003a80:	e000ed00 	.word	0xe000ed00

08003a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a84:	b480      	push	{r7}
 8003a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a88:	4b04      	ldr	r3, [pc, #16]	@ (8003a9c <__NVIC_GetPriorityGrouping+0x18>)
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	0a1b      	lsrs	r3, r3, #8
 8003a8e:	f003 0307 	and.w	r3, r3, #7
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr
 8003a9c:	e000ed00 	.word	0xe000ed00

08003aa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	db0b      	blt.n	8003aca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ab2:	79fb      	ldrb	r3, [r7, #7]
 8003ab4:	f003 021f 	and.w	r2, r3, #31
 8003ab8:	4907      	ldr	r1, [pc, #28]	@ (8003ad8 <__NVIC_EnableIRQ+0x38>)
 8003aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003abe:	095b      	lsrs	r3, r3, #5
 8003ac0:	2001      	movs	r0, #1
 8003ac2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003aca:	bf00      	nop
 8003acc:	370c      	adds	r7, #12
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	e000e100 	.word	0xe000e100

08003adc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	6039      	str	r1, [r7, #0]
 8003ae6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	db0a      	blt.n	8003b06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	b2da      	uxtb	r2, r3
 8003af4:	490c      	ldr	r1, [pc, #48]	@ (8003b28 <__NVIC_SetPriority+0x4c>)
 8003af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003afa:	0112      	lsls	r2, r2, #4
 8003afc:	b2d2      	uxtb	r2, r2
 8003afe:	440b      	add	r3, r1
 8003b00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b04:	e00a      	b.n	8003b1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	b2da      	uxtb	r2, r3
 8003b0a:	4908      	ldr	r1, [pc, #32]	@ (8003b2c <__NVIC_SetPriority+0x50>)
 8003b0c:	79fb      	ldrb	r3, [r7, #7]
 8003b0e:	f003 030f 	and.w	r3, r3, #15
 8003b12:	3b04      	subs	r3, #4
 8003b14:	0112      	lsls	r2, r2, #4
 8003b16:	b2d2      	uxtb	r2, r2
 8003b18:	440b      	add	r3, r1
 8003b1a:	761a      	strb	r2, [r3, #24]
}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr
 8003b28:	e000e100 	.word	0xe000e100
 8003b2c:	e000ed00 	.word	0xe000ed00

08003b30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b089      	sub	sp, #36	@ 0x24
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f003 0307 	and.w	r3, r3, #7
 8003b42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	f1c3 0307 	rsb	r3, r3, #7
 8003b4a:	2b04      	cmp	r3, #4
 8003b4c:	bf28      	it	cs
 8003b4e:	2304      	movcs	r3, #4
 8003b50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	3304      	adds	r3, #4
 8003b56:	2b06      	cmp	r3, #6
 8003b58:	d902      	bls.n	8003b60 <NVIC_EncodePriority+0x30>
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	3b03      	subs	r3, #3
 8003b5e:	e000      	b.n	8003b62 <NVIC_EncodePriority+0x32>
 8003b60:	2300      	movs	r3, #0
 8003b62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b64:	f04f 32ff 	mov.w	r2, #4294967295
 8003b68:	69bb      	ldr	r3, [r7, #24]
 8003b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6e:	43da      	mvns	r2, r3
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	401a      	ands	r2, r3
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b78:	f04f 31ff 	mov.w	r1, #4294967295
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b82:	43d9      	mvns	r1, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b88:	4313      	orrs	r3, r2
         );
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3724      	adds	r7, #36	@ 0x24
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr
	...

08003b98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	3b01      	subs	r3, #1
 8003ba4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ba8:	d301      	bcc.n	8003bae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003baa:	2301      	movs	r3, #1
 8003bac:	e00f      	b.n	8003bce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bae:	4a0a      	ldr	r2, [pc, #40]	@ (8003bd8 <SysTick_Config+0x40>)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003bb6:	210f      	movs	r1, #15
 8003bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bbc:	f7ff ff8e 	bl	8003adc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bc0:	4b05      	ldr	r3, [pc, #20]	@ (8003bd8 <SysTick_Config+0x40>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bc6:	4b04      	ldr	r3, [pc, #16]	@ (8003bd8 <SysTick_Config+0x40>)
 8003bc8:	2207      	movs	r2, #7
 8003bca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3708      	adds	r7, #8
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	e000e010 	.word	0xe000e010

08003bdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f7ff ff29 	bl	8003a3c <__NVIC_SetPriorityGrouping>
}
 8003bea:	bf00      	nop
 8003bec:	3708      	adds	r7, #8
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b086      	sub	sp, #24
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	60b9      	str	r1, [r7, #8]
 8003bfc:	607a      	str	r2, [r7, #4]
 8003bfe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c00:	f7ff ff40 	bl	8003a84 <__NVIC_GetPriorityGrouping>
 8003c04:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	68b9      	ldr	r1, [r7, #8]
 8003c0a:	6978      	ldr	r0, [r7, #20]
 8003c0c:	f7ff ff90 	bl	8003b30 <NVIC_EncodePriority>
 8003c10:	4602      	mov	r2, r0
 8003c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c16:	4611      	mov	r1, r2
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f7ff ff5f 	bl	8003adc <__NVIC_SetPriority>
}
 8003c1e:	bf00      	nop
 8003c20:	3718      	adds	r7, #24
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}

08003c26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c26:	b580      	push	{r7, lr}
 8003c28:	b082      	sub	sp, #8
 8003c2a:	af00      	add	r7, sp, #0
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c34:	4618      	mov	r0, r3
 8003c36:	f7ff ff33 	bl	8003aa0 <__NVIC_EnableIRQ>
}
 8003c3a:	bf00      	nop
 8003c3c:	3708      	adds	r7, #8
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b082      	sub	sp, #8
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f7ff ffa4 	bl	8003b98 <SysTick_Config>
 8003c50:	4603      	mov	r3, r0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3708      	adds	r7, #8
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
	...

08003c5c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d101      	bne.n	8003c6e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e08d      	b.n	8003d8a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	461a      	mov	r2, r3
 8003c74:	4b47      	ldr	r3, [pc, #284]	@ (8003d94 <HAL_DMA_Init+0x138>)
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d80f      	bhi.n	8003c9a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	461a      	mov	r2, r3
 8003c80:	4b45      	ldr	r3, [pc, #276]	@ (8003d98 <HAL_DMA_Init+0x13c>)
 8003c82:	4413      	add	r3, r2
 8003c84:	4a45      	ldr	r2, [pc, #276]	@ (8003d9c <HAL_DMA_Init+0x140>)
 8003c86:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8a:	091b      	lsrs	r3, r3, #4
 8003c8c:	009a      	lsls	r2, r3, #2
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a42      	ldr	r2, [pc, #264]	@ (8003da0 <HAL_DMA_Init+0x144>)
 8003c96:	641a      	str	r2, [r3, #64]	@ 0x40
 8003c98:	e00e      	b.n	8003cb8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	4b40      	ldr	r3, [pc, #256]	@ (8003da4 <HAL_DMA_Init+0x148>)
 8003ca2:	4413      	add	r3, r2
 8003ca4:	4a3d      	ldr	r2, [pc, #244]	@ (8003d9c <HAL_DMA_Init+0x140>)
 8003ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8003caa:	091b      	lsrs	r3, r3, #4
 8003cac:	009a      	lsls	r2, r3, #2
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a3c      	ldr	r2, [pc, #240]	@ (8003da8 <HAL_DMA_Init+0x14c>)
 8003cb6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2202      	movs	r2, #2
 8003cbc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003cce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cd2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003cdc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ce8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cf4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a1b      	ldr	r3, [r3, #32]
 8003cfa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68fa      	ldr	r2, [r7, #12]
 8003d08:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f000 fa76 	bl	80041fc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d18:	d102      	bne.n	8003d20 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685a      	ldr	r2, [r3, #4]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d28:	b2d2      	uxtb	r2, r2
 8003d2a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003d34:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d010      	beq.n	8003d60 <HAL_DMA_Init+0x104>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b04      	cmp	r3, #4
 8003d44:	d80c      	bhi.n	8003d60 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 fa96 	bl	8004278 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d50:	2200      	movs	r2, #0
 8003d52:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003d5c:	605a      	str	r2, [r3, #4]
 8003d5e:	e008      	b.n	8003d72 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	40020407 	.word	0x40020407
 8003d98:	bffdfff8 	.word	0xbffdfff8
 8003d9c:	cccccccd 	.word	0xcccccccd
 8003da0:	40020000 	.word	0x40020000
 8003da4:	bffdfbf8 	.word	0xbffdfbf8
 8003da8:	40020400 	.word	0x40020400

08003dac <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b086      	sub	sp, #24
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	607a      	str	r2, [r7, #4]
 8003db8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d101      	bne.n	8003dcc <HAL_DMA_Start_IT+0x20>
 8003dc8:	2302      	movs	r3, #2
 8003dca:	e066      	b.n	8003e9a <HAL_DMA_Start_IT+0xee>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d155      	bne.n	8003e8c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2202      	movs	r2, #2
 8003de4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f022 0201 	bic.w	r2, r2, #1
 8003dfc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	68b9      	ldr	r1, [r7, #8]
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f000 f9bb 	bl	8004180 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d008      	beq.n	8003e24 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 020e 	orr.w	r2, r2, #14
 8003e20:	601a      	str	r2, [r3, #0]
 8003e22:	e00f      	b.n	8003e44 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f022 0204 	bic.w	r2, r2, #4
 8003e32:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f042 020a 	orr.w	r2, r2, #10
 8003e42:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d007      	beq.n	8003e62 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e60:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d007      	beq.n	8003e7a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e78:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f042 0201 	orr.w	r2, r2, #1
 8003e88:	601a      	str	r2, [r3, #0]
 8003e8a:	e005      	b.n	8003e98 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003e94:	2302      	movs	r3, #2
 8003e96:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003e98:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3718      	adds	r7, #24
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003ea2:	b480      	push	{r7}
 8003ea4:	b085      	sub	sp, #20
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d005      	beq.n	8003ec6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2204      	movs	r2, #4
 8003ebe:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	73fb      	strb	r3, [r7, #15]
 8003ec4:	e037      	b.n	8003f36 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f022 020e 	bic.w	r2, r2, #14
 8003ed4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ee0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ee4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f022 0201 	bic.w	r2, r2, #1
 8003ef4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efa:	f003 021f 	and.w	r2, r3, #31
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f02:	2101      	movs	r1, #1
 8003f04:	fa01 f202 	lsl.w	r2, r1, r2
 8003f08:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003f12:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00c      	beq.n	8003f36 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f26:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f2a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003f34:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3714      	adds	r7, #20
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d00d      	beq.n	8003f88 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2204      	movs	r2, #4
 8003f70:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	73fb      	strb	r3, [r7, #15]
 8003f86:	e047      	b.n	8004018 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f022 020e 	bic.w	r2, r2, #14
 8003f96:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f022 0201 	bic.w	r2, r2, #1
 8003fa6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fb2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003fb6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fbc:	f003 021f 	and.w	r2, r3, #31
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc4:	2101      	movs	r1, #1
 8003fc6:	fa01 f202 	lsl.w	r2, r1, r2
 8003fca:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003fd4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00c      	beq.n	8003ff8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003fec:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003ff6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800400c:	2b00      	cmp	r3, #0
 800400e:	d003      	beq.n	8004018 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	4798      	blx	r3
    }
  }
  return status;
 8004018:	7bfb      	ldrb	r3, [r7, #15]
}
 800401a:	4618      	mov	r0, r3
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b084      	sub	sp, #16
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800403e:	f003 031f 	and.w	r3, r3, #31
 8004042:	2204      	movs	r2, #4
 8004044:	409a      	lsls	r2, r3
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	4013      	ands	r3, r2
 800404a:	2b00      	cmp	r3, #0
 800404c:	d026      	beq.n	800409c <HAL_DMA_IRQHandler+0x7a>
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	f003 0304 	and.w	r3, r3, #4
 8004054:	2b00      	cmp	r3, #0
 8004056:	d021      	beq.n	800409c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0320 	and.w	r3, r3, #32
 8004062:	2b00      	cmp	r3, #0
 8004064:	d107      	bne.n	8004076 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 0204 	bic.w	r2, r2, #4
 8004074:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800407a:	f003 021f 	and.w	r2, r3, #31
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004082:	2104      	movs	r1, #4
 8004084:	fa01 f202 	lsl.w	r2, r1, r2
 8004088:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408e:	2b00      	cmp	r3, #0
 8004090:	d071      	beq.n	8004176 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800409a:	e06c      	b.n	8004176 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040a0:	f003 031f 	and.w	r3, r3, #31
 80040a4:	2202      	movs	r2, #2
 80040a6:	409a      	lsls	r2, r3
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	4013      	ands	r3, r2
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d02e      	beq.n	800410e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d029      	beq.n	800410e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0320 	and.w	r3, r3, #32
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d10b      	bne.n	80040e0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f022 020a 	bic.w	r2, r2, #10
 80040d6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e4:	f003 021f 	and.w	r2, r3, #31
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ec:	2102      	movs	r1, #2
 80040ee:	fa01 f202 	lsl.w	r2, r1, r2
 80040f2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004100:	2b00      	cmp	r3, #0
 8004102:	d038      	beq.n	8004176 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800410c:	e033      	b.n	8004176 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004112:	f003 031f 	and.w	r3, r3, #31
 8004116:	2208      	movs	r2, #8
 8004118:	409a      	lsls	r2, r3
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	4013      	ands	r3, r2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d02a      	beq.n	8004178 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	f003 0308 	and.w	r3, r3, #8
 8004128:	2b00      	cmp	r3, #0
 800412a:	d025      	beq.n	8004178 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f022 020e 	bic.w	r2, r2, #14
 800413a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004140:	f003 021f 	and.w	r2, r3, #31
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004148:	2101      	movs	r1, #1
 800414a:	fa01 f202 	lsl.w	r2, r1, r2
 800414e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2201      	movs	r2, #1
 800415a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800416a:	2b00      	cmp	r3, #0
 800416c:	d004      	beq.n	8004178 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004176:	bf00      	nop
 8004178:	bf00      	nop
}
 800417a:	3710      	adds	r7, #16
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}

08004180 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004180:	b480      	push	{r7}
 8004182:	b085      	sub	sp, #20
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	607a      	str	r2, [r7, #4]
 800418c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004196:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800419c:	2b00      	cmp	r3, #0
 800419e:	d004      	beq.n	80041aa <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80041a8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ae:	f003 021f 	and.w	r2, r3, #31
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b6:	2101      	movs	r1, #1
 80041b8:	fa01 f202 	lsl.w	r2, r1, r2
 80041bc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	683a      	ldr	r2, [r7, #0]
 80041c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	2b10      	cmp	r3, #16
 80041cc:	d108      	bne.n	80041e0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68ba      	ldr	r2, [r7, #8]
 80041dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80041de:	e007      	b.n	80041f0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	68ba      	ldr	r2, [r7, #8]
 80041e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	60da      	str	r2, [r3, #12]
}
 80041f0:	bf00      	nop
 80041f2:	3714      	adds	r7, #20
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr

080041fc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b087      	sub	sp, #28
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	461a      	mov	r2, r3
 800420a:	4b16      	ldr	r3, [pc, #88]	@ (8004264 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800420c:	429a      	cmp	r2, r3
 800420e:	d802      	bhi.n	8004216 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004210:	4b15      	ldr	r3, [pc, #84]	@ (8004268 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004212:	617b      	str	r3, [r7, #20]
 8004214:	e001      	b.n	800421a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004216:	4b15      	ldr	r3, [pc, #84]	@ (800426c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004218:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	b2db      	uxtb	r3, r3
 8004224:	3b08      	subs	r3, #8
 8004226:	4a12      	ldr	r2, [pc, #72]	@ (8004270 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004228:	fba2 2303 	umull	r2, r3, r2, r3
 800422c:	091b      	lsrs	r3, r3, #4
 800422e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004234:	089b      	lsrs	r3, r3, #2
 8004236:	009a      	lsls	r2, r3, #2
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	4413      	add	r3, r2
 800423c:	461a      	mov	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a0b      	ldr	r2, [pc, #44]	@ (8004274 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004246:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f003 031f 	and.w	r3, r3, #31
 800424e:	2201      	movs	r2, #1
 8004250:	409a      	lsls	r2, r3
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004256:	bf00      	nop
 8004258:	371c      	adds	r7, #28
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	40020407 	.word	0x40020407
 8004268:	40020800 	.word	0x40020800
 800426c:	40020820 	.word	0x40020820
 8004270:	cccccccd 	.word	0xcccccccd
 8004274:	40020880 	.word	0x40020880

08004278 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	b2db      	uxtb	r3, r3
 8004286:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004288:	68fa      	ldr	r2, [r7, #12]
 800428a:	4b0b      	ldr	r3, [pc, #44]	@ (80042b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800428c:	4413      	add	r3, r2
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	461a      	mov	r2, r3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a08      	ldr	r2, [pc, #32]	@ (80042bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800429a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	3b01      	subs	r3, #1
 80042a0:	f003 031f 	and.w	r3, r3, #31
 80042a4:	2201      	movs	r2, #1
 80042a6:	409a      	lsls	r2, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80042ac:	bf00      	nop
 80042ae:	3714      	adds	r7, #20
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr
 80042b8:	1000823f 	.word	0x1000823f
 80042bc:	40020940 	.word	0x40020940

080042c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b087      	sub	sp, #28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80042ca:	2300      	movs	r3, #0
 80042cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80042ce:	e15a      	b.n	8004586 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	2101      	movs	r1, #1
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	fa01 f303 	lsl.w	r3, r1, r3
 80042dc:	4013      	ands	r3, r2
 80042de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	f000 814c 	beq.w	8004580 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f003 0303 	and.w	r3, r3, #3
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d005      	beq.n	8004300 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d130      	bne.n	8004362 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	005b      	lsls	r3, r3, #1
 800430a:	2203      	movs	r2, #3
 800430c:	fa02 f303 	lsl.w	r3, r2, r3
 8004310:	43db      	mvns	r3, r3
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	4013      	ands	r3, r2
 8004316:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	68da      	ldr	r2, [r3, #12]
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	005b      	lsls	r3, r3, #1
 8004320:	fa02 f303 	lsl.w	r3, r2, r3
 8004324:	693a      	ldr	r2, [r7, #16]
 8004326:	4313      	orrs	r3, r2
 8004328:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	693a      	ldr	r2, [r7, #16]
 800432e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004336:	2201      	movs	r2, #1
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	fa02 f303 	lsl.w	r3, r2, r3
 800433e:	43db      	mvns	r3, r3
 8004340:	693a      	ldr	r2, [r7, #16]
 8004342:	4013      	ands	r3, r2
 8004344:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	091b      	lsrs	r3, r3, #4
 800434c:	f003 0201 	and.w	r2, r3, #1
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	fa02 f303 	lsl.w	r3, r2, r3
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	4313      	orrs	r3, r2
 800435a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f003 0303 	and.w	r3, r3, #3
 800436a:	2b03      	cmp	r3, #3
 800436c:	d017      	beq.n	800439e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	005b      	lsls	r3, r3, #1
 8004378:	2203      	movs	r2, #3
 800437a:	fa02 f303 	lsl.w	r3, r2, r3
 800437e:	43db      	mvns	r3, r3
 8004380:	693a      	ldr	r2, [r7, #16]
 8004382:	4013      	ands	r3, r2
 8004384:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	689a      	ldr	r2, [r3, #8]
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	fa02 f303 	lsl.w	r3, r2, r3
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	4313      	orrs	r3, r2
 8004396:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f003 0303 	and.w	r3, r3, #3
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d123      	bne.n	80043f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	08da      	lsrs	r2, r3, #3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	3208      	adds	r2, #8
 80043b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	f003 0307 	and.w	r3, r3, #7
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	220f      	movs	r2, #15
 80043c2:	fa02 f303 	lsl.w	r3, r2, r3
 80043c6:	43db      	mvns	r3, r3
 80043c8:	693a      	ldr	r2, [r7, #16]
 80043ca:	4013      	ands	r3, r2
 80043cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	691a      	ldr	r2, [r3, #16]
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	f003 0307 	and.w	r3, r3, #7
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	fa02 f303 	lsl.w	r3, r2, r3
 80043de:	693a      	ldr	r2, [r7, #16]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	08da      	lsrs	r2, r3, #3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	3208      	adds	r2, #8
 80043ec:	6939      	ldr	r1, [r7, #16]
 80043ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	005b      	lsls	r3, r3, #1
 80043fc:	2203      	movs	r2, #3
 80043fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004402:	43db      	mvns	r3, r3
 8004404:	693a      	ldr	r2, [r7, #16]
 8004406:	4013      	ands	r3, r2
 8004408:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	f003 0203 	and.w	r2, r3, #3
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	005b      	lsls	r3, r3, #1
 8004416:	fa02 f303 	lsl.w	r3, r2, r3
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	4313      	orrs	r3, r2
 800441e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	693a      	ldr	r2, [r7, #16]
 8004424:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800442e:	2b00      	cmp	r3, #0
 8004430:	f000 80a6 	beq.w	8004580 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004434:	4b5b      	ldr	r3, [pc, #364]	@ (80045a4 <HAL_GPIO_Init+0x2e4>)
 8004436:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004438:	4a5a      	ldr	r2, [pc, #360]	@ (80045a4 <HAL_GPIO_Init+0x2e4>)
 800443a:	f043 0301 	orr.w	r3, r3, #1
 800443e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004440:	4b58      	ldr	r3, [pc, #352]	@ (80045a4 <HAL_GPIO_Init+0x2e4>)
 8004442:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	60bb      	str	r3, [r7, #8]
 800444a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800444c:	4a56      	ldr	r2, [pc, #344]	@ (80045a8 <HAL_GPIO_Init+0x2e8>)
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	089b      	lsrs	r3, r3, #2
 8004452:	3302      	adds	r3, #2
 8004454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004458:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	f003 0303 	and.w	r3, r3, #3
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	220f      	movs	r2, #15
 8004464:	fa02 f303 	lsl.w	r3, r2, r3
 8004468:	43db      	mvns	r3, r3
 800446a:	693a      	ldr	r2, [r7, #16]
 800446c:	4013      	ands	r3, r2
 800446e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004476:	d01f      	beq.n	80044b8 <HAL_GPIO_Init+0x1f8>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a4c      	ldr	r2, [pc, #304]	@ (80045ac <HAL_GPIO_Init+0x2ec>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d019      	beq.n	80044b4 <HAL_GPIO_Init+0x1f4>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4a4b      	ldr	r2, [pc, #300]	@ (80045b0 <HAL_GPIO_Init+0x2f0>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d013      	beq.n	80044b0 <HAL_GPIO_Init+0x1f0>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a4a      	ldr	r2, [pc, #296]	@ (80045b4 <HAL_GPIO_Init+0x2f4>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d00d      	beq.n	80044ac <HAL_GPIO_Init+0x1ec>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a49      	ldr	r2, [pc, #292]	@ (80045b8 <HAL_GPIO_Init+0x2f8>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d007      	beq.n	80044a8 <HAL_GPIO_Init+0x1e8>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	4a48      	ldr	r2, [pc, #288]	@ (80045bc <HAL_GPIO_Init+0x2fc>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d101      	bne.n	80044a4 <HAL_GPIO_Init+0x1e4>
 80044a0:	2305      	movs	r3, #5
 80044a2:	e00a      	b.n	80044ba <HAL_GPIO_Init+0x1fa>
 80044a4:	2306      	movs	r3, #6
 80044a6:	e008      	b.n	80044ba <HAL_GPIO_Init+0x1fa>
 80044a8:	2304      	movs	r3, #4
 80044aa:	e006      	b.n	80044ba <HAL_GPIO_Init+0x1fa>
 80044ac:	2303      	movs	r3, #3
 80044ae:	e004      	b.n	80044ba <HAL_GPIO_Init+0x1fa>
 80044b0:	2302      	movs	r3, #2
 80044b2:	e002      	b.n	80044ba <HAL_GPIO_Init+0x1fa>
 80044b4:	2301      	movs	r3, #1
 80044b6:	e000      	b.n	80044ba <HAL_GPIO_Init+0x1fa>
 80044b8:	2300      	movs	r3, #0
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	f002 0203 	and.w	r2, r2, #3
 80044c0:	0092      	lsls	r2, r2, #2
 80044c2:	4093      	lsls	r3, r2
 80044c4:	693a      	ldr	r2, [r7, #16]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044ca:	4937      	ldr	r1, [pc, #220]	@ (80045a8 <HAL_GPIO_Init+0x2e8>)
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	089b      	lsrs	r3, r3, #2
 80044d0:	3302      	adds	r3, #2
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80044d8:	4b39      	ldr	r3, [pc, #228]	@ (80045c0 <HAL_GPIO_Init+0x300>)
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	43db      	mvns	r3, r3
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	4013      	ands	r3, r2
 80044e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d003      	beq.n	80044fc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80044fc:	4a30      	ldr	r2, [pc, #192]	@ (80045c0 <HAL_GPIO_Init+0x300>)
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004502:	4b2f      	ldr	r3, [pc, #188]	@ (80045c0 <HAL_GPIO_Init+0x300>)
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	43db      	mvns	r3, r3
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	4013      	ands	r3, r2
 8004510:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d003      	beq.n	8004526 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800451e:	693a      	ldr	r2, [r7, #16]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	4313      	orrs	r3, r2
 8004524:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004526:	4a26      	ldr	r2, [pc, #152]	@ (80045c0 <HAL_GPIO_Init+0x300>)
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800452c:	4b24      	ldr	r3, [pc, #144]	@ (80045c0 <HAL_GPIO_Init+0x300>)
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	43db      	mvns	r3, r3
 8004536:	693a      	ldr	r2, [r7, #16]
 8004538:	4013      	ands	r3, r2
 800453a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004544:	2b00      	cmp	r3, #0
 8004546:	d003      	beq.n	8004550 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004548:	693a      	ldr	r2, [r7, #16]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	4313      	orrs	r3, r2
 800454e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004550:	4a1b      	ldr	r2, [pc, #108]	@ (80045c0 <HAL_GPIO_Init+0x300>)
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004556:	4b1a      	ldr	r3, [pc, #104]	@ (80045c0 <HAL_GPIO_Init+0x300>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	43db      	mvns	r3, r3
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	4013      	ands	r3, r2
 8004564:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d003      	beq.n	800457a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	4313      	orrs	r3, r2
 8004578:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800457a:	4a11      	ldr	r2, [pc, #68]	@ (80045c0 <HAL_GPIO_Init+0x300>)
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	3301      	adds	r3, #1
 8004584:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	fa22 f303 	lsr.w	r3, r2, r3
 8004590:	2b00      	cmp	r3, #0
 8004592:	f47f ae9d 	bne.w	80042d0 <HAL_GPIO_Init+0x10>
  }
}
 8004596:	bf00      	nop
 8004598:	bf00      	nop
 800459a:	371c      	adds	r7, #28
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr
 80045a4:	40021000 	.word	0x40021000
 80045a8:	40010000 	.word	0x40010000
 80045ac:	48000400 	.word	0x48000400
 80045b0:	48000800 	.word	0x48000800
 80045b4:	48000c00 	.word	0x48000c00
 80045b8:	48001000 	.word	0x48001000
 80045bc:	48001400 	.word	0x48001400
 80045c0:	40010400 	.word	0x40010400

080045c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	460b      	mov	r3, r1
 80045ce:	807b      	strh	r3, [r7, #2]
 80045d0:	4613      	mov	r3, r2
 80045d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80045d4:	787b      	ldrb	r3, [r7, #1]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d003      	beq.n	80045e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80045da:	887a      	ldrh	r2, [r7, #2]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80045e0:	e002      	b.n	80045e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80045e2:	887a      	ldrh	r2, [r7, #2]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80045e8:	bf00      	nop
 80045ea:	370c      	adds	r7, #12
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr

080045f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b082      	sub	sp, #8
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	4603      	mov	r3, r0
 80045fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80045fe:	4b08      	ldr	r3, [pc, #32]	@ (8004620 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004600:	695a      	ldr	r2, [r3, #20]
 8004602:	88fb      	ldrh	r3, [r7, #6]
 8004604:	4013      	ands	r3, r2
 8004606:	2b00      	cmp	r3, #0
 8004608:	d006      	beq.n	8004618 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800460a:	4a05      	ldr	r2, [pc, #20]	@ (8004620 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800460c:	88fb      	ldrh	r3, [r7, #6]
 800460e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004610:	88fb      	ldrh	r3, [r7, #6]
 8004612:	4618      	mov	r0, r3
 8004614:	f000 f806 	bl	8004624 <HAL_GPIO_EXTI_Callback>
  }
}
 8004618:	bf00      	nop
 800461a:	3708      	adds	r7, #8
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	40010400 	.word	0x40010400

08004624 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	4603      	mov	r3, r0
 800462c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800462e:	bf00      	nop
 8004630:	370c      	adds	r7, #12
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
	...

0800463c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800463c:	b480      	push	{r7}
 800463e:	b085      	sub	sp, #20
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d141      	bne.n	80046ce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800464a:	4b4b      	ldr	r3, [pc, #300]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004656:	d131      	bne.n	80046bc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004658:	4b47      	ldr	r3, [pc, #284]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800465a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800465e:	4a46      	ldr	r2, [pc, #280]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004660:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004664:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004668:	4b43      	ldr	r3, [pc, #268]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004670:	4a41      	ldr	r2, [pc, #260]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004672:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004676:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004678:	4b40      	ldr	r3, [pc, #256]	@ (800477c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2232      	movs	r2, #50	@ 0x32
 800467e:	fb02 f303 	mul.w	r3, r2, r3
 8004682:	4a3f      	ldr	r2, [pc, #252]	@ (8004780 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004684:	fba2 2303 	umull	r2, r3, r2, r3
 8004688:	0c9b      	lsrs	r3, r3, #18
 800468a:	3301      	adds	r3, #1
 800468c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800468e:	e002      	b.n	8004696 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	3b01      	subs	r3, #1
 8004694:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004696:	4b38      	ldr	r3, [pc, #224]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800469e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046a2:	d102      	bne.n	80046aa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d1f2      	bne.n	8004690 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046aa:	4b33      	ldr	r3, [pc, #204]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046b6:	d158      	bne.n	800476a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80046b8:	2303      	movs	r3, #3
 80046ba:	e057      	b.n	800476c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046bc:	4b2e      	ldr	r3, [pc, #184]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046c2:	4a2d      	ldr	r2, [pc, #180]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80046cc:	e04d      	b.n	800476a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046d4:	d141      	bne.n	800475a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80046d6:	4b28      	ldr	r3, [pc, #160]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046e2:	d131      	bne.n	8004748 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046e4:	4b24      	ldr	r3, [pc, #144]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046ea:	4a23      	ldr	r2, [pc, #140]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80046f4:	4b20      	ldr	r3, [pc, #128]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046fc:	4a1e      	ldr	r2, [pc, #120]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004702:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004704:	4b1d      	ldr	r3, [pc, #116]	@ (800477c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2232      	movs	r2, #50	@ 0x32
 800470a:	fb02 f303 	mul.w	r3, r2, r3
 800470e:	4a1c      	ldr	r2, [pc, #112]	@ (8004780 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004710:	fba2 2303 	umull	r2, r3, r2, r3
 8004714:	0c9b      	lsrs	r3, r3, #18
 8004716:	3301      	adds	r3, #1
 8004718:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800471a:	e002      	b.n	8004722 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	3b01      	subs	r3, #1
 8004720:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004722:	4b15      	ldr	r3, [pc, #84]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004724:	695b      	ldr	r3, [r3, #20]
 8004726:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800472a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800472e:	d102      	bne.n	8004736 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d1f2      	bne.n	800471c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004736:	4b10      	ldr	r3, [pc, #64]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800473e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004742:	d112      	bne.n	800476a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004744:	2303      	movs	r3, #3
 8004746:	e011      	b.n	800476c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004748:	4b0b      	ldr	r3, [pc, #44]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800474a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800474e:	4a0a      	ldr	r2, [pc, #40]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004754:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004758:	e007      	b.n	800476a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800475a:	4b07      	ldr	r3, [pc, #28]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004762:	4a05      	ldr	r2, [pc, #20]	@ (8004778 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004764:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004768:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800476a:	2300      	movs	r3, #0
}
 800476c:	4618      	mov	r0, r3
 800476e:	3714      	adds	r7, #20
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr
 8004778:	40007000 	.word	0x40007000
 800477c:	20000008 	.word	0x20000008
 8004780:	431bde83 	.word	0x431bde83

08004784 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004788:	4b05      	ldr	r3, [pc, #20]	@ (80047a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	4a04      	ldr	r2, [pc, #16]	@ (80047a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800478e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004792:	6093      	str	r3, [r2, #8]
}
 8004794:	bf00      	nop
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	40007000 	.word	0x40007000

080047a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b088      	sub	sp, #32
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d101      	bne.n	80047b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e2fe      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0301 	and.w	r3, r3, #1
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d075      	beq.n	80048ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047c2:	4b97      	ldr	r3, [pc, #604]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	f003 030c 	and.w	r3, r3, #12
 80047ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047cc:	4b94      	ldr	r3, [pc, #592]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	f003 0303 	and.w	r3, r3, #3
 80047d4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	2b0c      	cmp	r3, #12
 80047da:	d102      	bne.n	80047e2 <HAL_RCC_OscConfig+0x3e>
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	2b03      	cmp	r3, #3
 80047e0:	d002      	beq.n	80047e8 <HAL_RCC_OscConfig+0x44>
 80047e2:	69bb      	ldr	r3, [r7, #24]
 80047e4:	2b08      	cmp	r3, #8
 80047e6:	d10b      	bne.n	8004800 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047e8:	4b8d      	ldr	r3, [pc, #564]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d05b      	beq.n	80048ac <HAL_RCC_OscConfig+0x108>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d157      	bne.n	80048ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e2d9      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004808:	d106      	bne.n	8004818 <HAL_RCC_OscConfig+0x74>
 800480a:	4b85      	ldr	r3, [pc, #532]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a84      	ldr	r2, [pc, #528]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 8004810:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004814:	6013      	str	r3, [r2, #0]
 8004816:	e01d      	b.n	8004854 <HAL_RCC_OscConfig+0xb0>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004820:	d10c      	bne.n	800483c <HAL_RCC_OscConfig+0x98>
 8004822:	4b7f      	ldr	r3, [pc, #508]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a7e      	ldr	r2, [pc, #504]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 8004828:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800482c:	6013      	str	r3, [r2, #0]
 800482e:	4b7c      	ldr	r3, [pc, #496]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a7b      	ldr	r2, [pc, #492]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 8004834:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004838:	6013      	str	r3, [r2, #0]
 800483a:	e00b      	b.n	8004854 <HAL_RCC_OscConfig+0xb0>
 800483c:	4b78      	ldr	r3, [pc, #480]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a77      	ldr	r2, [pc, #476]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 8004842:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004846:	6013      	str	r3, [r2, #0]
 8004848:	4b75      	ldr	r3, [pc, #468]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a74      	ldr	r2, [pc, #464]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 800484e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004852:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d013      	beq.n	8004884 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800485c:	f7fd fc6a 	bl	8002134 <HAL_GetTick>
 8004860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004862:	e008      	b.n	8004876 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004864:	f7fd fc66 	bl	8002134 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	2b64      	cmp	r3, #100	@ 0x64
 8004870:	d901      	bls.n	8004876 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004872:	2303      	movs	r3, #3
 8004874:	e29e      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004876:	4b6a      	ldr	r3, [pc, #424]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800487e:	2b00      	cmp	r3, #0
 8004880:	d0f0      	beq.n	8004864 <HAL_RCC_OscConfig+0xc0>
 8004882:	e014      	b.n	80048ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004884:	f7fd fc56 	bl	8002134 <HAL_GetTick>
 8004888:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800488a:	e008      	b.n	800489e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800488c:	f7fd fc52 	bl	8002134 <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	2b64      	cmp	r3, #100	@ 0x64
 8004898:	d901      	bls.n	800489e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e28a      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800489e:	4b60      	ldr	r3, [pc, #384]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d1f0      	bne.n	800488c <HAL_RCC_OscConfig+0xe8>
 80048aa:	e000      	b.n	80048ae <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0302 	and.w	r3, r3, #2
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d075      	beq.n	80049a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048ba:	4b59      	ldr	r3, [pc, #356]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f003 030c 	and.w	r3, r3, #12
 80048c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048c4:	4b56      	ldr	r3, [pc, #344]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	f003 0303 	and.w	r3, r3, #3
 80048cc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	2b0c      	cmp	r3, #12
 80048d2:	d102      	bne.n	80048da <HAL_RCC_OscConfig+0x136>
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d002      	beq.n	80048e0 <HAL_RCC_OscConfig+0x13c>
 80048da:	69bb      	ldr	r3, [r7, #24]
 80048dc:	2b04      	cmp	r3, #4
 80048de:	d11f      	bne.n	8004920 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048e0:	4b4f      	ldr	r3, [pc, #316]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d005      	beq.n	80048f8 <HAL_RCC_OscConfig+0x154>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d101      	bne.n	80048f8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e25d      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048f8:	4b49      	ldr	r3, [pc, #292]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	691b      	ldr	r3, [r3, #16]
 8004904:	061b      	lsls	r3, r3, #24
 8004906:	4946      	ldr	r1, [pc, #280]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 8004908:	4313      	orrs	r3, r2
 800490a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800490c:	4b45      	ldr	r3, [pc, #276]	@ (8004a24 <HAL_RCC_OscConfig+0x280>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4618      	mov	r0, r3
 8004912:	f7fd fbc3 	bl	800209c <HAL_InitTick>
 8004916:	4603      	mov	r3, r0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d043      	beq.n	80049a4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e249      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d023      	beq.n	8004970 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004928:	4b3d      	ldr	r3, [pc, #244]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a3c      	ldr	r2, [pc, #240]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 800492e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004932:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004934:	f7fd fbfe 	bl	8002134 <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800493a:	e008      	b.n	800494e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800493c:	f7fd fbfa 	bl	8002134 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b02      	cmp	r3, #2
 8004948:	d901      	bls.n	800494e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e232      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800494e:	4b34      	ldr	r3, [pc, #208]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004956:	2b00      	cmp	r3, #0
 8004958:	d0f0      	beq.n	800493c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800495a:	4b31      	ldr	r3, [pc, #196]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	061b      	lsls	r3, r3, #24
 8004968:	492d      	ldr	r1, [pc, #180]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 800496a:	4313      	orrs	r3, r2
 800496c:	604b      	str	r3, [r1, #4]
 800496e:	e01a      	b.n	80049a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004970:	4b2b      	ldr	r3, [pc, #172]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a2a      	ldr	r2, [pc, #168]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 8004976:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800497a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800497c:	f7fd fbda 	bl	8002134 <HAL_GetTick>
 8004980:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004982:	e008      	b.n	8004996 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004984:	f7fd fbd6 	bl	8002134 <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2b02      	cmp	r3, #2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e20e      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004996:	4b22      	ldr	r3, [pc, #136]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1f0      	bne.n	8004984 <HAL_RCC_OscConfig+0x1e0>
 80049a2:	e000      	b.n	80049a6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0308 	and.w	r3, r3, #8
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d041      	beq.n	8004a36 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	695b      	ldr	r3, [r3, #20]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d01c      	beq.n	80049f4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049ba:	4b19      	ldr	r3, [pc, #100]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 80049bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049c0:	4a17      	ldr	r2, [pc, #92]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 80049c2:	f043 0301 	orr.w	r3, r3, #1
 80049c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ca:	f7fd fbb3 	bl	8002134 <HAL_GetTick>
 80049ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049d0:	e008      	b.n	80049e4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049d2:	f7fd fbaf 	bl	8002134 <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d901      	bls.n	80049e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80049e0:	2303      	movs	r3, #3
 80049e2:	e1e7      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049e4:	4b0e      	ldr	r3, [pc, #56]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 80049e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049ea:	f003 0302 	and.w	r3, r3, #2
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d0ef      	beq.n	80049d2 <HAL_RCC_OscConfig+0x22e>
 80049f2:	e020      	b.n	8004a36 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 80049f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049fa:	4a09      	ldr	r2, [pc, #36]	@ (8004a20 <HAL_RCC_OscConfig+0x27c>)
 80049fc:	f023 0301 	bic.w	r3, r3, #1
 8004a00:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a04:	f7fd fb96 	bl	8002134 <HAL_GetTick>
 8004a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a0a:	e00d      	b.n	8004a28 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a0c:	f7fd fb92 	bl	8002134 <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d906      	bls.n	8004a28 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e1ca      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
 8004a1e:	bf00      	nop
 8004a20:	40021000 	.word	0x40021000
 8004a24:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a28:	4b8c      	ldr	r3, [pc, #560]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004a2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a2e:	f003 0302 	and.w	r3, r3, #2
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d1ea      	bne.n	8004a0c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0304 	and.w	r3, r3, #4
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	f000 80a6 	beq.w	8004b90 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a44:	2300      	movs	r3, #0
 8004a46:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a48:	4b84      	ldr	r3, [pc, #528]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d101      	bne.n	8004a58 <HAL_RCC_OscConfig+0x2b4>
 8004a54:	2301      	movs	r3, #1
 8004a56:	e000      	b.n	8004a5a <HAL_RCC_OscConfig+0x2b6>
 8004a58:	2300      	movs	r3, #0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00d      	beq.n	8004a7a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a5e:	4b7f      	ldr	r3, [pc, #508]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a62:	4a7e      	ldr	r2, [pc, #504]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004a64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a68:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a6a:	4b7c      	ldr	r3, [pc, #496]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a72:	60fb      	str	r3, [r7, #12]
 8004a74:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004a76:	2301      	movs	r3, #1
 8004a78:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a7a:	4b79      	ldr	r3, [pc, #484]	@ (8004c60 <HAL_RCC_OscConfig+0x4bc>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d118      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a86:	4b76      	ldr	r3, [pc, #472]	@ (8004c60 <HAL_RCC_OscConfig+0x4bc>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a75      	ldr	r2, [pc, #468]	@ (8004c60 <HAL_RCC_OscConfig+0x4bc>)
 8004a8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a92:	f7fd fb4f 	bl	8002134 <HAL_GetTick>
 8004a96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a98:	e008      	b.n	8004aac <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a9a:	f7fd fb4b 	bl	8002134 <HAL_GetTick>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	d901      	bls.n	8004aac <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	e183      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004aac:	4b6c      	ldr	r3, [pc, #432]	@ (8004c60 <HAL_RCC_OscConfig+0x4bc>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d0f0      	beq.n	8004a9a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d108      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x32e>
 8004ac0:	4b66      	ldr	r3, [pc, #408]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ac6:	4a65      	ldr	r2, [pc, #404]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004ac8:	f043 0301 	orr.w	r3, r3, #1
 8004acc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ad0:	e024      	b.n	8004b1c <HAL_RCC_OscConfig+0x378>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	2b05      	cmp	r3, #5
 8004ad8:	d110      	bne.n	8004afc <HAL_RCC_OscConfig+0x358>
 8004ada:	4b60      	ldr	r3, [pc, #384]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae0:	4a5e      	ldr	r2, [pc, #376]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004ae2:	f043 0304 	orr.w	r3, r3, #4
 8004ae6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004aea:	4b5c      	ldr	r3, [pc, #368]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004af0:	4a5a      	ldr	r2, [pc, #360]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004af2:	f043 0301 	orr.w	r3, r3, #1
 8004af6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004afa:	e00f      	b.n	8004b1c <HAL_RCC_OscConfig+0x378>
 8004afc:	4b57      	ldr	r3, [pc, #348]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b02:	4a56      	ldr	r2, [pc, #344]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004b04:	f023 0301 	bic.w	r3, r3, #1
 8004b08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b0c:	4b53      	ldr	r3, [pc, #332]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b12:	4a52      	ldr	r2, [pc, #328]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004b14:	f023 0304 	bic.w	r3, r3, #4
 8004b18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d016      	beq.n	8004b52 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b24:	f7fd fb06 	bl	8002134 <HAL_GetTick>
 8004b28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b2a:	e00a      	b.n	8004b42 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b2c:	f7fd fb02 	bl	8002134 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d901      	bls.n	8004b42 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e138      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b42:	4b46      	ldr	r3, [pc, #280]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b48:	f003 0302 	and.w	r3, r3, #2
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d0ed      	beq.n	8004b2c <HAL_RCC_OscConfig+0x388>
 8004b50:	e015      	b.n	8004b7e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b52:	f7fd faef 	bl	8002134 <HAL_GetTick>
 8004b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b58:	e00a      	b.n	8004b70 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b5a:	f7fd faeb 	bl	8002134 <HAL_GetTick>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d901      	bls.n	8004b70 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e121      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b70:	4b3a      	ldr	r3, [pc, #232]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1ed      	bne.n	8004b5a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b7e:	7ffb      	ldrb	r3, [r7, #31]
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d105      	bne.n	8004b90 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b84:	4b35      	ldr	r3, [pc, #212]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b88:	4a34      	ldr	r2, [pc, #208]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004b8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b8e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0320 	and.w	r3, r3, #32
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d03c      	beq.n	8004c16 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	699b      	ldr	r3, [r3, #24]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d01c      	beq.n	8004bde <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004ba4:	4b2d      	ldr	r3, [pc, #180]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004ba6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004baa:	4a2c      	ldr	r2, [pc, #176]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004bac:	f043 0301 	orr.w	r3, r3, #1
 8004bb0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bb4:	f7fd fabe 	bl	8002134 <HAL_GetTick>
 8004bb8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004bba:	e008      	b.n	8004bce <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004bbc:	f7fd faba 	bl	8002134 <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	2b02      	cmp	r3, #2
 8004bc8:	d901      	bls.n	8004bce <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004bca:	2303      	movs	r3, #3
 8004bcc:	e0f2      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004bce:	4b23      	ldr	r3, [pc, #140]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004bd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bd4:	f003 0302 	and.w	r3, r3, #2
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d0ef      	beq.n	8004bbc <HAL_RCC_OscConfig+0x418>
 8004bdc:	e01b      	b.n	8004c16 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004bde:	4b1f      	ldr	r3, [pc, #124]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004be0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004be4:	4a1d      	ldr	r2, [pc, #116]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004be6:	f023 0301 	bic.w	r3, r3, #1
 8004bea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bee:	f7fd faa1 	bl	8002134 <HAL_GetTick>
 8004bf2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004bf4:	e008      	b.n	8004c08 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004bf6:	f7fd fa9d 	bl	8002134 <HAL_GetTick>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d901      	bls.n	8004c08 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	e0d5      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c08:	4b14      	ldr	r3, [pc, #80]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004c0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c0e:	f003 0302 	and.w	r3, r3, #2
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d1ef      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	f000 80c9 	beq.w	8004db2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c20:	4b0e      	ldr	r3, [pc, #56]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	f003 030c 	and.w	r3, r3, #12
 8004c28:	2b0c      	cmp	r3, #12
 8004c2a:	f000 8083 	beq.w	8004d34 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	69db      	ldr	r3, [r3, #28]
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d15e      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c36:	4b09      	ldr	r3, [pc, #36]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a08      	ldr	r2, [pc, #32]	@ (8004c5c <HAL_RCC_OscConfig+0x4b8>)
 8004c3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c42:	f7fd fa77 	bl	8002134 <HAL_GetTick>
 8004c46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c48:	e00c      	b.n	8004c64 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c4a:	f7fd fa73 	bl	8002134 <HAL_GetTick>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d905      	bls.n	8004c64 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	e0ab      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
 8004c5c:	40021000 	.word	0x40021000
 8004c60:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c64:	4b55      	ldr	r3, [pc, #340]	@ (8004dbc <HAL_RCC_OscConfig+0x618>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1ec      	bne.n	8004c4a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c70:	4b52      	ldr	r3, [pc, #328]	@ (8004dbc <HAL_RCC_OscConfig+0x618>)
 8004c72:	68da      	ldr	r2, [r3, #12]
 8004c74:	4b52      	ldr	r3, [pc, #328]	@ (8004dc0 <HAL_RCC_OscConfig+0x61c>)
 8004c76:	4013      	ands	r3, r2
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	6a11      	ldr	r1, [r2, #32]
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c80:	3a01      	subs	r2, #1
 8004c82:	0112      	lsls	r2, r2, #4
 8004c84:	4311      	orrs	r1, r2
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004c8a:	0212      	lsls	r2, r2, #8
 8004c8c:	4311      	orrs	r1, r2
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c92:	0852      	lsrs	r2, r2, #1
 8004c94:	3a01      	subs	r2, #1
 8004c96:	0552      	lsls	r2, r2, #21
 8004c98:	4311      	orrs	r1, r2
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004c9e:	0852      	lsrs	r2, r2, #1
 8004ca0:	3a01      	subs	r2, #1
 8004ca2:	0652      	lsls	r2, r2, #25
 8004ca4:	4311      	orrs	r1, r2
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004caa:	06d2      	lsls	r2, r2, #27
 8004cac:	430a      	orrs	r2, r1
 8004cae:	4943      	ldr	r1, [pc, #268]	@ (8004dbc <HAL_RCC_OscConfig+0x618>)
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004cb4:	4b41      	ldr	r3, [pc, #260]	@ (8004dbc <HAL_RCC_OscConfig+0x618>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a40      	ldr	r2, [pc, #256]	@ (8004dbc <HAL_RCC_OscConfig+0x618>)
 8004cba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cbe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004cc0:	4b3e      	ldr	r3, [pc, #248]	@ (8004dbc <HAL_RCC_OscConfig+0x618>)
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	4a3d      	ldr	r2, [pc, #244]	@ (8004dbc <HAL_RCC_OscConfig+0x618>)
 8004cc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ccc:	f7fd fa32 	bl	8002134 <HAL_GetTick>
 8004cd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cd2:	e008      	b.n	8004ce6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cd4:	f7fd fa2e 	bl	8002134 <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d901      	bls.n	8004ce6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	e066      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ce6:	4b35      	ldr	r3, [pc, #212]	@ (8004dbc <HAL_RCC_OscConfig+0x618>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d0f0      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x530>
 8004cf2:	e05e      	b.n	8004db2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cf4:	4b31      	ldr	r3, [pc, #196]	@ (8004dbc <HAL_RCC_OscConfig+0x618>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a30      	ldr	r2, [pc, #192]	@ (8004dbc <HAL_RCC_OscConfig+0x618>)
 8004cfa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d00:	f7fd fa18 	bl	8002134 <HAL_GetTick>
 8004d04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d06:	e008      	b.n	8004d1a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d08:	f7fd fa14 	bl	8002134 <HAL_GetTick>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d901      	bls.n	8004d1a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004d16:	2303      	movs	r3, #3
 8004d18:	e04c      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d1a:	4b28      	ldr	r3, [pc, #160]	@ (8004dbc <HAL_RCC_OscConfig+0x618>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d1f0      	bne.n	8004d08 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004d26:	4b25      	ldr	r3, [pc, #148]	@ (8004dbc <HAL_RCC_OscConfig+0x618>)
 8004d28:	68da      	ldr	r2, [r3, #12]
 8004d2a:	4924      	ldr	r1, [pc, #144]	@ (8004dbc <HAL_RCC_OscConfig+0x618>)
 8004d2c:	4b25      	ldr	r3, [pc, #148]	@ (8004dc4 <HAL_RCC_OscConfig+0x620>)
 8004d2e:	4013      	ands	r3, r2
 8004d30:	60cb      	str	r3, [r1, #12]
 8004d32:	e03e      	b.n	8004db2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	69db      	ldr	r3, [r3, #28]
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d101      	bne.n	8004d40 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e039      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004d40:	4b1e      	ldr	r3, [pc, #120]	@ (8004dbc <HAL_RCC_OscConfig+0x618>)
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f003 0203 	and.w	r2, r3, #3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6a1b      	ldr	r3, [r3, #32]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d12c      	bne.n	8004dae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5e:	3b01      	subs	r3, #1
 8004d60:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d123      	bne.n	8004dae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d70:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d11b      	bne.n	8004dae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d80:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d82:	429a      	cmp	r2, r3
 8004d84:	d113      	bne.n	8004dae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d90:	085b      	lsrs	r3, r3, #1
 8004d92:	3b01      	subs	r3, #1
 8004d94:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d109      	bne.n	8004dae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004da4:	085b      	lsrs	r3, r3, #1
 8004da6:	3b01      	subs	r3, #1
 8004da8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d001      	beq.n	8004db2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e000      	b.n	8004db4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3720      	adds	r7, #32
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	40021000 	.word	0x40021000
 8004dc0:	019f800c 	.word	0x019f800c
 8004dc4:	feeefffc 	.word	0xfeeefffc

08004dc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d101      	bne.n	8004de0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e11e      	b.n	800501e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004de0:	4b91      	ldr	r3, [pc, #580]	@ (8005028 <HAL_RCC_ClockConfig+0x260>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 030f 	and.w	r3, r3, #15
 8004de8:	683a      	ldr	r2, [r7, #0]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d910      	bls.n	8004e10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dee:	4b8e      	ldr	r3, [pc, #568]	@ (8005028 <HAL_RCC_ClockConfig+0x260>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f023 020f 	bic.w	r2, r3, #15
 8004df6:	498c      	ldr	r1, [pc, #560]	@ (8005028 <HAL_RCC_ClockConfig+0x260>)
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dfe:	4b8a      	ldr	r3, [pc, #552]	@ (8005028 <HAL_RCC_ClockConfig+0x260>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 030f 	and.w	r3, r3, #15
 8004e06:	683a      	ldr	r2, [r7, #0]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d001      	beq.n	8004e10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e106      	b.n	800501e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d073      	beq.n	8004f04 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	2b03      	cmp	r3, #3
 8004e22:	d129      	bne.n	8004e78 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e24:	4b81      	ldr	r3, [pc, #516]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e0f4      	b.n	800501e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004e34:	f000 f99e 	bl	8005174 <RCC_GetSysClockFreqFromPLLSource>
 8004e38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	4a7c      	ldr	r2, [pc, #496]	@ (8005030 <HAL_RCC_ClockConfig+0x268>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d93f      	bls.n	8004ec2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004e42:	4b7a      	ldr	r3, [pc, #488]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d009      	beq.n	8004e62 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d033      	beq.n	8004ec2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d12f      	bne.n	8004ec2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e62:	4b72      	ldr	r3, [pc, #456]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e6a:	4a70      	ldr	r2, [pc, #448]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004e6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004e72:	2380      	movs	r3, #128	@ 0x80
 8004e74:	617b      	str	r3, [r7, #20]
 8004e76:	e024      	b.n	8004ec2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	d107      	bne.n	8004e90 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e80:	4b6a      	ldr	r3, [pc, #424]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d109      	bne.n	8004ea0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e0c6      	b.n	800501e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e90:	4b66      	ldr	r3, [pc, #408]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d101      	bne.n	8004ea0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e0be      	b.n	800501e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004ea0:	f000 f8ce 	bl	8005040 <HAL_RCC_GetSysClockFreq>
 8004ea4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	4a61      	ldr	r2, [pc, #388]	@ (8005030 <HAL_RCC_ClockConfig+0x268>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d909      	bls.n	8004ec2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004eae:	4b5f      	ldr	r3, [pc, #380]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004eb6:	4a5d      	ldr	r2, [pc, #372]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004eb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ebc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004ebe:	2380      	movs	r3, #128	@ 0x80
 8004ec0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ec2:	4b5a      	ldr	r3, [pc, #360]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f023 0203 	bic.w	r2, r3, #3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	4957      	ldr	r1, [pc, #348]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ed4:	f7fd f92e 	bl	8002134 <HAL_GetTick>
 8004ed8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eda:	e00a      	b.n	8004ef2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004edc:	f7fd f92a 	bl	8002134 <HAL_GetTick>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	1ad3      	subs	r3, r2, r3
 8004ee6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d901      	bls.n	8004ef2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	e095      	b.n	800501e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ef2:	4b4e      	ldr	r3, [pc, #312]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f003 020c 	and.w	r2, r3, #12
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d1eb      	bne.n	8004edc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d023      	beq.n	8004f58 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0304 	and.w	r3, r3, #4
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d005      	beq.n	8004f28 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f1c:	4b43      	ldr	r3, [pc, #268]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	4a42      	ldr	r2, [pc, #264]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004f22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004f26:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0308 	and.w	r3, r3, #8
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d007      	beq.n	8004f44 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004f34:	4b3d      	ldr	r3, [pc, #244]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004f3c:	4a3b      	ldr	r2, [pc, #236]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004f3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004f42:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f44:	4b39      	ldr	r3, [pc, #228]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	4936      	ldr	r1, [pc, #216]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	608b      	str	r3, [r1, #8]
 8004f56:	e008      	b.n	8004f6a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	2b80      	cmp	r3, #128	@ 0x80
 8004f5c:	d105      	bne.n	8004f6a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004f5e:	4b33      	ldr	r3, [pc, #204]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	4a32      	ldr	r2, [pc, #200]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004f64:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f68:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f6a:	4b2f      	ldr	r3, [pc, #188]	@ (8005028 <HAL_RCC_ClockConfig+0x260>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 030f 	and.w	r3, r3, #15
 8004f72:	683a      	ldr	r2, [r7, #0]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d21d      	bcs.n	8004fb4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f78:	4b2b      	ldr	r3, [pc, #172]	@ (8005028 <HAL_RCC_ClockConfig+0x260>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f023 020f 	bic.w	r2, r3, #15
 8004f80:	4929      	ldr	r1, [pc, #164]	@ (8005028 <HAL_RCC_ClockConfig+0x260>)
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f88:	f7fd f8d4 	bl	8002134 <HAL_GetTick>
 8004f8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f8e:	e00a      	b.n	8004fa6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f90:	f7fd f8d0 	bl	8002134 <HAL_GetTick>
 8004f94:	4602      	mov	r2, r0
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d901      	bls.n	8004fa6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e03b      	b.n	800501e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fa6:	4b20      	ldr	r3, [pc, #128]	@ (8005028 <HAL_RCC_ClockConfig+0x260>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 030f 	and.w	r3, r3, #15
 8004fae:	683a      	ldr	r2, [r7, #0]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d1ed      	bne.n	8004f90 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0304 	and.w	r3, r3, #4
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d008      	beq.n	8004fd2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fc0:	4b1a      	ldr	r3, [pc, #104]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	4917      	ldr	r1, [pc, #92]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0308 	and.w	r3, r3, #8
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d009      	beq.n	8004ff2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004fde:	4b13      	ldr	r3, [pc, #76]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	00db      	lsls	r3, r3, #3
 8004fec:	490f      	ldr	r1, [pc, #60]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004ff2:	f000 f825 	bl	8005040 <HAL_RCC_GetSysClockFreq>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	4b0c      	ldr	r3, [pc, #48]	@ (800502c <HAL_RCC_ClockConfig+0x264>)
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	091b      	lsrs	r3, r3, #4
 8004ffe:	f003 030f 	and.w	r3, r3, #15
 8005002:	490c      	ldr	r1, [pc, #48]	@ (8005034 <HAL_RCC_ClockConfig+0x26c>)
 8005004:	5ccb      	ldrb	r3, [r1, r3]
 8005006:	f003 031f 	and.w	r3, r3, #31
 800500a:	fa22 f303 	lsr.w	r3, r2, r3
 800500e:	4a0a      	ldr	r2, [pc, #40]	@ (8005038 <HAL_RCC_ClockConfig+0x270>)
 8005010:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005012:	4b0a      	ldr	r3, [pc, #40]	@ (800503c <HAL_RCC_ClockConfig+0x274>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4618      	mov	r0, r3
 8005018:	f7fd f840 	bl	800209c <HAL_InitTick>
 800501c:	4603      	mov	r3, r0
}
 800501e:	4618      	mov	r0, r3
 8005020:	3718      	adds	r7, #24
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	40022000 	.word	0x40022000
 800502c:	40021000 	.word	0x40021000
 8005030:	04c4b400 	.word	0x04c4b400
 8005034:	08009098 	.word	0x08009098
 8005038:	20000008 	.word	0x20000008
 800503c:	2000000c 	.word	0x2000000c

08005040 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005040:	b480      	push	{r7}
 8005042:	b087      	sub	sp, #28
 8005044:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005046:	4b2c      	ldr	r3, [pc, #176]	@ (80050f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f003 030c 	and.w	r3, r3, #12
 800504e:	2b04      	cmp	r3, #4
 8005050:	d102      	bne.n	8005058 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005052:	4b2a      	ldr	r3, [pc, #168]	@ (80050fc <HAL_RCC_GetSysClockFreq+0xbc>)
 8005054:	613b      	str	r3, [r7, #16]
 8005056:	e047      	b.n	80050e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005058:	4b27      	ldr	r3, [pc, #156]	@ (80050f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	f003 030c 	and.w	r3, r3, #12
 8005060:	2b08      	cmp	r3, #8
 8005062:	d102      	bne.n	800506a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005064:	4b26      	ldr	r3, [pc, #152]	@ (8005100 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005066:	613b      	str	r3, [r7, #16]
 8005068:	e03e      	b.n	80050e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800506a:	4b23      	ldr	r3, [pc, #140]	@ (80050f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f003 030c 	and.w	r3, r3, #12
 8005072:	2b0c      	cmp	r3, #12
 8005074:	d136      	bne.n	80050e4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005076:	4b20      	ldr	r3, [pc, #128]	@ (80050f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	f003 0303 	and.w	r3, r3, #3
 800507e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005080:	4b1d      	ldr	r3, [pc, #116]	@ (80050f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	091b      	lsrs	r3, r3, #4
 8005086:	f003 030f 	and.w	r3, r3, #15
 800508a:	3301      	adds	r3, #1
 800508c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2b03      	cmp	r3, #3
 8005092:	d10c      	bne.n	80050ae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005094:	4a1a      	ldr	r2, [pc, #104]	@ (8005100 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	fbb2 f3f3 	udiv	r3, r2, r3
 800509c:	4a16      	ldr	r2, [pc, #88]	@ (80050f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800509e:	68d2      	ldr	r2, [r2, #12]
 80050a0:	0a12      	lsrs	r2, r2, #8
 80050a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80050a6:	fb02 f303 	mul.w	r3, r2, r3
 80050aa:	617b      	str	r3, [r7, #20]
      break;
 80050ac:	e00c      	b.n	80050c8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80050ae:	4a13      	ldr	r2, [pc, #76]	@ (80050fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050b6:	4a10      	ldr	r2, [pc, #64]	@ (80050f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050b8:	68d2      	ldr	r2, [r2, #12]
 80050ba:	0a12      	lsrs	r2, r2, #8
 80050bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80050c0:	fb02 f303 	mul.w	r3, r2, r3
 80050c4:	617b      	str	r3, [r7, #20]
      break;
 80050c6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80050c8:	4b0b      	ldr	r3, [pc, #44]	@ (80050f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	0e5b      	lsrs	r3, r3, #25
 80050ce:	f003 0303 	and.w	r3, r3, #3
 80050d2:	3301      	adds	r3, #1
 80050d4:	005b      	lsls	r3, r3, #1
 80050d6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80050d8:	697a      	ldr	r2, [r7, #20]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e0:	613b      	str	r3, [r7, #16]
 80050e2:	e001      	b.n	80050e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80050e8:	693b      	ldr	r3, [r7, #16]
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	371c      	adds	r7, #28
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	40021000 	.word	0x40021000
 80050fc:	00f42400 	.word	0x00f42400
 8005100:	016e3600 	.word	0x016e3600

08005104 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005104:	b480      	push	{r7}
 8005106:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005108:	4b03      	ldr	r3, [pc, #12]	@ (8005118 <HAL_RCC_GetHCLKFreq+0x14>)
 800510a:	681b      	ldr	r3, [r3, #0]
}
 800510c:	4618      	mov	r0, r3
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	20000008 	.word	0x20000008

0800511c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005120:	f7ff fff0 	bl	8005104 <HAL_RCC_GetHCLKFreq>
 8005124:	4602      	mov	r2, r0
 8005126:	4b06      	ldr	r3, [pc, #24]	@ (8005140 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	0a1b      	lsrs	r3, r3, #8
 800512c:	f003 0307 	and.w	r3, r3, #7
 8005130:	4904      	ldr	r1, [pc, #16]	@ (8005144 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005132:	5ccb      	ldrb	r3, [r1, r3]
 8005134:	f003 031f 	and.w	r3, r3, #31
 8005138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800513c:	4618      	mov	r0, r3
 800513e:	bd80      	pop	{r7, pc}
 8005140:	40021000 	.word	0x40021000
 8005144:	080090a8 	.word	0x080090a8

08005148 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800514c:	f7ff ffda 	bl	8005104 <HAL_RCC_GetHCLKFreq>
 8005150:	4602      	mov	r2, r0
 8005152:	4b06      	ldr	r3, [pc, #24]	@ (800516c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	0adb      	lsrs	r3, r3, #11
 8005158:	f003 0307 	and.w	r3, r3, #7
 800515c:	4904      	ldr	r1, [pc, #16]	@ (8005170 <HAL_RCC_GetPCLK2Freq+0x28>)
 800515e:	5ccb      	ldrb	r3, [r1, r3]
 8005160:	f003 031f 	and.w	r3, r3, #31
 8005164:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005168:	4618      	mov	r0, r3
 800516a:	bd80      	pop	{r7, pc}
 800516c:	40021000 	.word	0x40021000
 8005170:	080090a8 	.word	0x080090a8

08005174 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005174:	b480      	push	{r7}
 8005176:	b087      	sub	sp, #28
 8005178:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800517a:	4b1e      	ldr	r3, [pc, #120]	@ (80051f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800517c:	68db      	ldr	r3, [r3, #12]
 800517e:	f003 0303 	and.w	r3, r3, #3
 8005182:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005184:	4b1b      	ldr	r3, [pc, #108]	@ (80051f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	091b      	lsrs	r3, r3, #4
 800518a:	f003 030f 	and.w	r3, r3, #15
 800518e:	3301      	adds	r3, #1
 8005190:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	2b03      	cmp	r3, #3
 8005196:	d10c      	bne.n	80051b2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005198:	4a17      	ldr	r2, [pc, #92]	@ (80051f8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	fbb2 f3f3 	udiv	r3, r2, r3
 80051a0:	4a14      	ldr	r2, [pc, #80]	@ (80051f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051a2:	68d2      	ldr	r2, [r2, #12]
 80051a4:	0a12      	lsrs	r2, r2, #8
 80051a6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051aa:	fb02 f303 	mul.w	r3, r2, r3
 80051ae:	617b      	str	r3, [r7, #20]
    break;
 80051b0:	e00c      	b.n	80051cc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051b2:	4a12      	ldr	r2, [pc, #72]	@ (80051fc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ba:	4a0e      	ldr	r2, [pc, #56]	@ (80051f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051bc:	68d2      	ldr	r2, [r2, #12]
 80051be:	0a12      	lsrs	r2, r2, #8
 80051c0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051c4:	fb02 f303 	mul.w	r3, r2, r3
 80051c8:	617b      	str	r3, [r7, #20]
    break;
 80051ca:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051cc:	4b09      	ldr	r3, [pc, #36]	@ (80051f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	0e5b      	lsrs	r3, r3, #25
 80051d2:	f003 0303 	and.w	r3, r3, #3
 80051d6:	3301      	adds	r3, #1
 80051d8:	005b      	lsls	r3, r3, #1
 80051da:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80051e6:	687b      	ldr	r3, [r7, #4]
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	371c      	adds	r7, #28
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr
 80051f4:	40021000 	.word	0x40021000
 80051f8:	016e3600 	.word	0x016e3600
 80051fc:	00f42400 	.word	0x00f42400

08005200 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b086      	sub	sp, #24
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005208:	2300      	movs	r3, #0
 800520a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800520c:	2300      	movs	r3, #0
 800520e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005218:	2b00      	cmp	r3, #0
 800521a:	f000 8098 	beq.w	800534e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800521e:	2300      	movs	r3, #0
 8005220:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005222:	4b43      	ldr	r3, [pc, #268]	@ (8005330 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005226:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d10d      	bne.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800522e:	4b40      	ldr	r3, [pc, #256]	@ (8005330 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005232:	4a3f      	ldr	r2, [pc, #252]	@ (8005330 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005234:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005238:	6593      	str	r3, [r2, #88]	@ 0x58
 800523a:	4b3d      	ldr	r3, [pc, #244]	@ (8005330 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800523c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800523e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005242:	60bb      	str	r3, [r7, #8]
 8005244:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005246:	2301      	movs	r3, #1
 8005248:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800524a:	4b3a      	ldr	r3, [pc, #232]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a39      	ldr	r2, [pc, #228]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005250:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005254:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005256:	f7fc ff6d 	bl	8002134 <HAL_GetTick>
 800525a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800525c:	e009      	b.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800525e:	f7fc ff69 	bl	8002134 <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	2b02      	cmp	r3, #2
 800526a:	d902      	bls.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800526c:	2303      	movs	r3, #3
 800526e:	74fb      	strb	r3, [r7, #19]
        break;
 8005270:	e005      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005272:	4b30      	ldr	r3, [pc, #192]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800527a:	2b00      	cmp	r3, #0
 800527c:	d0ef      	beq.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800527e:	7cfb      	ldrb	r3, [r7, #19]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d159      	bne.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005284:	4b2a      	ldr	r3, [pc, #168]	@ (8005330 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800528a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800528e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d01e      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	429a      	cmp	r2, r3
 800529e:	d019      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052a0:	4b23      	ldr	r3, [pc, #140]	@ (8005330 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052ac:	4b20      	ldr	r3, [pc, #128]	@ (8005330 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052b2:	4a1f      	ldr	r2, [pc, #124]	@ (8005330 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052bc:	4b1c      	ldr	r3, [pc, #112]	@ (8005330 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052c2:	4a1b      	ldr	r2, [pc, #108]	@ (8005330 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80052cc:	4a18      	ldr	r2, [pc, #96]	@ (8005330 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	f003 0301 	and.w	r3, r3, #1
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d016      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052de:	f7fc ff29 	bl	8002134 <HAL_GetTick>
 80052e2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052e4:	e00b      	b.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052e6:	f7fc ff25 	bl	8002134 <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	1ad3      	subs	r3, r2, r3
 80052f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d902      	bls.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80052f8:	2303      	movs	r3, #3
 80052fa:	74fb      	strb	r3, [r7, #19]
            break;
 80052fc:	e006      	b.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005330 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005300:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005304:	f003 0302 	and.w	r3, r3, #2
 8005308:	2b00      	cmp	r3, #0
 800530a:	d0ec      	beq.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800530c:	7cfb      	ldrb	r3, [r7, #19]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d10b      	bne.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005312:	4b07      	ldr	r3, [pc, #28]	@ (8005330 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005318:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005320:	4903      	ldr	r1, [pc, #12]	@ (8005330 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005322:	4313      	orrs	r3, r2
 8005324:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005328:	e008      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800532a:	7cfb      	ldrb	r3, [r7, #19]
 800532c:	74bb      	strb	r3, [r7, #18]
 800532e:	e005      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005330:	40021000 	.word	0x40021000
 8005334:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005338:	7cfb      	ldrb	r3, [r7, #19]
 800533a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800533c:	7c7b      	ldrb	r3, [r7, #17]
 800533e:	2b01      	cmp	r3, #1
 8005340:	d105      	bne.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005342:	4ba7      	ldr	r3, [pc, #668]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005346:	4aa6      	ldr	r2, [pc, #664]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005348:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800534c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	2b00      	cmp	r3, #0
 8005358:	d00a      	beq.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800535a:	4ba1      	ldr	r3, [pc, #644]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800535c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005360:	f023 0203 	bic.w	r2, r3, #3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	499d      	ldr	r1, [pc, #628]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800536a:	4313      	orrs	r3, r2
 800536c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0302 	and.w	r3, r3, #2
 8005378:	2b00      	cmp	r3, #0
 800537a:	d00a      	beq.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800537c:	4b98      	ldr	r3, [pc, #608]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800537e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005382:	f023 020c 	bic.w	r2, r3, #12
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	4995      	ldr	r1, [pc, #596]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800538c:	4313      	orrs	r3, r2
 800538e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0304 	and.w	r3, r3, #4
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00a      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800539e:	4b90      	ldr	r3, [pc, #576]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	498c      	ldr	r1, [pc, #560]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053ae:	4313      	orrs	r3, r2
 80053b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0308 	and.w	r3, r3, #8
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00a      	beq.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80053c0:	4b87      	ldr	r3, [pc, #540]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	4984      	ldr	r1, [pc, #528]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053d0:	4313      	orrs	r3, r2
 80053d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0310 	and.w	r3, r3, #16
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00a      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80053e2:	4b7f      	ldr	r3, [pc, #508]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	695b      	ldr	r3, [r3, #20]
 80053f0:	497b      	ldr	r1, [pc, #492]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0320 	and.w	r3, r3, #32
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00a      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005404:	4b76      	ldr	r3, [pc, #472]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800540a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	699b      	ldr	r3, [r3, #24]
 8005412:	4973      	ldr	r1, [pc, #460]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005414:	4313      	orrs	r3, r2
 8005416:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00a      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005426:	4b6e      	ldr	r3, [pc, #440]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800542c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	69db      	ldr	r3, [r3, #28]
 8005434:	496a      	ldr	r1, [pc, #424]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005436:	4313      	orrs	r3, r2
 8005438:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005444:	2b00      	cmp	r3, #0
 8005446:	d00a      	beq.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005448:	4b65      	ldr	r3, [pc, #404]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800544a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800544e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a1b      	ldr	r3, [r3, #32]
 8005456:	4962      	ldr	r1, [pc, #392]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005458:	4313      	orrs	r3, r2
 800545a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00a      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800546a:	4b5d      	ldr	r3, [pc, #372]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800546c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005470:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005478:	4959      	ldr	r1, [pc, #356]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800547a:	4313      	orrs	r3, r2
 800547c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005488:	2b00      	cmp	r3, #0
 800548a:	d00a      	beq.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800548c:	4b54      	ldr	r3, [pc, #336]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800548e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005492:	f023 0203 	bic.w	r2, r3, #3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800549a:	4951      	ldr	r1, [pc, #324]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800549c:	4313      	orrs	r3, r2
 800549e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00a      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80054ae:	4b4c      	ldr	r3, [pc, #304]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054bc:	4948      	ldr	r1, [pc, #288]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054be:	4313      	orrs	r3, r2
 80054c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d015      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054d0:	4b43      	ldr	r3, [pc, #268]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054de:	4940      	ldr	r1, [pc, #256]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054e0:	4313      	orrs	r3, r2
 80054e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054ee:	d105      	bne.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054f0:	4b3b      	ldr	r3, [pc, #236]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	4a3a      	ldr	r2, [pc, #232]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054fa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005504:	2b00      	cmp	r3, #0
 8005506:	d015      	beq.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005508:	4b35      	ldr	r3, [pc, #212]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800550a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800550e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005516:	4932      	ldr	r1, [pc, #200]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005518:	4313      	orrs	r3, r2
 800551a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005522:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005526:	d105      	bne.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005528:	4b2d      	ldr	r3, [pc, #180]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	4a2c      	ldr	r2, [pc, #176]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800552e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005532:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800553c:	2b00      	cmp	r3, #0
 800553e:	d015      	beq.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005540:	4b27      	ldr	r3, [pc, #156]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005546:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800554e:	4924      	ldr	r1, [pc, #144]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005550:	4313      	orrs	r3, r2
 8005552:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800555a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800555e:	d105      	bne.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005560:	4b1f      	ldr	r3, [pc, #124]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	4a1e      	ldr	r2, [pc, #120]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005566:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800556a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005574:	2b00      	cmp	r3, #0
 8005576:	d015      	beq.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005578:	4b19      	ldr	r3, [pc, #100]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800557a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800557e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005586:	4916      	ldr	r1, [pc, #88]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005588:	4313      	orrs	r3, r2
 800558a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005592:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005596:	d105      	bne.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005598:	4b11      	ldr	r3, [pc, #68]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	4a10      	ldr	r2, [pc, #64]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800559e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055a2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d019      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80055b0:	4b0b      	ldr	r3, [pc, #44]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055be:	4908      	ldr	r1, [pc, #32]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055ce:	d109      	bne.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055d0:	4b03      	ldr	r3, [pc, #12]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	4a02      	ldr	r2, [pc, #8]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055da:	60d3      	str	r3, [r2, #12]
 80055dc:	e002      	b.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80055de:	bf00      	nop
 80055e0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d015      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80055f0:	4b29      	ldr	r3, [pc, #164]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055fe:	4926      	ldr	r1, [pc, #152]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005600:	4313      	orrs	r3, r2
 8005602:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800560a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800560e:	d105      	bne.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005610:	4b21      	ldr	r3, [pc, #132]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	4a20      	ldr	r2, [pc, #128]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005616:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800561a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005624:	2b00      	cmp	r3, #0
 8005626:	d015      	beq.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005628:	4b1b      	ldr	r3, [pc, #108]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800562a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800562e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005636:	4918      	ldr	r1, [pc, #96]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005638:	4313      	orrs	r3, r2
 800563a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005642:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005646:	d105      	bne.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005648:	4b13      	ldr	r3, [pc, #76]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	4a12      	ldr	r2, [pc, #72]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800564e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005652:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d015      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005660:	4b0d      	ldr	r3, [pc, #52]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005662:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005666:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800566e:	490a      	ldr	r1, [pc, #40]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005670:	4313      	orrs	r3, r2
 8005672:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800567a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800567e:	d105      	bne.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005680:	4b05      	ldr	r3, [pc, #20]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	4a04      	ldr	r2, [pc, #16]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005686:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800568a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800568c:	7cbb      	ldrb	r3, [r7, #18]
}
 800568e:	4618      	mov	r0, r3
 8005690:	3718      	adds	r7, #24
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	40021000 	.word	0x40021000

0800569c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d101      	bne.n	80056ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	e049      	b.n	8005742 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d106      	bne.n	80056c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f7fc fb68 	bl	8001d98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2202      	movs	r2, #2
 80056cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	3304      	adds	r3, #4
 80056d8:	4619      	mov	r1, r3
 80056da:	4610      	mov	r0, r2
 80056dc:	f000 fd78 	bl	80061d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3708      	adds	r7, #8
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
	...

0800574c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800574c:	b480      	push	{r7}
 800574e:	b085      	sub	sp, #20
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800575a:	b2db      	uxtb	r3, r3
 800575c:	2b01      	cmp	r3, #1
 800575e:	d001      	beq.n	8005764 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e04c      	b.n	80057fe <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2202      	movs	r2, #2
 8005768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a26      	ldr	r2, [pc, #152]	@ (800580c <HAL_TIM_Base_Start+0xc0>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d022      	beq.n	80057bc <HAL_TIM_Base_Start+0x70>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800577e:	d01d      	beq.n	80057bc <HAL_TIM_Base_Start+0x70>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a22      	ldr	r2, [pc, #136]	@ (8005810 <HAL_TIM_Base_Start+0xc4>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d018      	beq.n	80057bc <HAL_TIM_Base_Start+0x70>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a21      	ldr	r2, [pc, #132]	@ (8005814 <HAL_TIM_Base_Start+0xc8>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d013      	beq.n	80057bc <HAL_TIM_Base_Start+0x70>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a1f      	ldr	r2, [pc, #124]	@ (8005818 <HAL_TIM_Base_Start+0xcc>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d00e      	beq.n	80057bc <HAL_TIM_Base_Start+0x70>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a1e      	ldr	r2, [pc, #120]	@ (800581c <HAL_TIM_Base_Start+0xd0>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d009      	beq.n	80057bc <HAL_TIM_Base_Start+0x70>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a1c      	ldr	r2, [pc, #112]	@ (8005820 <HAL_TIM_Base_Start+0xd4>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d004      	beq.n	80057bc <HAL_TIM_Base_Start+0x70>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a1b      	ldr	r2, [pc, #108]	@ (8005824 <HAL_TIM_Base_Start+0xd8>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d115      	bne.n	80057e8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	689a      	ldr	r2, [r3, #8]
 80057c2:	4b19      	ldr	r3, [pc, #100]	@ (8005828 <HAL_TIM_Base_Start+0xdc>)
 80057c4:	4013      	ands	r3, r2
 80057c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2b06      	cmp	r3, #6
 80057cc:	d015      	beq.n	80057fa <HAL_TIM_Base_Start+0xae>
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057d4:	d011      	beq.n	80057fa <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f042 0201 	orr.w	r2, r2, #1
 80057e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057e6:	e008      	b.n	80057fa <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f042 0201 	orr.w	r2, r2, #1
 80057f6:	601a      	str	r2, [r3, #0]
 80057f8:	e000      	b.n	80057fc <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057fa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057fc:	2300      	movs	r3, #0
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3714      	adds	r7, #20
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
 800580a:	bf00      	nop
 800580c:	40012c00 	.word	0x40012c00
 8005810:	40000400 	.word	0x40000400
 8005814:	40000800 	.word	0x40000800
 8005818:	40000c00 	.word	0x40000c00
 800581c:	40013400 	.word	0x40013400
 8005820:	40014000 	.word	0x40014000
 8005824:	40015000 	.word	0x40015000
 8005828:	00010007 	.word	0x00010007

0800582c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b082      	sub	sp, #8
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d101      	bne.n	800583e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	e049      	b.n	80058d2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005844:	b2db      	uxtb	r3, r3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d106      	bne.n	8005858 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 f841 	bl	80058da <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2202      	movs	r2, #2
 800585c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	3304      	adds	r3, #4
 8005868:	4619      	mov	r1, r3
 800586a:	4610      	mov	r0, r2
 800586c:	f000 fcb0 	bl	80061d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058d0:	2300      	movs	r3, #0
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3708      	adds	r7, #8
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}

080058da <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80058da:	b480      	push	{r7}
 80058dc:	b083      	sub	sp, #12
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80058e2:	bf00      	nop
 80058e4:	370c      	adds	r7, #12
 80058e6:	46bd      	mov	sp, r7
 80058e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ec:	4770      	bx	lr
	...

080058f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d109      	bne.n	8005914 <HAL_TIM_PWM_Start+0x24>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005906:	b2db      	uxtb	r3, r3
 8005908:	2b01      	cmp	r3, #1
 800590a:	bf14      	ite	ne
 800590c:	2301      	movne	r3, #1
 800590e:	2300      	moveq	r3, #0
 8005910:	b2db      	uxtb	r3, r3
 8005912:	e03c      	b.n	800598e <HAL_TIM_PWM_Start+0x9e>
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	2b04      	cmp	r3, #4
 8005918:	d109      	bne.n	800592e <HAL_TIM_PWM_Start+0x3e>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005920:	b2db      	uxtb	r3, r3
 8005922:	2b01      	cmp	r3, #1
 8005924:	bf14      	ite	ne
 8005926:	2301      	movne	r3, #1
 8005928:	2300      	moveq	r3, #0
 800592a:	b2db      	uxtb	r3, r3
 800592c:	e02f      	b.n	800598e <HAL_TIM_PWM_Start+0x9e>
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	2b08      	cmp	r3, #8
 8005932:	d109      	bne.n	8005948 <HAL_TIM_PWM_Start+0x58>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800593a:	b2db      	uxtb	r3, r3
 800593c:	2b01      	cmp	r3, #1
 800593e:	bf14      	ite	ne
 8005940:	2301      	movne	r3, #1
 8005942:	2300      	moveq	r3, #0
 8005944:	b2db      	uxtb	r3, r3
 8005946:	e022      	b.n	800598e <HAL_TIM_PWM_Start+0x9e>
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	2b0c      	cmp	r3, #12
 800594c:	d109      	bne.n	8005962 <HAL_TIM_PWM_Start+0x72>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005954:	b2db      	uxtb	r3, r3
 8005956:	2b01      	cmp	r3, #1
 8005958:	bf14      	ite	ne
 800595a:	2301      	movne	r3, #1
 800595c:	2300      	moveq	r3, #0
 800595e:	b2db      	uxtb	r3, r3
 8005960:	e015      	b.n	800598e <HAL_TIM_PWM_Start+0x9e>
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	2b10      	cmp	r3, #16
 8005966:	d109      	bne.n	800597c <HAL_TIM_PWM_Start+0x8c>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800596e:	b2db      	uxtb	r3, r3
 8005970:	2b01      	cmp	r3, #1
 8005972:	bf14      	ite	ne
 8005974:	2301      	movne	r3, #1
 8005976:	2300      	moveq	r3, #0
 8005978:	b2db      	uxtb	r3, r3
 800597a:	e008      	b.n	800598e <HAL_TIM_PWM_Start+0x9e>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005982:	b2db      	uxtb	r3, r3
 8005984:	2b01      	cmp	r3, #1
 8005986:	bf14      	ite	ne
 8005988:	2301      	movne	r3, #1
 800598a:	2300      	moveq	r3, #0
 800598c:	b2db      	uxtb	r3, r3
 800598e:	2b00      	cmp	r3, #0
 8005990:	d001      	beq.n	8005996 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e0a6      	b.n	8005ae4 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d104      	bne.n	80059a6 <HAL_TIM_PWM_Start+0xb6>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2202      	movs	r2, #2
 80059a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059a4:	e023      	b.n	80059ee <HAL_TIM_PWM_Start+0xfe>
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	2b04      	cmp	r3, #4
 80059aa:	d104      	bne.n	80059b6 <HAL_TIM_PWM_Start+0xc6>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2202      	movs	r2, #2
 80059b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059b4:	e01b      	b.n	80059ee <HAL_TIM_PWM_Start+0xfe>
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	2b08      	cmp	r3, #8
 80059ba:	d104      	bne.n	80059c6 <HAL_TIM_PWM_Start+0xd6>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2202      	movs	r2, #2
 80059c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059c4:	e013      	b.n	80059ee <HAL_TIM_PWM_Start+0xfe>
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	2b0c      	cmp	r3, #12
 80059ca:	d104      	bne.n	80059d6 <HAL_TIM_PWM_Start+0xe6>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2202      	movs	r2, #2
 80059d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80059d4:	e00b      	b.n	80059ee <HAL_TIM_PWM_Start+0xfe>
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	2b10      	cmp	r3, #16
 80059da:	d104      	bne.n	80059e6 <HAL_TIM_PWM_Start+0xf6>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2202      	movs	r2, #2
 80059e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059e4:	e003      	b.n	80059ee <HAL_TIM_PWM_Start+0xfe>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2202      	movs	r2, #2
 80059ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	2201      	movs	r2, #1
 80059f4:	6839      	ldr	r1, [r7, #0]
 80059f6:	4618      	mov	r0, r3
 80059f8:	f001 f864 	bl	8006ac4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a3a      	ldr	r2, [pc, #232]	@ (8005aec <HAL_TIM_PWM_Start+0x1fc>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d018      	beq.n	8005a38 <HAL_TIM_PWM_Start+0x148>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a39      	ldr	r2, [pc, #228]	@ (8005af0 <HAL_TIM_PWM_Start+0x200>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d013      	beq.n	8005a38 <HAL_TIM_PWM_Start+0x148>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a37      	ldr	r2, [pc, #220]	@ (8005af4 <HAL_TIM_PWM_Start+0x204>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d00e      	beq.n	8005a38 <HAL_TIM_PWM_Start+0x148>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a36      	ldr	r2, [pc, #216]	@ (8005af8 <HAL_TIM_PWM_Start+0x208>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d009      	beq.n	8005a38 <HAL_TIM_PWM_Start+0x148>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a34      	ldr	r2, [pc, #208]	@ (8005afc <HAL_TIM_PWM_Start+0x20c>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d004      	beq.n	8005a38 <HAL_TIM_PWM_Start+0x148>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a33      	ldr	r2, [pc, #204]	@ (8005b00 <HAL_TIM_PWM_Start+0x210>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d101      	bne.n	8005a3c <HAL_TIM_PWM_Start+0x14c>
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e000      	b.n	8005a3e <HAL_TIM_PWM_Start+0x14e>
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d007      	beq.n	8005a52 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a25      	ldr	r2, [pc, #148]	@ (8005aec <HAL_TIM_PWM_Start+0x1fc>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d022      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x1b2>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a64:	d01d      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x1b2>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a26      	ldr	r2, [pc, #152]	@ (8005b04 <HAL_TIM_PWM_Start+0x214>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d018      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x1b2>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a24      	ldr	r2, [pc, #144]	@ (8005b08 <HAL_TIM_PWM_Start+0x218>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d013      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x1b2>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a23      	ldr	r2, [pc, #140]	@ (8005b0c <HAL_TIM_PWM_Start+0x21c>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d00e      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x1b2>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a19      	ldr	r2, [pc, #100]	@ (8005af0 <HAL_TIM_PWM_Start+0x200>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d009      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x1b2>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a18      	ldr	r2, [pc, #96]	@ (8005af4 <HAL_TIM_PWM_Start+0x204>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d004      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x1b2>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a18      	ldr	r2, [pc, #96]	@ (8005b00 <HAL_TIM_PWM_Start+0x210>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d115      	bne.n	8005ace <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	689a      	ldr	r2, [r3, #8]
 8005aa8:	4b19      	ldr	r3, [pc, #100]	@ (8005b10 <HAL_TIM_PWM_Start+0x220>)
 8005aaa:	4013      	ands	r3, r2
 8005aac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2b06      	cmp	r3, #6
 8005ab2:	d015      	beq.n	8005ae0 <HAL_TIM_PWM_Start+0x1f0>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005aba:	d011      	beq.n	8005ae0 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f042 0201 	orr.w	r2, r2, #1
 8005aca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005acc:	e008      	b.n	8005ae0 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f042 0201 	orr.w	r2, r2, #1
 8005adc:	601a      	str	r2, [r3, #0]
 8005ade:	e000      	b.n	8005ae2 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ae0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3710      	adds	r7, #16
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	40012c00 	.word	0x40012c00
 8005af0:	40013400 	.word	0x40013400
 8005af4:	40014000 	.word	0x40014000
 8005af8:	40014400 	.word	0x40014400
 8005afc:	40014800 	.word	0x40014800
 8005b00:	40015000 	.word	0x40015000
 8005b04:	40000400 	.word	0x40000400
 8005b08:	40000800 	.word	0x40000800
 8005b0c:	40000c00 	.word	0x40000c00
 8005b10:	00010007 	.word	0x00010007

08005b14 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b086      	sub	sp, #24
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d101      	bne.n	8005b28 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e097      	b.n	8005c58 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d106      	bne.n	8005b42 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f7fc f973 	bl	8001e28 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2202      	movs	r2, #2
 8005b46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	6812      	ldr	r2, [r2, #0]
 8005b54:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005b58:	f023 0307 	bic.w	r3, r3, #7
 8005b5c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	3304      	adds	r3, #4
 8005b66:	4619      	mov	r1, r3
 8005b68:	4610      	mov	r0, r2
 8005b6a:	f000 fb31 	bl	80061d0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	699b      	ldr	r3, [r3, #24]
 8005b7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	6a1b      	ldr	r3, [r3, #32]
 8005b84:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	697a      	ldr	r2, [r7, #20]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b96:	f023 0303 	bic.w	r3, r3, #3
 8005b9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	689a      	ldr	r2, [r3, #8]
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	699b      	ldr	r3, [r3, #24]
 8005ba4:	021b      	lsls	r3, r3, #8
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	693a      	ldr	r2, [r7, #16]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005bb4:	f023 030c 	bic.w	r3, r3, #12
 8005bb8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005bc0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005bc4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	68da      	ldr	r2, [r3, #12]
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	69db      	ldr	r3, [r3, #28]
 8005bce:	021b      	lsls	r3, r3, #8
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	011a      	lsls	r2, r3, #4
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	6a1b      	ldr	r3, [r3, #32]
 8005be2:	031b      	lsls	r3, r3, #12
 8005be4:	4313      	orrs	r3, r2
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005bf2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005bfa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	685a      	ldr	r2, [r3, #4]
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	695b      	ldr	r3, [r3, #20]
 8005c04:	011b      	lsls	r3, r3, #4
 8005c06:	4313      	orrs	r3, r2
 8005c08:	68fa      	ldr	r2, [r7, #12]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	697a      	ldr	r2, [r7, #20]
 8005c14:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	693a      	ldr	r2, [r7, #16]
 8005c1c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2201      	movs	r2, #1
 8005c32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2201      	movs	r2, #1
 8005c42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2201      	movs	r2, #1
 8005c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3718      	adds	r7, #24
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}

08005c60 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c70:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005c78:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c80:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c88:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d110      	bne.n	8005cb2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c90:	7bfb      	ldrb	r3, [r7, #15]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d102      	bne.n	8005c9c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c96:	7b7b      	ldrb	r3, [r7, #13]
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d001      	beq.n	8005ca0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e069      	b.n	8005d74 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2202      	movs	r2, #2
 8005ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2202      	movs	r2, #2
 8005cac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005cb0:	e031      	b.n	8005d16 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	2b04      	cmp	r3, #4
 8005cb6:	d110      	bne.n	8005cda <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cb8:	7bbb      	ldrb	r3, [r7, #14]
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d102      	bne.n	8005cc4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005cbe:	7b3b      	ldrb	r3, [r7, #12]
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d001      	beq.n	8005cc8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e055      	b.n	8005d74 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2202      	movs	r2, #2
 8005ccc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2202      	movs	r2, #2
 8005cd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005cd8:	e01d      	b.n	8005d16 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cda:	7bfb      	ldrb	r3, [r7, #15]
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d108      	bne.n	8005cf2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ce0:	7bbb      	ldrb	r3, [r7, #14]
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d105      	bne.n	8005cf2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ce6:	7b7b      	ldrb	r3, [r7, #13]
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d102      	bne.n	8005cf2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005cec:	7b3b      	ldrb	r3, [r7, #12]
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d001      	beq.n	8005cf6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e03e      	b.n	8005d74 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2202      	movs	r2, #2
 8005cfa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2202      	movs	r2, #2
 8005d02:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2202      	movs	r2, #2
 8005d0a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2202      	movs	r2, #2
 8005d12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d003      	beq.n	8005d24 <HAL_TIM_Encoder_Start+0xc4>
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	2b04      	cmp	r3, #4
 8005d20:	d008      	beq.n	8005d34 <HAL_TIM_Encoder_Start+0xd4>
 8005d22:	e00f      	b.n	8005d44 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	2100      	movs	r1, #0
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f000 fec9 	bl	8006ac4 <TIM_CCxChannelCmd>
      break;
 8005d32:	e016      	b.n	8005d62 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	2104      	movs	r1, #4
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f000 fec1 	bl	8006ac4 <TIM_CCxChannelCmd>
      break;
 8005d42:	e00e      	b.n	8005d62 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	2100      	movs	r1, #0
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f000 feb9 	bl	8006ac4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2201      	movs	r2, #1
 8005d58:	2104      	movs	r1, #4
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f000 feb2 	bl	8006ac4 <TIM_CCxChannelCmd>
      break;
 8005d60:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f042 0201 	orr.w	r2, r2, #1
 8005d70:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005d72:	2300      	movs	r3, #0
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3710      	adds	r7, #16
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b086      	sub	sp, #24
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	60f8      	str	r0, [r7, #12]
 8005d84:	60b9      	str	r1, [r7, #8]
 8005d86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d101      	bne.n	8005d9a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d96:	2302      	movs	r3, #2
 8005d98:	e0ff      	b.n	8005f9a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2b14      	cmp	r3, #20
 8005da6:	f200 80f0 	bhi.w	8005f8a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005daa:	a201      	add	r2, pc, #4	@ (adr r2, 8005db0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005db0:	08005e05 	.word	0x08005e05
 8005db4:	08005f8b 	.word	0x08005f8b
 8005db8:	08005f8b 	.word	0x08005f8b
 8005dbc:	08005f8b 	.word	0x08005f8b
 8005dc0:	08005e45 	.word	0x08005e45
 8005dc4:	08005f8b 	.word	0x08005f8b
 8005dc8:	08005f8b 	.word	0x08005f8b
 8005dcc:	08005f8b 	.word	0x08005f8b
 8005dd0:	08005e87 	.word	0x08005e87
 8005dd4:	08005f8b 	.word	0x08005f8b
 8005dd8:	08005f8b 	.word	0x08005f8b
 8005ddc:	08005f8b 	.word	0x08005f8b
 8005de0:	08005ec7 	.word	0x08005ec7
 8005de4:	08005f8b 	.word	0x08005f8b
 8005de8:	08005f8b 	.word	0x08005f8b
 8005dec:	08005f8b 	.word	0x08005f8b
 8005df0:	08005f09 	.word	0x08005f09
 8005df4:	08005f8b 	.word	0x08005f8b
 8005df8:	08005f8b 	.word	0x08005f8b
 8005dfc:	08005f8b 	.word	0x08005f8b
 8005e00:	08005f49 	.word	0x08005f49
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	68b9      	ldr	r1, [r7, #8]
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f000 fa94 	bl	8006338 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	699a      	ldr	r2, [r3, #24]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f042 0208 	orr.w	r2, r2, #8
 8005e1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	699a      	ldr	r2, [r3, #24]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f022 0204 	bic.w	r2, r2, #4
 8005e2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	6999      	ldr	r1, [r3, #24]
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	691a      	ldr	r2, [r3, #16]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	430a      	orrs	r2, r1
 8005e40:	619a      	str	r2, [r3, #24]
      break;
 8005e42:	e0a5      	b.n	8005f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	68b9      	ldr	r1, [r7, #8]
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f000 fb0e 	bl	800646c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	699a      	ldr	r2, [r3, #24]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	699a      	ldr	r2, [r3, #24]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	6999      	ldr	r1, [r3, #24]
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	021a      	lsls	r2, r3, #8
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	430a      	orrs	r2, r1
 8005e82:	619a      	str	r2, [r3, #24]
      break;
 8005e84:	e084      	b.n	8005f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	68b9      	ldr	r1, [r7, #8]
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f000 fb81 	bl	8006594 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	69da      	ldr	r2, [r3, #28]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f042 0208 	orr.w	r2, r2, #8
 8005ea0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	69da      	ldr	r2, [r3, #28]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f022 0204 	bic.w	r2, r2, #4
 8005eb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	69d9      	ldr	r1, [r3, #28]
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	691a      	ldr	r2, [r3, #16]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	430a      	orrs	r2, r1
 8005ec2:	61da      	str	r2, [r3, #28]
      break;
 8005ec4:	e064      	b.n	8005f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68b9      	ldr	r1, [r7, #8]
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f000 fbf3 	bl	80066b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	69da      	ldr	r2, [r3, #28]
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ee0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	69da      	ldr	r2, [r3, #28]
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ef0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	69d9      	ldr	r1, [r3, #28]
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	691b      	ldr	r3, [r3, #16]
 8005efc:	021a      	lsls	r2, r3, #8
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	430a      	orrs	r2, r1
 8005f04:	61da      	str	r2, [r3, #28]
      break;
 8005f06:	e043      	b.n	8005f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	68b9      	ldr	r1, [r7, #8]
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f000 fc66 	bl	80067e0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f042 0208 	orr.w	r2, r2, #8
 8005f22:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f022 0204 	bic.w	r2, r2, #4
 8005f32:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	691a      	ldr	r2, [r3, #16]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	430a      	orrs	r2, r1
 8005f44:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005f46:	e023      	b.n	8005f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	68b9      	ldr	r1, [r7, #8]
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f000 fcb0 	bl	80068b4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f62:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f72:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	021a      	lsls	r2, r3, #8
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	430a      	orrs	r2, r1
 8005f86:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005f88:	e002      	b.n	8005f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	75fb      	strb	r3, [r7, #23]
      break;
 8005f8e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f98:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3718      	adds	r7, #24
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop

08005fa4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
 8005fac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d101      	bne.n	8005fc0 <HAL_TIM_ConfigClockSource+0x1c>
 8005fbc:	2302      	movs	r3, #2
 8005fbe:	e0f6      	b.n	80061ae <HAL_TIM_ConfigClockSource+0x20a>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2202      	movs	r2, #2
 8005fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005fde:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005fe2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005fea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	68ba      	ldr	r2, [r7, #8]
 8005ff2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a6f      	ldr	r2, [pc, #444]	@ (80061b8 <HAL_TIM_ConfigClockSource+0x214>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	f000 80c1 	beq.w	8006182 <HAL_TIM_ConfigClockSource+0x1de>
 8006000:	4a6d      	ldr	r2, [pc, #436]	@ (80061b8 <HAL_TIM_ConfigClockSource+0x214>)
 8006002:	4293      	cmp	r3, r2
 8006004:	f200 80c6 	bhi.w	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 8006008:	4a6c      	ldr	r2, [pc, #432]	@ (80061bc <HAL_TIM_ConfigClockSource+0x218>)
 800600a:	4293      	cmp	r3, r2
 800600c:	f000 80b9 	beq.w	8006182 <HAL_TIM_ConfigClockSource+0x1de>
 8006010:	4a6a      	ldr	r2, [pc, #424]	@ (80061bc <HAL_TIM_ConfigClockSource+0x218>)
 8006012:	4293      	cmp	r3, r2
 8006014:	f200 80be 	bhi.w	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 8006018:	4a69      	ldr	r2, [pc, #420]	@ (80061c0 <HAL_TIM_ConfigClockSource+0x21c>)
 800601a:	4293      	cmp	r3, r2
 800601c:	f000 80b1 	beq.w	8006182 <HAL_TIM_ConfigClockSource+0x1de>
 8006020:	4a67      	ldr	r2, [pc, #412]	@ (80061c0 <HAL_TIM_ConfigClockSource+0x21c>)
 8006022:	4293      	cmp	r3, r2
 8006024:	f200 80b6 	bhi.w	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 8006028:	4a66      	ldr	r2, [pc, #408]	@ (80061c4 <HAL_TIM_ConfigClockSource+0x220>)
 800602a:	4293      	cmp	r3, r2
 800602c:	f000 80a9 	beq.w	8006182 <HAL_TIM_ConfigClockSource+0x1de>
 8006030:	4a64      	ldr	r2, [pc, #400]	@ (80061c4 <HAL_TIM_ConfigClockSource+0x220>)
 8006032:	4293      	cmp	r3, r2
 8006034:	f200 80ae 	bhi.w	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 8006038:	4a63      	ldr	r2, [pc, #396]	@ (80061c8 <HAL_TIM_ConfigClockSource+0x224>)
 800603a:	4293      	cmp	r3, r2
 800603c:	f000 80a1 	beq.w	8006182 <HAL_TIM_ConfigClockSource+0x1de>
 8006040:	4a61      	ldr	r2, [pc, #388]	@ (80061c8 <HAL_TIM_ConfigClockSource+0x224>)
 8006042:	4293      	cmp	r3, r2
 8006044:	f200 80a6 	bhi.w	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 8006048:	4a60      	ldr	r2, [pc, #384]	@ (80061cc <HAL_TIM_ConfigClockSource+0x228>)
 800604a:	4293      	cmp	r3, r2
 800604c:	f000 8099 	beq.w	8006182 <HAL_TIM_ConfigClockSource+0x1de>
 8006050:	4a5e      	ldr	r2, [pc, #376]	@ (80061cc <HAL_TIM_ConfigClockSource+0x228>)
 8006052:	4293      	cmp	r3, r2
 8006054:	f200 809e 	bhi.w	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 8006058:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800605c:	f000 8091 	beq.w	8006182 <HAL_TIM_ConfigClockSource+0x1de>
 8006060:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006064:	f200 8096 	bhi.w	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 8006068:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800606c:	f000 8089 	beq.w	8006182 <HAL_TIM_ConfigClockSource+0x1de>
 8006070:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006074:	f200 808e 	bhi.w	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 8006078:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800607c:	d03e      	beq.n	80060fc <HAL_TIM_ConfigClockSource+0x158>
 800607e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006082:	f200 8087 	bhi.w	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 8006086:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800608a:	f000 8086 	beq.w	800619a <HAL_TIM_ConfigClockSource+0x1f6>
 800608e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006092:	d87f      	bhi.n	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 8006094:	2b70      	cmp	r3, #112	@ 0x70
 8006096:	d01a      	beq.n	80060ce <HAL_TIM_ConfigClockSource+0x12a>
 8006098:	2b70      	cmp	r3, #112	@ 0x70
 800609a:	d87b      	bhi.n	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 800609c:	2b60      	cmp	r3, #96	@ 0x60
 800609e:	d050      	beq.n	8006142 <HAL_TIM_ConfigClockSource+0x19e>
 80060a0:	2b60      	cmp	r3, #96	@ 0x60
 80060a2:	d877      	bhi.n	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 80060a4:	2b50      	cmp	r3, #80	@ 0x50
 80060a6:	d03c      	beq.n	8006122 <HAL_TIM_ConfigClockSource+0x17e>
 80060a8:	2b50      	cmp	r3, #80	@ 0x50
 80060aa:	d873      	bhi.n	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 80060ac:	2b40      	cmp	r3, #64	@ 0x40
 80060ae:	d058      	beq.n	8006162 <HAL_TIM_ConfigClockSource+0x1be>
 80060b0:	2b40      	cmp	r3, #64	@ 0x40
 80060b2:	d86f      	bhi.n	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 80060b4:	2b30      	cmp	r3, #48	@ 0x30
 80060b6:	d064      	beq.n	8006182 <HAL_TIM_ConfigClockSource+0x1de>
 80060b8:	2b30      	cmp	r3, #48	@ 0x30
 80060ba:	d86b      	bhi.n	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 80060bc:	2b20      	cmp	r3, #32
 80060be:	d060      	beq.n	8006182 <HAL_TIM_ConfigClockSource+0x1de>
 80060c0:	2b20      	cmp	r3, #32
 80060c2:	d867      	bhi.n	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d05c      	beq.n	8006182 <HAL_TIM_ConfigClockSource+0x1de>
 80060c8:	2b10      	cmp	r3, #16
 80060ca:	d05a      	beq.n	8006182 <HAL_TIM_ConfigClockSource+0x1de>
 80060cc:	e062      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060de:	f000 fcd1 	bl	8006a84 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	68ba      	ldr	r2, [r7, #8]
 80060f8:	609a      	str	r2, [r3, #8]
      break;
 80060fa:	e04f      	b.n	800619c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800610c:	f000 fcba 	bl	8006a84 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	689a      	ldr	r2, [r3, #8]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800611e:	609a      	str	r2, [r3, #8]
      break;
 8006120:	e03c      	b.n	800619c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800612e:	461a      	mov	r2, r3
 8006130:	f000 fc2c 	bl	800698c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2150      	movs	r1, #80	@ 0x50
 800613a:	4618      	mov	r0, r3
 800613c:	f000 fc85 	bl	8006a4a <TIM_ITRx_SetConfig>
      break;
 8006140:	e02c      	b.n	800619c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800614e:	461a      	mov	r2, r3
 8006150:	f000 fc4b 	bl	80069ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	2160      	movs	r1, #96	@ 0x60
 800615a:	4618      	mov	r0, r3
 800615c:	f000 fc75 	bl	8006a4a <TIM_ITRx_SetConfig>
      break;
 8006160:	e01c      	b.n	800619c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800616e:	461a      	mov	r2, r3
 8006170:	f000 fc0c 	bl	800698c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2140      	movs	r1, #64	@ 0x40
 800617a:	4618      	mov	r0, r3
 800617c:	f000 fc65 	bl	8006a4a <TIM_ITRx_SetConfig>
      break;
 8006180:	e00c      	b.n	800619c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4619      	mov	r1, r3
 800618c:	4610      	mov	r0, r2
 800618e:	f000 fc5c 	bl	8006a4a <TIM_ITRx_SetConfig>
      break;
 8006192:	e003      	b.n	800619c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8006194:	2301      	movs	r3, #1
 8006196:	73fb      	strb	r3, [r7, #15]
      break;
 8006198:	e000      	b.n	800619c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800619a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2200      	movs	r2, #0
 80061a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80061ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3710      	adds	r7, #16
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	00100070 	.word	0x00100070
 80061bc:	00100060 	.word	0x00100060
 80061c0:	00100050 	.word	0x00100050
 80061c4:	00100040 	.word	0x00100040
 80061c8:	00100030 	.word	0x00100030
 80061cc:	00100020 	.word	0x00100020

080061d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b085      	sub	sp, #20
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a4c      	ldr	r2, [pc, #304]	@ (8006314 <TIM_Base_SetConfig+0x144>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d017      	beq.n	8006218 <TIM_Base_SetConfig+0x48>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061ee:	d013      	beq.n	8006218 <TIM_Base_SetConfig+0x48>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4a49      	ldr	r2, [pc, #292]	@ (8006318 <TIM_Base_SetConfig+0x148>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d00f      	beq.n	8006218 <TIM_Base_SetConfig+0x48>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	4a48      	ldr	r2, [pc, #288]	@ (800631c <TIM_Base_SetConfig+0x14c>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d00b      	beq.n	8006218 <TIM_Base_SetConfig+0x48>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4a47      	ldr	r2, [pc, #284]	@ (8006320 <TIM_Base_SetConfig+0x150>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d007      	beq.n	8006218 <TIM_Base_SetConfig+0x48>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4a46      	ldr	r2, [pc, #280]	@ (8006324 <TIM_Base_SetConfig+0x154>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d003      	beq.n	8006218 <TIM_Base_SetConfig+0x48>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a45      	ldr	r2, [pc, #276]	@ (8006328 <TIM_Base_SetConfig+0x158>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d108      	bne.n	800622a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800621e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	68fa      	ldr	r2, [r7, #12]
 8006226:	4313      	orrs	r3, r2
 8006228:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a39      	ldr	r2, [pc, #228]	@ (8006314 <TIM_Base_SetConfig+0x144>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d023      	beq.n	800627a <TIM_Base_SetConfig+0xaa>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006238:	d01f      	beq.n	800627a <TIM_Base_SetConfig+0xaa>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a36      	ldr	r2, [pc, #216]	@ (8006318 <TIM_Base_SetConfig+0x148>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d01b      	beq.n	800627a <TIM_Base_SetConfig+0xaa>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a35      	ldr	r2, [pc, #212]	@ (800631c <TIM_Base_SetConfig+0x14c>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d017      	beq.n	800627a <TIM_Base_SetConfig+0xaa>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a34      	ldr	r2, [pc, #208]	@ (8006320 <TIM_Base_SetConfig+0x150>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d013      	beq.n	800627a <TIM_Base_SetConfig+0xaa>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a33      	ldr	r2, [pc, #204]	@ (8006324 <TIM_Base_SetConfig+0x154>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d00f      	beq.n	800627a <TIM_Base_SetConfig+0xaa>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a33      	ldr	r2, [pc, #204]	@ (800632c <TIM_Base_SetConfig+0x15c>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d00b      	beq.n	800627a <TIM_Base_SetConfig+0xaa>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	4a32      	ldr	r2, [pc, #200]	@ (8006330 <TIM_Base_SetConfig+0x160>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d007      	beq.n	800627a <TIM_Base_SetConfig+0xaa>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a31      	ldr	r2, [pc, #196]	@ (8006334 <TIM_Base_SetConfig+0x164>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d003      	beq.n	800627a <TIM_Base_SetConfig+0xaa>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a2c      	ldr	r2, [pc, #176]	@ (8006328 <TIM_Base_SetConfig+0x158>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d108      	bne.n	800628c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006280:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	68fa      	ldr	r2, [r7, #12]
 8006288:	4313      	orrs	r3, r2
 800628a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	4313      	orrs	r3, r2
 8006298:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	68fa      	ldr	r2, [r7, #12]
 800629e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	689a      	ldr	r2, [r3, #8]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a18      	ldr	r2, [pc, #96]	@ (8006314 <TIM_Base_SetConfig+0x144>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d013      	beq.n	80062e0 <TIM_Base_SetConfig+0x110>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a1a      	ldr	r2, [pc, #104]	@ (8006324 <TIM_Base_SetConfig+0x154>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d00f      	beq.n	80062e0 <TIM_Base_SetConfig+0x110>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a1a      	ldr	r2, [pc, #104]	@ (800632c <TIM_Base_SetConfig+0x15c>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d00b      	beq.n	80062e0 <TIM_Base_SetConfig+0x110>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	4a19      	ldr	r2, [pc, #100]	@ (8006330 <TIM_Base_SetConfig+0x160>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d007      	beq.n	80062e0 <TIM_Base_SetConfig+0x110>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	4a18      	ldr	r2, [pc, #96]	@ (8006334 <TIM_Base_SetConfig+0x164>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d003      	beq.n	80062e0 <TIM_Base_SetConfig+0x110>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	4a13      	ldr	r2, [pc, #76]	@ (8006328 <TIM_Base_SetConfig+0x158>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d103      	bne.n	80062e8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	691a      	ldr	r2, [r3, #16]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	691b      	ldr	r3, [r3, #16]
 80062f2:	f003 0301 	and.w	r3, r3, #1
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d105      	bne.n	8006306 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	691b      	ldr	r3, [r3, #16]
 80062fe:	f023 0201 	bic.w	r2, r3, #1
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	611a      	str	r2, [r3, #16]
  }
}
 8006306:	bf00      	nop
 8006308:	3714      	adds	r7, #20
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr
 8006312:	bf00      	nop
 8006314:	40012c00 	.word	0x40012c00
 8006318:	40000400 	.word	0x40000400
 800631c:	40000800 	.word	0x40000800
 8006320:	40000c00 	.word	0x40000c00
 8006324:	40013400 	.word	0x40013400
 8006328:	40015000 	.word	0x40015000
 800632c:	40014000 	.word	0x40014000
 8006330:	40014400 	.word	0x40014400
 8006334:	40014800 	.word	0x40014800

08006338 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006338:	b480      	push	{r7}
 800633a:	b087      	sub	sp, #28
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a1b      	ldr	r3, [r3, #32]
 8006346:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6a1b      	ldr	r3, [r3, #32]
 800634c:	f023 0201 	bic.w	r2, r3, #1
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	699b      	ldr	r3, [r3, #24]
 800635e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006366:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800636a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f023 0303 	bic.w	r3, r3, #3
 8006372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	4313      	orrs	r3, r2
 800637c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	f023 0302 	bic.w	r3, r3, #2
 8006384:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	697a      	ldr	r2, [r7, #20]
 800638c:	4313      	orrs	r3, r2
 800638e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	4a30      	ldr	r2, [pc, #192]	@ (8006454 <TIM_OC1_SetConfig+0x11c>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d013      	beq.n	80063c0 <TIM_OC1_SetConfig+0x88>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a2f      	ldr	r2, [pc, #188]	@ (8006458 <TIM_OC1_SetConfig+0x120>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d00f      	beq.n	80063c0 <TIM_OC1_SetConfig+0x88>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a2e      	ldr	r2, [pc, #184]	@ (800645c <TIM_OC1_SetConfig+0x124>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d00b      	beq.n	80063c0 <TIM_OC1_SetConfig+0x88>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a2d      	ldr	r2, [pc, #180]	@ (8006460 <TIM_OC1_SetConfig+0x128>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d007      	beq.n	80063c0 <TIM_OC1_SetConfig+0x88>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4a2c      	ldr	r2, [pc, #176]	@ (8006464 <TIM_OC1_SetConfig+0x12c>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d003      	beq.n	80063c0 <TIM_OC1_SetConfig+0x88>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a2b      	ldr	r2, [pc, #172]	@ (8006468 <TIM_OC1_SetConfig+0x130>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d10c      	bne.n	80063da <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	f023 0308 	bic.w	r3, r3, #8
 80063c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	697a      	ldr	r2, [r7, #20]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	f023 0304 	bic.w	r3, r3, #4
 80063d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a1d      	ldr	r2, [pc, #116]	@ (8006454 <TIM_OC1_SetConfig+0x11c>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d013      	beq.n	800640a <TIM_OC1_SetConfig+0xd2>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006458 <TIM_OC1_SetConfig+0x120>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d00f      	beq.n	800640a <TIM_OC1_SetConfig+0xd2>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a1b      	ldr	r2, [pc, #108]	@ (800645c <TIM_OC1_SetConfig+0x124>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d00b      	beq.n	800640a <TIM_OC1_SetConfig+0xd2>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a1a      	ldr	r2, [pc, #104]	@ (8006460 <TIM_OC1_SetConfig+0x128>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d007      	beq.n	800640a <TIM_OC1_SetConfig+0xd2>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	4a19      	ldr	r2, [pc, #100]	@ (8006464 <TIM_OC1_SetConfig+0x12c>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d003      	beq.n	800640a <TIM_OC1_SetConfig+0xd2>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4a18      	ldr	r2, [pc, #96]	@ (8006468 <TIM_OC1_SetConfig+0x130>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d111      	bne.n	800642e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006410:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006418:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	695b      	ldr	r3, [r3, #20]
 800641e:	693a      	ldr	r2, [r7, #16]
 8006420:	4313      	orrs	r3, r2
 8006422:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	699b      	ldr	r3, [r3, #24]
 8006428:	693a      	ldr	r2, [r7, #16]
 800642a:	4313      	orrs	r3, r2
 800642c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	693a      	ldr	r2, [r7, #16]
 8006432:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	685a      	ldr	r2, [r3, #4]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	697a      	ldr	r2, [r7, #20]
 8006446:	621a      	str	r2, [r3, #32]
}
 8006448:	bf00      	nop
 800644a:	371c      	adds	r7, #28
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr
 8006454:	40012c00 	.word	0x40012c00
 8006458:	40013400 	.word	0x40013400
 800645c:	40014000 	.word	0x40014000
 8006460:	40014400 	.word	0x40014400
 8006464:	40014800 	.word	0x40014800
 8006468:	40015000 	.word	0x40015000

0800646c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800646c:	b480      	push	{r7}
 800646e:	b087      	sub	sp, #28
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6a1b      	ldr	r3, [r3, #32]
 800647a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6a1b      	ldr	r3, [r3, #32]
 8006480:	f023 0210 	bic.w	r2, r3, #16
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	699b      	ldr	r3, [r3, #24]
 8006492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800649a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800649e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	021b      	lsls	r3, r3, #8
 80064ae:	68fa      	ldr	r2, [r7, #12]
 80064b0:	4313      	orrs	r3, r2
 80064b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	f023 0320 	bic.w	r3, r3, #32
 80064ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	011b      	lsls	r3, r3, #4
 80064c2:	697a      	ldr	r2, [r7, #20]
 80064c4:	4313      	orrs	r3, r2
 80064c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a2c      	ldr	r2, [pc, #176]	@ (800657c <TIM_OC2_SetConfig+0x110>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d007      	beq.n	80064e0 <TIM_OC2_SetConfig+0x74>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a2b      	ldr	r2, [pc, #172]	@ (8006580 <TIM_OC2_SetConfig+0x114>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d003      	beq.n	80064e0 <TIM_OC2_SetConfig+0x74>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a2a      	ldr	r2, [pc, #168]	@ (8006584 <TIM_OC2_SetConfig+0x118>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d10d      	bne.n	80064fc <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	011b      	lsls	r3, r3, #4
 80064ee:	697a      	ldr	r2, [r7, #20]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a1f      	ldr	r2, [pc, #124]	@ (800657c <TIM_OC2_SetConfig+0x110>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d013      	beq.n	800652c <TIM_OC2_SetConfig+0xc0>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a1e      	ldr	r2, [pc, #120]	@ (8006580 <TIM_OC2_SetConfig+0x114>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d00f      	beq.n	800652c <TIM_OC2_SetConfig+0xc0>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a1e      	ldr	r2, [pc, #120]	@ (8006588 <TIM_OC2_SetConfig+0x11c>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d00b      	beq.n	800652c <TIM_OC2_SetConfig+0xc0>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	4a1d      	ldr	r2, [pc, #116]	@ (800658c <TIM_OC2_SetConfig+0x120>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d007      	beq.n	800652c <TIM_OC2_SetConfig+0xc0>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	4a1c      	ldr	r2, [pc, #112]	@ (8006590 <TIM_OC2_SetConfig+0x124>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d003      	beq.n	800652c <TIM_OC2_SetConfig+0xc0>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	4a17      	ldr	r2, [pc, #92]	@ (8006584 <TIM_OC2_SetConfig+0x118>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d113      	bne.n	8006554 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006532:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800653a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	695b      	ldr	r3, [r3, #20]
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	693a      	ldr	r2, [r7, #16]
 8006544:	4313      	orrs	r3, r2
 8006546:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	699b      	ldr	r3, [r3, #24]
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	693a      	ldr	r2, [r7, #16]
 8006550:	4313      	orrs	r3, r2
 8006552:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	693a      	ldr	r2, [r7, #16]
 8006558:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	68fa      	ldr	r2, [r7, #12]
 800655e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	685a      	ldr	r2, [r3, #4]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	697a      	ldr	r2, [r7, #20]
 800656c:	621a      	str	r2, [r3, #32]
}
 800656e:	bf00      	nop
 8006570:	371c      	adds	r7, #28
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr
 800657a:	bf00      	nop
 800657c:	40012c00 	.word	0x40012c00
 8006580:	40013400 	.word	0x40013400
 8006584:	40015000 	.word	0x40015000
 8006588:	40014000 	.word	0x40014000
 800658c:	40014400 	.word	0x40014400
 8006590:	40014800 	.word	0x40014800

08006594 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006594:	b480      	push	{r7}
 8006596:	b087      	sub	sp, #28
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
 800659c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a1b      	ldr	r3, [r3, #32]
 80065a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6a1b      	ldr	r3, [r3, #32]
 80065a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	69db      	ldr	r3, [r3, #28]
 80065ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f023 0303 	bic.w	r3, r3, #3
 80065ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	021b      	lsls	r3, r3, #8
 80065e8:	697a      	ldr	r2, [r7, #20]
 80065ea:	4313      	orrs	r3, r2
 80065ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4a2b      	ldr	r2, [pc, #172]	@ (80066a0 <TIM_OC3_SetConfig+0x10c>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d007      	beq.n	8006606 <TIM_OC3_SetConfig+0x72>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4a2a      	ldr	r2, [pc, #168]	@ (80066a4 <TIM_OC3_SetConfig+0x110>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d003      	beq.n	8006606 <TIM_OC3_SetConfig+0x72>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	4a29      	ldr	r2, [pc, #164]	@ (80066a8 <TIM_OC3_SetConfig+0x114>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d10d      	bne.n	8006622 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800660c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	021b      	lsls	r3, r3, #8
 8006614:	697a      	ldr	r2, [r7, #20]
 8006616:	4313      	orrs	r3, r2
 8006618:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006620:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a1e      	ldr	r2, [pc, #120]	@ (80066a0 <TIM_OC3_SetConfig+0x10c>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d013      	beq.n	8006652 <TIM_OC3_SetConfig+0xbe>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a1d      	ldr	r2, [pc, #116]	@ (80066a4 <TIM_OC3_SetConfig+0x110>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d00f      	beq.n	8006652 <TIM_OC3_SetConfig+0xbe>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a1d      	ldr	r2, [pc, #116]	@ (80066ac <TIM_OC3_SetConfig+0x118>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d00b      	beq.n	8006652 <TIM_OC3_SetConfig+0xbe>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a1c      	ldr	r2, [pc, #112]	@ (80066b0 <TIM_OC3_SetConfig+0x11c>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d007      	beq.n	8006652 <TIM_OC3_SetConfig+0xbe>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a1b      	ldr	r2, [pc, #108]	@ (80066b4 <TIM_OC3_SetConfig+0x120>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d003      	beq.n	8006652 <TIM_OC3_SetConfig+0xbe>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	4a16      	ldr	r2, [pc, #88]	@ (80066a8 <TIM_OC3_SetConfig+0x114>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d113      	bne.n	800667a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006658:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006660:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	695b      	ldr	r3, [r3, #20]
 8006666:	011b      	lsls	r3, r3, #4
 8006668:	693a      	ldr	r2, [r7, #16]
 800666a:	4313      	orrs	r3, r2
 800666c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	699b      	ldr	r3, [r3, #24]
 8006672:	011b      	lsls	r3, r3, #4
 8006674:	693a      	ldr	r2, [r7, #16]
 8006676:	4313      	orrs	r3, r2
 8006678:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	693a      	ldr	r2, [r7, #16]
 800667e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	68fa      	ldr	r2, [r7, #12]
 8006684:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	685a      	ldr	r2, [r3, #4]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	697a      	ldr	r2, [r7, #20]
 8006692:	621a      	str	r2, [r3, #32]
}
 8006694:	bf00      	nop
 8006696:	371c      	adds	r7, #28
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr
 80066a0:	40012c00 	.word	0x40012c00
 80066a4:	40013400 	.word	0x40013400
 80066a8:	40015000 	.word	0x40015000
 80066ac:	40014000 	.word	0x40014000
 80066b0:	40014400 	.word	0x40014400
 80066b4:	40014800 	.word	0x40014800

080066b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b087      	sub	sp, #28
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6a1b      	ldr	r3, [r3, #32]
 80066c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6a1b      	ldr	r3, [r3, #32]
 80066cc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	69db      	ldr	r3, [r3, #28]
 80066de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	021b      	lsls	r3, r3, #8
 80066fa:	68fa      	ldr	r2, [r7, #12]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006706:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	031b      	lsls	r3, r3, #12
 800670e:	697a      	ldr	r2, [r7, #20]
 8006710:	4313      	orrs	r3, r2
 8006712:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a2c      	ldr	r2, [pc, #176]	@ (80067c8 <TIM_OC4_SetConfig+0x110>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d007      	beq.n	800672c <TIM_OC4_SetConfig+0x74>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	4a2b      	ldr	r2, [pc, #172]	@ (80067cc <TIM_OC4_SetConfig+0x114>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d003      	beq.n	800672c <TIM_OC4_SetConfig+0x74>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a2a      	ldr	r2, [pc, #168]	@ (80067d0 <TIM_OC4_SetConfig+0x118>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d10d      	bne.n	8006748 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006732:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	031b      	lsls	r3, r3, #12
 800673a:	697a      	ldr	r2, [r7, #20]
 800673c:	4313      	orrs	r3, r2
 800673e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006746:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a1f      	ldr	r2, [pc, #124]	@ (80067c8 <TIM_OC4_SetConfig+0x110>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d013      	beq.n	8006778 <TIM_OC4_SetConfig+0xc0>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a1e      	ldr	r2, [pc, #120]	@ (80067cc <TIM_OC4_SetConfig+0x114>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d00f      	beq.n	8006778 <TIM_OC4_SetConfig+0xc0>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a1e      	ldr	r2, [pc, #120]	@ (80067d4 <TIM_OC4_SetConfig+0x11c>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d00b      	beq.n	8006778 <TIM_OC4_SetConfig+0xc0>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a1d      	ldr	r2, [pc, #116]	@ (80067d8 <TIM_OC4_SetConfig+0x120>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d007      	beq.n	8006778 <TIM_OC4_SetConfig+0xc0>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	4a1c      	ldr	r2, [pc, #112]	@ (80067dc <TIM_OC4_SetConfig+0x124>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d003      	beq.n	8006778 <TIM_OC4_SetConfig+0xc0>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	4a17      	ldr	r2, [pc, #92]	@ (80067d0 <TIM_OC4_SetConfig+0x118>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d113      	bne.n	80067a0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800677e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006786:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	695b      	ldr	r3, [r3, #20]
 800678c:	019b      	lsls	r3, r3, #6
 800678e:	693a      	ldr	r2, [r7, #16]
 8006790:	4313      	orrs	r3, r2
 8006792:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	699b      	ldr	r3, [r3, #24]
 8006798:	019b      	lsls	r3, r3, #6
 800679a:	693a      	ldr	r2, [r7, #16]
 800679c:	4313      	orrs	r3, r2
 800679e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	693a      	ldr	r2, [r7, #16]
 80067a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	68fa      	ldr	r2, [r7, #12]
 80067aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	685a      	ldr	r2, [r3, #4]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	697a      	ldr	r2, [r7, #20]
 80067b8:	621a      	str	r2, [r3, #32]
}
 80067ba:	bf00      	nop
 80067bc:	371c      	adds	r7, #28
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr
 80067c6:	bf00      	nop
 80067c8:	40012c00 	.word	0x40012c00
 80067cc:	40013400 	.word	0x40013400
 80067d0:	40015000 	.word	0x40015000
 80067d4:	40014000 	.word	0x40014000
 80067d8:	40014400 	.word	0x40014400
 80067dc:	40014800 	.word	0x40014800

080067e0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b087      	sub	sp, #28
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
 80067e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6a1b      	ldr	r3, [r3, #32]
 80067ee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6a1b      	ldr	r3, [r3, #32]
 80067f4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800680e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006812:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	68fa      	ldr	r2, [r7, #12]
 800681a:	4313      	orrs	r3, r2
 800681c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006824:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	041b      	lsls	r3, r3, #16
 800682c:	693a      	ldr	r2, [r7, #16]
 800682e:	4313      	orrs	r3, r2
 8006830:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a19      	ldr	r2, [pc, #100]	@ (800689c <TIM_OC5_SetConfig+0xbc>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d013      	beq.n	8006862 <TIM_OC5_SetConfig+0x82>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a18      	ldr	r2, [pc, #96]	@ (80068a0 <TIM_OC5_SetConfig+0xc0>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d00f      	beq.n	8006862 <TIM_OC5_SetConfig+0x82>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a17      	ldr	r2, [pc, #92]	@ (80068a4 <TIM_OC5_SetConfig+0xc4>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d00b      	beq.n	8006862 <TIM_OC5_SetConfig+0x82>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a16      	ldr	r2, [pc, #88]	@ (80068a8 <TIM_OC5_SetConfig+0xc8>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d007      	beq.n	8006862 <TIM_OC5_SetConfig+0x82>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a15      	ldr	r2, [pc, #84]	@ (80068ac <TIM_OC5_SetConfig+0xcc>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d003      	beq.n	8006862 <TIM_OC5_SetConfig+0x82>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a14      	ldr	r2, [pc, #80]	@ (80068b0 <TIM_OC5_SetConfig+0xd0>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d109      	bne.n	8006876 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006868:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	695b      	ldr	r3, [r3, #20]
 800686e:	021b      	lsls	r3, r3, #8
 8006870:	697a      	ldr	r2, [r7, #20]
 8006872:	4313      	orrs	r3, r2
 8006874:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	697a      	ldr	r2, [r7, #20]
 800687a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	68fa      	ldr	r2, [r7, #12]
 8006880:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	685a      	ldr	r2, [r3, #4]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	621a      	str	r2, [r3, #32]
}
 8006890:	bf00      	nop
 8006892:	371c      	adds	r7, #28
 8006894:	46bd      	mov	sp, r7
 8006896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689a:	4770      	bx	lr
 800689c:	40012c00 	.word	0x40012c00
 80068a0:	40013400 	.word	0x40013400
 80068a4:	40014000 	.word	0x40014000
 80068a8:	40014400 	.word	0x40014400
 80068ac:	40014800 	.word	0x40014800
 80068b0:	40015000 	.word	0x40015000

080068b4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b087      	sub	sp, #28
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6a1b      	ldr	r3, [r3, #32]
 80068c2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6a1b      	ldr	r3, [r3, #32]
 80068c8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	021b      	lsls	r3, r3, #8
 80068ee:	68fa      	ldr	r2, [r7, #12]
 80068f0:	4313      	orrs	r3, r2
 80068f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80068fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	051b      	lsls	r3, r3, #20
 8006902:	693a      	ldr	r2, [r7, #16]
 8006904:	4313      	orrs	r3, r2
 8006906:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a1a      	ldr	r2, [pc, #104]	@ (8006974 <TIM_OC6_SetConfig+0xc0>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d013      	beq.n	8006938 <TIM_OC6_SetConfig+0x84>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a19      	ldr	r2, [pc, #100]	@ (8006978 <TIM_OC6_SetConfig+0xc4>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d00f      	beq.n	8006938 <TIM_OC6_SetConfig+0x84>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a18      	ldr	r2, [pc, #96]	@ (800697c <TIM_OC6_SetConfig+0xc8>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d00b      	beq.n	8006938 <TIM_OC6_SetConfig+0x84>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	4a17      	ldr	r2, [pc, #92]	@ (8006980 <TIM_OC6_SetConfig+0xcc>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d007      	beq.n	8006938 <TIM_OC6_SetConfig+0x84>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	4a16      	ldr	r2, [pc, #88]	@ (8006984 <TIM_OC6_SetConfig+0xd0>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d003      	beq.n	8006938 <TIM_OC6_SetConfig+0x84>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	4a15      	ldr	r2, [pc, #84]	@ (8006988 <TIM_OC6_SetConfig+0xd4>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d109      	bne.n	800694c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800693e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	695b      	ldr	r3, [r3, #20]
 8006944:	029b      	lsls	r3, r3, #10
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	4313      	orrs	r3, r2
 800694a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	697a      	ldr	r2, [r7, #20]
 8006950:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	68fa      	ldr	r2, [r7, #12]
 8006956:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	685a      	ldr	r2, [r3, #4]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	693a      	ldr	r2, [r7, #16]
 8006964:	621a      	str	r2, [r3, #32]
}
 8006966:	bf00      	nop
 8006968:	371c      	adds	r7, #28
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop
 8006974:	40012c00 	.word	0x40012c00
 8006978:	40013400 	.word	0x40013400
 800697c:	40014000 	.word	0x40014000
 8006980:	40014400 	.word	0x40014400
 8006984:	40014800 	.word	0x40014800
 8006988:	40015000 	.word	0x40015000

0800698c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800698c:	b480      	push	{r7}
 800698e:	b087      	sub	sp, #28
 8006990:	af00      	add	r7, sp, #0
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	60b9      	str	r1, [r7, #8]
 8006996:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	6a1b      	ldr	r3, [r3, #32]
 800699c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	6a1b      	ldr	r3, [r3, #32]
 80069a2:	f023 0201 	bic.w	r2, r3, #1
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	699b      	ldr	r3, [r3, #24]
 80069ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80069b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	011b      	lsls	r3, r3, #4
 80069bc:	693a      	ldr	r2, [r7, #16]
 80069be:	4313      	orrs	r3, r2
 80069c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	f023 030a 	bic.w	r3, r3, #10
 80069c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069ca:	697a      	ldr	r2, [r7, #20]
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	693a      	ldr	r2, [r7, #16]
 80069d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	697a      	ldr	r2, [r7, #20]
 80069dc:	621a      	str	r2, [r3, #32]
}
 80069de:	bf00      	nop
 80069e0:	371c      	adds	r7, #28
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr

080069ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069ea:	b480      	push	{r7}
 80069ec:	b087      	sub	sp, #28
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	60f8      	str	r0, [r7, #12]
 80069f2:	60b9      	str	r1, [r7, #8]
 80069f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	6a1b      	ldr	r3, [r3, #32]
 80069fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6a1b      	ldr	r3, [r3, #32]
 8006a00:	f023 0210 	bic.w	r2, r3, #16
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	699b      	ldr	r3, [r3, #24]
 8006a0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	031b      	lsls	r3, r3, #12
 8006a1a:	693a      	ldr	r2, [r7, #16]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a26:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	011b      	lsls	r3, r3, #4
 8006a2c:	697a      	ldr	r2, [r7, #20]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	693a      	ldr	r2, [r7, #16]
 8006a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	697a      	ldr	r2, [r7, #20]
 8006a3c:	621a      	str	r2, [r3, #32]
}
 8006a3e:	bf00      	nop
 8006a40:	371c      	adds	r7, #28
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr

08006a4a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a4a:	b480      	push	{r7}
 8006a4c:	b085      	sub	sp, #20
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
 8006a52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006a60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a66:	683a      	ldr	r2, [r7, #0]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	f043 0307 	orr.w	r3, r3, #7
 8006a70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	68fa      	ldr	r2, [r7, #12]
 8006a76:	609a      	str	r2, [r3, #8]
}
 8006a78:	bf00      	nop
 8006a7a:	3714      	adds	r7, #20
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr

08006a84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b087      	sub	sp, #28
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	60b9      	str	r1, [r7, #8]
 8006a8e:	607a      	str	r2, [r7, #4]
 8006a90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	021a      	lsls	r2, r3, #8
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	431a      	orrs	r2, r3
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	697a      	ldr	r2, [r7, #20]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	697a      	ldr	r2, [r7, #20]
 8006ab6:	609a      	str	r2, [r3, #8]
}
 8006ab8:	bf00      	nop
 8006aba:	371c      	adds	r7, #28
 8006abc:	46bd      	mov	sp, r7
 8006abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac2:	4770      	bx	lr

08006ac4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b087      	sub	sp, #28
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	60b9      	str	r1, [r7, #8]
 8006ace:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	f003 031f 	and.w	r3, r3, #31
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8006adc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	6a1a      	ldr	r2, [r3, #32]
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	43db      	mvns	r3, r3
 8006ae6:	401a      	ands	r2, r3
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6a1a      	ldr	r2, [r3, #32]
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	f003 031f 	and.w	r3, r3, #31
 8006af6:	6879      	ldr	r1, [r7, #4]
 8006af8:	fa01 f303 	lsl.w	r3, r1, r3
 8006afc:	431a      	orrs	r2, r3
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	621a      	str	r2, [r3, #32]
}
 8006b02:	bf00      	nop
 8006b04:	371c      	adds	r7, #28
 8006b06:	46bd      	mov	sp, r7
 8006b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0c:	4770      	bx	lr
	...

08006b10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b085      	sub	sp, #20
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d101      	bne.n	8006b28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b24:	2302      	movs	r3, #2
 8006b26:	e074      	b.n	8006c12 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2202      	movs	r2, #2
 8006b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a34      	ldr	r2, [pc, #208]	@ (8006c20 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d009      	beq.n	8006b66 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a33      	ldr	r2, [pc, #204]	@ (8006c24 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d004      	beq.n	8006b66 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a31      	ldr	r2, [pc, #196]	@ (8006c28 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d108      	bne.n	8006b78 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006b6c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006b7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	68fa      	ldr	r2, [r7, #12]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68fa      	ldr	r2, [r7, #12]
 8006b94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a21      	ldr	r2, [pc, #132]	@ (8006c20 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d022      	beq.n	8006be6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ba8:	d01d      	beq.n	8006be6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a1f      	ldr	r2, [pc, #124]	@ (8006c2c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d018      	beq.n	8006be6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8006c30 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d013      	beq.n	8006be6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a1c      	ldr	r2, [pc, #112]	@ (8006c34 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d00e      	beq.n	8006be6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a15      	ldr	r2, [pc, #84]	@ (8006c24 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d009      	beq.n	8006be6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a18      	ldr	r2, [pc, #96]	@ (8006c38 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d004      	beq.n	8006be6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a11      	ldr	r2, [pc, #68]	@ (8006c28 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d10c      	bne.n	8006c00 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	68ba      	ldr	r2, [r7, #8]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	68ba      	ldr	r2, [r7, #8]
 8006bfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2201      	movs	r2, #1
 8006c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3714      	adds	r7, #20
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr
 8006c1e:	bf00      	nop
 8006c20:	40012c00 	.word	0x40012c00
 8006c24:	40013400 	.word	0x40013400
 8006c28:	40015000 	.word	0x40015000
 8006c2c:	40000400 	.word	0x40000400
 8006c30:	40000800 	.word	0x40000800
 8006c34:	40000c00 	.word	0x40000c00
 8006c38:	40014000 	.word	0x40014000

08006c3c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b085      	sub	sp, #20
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006c46:	2300      	movs	r3, #0
 8006c48:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d101      	bne.n	8006c58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006c54:	2302      	movs	r3, #2
 8006c56:	e078      	b.n	8006d4a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	68db      	ldr	r3, [r3, #12]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	691b      	ldr	r3, [r3, #16]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	695b      	ldr	r3, [r3, #20]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	699b      	ldr	r3, [r3, #24]
 8006ccc:	041b      	lsls	r3, r3, #16
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	69db      	ldr	r3, [r3, #28]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a1c      	ldr	r2, [pc, #112]	@ (8006d58 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d009      	beq.n	8006cfe <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a1b      	ldr	r2, [pc, #108]	@ (8006d5c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d004      	beq.n	8006cfe <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a19      	ldr	r2, [pc, #100]	@ (8006d60 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d11c      	bne.n	8006d38 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d08:	051b      	lsls	r3, r3, #20
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	6a1b      	ldr	r3, [r3, #32]
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d26:	4313      	orrs	r3, r2
 8006d28:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d34:	4313      	orrs	r3, r2
 8006d36:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68fa      	ldr	r2, [r7, #12]
 8006d3e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2200      	movs	r2, #0
 8006d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d48:	2300      	movs	r3, #0
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3714      	adds	r7, #20
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr
 8006d56:	bf00      	nop
 8006d58:	40012c00 	.word	0x40012c00
 8006d5c:	40013400 	.word	0x40013400
 8006d60:	40015000 	.word	0x40015000

08006d64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b082      	sub	sp, #8
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d101      	bne.n	8006d76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e042      	b.n	8006dfc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d106      	bne.n	8006d8e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d88:	6878      	ldr	r0, [r7, #4]
 8006d8a:	f7fa ffa5 	bl	8001cd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2224      	movs	r2, #36	@ 0x24
 8006d92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f022 0201 	bic.w	r2, r2, #1
 8006da4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d002      	beq.n	8006db4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 ff42 	bl	8007c38 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 fc43 	bl	8007640 <UART_SetConfig>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d101      	bne.n	8006dc4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	e01b      	b.n	8006dfc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	685a      	ldr	r2, [r3, #4]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006dd2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	689a      	ldr	r2, [r3, #8]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006de2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f042 0201 	orr.w	r2, r2, #1
 8006df2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 ffc1 	bl	8007d7c <UART_CheckIdleState>
 8006dfa:	4603      	mov	r3, r0
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3708      	adds	r7, #8
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}

08006e04 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b08a      	sub	sp, #40	@ 0x28
 8006e08:	af02      	add	r7, sp, #8
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	60b9      	str	r1, [r7, #8]
 8006e0e:	603b      	str	r3, [r7, #0]
 8006e10:	4613      	mov	r3, r2
 8006e12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e1a:	2b20      	cmp	r3, #32
 8006e1c:	d17b      	bne.n	8006f16 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d002      	beq.n	8006e2a <HAL_UART_Transmit+0x26>
 8006e24:	88fb      	ldrh	r3, [r7, #6]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d101      	bne.n	8006e2e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e074      	b.n	8006f18 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2200      	movs	r2, #0
 8006e32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2221      	movs	r2, #33	@ 0x21
 8006e3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e3e:	f7fb f979 	bl	8002134 <HAL_GetTick>
 8006e42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	88fa      	ldrh	r2, [r7, #6]
 8006e48:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	88fa      	ldrh	r2, [r7, #6]
 8006e50:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e5c:	d108      	bne.n	8006e70 <HAL_UART_Transmit+0x6c>
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	691b      	ldr	r3, [r3, #16]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d104      	bne.n	8006e70 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006e66:	2300      	movs	r3, #0
 8006e68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	61bb      	str	r3, [r7, #24]
 8006e6e:	e003      	b.n	8006e78 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e74:	2300      	movs	r3, #0
 8006e76:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006e78:	e030      	b.n	8006edc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	9300      	str	r3, [sp, #0]
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	2200      	movs	r2, #0
 8006e82:	2180      	movs	r1, #128	@ 0x80
 8006e84:	68f8      	ldr	r0, [r7, #12]
 8006e86:	f001 f823 	bl	8007ed0 <UART_WaitOnFlagUntilTimeout>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d005      	beq.n	8006e9c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2220      	movs	r2, #32
 8006e94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006e98:	2303      	movs	r3, #3
 8006e9a:	e03d      	b.n	8006f18 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006e9c:	69fb      	ldr	r3, [r7, #28]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d10b      	bne.n	8006eba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ea2:	69bb      	ldr	r3, [r7, #24]
 8006ea4:	881b      	ldrh	r3, [r3, #0]
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006eb0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006eb2:	69bb      	ldr	r3, [r7, #24]
 8006eb4:	3302      	adds	r3, #2
 8006eb6:	61bb      	str	r3, [r7, #24]
 8006eb8:	e007      	b.n	8006eca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006eba:	69fb      	ldr	r3, [r7, #28]
 8006ebc:	781a      	ldrb	r2, [r3, #0]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006ec4:	69fb      	ldr	r3, [r7, #28]
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006ed0:	b29b      	uxth	r3, r3
 8006ed2:	3b01      	subs	r3, #1
 8006ed4:	b29a      	uxth	r2, r3
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d1c8      	bne.n	8006e7a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	9300      	str	r3, [sp, #0]
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	2140      	movs	r1, #64	@ 0x40
 8006ef2:	68f8      	ldr	r0, [r7, #12]
 8006ef4:	f000 ffec 	bl	8007ed0 <UART_WaitOnFlagUntilTimeout>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d005      	beq.n	8006f0a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	2220      	movs	r2, #32
 8006f02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006f06:	2303      	movs	r3, #3
 8006f08:	e006      	b.n	8006f18 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	2220      	movs	r2, #32
 8006f0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006f12:	2300      	movs	r3, #0
 8006f14:	e000      	b.n	8006f18 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006f16:	2302      	movs	r3, #2
  }
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3720      	adds	r7, #32
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b08a      	sub	sp, #40	@ 0x28
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	60b9      	str	r1, [r7, #8]
 8006f2a:	4613      	mov	r3, r2
 8006f2c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f34:	2b20      	cmp	r3, #32
 8006f36:	d137      	bne.n	8006fa8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d002      	beq.n	8006f44 <HAL_UART_Receive_IT+0x24>
 8006f3e:	88fb      	ldrh	r3, [r7, #6]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d101      	bne.n	8006f48 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	e030      	b.n	8006faa <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a18      	ldr	r2, [pc, #96]	@ (8006fb4 <HAL_UART_Receive_IT+0x94>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d01f      	beq.n	8006f98 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d018      	beq.n	8006f98 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	e853 3f00 	ldrex	r3, [r3]
 8006f72:	613b      	str	r3, [r7, #16]
   return(result);
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006f7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	461a      	mov	r2, r3
 8006f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f84:	623b      	str	r3, [r7, #32]
 8006f86:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f88:	69f9      	ldr	r1, [r7, #28]
 8006f8a:	6a3a      	ldr	r2, [r7, #32]
 8006f8c:	e841 2300 	strex	r3, r2, [r1]
 8006f90:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d1e6      	bne.n	8006f66 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006f98:	88fb      	ldrh	r3, [r7, #6]
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	68b9      	ldr	r1, [r7, #8]
 8006f9e:	68f8      	ldr	r0, [r7, #12]
 8006fa0:	f001 f804 	bl	8007fac <UART_Start_Receive_IT>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	e000      	b.n	8006faa <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006fa8:	2302      	movs	r3, #2
  }
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	3728      	adds	r7, #40	@ 0x28
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}
 8006fb2:	bf00      	nop
 8006fb4:	40008000 	.word	0x40008000

08006fb8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b0ba      	sub	sp, #232	@ 0xe8
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	69db      	ldr	r3, [r3, #28]
 8006fc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006fde:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006fe2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006fe6:	4013      	ands	r3, r2
 8006fe8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006fec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d11b      	bne.n	800702c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ff8:	f003 0320 	and.w	r3, r3, #32
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d015      	beq.n	800702c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007004:	f003 0320 	and.w	r3, r3, #32
 8007008:	2b00      	cmp	r3, #0
 800700a:	d105      	bne.n	8007018 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800700c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007014:	2b00      	cmp	r3, #0
 8007016:	d009      	beq.n	800702c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800701c:	2b00      	cmp	r3, #0
 800701e:	f000 82e3 	beq.w	80075e8 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	4798      	blx	r3
      }
      return;
 800702a:	e2dd      	b.n	80075e8 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800702c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007030:	2b00      	cmp	r3, #0
 8007032:	f000 8123 	beq.w	800727c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007036:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800703a:	4b8d      	ldr	r3, [pc, #564]	@ (8007270 <HAL_UART_IRQHandler+0x2b8>)
 800703c:	4013      	ands	r3, r2
 800703e:	2b00      	cmp	r3, #0
 8007040:	d106      	bne.n	8007050 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007042:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007046:	4b8b      	ldr	r3, [pc, #556]	@ (8007274 <HAL_UART_IRQHandler+0x2bc>)
 8007048:	4013      	ands	r3, r2
 800704a:	2b00      	cmp	r3, #0
 800704c:	f000 8116 	beq.w	800727c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007054:	f003 0301 	and.w	r3, r3, #1
 8007058:	2b00      	cmp	r3, #0
 800705a:	d011      	beq.n	8007080 <HAL_UART_IRQHandler+0xc8>
 800705c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007060:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007064:	2b00      	cmp	r3, #0
 8007066:	d00b      	beq.n	8007080 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	2201      	movs	r2, #1
 800706e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007076:	f043 0201 	orr.w	r2, r3, #1
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007080:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007084:	f003 0302 	and.w	r3, r3, #2
 8007088:	2b00      	cmp	r3, #0
 800708a:	d011      	beq.n	80070b0 <HAL_UART_IRQHandler+0xf8>
 800708c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007090:	f003 0301 	and.w	r3, r3, #1
 8007094:	2b00      	cmp	r3, #0
 8007096:	d00b      	beq.n	80070b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	2202      	movs	r2, #2
 800709e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070a6:	f043 0204 	orr.w	r2, r3, #4
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80070b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070b4:	f003 0304 	and.w	r3, r3, #4
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d011      	beq.n	80070e0 <HAL_UART_IRQHandler+0x128>
 80070bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070c0:	f003 0301 	and.w	r3, r3, #1
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d00b      	beq.n	80070e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	2204      	movs	r2, #4
 80070ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d6:	f043 0202 	orr.w	r2, r3, #2
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80070e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070e4:	f003 0308 	and.w	r3, r3, #8
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d017      	beq.n	800711c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80070ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070f0:	f003 0320 	and.w	r3, r3, #32
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d105      	bne.n	8007104 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80070f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80070fc:	4b5c      	ldr	r3, [pc, #368]	@ (8007270 <HAL_UART_IRQHandler+0x2b8>)
 80070fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007100:	2b00      	cmp	r3, #0
 8007102:	d00b      	beq.n	800711c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	2208      	movs	r2, #8
 800710a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007112:	f043 0208 	orr.w	r2, r3, #8
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800711c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007120:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007124:	2b00      	cmp	r3, #0
 8007126:	d012      	beq.n	800714e <HAL_UART_IRQHandler+0x196>
 8007128:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800712c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007130:	2b00      	cmp	r3, #0
 8007132:	d00c      	beq.n	800714e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800713c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007144:	f043 0220 	orr.w	r2, r3, #32
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007154:	2b00      	cmp	r3, #0
 8007156:	f000 8249 	beq.w	80075ec <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800715a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800715e:	f003 0320 	and.w	r3, r3, #32
 8007162:	2b00      	cmp	r3, #0
 8007164:	d013      	beq.n	800718e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007166:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800716a:	f003 0320 	and.w	r3, r3, #32
 800716e:	2b00      	cmp	r3, #0
 8007170:	d105      	bne.n	800717e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007172:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800717a:	2b00      	cmp	r3, #0
 800717c:	d007      	beq.n	800718e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007182:	2b00      	cmp	r3, #0
 8007184:	d003      	beq.n	800718e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007194:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071a2:	2b40      	cmp	r3, #64	@ 0x40
 80071a4:	d005      	beq.n	80071b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80071a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80071aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d054      	beq.n	800725c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f001 f81c 	bl	80081f0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071c2:	2b40      	cmp	r3, #64	@ 0x40
 80071c4:	d146      	bne.n	8007254 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	3308      	adds	r3, #8
 80071cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80071d4:	e853 3f00 	ldrex	r3, [r3]
 80071d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80071dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80071e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	3308      	adds	r3, #8
 80071ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80071f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80071f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80071fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007202:	e841 2300 	strex	r3, r2, [r1]
 8007206:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800720a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d1d9      	bne.n	80071c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007218:	2b00      	cmp	r3, #0
 800721a:	d017      	beq.n	800724c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007222:	4a15      	ldr	r2, [pc, #84]	@ (8007278 <HAL_UART_IRQHandler+0x2c0>)
 8007224:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800722c:	4618      	mov	r0, r3
 800722e:	f7fc fe91 	bl	8003f54 <HAL_DMA_Abort_IT>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d019      	beq.n	800726c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800723e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007240:	687a      	ldr	r2, [r7, #4]
 8007242:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007246:	4610      	mov	r0, r2
 8007248:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800724a:	e00f      	b.n	800726c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f000 f9e1 	bl	8007614 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007252:	e00b      	b.n	800726c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f000 f9dd 	bl	8007614 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800725a:	e007      	b.n	800726c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 f9d9 	bl	8007614 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2200      	movs	r2, #0
 8007266:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800726a:	e1bf      	b.n	80075ec <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800726c:	bf00      	nop
    return;
 800726e:	e1bd      	b.n	80075ec <HAL_UART_IRQHandler+0x634>
 8007270:	10000001 	.word	0x10000001
 8007274:	04000120 	.word	0x04000120
 8007278:	080082bd 	.word	0x080082bd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007280:	2b01      	cmp	r3, #1
 8007282:	f040 8153 	bne.w	800752c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800728a:	f003 0310 	and.w	r3, r3, #16
 800728e:	2b00      	cmp	r3, #0
 8007290:	f000 814c 	beq.w	800752c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007298:	f003 0310 	and.w	r3, r3, #16
 800729c:	2b00      	cmp	r3, #0
 800729e:	f000 8145 	beq.w	800752c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2210      	movs	r2, #16
 80072a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072b4:	2b40      	cmp	r3, #64	@ 0x40
 80072b6:	f040 80bb 	bne.w	8007430 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80072c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f000 818f 	beq.w	80075f0 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80072d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80072dc:	429a      	cmp	r2, r3
 80072de:	f080 8187 	bcs.w	80075f0 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80072e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f003 0320 	and.w	r3, r3, #32
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	f040 8087 	bne.w	800740e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007308:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800730c:	e853 3f00 	ldrex	r3, [r3]
 8007310:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007314:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007318:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800731c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	461a      	mov	r2, r3
 8007326:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800732a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800732e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007332:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007336:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800733a:	e841 2300 	strex	r3, r2, [r1]
 800733e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007342:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1da      	bne.n	8007300 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	3308      	adds	r3, #8
 8007350:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007352:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007354:	e853 3f00 	ldrex	r3, [r3]
 8007358:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800735a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800735c:	f023 0301 	bic.w	r3, r3, #1
 8007360:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	3308      	adds	r3, #8
 800736a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800736e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007372:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007374:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007376:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800737a:	e841 2300 	strex	r3, r2, [r1]
 800737e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007380:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007382:	2b00      	cmp	r3, #0
 8007384:	d1e1      	bne.n	800734a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	3308      	adds	r3, #8
 800738c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800738e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007390:	e853 3f00 	ldrex	r3, [r3]
 8007394:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007396:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007398:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800739c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	3308      	adds	r3, #8
 80073a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80073aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80073ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80073b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80073b2:	e841 2300 	strex	r3, r2, [r1]
 80073b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80073b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d1e3      	bne.n	8007386 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2220      	movs	r2, #32
 80073c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073d4:	e853 3f00 	ldrex	r3, [r3]
 80073d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80073da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073dc:	f023 0310 	bic.w	r3, r3, #16
 80073e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	461a      	mov	r2, r3
 80073ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80073f0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80073f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80073f6:	e841 2300 	strex	r3, r2, [r1]
 80073fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80073fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d1e4      	bne.n	80073cc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007408:	4618      	mov	r0, r3
 800740a:	f7fc fd4a 	bl	8003ea2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2202      	movs	r2, #2
 8007412:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007420:	b29b      	uxth	r3, r3
 8007422:	1ad3      	subs	r3, r2, r3
 8007424:	b29b      	uxth	r3, r3
 8007426:	4619      	mov	r1, r3
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f000 f8fd 	bl	8007628 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800742e:	e0df      	b.n	80075f0 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800743c:	b29b      	uxth	r3, r3
 800743e:	1ad3      	subs	r3, r2, r3
 8007440:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800744a:	b29b      	uxth	r3, r3
 800744c:	2b00      	cmp	r3, #0
 800744e:	f000 80d1 	beq.w	80075f4 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007452:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007456:	2b00      	cmp	r3, #0
 8007458:	f000 80cc 	beq.w	80075f4 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007464:	e853 3f00 	ldrex	r3, [r3]
 8007468:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800746a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800746c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007470:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	461a      	mov	r2, r3
 800747a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800747e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007480:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007482:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007484:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007486:	e841 2300 	strex	r3, r2, [r1]
 800748a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800748c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800748e:	2b00      	cmp	r3, #0
 8007490:	d1e4      	bne.n	800745c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	3308      	adds	r3, #8
 8007498:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800749a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800749c:	e853 3f00 	ldrex	r3, [r3]
 80074a0:	623b      	str	r3, [r7, #32]
   return(result);
 80074a2:	6a3b      	ldr	r3, [r7, #32]
 80074a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074a8:	f023 0301 	bic.w	r3, r3, #1
 80074ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	3308      	adds	r3, #8
 80074b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80074ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80074bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074c2:	e841 2300 	strex	r3, r2, [r1]
 80074c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d1e1      	bne.n	8007492 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2220      	movs	r2, #32
 80074d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e8:	693b      	ldr	r3, [r7, #16]
 80074ea:	e853 3f00 	ldrex	r3, [r3]
 80074ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f023 0310 	bic.w	r3, r3, #16
 80074f6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	461a      	mov	r2, r3
 8007500:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007504:	61fb      	str	r3, [r7, #28]
 8007506:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007508:	69b9      	ldr	r1, [r7, #24]
 800750a:	69fa      	ldr	r2, [r7, #28]
 800750c:	e841 2300 	strex	r3, r2, [r1]
 8007510:	617b      	str	r3, [r7, #20]
   return(result);
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d1e4      	bne.n	80074e2 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2202      	movs	r2, #2
 800751c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800751e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007522:	4619      	mov	r1, r3
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	f000 f87f 	bl	8007628 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800752a:	e063      	b.n	80075f4 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800752c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007530:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00e      	beq.n	8007556 <HAL_UART_IRQHandler+0x59e>
 8007538:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800753c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007540:	2b00      	cmp	r3, #0
 8007542:	d008      	beq.n	8007556 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800754c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f001 fc12 	bl	8008d78 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007554:	e051      	b.n	80075fa <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800755a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800755e:	2b00      	cmp	r3, #0
 8007560:	d014      	beq.n	800758c <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007562:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800756a:	2b00      	cmp	r3, #0
 800756c:	d105      	bne.n	800757a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800756e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007572:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007576:	2b00      	cmp	r3, #0
 8007578:	d008      	beq.n	800758c <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800757e:	2b00      	cmp	r3, #0
 8007580:	d03a      	beq.n	80075f8 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	4798      	blx	r3
    }
    return;
 800758a:	e035      	b.n	80075f8 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800758c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007594:	2b00      	cmp	r3, #0
 8007596:	d009      	beq.n	80075ac <HAL_UART_IRQHandler+0x5f4>
 8007598:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800759c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d003      	beq.n	80075ac <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f000 fe9f 	bl	80082e8 <UART_EndTransmit_IT>
    return;
 80075aa:	e026      	b.n	80075fa <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80075ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d009      	beq.n	80075cc <HAL_UART_IRQHandler+0x614>
 80075b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075bc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d003      	beq.n	80075cc <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f001 fbeb 	bl	8008da0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80075ca:	e016      	b.n	80075fa <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80075cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d010      	beq.n	80075fa <HAL_UART_IRQHandler+0x642>
 80075d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075dc:	2b00      	cmp	r3, #0
 80075de:	da0c      	bge.n	80075fa <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f001 fbd3 	bl	8008d8c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80075e6:	e008      	b.n	80075fa <HAL_UART_IRQHandler+0x642>
      return;
 80075e8:	bf00      	nop
 80075ea:	e006      	b.n	80075fa <HAL_UART_IRQHandler+0x642>
    return;
 80075ec:	bf00      	nop
 80075ee:	e004      	b.n	80075fa <HAL_UART_IRQHandler+0x642>
      return;
 80075f0:	bf00      	nop
 80075f2:	e002      	b.n	80075fa <HAL_UART_IRQHandler+0x642>
      return;
 80075f4:	bf00      	nop
 80075f6:	e000      	b.n	80075fa <HAL_UART_IRQHandler+0x642>
    return;
 80075f8:	bf00      	nop
  }
}
 80075fa:	37e8      	adds	r7, #232	@ 0xe8
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007600:	b480      	push	{r7}
 8007602:	b083      	sub	sp, #12
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007608:	bf00      	nop
 800760a:	370c      	adds	r7, #12
 800760c:	46bd      	mov	sp, r7
 800760e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007612:	4770      	bx	lr

08007614 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007614:	b480      	push	{r7}
 8007616:	b083      	sub	sp, #12
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800761c:	bf00      	nop
 800761e:	370c      	adds	r7, #12
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr

08007628 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007628:	b480      	push	{r7}
 800762a:	b083      	sub	sp, #12
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	460b      	mov	r3, r1
 8007632:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007634:	bf00      	nop
 8007636:	370c      	adds	r7, #12
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr

08007640 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007640:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007644:	b08c      	sub	sp, #48	@ 0x30
 8007646:	af00      	add	r7, sp, #0
 8007648:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800764a:	2300      	movs	r3, #0
 800764c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	689a      	ldr	r2, [r3, #8]
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	691b      	ldr	r3, [r3, #16]
 8007658:	431a      	orrs	r2, r3
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	695b      	ldr	r3, [r3, #20]
 800765e:	431a      	orrs	r2, r3
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	69db      	ldr	r3, [r3, #28]
 8007664:	4313      	orrs	r3, r2
 8007666:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	681a      	ldr	r2, [r3, #0]
 800766e:	4baa      	ldr	r3, [pc, #680]	@ (8007918 <UART_SetConfig+0x2d8>)
 8007670:	4013      	ands	r3, r2
 8007672:	697a      	ldr	r2, [r7, #20]
 8007674:	6812      	ldr	r2, [r2, #0]
 8007676:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007678:	430b      	orrs	r3, r1
 800767a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	68da      	ldr	r2, [r3, #12]
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	430a      	orrs	r2, r1
 8007690:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	699b      	ldr	r3, [r3, #24]
 8007696:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a9f      	ldr	r2, [pc, #636]	@ (800791c <UART_SetConfig+0x2dc>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d004      	beq.n	80076ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	6a1b      	ldr	r3, [r3, #32]
 80076a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076a8:	4313      	orrs	r3, r2
 80076aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80076b6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80076ba:	697a      	ldr	r2, [r7, #20]
 80076bc:	6812      	ldr	r2, [r2, #0]
 80076be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076c0:	430b      	orrs	r3, r1
 80076c2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076ca:	f023 010f 	bic.w	r1, r3, #15
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	430a      	orrs	r2, r1
 80076d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a90      	ldr	r2, [pc, #576]	@ (8007920 <UART_SetConfig+0x2e0>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d125      	bne.n	8007730 <UART_SetConfig+0xf0>
 80076e4:	4b8f      	ldr	r3, [pc, #572]	@ (8007924 <UART_SetConfig+0x2e4>)
 80076e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ea:	f003 0303 	and.w	r3, r3, #3
 80076ee:	2b03      	cmp	r3, #3
 80076f0:	d81a      	bhi.n	8007728 <UART_SetConfig+0xe8>
 80076f2:	a201      	add	r2, pc, #4	@ (adr r2, 80076f8 <UART_SetConfig+0xb8>)
 80076f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076f8:	08007709 	.word	0x08007709
 80076fc:	08007719 	.word	0x08007719
 8007700:	08007711 	.word	0x08007711
 8007704:	08007721 	.word	0x08007721
 8007708:	2301      	movs	r3, #1
 800770a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800770e:	e116      	b.n	800793e <UART_SetConfig+0x2fe>
 8007710:	2302      	movs	r3, #2
 8007712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007716:	e112      	b.n	800793e <UART_SetConfig+0x2fe>
 8007718:	2304      	movs	r3, #4
 800771a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800771e:	e10e      	b.n	800793e <UART_SetConfig+0x2fe>
 8007720:	2308      	movs	r3, #8
 8007722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007726:	e10a      	b.n	800793e <UART_SetConfig+0x2fe>
 8007728:	2310      	movs	r3, #16
 800772a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800772e:	e106      	b.n	800793e <UART_SetConfig+0x2fe>
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a7c      	ldr	r2, [pc, #496]	@ (8007928 <UART_SetConfig+0x2e8>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d138      	bne.n	80077ac <UART_SetConfig+0x16c>
 800773a:	4b7a      	ldr	r3, [pc, #488]	@ (8007924 <UART_SetConfig+0x2e4>)
 800773c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007740:	f003 030c 	and.w	r3, r3, #12
 8007744:	2b0c      	cmp	r3, #12
 8007746:	d82d      	bhi.n	80077a4 <UART_SetConfig+0x164>
 8007748:	a201      	add	r2, pc, #4	@ (adr r2, 8007750 <UART_SetConfig+0x110>)
 800774a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800774e:	bf00      	nop
 8007750:	08007785 	.word	0x08007785
 8007754:	080077a5 	.word	0x080077a5
 8007758:	080077a5 	.word	0x080077a5
 800775c:	080077a5 	.word	0x080077a5
 8007760:	08007795 	.word	0x08007795
 8007764:	080077a5 	.word	0x080077a5
 8007768:	080077a5 	.word	0x080077a5
 800776c:	080077a5 	.word	0x080077a5
 8007770:	0800778d 	.word	0x0800778d
 8007774:	080077a5 	.word	0x080077a5
 8007778:	080077a5 	.word	0x080077a5
 800777c:	080077a5 	.word	0x080077a5
 8007780:	0800779d 	.word	0x0800779d
 8007784:	2300      	movs	r3, #0
 8007786:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800778a:	e0d8      	b.n	800793e <UART_SetConfig+0x2fe>
 800778c:	2302      	movs	r3, #2
 800778e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007792:	e0d4      	b.n	800793e <UART_SetConfig+0x2fe>
 8007794:	2304      	movs	r3, #4
 8007796:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800779a:	e0d0      	b.n	800793e <UART_SetConfig+0x2fe>
 800779c:	2308      	movs	r3, #8
 800779e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077a2:	e0cc      	b.n	800793e <UART_SetConfig+0x2fe>
 80077a4:	2310      	movs	r3, #16
 80077a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077aa:	e0c8      	b.n	800793e <UART_SetConfig+0x2fe>
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a5e      	ldr	r2, [pc, #376]	@ (800792c <UART_SetConfig+0x2ec>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d125      	bne.n	8007802 <UART_SetConfig+0x1c2>
 80077b6:	4b5b      	ldr	r3, [pc, #364]	@ (8007924 <UART_SetConfig+0x2e4>)
 80077b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077bc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80077c0:	2b30      	cmp	r3, #48	@ 0x30
 80077c2:	d016      	beq.n	80077f2 <UART_SetConfig+0x1b2>
 80077c4:	2b30      	cmp	r3, #48	@ 0x30
 80077c6:	d818      	bhi.n	80077fa <UART_SetConfig+0x1ba>
 80077c8:	2b20      	cmp	r3, #32
 80077ca:	d00a      	beq.n	80077e2 <UART_SetConfig+0x1a2>
 80077cc:	2b20      	cmp	r3, #32
 80077ce:	d814      	bhi.n	80077fa <UART_SetConfig+0x1ba>
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d002      	beq.n	80077da <UART_SetConfig+0x19a>
 80077d4:	2b10      	cmp	r3, #16
 80077d6:	d008      	beq.n	80077ea <UART_SetConfig+0x1aa>
 80077d8:	e00f      	b.n	80077fa <UART_SetConfig+0x1ba>
 80077da:	2300      	movs	r3, #0
 80077dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077e0:	e0ad      	b.n	800793e <UART_SetConfig+0x2fe>
 80077e2:	2302      	movs	r3, #2
 80077e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077e8:	e0a9      	b.n	800793e <UART_SetConfig+0x2fe>
 80077ea:	2304      	movs	r3, #4
 80077ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077f0:	e0a5      	b.n	800793e <UART_SetConfig+0x2fe>
 80077f2:	2308      	movs	r3, #8
 80077f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077f8:	e0a1      	b.n	800793e <UART_SetConfig+0x2fe>
 80077fa:	2310      	movs	r3, #16
 80077fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007800:	e09d      	b.n	800793e <UART_SetConfig+0x2fe>
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4a4a      	ldr	r2, [pc, #296]	@ (8007930 <UART_SetConfig+0x2f0>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d125      	bne.n	8007858 <UART_SetConfig+0x218>
 800780c:	4b45      	ldr	r3, [pc, #276]	@ (8007924 <UART_SetConfig+0x2e4>)
 800780e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007812:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007816:	2bc0      	cmp	r3, #192	@ 0xc0
 8007818:	d016      	beq.n	8007848 <UART_SetConfig+0x208>
 800781a:	2bc0      	cmp	r3, #192	@ 0xc0
 800781c:	d818      	bhi.n	8007850 <UART_SetConfig+0x210>
 800781e:	2b80      	cmp	r3, #128	@ 0x80
 8007820:	d00a      	beq.n	8007838 <UART_SetConfig+0x1f8>
 8007822:	2b80      	cmp	r3, #128	@ 0x80
 8007824:	d814      	bhi.n	8007850 <UART_SetConfig+0x210>
 8007826:	2b00      	cmp	r3, #0
 8007828:	d002      	beq.n	8007830 <UART_SetConfig+0x1f0>
 800782a:	2b40      	cmp	r3, #64	@ 0x40
 800782c:	d008      	beq.n	8007840 <UART_SetConfig+0x200>
 800782e:	e00f      	b.n	8007850 <UART_SetConfig+0x210>
 8007830:	2300      	movs	r3, #0
 8007832:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007836:	e082      	b.n	800793e <UART_SetConfig+0x2fe>
 8007838:	2302      	movs	r3, #2
 800783a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800783e:	e07e      	b.n	800793e <UART_SetConfig+0x2fe>
 8007840:	2304      	movs	r3, #4
 8007842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007846:	e07a      	b.n	800793e <UART_SetConfig+0x2fe>
 8007848:	2308      	movs	r3, #8
 800784a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800784e:	e076      	b.n	800793e <UART_SetConfig+0x2fe>
 8007850:	2310      	movs	r3, #16
 8007852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007856:	e072      	b.n	800793e <UART_SetConfig+0x2fe>
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4a35      	ldr	r2, [pc, #212]	@ (8007934 <UART_SetConfig+0x2f4>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d12a      	bne.n	80078b8 <UART_SetConfig+0x278>
 8007862:	4b30      	ldr	r3, [pc, #192]	@ (8007924 <UART_SetConfig+0x2e4>)
 8007864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007868:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800786c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007870:	d01a      	beq.n	80078a8 <UART_SetConfig+0x268>
 8007872:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007876:	d81b      	bhi.n	80078b0 <UART_SetConfig+0x270>
 8007878:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800787c:	d00c      	beq.n	8007898 <UART_SetConfig+0x258>
 800787e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007882:	d815      	bhi.n	80078b0 <UART_SetConfig+0x270>
 8007884:	2b00      	cmp	r3, #0
 8007886:	d003      	beq.n	8007890 <UART_SetConfig+0x250>
 8007888:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800788c:	d008      	beq.n	80078a0 <UART_SetConfig+0x260>
 800788e:	e00f      	b.n	80078b0 <UART_SetConfig+0x270>
 8007890:	2300      	movs	r3, #0
 8007892:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007896:	e052      	b.n	800793e <UART_SetConfig+0x2fe>
 8007898:	2302      	movs	r3, #2
 800789a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800789e:	e04e      	b.n	800793e <UART_SetConfig+0x2fe>
 80078a0:	2304      	movs	r3, #4
 80078a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078a6:	e04a      	b.n	800793e <UART_SetConfig+0x2fe>
 80078a8:	2308      	movs	r3, #8
 80078aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078ae:	e046      	b.n	800793e <UART_SetConfig+0x2fe>
 80078b0:	2310      	movs	r3, #16
 80078b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078b6:	e042      	b.n	800793e <UART_SetConfig+0x2fe>
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a17      	ldr	r2, [pc, #92]	@ (800791c <UART_SetConfig+0x2dc>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d13a      	bne.n	8007938 <UART_SetConfig+0x2f8>
 80078c2:	4b18      	ldr	r3, [pc, #96]	@ (8007924 <UART_SetConfig+0x2e4>)
 80078c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078c8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80078cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078d0:	d01a      	beq.n	8007908 <UART_SetConfig+0x2c8>
 80078d2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078d6:	d81b      	bhi.n	8007910 <UART_SetConfig+0x2d0>
 80078d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078dc:	d00c      	beq.n	80078f8 <UART_SetConfig+0x2b8>
 80078de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078e2:	d815      	bhi.n	8007910 <UART_SetConfig+0x2d0>
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d003      	beq.n	80078f0 <UART_SetConfig+0x2b0>
 80078e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078ec:	d008      	beq.n	8007900 <UART_SetConfig+0x2c0>
 80078ee:	e00f      	b.n	8007910 <UART_SetConfig+0x2d0>
 80078f0:	2300      	movs	r3, #0
 80078f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078f6:	e022      	b.n	800793e <UART_SetConfig+0x2fe>
 80078f8:	2302      	movs	r3, #2
 80078fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078fe:	e01e      	b.n	800793e <UART_SetConfig+0x2fe>
 8007900:	2304      	movs	r3, #4
 8007902:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007906:	e01a      	b.n	800793e <UART_SetConfig+0x2fe>
 8007908:	2308      	movs	r3, #8
 800790a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800790e:	e016      	b.n	800793e <UART_SetConfig+0x2fe>
 8007910:	2310      	movs	r3, #16
 8007912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007916:	e012      	b.n	800793e <UART_SetConfig+0x2fe>
 8007918:	cfff69f3 	.word	0xcfff69f3
 800791c:	40008000 	.word	0x40008000
 8007920:	40013800 	.word	0x40013800
 8007924:	40021000 	.word	0x40021000
 8007928:	40004400 	.word	0x40004400
 800792c:	40004800 	.word	0x40004800
 8007930:	40004c00 	.word	0x40004c00
 8007934:	40005000 	.word	0x40005000
 8007938:	2310      	movs	r3, #16
 800793a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4aae      	ldr	r2, [pc, #696]	@ (8007bfc <UART_SetConfig+0x5bc>)
 8007944:	4293      	cmp	r3, r2
 8007946:	f040 8097 	bne.w	8007a78 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800794a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800794e:	2b08      	cmp	r3, #8
 8007950:	d823      	bhi.n	800799a <UART_SetConfig+0x35a>
 8007952:	a201      	add	r2, pc, #4	@ (adr r2, 8007958 <UART_SetConfig+0x318>)
 8007954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007958:	0800797d 	.word	0x0800797d
 800795c:	0800799b 	.word	0x0800799b
 8007960:	08007985 	.word	0x08007985
 8007964:	0800799b 	.word	0x0800799b
 8007968:	0800798b 	.word	0x0800798b
 800796c:	0800799b 	.word	0x0800799b
 8007970:	0800799b 	.word	0x0800799b
 8007974:	0800799b 	.word	0x0800799b
 8007978:	08007993 	.word	0x08007993
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800797c:	f7fd fbce 	bl	800511c <HAL_RCC_GetPCLK1Freq>
 8007980:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007982:	e010      	b.n	80079a6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007984:	4b9e      	ldr	r3, [pc, #632]	@ (8007c00 <UART_SetConfig+0x5c0>)
 8007986:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007988:	e00d      	b.n	80079a6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800798a:	f7fd fb59 	bl	8005040 <HAL_RCC_GetSysClockFreq>
 800798e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007990:	e009      	b.n	80079a6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007992:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007996:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007998:	e005      	b.n	80079a6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800799a:	2300      	movs	r3, #0
 800799c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80079a4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80079a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	f000 8130 	beq.w	8007c0e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079b2:	4a94      	ldr	r2, [pc, #592]	@ (8007c04 <UART_SetConfig+0x5c4>)
 80079b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079b8:	461a      	mov	r2, r3
 80079ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80079c0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	685a      	ldr	r2, [r3, #4]
 80079c6:	4613      	mov	r3, r2
 80079c8:	005b      	lsls	r3, r3, #1
 80079ca:	4413      	add	r3, r2
 80079cc:	69ba      	ldr	r2, [r7, #24]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d305      	bcc.n	80079de <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80079d8:	69ba      	ldr	r2, [r7, #24]
 80079da:	429a      	cmp	r2, r3
 80079dc:	d903      	bls.n	80079e6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80079de:	2301      	movs	r3, #1
 80079e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80079e4:	e113      	b.n	8007c0e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e8:	2200      	movs	r2, #0
 80079ea:	60bb      	str	r3, [r7, #8]
 80079ec:	60fa      	str	r2, [r7, #12]
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079f2:	4a84      	ldr	r2, [pc, #528]	@ (8007c04 <UART_SetConfig+0x5c4>)
 80079f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079f8:	b29b      	uxth	r3, r3
 80079fa:	2200      	movs	r2, #0
 80079fc:	603b      	str	r3, [r7, #0]
 80079fe:	607a      	str	r2, [r7, #4]
 8007a00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a04:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007a08:	f7f9 f86c 	bl	8000ae4 <__aeabi_uldivmod>
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	460b      	mov	r3, r1
 8007a10:	4610      	mov	r0, r2
 8007a12:	4619      	mov	r1, r3
 8007a14:	f04f 0200 	mov.w	r2, #0
 8007a18:	f04f 0300 	mov.w	r3, #0
 8007a1c:	020b      	lsls	r3, r1, #8
 8007a1e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007a22:	0202      	lsls	r2, r0, #8
 8007a24:	6979      	ldr	r1, [r7, #20]
 8007a26:	6849      	ldr	r1, [r1, #4]
 8007a28:	0849      	lsrs	r1, r1, #1
 8007a2a:	2000      	movs	r0, #0
 8007a2c:	460c      	mov	r4, r1
 8007a2e:	4605      	mov	r5, r0
 8007a30:	eb12 0804 	adds.w	r8, r2, r4
 8007a34:	eb43 0905 	adc.w	r9, r3, r5
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	469a      	mov	sl, r3
 8007a40:	4693      	mov	fp, r2
 8007a42:	4652      	mov	r2, sl
 8007a44:	465b      	mov	r3, fp
 8007a46:	4640      	mov	r0, r8
 8007a48:	4649      	mov	r1, r9
 8007a4a:	f7f9 f84b 	bl	8000ae4 <__aeabi_uldivmod>
 8007a4e:	4602      	mov	r2, r0
 8007a50:	460b      	mov	r3, r1
 8007a52:	4613      	mov	r3, r2
 8007a54:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a56:	6a3b      	ldr	r3, [r7, #32]
 8007a58:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a5c:	d308      	bcc.n	8007a70 <UART_SetConfig+0x430>
 8007a5e:	6a3b      	ldr	r3, [r7, #32]
 8007a60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a64:	d204      	bcs.n	8007a70 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	6a3a      	ldr	r2, [r7, #32]
 8007a6c:	60da      	str	r2, [r3, #12]
 8007a6e:	e0ce      	b.n	8007c0e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007a70:	2301      	movs	r3, #1
 8007a72:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007a76:	e0ca      	b.n	8007c0e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	69db      	ldr	r3, [r3, #28]
 8007a7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a80:	d166      	bne.n	8007b50 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007a82:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007a86:	2b08      	cmp	r3, #8
 8007a88:	d827      	bhi.n	8007ada <UART_SetConfig+0x49a>
 8007a8a:	a201      	add	r2, pc, #4	@ (adr r2, 8007a90 <UART_SetConfig+0x450>)
 8007a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a90:	08007ab5 	.word	0x08007ab5
 8007a94:	08007abd 	.word	0x08007abd
 8007a98:	08007ac5 	.word	0x08007ac5
 8007a9c:	08007adb 	.word	0x08007adb
 8007aa0:	08007acb 	.word	0x08007acb
 8007aa4:	08007adb 	.word	0x08007adb
 8007aa8:	08007adb 	.word	0x08007adb
 8007aac:	08007adb 	.word	0x08007adb
 8007ab0:	08007ad3 	.word	0x08007ad3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ab4:	f7fd fb32 	bl	800511c <HAL_RCC_GetPCLK1Freq>
 8007ab8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007aba:	e014      	b.n	8007ae6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007abc:	f7fd fb44 	bl	8005148 <HAL_RCC_GetPCLK2Freq>
 8007ac0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ac2:	e010      	b.n	8007ae6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ac4:	4b4e      	ldr	r3, [pc, #312]	@ (8007c00 <UART_SetConfig+0x5c0>)
 8007ac6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ac8:	e00d      	b.n	8007ae6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007aca:	f7fd fab9 	bl	8005040 <HAL_RCC_GetSysClockFreq>
 8007ace:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ad0:	e009      	b.n	8007ae6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ad2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ad6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ad8:	e005      	b.n	8007ae6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007ada:	2300      	movs	r3, #0
 8007adc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007ae4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	f000 8090 	beq.w	8007c0e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007af2:	4a44      	ldr	r2, [pc, #272]	@ (8007c04 <UART_SetConfig+0x5c4>)
 8007af4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007af8:	461a      	mov	r2, r3
 8007afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007afc:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b00:	005a      	lsls	r2, r3, #1
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	085b      	lsrs	r3, r3, #1
 8007b08:	441a      	add	r2, r3
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b12:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b14:	6a3b      	ldr	r3, [r7, #32]
 8007b16:	2b0f      	cmp	r3, #15
 8007b18:	d916      	bls.n	8007b48 <UART_SetConfig+0x508>
 8007b1a:	6a3b      	ldr	r3, [r7, #32]
 8007b1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b20:	d212      	bcs.n	8007b48 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b22:	6a3b      	ldr	r3, [r7, #32]
 8007b24:	b29b      	uxth	r3, r3
 8007b26:	f023 030f 	bic.w	r3, r3, #15
 8007b2a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b2c:	6a3b      	ldr	r3, [r7, #32]
 8007b2e:	085b      	lsrs	r3, r3, #1
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	f003 0307 	and.w	r3, r3, #7
 8007b36:	b29a      	uxth	r2, r3
 8007b38:	8bfb      	ldrh	r3, [r7, #30]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	8bfa      	ldrh	r2, [r7, #30]
 8007b44:	60da      	str	r2, [r3, #12]
 8007b46:	e062      	b.n	8007c0e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007b4e:	e05e      	b.n	8007c0e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b50:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007b54:	2b08      	cmp	r3, #8
 8007b56:	d828      	bhi.n	8007baa <UART_SetConfig+0x56a>
 8007b58:	a201      	add	r2, pc, #4	@ (adr r2, 8007b60 <UART_SetConfig+0x520>)
 8007b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b5e:	bf00      	nop
 8007b60:	08007b85 	.word	0x08007b85
 8007b64:	08007b8d 	.word	0x08007b8d
 8007b68:	08007b95 	.word	0x08007b95
 8007b6c:	08007bab 	.word	0x08007bab
 8007b70:	08007b9b 	.word	0x08007b9b
 8007b74:	08007bab 	.word	0x08007bab
 8007b78:	08007bab 	.word	0x08007bab
 8007b7c:	08007bab 	.word	0x08007bab
 8007b80:	08007ba3 	.word	0x08007ba3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b84:	f7fd faca 	bl	800511c <HAL_RCC_GetPCLK1Freq>
 8007b88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b8a:	e014      	b.n	8007bb6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b8c:	f7fd fadc 	bl	8005148 <HAL_RCC_GetPCLK2Freq>
 8007b90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b92:	e010      	b.n	8007bb6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b94:	4b1a      	ldr	r3, [pc, #104]	@ (8007c00 <UART_SetConfig+0x5c0>)
 8007b96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007b98:	e00d      	b.n	8007bb6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b9a:	f7fd fa51 	bl	8005040 <HAL_RCC_GetSysClockFreq>
 8007b9e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ba0:	e009      	b.n	8007bb6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ba2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ba6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ba8:	e005      	b.n	8007bb6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007baa:	2300      	movs	r3, #0
 8007bac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007bae:	2301      	movs	r3, #1
 8007bb0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007bb4:	bf00      	nop
    }

    if (pclk != 0U)
 8007bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d028      	beq.n	8007c0e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bc0:	4a10      	ldr	r2, [pc, #64]	@ (8007c04 <UART_SetConfig+0x5c4>)
 8007bc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007bc6:	461a      	mov	r2, r3
 8007bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bca:	fbb3 f2f2 	udiv	r2, r3, r2
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	685b      	ldr	r3, [r3, #4]
 8007bd2:	085b      	lsrs	r3, r3, #1
 8007bd4:	441a      	add	r2, r3
 8007bd6:	697b      	ldr	r3, [r7, #20]
 8007bd8:	685b      	ldr	r3, [r3, #4]
 8007bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bde:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007be0:	6a3b      	ldr	r3, [r7, #32]
 8007be2:	2b0f      	cmp	r3, #15
 8007be4:	d910      	bls.n	8007c08 <UART_SetConfig+0x5c8>
 8007be6:	6a3b      	ldr	r3, [r7, #32]
 8007be8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bec:	d20c      	bcs.n	8007c08 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007bee:	6a3b      	ldr	r3, [r7, #32]
 8007bf0:	b29a      	uxth	r2, r3
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	60da      	str	r2, [r3, #12]
 8007bf8:	e009      	b.n	8007c0e <UART_SetConfig+0x5ce>
 8007bfa:	bf00      	nop
 8007bfc:	40008000 	.word	0x40008000
 8007c00:	00f42400 	.word	0x00f42400
 8007c04:	080090b0 	.word	0x080090b0
      }
      else
      {
        ret = HAL_ERROR;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	2201      	movs	r2, #1
 8007c12:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	2201      	movs	r2, #1
 8007c1a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	2200      	movs	r2, #0
 8007c22:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	2200      	movs	r2, #0
 8007c28:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007c2a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3730      	adds	r7, #48	@ 0x30
 8007c32:	46bd      	mov	sp, r7
 8007c34:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007c38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b083      	sub	sp, #12
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c44:	f003 0308 	and.w	r3, r3, #8
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d00a      	beq.n	8007c62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	685b      	ldr	r3, [r3, #4]
 8007c52:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	430a      	orrs	r2, r1
 8007c60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c66:	f003 0301 	and.w	r3, r3, #1
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d00a      	beq.n	8007c84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	430a      	orrs	r2, r1
 8007c82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c88:	f003 0302 	and.w	r3, r3, #2
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d00a      	beq.n	8007ca6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	430a      	orrs	r2, r1
 8007ca4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007caa:	f003 0304 	and.w	r3, r3, #4
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d00a      	beq.n	8007cc8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	430a      	orrs	r2, r1
 8007cc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ccc:	f003 0310 	and.w	r3, r3, #16
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d00a      	beq.n	8007cea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	689b      	ldr	r3, [r3, #8]
 8007cda:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	430a      	orrs	r2, r1
 8007ce8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cee:	f003 0320 	and.w	r3, r3, #32
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d00a      	beq.n	8007d0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	430a      	orrs	r2, r1
 8007d0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d01a      	beq.n	8007d4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	430a      	orrs	r2, r1
 8007d2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d36:	d10a      	bne.n	8007d4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	430a      	orrs	r2, r1
 8007d4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d00a      	beq.n	8007d70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	430a      	orrs	r2, r1
 8007d6e:	605a      	str	r2, [r3, #4]
  }
}
 8007d70:	bf00      	nop
 8007d72:	370c      	adds	r7, #12
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr

08007d7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b098      	sub	sp, #96	@ 0x60
 8007d80:	af02      	add	r7, sp, #8
 8007d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d8c:	f7fa f9d2 	bl	8002134 <HAL_GetTick>
 8007d90:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f003 0308 	and.w	r3, r3, #8
 8007d9c:	2b08      	cmp	r3, #8
 8007d9e:	d12f      	bne.n	8007e00 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007da0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007da4:	9300      	str	r3, [sp, #0]
 8007da6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007da8:	2200      	movs	r2, #0
 8007daa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f000 f88e 	bl	8007ed0 <UART_WaitOnFlagUntilTimeout>
 8007db4:	4603      	mov	r3, r0
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d022      	beq.n	8007e00 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dc2:	e853 3f00 	ldrex	r3, [r3]
 8007dc6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007dc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007dce:	653b      	str	r3, [r7, #80]	@ 0x50
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dda:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ddc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007dde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007de0:	e841 2300 	strex	r3, r2, [r1]
 8007de4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007de6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d1e6      	bne.n	8007dba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2220      	movs	r2, #32
 8007df0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007dfc:	2303      	movs	r3, #3
 8007dfe:	e063      	b.n	8007ec8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f003 0304 	and.w	r3, r3, #4
 8007e0a:	2b04      	cmp	r3, #4
 8007e0c:	d149      	bne.n	8007ea2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e0e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007e12:	9300      	str	r3, [sp, #0]
 8007e14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e16:	2200      	movs	r2, #0
 8007e18:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	f000 f857 	bl	8007ed0 <UART_WaitOnFlagUntilTimeout>
 8007e22:	4603      	mov	r3, r0
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d03c      	beq.n	8007ea2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e30:	e853 3f00 	ldrex	r3, [r3]
 8007e34:	623b      	str	r3, [r7, #32]
   return(result);
 8007e36:	6a3b      	ldr	r3, [r7, #32]
 8007e38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	461a      	mov	r2, r3
 8007e44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e46:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e48:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e4e:	e841 2300 	strex	r3, r2, [r1]
 8007e52:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d1e6      	bne.n	8007e28 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	3308      	adds	r3, #8
 8007e60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	e853 3f00 	ldrex	r3, [r3]
 8007e68:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	f023 0301 	bic.w	r3, r3, #1
 8007e70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	3308      	adds	r3, #8
 8007e78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e7a:	61fa      	str	r2, [r7, #28]
 8007e7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7e:	69b9      	ldr	r1, [r7, #24]
 8007e80:	69fa      	ldr	r2, [r7, #28]
 8007e82:	e841 2300 	strex	r3, r2, [r1]
 8007e86:	617b      	str	r3, [r7, #20]
   return(result);
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d1e5      	bne.n	8007e5a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2220      	movs	r2, #32
 8007e92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e9e:	2303      	movs	r3, #3
 8007ea0:	e012      	b.n	8007ec8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2220      	movs	r2, #32
 8007ea6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2220      	movs	r2, #32
 8007eae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ec6:	2300      	movs	r3, #0
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3758      	adds	r7, #88	@ 0x58
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}

08007ed0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	60f8      	str	r0, [r7, #12]
 8007ed8:	60b9      	str	r1, [r7, #8]
 8007eda:	603b      	str	r3, [r7, #0]
 8007edc:	4613      	mov	r3, r2
 8007ede:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ee0:	e04f      	b.n	8007f82 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ee2:	69bb      	ldr	r3, [r7, #24]
 8007ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ee8:	d04b      	beq.n	8007f82 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007eea:	f7fa f923 	bl	8002134 <HAL_GetTick>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	1ad3      	subs	r3, r2, r3
 8007ef4:	69ba      	ldr	r2, [r7, #24]
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	d302      	bcc.n	8007f00 <UART_WaitOnFlagUntilTimeout+0x30>
 8007efa:	69bb      	ldr	r3, [r7, #24]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d101      	bne.n	8007f04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007f00:	2303      	movs	r3, #3
 8007f02:	e04e      	b.n	8007fa2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f003 0304 	and.w	r3, r3, #4
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d037      	beq.n	8007f82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	2b80      	cmp	r3, #128	@ 0x80
 8007f16:	d034      	beq.n	8007f82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	2b40      	cmp	r3, #64	@ 0x40
 8007f1c:	d031      	beq.n	8007f82 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	69db      	ldr	r3, [r3, #28]
 8007f24:	f003 0308 	and.w	r3, r3, #8
 8007f28:	2b08      	cmp	r3, #8
 8007f2a:	d110      	bne.n	8007f4e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	2208      	movs	r2, #8
 8007f32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f34:	68f8      	ldr	r0, [r7, #12]
 8007f36:	f000 f95b 	bl	80081f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2208      	movs	r2, #8
 8007f3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2200      	movs	r2, #0
 8007f46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e029      	b.n	8007fa2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	69db      	ldr	r3, [r3, #28]
 8007f54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f5c:	d111      	bne.n	8007f82 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f68:	68f8      	ldr	r0, [r7, #12]
 8007f6a:	f000 f941 	bl	80081f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2220      	movs	r2, #32
 8007f72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	e00f      	b.n	8007fa2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	69da      	ldr	r2, [r3, #28]
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	4013      	ands	r3, r2
 8007f8c:	68ba      	ldr	r2, [r7, #8]
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	bf0c      	ite	eq
 8007f92:	2301      	moveq	r3, #1
 8007f94:	2300      	movne	r3, #0
 8007f96:	b2db      	uxtb	r3, r3
 8007f98:	461a      	mov	r2, r3
 8007f9a:	79fb      	ldrb	r3, [r7, #7]
 8007f9c:	429a      	cmp	r2, r3
 8007f9e:	d0a0      	beq.n	8007ee2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3710      	adds	r7, #16
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
	...

08007fac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b0a3      	sub	sp, #140	@ 0x8c
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	60b9      	str	r1, [r7, #8]
 8007fb6:	4613      	mov	r3, r2
 8007fb8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	68ba      	ldr	r2, [r7, #8]
 8007fbe:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	88fa      	ldrh	r2, [r7, #6]
 8007fc4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	88fa      	ldrh	r2, [r7, #6]
 8007fcc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fde:	d10e      	bne.n	8007ffe <UART_Start_Receive_IT+0x52>
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	691b      	ldr	r3, [r3, #16]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d105      	bne.n	8007ff4 <UART_Start_Receive_IT+0x48>
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007fee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007ff2:	e02d      	b.n	8008050 <UART_Start_Receive_IT+0xa4>
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	22ff      	movs	r2, #255	@ 0xff
 8007ff8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007ffc:	e028      	b.n	8008050 <UART_Start_Receive_IT+0xa4>
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	689b      	ldr	r3, [r3, #8]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d10d      	bne.n	8008022 <UART_Start_Receive_IT+0x76>
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	691b      	ldr	r3, [r3, #16]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d104      	bne.n	8008018 <UART_Start_Receive_IT+0x6c>
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	22ff      	movs	r2, #255	@ 0xff
 8008012:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008016:	e01b      	b.n	8008050 <UART_Start_Receive_IT+0xa4>
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	227f      	movs	r2, #127	@ 0x7f
 800801c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008020:	e016      	b.n	8008050 <UART_Start_Receive_IT+0xa4>
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	689b      	ldr	r3, [r3, #8]
 8008026:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800802a:	d10d      	bne.n	8008048 <UART_Start_Receive_IT+0x9c>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	691b      	ldr	r3, [r3, #16]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d104      	bne.n	800803e <UART_Start_Receive_IT+0x92>
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	227f      	movs	r2, #127	@ 0x7f
 8008038:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800803c:	e008      	b.n	8008050 <UART_Start_Receive_IT+0xa4>
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	223f      	movs	r2, #63	@ 0x3f
 8008042:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008046:	e003      	b.n	8008050 <UART_Start_Receive_IT+0xa4>
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2200      	movs	r2, #0
 800804c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2200      	movs	r2, #0
 8008054:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2222      	movs	r2, #34	@ 0x22
 800805c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	3308      	adds	r3, #8
 8008066:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008068:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800806a:	e853 3f00 	ldrex	r3, [r3]
 800806e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008070:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008072:	f043 0301 	orr.w	r3, r3, #1
 8008076:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	3308      	adds	r3, #8
 8008080:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008084:	673a      	str	r2, [r7, #112]	@ 0x70
 8008086:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008088:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800808a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800808c:	e841 2300 	strex	r3, r2, [r1]
 8008090:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008092:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008094:	2b00      	cmp	r3, #0
 8008096:	d1e3      	bne.n	8008060 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800809c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080a0:	d14f      	bne.n	8008142 <UART_Start_Receive_IT+0x196>
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80080a8:	88fa      	ldrh	r2, [r7, #6]
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d349      	bcc.n	8008142 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080b6:	d107      	bne.n	80080c8 <UART_Start_Receive_IT+0x11c>
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	691b      	ldr	r3, [r3, #16]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d103      	bne.n	80080c8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	4a47      	ldr	r2, [pc, #284]	@ (80081e0 <UART_Start_Receive_IT+0x234>)
 80080c4:	675a      	str	r2, [r3, #116]	@ 0x74
 80080c6:	e002      	b.n	80080ce <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	4a46      	ldr	r2, [pc, #280]	@ (80081e4 <UART_Start_Receive_IT+0x238>)
 80080cc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	691b      	ldr	r3, [r3, #16]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d01a      	beq.n	800810c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80080de:	e853 3f00 	ldrex	r3, [r3]
 80080e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80080e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	461a      	mov	r2, r3
 80080f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80080f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80080fa:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080fc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80080fe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008100:	e841 2300 	strex	r3, r2, [r1]
 8008104:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008106:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008108:	2b00      	cmp	r3, #0
 800810a:	d1e4      	bne.n	80080d6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	3308      	adds	r3, #8
 8008112:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008114:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008116:	e853 3f00 	ldrex	r3, [r3]
 800811a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800811c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800811e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008122:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	3308      	adds	r3, #8
 800812a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800812c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800812e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008130:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008132:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008134:	e841 2300 	strex	r3, r2, [r1]
 8008138:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800813a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800813c:	2b00      	cmp	r3, #0
 800813e:	d1e5      	bne.n	800810c <UART_Start_Receive_IT+0x160>
 8008140:	e046      	b.n	80081d0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	689b      	ldr	r3, [r3, #8]
 8008146:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800814a:	d107      	bne.n	800815c <UART_Start_Receive_IT+0x1b0>
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	691b      	ldr	r3, [r3, #16]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d103      	bne.n	800815c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	4a24      	ldr	r2, [pc, #144]	@ (80081e8 <UART_Start_Receive_IT+0x23c>)
 8008158:	675a      	str	r2, [r3, #116]	@ 0x74
 800815a:	e002      	b.n	8008162 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	4a23      	ldr	r2, [pc, #140]	@ (80081ec <UART_Start_Receive_IT+0x240>)
 8008160:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	691b      	ldr	r3, [r3, #16]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d019      	beq.n	800819e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008172:	e853 3f00 	ldrex	r3, [r3]
 8008176:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800817a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800817e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	461a      	mov	r2, r3
 8008186:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008188:	637b      	str	r3, [r7, #52]	@ 0x34
 800818a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800818c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800818e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008190:	e841 2300 	strex	r3, r2, [r1]
 8008194:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1e6      	bne.n	800816a <UART_Start_Receive_IT+0x1be>
 800819c:	e018      	b.n	80081d0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a4:	697b      	ldr	r3, [r7, #20]
 80081a6:	e853 3f00 	ldrex	r3, [r3]
 80081aa:	613b      	str	r3, [r7, #16]
   return(result);
 80081ac:	693b      	ldr	r3, [r7, #16]
 80081ae:	f043 0320 	orr.w	r3, r3, #32
 80081b2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	461a      	mov	r2, r3
 80081ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80081bc:	623b      	str	r3, [r7, #32]
 80081be:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c0:	69f9      	ldr	r1, [r7, #28]
 80081c2:	6a3a      	ldr	r2, [r7, #32]
 80081c4:	e841 2300 	strex	r3, r2, [r1]
 80081c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80081ca:	69bb      	ldr	r3, [r7, #24]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d1e6      	bne.n	800819e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80081d0:	2300      	movs	r3, #0
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	378c      	adds	r7, #140	@ 0x8c
 80081d6:	46bd      	mov	sp, r7
 80081d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081dc:	4770      	bx	lr
 80081de:	bf00      	nop
 80081e0:	08008a11 	.word	0x08008a11
 80081e4:	080086b1 	.word	0x080086b1
 80081e8:	080084f9 	.word	0x080084f9
 80081ec:	08008341 	.word	0x08008341

080081f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081f0:	b480      	push	{r7}
 80081f2:	b095      	sub	sp, #84	@ 0x54
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008200:	e853 3f00 	ldrex	r3, [r3]
 8008204:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008208:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800820c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	461a      	mov	r2, r3
 8008214:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008216:	643b      	str	r3, [r7, #64]	@ 0x40
 8008218:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800821a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800821c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800821e:	e841 2300 	strex	r3, r2, [r1]
 8008222:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008226:	2b00      	cmp	r3, #0
 8008228:	d1e6      	bne.n	80081f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	3308      	adds	r3, #8
 8008230:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008232:	6a3b      	ldr	r3, [r7, #32]
 8008234:	e853 3f00 	ldrex	r3, [r3]
 8008238:	61fb      	str	r3, [r7, #28]
   return(result);
 800823a:	69fb      	ldr	r3, [r7, #28]
 800823c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008240:	f023 0301 	bic.w	r3, r3, #1
 8008244:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	3308      	adds	r3, #8
 800824c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800824e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008250:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008252:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008254:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008256:	e841 2300 	strex	r3, r2, [r1]
 800825a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800825c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800825e:	2b00      	cmp	r3, #0
 8008260:	d1e3      	bne.n	800822a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008266:	2b01      	cmp	r3, #1
 8008268:	d118      	bne.n	800829c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	e853 3f00 	ldrex	r3, [r3]
 8008276:	60bb      	str	r3, [r7, #8]
   return(result);
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	f023 0310 	bic.w	r3, r3, #16
 800827e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	461a      	mov	r2, r3
 8008286:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008288:	61bb      	str	r3, [r7, #24]
 800828a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828c:	6979      	ldr	r1, [r7, #20]
 800828e:	69ba      	ldr	r2, [r7, #24]
 8008290:	e841 2300 	strex	r3, r2, [r1]
 8008294:	613b      	str	r3, [r7, #16]
   return(result);
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d1e6      	bne.n	800826a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2220      	movs	r2, #32
 80082a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2200      	movs	r2, #0
 80082a8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2200      	movs	r2, #0
 80082ae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80082b0:	bf00      	nop
 80082b2:	3754      	adds	r7, #84	@ 0x54
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr

080082bc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b084      	sub	sp, #16
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2200      	movs	r2, #0
 80082ce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2200      	movs	r2, #0
 80082d6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80082da:	68f8      	ldr	r0, [r7, #12]
 80082dc:	f7ff f99a 	bl	8007614 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082e0:	bf00      	nop
 80082e2:	3710      	adds	r7, #16
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}

080082e8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b088      	sub	sp, #32
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	e853 3f00 	ldrex	r3, [r3]
 80082fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008304:	61fb      	str	r3, [r7, #28]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	461a      	mov	r2, r3
 800830c:	69fb      	ldr	r3, [r7, #28]
 800830e:	61bb      	str	r3, [r7, #24]
 8008310:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008312:	6979      	ldr	r1, [r7, #20]
 8008314:	69ba      	ldr	r2, [r7, #24]
 8008316:	e841 2300 	strex	r3, r2, [r1]
 800831a:	613b      	str	r3, [r7, #16]
   return(result);
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1e6      	bne.n	80082f0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2220      	movs	r2, #32
 8008326:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f7ff f965 	bl	8007600 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008336:	bf00      	nop
 8008338:	3720      	adds	r7, #32
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}
	...

08008340 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b09c      	sub	sp, #112	@ 0x70
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800834e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008358:	2b22      	cmp	r3, #34	@ 0x22
 800835a:	f040 80be 	bne.w	80084da <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008364:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008368:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800836c:	b2d9      	uxtb	r1, r3
 800836e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008372:	b2da      	uxtb	r2, r3
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008378:	400a      	ands	r2, r1
 800837a:	b2d2      	uxtb	r2, r2
 800837c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008382:	1c5a      	adds	r2, r3, #1
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800838e:	b29b      	uxth	r3, r3
 8008390:	3b01      	subs	r3, #1
 8008392:	b29a      	uxth	r2, r3
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80083a0:	b29b      	uxth	r3, r3
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	f040 80a1 	bne.w	80084ea <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083b0:	e853 3f00 	ldrex	r3, [r3]
 80083b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80083b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	461a      	mov	r2, r3
 80083c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80083c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80083c8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80083cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80083ce:	e841 2300 	strex	r3, r2, [r1]
 80083d2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80083d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d1e6      	bne.n	80083a8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	3308      	adds	r3, #8
 80083e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083e4:	e853 3f00 	ldrex	r3, [r3]
 80083e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80083ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083ec:	f023 0301 	bic.w	r3, r3, #1
 80083f0:	667b      	str	r3, [r7, #100]	@ 0x64
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	3308      	adds	r3, #8
 80083f8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80083fa:	647a      	str	r2, [r7, #68]	@ 0x44
 80083fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008400:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008402:	e841 2300 	strex	r3, r2, [r1]
 8008406:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008408:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800840a:	2b00      	cmp	r3, #0
 800840c:	d1e5      	bne.n	80083da <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2220      	movs	r2, #32
 8008412:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2200      	movs	r2, #0
 800841a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2200      	movs	r2, #0
 8008420:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	4a33      	ldr	r2, [pc, #204]	@ (80084f4 <UART_RxISR_8BIT+0x1b4>)
 8008428:	4293      	cmp	r3, r2
 800842a:	d01f      	beq.n	800846c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008436:	2b00      	cmp	r3, #0
 8008438:	d018      	beq.n	800846c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008442:	e853 3f00 	ldrex	r3, [r3]
 8008446:	623b      	str	r3, [r7, #32]
   return(result);
 8008448:	6a3b      	ldr	r3, [r7, #32]
 800844a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800844e:	663b      	str	r3, [r7, #96]	@ 0x60
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	461a      	mov	r2, r3
 8008456:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008458:	633b      	str	r3, [r7, #48]	@ 0x30
 800845a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800845c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800845e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008460:	e841 2300 	strex	r3, r2, [r1]
 8008464:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008468:	2b00      	cmp	r3, #0
 800846a:	d1e6      	bne.n	800843a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008470:	2b01      	cmp	r3, #1
 8008472:	d12e      	bne.n	80084d2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2200      	movs	r2, #0
 8008478:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	e853 3f00 	ldrex	r3, [r3]
 8008486:	60fb      	str	r3, [r7, #12]
   return(result);
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	f023 0310 	bic.w	r3, r3, #16
 800848e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	461a      	mov	r2, r3
 8008496:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008498:	61fb      	str	r3, [r7, #28]
 800849a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800849c:	69b9      	ldr	r1, [r7, #24]
 800849e:	69fa      	ldr	r2, [r7, #28]
 80084a0:	e841 2300 	strex	r3, r2, [r1]
 80084a4:	617b      	str	r3, [r7, #20]
   return(result);
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d1e6      	bne.n	800847a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	69db      	ldr	r3, [r3, #28]
 80084b2:	f003 0310 	and.w	r3, r3, #16
 80084b6:	2b10      	cmp	r3, #16
 80084b8:	d103      	bne.n	80084c2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	2210      	movs	r2, #16
 80084c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80084c8:	4619      	mov	r1, r3
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f7ff f8ac 	bl	8007628 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80084d0:	e00b      	b.n	80084ea <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f7f9 fb3c 	bl	8001b50 <HAL_UART_RxCpltCallback>
}
 80084d8:	e007      	b.n	80084ea <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	699a      	ldr	r2, [r3, #24]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f042 0208 	orr.w	r2, r2, #8
 80084e8:	619a      	str	r2, [r3, #24]
}
 80084ea:	bf00      	nop
 80084ec:	3770      	adds	r7, #112	@ 0x70
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	bf00      	nop
 80084f4:	40008000 	.word	0x40008000

080084f8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b09c      	sub	sp, #112	@ 0x70
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008506:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008510:	2b22      	cmp	r3, #34	@ 0x22
 8008512:	f040 80be 	bne.w	8008692 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800851c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008524:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008526:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800852a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800852e:	4013      	ands	r3, r2
 8008530:	b29a      	uxth	r2, r3
 8008532:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008534:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800853a:	1c9a      	adds	r2, r3, #2
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008546:	b29b      	uxth	r3, r3
 8008548:	3b01      	subs	r3, #1
 800854a:	b29a      	uxth	r2, r3
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008558:	b29b      	uxth	r3, r3
 800855a:	2b00      	cmp	r3, #0
 800855c:	f040 80a1 	bne.w	80086a2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008566:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008568:	e853 3f00 	ldrex	r3, [r3]
 800856c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800856e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008570:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008574:	667b      	str	r3, [r7, #100]	@ 0x64
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	461a      	mov	r2, r3
 800857c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800857e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008580:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008582:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008584:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008586:	e841 2300 	strex	r3, r2, [r1]
 800858a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800858c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800858e:	2b00      	cmp	r3, #0
 8008590:	d1e6      	bne.n	8008560 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	3308      	adds	r3, #8
 8008598:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800859a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800859c:	e853 3f00 	ldrex	r3, [r3]
 80085a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80085a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a4:	f023 0301 	bic.w	r3, r3, #1
 80085a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	3308      	adds	r3, #8
 80085b0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80085b2:	643a      	str	r2, [r7, #64]	@ 0x40
 80085b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80085b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085ba:	e841 2300 	strex	r3, r2, [r1]
 80085be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d1e5      	bne.n	8008592 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2220      	movs	r2, #32
 80085ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2200      	movs	r2, #0
 80085d2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2200      	movs	r2, #0
 80085d8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a33      	ldr	r2, [pc, #204]	@ (80086ac <UART_RxISR_16BIT+0x1b4>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d01f      	beq.n	8008624 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d018      	beq.n	8008624 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f8:	6a3b      	ldr	r3, [r7, #32]
 80085fa:	e853 3f00 	ldrex	r3, [r3]
 80085fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8008600:	69fb      	ldr	r3, [r7, #28]
 8008602:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008606:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	461a      	mov	r2, r3
 800860e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008610:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008612:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008614:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008616:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008618:	e841 2300 	strex	r3, r2, [r1]
 800861c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800861e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008620:	2b00      	cmp	r3, #0
 8008622:	d1e6      	bne.n	80085f2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008628:	2b01      	cmp	r3, #1
 800862a:	d12e      	bne.n	800868a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2200      	movs	r2, #0
 8008630:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	e853 3f00 	ldrex	r3, [r3]
 800863e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	f023 0310 	bic.w	r3, r3, #16
 8008646:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	461a      	mov	r2, r3
 800864e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008650:	61bb      	str	r3, [r7, #24]
 8008652:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008654:	6979      	ldr	r1, [r7, #20]
 8008656:	69ba      	ldr	r2, [r7, #24]
 8008658:	e841 2300 	strex	r3, r2, [r1]
 800865c:	613b      	str	r3, [r7, #16]
   return(result);
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d1e6      	bne.n	8008632 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	69db      	ldr	r3, [r3, #28]
 800866a:	f003 0310 	and.w	r3, r3, #16
 800866e:	2b10      	cmp	r3, #16
 8008670:	d103      	bne.n	800867a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	2210      	movs	r2, #16
 8008678:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008680:	4619      	mov	r1, r3
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f7fe ffd0 	bl	8007628 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008688:	e00b      	b.n	80086a2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f7f9 fa60 	bl	8001b50 <HAL_UART_RxCpltCallback>
}
 8008690:	e007      	b.n	80086a2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	699a      	ldr	r2, [r3, #24]
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f042 0208 	orr.w	r2, r2, #8
 80086a0:	619a      	str	r2, [r3, #24]
}
 80086a2:	bf00      	nop
 80086a4:	3770      	adds	r7, #112	@ 0x70
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}
 80086aa:	bf00      	nop
 80086ac:	40008000 	.word	0x40008000

080086b0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b0ac      	sub	sp, #176	@ 0xb0
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80086be:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	69db      	ldr	r3, [r3, #28]
 80086c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	689b      	ldr	r3, [r3, #8]
 80086dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086e6:	2b22      	cmp	r3, #34	@ 0x22
 80086e8:	f040 8182 	bne.w	80089f0 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80086f2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80086f6:	e125      	b.n	8008944 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086fe:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008702:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8008706:	b2d9      	uxtb	r1, r3
 8008708:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800870c:	b2da      	uxtb	r2, r3
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008712:	400a      	ands	r2, r1
 8008714:	b2d2      	uxtb	r2, r2
 8008716:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800871c:	1c5a      	adds	r2, r3, #1
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008728:	b29b      	uxth	r3, r3
 800872a:	3b01      	subs	r3, #1
 800872c:	b29a      	uxth	r2, r3
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	69db      	ldr	r3, [r3, #28]
 800873a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800873e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008742:	f003 0307 	and.w	r3, r3, #7
 8008746:	2b00      	cmp	r3, #0
 8008748:	d053      	beq.n	80087f2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800874a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800874e:	f003 0301 	and.w	r3, r3, #1
 8008752:	2b00      	cmp	r3, #0
 8008754:	d011      	beq.n	800877a <UART_RxISR_8BIT_FIFOEN+0xca>
 8008756:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800875a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800875e:	2b00      	cmp	r3, #0
 8008760:	d00b      	beq.n	800877a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2201      	movs	r2, #1
 8008768:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008770:	f043 0201 	orr.w	r2, r3, #1
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800877a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800877e:	f003 0302 	and.w	r3, r3, #2
 8008782:	2b00      	cmp	r3, #0
 8008784:	d011      	beq.n	80087aa <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008786:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800878a:	f003 0301 	and.w	r3, r3, #1
 800878e:	2b00      	cmp	r3, #0
 8008790:	d00b      	beq.n	80087aa <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2202      	movs	r2, #2
 8008798:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087a0:	f043 0204 	orr.w	r2, r3, #4
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087ae:	f003 0304 	and.w	r3, r3, #4
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d011      	beq.n	80087da <UART_RxISR_8BIT_FIFOEN+0x12a>
 80087b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80087ba:	f003 0301 	and.w	r3, r3, #1
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d00b      	beq.n	80087da <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	2204      	movs	r2, #4
 80087c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087d0:	f043 0202 	orr.w	r2, r3, #2
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d006      	beq.n	80087f2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f7fe ff15 	bl	8007614 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2200      	movs	r2, #0
 80087ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80087f8:	b29b      	uxth	r3, r3
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	f040 80a2 	bne.w	8008944 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008806:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008808:	e853 3f00 	ldrex	r3, [r3]
 800880c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800880e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008810:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008814:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	461a      	mov	r2, r3
 800881e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008822:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008824:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008826:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008828:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800882a:	e841 2300 	strex	r3, r2, [r1]
 800882e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008830:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008832:	2b00      	cmp	r3, #0
 8008834:	d1e4      	bne.n	8008800 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	3308      	adds	r3, #8
 800883c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800883e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008840:	e853 3f00 	ldrex	r3, [r3]
 8008844:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008846:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008848:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800884c:	f023 0301 	bic.w	r3, r3, #1
 8008850:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	3308      	adds	r3, #8
 800885a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800885e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008860:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008862:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008864:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008866:	e841 2300 	strex	r3, r2, [r1]
 800886a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800886c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800886e:	2b00      	cmp	r3, #0
 8008870:	d1e1      	bne.n	8008836 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2220      	movs	r2, #32
 8008876:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2200      	movs	r2, #0
 8008884:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4a5f      	ldr	r2, [pc, #380]	@ (8008a08 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d021      	beq.n	80088d4 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800889a:	2b00      	cmp	r3, #0
 800889c:	d01a      	beq.n	80088d4 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088a6:	e853 3f00 	ldrex	r3, [r3]
 80088aa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80088ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80088b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	461a      	mov	r2, r3
 80088bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80088c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80088c2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80088c6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80088c8:	e841 2300 	strex	r3, r2, [r1]
 80088cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80088ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d1e4      	bne.n	800889e <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d130      	bne.n	800893e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2200      	movs	r2, #0
 80088e0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088ea:	e853 3f00 	ldrex	r3, [r3]
 80088ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80088f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f2:	f023 0310 	bic.w	r3, r3, #16
 80088f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	461a      	mov	r2, r3
 8008900:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008904:	643b      	str	r3, [r7, #64]	@ 0x40
 8008906:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008908:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800890a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800890c:	e841 2300 	strex	r3, r2, [r1]
 8008910:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008914:	2b00      	cmp	r3, #0
 8008916:	d1e4      	bne.n	80088e2 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	69db      	ldr	r3, [r3, #28]
 800891e:	f003 0310 	and.w	r3, r3, #16
 8008922:	2b10      	cmp	r3, #16
 8008924:	d103      	bne.n	800892e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	2210      	movs	r2, #16
 800892c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008934:	4619      	mov	r1, r3
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f7fe fe76 	bl	8007628 <HAL_UARTEx_RxEventCallback>
 800893c:	e002      	b.n	8008944 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f7f9 f906 	bl	8001b50 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008944:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008948:	2b00      	cmp	r3, #0
 800894a:	d006      	beq.n	800895a <UART_RxISR_8BIT_FIFOEN+0x2aa>
 800894c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008950:	f003 0320 	and.w	r3, r3, #32
 8008954:	2b00      	cmp	r3, #0
 8008956:	f47f aecf 	bne.w	80086f8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008960:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008964:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008968:	2b00      	cmp	r3, #0
 800896a:	d049      	beq.n	8008a00 <UART_RxISR_8BIT_FIFOEN+0x350>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008972:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008976:	429a      	cmp	r2, r3
 8008978:	d242      	bcs.n	8008a00 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	3308      	adds	r3, #8
 8008980:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008982:	6a3b      	ldr	r3, [r7, #32]
 8008984:	e853 3f00 	ldrex	r3, [r3]
 8008988:	61fb      	str	r3, [r7, #28]
   return(result);
 800898a:	69fb      	ldr	r3, [r7, #28]
 800898c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008990:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	3308      	adds	r3, #8
 800899a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800899e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80089a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80089a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80089a6:	e841 2300 	strex	r3, r2, [r1]
 80089aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80089ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d1e3      	bne.n	800897a <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	4a15      	ldr	r2, [pc, #84]	@ (8008a0c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80089b6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	e853 3f00 	ldrex	r3, [r3]
 80089c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	f043 0320 	orr.w	r3, r3, #32
 80089cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	461a      	mov	r2, r3
 80089d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80089da:	61bb      	str	r3, [r7, #24]
 80089dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089de:	6979      	ldr	r1, [r7, #20]
 80089e0:	69ba      	ldr	r2, [r7, #24]
 80089e2:	e841 2300 	strex	r3, r2, [r1]
 80089e6:	613b      	str	r3, [r7, #16]
   return(result);
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d1e4      	bne.n	80089b8 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80089ee:	e007      	b.n	8008a00 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	699a      	ldr	r2, [r3, #24]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f042 0208 	orr.w	r2, r2, #8
 80089fe:	619a      	str	r2, [r3, #24]
}
 8008a00:	bf00      	nop
 8008a02:	37b0      	adds	r7, #176	@ 0xb0
 8008a04:	46bd      	mov	sp, r7
 8008a06:	bd80      	pop	{r7, pc}
 8008a08:	40008000 	.word	0x40008000
 8008a0c:	08008341 	.word	0x08008341

08008a10 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b0ae      	sub	sp, #184	@ 0xb8
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008a1e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	69db      	ldr	r3, [r3, #28]
 8008a28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	689b      	ldr	r3, [r3, #8]
 8008a3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a46:	2b22      	cmp	r3, #34	@ 0x22
 8008a48:	f040 8186 	bne.w	8008d58 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008a52:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a56:	e129      	b.n	8008cac <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a5e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008a6a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008a6e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008a72:	4013      	ands	r3, r2
 8008a74:	b29a      	uxth	r2, r3
 8008a76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a7a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a80:	1c9a      	adds	r2, r3, #2
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	3b01      	subs	r3, #1
 8008a90:	b29a      	uxth	r2, r3
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	69db      	ldr	r3, [r3, #28]
 8008a9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008aa2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008aa6:	f003 0307 	and.w	r3, r3, #7
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d053      	beq.n	8008b56 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008aae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ab2:	f003 0301 	and.w	r3, r3, #1
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d011      	beq.n	8008ade <UART_RxISR_16BIT_FIFOEN+0xce>
 8008aba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d00b      	beq.n	8008ade <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	2201      	movs	r2, #1
 8008acc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ad4:	f043 0201 	orr.w	r2, r3, #1
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ade:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ae2:	f003 0302 	and.w	r3, r3, #2
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d011      	beq.n	8008b0e <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008aea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008aee:	f003 0301 	and.w	r3, r3, #1
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d00b      	beq.n	8008b0e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	2202      	movs	r2, #2
 8008afc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b04:	f043 0204 	orr.w	r2, r3, #4
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008b12:	f003 0304 	and.w	r3, r3, #4
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d011      	beq.n	8008b3e <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008b1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b1e:	f003 0301 	and.w	r3, r3, #1
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d00b      	beq.n	8008b3e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2204      	movs	r2, #4
 8008b2c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b34:	f043 0202 	orr.w	r2, r3, #2
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d006      	beq.n	8008b56 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f7fe fd63 	bl	8007614 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2200      	movs	r2, #0
 8008b52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	f040 80a4 	bne.w	8008cac <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b6c:	e853 3f00 	ldrex	r3, [r3]
 8008b70:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008b72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	461a      	mov	r2, r3
 8008b82:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b86:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008b8a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b8c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008b8e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008b92:	e841 2300 	strex	r3, r2, [r1]
 8008b96:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008b98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d1e2      	bne.n	8008b64 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	3308      	adds	r3, #8
 8008ba4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008ba8:	e853 3f00 	ldrex	r3, [r3]
 8008bac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008bae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008bb4:	f023 0301 	bic.w	r3, r3, #1
 8008bb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	3308      	adds	r3, #8
 8008bc2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008bc6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008bc8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008bcc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008bce:	e841 2300 	strex	r3, r2, [r1]
 8008bd2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008bd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d1e1      	bne.n	8008b9e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2220      	movs	r2, #32
 8008bde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2200      	movs	r2, #0
 8008be6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4a5f      	ldr	r2, [pc, #380]	@ (8008d70 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d021      	beq.n	8008c3c <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d01a      	beq.n	8008c3c <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c0e:	e853 3f00 	ldrex	r3, [r3]
 8008c12:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c16:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008c1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	461a      	mov	r2, r3
 8008c24:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008c28:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c2a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c2c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c2e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c30:	e841 2300 	strex	r3, r2, [r1]
 8008c34:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d1e4      	bne.n	8008c06 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	d130      	bne.n	8008ca6 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c52:	e853 3f00 	ldrex	r3, [r3]
 8008c56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c5a:	f023 0310 	bic.w	r3, r3, #16
 8008c5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	461a      	mov	r2, r3
 8008c68:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008c6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c6e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c74:	e841 2300 	strex	r3, r2, [r1]
 8008c78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d1e4      	bne.n	8008c4a <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	69db      	ldr	r3, [r3, #28]
 8008c86:	f003 0310 	and.w	r3, r3, #16
 8008c8a:	2b10      	cmp	r3, #16
 8008c8c:	d103      	bne.n	8008c96 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	2210      	movs	r2, #16
 8008c94:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f7fe fcc2 	bl	8007628 <HAL_UARTEx_RxEventCallback>
 8008ca4:	e002      	b.n	8008cac <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f7f8 ff52 	bl	8001b50 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008cac:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d006      	beq.n	8008cc2 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8008cb4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008cb8:	f003 0320 	and.w	r3, r3, #32
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	f47f aecb 	bne.w	8008a58 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cc8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008ccc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d049      	beq.n	8008d68 <UART_RxISR_16BIT_FIFOEN+0x358>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008cda:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008cde:	429a      	cmp	r2, r3
 8008ce0:	d242      	bcs.n	8008d68 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	3308      	adds	r3, #8
 8008ce8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cec:	e853 3f00 	ldrex	r3, [r3]
 8008cf0:	623b      	str	r3, [r7, #32]
   return(result);
 8008cf2:	6a3b      	ldr	r3, [r7, #32]
 8008cf4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008cf8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	3308      	adds	r3, #8
 8008d02:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008d06:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d0e:	e841 2300 	strex	r3, r2, [r1]
 8008d12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d1e3      	bne.n	8008ce2 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	4a15      	ldr	r2, [pc, #84]	@ (8008d74 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008d1e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	e853 3f00 	ldrex	r3, [r3]
 8008d2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	f043 0320 	orr.w	r3, r3, #32
 8008d34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d42:	61fb      	str	r3, [r7, #28]
 8008d44:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d46:	69b9      	ldr	r1, [r7, #24]
 8008d48:	69fa      	ldr	r2, [r7, #28]
 8008d4a:	e841 2300 	strex	r3, r2, [r1]
 8008d4e:	617b      	str	r3, [r7, #20]
   return(result);
 8008d50:	697b      	ldr	r3, [r7, #20]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d1e4      	bne.n	8008d20 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d56:	e007      	b.n	8008d68 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	699a      	ldr	r2, [r3, #24]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f042 0208 	orr.w	r2, r2, #8
 8008d66:	619a      	str	r2, [r3, #24]
}
 8008d68:	bf00      	nop
 8008d6a:	37b8      	adds	r7, #184	@ 0xb8
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}
 8008d70:	40008000 	.word	0x40008000
 8008d74:	080084f9 	.word	0x080084f9

08008d78 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008d80:	bf00      	nop
 8008d82:	370c      	adds	r7, #12
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b083      	sub	sp, #12
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008d94:	bf00      	nop
 8008d96:	370c      	adds	r7, #12
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr

08008da0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b083      	sub	sp, #12
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008da8:	bf00      	nop
 8008daa:	370c      	adds	r7, #12
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr

08008db4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008db4:	b480      	push	{r7}
 8008db6:	b085      	sub	sp, #20
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008dc2:	2b01      	cmp	r3, #1
 8008dc4:	d101      	bne.n	8008dca <HAL_UARTEx_DisableFifoMode+0x16>
 8008dc6:	2302      	movs	r3, #2
 8008dc8:	e027      	b.n	8008e1a <HAL_UARTEx_DisableFifoMode+0x66>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2201      	movs	r2, #1
 8008dce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2224      	movs	r2, #36	@ 0x24
 8008dd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	681a      	ldr	r2, [r3, #0]
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f022 0201 	bic.w	r2, r2, #1
 8008df0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008df8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	68fa      	ldr	r2, [r7, #12]
 8008e06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2220      	movs	r2, #32
 8008e0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2200      	movs	r2, #0
 8008e14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e18:	2300      	movs	r3, #0
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3714      	adds	r7, #20
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr

08008e26 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e26:	b580      	push	{r7, lr}
 8008e28:	b084      	sub	sp, #16
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	6078      	str	r0, [r7, #4]
 8008e2e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e36:	2b01      	cmp	r3, #1
 8008e38:	d101      	bne.n	8008e3e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008e3a:	2302      	movs	r3, #2
 8008e3c:	e02d      	b.n	8008e9a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2201      	movs	r2, #1
 8008e42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2224      	movs	r2, #36	@ 0x24
 8008e4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	681a      	ldr	r2, [r3, #0]
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	f022 0201 	bic.w	r2, r2, #1
 8008e64:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	689b      	ldr	r3, [r3, #8]
 8008e6c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	683a      	ldr	r2, [r7, #0]
 8008e76:	430a      	orrs	r2, r1
 8008e78:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f000 f850 	bl	8008f20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	68fa      	ldr	r2, [r7, #12]
 8008e86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2220      	movs	r2, #32
 8008e8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2200      	movs	r2, #0
 8008e94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e98:	2300      	movs	r3, #0
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3710      	adds	r7, #16
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}

08008ea2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008ea2:	b580      	push	{r7, lr}
 8008ea4:	b084      	sub	sp, #16
 8008ea6:	af00      	add	r7, sp, #0
 8008ea8:	6078      	str	r0, [r7, #4]
 8008eaa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	d101      	bne.n	8008eba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008eb6:	2302      	movs	r3, #2
 8008eb8:	e02d      	b.n	8008f16 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2201      	movs	r2, #1
 8008ebe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2224      	movs	r2, #36	@ 0x24
 8008ec6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	681a      	ldr	r2, [r3, #0]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f022 0201 	bic.w	r2, r2, #1
 8008ee0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	689b      	ldr	r3, [r3, #8]
 8008ee8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	683a      	ldr	r2, [r7, #0]
 8008ef2:	430a      	orrs	r2, r1
 8008ef4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f000 f812 	bl	8008f20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	68fa      	ldr	r2, [r7, #12]
 8008f02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2220      	movs	r2, #32
 8008f08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f14:	2300      	movs	r3, #0
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3710      	adds	r7, #16
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
	...

08008f20 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b085      	sub	sp, #20
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d108      	bne.n	8008f42 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2201      	movs	r2, #1
 8008f34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2201      	movs	r2, #1
 8008f3c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008f40:	e031      	b.n	8008fa6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008f42:	2308      	movs	r3, #8
 8008f44:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008f46:	2308      	movs	r3, #8
 8008f48:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	689b      	ldr	r3, [r3, #8]
 8008f50:	0e5b      	lsrs	r3, r3, #25
 8008f52:	b2db      	uxtb	r3, r3
 8008f54:	f003 0307 	and.w	r3, r3, #7
 8008f58:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	689b      	ldr	r3, [r3, #8]
 8008f60:	0f5b      	lsrs	r3, r3, #29
 8008f62:	b2db      	uxtb	r3, r3
 8008f64:	f003 0307 	and.w	r3, r3, #7
 8008f68:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008f6a:	7bbb      	ldrb	r3, [r7, #14]
 8008f6c:	7b3a      	ldrb	r2, [r7, #12]
 8008f6e:	4911      	ldr	r1, [pc, #68]	@ (8008fb4 <UARTEx_SetNbDataToProcess+0x94>)
 8008f70:	5c8a      	ldrb	r2, [r1, r2]
 8008f72:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008f76:	7b3a      	ldrb	r2, [r7, #12]
 8008f78:	490f      	ldr	r1, [pc, #60]	@ (8008fb8 <UARTEx_SetNbDataToProcess+0x98>)
 8008f7a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008f7c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008f80:	b29a      	uxth	r2, r3
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008f88:	7bfb      	ldrb	r3, [r7, #15]
 8008f8a:	7b7a      	ldrb	r2, [r7, #13]
 8008f8c:	4909      	ldr	r1, [pc, #36]	@ (8008fb4 <UARTEx_SetNbDataToProcess+0x94>)
 8008f8e:	5c8a      	ldrb	r2, [r1, r2]
 8008f90:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008f94:	7b7a      	ldrb	r2, [r7, #13]
 8008f96:	4908      	ldr	r1, [pc, #32]	@ (8008fb8 <UARTEx_SetNbDataToProcess+0x98>)
 8008f98:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008f9a:	fb93 f3f2 	sdiv	r3, r3, r2
 8008f9e:	b29a      	uxth	r2, r3
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008fa6:	bf00      	nop
 8008fa8:	3714      	adds	r7, #20
 8008faa:	46bd      	mov	sp, r7
 8008fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb0:	4770      	bx	lr
 8008fb2:	bf00      	nop
 8008fb4:	080090c8 	.word	0x080090c8
 8008fb8:	080090d0 	.word	0x080090d0

08008fbc <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b082      	sub	sp, #8
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
 8008fc4:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	ed93 7a06 	vldr	s14, [r3, #24]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	edd3 7a07 	vldr	s15, [r3, #28]
 8008fd2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	edd3 7a08 	vldr	s15, [r3, #32]
 8008fdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	edd3 7a06 	vldr	s15, [r3, #24]
 8008fec:	eeb1 7a67 	vneg.f32	s14, s15
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	edd3 7a08 	vldr	s15, [r3, #32]
 8008ff6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008ffa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6a1a      	ldr	r2, [r3, #32]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d006      	beq.n	8009020 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	330c      	adds	r3, #12
 8009016:	220c      	movs	r2, #12
 8009018:	2100      	movs	r1, #0
 800901a:	4618      	mov	r0, r3
 800901c:	f000 f804 	bl	8009028 <memset>
  }

}
 8009020:	bf00      	nop
 8009022:	3708      	adds	r7, #8
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}

08009028 <memset>:
 8009028:	4402      	add	r2, r0
 800902a:	4603      	mov	r3, r0
 800902c:	4293      	cmp	r3, r2
 800902e:	d100      	bne.n	8009032 <memset+0xa>
 8009030:	4770      	bx	lr
 8009032:	f803 1b01 	strb.w	r1, [r3], #1
 8009036:	e7f9      	b.n	800902c <memset+0x4>

08009038 <__libc_init_array>:
 8009038:	b570      	push	{r4, r5, r6, lr}
 800903a:	4d0d      	ldr	r5, [pc, #52]	@ (8009070 <__libc_init_array+0x38>)
 800903c:	4c0d      	ldr	r4, [pc, #52]	@ (8009074 <__libc_init_array+0x3c>)
 800903e:	1b64      	subs	r4, r4, r5
 8009040:	10a4      	asrs	r4, r4, #2
 8009042:	2600      	movs	r6, #0
 8009044:	42a6      	cmp	r6, r4
 8009046:	d109      	bne.n	800905c <__libc_init_array+0x24>
 8009048:	4d0b      	ldr	r5, [pc, #44]	@ (8009078 <__libc_init_array+0x40>)
 800904a:	4c0c      	ldr	r4, [pc, #48]	@ (800907c <__libc_init_array+0x44>)
 800904c:	f000 f818 	bl	8009080 <_init>
 8009050:	1b64      	subs	r4, r4, r5
 8009052:	10a4      	asrs	r4, r4, #2
 8009054:	2600      	movs	r6, #0
 8009056:	42a6      	cmp	r6, r4
 8009058:	d105      	bne.n	8009066 <__libc_init_array+0x2e>
 800905a:	bd70      	pop	{r4, r5, r6, pc}
 800905c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009060:	4798      	blx	r3
 8009062:	3601      	adds	r6, #1
 8009064:	e7ee      	b.n	8009044 <__libc_init_array+0xc>
 8009066:	f855 3b04 	ldr.w	r3, [r5], #4
 800906a:	4798      	blx	r3
 800906c:	3601      	adds	r6, #1
 800906e:	e7f2      	b.n	8009056 <__libc_init_array+0x1e>
 8009070:	080090e0 	.word	0x080090e0
 8009074:	080090e0 	.word	0x080090e0
 8009078:	080090e0 	.word	0x080090e0
 800907c:	080090e4 	.word	0x080090e4

08009080 <_init>:
 8009080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009082:	bf00      	nop
 8009084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009086:	bc08      	pop	{r3}
 8009088:	469e      	mov	lr, r3
 800908a:	4770      	bx	lr

0800908c <_fini>:
 800908c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800908e:	bf00      	nop
 8009090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009092:	bc08      	pop	{r3}
 8009094:	469e      	mov	lr, r3
 8009096:	4770      	bx	lr
