$date
	Sun Oct 23 04:38:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#385746
b1101 &
b1101 %
1$
b1101 !
1"
#385747
0"
#385750
b101000 &
b101000 %
#385754
b10100 &
b10100 %
#385758
b1010 &
b1010 %
#385762
b101 &
b101 %
#385766
b10000 &
b10000 %
#385770
b1000 &
b1000 %
#385774
b100 &
b100 %
#385778
b10 &
b10 %
#385782
b1 &
1#
b1 %
#385786
b0 &
b0 %
0#
0$
#1380270
b11101 &
b11101 %
1$
b11101 !
1"
#1380271
0"
#1380274
b1011000 &
b1011000 %
#1380278
b101100 &
b101100 %
#1380282
b10110 &
b10110 %
#1380286
b1011 &
b1011 %
#1380290
b100010 &
b100010 %
#1380294
b10001 &
b10001 %
#1380298
b110100 &
b110100 %
#1380302
b11010 &
b11010 %
#1380306
b1101 &
b1101 %
#1380310
b101000 &
b101000 %
#1380314
b10100 &
b10100 %
#1380318
b1010 &
b1010 %
#1380322
b101 &
b101 %
#1380326
b10000 &
b10000 %
#1380330
b1000 &
b1000 %
#1380334
b100 &
b100 %
#1380338
b10 &
b10 %
#1380342
b1 &
1#
b1 %
#1380346
b0 &
b0 %
0#
0$
#2333140
b100 !
1"
#2333142
b100 &
b100 %
1$
#2333143
0"
#2333146
b10 &
b10 %
#2333150
b1 &
1#
b1 %
#2333154
b0 &
b0 %
0#
0$
#4500012
