
==============================================================================
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-14 17:43:11
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.1) on 2022-04-13-17:42:45
   Version:                2.13.466
   Kernels:                AES_SCA_kernel
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          31a9be90-f04f-e176-16fb-67104eb1381f
   UUID (IINTF):           0dd37306b7f657a3bd57680fe9dad3a1
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u200
   Name:                   gen3x16_xdma_2
   Version:                202110.1
   Generated Version:      Vivado 2021.1 (SW Build: 3247384)
   Created:                Fri Apr  1 08:17:11 2022
   FPGA Device:            xcu200
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au200:1.3
   Board Part:             xilinx.com:au200:part0:1.3
   Platform VBNV:          xilinx_u200_gen3x16_xdma_2_202110_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 200 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

System Clocks
------
   Name:           ii_level0_wire_ulp_m_aclk_ctrl_00 
   Type:           FIXED 
   Default Freq:   50 MHz

   Name:           ii_level0_wire_ulp_m_aclk_pcie_user_00 
   Type:           FIXED 
   Default Freq:   250 MHz

   Name:           ii_level0_wire_ulp_m_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

   Name:           ss_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 200 MHz
   Achieved Freq:  200 MHz

   Name:           ss_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000600000
   Address Size: 0x20000
   Bank Used:    No

   Name:         HOST[0]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x2000000000
   Address Size: 0x400000000
   Bank Used:    No
==============================================================================
Kernel: AES_SCA_kernel

Definition
----------
   Signature: AES_SCA_kernel (unsigned int* pointer_0, unsigned int reset)

Ports
-----
   Port:          m_axi_bank_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0xfff
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        AES_SCA_kernel_1
   Base Address: 0x1010000

   Argument:          pointer_0
   Register Offset:   0x00000200
   Port:              m_axi_bank_0
   Memory:            bank1 (MEM_DDR4)

   Argument:          reset
   Register Offset:   0x4
   Port:              s_axi_control
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.1 - 2022-04-13-17:42:45 (SW BUILD: 3524075)
   Command Line:  v++ --input_files kernel.xo --kernel_frequency 0:200 --link --optimize 0 --output bin/picorv_sca.xclbin --platform xilinx_u200_gen3x16_xdma_2_202110_1 --report_level 0 --save-temps --target hw --vivado.impl.jobs 24 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=../constraints/timing_TDC.tcl --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.TCL.PRE=../constraints/pblocks_TDC.tcl --vivado.synth.jobs 24 
   Options:       --input_files kernel.xo
                  --kernel_frequency 0:200
                  --link
                  --optimize 0
                  --output bin/picorv_sca.xclbin
                  --platform xilinx_u200_gen3x16_xdma_2_202110_1
                  --report_level 0
                  --save-temps
                  --target hw
                  --vivado.impl.jobs 24
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=../constraints/timing_TDC.tcl
                  --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.TCL.PRE=../constraints/pblocks_TDC.tcl
                  --vivado.synth.jobs 24 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
