/*************************************************************************/ /*!
@Title          Test Chip Framework register definitions
@Copyright      Copyright (c) Imagination Technologies Ltd. All Rights Reserved
@License        Dual MIT/GPLv2

The contents of this file are subject to the MIT license as set out below.

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

Alternatively, the contents of this file may be used under the terms of
the GNU General Public License Version 2 ("GPL") in which case the provisions
of GPL are applicable instead of those above.

If you wish to allow use of your version of this file only under the terms of
GPL, and not to allow others to use your version of this file under the terms
of the MIT license, indicate your decision by deleting the provisions above
and replace them with the notice and other provisions required by GPL as set
out in the file called "GPL-COPYING" included in this distribution. If you do
not delete the provisions above, a recipient may use your version of this file
under the terms of either the MIT license or GPL.

This License is also included in this distribution in the file called
"MIT-COPYING".

EXCEPT AS OTHERWISE STATED IN A NEGOTIATED AGREEMENT: (A) THE SOFTWARE IS
PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING
BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE AND NONINFRINGEMENT; AND (B) IN NO EVENT SHALL THE AUTHORS OR
COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

                        Autogenerated C -- do not edit

*/ /**************************************************************************/

#ifndef _ATLAS_TCFDEFS_H_
#define	_ATLAS_TCFDEFS_H_

/*****************************************************************************
 Autogenerated file: Do not edit
*****************************************************************************/
/* Register TCF_CR_FPGA_ID_REG */
#define TCF_CR_FPGA_ID_REG                  0x0000
#define TCF_CR_FPGA_ID_REG_FPGA_ID_REG_CORE_CFG_MASK 0x0000FFFF
#define TCF_CR_FPGA_ID_REG_FPGA_ID_REG_CORE_CFG_SHIFT 0

#define TCF_CR_FPGA_ID_REG_FPGA_ID_REG_CORE_ID_MASK 0xFFFF0000
#define TCF_CR_FPGA_ID_REG_FPGA_ID_REG_CORE_ID_SHIFT 16

/* Register TCF_CR_FPGA_REV_REG */
#define TCF_CR_FPGA_REV_REG                 0x0008
#define TCF_CR_FPGA_REV_REG_FPGA_REV_REG_MAINT_MASK 0x000000FF
#define TCF_CR_FPGA_REV_REG_FPGA_REV_REG_MAINT_SHIFT 0

#define TCF_CR_FPGA_REV_REG_FPGA_REV_REG_MINOR_MASK 0x0000FF00
#define TCF_CR_FPGA_REV_REG_FPGA_REV_REG_MINOR_SHIFT 8

#define TCF_CR_FPGA_REV_REG_FPGA_REV_REG_MAJOR_MASK 0x00FF0000
#define TCF_CR_FPGA_REV_REG_FPGA_REV_REG_MAJOR_SHIFT 16

#define TCF_CR_FPGA_REV_REG_FPGA_REV_REG_DESIGNER_MASK 0xFF000000
#define TCF_CR_FPGA_REV_REG_FPGA_REV_REG_DESIGNER_SHIFT 24

/* Register TCF_CR_FPGA_DES_REV_1 */
#define TCF_CR_FPGA_DES_REV_1               0x0010
#define TCF_CR_FPGA_DES_REV_1_FPGA_DES_REV_1_MASK 0xFFFFFFFF
#define TCF_CR_FPGA_DES_REV_1_FPGA_DES_REV_1_SHIFT 0

/* Register TCF_CR_FPGA_DES_REV_2 */
#define TCF_CR_FPGA_DES_REV_2               0x0018
#define TCF_CR_FPGA_DES_REV_2_FPGA_DES_REV_2_MASK 0xFFFFFFFF
#define TCF_CR_FPGA_DES_REV_2_FPGA_DES_REV_2_SHIFT 0

/* Register TCF_CR_TCF_CORE_ID_REG */
#define TCF_CR_TCF_CORE_ID_REG              0x0020
#define TCF_CR_TCF_CORE_ID_REG_TCF_CORE_ID_REG_CORE_CFG_MASK 0x0000FFFF
#define TCF_CR_TCF_CORE_ID_REG_TCF_CORE_ID_REG_CORE_CFG_SHIFT 0

#define TCF_CR_TCF_CORE_ID_REG_TCF_CORE_ID_REG_CORE_ID_MASK 0xFFFF0000
#define TCF_CR_TCF_CORE_ID_REG_TCF_CORE_ID_REG_CORE_ID_SHIFT 16

/* Register TCF_CR_TCF_CORE_REV_REG */
#define TCF_CR_TCF_CORE_REV_REG             0x0028
#define TCF_CR_TCF_CORE_REV_REG_TCF_CORE_REV_REG_MAINT_MASK 0x000000FF
#define TCF_CR_TCF_CORE_REV_REG_TCF_CORE_REV_REG_MAINT_SHIFT 0

#define TCF_CR_TCF_CORE_REV_REG_TCF_CORE_REV_REG_MINOR_MASK 0x0000FF00
#define TCF_CR_TCF_CORE_REV_REG_TCF_CORE_REV_REG_MINOR_SHIFT 8

#define TCF_CR_TCF_CORE_REV_REG_TCF_CORE_REV_REG_MAJOR_MASK 0x00FF0000
#define TCF_CR_TCF_CORE_REV_REG_TCF_CORE_REV_REG_MAJOR_SHIFT 16

#define TCF_CR_TCF_CORE_REV_REG_TCF_CORE_REV_REG_DESIGNER_MASK 0xFF000000
#define TCF_CR_TCF_CORE_REV_REG_TCF_CORE_REV_REG_DESIGNER_SHIFT 24

/* Register TCF_CR_TCF_CORE_DES_REV_1 */
#define TCF_CR_TCF_CORE_DES_REV_1           0x0030
#define TCF_CR_TCF_CORE_DES_REV_1_TCF_CORE_DES_REV_1_MASK 0xFFFFFFFF
#define TCF_CR_TCF_CORE_DES_REV_1_TCF_CORE_DES_REV_1_SHIFT 0

/* Register TCF_CR_TCF_CORE_DES_REV_2 */
#define TCF_CR_TCF_CORE_DES_REV_2           0x0038
#define TCF_CR_TCF_CORE_DES_REV_2_TCF_CORE_DES_REV_2_MASK 0xFFFFFFFF
#define TCF_CR_TCF_CORE_DES_REV_2_TCF_CORE_DES_REV_2_SHIFT 0

/* Register TCF_CR_SCB_GENERAL_CONTROL */
#define TCF_CR_SCB_GENERAL_CONTROL          0x0040
#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_TRANS_HALT_MASK 0x00000200
#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_TRANS_HALT_SHIFT 9

#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_CKD_REGS_MASK 0x00000100
#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_CKD_REGS_SHIFT 8

#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_CKD_SLAVE_MASK 0x00000080
#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_CKD_SLAVE_SHIFT 7

#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_CKD_MASTER_MASK 0x00000040
#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_CKD_MASTER_SHIFT 6

#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_CKD_XDATA_MASK 0x00000020
#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_CKD_XDATA_SHIFT 5

#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_SFR_REG_MASK 0x00000010
#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_SFR_REG_SHIFT 4

#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_SFR_SLAVE_MASK 0x00000008
#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_SFR_SLAVE_SHIFT 3

#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_SFR_MASTER_MASK 0x00000004
#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_SFR_MASTER_SHIFT 2

#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_SFR_DET_DATA_MASK 0x00000002
#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_SFR_DET_DATA_SHIFT 1

#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_SFR_GEN_DATA_MASK 0x00000001
#define TCF_CR_SCB_GENERAL_CONTROL_SCB_GC_SFR_GEN_DATA_SHIFT 0

/* Register TCF_CR_SCB_MASTER_READ_COUNT */
#define TCF_CR_SCB_MASTER_READ_COUNT        0x0048
#define TCF_CR_SCB_MASTER_READ_COUNT_MASTER_READ_COUNT_MASK 0x0000FFFF
#define TCF_CR_SCB_MASTER_READ_COUNT_MASTER_READ_COUNT_SHIFT 0

/* Register TCF_CR_SCB_MASTER_READ_DATA */
#define TCF_CR_SCB_MASTER_READ_DATA         0x0050
#define TCF_CR_SCB_MASTER_READ_DATA_MASTER_READ_DATA_MASK 0x000000FF
#define TCF_CR_SCB_MASTER_READ_DATA_MASTER_READ_DATA_SHIFT 0

/* Register TCF_CR_SCB_MASTER_WRITE_ADDRESS */
#define TCF_CR_SCB_MASTER_WRITE_ADDRESS     0x0058
#define TCF_CR_SCB_MASTER_WRITE_ADDRESS_MASTER_WRITE_ADDRESS_MASK 0x00000001
#define TCF_CR_SCB_MASTER_WRITE_ADDRESS_MASTER_WRITE_ADDRESS_SHIFT 0

/* Register TCF_CR_SCB_MASTER_WRITE_DATA */
#define TCF_CR_SCB_MASTER_WRITE_DATA        0x0060
#define TCF_CR_SCB_MASTER_WRITE_DATA_MASTER_WRITE_DATA_MASK 0x000000FF
#define TCF_CR_SCB_MASTER_WRITE_DATA_MASTER_WRITE_DATA_SHIFT 0

/* Register TCF_CR_SCB_MASTER_WRITE_GO */
//#define TCF_CR_SCB_MASTER_WRITE_GO          0x0068
//#define TCF_CR_SCB_MASTER_WRITE_GO_MASTER_WRITE_GO_MASK 0x00000001
//#define TCF_CR_SCB_MASTER_WRITE_GO_MASTER_WRITE_GO_SHIFT 0
#define TCF_CR_SCB_MASTER_WRITE_COUNT       0x0068
#define TCF_CR_SCB_MASTER_WRITE_COUNT_MASTER_WRITE_COUNT_MASK 0x0000FFFF
#define TCF_CR_SCB_MASTER_WRITE_COUNT_MASTER_WRITE_COUNT_SHIFT 0

/* Register TCF_CR_SCB_BUS_SELECT */
#define TCF_CR_SCB_BUS_SELECT               0x0070
#define TCF_CR_SCB_BUS_SELECT_BUS_SELECT_MASK 0x00000001
#define TCF_CR_SCB_BUS_SELECT_BUS_SELECT_SHIFT 0

/* Register TCF_CR_SCB_MASTER_FILL_STATUS */
#define TCF_CR_SCB_MASTER_FILL_STATUS       0x0078
#define TCF_CR_SCB_MASTER_FILL_STATUS_MASTER_WRITE_FIFO_EMPTY_MASK 0x00000008
#define TCF_CR_SCB_MASTER_FILL_STATUS_MASTER_WRITE_FIFO_EMPTY_SHIFT 3

#define TCF_CR_SCB_MASTER_FILL_STATUS_MASTER_WRITE_FIFO_FULL_MASK 0x00000004
#define TCF_CR_SCB_MASTER_FILL_STATUS_MASTER_WRITE_FIFO_FULL_SHIFT 2

#define TCF_CR_SCB_MASTER_FILL_STATUS_MASTER_READ_FIFO_EMPTY_MASK 0x00000002
#define TCF_CR_SCB_MASTER_FILL_STATUS_MASTER_READ_FIFO_EMPTY_SHIFT 1

#define TCF_CR_SCB_MASTER_FILL_STATUS_MASTER_READ_FIFO_FULL_MASK 0x00000001
#define TCF_CR_SCB_MASTER_FILL_STATUS_MASTER_READ_FIFO_FULL_SHIFT 0

/* Register TCF_CR_CLK_AND_RST_CTRL */
#define TCF_CR_CLK_AND_RST_CTRL             0x0080
#define TCF_CR_CLK_AND_RST_CTRL_GLB_CLKG_EN_MASK 0x00020000
#define TCF_CR_CLK_AND_RST_CTRL_GLB_CLKG_EN_SHIFT 17

#define TCF_CR_CLK_AND_RST_CTRL_CLK_GATE_CNTL_MASK 0x00010000
#define TCF_CR_CLK_AND_RST_CTRL_CLK_GATE_CNTL_SHIFT 16

#define TCF_CR_CLK_AND_RST_CTRL_DCM_RESETN_MASK 0x00000400
#define TCF_CR_CLK_AND_RST_CTRL_DCM_RESETN_SHIFT 10

#define TCF_CR_CLK_AND_RST_CTRL_MEM_RESYNC_BYPASS_MASK 0x00000200
#define TCF_CR_CLK_AND_RST_CTRL_MEM_RESYNC_BYPASS_SHIFT 9

#define TCF_CR_CLK_AND_RST_CTRL_SYS_RESYNC_BYPASS_MASK 0x00000100
#define TCF_CR_CLK_AND_RST_CTRL_SYS_RESYNC_BYPASS_SHIFT 8

#define TCF_CR_CLK_AND_RST_CTRL_SCB_RESETN_MASK 0x00000010
#define TCF_CR_CLK_AND_RST_CTRL_SCB_RESETN_SHIFT 4

#define TCF_CR_CLK_AND_RST_CTRL_PDP2_RESETN_MASK 0x00000008
#define TCF_CR_CLK_AND_RST_CTRL_PDP2_RESETN_SHIFT 3

#define TCF_CR_CLK_AND_RST_CTRL_PDP1_RESETN_MASK 0x00000004
#define TCF_CR_CLK_AND_RST_CTRL_PDP1_RESETN_SHIFT 2

#define TCF_CR_CLK_AND_RST_CTRL_DDR_RESETN_MASK 0x00000002
#define TCF_CR_CLK_AND_RST_CTRL_DDR_RESETN_SHIFT 1

#define TCF_CR_CLK_AND_RST_CTRL_SGX535_RESETN_MASK 0x00000001
#define TCF_CR_CLK_AND_RST_CTRL_SGX535_RESETN_SHIFT 0

/* Register TCF_CR_MEM_CONTROL */
#define TCF_CR_MEM_CONTROL                  0x0088
#define TCF_CR_MEM_CONTROL_CFG_RESERVED2_MASK 0xC0000000
#define TCF_CR_MEM_CONTROL_CFG_RESERVED2_SHIFT 30

#define TCF_CR_MEM_CONTROL_CFG_BL_MASK      0x30000000
#define TCF_CR_MEM_CONTROL_CFG_BL_SHIFT     28

#define TCF_CR_MEM_CONTROL_CFG_CL_HALF_MASK 0x08000000
#define TCF_CR_MEM_CONTROL_CFG_CL_HALF_SHIFT 27

#define TCF_CR_MEM_CONTROL_CFG_CL_MASK      0x07000000
#define TCF_CR_MEM_CONTROL_CFG_CL_SHIFT     24

#define TCF_CR_MEM_CONTROL_CFG_XSNR_MASK    0x00F80000
#define TCF_CR_MEM_CONTROL_CFG_XSNR_SHIFT   19

#define TCF_CR_MEM_CONTROL_CFG_MRD_MASK     0x00070000
#define TCF_CR_MEM_CONTROL_CFG_MRD_SHIFT    16

#define TCF_CR_MEM_CONTROL_CFG_RESERVED1_MASK 0x0000C000
#define TCF_CR_MEM_CONTROL_CFG_RESERVED1_SHIFT 14

#define TCF_CR_MEM_CONTROL_CFG_DS_MASK      0x00003000
#define TCF_CR_MEM_CONTROL_CFG_DS_SHIFT     12

#define TCF_CR_MEM_CONTROL_CFG_WTR_MASK     0x00000C00
#define TCF_CR_MEM_CONTROL_CFG_WTR_SHIFT    10

#define TCF_CR_MEM_CONTROL_CFG_WR_MASK      0x00000300
#define TCF_CR_MEM_CONTROL_CFG_WR_SHIFT     8

#define TCF_CR_MEM_CONTROL_CFG_RFC_MASK     0x000000F8
#define TCF_CR_MEM_CONTROL_CFG_RFC_SHIFT    3

#define TCF_CR_MEM_CONTROL_CFG_RRD_MASK     0x00000006
#define TCF_CR_MEM_CONTROL_CFG_RRD_SHIFT    1

#define TCF_CR_MEM_CONTROL_CTRLR_INIT_MASK  0x00000001
#define TCF_CR_MEM_CONTROL_CTRLR_INIT_SHIFT 0

/* Register TCF_CR_TR_MEM_REGS */
#define TCF_CR_TR_MEM_REGS                  0x0090
#define TCF_CR_TR_MEM_REGS_TREF_MASK        0xFFFF0000
#define TCF_CR_TR_MEM_REGS_TREF_SHIFT       16

#define TCF_CR_TR_MEM_REGS_TRC_MASK         0x0000F000
#define TCF_CR_TR_MEM_REGS_TRC_SHIFT        12

#define TCF_CR_TR_MEM_REGS_TRCD_MASK        0x00000F00
#define TCF_CR_TR_MEM_REGS_TRCD_SHIFT       8

#define TCF_CR_TR_MEM_REGS_TRP_MASK         0x000000F0
#define TCF_CR_TR_MEM_REGS_TRP_SHIFT        4

#define TCF_CR_TR_MEM_REGS_TRAS_MASK        0x0000000F
#define TCF_CR_TR_MEM_REGS_TRAS_SHIFT       0

/* Register TCF_CR_RFEN_REG */
#define TCF_CR_RFEN_REG                     0x0098
#define TCF_CR_RFEN_REG_CFG_STARTUP_DELAY_MASK 0xFFFF0000
#define TCF_CR_RFEN_REG_CFG_STARTUP_DELAY_SHIFT 16

#define TCF_CR_RFEN_REG_CFG_RESERVED4_MASK  0x0000FFC0
#define TCF_CR_RFEN_REG_CFG_RESERVED4_SHIFT 6

#define TCF_CR_RFEN_REG_CFG_ROWBITS_MASK    0x00000030
#define TCF_CR_RFEN_REG_CFG_ROWBITS_SHIFT   4

#define TCF_CR_RFEN_REG_CFG_RESERVED3_MASK  0x00000008
#define TCF_CR_RFEN_REG_CFG_RESERVED3_SHIFT 3

#define TCF_CR_RFEN_REG_CFG_COLBITS_MASK    0x00000007
#define TCF_CR_RFEN_REG_CFG_COLBITS_SHIFT   0

/* Register TCF_CR_TEST_REG_OUT */
#define TCF_CR_TEST_REG_OUT                 0x00A0
#define TCF_CR_TEST_REG_OUT_TEST_REG_OUT_MASK 0xFFFFFFFF
#define TCF_CR_TEST_REG_OUT_TEST_REG_OUT_SHIFT 0

/* Register TCF_CR_TEST_REG_IN */
#define TCF_CR_TEST_REG_IN                  0x00A8
#define TCF_CR_TEST_REG_IN_TEST_REG_IN_MASK 0xFFFFFFFF
#define TCF_CR_TEST_REG_IN_TEST_REG_IN_SHIFT 0

/* Register TCF_CR_TEST_CTRL */
#define TCF_CR_TEST_CTRL                    0x00B0
#define TCF_CR_TEST_CTRL_BURST_SPLIT_MASK   0x00000004
#define TCF_CR_TEST_CTRL_BURST_SPLIT_SHIFT  2

#define TCF_CR_TEST_CTRL_CLK_INVERSION_MASK 0x00000002
#define TCF_CR_TEST_CTRL_CLK_INVERSION_SHIFT 1

#define TCF_CR_TEST_CTRL_ADDRESS_FORCE_MASK 0x00000001
#define TCF_CR_TEST_CTRL_ADDRESS_FORCE_SHIFT 0

/* Register TCF_CR_CLEAR_HOST_MEM_SIG */
#define TCF_CR_CLEAR_HOST_MEM_SIG           0x00B8
#define TCF_CR_CLEAR_HOST_MEM_SIG_CLEAR_HOST_MEM_SIGNATURE_MASK 0x00000001
#define TCF_CR_CLEAR_HOST_MEM_SIG_CLEAR_HOST_MEM_SIGNATURE_SHIFT 0

/* Register TCF_CR_HOST_MEM_SIGNATURE */
#define TCF_CR_HOST_MEM_SIGNATURE           0x00C0
#define TCF_CR_HOST_MEM_SIGNATURE_HOST_MEM_SIGNATURE_MASK 0xFFFFFFFF
#define TCF_CR_HOST_MEM_SIGNATURE_HOST_MEM_SIGNATURE_SHIFT 0

/* Register TCF_CR_INTERRUPT_STATUS */
#define TCF_CR_INTERRUPT_STATUS			0x00E0
#define	TCF_CR_INTERRUPT_STATUS_MASTER_MASK	0x80000000
#define	TCF_CR_INTERRUPT_STATUS_MASTER_SHIFT	31
#define	TCF_CR_INTERRUPT_STATUS_PDP2_MASK	0x00008000
#define	TCF_CR_INTERRUPT_STATUS_PDP2_SHIFT	15
#define	TCF_CR_INTERRUPT_STATUS_PDP1_MASK	0x00004000
#define	TCF_CR_INTERRUPT_STATUS_PDP1_SHIFT	14
#define	TCF_CR_INTERRUPT_STATUS_EXT_MASK	0x00002000
#define	TCF_CR_INTERRUPT_STATUS_EXT_SHIFT	13

/* Register TCF_CR_INTERRUPT_OP_CFG */
#define	TCF_CR_INTERRUPT_OP_CFG				0x00E8
#define	TCF_CR_INTERRUPT_OP_CFG_PULSE_NLEVEL_MASK	0x80000000
#define	TCF_CR_INTERRUPT_OP_CFG_PULSE_NLEVEL_SHIFT	31
#define	TCF_CR_INTERRUPT_OP_CFG_INT_SENSE_MASK		0x40000000
#define	TCF_CR_INTERRUPT_OP_CFG_INT_SENSE_SHIFT		30
#define	TCF_CR_INTERRUPT_OP_CFG_INT_DEST_MASK		0x0000000F
#define	TCF_CR_INTERRUPT_OP_CFG_INT_DEST_SHIFT		0

/* Register TCF_CR_INTERRUPT_ENABLE */
#define	TCF_CR_INTERRUPT_ENABLE					0x00F0
#define	TCF_CR_INTERRUPT_ENABLE_MASTER_ENABLE	0x80000000
#define	TCF_CR_INTERRUPT_ENABLE_MASTER_SHIFT	31
#define	TCF_CR_INTERRUPT_ENABLE_PDP2_ENABLE		0x00008000
#define	TCF_CR_INTERRUPT_ENABLE_PDP2_SHIFT		15
#define	TCF_CR_INTERRUPT_ENABLE_PDP1_ENABLE		0x00004000
#define	TCF_CR_INTERRUPT_ENABLE_PDP1_SHIFT		14
#define	TCF_CR_INTERRUPT_ENABLE_EXT_ENABLE		0x00002000
#define	TCF_CR_INTERRUPT_ENABLE_EXT_SHIFT		13

/* Register TCF_CR_INTERRUPT_CLEAR */
#define	TCF_CR_INTERRUPT_CLEAR			0x00F8
#define	TCF_CR_INTERRUPT_CLEAR_MASTER_MASK	0x80000000
#define	TCF_CR_INTERRUPT_CLEAR_MASTER_SHIFT	31
#define	TCF_CR_INTERRUPT_CLEAR_PDP2_MASK	0x00008000
#define	TCF_CR_INTERRUPT_CLEAR_PDP2_SHIFT	15
#define	TCF_CR_INTERRUPT_CLEAR_PDP1_MASK	0x00004000
#define	TCF_CR_INTERRUPT_CLEAR_PDP1_SHIFT	14
#define	TCF_CR_INTERRUPT_CLEAR_EXT_MASK		0x00002000
#define	TCF_CR_INTERRUPT_CLEAR_EXT_SHIFT	13

/* Register TCF_CR_PLL (TCF core rev 3 and above) */
/* Register for control of main clock out of PLL1, the ddr2 clocks */
#define	TCF_CR_PLL_DDR2_CLK0                 0x1A0U
#define	TCF_CR_PLL_DDR2_CLK0_FREQ_MASK       0x000000FFUL
#define	TCF_CR_PLL_DDR2_CLK0_FREQ_SHIFT      0
#define	TCF_CR_PLL_DDR2_CLK0_MS_MASK         0x00030000UL
#define	TCF_CR_PLL_DDR2_CLK0_MS_SHIFT        16
#define	TCF_CR_PLL_DDR2_CLK0_PHS_MASK        0x00300000UL
#define	TCF_CR_PLL_DDR2_CLK0_PHS_SHIFT       20

/* Register for control of other clocks out of PLL1, the ddr2 clocks */
#define	TCF_CR_PLL_DDR2_CLK1TO5              0x1A8U
#define	TCF_CR_PLL_DDR2_CLK1TO5_FREQ_MASK    0x000003FFUL
#define	TCF_CR_PLL_DDR2_CLK1TO5_FREQ_SHIFT   0
#define	TCF_CR_PLL_DDR2_CLK1TO5_MS_MASK      0x000FFC00UL
#define	TCF_CR_PLL_DDR2_CLK1TO5_MS_SHIFT     10
#define	TCF_CR_PLL_DDR2_CLK1TO5_PHS_MASK     0x3FF00000UL
#define	TCF_CR_PLL_DDR2_CLK1TO5_PHS_SHIFT    20

/* Register to initiate reprogramming of PLLs via the drp port */
#define	TCF_CR_PLL_DDR2_DRP_GO               0x1B0U
#define	TCF_CR_PLL_DDR2_DRP_GO_MASK          0x00000001UL
#define	TCF_CR_PLL_DDR2_DRP_GO_SHIFT         0

/* Register for control of main clock out of PLL2, the pdp clocks */
#define	TCF_CR_PLL_PDP_CLK0                  0x1B8UL
#define	TCF_CR_PLL_PDP_CLK0_FREQ_MASK        0x000000FFUL
#define	TCF_CR_PLL_PDP_CLK0_FREQ_SHIFT       0
#define	TCF_CR_PLL_PDP_CLK0_MS_MASK          0x00030000UL
#define	TCF_CR_PLL_PDP_CLK0_MS_SHIFT         16
#define	TCF_CR_PLL_PDP_CLK0_PHS_MASK         0x00300000UL
#define	TCF_CR_PLL_PDP_CLK0_PHS_SHIFT        20

/* Register for control of other clocks out of PLL2, the pdp clocks */
#define	TCF_CR_PLL_PDP_CLK1TO5               0x1C0UL
#define	TCF_CR_PLL_PDP_CLK1TO5_FREQ_MASK     0x000003FFUL
#define	TCF_CR_PLL_PDP_CLK1TO5_FREQ_SHIFT    0
#define	TCF_CR_PLL_PDP_CLK1TO5_MS_MASK       0x000FFC00UL
#define	TCF_CR_PLL_PDP_CLK1TO5_MS_SHIFT      10
#define	TCF_CR_PLL_PDP_CLK1TO5_PHS_MASK      0x3FF00000UL
#define	TCF_CR_PLL_PDP_CLK1TO5_PHS_SHIFT     20

/* Register to initiate reprogramming of PLLs via the drp port */
#define	TCF_CR_PLL_PDP_DRP_GO                0x1C8UL
#define	TCF_CR_PLL_PDP_DRP_GO_MASK           0x00000001UL
#define	TCF_CR_PLL_PDP_DRP_GO_SHIFT          0

/* Register for control of main clock out of PLL3, the core clock */
#define	TCF_CR_PLL_CORE_CLK0                 0x1E8UL
#define	TCF_CR_PLL_CORE_CLK0_FREQ_MASK       0x000000FFUL
#define	TCF_CR_PLL_CORE_CLK0_FREQ_SHIFT      0
#define	TCF_CR_PLL_CORE_CLK0_MS_MASK         0x00030000UL
#define	TCF_CR_PLL_CORE_CLK0_MS_SHIFT        16
#define	TCF_CR_PLL_CORE_CLK0_PHS_MASK        0x00300000UL
#define	TCF_CR_PLL_CORE_CLK0_PHS_SHIFT       20

/* Register for control of other clocks out of PLL3, the core clock */
#define	TCF_CR_PLL_CORE_CLK1TO5              0x1F0UL
#define	TCF_CR_PLL_CORE_CLK1TO5_FREQ_MASK    0x000003FFUL
#define	TCF_CR_PLL_CORE_CLK1TO5_FREQ_SHIFT   0
#define	TCF_CR_PLL_CORE_CLK1TO5_MS_MASK      0x000FFC00UL
#define	TCF_CR_PLL_CORE_CLK1TO5_MS_SHIFT     10
#define	TCF_CR_PLL_CORE_CLK1TO5_PHS_MASK     0x3FF00000UL
#define	TCF_CR_PLL_CORE_CLK1TO5_PHS_SHIFT    20

/* Register to initiate reprogramming of PLLs via the drp port */
#define	TCF_CR_PLL_CORE_DRP_GO               0x1F8UL
#define	TCF_CR_PLL_CORE_DRP_GO_MASK          0x00000001UL
#define	TCF_CR_PLL_CORE_DRP_GO_SHIFT         0

/* Register for control of main clock out of PLL4, the sysif clock */
#define	TCF_CR_PLL_SYSIF_CLK0                0x20UL
#define	TCF_CR_PLL_SYSIF_CLK0_FREQ_MASK      0x000000FFUL
#define	TCF_CR_PLL_SYSIF_CLK0_FREQ_SHIFT     0
#define	TCF_CR_PLL_SYSIF_CLK0_MS_MASK        0x00030000UL
#define	TCF_CR_PLL_SYSIF_CLK0_MS_SHIFT       16
#define	TCF_CR_PLL_SYSIF_CLK0_PHS_MASK       0x00300000UL
#define	TCF_CR_PLL_SYSIF_CLK0_PHS_SHIFT      20

/* Register for control of other clocks out of PLL4, the sysif clock */
#define	TCF_CR_PLL_SYSIF_CLK1TO5             0x208UL
#define	TCF_CR_PLL_SYSIF_CLK1TO5_FREQ_MASK   0x000003FFUL
#define	TCF_CR_PLL_SYSIF_CLK1TO5_FREQ_SHIFT  0
#define	TCF_CR_PLL_SYSIF_CLK1TO5_MS_MASK     0x000FFC00UL
#define	TCF_CR_PLL_SYSIF_CLK1TO5_MS_SHIFT    10
#define	TCF_CR_PLL_SYSIF_CLK1TO5_PHS_MASK    0x3FF00000UL
#define	TCF_CR_PLL_SYSIF_CLK1TO5_PHS_SHIFT   20

/* Register to initiate reprogramming of PLLs via the drp port */
#define	TCF_CR_PLL_SYS_DRP_GO                0x210UL
#define	TCF_CR_PLL_SYS_DRP_GO_MASK           0x00000001UL
#define	TCF_CR_PLL_SYS_DRP_GO_SHIFT          0

/* Register for control of main clock out of PLL4, the memif clock */
#define	TCF_CR_PLL_MEMIF_CLK0                0x218UL
#define	TCF_CR_PLL_MEMIF_CLK0_FREQ_MASK      0x000000FFUL
#define	TCF_CR_PLL_MEMIF_CLK0_FREQ_SHIFT     0
#define	TCF_CR_PLL_MEMIF_CLK0_MS_MASK        0x00030000UL
#define	TCF_CR_PLL_MEMIF_CLK0_MS_SHIFT       16
#define	TCF_CR_PLL_MEMIF_CLK0_PHS_MASK       0x00300000UL
#define	TCF_CR_PLL_MEMIF_CLK0_PHS_SHIFT      20

/* Register for control of other clocks out of PLL4, the memif clock */
#define	TCF_CR_PLL_MEMIF_CLK1TO5             0x220UL
#define	TCF_CR_PLL_MEMIF_CLK1TO5_FREQ_MASK   0x000003FFUL
#define	TCF_CR_PLL_MEMIF_CLK1TO5_FREQ_SHIFT  0
#define	TCF_CR_PLL_MEMIF_CLK1TO5_MS_MASK     0x000FFC00UL
#define	TCF_CR_PLL_MEMIF_CLK1TO5_MS_SHIFT    10
#define	TCF_CR_PLL_MEMIF_CLK1TO5_PHS_MASK    0x3FF00000UL
#define	TCF_CR_PLL_MEMIF_CLK1TO5_PHS_SHIFT   20

/* Register to initiate reprogramming of PLLs via the drp port */
#define	TCF_CR_PLL_MEM_DRP_GO                0x228UL
#define	TCF_CR_PLL_MEM_DRP_GO_MASK           0x00000001UL
#define	TCF_CR_PLL_MEM_DRP_GO_SHIFT          0
                     
/* Register to initiate reprogramming of PLLs via the drp port */
#define	TCF_CR_PLL_ALL_DRP_GO                0x230UL
#define	TCF_CR_PLL_ALL_DRP_GO_MASK           0x00000001UL
#define	TCF_CR_PLL_ALL_DRP_GO_SHIFT          0

/* Register to indicate failure status of last PLL_DRP reprogramming and lock */                     
#define	TCF_CR_PLL_DRP_STATUS                0x238UL
#define	TCF_CR_PLL_DRP_GOOD_MASK             0x0000001FUL
#define	TCF_CR_PLL_DRP_GOOD_SHIFT            0
#define	TCF_CR_PLL_DRP_LOCKS_MASK            0x00001F00UL
#define	TCF_CR_PLL_DRP_LOCKS_SHIFT           8

#endif /* _ATLAS_TCFDEFS_H_ */

/*****************************************************************************
 End of file (tcfdefs.h)
*****************************************************************************/
