{"metadata":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"literal"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","text":"SignalLiteral","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing18VariableAssignmentO","text":"VariableAssignment","kind":"typeIdentifier"}],"symbolKind":"method","roleHeading":"Type Method","externalID":"s:11VHDLParsing18VariableAssignmentO7literal5valueAcA13SignalLiteralO_tFZ","platforms":[],"role":"symbol","title":"literal(value:)","modules":[{"name":"VHDLParsing"}]},"sections":[],"abstract":[{"type":"text","text":"Create a "},{"code":"literal","type":"codeVoice"},{"type":"text","text":" "},{"code":"VariableAssignment","type":"codeVoice"},{"type":"text","text":"."}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment\/literal(value:)"},"kind":"symbol","primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"literal"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","kind":"typeIdentifier","text":"SignalLiteral"},{"kind":"text","text":") -> "},{"preciseIdentifier":"s:11VHDLParsing18VariableAssignmentO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment","kind":"typeIdentifier","text":"VariableAssignment"}]}]},{"kind":"parameters","parameters":[{"name":"value","content":[{"inlineContent":[{"text":"The ","type":"text"},{"type":"reference","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","isActive":true},{"text":" to represent in this assignment.","type":"text"}],"type":"paragraph"}]}]},{"content":[{"text":"Return Value","level":2,"anchor":"return-value","type":"heading"},{"type":"paragraph","inlineContent":[{"text":"The created ","type":"text"},{"code":"VariableAssignment","type":"codeVoice"},{"text":".","type":"text"}]}],"kind":"content"}],"variants":[{"paths":["\/documentation\/vhdlparsing\/variableassignment\/literal(value:)"],"traits":[{"interfaceLanguage":"swift"}]}],"schemaVersion":{"major":0,"minor":3,"patch":0},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment"]]},"references":{"doc://VHDLParsing/documentation/VHDLParsing/VariableAssignment":{"title":"VariableAssignment","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VariableAssignment","kind":"identifier"}],"abstract":[{"text":"A variable assignment exists within a port map and is used to assign a port to a variable.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VariableAssignment","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/variableassignment","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VariableAssignment/literal(value:)":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment\/literal(value:)","title":"literal(value:)","url":"\/documentation\/vhdlparsing\/variableassignment\/literal(value:)","abstract":[{"text":"Create a ","type":"text"},{"code":"literal","type":"codeVoice"},{"type":"text","text":" "},{"type":"codeVoice","code":"VariableAssignment"},{"type":"text","text":"."}],"role":"symbol","kind":"symbol","type":"topic","deprecated":true,"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"literal","kind":"identifier"},{"text":"(","kind":"text"},{"text":"value","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"SignalLiteral","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO"},{"text":") -> ","kind":"text"},{"text":"VariableAssignment","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing18VariableAssignmentO"}]},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"SignalLiteral"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"SignalLiteral"}],"type":"topic","title":"SignalLiteral","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","abstract":[{"type":"text","text":"A type for representing all signal literals."}],"url":"\/documentation\/vhdlparsing\/signalliteral"}}}