/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.33
Hash     : 92f1e7e
Date     : Feb  6 2024
Type     : Engineering
Log Time   : Tue Feb  6 11:21:19 2024 GMT
#Timing report of worst 90 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 4

#Path 1
Startpoint: din_A[6].inpad[0] (.input at (1,3) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[6] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[6].inpad[0] (.input at (1,3))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            2.954     3.849
| (intra 'bram' routing)                                           0.000     3.849
dout_A[0].WDATA_A1[6] (RS_TDP36K at (52,41))                       0.000     3.849
data arrival time                                                            3.849

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.849
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.053


#Path 2
Startpoint: din_A[5].inpad[0] (.input at (1,3) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[5] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[5].inpad[0] (.input at (1,3))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            2.954     3.849
| (intra 'bram' routing)                                           0.000     3.849
dout_A[0].WDATA_A1[5] (RS_TDP36K at (52,41))                       0.000     3.849
data arrival time                                                            3.849

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.849
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.053


#Path 3
Startpoint: din_A[4].inpad[0] (.input at (1,2) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[4] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[4].inpad[0] (.input at (1,2))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            2.954     3.849
| (intra 'bram' routing)                                           0.000     3.849
dout_A[0].WDATA_A1[4] (RS_TDP36K at (52,41))                       0.000     3.849
data arrival time                                                            3.849

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.849
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.053


#Path 4
Startpoint: din_A[8].inpad[0] (.input at (1,4) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[16] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
din_A[8].inpad[0] (.input at (1,4))                                 0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             2.899     3.794
| (intra 'bram' routing)                                            0.000     3.794
dout_A[0].WDATA_A1[16] (RS_TDP36K at (52,41))                       0.000     3.794
data arrival time                                                             3.794

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                          0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.099     0.796
data required time                                                            0.796
-----------------------------------------------------------------------------------
data required time                                                            0.796
data arrival time                                                            -3.794
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.998


#Path 5
Startpoint: din_A[7].inpad[0] (.input at (1,4) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[7] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[7].inpad[0] (.input at (1,4))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            2.899     3.794
| (intra 'bram' routing)                                           0.000     3.794
dout_A[0].WDATA_A1[7] (RS_TDP36K at (52,41))                       0.000     3.794
data arrival time                                                            3.794

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.794
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.998


#Path 6
Startpoint: wen_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[0].WEN_A2[0] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wen_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          2.784     3.678
| (intra 'bram' routing)                                         0.000     3.678
dout_A[0].WEN_A2[0] (RS_TDP36K at (52,41))                       0.000     3.678
data arrival time                                                          3.678

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.199     0.696
data required time                                                         0.696
--------------------------------------------------------------------------------
data required time                                                         0.696
data arrival time                                                         -3.678
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.982


#Path 7
Startpoint: wen_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[0].WEN_A1[0] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wen_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          2.784     3.678
| (intra 'bram' routing)                                         0.000     3.678
dout_A[0].WEN_A1[0] (RS_TDP36K at (52,41))                       0.000     3.678
data arrival time                                                          3.678

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.159     0.736
data required time                                                         0.736
--------------------------------------------------------------------------------
data required time                                                         0.736
data arrival time                                                         -3.678
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.942


#Path 8
Startpoint: ren_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[0].REN_A2[0] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ren_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          2.784     3.678
| (intra 'bram' routing)                                         0.000     3.678
dout_A[0].REN_A2[0] (RS_TDP36K at (52,41))                       0.000     3.678
data arrival time                                                          3.678

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.085     0.809
data required time                                                         0.809
--------------------------------------------------------------------------------
data required time                                                         0.809
data arrival time                                                         -3.678
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.869


#Path 9
Startpoint: ren_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[0].REN_A1[0] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ren_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          2.784     3.678
| (intra 'bram' routing)                                         0.000     3.678
dout_A[0].REN_A1[0] (RS_TDP36K at (52,41))                       0.000     3.678
data arrival time                                                          3.678

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.081     0.813
data required time                                                         0.813
--------------------------------------------------------------------------------
data required time                                                         0.813
data arrival time                                                         -3.678
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.865


#Path 10
Startpoint: dout_A[9].RDATA_A1[16] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[17].outpad[0] (.output at (51,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[16] (RS_TDP36K at (40,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (inter-block routing)                                             0.637     1.824
| (intra 'io' routing)                                              0.733     2.557
out:dout_A[17].outpad[0] (.output at (51,44))                       0.000     2.557
data arrival time                                                             2.557

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.557
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.557


#Path 11
Startpoint: dout_A[9].RDATA_A1[7] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[16].outpad[0] (.output at (51,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[7] (RS_TDP36K at (40,41)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (inter-block routing)                                             0.637     1.824
| (intra 'io' routing)                                              0.733     2.557
out:dout_A[16].outpad[0] (.output at (51,44))                       0.000     2.557
data arrival time                                                             2.557

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.557
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.557


#Path 12
Startpoint: wen_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[9].WEN_A2[0] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wen_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          2.302     3.196
| (intra 'bram' routing)                                         0.000     3.196
dout_A[9].WEN_A2[0] (RS_TDP36K at (40,41))                       0.000     3.196
data arrival time                                                          3.196

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.199     0.696
data required time                                                         0.696
--------------------------------------------------------------------------------
data required time                                                         0.696
data arrival time                                                         -3.196
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.501


#Path 13
Startpoint: dout_A[9].RDATA_A1[0] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[9].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[9].RDATA_A1[0] (RS_TDP36K at (40,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (inter-block routing)                                            0.576     1.763
| (intra 'io' routing)                                             0.733     2.496
out:dout_A[9].outpad[0] (.output at (49,44))                       0.000     2.496
data arrival time                                                            2.496

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.496
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.496


#Path 14
Startpoint: dout_A[9].RDATA_A1[1] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[10].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[1] (RS_TDP36K at (40,41)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (inter-block routing)                                             0.576     1.763
| (intra 'io' routing)                                              0.733     2.496
out:dout_A[10].outpad[0] (.output at (49,44))                       0.000     2.496
data arrival time                                                             2.496

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.496
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.496


#Path 15
Startpoint: dout_A[9].RDATA_A1[2] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[11].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[2] (RS_TDP36K at (40,41)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (inter-block routing)                                             0.576     1.763
| (intra 'io' routing)                                              0.733     2.496
out:dout_A[11].outpad[0] (.output at (49,44))                       0.000     2.496
data arrival time                                                             2.496

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.496
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.496


#Path 16
Startpoint: dout_A[9].RDATA_A1[3] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[12].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[3] (RS_TDP36K at (40,41)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (inter-block routing)                                             0.576     1.763
| (intra 'io' routing)                                              0.733     2.496
out:dout_A[12].outpad[0] (.output at (49,44))                       0.000     2.496
data arrival time                                                             2.496

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.496
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.496


#Path 17
Startpoint: dout_A[9].RDATA_A1[4] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[13].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[4] (RS_TDP36K at (40,41)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (inter-block routing)                                             0.576     1.763
| (intra 'io' routing)                                              0.733     2.496
out:dout_A[13].outpad[0] (.output at (49,44))                       0.000     2.496
data arrival time                                                             2.496

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.496
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.496


#Path 18
Startpoint: dout_A[9].RDATA_A1[5] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[14].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[5] (RS_TDP36K at (40,41)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (inter-block routing)                                             0.576     1.763
| (intra 'io' routing)                                              0.733     2.496
out:dout_A[14].outpad[0] (.output at (49,44))                       0.000     2.496
data arrival time                                                             2.496

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.496
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.496


#Path 19
Startpoint: dout_A[9].RDATA_A1[6] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[15].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[6] (RS_TDP36K at (40,41)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (inter-block routing)                                             0.576     1.763
| (intra 'io' routing)                                              0.733     2.496
out:dout_A[15].outpad[0] (.output at (49,44))                       0.000     2.496
data arrival time                                                             2.496

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.496
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.496


#Path 20
Startpoint: wen_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[9].WEN_A1[0] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wen_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          2.302     3.196
| (intra 'bram' routing)                                         0.000     3.196
dout_A[9].WEN_A1[0] (RS_TDP36K at (40,41))                       0.000     3.196
data arrival time                                                          3.196

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.159     0.736
data required time                                                         0.736
--------------------------------------------------------------------------------
data required time                                                         0.736
data arrival time                                                         -3.196
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.461


#Path 21
Startpoint: din_A[15].inpad[0] (.input at (1,8) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[6] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[15].inpad[0] (.input at (1,8))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            2.360     3.254
| (intra 'bram' routing)                                           0.000     3.254
dout_A[9].WDATA_A1[6] (RS_TDP36K at (40,41))                       0.000     3.254
data arrival time                                                            3.254

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.254
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.458


#Path 22
Startpoint: din_A[16].inpad[0] (.input at (1,8) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[7] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[16].inpad[0] (.input at (1,8))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            2.360     3.254
| (intra 'bram' routing)                                           0.000     3.254
dout_A[9].WDATA_A1[7] (RS_TDP36K at (40,41))                       0.000     3.254
data arrival time                                                            3.254

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.254
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.458


#Path 23
Startpoint: din_A[17].inpad[0] (.input at (1,9) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[16] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
din_A[17].inpad[0] (.input at (1,9))                                0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             2.360     3.254
| (intra 'bram' routing)                                            0.000     3.254
dout_A[9].WDATA_A1[16] (RS_TDP36K at (40,41))                       0.000     3.254
data arrival time                                                             3.254

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.099     0.796
data required time                                                            0.796
-----------------------------------------------------------------------------------
data required time                                                            0.796
data arrival time                                                            -3.254
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.458


#Path 24
Startpoint: din_A[14].inpad[0] (.input at (1,7) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[5] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[14].inpad[0] (.input at (1,7))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            2.360     3.254
| (intra 'bram' routing)                                           0.000     3.254
dout_A[9].WDATA_A1[5] (RS_TDP36K at (40,41))                       0.000     3.254
data arrival time                                                            3.254

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.254
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.458


#Path 25
Startpoint: din_A[13].inpad[0] (.input at (1,7) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[4] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[13].inpad[0] (.input at (1,7))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            2.360     3.254
| (intra 'bram' routing)                                           0.000     3.254
dout_A[9].WDATA_A1[4] (RS_TDP36K at (40,41))                       0.000     3.254
data arrival time                                                            3.254

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.254
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.458


#Path 26
Startpoint: din_A[12].inpad[0] (.input at (1,6) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[3] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[12].inpad[0] (.input at (1,6))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            2.360     3.254
| (intra 'bram' routing)                                           0.000     3.254
dout_A[9].WDATA_A1[3] (RS_TDP36K at (40,41))                       0.000     3.254
data arrival time                                                            3.254

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.254
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.458


#Path 27
Startpoint: din_A[11].inpad[0] (.input at (1,6) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[2] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[11].inpad[0] (.input at (1,6))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            2.360     3.254
| (intra 'bram' routing)                                           0.000     3.254
dout_A[9].WDATA_A1[2] (RS_TDP36K at (40,41))                       0.000     3.254
data arrival time                                                            3.254

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.254
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.458


#Path 28
Startpoint: din_A[10].inpad[0] (.input at (1,5) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[1] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[10].inpad[0] (.input at (1,5))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            2.360     3.254
| (intra 'bram' routing)                                           0.000     3.254
dout_A[9].WDATA_A1[1] (RS_TDP36K at (40,41))                       0.000     3.254
data arrival time                                                            3.254

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.254
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.458


#Path 29
Startpoint: din_A[9].inpad[0] (.input at (1,5) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[0] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[9].inpad[0] (.input at (1,5))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            2.360     3.254
| (intra 'bram' routing)                                           0.000     3.254
dout_A[9].WDATA_A1[0] (RS_TDP36K at (40,41))                       0.000     3.254
data arrival time                                                            3.254

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.254
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.458


#Path 30
Startpoint: ren_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[9].REN_A2[0] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ren_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          2.302     3.196
| (intra 'bram' routing)                                         0.000     3.196
dout_A[9].REN_A2[0] (RS_TDP36K at (40,41))                       0.000     3.196
data arrival time                                                          3.196

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.085     0.809
data required time                                                         0.809
--------------------------------------------------------------------------------
data required time                                                         0.809
data arrival time                                                         -3.196
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.387


#Path 31
Startpoint: ren_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[9].REN_A1[0] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ren_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          2.302     3.196
| (intra 'bram' routing)                                         0.000     3.196
dout_A[9].REN_A1[0] (RS_TDP36K at (40,41))                       0.000     3.196
data arrival time                                                          3.196

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.081     0.813
data required time                                                         0.813
--------------------------------------------------------------------------------
data required time                                                         0.813
data arrival time                                                         -3.196
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.383


#Path 32
Startpoint: dout_A[0].RDATA_A1[2] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[2].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[2] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (inter-block routing)                                            0.399     1.586
| (intra 'io' routing)                                             0.733     2.319
out:dout_A[2].outpad[0] (.output at (49,44))                       0.000     2.319
data arrival time                                                            2.319

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.319
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.319


#Path 33
Startpoint: dout_A[0].RDATA_A1[0] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[0].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[0] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (inter-block routing)                                            0.399     1.586
| (intra 'io' routing)                                             0.733     2.319
out:dout_A[0].outpad[0] (.output at (49,44))                       0.000     2.319
data arrival time                                                            2.319

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.319
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.319


#Path 34
Startpoint: dout_A[0].RDATA_A1[1] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[1].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[1] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (inter-block routing)                                            0.399     1.586
| (intra 'io' routing)                                             0.733     2.319
out:dout_A[1].outpad[0] (.output at (49,44))                       0.000     2.319
data arrival time                                                            2.319

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.319
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.319


#Path 35
Startpoint: dout_A[0].RDATA_A1[3] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[3].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[3] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (inter-block routing)                                            0.399     1.586
| (intra 'io' routing)                                             0.733     2.319
out:dout_A[3].outpad[0] (.output at (49,44))                       0.000     2.319
data arrival time                                                            2.319

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.319
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.319


#Path 36
Startpoint: dout_A[0].RDATA_A1[4] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[4].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[4] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (inter-block routing)                                            0.399     1.586
| (intra 'io' routing)                                             0.733     2.319
out:dout_A[4].outpad[0] (.output at (49,44))                       0.000     2.319
data arrival time                                                            2.319

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.319
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.319


#Path 37
Startpoint: dout_A[0].RDATA_A1[5] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[5].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[5] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (inter-block routing)                                            0.399     1.586
| (intra 'io' routing)                                             0.733     2.319
out:dout_A[5].outpad[0] (.output at (49,44))                       0.000     2.319
data arrival time                                                            2.319

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.319
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.319


#Path 38
Startpoint: dout_A[0].RDATA_A1[6] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[6].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[6] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (inter-block routing)                                            0.399     1.586
| (intra 'io' routing)                                             0.733     2.319
out:dout_A[6].outpad[0] (.output at (49,44))                       0.000     2.319
data arrival time                                                            2.319

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.319
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.319


#Path 39
Startpoint: dout_A[0].RDATA_A1[7] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[7].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[7] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (inter-block routing)                                            0.399     1.586
| (intra 'io' routing)                                             0.733     2.319
out:dout_A[7].outpad[0] (.output at (49,44))                       0.000     2.319
data arrival time                                                            2.319

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.319
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.319


#Path 40
Startpoint: dout_A[0].RDATA_A1[16] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[8].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[0].RDATA_A1[16] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (inter-block routing)                                             0.399     1.586
| (intra 'io' routing)                                              0.733     2.319
out:dout_A[8].outpad[0] (.output at (49,44))                        0.000     2.319
data arrival time                                                             2.319

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.319
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.319


#Path 41
Startpoint: addr_A[0].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[3] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[0].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.637     1.532
| (intra 'bram' routing)                                          0.000     1.532
dout_A[9].ADDR_A1[3] (RS_TDP36K at (40,41))                       0.000     1.532
data arrival time                                                           1.532

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.532
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.849


#Path 42
Startpoint: addr_A[1].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[4] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[1].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.637     1.532
| (intra 'bram' routing)                                          0.000     1.532
dout_A[9].ADDR_A1[4] (RS_TDP36K at (40,41))                       0.000     1.532
data arrival time                                                           1.532

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.532
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.849


#Path 43
Startpoint: addr_A[2].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[5] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[2].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.637     1.532
| (intra 'bram' routing)                                          0.000     1.532
dout_A[9].ADDR_A1[5] (RS_TDP36K at (40,41))                       0.000     1.532
data arrival time                                                           1.532

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.532
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.849


#Path 44
Startpoint: addr_A[3].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[6] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[3].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.637     1.532
| (intra 'bram' routing)                                          0.000     1.532
dout_A[9].ADDR_A1[6] (RS_TDP36K at (40,41))                       0.000     1.532
data arrival time                                                           1.532

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.532
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.849


#Path 45
Startpoint: addr_A[9].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[12] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[9].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.576     1.471
| (intra 'bram' routing)                                           0.000     1.471
dout_A[9].ADDR_A1[12] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                            1.471

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.471
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.788


#Path 46
Startpoint: addr_A[11].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[14] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[11].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.576     1.471
| (intra 'bram' routing)                                           0.000     1.471
dout_A[9].ADDR_A1[14] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                            1.471

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.471
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.788


#Path 47
Startpoint: addr_A[10].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[13] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[10].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.576     1.471
| (intra 'bram' routing)                                           0.000     1.471
dout_A[9].ADDR_A1[13] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                            1.471

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.471
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.788


#Path 48
Startpoint: addr_A[8].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[11] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[8].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.576     1.471
| (intra 'bram' routing)                                           0.000     1.471
dout_A[9].ADDR_A1[11] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                            1.471

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.471
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.788


#Path 49
Startpoint: addr_A[7].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[10] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[7].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.576     1.471
| (intra 'bram' routing)                                           0.000     1.471
dout_A[9].ADDR_A1[10] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                            1.471

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.471
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.788


#Path 50
Startpoint: addr_A[6].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[9] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[6].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.576     1.471
| (intra 'bram' routing)                                          0.000     1.471
dout_A[9].ADDR_A1[9] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                           1.471

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.471
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.788


#Path 51
Startpoint: addr_A[5].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[8] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[5].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.576     1.471
| (intra 'bram' routing)                                          0.000     1.471
dout_A[9].ADDR_A1[8] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                           1.471

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.471
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.788


#Path 52
Startpoint: addr_A[4].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[7] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[4].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.576     1.471
| (intra 'bram' routing)                                          0.000     1.471
dout_A[9].ADDR_A1[7] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                           1.471

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.471
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.788


#Path 53
Startpoint: addr_A[1].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[4] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[1].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.637     1.532
| (intra 'bram' routing)                                          0.000     1.532
dout_A[9].ADDR_A2[4] (RS_TDP36K at (40,41))                       0.000     1.532
data arrival time                                                           1.532

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.532
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.763


#Path 54
Startpoint: addr_A[3].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[6] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[3].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.637     1.532
| (intra 'bram' routing)                                          0.000     1.532
dout_A[9].ADDR_A2[6] (RS_TDP36K at (40,41))                       0.000     1.532
data arrival time                                                           1.532

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.532
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.763


#Path 55
Startpoint: addr_A[2].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[5] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[2].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.637     1.532
| (intra 'bram' routing)                                          0.000     1.532
dout_A[9].ADDR_A2[5] (RS_TDP36K at (40,41))                       0.000     1.532
data arrival time                                                           1.532

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.532
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.763


#Path 56
Startpoint: addr_A[0].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[3] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[0].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.637     1.532
| (intra 'bram' routing)                                          0.000     1.532
dout_A[9].ADDR_A2[3] (RS_TDP36K at (40,41))                       0.000     1.532
data arrival time                                                           1.532

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.532
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.763


#Path 57
Startpoint: addr_A[10].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[13] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[10].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.576     1.471
| (intra 'bram' routing)                                           0.000     1.471
dout_A[9].ADDR_A2[13] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                            1.471

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.471
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.702


#Path 58
Startpoint: addr_A[9].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[12] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[9].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.576     1.471
| (intra 'bram' routing)                                           0.000     1.471
dout_A[9].ADDR_A2[12] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                            1.471

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.471
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.702


#Path 59
Startpoint: addr_A[4].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[7] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[4].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.576     1.471
| (intra 'bram' routing)                                          0.000     1.471
dout_A[9].ADDR_A2[7] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                           1.471

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.471
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.702


#Path 60
Startpoint: addr_A[5].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[8] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[5].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.576     1.471
| (intra 'bram' routing)                                          0.000     1.471
dout_A[9].ADDR_A2[8] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                           1.471

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.471
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.702


#Path 61
Startpoint: addr_A[6].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[9] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[6].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.576     1.471
| (intra 'bram' routing)                                          0.000     1.471
dout_A[9].ADDR_A2[9] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                           1.471

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.471
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.702


#Path 62
Startpoint: addr_A[7].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[10] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[7].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.576     1.471
| (intra 'bram' routing)                                           0.000     1.471
dout_A[9].ADDR_A2[10] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                            1.471

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.471
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.702


#Path 63
Startpoint: addr_A[8].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[11] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[8].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.576     1.471
| (intra 'bram' routing)                                           0.000     1.471
dout_A[9].ADDR_A2[11] (RS_TDP36K at (40,41))                       0.000     1.471
data arrival time                                                            1.471

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.471
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.702


#Path 64
Startpoint: addr_A[11].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[14] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[11].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.399     1.294
| (intra 'bram' routing)                                           0.000     1.294
dout_A[0].ADDR_A1[14] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                            1.294

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.294
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.611


#Path 65
Startpoint: addr_A[5].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[8] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[5].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A1[8] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.611


#Path 66
Startpoint: addr_A[10].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[13] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[10].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.399     1.294
| (intra 'bram' routing)                                           0.000     1.294
dout_A[0].ADDR_A1[13] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                            1.294

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.294
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.611


#Path 67
Startpoint: addr_A[9].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[12] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[9].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.399     1.294
| (intra 'bram' routing)                                           0.000     1.294
dout_A[0].ADDR_A1[12] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                            1.294

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.294
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.611


#Path 68
Startpoint: addr_A[8].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[11] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[8].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.399     1.294
| (intra 'bram' routing)                                           0.000     1.294
dout_A[0].ADDR_A1[11] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                            1.294

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.294
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.611


#Path 69
Startpoint: addr_A[2].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[5] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[2].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A1[5] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.611


#Path 70
Startpoint: addr_A[3].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[6] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[3].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A1[6] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.611


#Path 71
Startpoint: addr_A[1].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[4] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[1].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A1[4] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.611


#Path 72
Startpoint: addr_A[4].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[7] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[4].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A1[7] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.611


#Path 73
Startpoint: addr_A[7].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[10] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[7].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.399     1.294
| (intra 'bram' routing)                                           0.000     1.294
dout_A[0].ADDR_A1[10] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                            1.294

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.294
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.611


#Path 74
Startpoint: addr_A[6].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[9] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[6].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A1[9] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.611


#Path 75
Startpoint: addr_A[0].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[3] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[0].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A1[3] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.611


#Path 76
Startpoint: addr_A[0].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[3] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[0].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A2[3] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.525


#Path 77
Startpoint: addr_A[1].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[4] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[1].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A2[4] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.525


#Path 78
Startpoint: addr_A[2].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[5] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[2].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A2[5] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.525


#Path 79
Startpoint: addr_A[3].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[6] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[3].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A2[6] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.525


#Path 80
Startpoint: addr_A[4].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[7] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[4].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A2[7] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.525


#Path 81
Startpoint: addr_A[5].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[8] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[5].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A2[8] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.525


#Path 82
Startpoint: addr_A[6].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[9] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[6].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A2[9] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.525


#Path 83
Startpoint: addr_A[7].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[10] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[7].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.399     1.294
| (intra 'bram' routing)                                           0.000     1.294
dout_A[0].ADDR_A2[10] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                            1.294

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.294
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.525


#Path 84
Startpoint: addr_A[8].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[11] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[8].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.399     1.294
| (intra 'bram' routing)                                           0.000     1.294
dout_A[0].ADDR_A2[11] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                            1.294

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.294
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.525


#Path 85
Startpoint: addr_A[9].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[12] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[9].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.399     1.294
| (intra 'bram' routing)                                           0.000     1.294
dout_A[0].ADDR_A2[12] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                            1.294

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.294
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.525


#Path 86
Startpoint: addr_A[10].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[13] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[10].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.399     1.294
| (intra 'bram' routing)                                           0.000     1.294
dout_A[0].ADDR_A2[13] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                            1.294

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.294
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.525


#Path 87
Startpoint: din_A[3].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[3] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[3].inpad[0] (.input at (48,44))                              0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.399     1.294
| (intra 'bram' routing)                                           0.000     1.294
dout_A[0].WDATA_A1[3] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                            1.294

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -1.294
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.498


#Path 88
Startpoint: din_A[2].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[2] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[2].inpad[0] (.input at (48,44))                              0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.399     1.294
| (intra 'bram' routing)                                           0.000     1.294
dout_A[0].WDATA_A1[2] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                            1.294

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -1.294
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.498


#Path 89
Startpoint: din_A[1].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[1] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[1].inpad[0] (.input at (48,44))                              0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.399     1.294
| (intra 'bram' routing)                                           0.000     1.294
dout_A[0].WDATA_A1[1] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                            1.294

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -1.294
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.498


#Path 90
Startpoint: din_A[0].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[0] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[0].inpad[0] (.input at (48,44))                              0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.399     1.294
| (intra 'bram' routing)                                           0.000     1.294
dout_A[0].WDATA_A1[0] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                            1.294

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -1.294
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.498


#End of timing report
