Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  2 13:23:05 2019
| Host         : agazorPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: xadc/design_1_i/xadc_wiz_0/U0/DRDY (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.830        0.000                      0                    9        0.234        0.000                      0                    9        3.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.830        0.000                      0                    9        0.234        0.000                      0                    9        3.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 xadc/design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc/design_1_i/xadc_wiz_0/U0/DEN
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.527ns (66.789%)  route 0.759ns (33.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.893     5.991    xadc/design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     7.518 r  xadc/design_1_i/xadc_wiz_0/U0/EOC
                         net (fo=1, routed)           0.759     8.277    xadc/design_1_i/xadc_wiz_0/den_in
    XADC_X0Y0            XADC                                         r  xadc/design_1_i/xadc_wiz_0/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.702    13.490    xadc/design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/design_1_i/xadc_wiz_0/U0/DCLK
                         clock pessimism              0.500    13.991    
                         clock uncertainty           -0.035    13.955    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848    13.107    xadc/design_1_i/xadc_wiz_0/U0
  -------------------------------------------------------------------
                         required time                         13.107    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 pwm_red/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.580ns (25.322%)  route 1.711ns (74.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 13.492 - 8.000 ) 
    Source Clock Delay      (SCD):    5.993ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.895     5.993    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.456     6.449 r  pwm_red/counter_reg[1]/Q
                         net (fo=8, routed)           1.711     8.159    pwm_red/counter_reg__0[1]
    SLICE_X81Y126        LUT2 (Prop_lut2_I1_O)        0.124     8.283 r  pwm_red/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.283    pwm_red/plusOp[1]
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.704    13.492    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[1]/C
                         clock pessimism              0.500    13.993    
                         clock uncertainty           -0.035    13.957    
    SLICE_X81Y126        FDRE (Setup_fdre_C_D)        0.029    13.986    pwm_red/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.986    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 pwm_red/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.606ns (26.160%)  route 1.711ns (73.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 13.492 - 8.000 ) 
    Source Clock Delay      (SCD):    5.993ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.895     5.993    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.456     6.449 r  pwm_red/counter_reg[1]/Q
                         net (fo=8, routed)           1.711     8.159    pwm_red/counter_reg__0[1]
    SLICE_X81Y126        LUT3 (Prop_lut3_I1_O)        0.150     8.309 r  pwm_red/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.309    pwm_red/plusOp[2]
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.704    13.492    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[2]/C
                         clock pessimism              0.500    13.993    
                         clock uncertainty           -0.035    13.957    
    SLICE_X81Y126        FDRE (Setup_fdre_C_D)        0.075    14.032    pwm_red/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.032    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 pwm_red/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.704ns (32.025%)  route 1.494ns (67.975%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.993ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.895     5.993    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.456     6.449 r  pwm_red/counter_reg[1]/Q
                         net (fo=8, routed)           1.087     7.536    pwm_red/counter_reg__0[1]
    SLICE_X81Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.660 r  pwm_red/counter[7]_i_2/O
                         net (fo=2, routed)           0.407     8.067    pwm_red/counter[7]_i_2_n_0
    SLICE_X81Y125        LUT2 (Prop_lut2_I0_O)        0.124     8.191 r  pwm_red/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.191    pwm_red/plusOp[6]
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.702    13.490    pwm_red/clk
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[6]/C
                         clock pessimism              0.478    13.969    
                         clock uncertainty           -0.035    13.933    
    SLICE_X81Y125        FDRE (Setup_fdre_C_D)        0.031    13.964    pwm_red/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 pwm_red/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.699ns (31.870%)  route 1.494ns (68.130%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.993ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.895     5.993    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.456     6.449 r  pwm_red/counter_reg[1]/Q
                         net (fo=8, routed)           1.087     7.536    pwm_red/counter_reg__0[1]
    SLICE_X81Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.660 r  pwm_red/counter[7]_i_2/O
                         net (fo=2, routed)           0.407     8.067    pwm_red/counter[7]_i_2_n_0
    SLICE_X81Y125        LUT3 (Prop_lut3_I0_O)        0.119     8.186 r  pwm_red/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.186    pwm_red/plusOp[7]
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.702    13.490    pwm_red/clk
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[7]/C
                         clock pessimism              0.478    13.969    
                         clock uncertainty           -0.035    13.933    
    SLICE_X81Y125        FDRE (Setup_fdre_C_D)        0.075    14.008    pwm_red/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.008    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 pwm_red/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.580ns (34.892%)  route 1.082ns (65.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.993ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.895     5.993    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.456     6.449 r  pwm_red/counter_reg[1]/Q
                         net (fo=8, routed)           1.082     7.531    pwm_red/counter_reg__0[1]
    SLICE_X81Y125        LUT6 (Prop_lut6_I1_O)        0.124     7.655 r  pwm_red/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     7.655    pwm_red/plusOp[5]
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.702    13.490    pwm_red/clk
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[5]/C
                         clock pessimism              0.478    13.969    
                         clock uncertainty           -0.035    13.933    
    SLICE_X81Y125        FDRE (Setup_fdre_C_D)        0.031    13.964    pwm_red/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 pwm_red/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.744ns (45.915%)  route 0.876ns (54.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.893     5.991    pwm_red/clk
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.419     6.410 r  pwm_red/counter_reg[4]/Q
                         net (fo=5, routed)           0.876     7.286    pwm_red/counter_reg__0[4]
    SLICE_X81Y125        LUT5 (Prop_lut5_I4_O)        0.325     7.611 r  pwm_red/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     7.611    pwm_red/plusOp[4]
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.702    13.490    pwm_red/clk
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[4]/C
                         clock pessimism              0.500    13.991    
                         clock uncertainty           -0.035    13.955    
    SLICE_X81Y125        FDRE (Setup_fdre_C_D)        0.075    14.030    pwm_red/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.030    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 pwm_red/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.718ns (46.727%)  route 0.819ns (53.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.993ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.895     5.993    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.419     6.412 r  pwm_red/counter_reg[2]/Q
                         net (fo=7, routed)           0.819     7.230    pwm_red/counter_reg__0[2]
    SLICE_X81Y125        LUT4 (Prop_lut4_I2_O)        0.299     7.529 r  pwm_red/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     7.529    pwm_red/plusOp[3]
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.702    13.490    pwm_red/clk
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[3]/C
                         clock pessimism              0.478    13.969    
                         clock uncertainty           -0.035    13.933    
    SLICE_X81Y125        FDRE (Setup_fdre_C_D)        0.029    13.962    pwm_red/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 pwm_red/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.092%)  route 0.678ns (53.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 13.492 - 8.000 ) 
    Source Clock Delay      (SCD):    5.993ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.895     5.993    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.456     6.449 f  pwm_red/counter_reg[0]/Q
                         net (fo=9, routed)           0.678     7.127    pwm_red/counter_reg__0[0]
    SLICE_X81Y126        LUT1 (Prop_lut1_I0_O)        0.124     7.251 r  pwm_red/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.251    pwm_red/counter[0]_i_1_n_0
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.704    13.492    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[0]/C
                         clock pessimism              0.500    13.993    
                         clock uncertainty           -0.035    13.957    
    SLICE_X81Y126        FDRE (Setup_fdre_C_D)        0.031    13.988    pwm_red/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  6.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 pwm_red/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.949%)  route 0.152ns (45.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.653     1.763    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  pwm_red/counter_reg[0]/Q
                         net (fo=9, routed)           0.152     2.057    pwm_red/counter_reg__0[0]
    SLICE_X81Y125        LUT6 (Prop_lut6_I2_O)        0.045     2.102 r  pwm_red/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.102    pwm_red/plusOp[5]
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.922     2.289    pwm_red/clk
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[5]/C
                         clock pessimism             -0.513     1.775    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.092     1.867    pwm_red/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 pwm_red/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.187ns (43.949%)  route 0.238ns (56.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.653     1.763    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  pwm_red/counter_reg[0]/Q
                         net (fo=9, routed)           0.238     2.143    pwm_red/counter_reg__0[0]
    SLICE_X81Y125        LUT5 (Prop_lut5_I1_O)        0.046     2.189 r  pwm_red/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.189    pwm_red/plusOp[4]
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.922     2.289    pwm_red/clk
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[4]/C
                         clock pessimism             -0.513     1.775    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.107     1.882    pwm_red/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 pwm_red/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.184ns (44.312%)  route 0.231ns (55.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.652     1.762    pwm_red/clk
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  pwm_red/counter_reg[6]/Q
                         net (fo=4, routed)           0.231     2.135    pwm_red/counter_reg__0[6]
    SLICE_X81Y125        LUT3 (Prop_lut3_I1_O)        0.043     2.178 r  pwm_red/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.178    pwm_red/plusOp[7]
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.922     2.289    pwm_red/clk
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[7]/C
                         clock pessimism             -0.526     1.762    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.107     1.869    pwm_red/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 pwm_red/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.185ns (43.291%)  route 0.242ns (56.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.653     1.763    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  pwm_red/counter_reg[0]/Q
                         net (fo=9, routed)           0.242     2.147    pwm_red/counter_reg__0[0]
    SLICE_X81Y126        LUT3 (Prop_lut3_I0_O)        0.044     2.191 r  pwm_red/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.191    pwm_red/plusOp[2]
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.923     2.290    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[2]/C
                         clock pessimism             -0.526     1.763    
    SLICE_X81Y126        FDRE (Hold_fdre_C_D)         0.107     1.870    pwm_red/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 pwm_red/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.817%)  route 0.238ns (56.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.653     1.763    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  pwm_red/counter_reg[0]/Q
                         net (fo=9, routed)           0.238     2.143    pwm_red/counter_reg__0[0]
    SLICE_X81Y125        LUT4 (Prop_lut4_I1_O)        0.045     2.188 r  pwm_red/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.188    pwm_red/plusOp[3]
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.922     2.289    pwm_red/clk
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[3]/C
                         clock pessimism             -0.513     1.775    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.091     1.866    pwm_red/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 pwm_red/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.652     1.762    pwm_red/clk
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  pwm_red/counter_reg[6]/Q
                         net (fo=4, routed)           0.231     2.135    pwm_red/counter_reg__0[6]
    SLICE_X81Y125        LUT2 (Prop_lut2_I1_O)        0.045     2.180 r  pwm_red/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.180    pwm_red/plusOp[6]
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.922     2.289    pwm_red/clk
    SLICE_X81Y125        FDRE                                         r  pwm_red/counter_reg[6]/C
                         clock pessimism             -0.526     1.762    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.092     1.854    pwm_red/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 pwm_red/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.653     1.763    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141     1.904 f  pwm_red/counter_reg[0]/Q
                         net (fo=9, routed)           0.242     2.147    pwm_red/counter_reg__0[0]
    SLICE_X81Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.192 r  pwm_red/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.192    pwm_red/counter[0]_i_1_n_0
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.923     2.290    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[0]/C
                         clock pessimism             -0.526     1.763    
    SLICE_X81Y126        FDRE (Hold_fdre_C_D)         0.092     1.855    pwm_red/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 pwm_red/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_red/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.653     1.763    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  pwm_red/counter_reg[0]/Q
                         net (fo=9, routed)           0.242     2.147    pwm_red/counter_reg__0[0]
    SLICE_X81Y126        LUT2 (Prop_lut2_I0_O)        0.045     2.192 r  pwm_red/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.192    pwm_red/plusOp[1]
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.923     2.290    pwm_red/clk
    SLICE_X81Y126        FDRE                                         r  pwm_red/counter_reg[1]/C
                         clock pessimism             -0.526     1.763    
    SLICE_X81Y126        FDRE (Hold_fdre_C_D)         0.091     1.854    pwm_red/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 xadc/design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc/design_1_i/xadc_wiz_0/U0/DEN
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.379ns (57.923%)  route 0.275ns (42.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.652     1.762    xadc/design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    0.379     2.141 r  xadc/design_1_i/xadc_wiz_0/U0/EOC
                         net (fo=1, routed)           0.275     2.417    xadc/design_1_i/xadc_wiz_0/den_in
    XADC_X0Y0            XADC                                         r  xadc/design_1_i/xadc_wiz_0/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.922     2.289    xadc/design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/design_1_i/xadc_wiz_0/U0/DCLK
                         clock pessimism             -0.526     1.762    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DEN)   -0.089     1.673    xadc/design_1_i/xadc_wiz_0/U0
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.743    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         8.000       4.000      XADC_X0Y0       xadc/design_1_i/xadc_wiz_0/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X81Y126   pwm_red/counter_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X81Y126   pwm_red/counter_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X81Y126   pwm_red/counter_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X81Y125   pwm_red/counter_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X81Y125   pwm_red/counter_reg[4]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X81Y125   pwm_red/counter_reg[5]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X81Y125   pwm_red/counter_reg[6]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X81Y125   pwm_red/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   pwm_red/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   pwm_red/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   pwm_red/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   pwm_red/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   pwm_red/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y126   pwm_red/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y126   pwm_red/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y126   pwm_red/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y126   pwm_red/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y126   pwm_red/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y126   pwm_red/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y126   pwm_red/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y126   pwm_red/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   pwm_red/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   pwm_red/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   pwm_red/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   pwm_red/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y125   pwm_red/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y126   pwm_red/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X81Y126   pwm_red/counter_reg[1]/C



