
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003317                       # Number of seconds simulated
sim_ticks                                  3316662042                       # Number of ticks simulated
final_tick                               574819585161                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 154839                       # Simulator instruction rate (inst/s)
host_op_rate                                   203361                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 244034                       # Simulator tick rate (ticks/s)
host_mem_usage                               16905824                       # Number of bytes of host memory used
host_seconds                                 13590.98                       # Real time elapsed on the host
sim_insts                                  2104416362                       # Number of instructions simulated
sim_ops                                    2763869478                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       136704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        37504                       # Number of bytes read from this memory
system.physmem.bytes_read::total               177792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        70144                       # Number of bytes written to this memory
system.physmem.bytes_written::total             70144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1068                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          293                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1389                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             548                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  548                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       578895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     41217344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       501709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11307754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                53605703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       578895                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       501709                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1080605                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21148974                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21148974                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21148974                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       578895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     41217344                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       501709                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11307754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               74754677                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7953627                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873370                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509504                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185726                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1414161                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1371990                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207640                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5828                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3384899                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15985056                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873370                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1579630                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3290357                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         909420                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        376594                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668539                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74208                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7774526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.369200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.174984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4484169     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163993      2.11%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          296911      3.82%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280808      3.61%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456854      5.88%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476369      6.13%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113870      1.46%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85727      1.10%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415825     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7774526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361265                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.009782                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3493357                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       364472                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181819                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12918                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721950                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313890                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          723                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17888301                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1299                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721950                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3641994                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         122760                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42300                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3044401                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       201112                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17403996                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         69259                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80085                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23122221                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79234166                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79234166                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8209171                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2059                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           544790                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2668011                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583243                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9937                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       199799                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16450736                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2000                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13844419                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        19090                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5025966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13772518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      7774526                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780741                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841348                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2713005     34.90%     34.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1443926     18.57%     53.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1257942     16.18%     69.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773535      9.95%     79.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806347     10.37%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472905      6.08%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       212397      2.73%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56043      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38426      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7774526                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          55053     66.35%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17801     21.45%     87.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10120     12.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10863662     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109575      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375271     17.16%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494911      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13844419                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.740642                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82974                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005993                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35565427                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21478751                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13381788                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13927393                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34283                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       783057                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144302                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721950                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          67764                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5333                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16452739                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        20036                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2668011                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583243                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1000                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          2971                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97747                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110621                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208368                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13579371                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280398                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265047                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762833                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049257                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482435                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.707318                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13397511                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13381788                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220484                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20102944                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.682476                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408919                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5081018                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186019                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7052576                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.612429                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.310391                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3256237     46.17%     46.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494328     21.19%     67.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833747     11.82%     79.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283891      4.03%     83.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272424      3.86%     87.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113705      1.61%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298577      4.23%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88736      1.26%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410931      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7052576                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410931                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23094441                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33628149                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 179101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.795363                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.795363                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.257288                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.257288                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62787562                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17554197                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18410096                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7953627                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2924786                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2380925                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196907                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1244093                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1149400                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          299623                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8747                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3229587                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15965872                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2924786                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1449023                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3353612                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1007944                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        470366                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1578407                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79261                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7861343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.501899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.303687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4507731     57.34%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          181472      2.31%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          235213      2.99%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          354715      4.51%     67.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          344685      4.38%     71.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          261644      3.33%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          154433      1.96%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          232913      2.96%     79.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1588537     20.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7861343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367730                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.007370                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3336740                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       460089                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3231417                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25521                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        807574                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       494430                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19095900                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1196                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        807574                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3514724                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          94733                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       108477                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3074883                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       260950                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18532895                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           66                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        112432                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        82339                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25832388                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86295815                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86295815                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16000319                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9832065                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3875                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2169                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           744595                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1718429                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       906896                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17513                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       291244                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17214809                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3685                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13844038                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26441                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5630148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17131983                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          557                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7861343                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761027                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897324                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2719815     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1732496     22.04%     56.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1116004     14.20%     70.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       763637      9.71%     80.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       715267      9.10%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       380402      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       280485      3.57%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        83261      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69976      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7861343                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          67588     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13986     14.31%     83.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16149     16.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11520642     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       195418      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1563      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1367189      9.88%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       759226      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13844038                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.740594                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              97723                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007059                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35673583                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22848729                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13450721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13941761                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        46843                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       662600                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          214                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       230206                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        807574                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          55051                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9288                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17218494                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       118945                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1718429                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       906896                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2121                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7081                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           93                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119957                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111136                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231093                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13575558                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1285885                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       268480                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2028089                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1901699                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            742204                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.706839                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13454459                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13450721                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8636919                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24254734                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.691143                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356092                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9370781                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11517223                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5701321                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199878                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7053769                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632776                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153400                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2707283     38.38%     38.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2034196     28.84%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       748986     10.62%     77.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       428215      6.07%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       357198      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       175235      2.48%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       175638      2.49%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        74529      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       352489      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7053769                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9370781                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11517223                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1732519                       # Number of memory references committed
system.switch_cpus1.commit.loads              1055829                       # Number of loads committed
system.switch_cpus1.commit.membars               1564                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1651945                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10381146                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       235026                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       352489                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23919824                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35245136                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  92284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9370781                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11517223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9370781                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848769                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848769                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178177                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178177                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61085165                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18581014                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17634308                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3128                       # number of misc regfile writes
system.l20.replacements                          1083                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          255051                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33851                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.534519                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         5519.888755                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.913072                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   550.453355                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    2                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         26680.744818                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.168454                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.016799                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.814232                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3986                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3986                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1471                       # number of Writeback hits
system.l20.Writeback_hits::total                 1471                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3986                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3986                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3986                       # number of overall hits
system.l20.overall_hits::total                   3986                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1068                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1083                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1068                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1083                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1068                       # number of overall misses
system.l20.overall_misses::total                 1083                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1387537                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    109681511                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      111069048                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1387537                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    109681511                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       111069048                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1387537                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    109681511                       # number of overall miss cycles
system.l20.overall_miss_latency::total      111069048                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5054                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5069                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1471                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1471                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5054                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5069                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5054                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5069                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.211318                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.213652                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.211318                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.213652                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.211318                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.213652                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 92502.466667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 102698.044007                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 102556.831025                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 92502.466667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 102698.044007                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 102556.831025                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 92502.466667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 102698.044007                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 102556.831025                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 303                       # number of writebacks
system.l20.writebacks::total                      303                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1068                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1083                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1068                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1083                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1068                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1083                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1273688                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    101674463                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    102948151                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1273688                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    101674463                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    102948151                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1273688                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    101674463                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    102948151                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.211318                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.213652                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.211318                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.213652                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.211318                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.213652                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84912.533333                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95200.808052                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 95058.311173                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 84912.533333                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 95200.808052                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 95058.311173                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 84912.533333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 95200.808052                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 95058.311173                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           306                       # number of replacements
system.l21.tagsinuse                     32767.933121                       # Cycle average of tags in use
system.l21.total_refs                          733628                       # Total number of references to valid blocks.
system.l21.sampled_refs                         33074                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.181411                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        13030.254949                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.969689                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   153.665000                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    5                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         19566.043482                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.397652                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000396                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.004689                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000153                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.597108                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4592                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4592                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2632                       # number of Writeback hits
system.l21.Writeback_hits::total                 2632                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4592                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4592                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4592                       # number of overall hits
system.l21.overall_hits::total                   4592                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          293                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  306                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          293                       # number of demand (read+write) misses
system.l21.demand_misses::total                   306                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          293                       # number of overall misses
system.l21.overall_misses::total                  306                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1459147                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     28118840                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       29577987                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1459147                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     28118840                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        29577987                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1459147                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     28118840                       # number of overall miss cycles
system.l21.overall_miss_latency::total       29577987                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4885                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4898                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2632                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2632                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4885                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4898                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4885                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4898                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.059980                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.062474                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.059980                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.062474                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.059980                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.062474                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 112242.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 95968.737201                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 96660.088235                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 112242.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 95968.737201                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 96660.088235                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 112242.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 95968.737201                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 96660.088235                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 245                       # number of writebacks
system.l21.writebacks::total                      245                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          293                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             306                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          293                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              306                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          293                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             306                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1359181                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     25863760                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     27222941                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1359181                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     25863760                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     27222941                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1359181                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     25863760                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     27222941                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.059980                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.062474                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.059980                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.062474                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.059980                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.062474                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 104552.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88272.218430                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 88963.859477                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 104552.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 88272.218430                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 88963.859477                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 104552.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 88272.218430                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 88963.859477                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.913038                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700635                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848156.153137                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.913038                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023899                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868450                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668521                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668521                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668521                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668521                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668521                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668521                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1739530                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1739530                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1739530                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1739530                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1739530                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1739530                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668539                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668539                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668539                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668539                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668539                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668539                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 96640.555556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 96640.555556                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 96640.555556                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 96640.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 96640.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 96640.555556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1402814                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1402814                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1402814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1402814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1402814                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1402814                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93520.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 93520.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 93520.933333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 93520.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 93520.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 93520.933333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5054                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937894                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5310                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42172.861394                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.885737                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.114263                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.776897                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.223103                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2069538                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2069538                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2506478                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2506478                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2506478                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2506478                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14639                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14639                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14639                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14639                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14639                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14639                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    822463601                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    822463601                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    822463601                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    822463601                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    822463601                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    822463601                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084177                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084177                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521117                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521117                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521117                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521117                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007024                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005807                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005807                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005807                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005807                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56183.045358                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56183.045358                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56183.045358                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56183.045358                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56183.045358                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56183.045358                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1471                       # number of writebacks
system.cpu0.dcache.writebacks::total             1471                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9585                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9585                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9585                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9585                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5054                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5054                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5054                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5054                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    137804195                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    137804195                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    137804195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    137804195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    137804195                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    137804195                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002005                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002005                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27266.362287                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27266.362287                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27266.362287                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27266.362287                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27266.362287                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27266.362287                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969659                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086631583                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2190789.481855                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969659                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020785                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1578388                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1578388                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1578388                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1578388                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1578388                       # number of overall hits
system.cpu1.icache.overall_hits::total        1578388                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2073059                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2073059                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2073059                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2073059                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2073059                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2073059                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1578407                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1578407                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1578407                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1578407                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1578407                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1578407                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 109108.368421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 109108.368421                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 109108.368421                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 109108.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 109108.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 109108.368421                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1472147                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1472147                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1472147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1472147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1472147                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1472147                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 113242.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 113242.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 113242.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 113242.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 113242.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 113242.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4885                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170736079                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5141                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33210.674771                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.417708                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.582292                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884444                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115556                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       978592                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         978592                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       673088                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        673088                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1656                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1656                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1564                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1564                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1651680                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1651680                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1651680                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1651680                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12445                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12445                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          389                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          389                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12834                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12834                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12834                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12834                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    343370548                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    343370548                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     29104746                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     29104746                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    372475294                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    372475294                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    372475294                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    372475294                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       991037                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       991037                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       673477                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       673477                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1564                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1564                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1664514                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1664514                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1664514                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1664514                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012558                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012558                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000578                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000578                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007710                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007710                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007710                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007710                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27591.044436                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27591.044436                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 74819.398458                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74819.398458                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29022.541219                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29022.541219                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29022.541219                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29022.541219                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        71499                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 35749.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2632                       # number of writebacks
system.cpu1.dcache.writebacks::total             2632                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7560                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7560                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          389                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          389                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7949                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7949                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7949                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7949                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4885                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4885                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4885                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4885                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4885                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4885                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     65928913                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     65928913                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     65928913                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     65928913                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     65928913                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     65928913                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002935                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002935                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002935                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002935                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13496.195087                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13496.195087                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13496.195087                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13496.195087                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13496.195087                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13496.195087                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
