TimeQuest Timing Analyzer report for sinalizador
Sun Oct 29 17:38:13 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK'
 12. Slow Model Setup: 'controladora:Ctrl|state.s1'
 13. Slow Model Setup: 'controladora:Ctrl|state.s0'
 14. Slow Model Hold: 'CLOCK'
 15. Slow Model Hold: 'controladora:Ctrl|state.s1'
 16. Slow Model Hold: 'controladora:Ctrl|state.s0'
 17. Slow Model Recovery: 'CLOCK'
 18. Slow Model Removal: 'CLOCK'
 19. Slow Model Minimum Pulse Width: 'CLOCK'
 20. Slow Model Minimum Pulse Width: 'controladora:Ctrl|state.s0'
 21. Slow Model Minimum Pulse Width: 'controladora:Ctrl|state.s1'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'CLOCK'
 32. Fast Model Setup: 'controladora:Ctrl|state.s1'
 33. Fast Model Setup: 'controladora:Ctrl|state.s0'
 34. Fast Model Hold: 'CLOCK'
 35. Fast Model Hold: 'controladora:Ctrl|state.s1'
 36. Fast Model Hold: 'controladora:Ctrl|state.s0'
 37. Fast Model Recovery: 'CLOCK'
 38. Fast Model Removal: 'CLOCK'
 39. Fast Model Minimum Pulse Width: 'CLOCK'
 40. Fast Model Minimum Pulse Width: 'controladora:Ctrl|state.s0'
 41. Fast Model Minimum Pulse Width: 'controladora:Ctrl|state.s1'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; sinalizador                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; Clock Name                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                        ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; CLOCK                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK }                      ;
; controladora:Ctrl|state.s0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controladora:Ctrl|state.s0 } ;
; controladora:Ctrl|state.s1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controladora:Ctrl|state.s1 } ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note                    ;
+------------+-----------------+----------------------------+-------------------------+
; 226.19 MHz ; 226.19 MHz      ; CLOCK                      ;                         ;
; 722.54 MHz ; 496.03 MHz      ; controladora:Ctrl|state.s1 ; limit due to hold check ;
+------------+-----------------+----------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow Model Setup Summary                            ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLOCK                      ; -3.421 ; -9.367        ;
; controladora:Ctrl|state.s1 ; -1.400 ; -3.421        ;
; controladora:Ctrl|state.s0 ; 0.067  ; 0.000         ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow Model Hold Summary                             ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLOCK                      ; -2.208 ; -6.410        ;
; controladora:Ctrl|state.s1 ; -1.008 ; -1.008        ;
; controladora:Ctrl|state.s0 ; -0.525 ; -0.525        ;
+----------------------------+--------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 0.226 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -0.627 ; -9.092        ;
+-------+--------+---------------+


+-----------------------------------------------------+
; Slow Model Minimum Pulse Width Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLOCK                      ; -1.380 ; -22.380       ;
; controladora:Ctrl|state.s0 ; 0.500  ; 0.000         ;
; controladora:Ctrl|state.s1 ; 0.500  ; 0.000         ;
+----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK'                                                                                                                                                               ;
+--------+----------------------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -3.421 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.457      ;
; -3.420 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.456      ;
; -3.405 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.441      ;
; -3.404 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.440      ;
; -3.374 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.410      ;
; -3.373 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.409      ;
; -3.354 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.390      ;
; -3.353 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.389      ;
; -3.350 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.386      ;
; -3.349 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.385      ;
; -3.338 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.374      ;
; -3.337 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.373      ;
; -3.323 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.359      ;
; -3.322 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.358      ;
; -3.303 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.339      ;
; -3.302 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.338      ;
; -3.288 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.324      ;
; -3.287 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.323      ;
; -3.265 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.301      ;
; -3.264 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.300      ;
; -3.186 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.222      ;
; -3.185 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.221      ;
; -3.102 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.138      ;
; -3.101 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.137      ;
; -3.038 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.074      ;
; -3.037 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.073      ;
; -2.994 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.030      ;
; -2.993 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 4.029      ;
; -2.958 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 3.994      ;
; -2.957 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 3.993      ;
; -2.932 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 3.968      ;
; -2.931 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 3.967      ;
; -1.077 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 2.113      ;
; -0.320 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.356      ;
; -0.280 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.316      ;
; -0.238 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.274      ;
; -0.148 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.184      ;
; -0.093 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.129      ;
; -0.079 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.115      ;
; -0.079 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.115      ;
; -0.078 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.114      ;
; -0.077 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.113      ;
; -0.057 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.093      ;
; 0.094  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 0.942      ;
; 1.058  ; datapath:DPath|registrador:Reg_E|registro[2] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; 1.000        ; 0.106      ; 0.084      ;
; 1.168  ; datapath:DPath|registrador:Reg_E|registro[1] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; 1.000        ; 0.216      ; 0.084      ;
; 1.169  ; datapath:DPath|registrador:Reg_E|registro[3] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; 1.000        ; 0.217      ; 0.084      ;
; 1.202  ; datapath:DPath|registrador:Reg_E|registro[0] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; 1.000        ; 0.250      ; 0.084      ;
; 1.597  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s4                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 2.349      ; 1.538      ;
; 1.628  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s3                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 2.349      ; 1.507      ;
; 2.097  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s4                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 1.000        ; 2.349      ; 1.538      ;
; 2.128  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s3                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 1.000        ; 2.349      ; 1.507      ;
; 2.478  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s1                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 2.349      ; 0.657      ;
; 2.978  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s1                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 1.000        ; 2.349      ; 0.657      ;
+--------+----------------------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'controladora:Ctrl|state.s1'                                                                                                                                               ;
+--------+--------------------------------+-------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                         ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.400 ; controladora:Ctrl|state.s3     ; controladora:Ctrl|Fio_Subindo                   ; CLOCK                      ; controladora:Ctrl|state.s1 ; 1.000        ; -0.092     ; 1.354      ;
; -1.288 ; controladora:Ctrl|state.s4     ; controladora:Ctrl|Fio_Descendo                  ; CLOCK                      ; controladora:Ctrl|state.s1 ; 1.000        ; -0.092     ; 1.242      ;
; -1.286 ; controladora:Ctrl|state.s4     ; controladora:Ctrl|Fio_Subindo                   ; CLOCK                      ; controladora:Ctrl|state.s1 ; 1.000        ; -0.092     ; 1.240      ;
; -1.012 ; controladora:Ctrl|state.s2     ; controladora:Ctrl|Fio_Descendo                  ; CLOCK                      ; controladora:Ctrl|state.s1 ; 1.000        ; -0.092     ; 0.966      ;
; -0.384 ; controladora:Ctrl|Fio_Descendo ; datapath:DPath|registrador:Descendo|registro[1] ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 1.000        ; 0.001      ; 0.405      ;
; -0.349 ; controladora:Ctrl|Fio_Subindo  ; datapath:DPath|registrador:Subindo|registro[1]  ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 1.000        ; -0.002     ; 0.405      ;
; 0.550  ; controladora:Ctrl|state.s1     ; controladora:Ctrl|Fio_Reset_MA                  ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 0.500        ; 1.473      ; 0.715      ;
; 1.050  ; controladora:Ctrl|state.s1     ; controladora:Ctrl|Fio_Reset_MA                  ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 1.000        ; 1.473      ; 0.715      ;
+--------+--------------------------------+-------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'controladora:Ctrl|state.s0'                                                                                                                         ;
+-------+----------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                        ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.067 ; controladora:Ctrl|state.s1 ; controladora:Ctrl|Fio_Reset_MA ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s0 ; 0.500        ; 0.990      ; 0.715      ;
; 0.567 ; controladora:Ctrl|state.s1 ; controladora:Ctrl|Fio_Reset_MA ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s0 ; 1.000        ; 0.990      ; 0.715      ;
+-------+----------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK'                                                                                                                                                                ;
+--------+----------------------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -2.208 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s1                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.000        ; 2.349      ; 0.657      ;
; -1.708 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s1                  ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 2.349      ; 0.657      ;
; -1.358 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s3                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.000        ; 2.349      ; 1.507      ;
; -1.327 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s4                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.000        ; 2.349      ; 1.538      ;
; -0.858 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s3                  ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 2.349      ; 1.507      ;
; -0.827 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s4                  ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 2.349      ; 1.538      ;
; -0.432 ; datapath:DPath|registrador:Reg_E|registro[0] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.000        ; 0.250      ; 0.084      ;
; -0.399 ; datapath:DPath|registrador:Reg_E|registro[3] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.000        ; 0.217      ; 0.084      ;
; -0.398 ; datapath:DPath|registrador:Reg_E|registro[1] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.000        ; 0.216      ; 0.084      ;
; -0.288 ; datapath:DPath|registrador:Reg_E|registro[2] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.000        ; 0.106      ; 0.084      ;
; 0.676  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 0.942      ;
; 0.827  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.093      ;
; 0.847  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.113      ;
; 0.848  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.114      ;
; 0.849  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.115      ;
; 0.849  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.115      ;
; 0.863  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.129      ;
; 0.918  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.184      ;
; 1.008  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.274      ;
; 1.050  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.316      ;
; 1.090  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.356      ;
; 1.847  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 2.113      ;
; 2.929  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.195      ;
; 2.930  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.196      ;
; 2.956  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.222      ;
; 2.957  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.223      ;
; 3.030  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.296      ;
; 3.031  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.297      ;
; 3.104  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.370      ;
; 3.105  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.371      ;
; 3.146  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.412      ;
; 3.147  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.413      ;
; 3.148  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.414      ;
; 3.149  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.415      ;
; 3.173  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.439      ;
; 3.174  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.440      ;
; 3.182  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.448      ;
; 3.183  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.449      ;
; 3.215  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.481      ;
; 3.216  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.482      ;
; 3.221  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.487      ;
; 3.222  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.488      ;
; 3.223  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.489      ;
; 3.224  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.490      ;
; 3.230  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.496      ;
; 3.231  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.497      ;
; 3.239  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.505      ;
; 3.240  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.506      ;
; 3.290  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.556      ;
; 3.291  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.557      ;
; 3.301  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.567      ;
; 3.302  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.568      ;
; 3.436  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.702      ;
; 3.437  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 3.703      ;
+--------+----------------------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'controladora:Ctrl|state.s1'                                                                                                                                                ;
+--------+--------------------------------+-------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                         ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.008 ; controladora:Ctrl|state.s1     ; controladora:Ctrl|Fio_Reset_MA                  ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 0.000        ; 1.473      ; 0.715      ;
; -0.508 ; controladora:Ctrl|state.s1     ; controladora:Ctrl|Fio_Reset_MA                  ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; -0.500       ; 1.473      ; 0.715      ;
; 0.404  ; controladora:Ctrl|Fio_Descendo ; datapath:DPath|registrador:Descendo|registro[1] ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 0.000        ; 0.001      ; 0.405      ;
; 0.407  ; controladora:Ctrl|Fio_Subindo  ; datapath:DPath|registrador:Subindo|registro[1]  ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 0.000        ; -0.002     ; 0.405      ;
; 1.058  ; controladora:Ctrl|state.s2     ; controladora:Ctrl|Fio_Descendo                  ; CLOCK                      ; controladora:Ctrl|state.s1 ; 0.000        ; -0.092     ; 0.966      ;
; 1.332  ; controladora:Ctrl|state.s4     ; controladora:Ctrl|Fio_Subindo                   ; CLOCK                      ; controladora:Ctrl|state.s1 ; 0.000        ; -0.092     ; 1.240      ;
; 1.334  ; controladora:Ctrl|state.s4     ; controladora:Ctrl|Fio_Descendo                  ; CLOCK                      ; controladora:Ctrl|state.s1 ; 0.000        ; -0.092     ; 1.242      ;
; 1.446  ; controladora:Ctrl|state.s3     ; controladora:Ctrl|Fio_Subindo                   ; CLOCK                      ; controladora:Ctrl|state.s1 ; 0.000        ; -0.092     ; 1.354      ;
+--------+--------------------------------+-------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'controladora:Ctrl|state.s0'                                                                                                                           ;
+--------+----------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                        ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.525 ; controladora:Ctrl|state.s1 ; controladora:Ctrl|Fio_Reset_MA ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s0 ; 0.000        ; 0.990      ; 0.715      ;
; -0.025 ; controladora:Ctrl|state.s1 ; controladora:Ctrl|Fio_Reset_MA ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s0 ; -0.500       ; 0.990      ; 0.715      ;
+--------+----------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK'                                                                                                                                             ;
+-------+--------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.226 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 1.186      ;
; 0.226 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 1.186      ;
; 0.226 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 1.186      ;
; 0.226 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 1.186      ;
; 0.226 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 1.186      ;
; 0.414 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 0.998      ;
; 0.414 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 0.998      ;
; 0.414 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 0.998      ;
; 0.414 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 0.998      ;
; 0.414 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 0.998      ;
; 0.414 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 0.998      ;
; 0.414 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 0.998      ;
; 0.414 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 0.998      ;
; 0.414 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 0.998      ;
; 0.414 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 0.998      ;
; 0.414 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.876      ; 0.998      ;
; 1.209 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 1.186      ;
; 1.209 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 1.186      ;
; 1.209 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 1.186      ;
; 1.209 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 1.186      ;
; 1.209 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 1.186      ;
; 1.397 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 0.998      ;
; 1.397 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 0.998      ;
; 1.397 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 0.998      ;
; 1.397 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 0.998      ;
; 1.397 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 0.998      ;
; 1.397 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 0.998      ;
; 1.397 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 0.998      ;
; 1.397 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 0.998      ;
; 1.397 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 0.998      ;
; 1.397 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 0.998      ;
; 1.397 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 1.359      ; 0.998      ;
+-------+--------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK'                                                                                                                                               ;
+--------+--------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.627 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 0.998      ;
; -0.627 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 0.998      ;
; -0.627 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 0.998      ;
; -0.627 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 0.998      ;
; -0.627 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 0.998      ;
; -0.627 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 0.998      ;
; -0.627 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 0.998      ;
; -0.627 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 0.998      ;
; -0.627 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 0.998      ;
; -0.627 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 0.998      ;
; -0.627 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 0.998      ;
; -0.439 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 1.186      ;
; -0.439 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 1.186      ;
; -0.439 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 1.186      ;
; -0.439 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 1.186      ;
; -0.439 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 1.359      ; 1.186      ;
; 0.356  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 0.998      ;
; 0.356  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 0.998      ;
; 0.356  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 0.998      ;
; 0.356  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 0.998      ;
; 0.356  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 0.998      ;
; 0.356  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 0.998      ;
; 0.356  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 0.998      ;
; 0.356  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 0.998      ;
; 0.356  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 0.998      ;
; 0.356  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 0.998      ;
; 0.356  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 0.998      ;
; 0.544  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 1.186      ;
; 0.544  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 1.186      ;
; 0.544  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 1.186      ;
; 0.544  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 1.186      ;
; 0.544  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.876      ; 1.186      ;
+--------+--------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK'                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s0                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s0                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s1                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s1                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s2                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s2                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s3                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s3                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s4                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s4                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s0|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s0|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s1|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s1|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s2|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s2|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s3|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s3|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s4|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s4|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var3[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var3[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var3[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var3[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var4[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var4[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var4[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var4[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var4[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var4[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var4[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var4[3]|clk                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'controladora:Ctrl|state.s0'                                                                        ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s0 ; Fall       ; Ctrl|Fio_Reset_MA|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s0 ; Fall       ; Ctrl|Fio_Reset_MA|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s0 ; Fall       ; Ctrl|WideOr0~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s0 ; Fall       ; Ctrl|WideOr0~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s0 ; Rise       ; Ctrl|WideOr0~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s0 ; Rise       ; Ctrl|WideOr0~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s0 ; Rise       ; Ctrl|state.s0|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s0 ; Rise       ; Ctrl|state.s0|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s0 ; Rise       ; controladora:Ctrl|Fio_Reset_MA ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s0 ; Rise       ; controladora:Ctrl|Fio_Reset_MA ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'controladora:Ctrl|state.s1'                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|Fio_Descendo|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|Fio_Descendo|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|Fio_Reset_MA|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|Fio_Reset_MA|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|Fio_Subindo|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|Fio_Subindo|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|WideOr0~0|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|WideOr0~0|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|WideOr0~0|datab                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|WideOr0~0|datab                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|state.s1|regout                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|state.s1|regout                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|state.s1~clkctrl|inclk[0]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|state.s1~clkctrl|inclk[0]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|state.s1~clkctrl|outclk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|state.s1~clkctrl|outclk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Descendo|registro[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Descendo|registro[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[0]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[0]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[1]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[1]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[2]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[2]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[3]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[3]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Subindo|registro[1]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Subindo|registro[1]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; controladora:Ctrl|Fio_Descendo                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; controladora:Ctrl|Fio_Descendo                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Fall       ; controladora:Ctrl|Fio_Reset_MA                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Fall       ; controladora:Ctrl|Fio_Reset_MA                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; controladora:Ctrl|Fio_Subindo                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; controladora:Ctrl|Fio_Subindo                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Descendo|registro[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Descendo|registro[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[0]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[0]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[1]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[1]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[2]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[2]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[3]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[3]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Subindo|registro[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Subindo|registro[1]  ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; E[*]      ; CLOCK                      ; 4.831 ; 4.831 ; Rise       ; CLOCK                      ;
;  E[0]     ; CLOCK                      ; 4.623 ; 4.623 ; Rise       ; CLOCK                      ;
;  E[1]     ; CLOCK                      ; 4.104 ; 4.104 ; Rise       ; CLOCK                      ;
;  E[2]     ; CLOCK                      ; 4.831 ; 4.831 ; Rise       ; CLOCK                      ;
;  E[3]     ; CLOCK                      ; 4.711 ; 4.711 ; Rise       ; CLOCK                      ;
; E[*]      ; controladora:Ctrl|state.s1 ; 5.085 ; 5.085 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[0]     ; controladora:Ctrl|state.s1 ; 5.085 ; 5.085 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[1]     ; controladora:Ctrl|state.s1 ; 4.342 ; 4.342 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[2]     ; controladora:Ctrl|state.s1 ; 4.457 ; 4.457 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[3]     ; controladora:Ctrl|state.s1 ; 4.768 ; 4.768 ; Rise       ; controladora:Ctrl|state.s1 ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; E[*]      ; CLOCK                      ; -3.729 ; -3.729 ; Rise       ; CLOCK                      ;
;  E[0]     ; CLOCK                      ; -4.208 ; -4.208 ; Rise       ; CLOCK                      ;
;  E[1]     ; CLOCK                      ; -3.729 ; -3.729 ; Rise       ; CLOCK                      ;
;  E[2]     ; CLOCK                      ; -4.569 ; -4.569 ; Rise       ; CLOCK                      ;
;  E[3]     ; CLOCK                      ; -4.449 ; -4.449 ; Rise       ; CLOCK                      ;
; E[*]      ; controladora:Ctrl|state.s1 ; -3.485 ; -3.485 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[0]     ; controladora:Ctrl|state.s1 ; -3.874 ; -3.874 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[1]     ; controladora:Ctrl|state.s1 ; -3.485 ; -3.485 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[2]     ; controladora:Ctrl|state.s1 ; -3.789 ; -3.789 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[3]     ; controladora:Ctrl|state.s1 ; -3.946 ; -3.946 ; Rise       ; controladora:Ctrl|state.s1 ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+------------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port        ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+------------------+----------------------------+--------+--------+------------+----------------------------+
; Display_7seg[*]  ; CLOCK                      ; 10.006 ; 10.006 ; Rise       ; CLOCK                      ;
;  Display_7seg[0] ; CLOCK                      ; 10.006 ; 10.006 ; Rise       ; CLOCK                      ;
;  Display_7seg[2] ; CLOCK                      ; 9.646  ; 9.646  ; Rise       ; CLOCK                      ;
;  Display_7seg[3] ; CLOCK                      ; 10.006 ; 10.006 ; Rise       ; CLOCK                      ;
;  Display_7seg[4] ; CLOCK                      ; 8.880  ; 8.880  ; Rise       ; CLOCK                      ;
;  Display_7seg[5] ; CLOCK                      ; 9.841  ; 9.841  ; Rise       ; CLOCK                      ;
;  Display_7seg[6] ; CLOCK                      ; 8.997  ; 8.997  ; Rise       ; CLOCK                      ;
; Descendo[*]      ; controladora:Ctrl|state.s1 ; 5.732  ; 5.732  ; Rise       ; controladora:Ctrl|state.s1 ;
;  Descendo[1]     ; controladora:Ctrl|state.s1 ; 5.732  ; 5.732  ; Rise       ; controladora:Ctrl|state.s1 ;
; Subindo[*]       ; controladora:Ctrl|state.s1 ; 5.742  ; 5.742  ; Rise       ; controladora:Ctrl|state.s1 ;
;  Subindo[1]      ; controladora:Ctrl|state.s1 ; 5.742  ; 5.742  ; Rise       ; controladora:Ctrl|state.s1 ;
+------------------+----------------------------+--------+--------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port        ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+------------------+----------------------------+-------+-------+------------+----------------------------+
; Display_7seg[*]  ; CLOCK                      ; 8.055 ; 8.055 ; Rise       ; CLOCK                      ;
;  Display_7seg[0] ; CLOCK                      ; 8.991 ; 8.991 ; Rise       ; CLOCK                      ;
;  Display_7seg[2] ; CLOCK                      ; 8.679 ; 8.679 ; Rise       ; CLOCK                      ;
;  Display_7seg[3] ; CLOCK                      ; 8.991 ; 8.991 ; Rise       ; CLOCK                      ;
;  Display_7seg[4] ; CLOCK                      ; 8.055 ; 8.055 ; Rise       ; CLOCK                      ;
;  Display_7seg[5] ; CLOCK                      ; 8.824 ; 8.824 ; Rise       ; CLOCK                      ;
;  Display_7seg[6] ; CLOCK                      ; 8.156 ; 8.156 ; Rise       ; CLOCK                      ;
; Descendo[*]      ; controladora:Ctrl|state.s1 ; 5.732 ; 5.732 ; Rise       ; controladora:Ctrl|state.s1 ;
;  Descendo[1]     ; controladora:Ctrl|state.s1 ; 5.732 ; 5.732 ; Rise       ; controladora:Ctrl|state.s1 ;
; Subindo[*]       ; controladora:Ctrl|state.s1 ; 5.742 ; 5.742 ; Rise       ; controladora:Ctrl|state.s1 ;
;  Subindo[1]      ; controladora:Ctrl|state.s1 ; 5.742 ; 5.742 ; Rise       ; controladora:Ctrl|state.s1 ;
+------------------+----------------------------+-------+-------+------------+----------------------------+


+-----------------------------------------------------+
; Fast Model Setup Summary                            ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLOCK                      ; -0.881 ; -1.756        ;
; controladora:Ctrl|state.s1 ; -0.232 ; -0.406        ;
; controladora:Ctrl|state.s0 ; 0.335  ; 0.000         ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast Model Hold Summary                             ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLOCK                      ; -1.349 ; -4.699        ;
; controladora:Ctrl|state.s1 ; -0.431 ; -0.431        ;
; controladora:Ctrl|state.s0 ; -0.234 ; -0.234        ;
+----------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 0.674 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -0.574 ; -8.769        ;
+-------+--------+---------------+


+-----------------------------------------------------+
; Fast Model Minimum Pulse Width Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLOCK                      ; -1.380 ; -22.380       ;
; controladora:Ctrl|state.s0 ; 0.500  ; 0.000         ;
; controladora:Ctrl|state.s1 ; 0.500  ; 0.000         ;
+----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK'                                                                                                                                                               ;
+--------+----------------------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.881 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.913      ;
; -0.875 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.907      ;
; -0.870 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.902      ;
; -0.864 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.896      ;
; -0.860 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.892      ;
; -0.856 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.888      ;
; -0.854 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.886      ;
; -0.850 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.882      ;
; -0.850 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.882      ;
; -0.848 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.880      ;
; -0.844 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.876      ;
; -0.843 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.875      ;
; -0.842 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.874      ;
; -0.837 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.869      ;
; -0.824 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.856      ;
; -0.818 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.850      ;
; -0.818 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.850      ;
; -0.816 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.848      ;
; -0.812 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.844      ;
; -0.810 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.842      ;
; -0.773 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.805      ;
; -0.767 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.799      ;
; -0.758 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.790      ;
; -0.752 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.784      ;
; -0.705 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.737      ;
; -0.699 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.731      ;
; -0.688 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.720      ;
; -0.682 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.714      ;
; -0.667 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.699      ;
; -0.661 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.693      ;
; -0.658 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.690      ;
; -0.652 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.684      ;
; 0.021  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 1.011      ;
; 0.358  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 0.674      ;
; 0.385  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 0.647      ;
; 0.398  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 0.634      ;
; 0.461  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 0.571      ;
; 0.466  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 0.566      ;
; 0.468  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 0.564      ;
; 0.469  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 0.563      ;
; 0.471  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 0.561      ;
; 0.471  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 0.561      ;
; 0.472  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 0.560      ;
; 0.543  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; CLOCK                      ; CLOCK       ; 1.000        ; 0.000      ; 0.489      ;
; 1.188  ; datapath:DPath|registrador:Reg_E|registro[2] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; 1.000        ; 0.198      ; 0.042      ;
; 1.229  ; datapath:DPath|registrador:Reg_E|registro[1] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; 1.000        ; 0.239      ; 0.042      ;
; 1.231  ; datapath:DPath|registrador:Reg_E|registro[3] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; 1.000        ; 0.241      ; 0.042      ;
; 1.247  ; datapath:DPath|registrador:Reg_E|registro[0] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; 1.000        ; 0.257      ; 0.042      ;
; 1.367  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s4                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 1.423      ; 0.729      ;
; 1.368  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s3                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 1.423      ; 0.728      ;
; 1.729  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s1                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 1.423      ; 0.367      ;
; 1.867  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s4                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 1.000        ; 1.423      ; 0.729      ;
; 1.868  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s3                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 1.000        ; 1.423      ; 0.728      ;
; 2.229  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s1                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 1.000        ; 1.423      ; 0.367      ;
+--------+----------------------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'controladora:Ctrl|state.s1'                                                                                                                                               ;
+--------+--------------------------------+-------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                         ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.232 ; controladora:Ctrl|state.s3     ; controladora:Ctrl|Fio_Subindo                   ; CLOCK                      ; controladora:Ctrl|state.s1 ; 1.000        ; -0.185     ; 0.645      ;
; -0.174 ; controladora:Ctrl|state.s4     ; controladora:Ctrl|Fio_Descendo                  ; CLOCK                      ; controladora:Ctrl|state.s1 ; 1.000        ; -0.185     ; 0.587      ;
; -0.173 ; controladora:Ctrl|state.s4     ; controladora:Ctrl|Fio_Subindo                   ; CLOCK                      ; controladora:Ctrl|state.s1 ; 1.000        ; -0.185     ; 0.586      ;
; -0.075 ; controladora:Ctrl|state.s2     ; controladora:Ctrl|Fio_Descendo                  ; CLOCK                      ; controladora:Ctrl|state.s1 ; 1.000        ; -0.185     ; 0.488      ;
; 0.429  ; controladora:Ctrl|Fio_Descendo ; datapath:DPath|registrador:Descendo|registro[1] ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 1.000        ; -0.002     ; 0.170      ;
; 0.436  ; controladora:Ctrl|Fio_Subindo  ; datapath:DPath|registrador:Subindo|registro[1]  ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 1.000        ; -0.006     ; 0.171      ;
; 0.532  ; controladora:Ctrl|state.s1     ; controladora:Ctrl|Fio_Reset_MA                  ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 0.500        ; 0.645      ; 0.355      ;
; 1.032  ; controladora:Ctrl|state.s1     ; controladora:Ctrl|Fio_Reset_MA                  ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 1.000        ; 0.645      ; 0.355      ;
+--------+--------------------------------+-------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'controladora:Ctrl|state.s0'                                                                                                                         ;
+-------+----------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                        ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.335 ; controladora:Ctrl|state.s1 ; controladora:Ctrl|Fio_Reset_MA ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s0 ; 0.500        ; 0.448      ; 0.355      ;
; 0.835 ; controladora:Ctrl|state.s1 ; controladora:Ctrl|Fio_Reset_MA ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s0 ; 1.000        ; 0.448      ; 0.355      ;
+-------+----------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK'                                                                                                                                                                ;
+--------+----------------------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -1.349 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s1                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.000        ; 1.423      ; 0.367      ;
; -0.988 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s3                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.000        ; 1.423      ; 0.728      ;
; -0.987 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s4                  ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.000        ; 1.423      ; 0.729      ;
; -0.849 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s1                  ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 1.423      ; 0.367      ;
; -0.488 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s3                  ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 1.423      ; 0.728      ;
; -0.487 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s4                  ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 1.423      ; 0.729      ;
; -0.367 ; datapath:DPath|registrador:Reg_E|registro[0] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.000        ; 0.257      ; 0.042      ;
; -0.351 ; datapath:DPath|registrador:Reg_E|registro[3] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.000        ; 0.241      ; 0.042      ;
; -0.349 ; datapath:DPath|registrador:Reg_E|registro[1] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.000        ; 0.239      ; 0.042      ;
; -0.308 ; datapath:DPath|registrador:Reg_E|registro[2] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.000        ; 0.198      ; 0.042      ;
; 0.337  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 0.489      ;
; 0.408  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 0.560      ;
; 0.409  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 0.561      ;
; 0.409  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 0.561      ;
; 0.411  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 0.563      ;
; 0.412  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 0.564      ;
; 0.414  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 0.566      ;
; 0.419  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 0.571      ;
; 0.482  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 0.634      ;
; 0.495  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 0.647      ;
; 0.522  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 0.674      ;
; 0.859  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.011      ;
; 1.243  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.395      ;
; 1.244  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.396      ;
; 1.250  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.402      ;
; 1.251  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.403      ;
; 1.285  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.437      ;
; 1.286  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.438      ;
; 1.304  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.456      ;
; 1.310  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.462      ;
; 1.321  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.473      ;
; 1.327  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.479      ;
; 1.338  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.490      ;
; 1.342  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.494      ;
; 1.343  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.495      ;
; 1.344  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.496      ;
; 1.351  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.503      ;
; 1.352  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.504      ;
; 1.361  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.513      ;
; 1.362  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.514      ;
; 1.363  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.515      ;
; 1.369  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.521      ;
; 1.371  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.523      ;
; 1.373  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.525      ;
; 1.374  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.526      ;
; 1.374  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.526      ;
; 1.375  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.527      ;
; 1.377  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.529      ;
; 1.390  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.542      ;
; 1.396  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.548      ;
; 1.409  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.561      ;
; 1.410  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.562      ;
; 1.458  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s4                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.610      ;
; 1.459  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s3                  ; CLOCK                      ; CLOCK       ; 0.000        ; 0.000      ; 1.611      ;
+--------+----------------------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'controladora:Ctrl|state.s1'                                                                                                                                                ;
+--------+--------------------------------+-------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                         ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.431 ; controladora:Ctrl|state.s1     ; controladora:Ctrl|Fio_Reset_MA                  ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 0.000        ; 0.645      ; 0.355      ;
; 0.069  ; controladora:Ctrl|state.s1     ; controladora:Ctrl|Fio_Reset_MA                  ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; -0.500       ; 0.645      ; 0.355      ;
; 0.172  ; controladora:Ctrl|Fio_Descendo ; datapath:DPath|registrador:Descendo|registro[1] ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 0.000        ; -0.002     ; 0.170      ;
; 0.177  ; controladora:Ctrl|Fio_Subindo  ; datapath:DPath|registrador:Subindo|registro[1]  ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 0.000        ; -0.006     ; 0.171      ;
; 0.673  ; controladora:Ctrl|state.s2     ; controladora:Ctrl|Fio_Descendo                  ; CLOCK                      ; controladora:Ctrl|state.s1 ; 0.000        ; -0.185     ; 0.488      ;
; 0.771  ; controladora:Ctrl|state.s4     ; controladora:Ctrl|Fio_Subindo                   ; CLOCK                      ; controladora:Ctrl|state.s1 ; 0.000        ; -0.185     ; 0.586      ;
; 0.772  ; controladora:Ctrl|state.s4     ; controladora:Ctrl|Fio_Descendo                  ; CLOCK                      ; controladora:Ctrl|state.s1 ; 0.000        ; -0.185     ; 0.587      ;
; 0.830  ; controladora:Ctrl|state.s3     ; controladora:Ctrl|Fio_Subindo                   ; CLOCK                      ; controladora:Ctrl|state.s1 ; 0.000        ; -0.185     ; 0.645      ;
+--------+--------------------------------+-------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'controladora:Ctrl|state.s0'                                                                                                                           ;
+--------+----------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                        ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.234 ; controladora:Ctrl|state.s1 ; controladora:Ctrl|Fio_Reset_MA ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s0 ; 0.000        ; 0.448      ; 0.355      ;
; 0.266  ; controladora:Ctrl|state.s1 ; controladora:Ctrl|Fio_Reset_MA ; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s0 ; -0.500       ; 0.448      ; 0.355      ;
+--------+----------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK'                                                                                                                                             ;
+-------+--------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.674 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.636      ;
; 0.674 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.636      ;
; 0.674 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.636      ;
; 0.674 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.636      ;
; 0.674 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.636      ;
; 0.757 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.553      ;
; 0.757 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.553      ;
; 0.757 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.553      ;
; 0.757 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.553      ;
; 0.757 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.553      ;
; 0.757 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.553      ;
; 0.757 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.553      ;
; 0.757 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.553      ;
; 0.757 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.553      ;
; 0.757 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.553      ;
; 0.757 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; 0.500        ; 0.778      ; 0.553      ;
; 1.371 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.636      ;
; 1.371 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.636      ;
; 1.371 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.636      ;
; 1.371 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.636      ;
; 1.371 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.636      ;
; 1.454 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.553      ;
; 1.454 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.553      ;
; 1.454 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.553      ;
; 1.454 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.553      ;
; 1.454 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.553      ;
; 1.454 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.553      ;
; 1.454 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.553      ;
; 1.454 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.553      ;
; 1.454 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.553      ;
; 1.454 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.553      ;
; 1.454 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 1.000        ; 0.975      ; 0.553      ;
+-------+--------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK'                                                                                                                                               ;
+--------+--------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.574 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.553      ;
; -0.574 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.553      ;
; -0.574 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.553      ;
; -0.574 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.553      ;
; -0.574 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.553      ;
; -0.574 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.553      ;
; -0.574 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.553      ;
; -0.574 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.553      ;
; -0.574 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.553      ;
; -0.574 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.553      ;
; -0.574 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.553      ;
; -0.491 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.636      ;
; -0.491 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.636      ;
; -0.491 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.636      ;
; -0.491 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.636      ;
; -0.491 ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; controladora:Ctrl|state.s0 ; CLOCK       ; 0.000        ; 0.975      ; 0.636      ;
; 0.123  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.553      ;
; 0.123  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.553      ;
; 0.123  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.553      ;
; 0.123  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.553      ;
; 0.123  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.553      ;
; 0.123  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.553      ;
; 0.123  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.553      ;
; 0.123  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.553      ;
; 0.123  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.553      ;
; 0.123  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.553      ;
; 0.123  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.553      ;
; 0.206  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.636      ;
; 0.206  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.636      ;
; 0.206  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.636      ;
; 0.206  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.636      ;
; 0.206  ; controladora:Ctrl|Fio_Reset_MA ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; controladora:Ctrl|state.s1 ; CLOCK       ; -0.500       ; 0.778      ; 0.636      ;
+--------+--------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK'                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s0                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s0                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s1                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s1                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s2                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s2                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s3                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s3                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s4                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s4                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s0|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s0|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s1|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s1|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s2|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s2|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s3|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s3|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s4|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s4|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var3[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var3[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var3[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var3[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var4[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var4[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var4[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var4[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var4[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var4[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var4[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var4[3]|clk                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'controladora:Ctrl|state.s0'                                                                        ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s0 ; Fall       ; Ctrl|Fio_Reset_MA|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s0 ; Fall       ; Ctrl|Fio_Reset_MA|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s0 ; Fall       ; Ctrl|WideOr0~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s0 ; Fall       ; Ctrl|WideOr0~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s0 ; Rise       ; Ctrl|WideOr0~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s0 ; Rise       ; Ctrl|WideOr0~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s0 ; Rise       ; Ctrl|state.s0|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s0 ; Rise       ; Ctrl|state.s0|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s0 ; Rise       ; controladora:Ctrl|Fio_Reset_MA ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s0 ; Rise       ; controladora:Ctrl|Fio_Reset_MA ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'controladora:Ctrl|state.s1'                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|Fio_Descendo|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|Fio_Descendo|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|Fio_Reset_MA|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|Fio_Reset_MA|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|Fio_Subindo|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|Fio_Subindo|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|WideOr0~0|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|WideOr0~0|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|WideOr0~0|datab                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|WideOr0~0|datab                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|state.s1|regout                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|state.s1|regout                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|state.s1~clkctrl|inclk[0]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|state.s1~clkctrl|inclk[0]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|state.s1~clkctrl|outclk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; Ctrl|state.s1~clkctrl|outclk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Descendo|registro[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Descendo|registro[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[0]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[0]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[1]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[1]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[2]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[2]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[3]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Reg_E|registro[3]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Subindo|registro[1]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; DPath|Subindo|registro[1]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; controladora:Ctrl|Fio_Descendo                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; controladora:Ctrl|Fio_Descendo                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Fall       ; controladora:Ctrl|Fio_Reset_MA                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Fall       ; controladora:Ctrl|Fio_Reset_MA                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; controladora:Ctrl|Fio_Subindo                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; controladora:Ctrl|Fio_Subindo                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Descendo|registro[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Descendo|registro[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[0]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[0]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[1]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[1]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[2]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[2]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[3]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Reg_E|registro[3]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Subindo|registro[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controladora:Ctrl|state.s1 ; Rise       ; datapath:DPath|registrador:Subindo|registro[1]  ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; E[*]      ; CLOCK                      ; 2.569 ; 2.569 ; Rise       ; CLOCK                      ;
;  E[0]     ; CLOCK                      ; 2.442 ; 2.442 ; Rise       ; CLOCK                      ;
;  E[1]     ; CLOCK                      ; 2.228 ; 2.228 ; Rise       ; CLOCK                      ;
;  E[2]     ; CLOCK                      ; 2.569 ; 2.569 ; Rise       ; CLOCK                      ;
;  E[3]     ; CLOCK                      ; 2.500 ; 2.500 ; Rise       ; CLOCK                      ;
; E[*]      ; controladora:Ctrl|state.s1 ; 2.797 ; 2.797 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[0]     ; controladora:Ctrl|state.s1 ; 2.797 ; 2.797 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[1]     ; controladora:Ctrl|state.s1 ; 2.479 ; 2.479 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[2]     ; controladora:Ctrl|state.s1 ; 2.530 ; 2.530 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[3]     ; controladora:Ctrl|state.s1 ; 2.671 ; 2.671 ; Rise       ; controladora:Ctrl|state.s1 ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; E[*]      ; CLOCK                      ; -2.049 ; -2.049 ; Rise       ; CLOCK                      ;
;  E[0]     ; CLOCK                      ; -2.256 ; -2.256 ; Rise       ; CLOCK                      ;
;  E[1]     ; CLOCK                      ; -2.049 ; -2.049 ; Rise       ; CLOCK                      ;
;  E[2]     ; CLOCK                      ; -2.448 ; -2.448 ; Rise       ; CLOCK                      ;
;  E[3]     ; CLOCK                      ; -2.379 ; -2.379 ; Rise       ; CLOCK                      ;
; E[*]      ; controladora:Ctrl|state.s1 ; -2.118 ; -2.118 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[0]     ; controladora:Ctrl|state.s1 ; -2.281 ; -2.281 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[1]     ; controladora:Ctrl|state.s1 ; -2.118 ; -2.118 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[2]     ; controladora:Ctrl|state.s1 ; -2.258 ; -2.258 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[3]     ; controladora:Ctrl|state.s1 ; -2.325 ; -2.325 ; Rise       ; controladora:Ctrl|state.s1 ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port        ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+------------------+----------------------------+-------+-------+------------+----------------------------+
; Display_7seg[*]  ; CLOCK                      ; 5.041 ; 5.041 ; Rise       ; CLOCK                      ;
;  Display_7seg[0] ; CLOCK                      ; 5.041 ; 5.041 ; Rise       ; CLOCK                      ;
;  Display_7seg[2] ; CLOCK                      ; 4.890 ; 4.890 ; Rise       ; CLOCK                      ;
;  Display_7seg[3] ; CLOCK                      ; 5.041 ; 5.041 ; Rise       ; CLOCK                      ;
;  Display_7seg[4] ; CLOCK                      ; 4.592 ; 4.592 ; Rise       ; CLOCK                      ;
;  Display_7seg[5] ; CLOCK                      ; 5.000 ; 5.000 ; Rise       ; CLOCK                      ;
;  Display_7seg[6] ; CLOCK                      ; 4.659 ; 4.659 ; Rise       ; CLOCK                      ;
; Descendo[*]      ; controladora:Ctrl|state.s1 ; 3.103 ; 3.103 ; Rise       ; controladora:Ctrl|state.s1 ;
;  Descendo[1]     ; controladora:Ctrl|state.s1 ; 3.103 ; 3.103 ; Rise       ; controladora:Ctrl|state.s1 ;
; Subindo[*]       ; controladora:Ctrl|state.s1 ; 3.105 ; 3.105 ; Rise       ; controladora:Ctrl|state.s1 ;
;  Subindo[1]      ; controladora:Ctrl|state.s1 ; 3.105 ; 3.105 ; Rise       ; controladora:Ctrl|state.s1 ;
+------------------+----------------------------+-------+-------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port        ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+------------------+----------------------------+-------+-------+------------+----------------------------+
; Display_7seg[*]  ; CLOCK                      ; 4.263 ; 4.263 ; Rise       ; CLOCK                      ;
;  Display_7seg[0] ; CLOCK                      ; 4.634 ; 4.634 ; Rise       ; CLOCK                      ;
;  Display_7seg[2] ; CLOCK                      ; 4.487 ; 4.487 ; Rise       ; CLOCK                      ;
;  Display_7seg[3] ; CLOCK                      ; 4.634 ; 4.634 ; Rise       ; CLOCK                      ;
;  Display_7seg[4] ; CLOCK                      ; 4.263 ; 4.263 ; Rise       ; CLOCK                      ;
;  Display_7seg[5] ; CLOCK                      ; 4.595 ; 4.595 ; Rise       ; CLOCK                      ;
;  Display_7seg[6] ; CLOCK                      ; 4.319 ; 4.319 ; Rise       ; CLOCK                      ;
; Descendo[*]      ; controladora:Ctrl|state.s1 ; 3.103 ; 3.103 ; Rise       ; controladora:Ctrl|state.s1 ;
;  Descendo[1]     ; controladora:Ctrl|state.s1 ; 3.103 ; 3.103 ; Rise       ; controladora:Ctrl|state.s1 ;
; Subindo[*]       ; controladora:Ctrl|state.s1 ; 3.105 ; 3.105 ; Rise       ; controladora:Ctrl|state.s1 ;
;  Subindo[1]      ; controladora:Ctrl|state.s1 ; 3.105 ; 3.105 ; Rise       ; controladora:Ctrl|state.s1 ;
+------------------+----------------------------+-------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+-----------------------------+---------+--------+----------+---------+---------------------+
; Clock                       ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack            ; -3.421  ; -2.208 ; 0.226    ; -0.627  ; -1.380              ;
;  CLOCK                      ; -3.421  ; -2.208 ; 0.226    ; -0.627  ; -1.380              ;
;  controladora:Ctrl|state.s0 ; 0.067   ; -0.525 ; N/A      ; N/A     ; 0.500               ;
;  controladora:Ctrl|state.s1 ; -1.400  ; -1.008 ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS             ; -12.788 ; -7.943 ; 0.0      ; -9.092  ; -22.38              ;
;  CLOCK                      ; -9.367  ; -6.410 ; 0.000    ; -9.092  ; -22.380             ;
;  controladora:Ctrl|state.s0 ; 0.000   ; -0.525 ; N/A      ; N/A     ; 0.000               ;
;  controladora:Ctrl|state.s1 ; -3.421  ; -1.008 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; E[*]      ; CLOCK                      ; 4.831 ; 4.831 ; Rise       ; CLOCK                      ;
;  E[0]     ; CLOCK                      ; 4.623 ; 4.623 ; Rise       ; CLOCK                      ;
;  E[1]     ; CLOCK                      ; 4.104 ; 4.104 ; Rise       ; CLOCK                      ;
;  E[2]     ; CLOCK                      ; 4.831 ; 4.831 ; Rise       ; CLOCK                      ;
;  E[3]     ; CLOCK                      ; 4.711 ; 4.711 ; Rise       ; CLOCK                      ;
; E[*]      ; controladora:Ctrl|state.s1 ; 5.085 ; 5.085 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[0]     ; controladora:Ctrl|state.s1 ; 5.085 ; 5.085 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[1]     ; controladora:Ctrl|state.s1 ; 4.342 ; 4.342 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[2]     ; controladora:Ctrl|state.s1 ; 4.457 ; 4.457 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[3]     ; controladora:Ctrl|state.s1 ; 4.768 ; 4.768 ; Rise       ; controladora:Ctrl|state.s1 ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; E[*]      ; CLOCK                      ; -2.049 ; -2.049 ; Rise       ; CLOCK                      ;
;  E[0]     ; CLOCK                      ; -2.256 ; -2.256 ; Rise       ; CLOCK                      ;
;  E[1]     ; CLOCK                      ; -2.049 ; -2.049 ; Rise       ; CLOCK                      ;
;  E[2]     ; CLOCK                      ; -2.448 ; -2.448 ; Rise       ; CLOCK                      ;
;  E[3]     ; CLOCK                      ; -2.379 ; -2.379 ; Rise       ; CLOCK                      ;
; E[*]      ; controladora:Ctrl|state.s1 ; -2.118 ; -2.118 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[0]     ; controladora:Ctrl|state.s1 ; -2.281 ; -2.281 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[1]     ; controladora:Ctrl|state.s1 ; -2.118 ; -2.118 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[2]     ; controladora:Ctrl|state.s1 ; -2.258 ; -2.258 ; Rise       ; controladora:Ctrl|state.s1 ;
;  E[3]     ; controladora:Ctrl|state.s1 ; -2.325 ; -2.325 ; Rise       ; controladora:Ctrl|state.s1 ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+------------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port        ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+------------------+----------------------------+--------+--------+------------+----------------------------+
; Display_7seg[*]  ; CLOCK                      ; 10.006 ; 10.006 ; Rise       ; CLOCK                      ;
;  Display_7seg[0] ; CLOCK                      ; 10.006 ; 10.006 ; Rise       ; CLOCK                      ;
;  Display_7seg[2] ; CLOCK                      ; 9.646  ; 9.646  ; Rise       ; CLOCK                      ;
;  Display_7seg[3] ; CLOCK                      ; 10.006 ; 10.006 ; Rise       ; CLOCK                      ;
;  Display_7seg[4] ; CLOCK                      ; 8.880  ; 8.880  ; Rise       ; CLOCK                      ;
;  Display_7seg[5] ; CLOCK                      ; 9.841  ; 9.841  ; Rise       ; CLOCK                      ;
;  Display_7seg[6] ; CLOCK                      ; 8.997  ; 8.997  ; Rise       ; CLOCK                      ;
; Descendo[*]      ; controladora:Ctrl|state.s1 ; 5.732  ; 5.732  ; Rise       ; controladora:Ctrl|state.s1 ;
;  Descendo[1]     ; controladora:Ctrl|state.s1 ; 5.732  ; 5.732  ; Rise       ; controladora:Ctrl|state.s1 ;
; Subindo[*]       ; controladora:Ctrl|state.s1 ; 5.742  ; 5.742  ; Rise       ; controladora:Ctrl|state.s1 ;
;  Subindo[1]      ; controladora:Ctrl|state.s1 ; 5.742  ; 5.742  ; Rise       ; controladora:Ctrl|state.s1 ;
+------------------+----------------------------+--------+--------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port        ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+------------------+----------------------------+-------+-------+------------+----------------------------+
; Display_7seg[*]  ; CLOCK                      ; 4.263 ; 4.263 ; Rise       ; CLOCK                      ;
;  Display_7seg[0] ; CLOCK                      ; 4.634 ; 4.634 ; Rise       ; CLOCK                      ;
;  Display_7seg[2] ; CLOCK                      ; 4.487 ; 4.487 ; Rise       ; CLOCK                      ;
;  Display_7seg[3] ; CLOCK                      ; 4.634 ; 4.634 ; Rise       ; CLOCK                      ;
;  Display_7seg[4] ; CLOCK                      ; 4.263 ; 4.263 ; Rise       ; CLOCK                      ;
;  Display_7seg[5] ; CLOCK                      ; 4.595 ; 4.595 ; Rise       ; CLOCK                      ;
;  Display_7seg[6] ; CLOCK                      ; 4.319 ; 4.319 ; Rise       ; CLOCK                      ;
; Descendo[*]      ; controladora:Ctrl|state.s1 ; 3.103 ; 3.103 ; Rise       ; controladora:Ctrl|state.s1 ;
;  Descendo[1]     ; controladora:Ctrl|state.s1 ; 3.103 ; 3.103 ; Rise       ; controladora:Ctrl|state.s1 ;
; Subindo[*]       ; controladora:Ctrl|state.s1 ; 3.105 ; 3.105 ; Rise       ; controladora:Ctrl|state.s1 ;
;  Subindo[1]      ; controladora:Ctrl|state.s1 ; 3.105 ; 3.105 ; Rise       ; controladora:Ctrl|state.s1 ;
+------------------+----------------------------+-------+-------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; CLOCK                      ; CLOCK                      ; 460      ; 0        ; 0        ; 0        ;
; controladora:Ctrl|state.s1 ; CLOCK                      ; 7        ; 3        ; 0        ; 0        ;
; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s0 ; 1        ; 1        ; 0        ; 0        ;
; CLOCK                      ; controladora:Ctrl|state.s1 ; 4        ; 0        ; 0        ; 0        ;
; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 2        ; 0        ; 1        ; 1        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; CLOCK                      ; CLOCK                      ; 460      ; 0        ; 0        ; 0        ;
; controladora:Ctrl|state.s1 ; CLOCK                      ; 7        ; 3        ; 0        ; 0        ;
; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s0 ; 1        ; 1        ; 0        ; 0        ;
; CLOCK                      ; controladora:Ctrl|state.s1 ; 4        ; 0        ; 0        ; 0        ;
; controladora:Ctrl|state.s1 ; controladora:Ctrl|state.s1 ; 2        ; 0        ; 1        ; 1        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Recovery Transfers                                                                ;
+----------------------------+----------+----------+----------+----------+----------+
; From Clock                 ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------+----------+----------+----------+----------+
; controladora:Ctrl|state.s0 ; CLOCK    ; 16       ; 0        ; 0        ; 0        ;
; controladora:Ctrl|state.s1 ; CLOCK    ; 0        ; 16       ; 0        ; 0        ;
+----------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Removal Transfers                                                                 ;
+----------------------------+----------+----------+----------+----------+----------+
; From Clock                 ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------+----------+----------+----------+----------+
; controladora:Ctrl|state.s0 ; CLOCK    ; 16       ; 0        ; 0        ; 0        ;
; controladora:Ctrl|state.s1 ; CLOCK    ; 0        ; 16       ; 0        ; 0        ;
+----------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 21    ; 21   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 98    ; 98   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Oct 29 17:38:12 2023
Info: Command: quartus_sta sinalizador -c sinalizador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sinalizador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK CLOCK
    Info (332105): create_clock -period 1.000 -name controladora:Ctrl|state.s0 controladora:Ctrl|state.s0
    Info (332105): create_clock -period 1.000 -name controladora:Ctrl|state.s1 controladora:Ctrl|state.s1
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.421
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.421        -9.367 CLOCK 
    Info (332119):    -1.400        -3.421 controladora:Ctrl|state.s1 
    Info (332119):     0.067         0.000 controladora:Ctrl|state.s0 
Info (332146): Worst-case hold slack is -2.208
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.208        -6.410 CLOCK 
    Info (332119):    -1.008        -1.008 controladora:Ctrl|state.s1 
    Info (332119):    -0.525        -0.525 controladora:Ctrl|state.s0 
Info (332146): Worst-case recovery slack is 0.226
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.226         0.000 CLOCK 
Info (332146): Worst-case removal slack is -0.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.627        -9.092 CLOCK 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -22.380 CLOCK 
    Info (332119):     0.500         0.000 controladora:Ctrl|state.s0 
    Info (332119):     0.500         0.000 controladora:Ctrl|state.s1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.881
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.881        -1.756 CLOCK 
    Info (332119):    -0.232        -0.406 controladora:Ctrl|state.s1 
    Info (332119):     0.335         0.000 controladora:Ctrl|state.s0 
Info (332146): Worst-case hold slack is -1.349
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.349        -4.699 CLOCK 
    Info (332119):    -0.431        -0.431 controladora:Ctrl|state.s1 
    Info (332119):    -0.234        -0.234 controladora:Ctrl|state.s0 
Info (332146): Worst-case recovery slack is 0.674
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.674         0.000 CLOCK 
Info (332146): Worst-case removal slack is -0.574
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.574        -8.769 CLOCK 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -22.380 CLOCK 
    Info (332119):     0.500         0.000 controladora:Ctrl|state.s0 
    Info (332119):     0.500         0.000 controladora:Ctrl|state.s1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4530 megabytes
    Info: Processing ended: Sun Oct 29 17:38:13 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


