Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:21:48 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -file postPlace.timing.rpt
| Design       : bgm
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x1_mul/out_o1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 2.033ns (30.817%)  route 4.564ns (69.183%))
  Logic Levels:           22  (CARRY4=8 LUT1=1 LUT3=1 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.618ns = ( 10.118 - 6.500 ) 
    Source Clock Delay      (SCD):    4.013ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     1.231     4.013    x1_mul/u5/clock_IBUF_BUFG
    SLICE_X6Y152                                                      r  x1_mul/u5/prod_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDRE (Prop_fdre_C_Q)         0.254     4.267 f  x1_mul/u5/prod_reg[10]/Q
                         net (fo=11, estimated)       0.478     4.745    x1_mul/u5/fract_denorm[10]
    SLICE_X5Y153         LUT4 (Prop_lut4_I0_O)        0.043     4.788 f  x1_mul/u5/shift_out_reg[47]_i_41__0/O
                         net (fo=2, estimated)        0.506     5.294    x1_mul/u5/n_44_shift_out_reg[47]_i_41__0
    SLICE_X7Y153         LUT5 (Prop_lut5_I4_O)        0.048     5.342 r  x1_mul/u5/shift_out_reg[47]_i_32__0/O
                         net (fo=2, estimated)        0.312     5.654    x1_mul/u5/n_44_shift_out_reg[47]_i_32__0
    SLICE_X8Y152         LUT6 (Prop_lut6_I5_O)        0.129     5.783 r  x1_mul/u5/shift_out_reg[37]_i_7__0/O
                         net (fo=1, estimated)        0.180     5.963    x1_mul/u5/n_44_shift_out_reg[37]_i_7__0
    SLICE_X9Y152         LUT5 (Prop_lut5_I0_O)        0.043     6.006 r  x1_mul/u5/shift_out_reg[37]_i_6__0/O
                         net (fo=6, estimated)        0.398     6.404    x1_mul/u5/n_44_shift_out_reg[37]_i_6__0
    SLICE_X9Y154         LUT5 (Prop_lut5_I1_O)        0.043     6.447 r  x1_mul/u5/out_o1[30]_i_21__0/O
                         net (fo=2, estimated)        0.174     6.621    x1_mul/u5/n_44_out_o1[30]_i_21__0
    SLICE_X9Y155         LUT3 (Prop_lut3_I0_O)        0.043     6.664 r  x1_mul/u5/out_o1[30]_i_13__0/O
                         net (fo=2, estimated)        0.278     6.942    x1_mul/u5/n_44_out_o1[30]_i_13__0
    SLICE_X8Y155         LUT5 (Prop_lut5_I2_O)        0.043     6.985 r  x1_mul/u5/out_o1[30]_i_17__6/O
                         net (fo=1, routed)           0.000     6.985    x1_mul/u5/n_44_out_o1[30]_i_17__6
    SLICE_X8Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.231 r  x1_mul/u5/out_o1_reg[30]_i_8__0/CO[3]
                         net (fo=1, estimated)        0.000     7.231    x1_mul/u5/n_44_out_o1_reg[30]_i_8__0
    SLICE_X8Y156         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     7.333 f  x1_mul/u5/out_o1_reg[30]_i_9__0/O[0]
                         net (fo=3, estimated)        0.260     7.593    x1_mul/u5/u4/exp_next_mi[8]
    SLICE_X9Y155         LUT6 (Prop_lut6_I0_O)        0.119     7.712 r  x1_mul/u5/out_o1[30]_i_6__9/O
                         net (fo=15, estimated)       0.229     7.941    x1_mul/u5/n_44_out_o1[30]_i_6__9
    SLICE_X10Y155        LUT4 (Prop_lut4_I0_O)        0.043     7.984 r  x1_mul/u5/out_o1[29]_i_2__0/O
                         net (fo=8, estimated)        0.347     8.331    x1_mul/u5/n_44_out_o1[29]_i_2__0
    SLICE_X11Y155        LUT6 (Prop_lut6_I1_O)        0.043     8.374 r  x1_mul/u5/out_o1[21]_i_10__9/O
                         net (fo=48, estimated)       0.167     8.541    x1_mul/u5/O1
    SLICE_X11Y155        LUT6 (Prop_lut6_I0_O)        0.043     8.584 f  x1_mul/u5/out_o1[0]_i_3__1/O
                         net (fo=12, estimated)       0.361     8.945    x1_mul/u5/O27
    SLICE_X12Y154        LUT1 (Prop_lut1_I0_O)        0.043     8.988 r  x1_mul/u5/out_o1[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.988    x1_mul/u5/n_44_out_o1[0]_i_10__0
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     9.226 r  x1_mul/u5/out_o1_reg[0]_i_4__0/CO[3]
                         net (fo=1, estimated)        0.000     9.226    x1_mul/u5/n_44_out_o1_reg[0]_i_4__0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.276 r  x1_mul/u5/out_o1_reg[7]_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     9.276    x1_mul/u5/n_44_out_o1_reg[7]_i_3__0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.326 r  x1_mul/u5/out_o1_reg[11]_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     9.326    x1_mul/u4/u1/I13[0]
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.376 r  x1_mul/u4/u1/out_o1_reg[15]_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     9.376    x1_mul/u5/CO[0]
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.426 r  x1_mul/u5/out_o1_reg[19]_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     9.426    x1_mul/u5/n_44_out_o1_reg[19]_i_3__0
    SLICE_X12Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     9.573 r  x1_mul/u5/out_o1_reg[28]_i_4__0/O[3]
                         net (fo=12, estimated)       0.295     9.868    x1_mul/u5/fract_out_pl1[0]
    SLICE_X15Y157        LUT6 (Prop_lut6_I0_O)        0.120     9.988 r  x1_mul/u5/out_o1[21]_i_3__0/O
                         net (fo=21, estimated)       0.579    10.567    x1_mul/u5/n_44_out_o1[21]_i_3__0
    SLICE_X17Y156        LUT6 (Prop_lut6_I0_O)        0.043    10.610 r  x1_mul/u5/out_o1[10]_i_1__9/O
                         net (fo=1, routed)           0.000    10.610    x1_mul/n_58_u5
    SLICE_X17Y156        FDRE                                         r  x1_mul/out_o1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500 r  
    AL31                                              0.000     6.500 r  clock
                         net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.992     8.982    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.054 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     1.064    10.118    x1_mul/clock_IBUF_BUFG
    SLICE_X17Y156                                                     r  x1_mul/out_o1_reg[10]/C
                         clock pessimism              0.293    10.412    
                         clock uncertainty           -0.035    10.376    
    SLICE_X17Y156        FDRE (Setup_fdre_C_D)        0.032    10.408    x1_mul/out_o1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                 -0.201    




