Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Feb 17 17:43:13 2025
| Host         : NoName running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_map -file timing_post_map.rpt
| Design       : decisionTree_fixpt
| Device       : xa7a100t-csg324
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 features[3][6]
                            (input port)
  Destination:            output_rsvd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.675ns  (logic 4.623ns (43.310%)  route 6.052ns (56.690%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  features[3][6] (IN)
                         net (fo=0)                   0.000     0.000    features[3][6]
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  output_rsvd_OBUF[0]_inst_i_71/O
                         net (fo=9, unplaced)         0.803     1.774    output_rsvd_OBUF[0]_inst_i_71_n_0
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 f  output_rsvd_OBUF[2]_inst_i_467/O
                         net (fo=1, unplaced)         0.732     2.656    output_rsvd_OBUF[2]_inst_i_467_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     2.780 f  output_rsvd_OBUF[2]_inst_i_235/O
                         net (fo=2, unplaced)         0.743     3.523    output_rsvd_OBUF[2]_inst_i_235_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.647 f  output_rsvd_OBUF[1]_inst_i_261/O
                         net (fo=2, unplaced)         0.952     4.599    output_rsvd_OBUF[1]_inst_i_261_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.723 f  output_rsvd_OBUF[1]_inst_i_104/O
                         net (fo=1, unplaced)         0.449     5.172    output_rsvd_OBUF[1]_inst_i_104_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.296 f  output_rsvd_OBUF[1]_inst_i_36/O
                         net (fo=1, unplaced)         0.419     5.715    output_rsvd_OBUF[1]_inst_i_36_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.839 f  output_rsvd_OBUF[1]_inst_i_9/O
                         net (fo=1, unplaced)         0.732     6.571    output_rsvd_OBUF[1]_inst_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.695 r  output_rsvd_OBUF[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.419     7.114    output_rsvd_OBUF[1]_inst_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.238 r  output_rsvd_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     8.041    output_rsvd_OBUF[1]
                         OBUF (Prop_obuf_I_O)         2.634    10.675 r  output_rsvd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.675    output_rsvd[1]
                                                                      r  output_rsvd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 features[3][6]
                            (input port)
  Destination:            output_rsvd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.675ns  (logic 4.623ns (43.310%)  route 6.052ns (56.690%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  features[3][6] (IN)
                         net (fo=0)                   0.000     0.000    features[3][6]
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  output_rsvd_OBUF[0]_inst_i_71/O
                         net (fo=9, unplaced)         0.803     1.774    output_rsvd_OBUF[0]_inst_i_71_n_0
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  output_rsvd_OBUF[2]_inst_i_467/O
                         net (fo=1, unplaced)         0.732     2.656    output_rsvd_OBUF[2]_inst_i_467_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     2.780 r  output_rsvd_OBUF[2]_inst_i_235/O
                         net (fo=2, unplaced)         0.743     3.523    output_rsvd_OBUF[2]_inst_i_235_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.647 r  output_rsvd_OBUF[1]_inst_i_261/O
                         net (fo=2, unplaced)         0.952     4.599    output_rsvd_OBUF[1]_inst_i_261_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.723 r  output_rsvd_OBUF[1]_inst_i_104/O
                         net (fo=1, unplaced)         0.449     5.172    output_rsvd_OBUF[1]_inst_i_104_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.296 r  output_rsvd_OBUF[1]_inst_i_36/O
                         net (fo=1, unplaced)         0.419     5.715    output_rsvd_OBUF[1]_inst_i_36_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.839 r  output_rsvd_OBUF[1]_inst_i_9/O
                         net (fo=1, unplaced)         0.732     6.571    output_rsvd_OBUF[1]_inst_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.695 f  output_rsvd_OBUF[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.419     7.114    output_rsvd_OBUF[1]_inst_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.238 f  output_rsvd_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     8.041    output_rsvd_OBUF[1]
                         OBUF (Prop_obuf_I_O)         2.634    10.675 f  output_rsvd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.675    output_rsvd[1]
                                                                      f  output_rsvd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 features[3][5]
                            (input port)
  Destination:            output_rsvd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.673ns  (logic 4.621ns (43.300%)  route 6.052ns (56.700%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  features[3][5] (IN)
                         net (fo=0)                   0.000     0.000    features[3][5]
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  output_rsvd_OBUF[0]_inst_i_196/O
                         net (fo=8, unplaced)         0.803     1.774    output_rsvd_OBUF[0]_inst_i_196_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     1.922 f  output_rsvd_OBUF[2]_inst_i_467/O
                         net (fo=1, unplaced)         0.732     2.654    output_rsvd_OBUF[2]_inst_i_467_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     2.778 f  output_rsvd_OBUF[2]_inst_i_235/O
                         net (fo=2, unplaced)         0.743     3.521    output_rsvd_OBUF[2]_inst_i_235_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.645 f  output_rsvd_OBUF[1]_inst_i_261/O
                         net (fo=2, unplaced)         0.952     4.597    output_rsvd_OBUF[1]_inst_i_261_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.721 f  output_rsvd_OBUF[1]_inst_i_104/O
                         net (fo=1, unplaced)         0.449     5.170    output_rsvd_OBUF[1]_inst_i_104_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.294 f  output_rsvd_OBUF[1]_inst_i_36/O
                         net (fo=1, unplaced)         0.419     5.713    output_rsvd_OBUF[1]_inst_i_36_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.837 f  output_rsvd_OBUF[1]_inst_i_9/O
                         net (fo=1, unplaced)         0.732     6.569    output_rsvd_OBUF[1]_inst_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.693 r  output_rsvd_OBUF[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.419     7.112    output_rsvd_OBUF[1]_inst_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.236 r  output_rsvd_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     8.039    output_rsvd_OBUF[1]
                         OBUF (Prop_obuf_I_O)         2.634    10.673 r  output_rsvd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.673    output_rsvd[1]
                                                                      r  output_rsvd[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 features[4][11]
                            (input port)
  Destination:            output_rsvd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.441ns (59.794%)  route 0.969ns (40.206%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  features[4][11] (IN)
                         net (fo=0)                   0.000     0.000    features[4][11]
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  output_rsvd_OBUF[2]_inst_i_13/O
                         net (fo=6, unplaced)         0.338     0.539    output_rsvd_OBUF[2]_inst_i_13_n_0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.584 r  output_rsvd_OBUF[2]_inst_i_3/O
                         net (fo=5, unplaced)         0.292     0.876    output_rsvd_OBUF[2]_inst_i_3_n_0
                         LUT5 (Prop_lut5_I1_O)        0.045     0.921 r  output_rsvd_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.259    output_rsvd_OBUF[2]
                         OBUF (Prop_obuf_I_O)         1.151     2.410 r  output_rsvd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.410    output_rsvd[2]
                                                                      r  output_rsvd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 features[4][9]
                            (input port)
  Destination:            output_rsvd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.441ns (59.794%)  route 0.969ns (40.206%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  features[4][9] (IN)
                         net (fo=0)                   0.000     0.000    features[4][9]
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  output_rsvd_OBUF[2]_inst_i_16/O
                         net (fo=7, unplaced)         0.338     0.539    output_rsvd_OBUF[2]_inst_i_16_n_0
                         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  output_rsvd_OBUF[2]_inst_i_3/O
                         net (fo=5, unplaced)         0.292     0.876    output_rsvd_OBUF[2]_inst_i_3_n_0
                         LUT5 (Prop_lut5_I1_O)        0.045     0.921 r  output_rsvd_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.259    output_rsvd_OBUF[2]
                         OBUF (Prop_obuf_I_O)         1.151     2.410 r  output_rsvd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.410    output_rsvd[2]
                                                                      r  output_rsvd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 features[4][9]
                            (input port)
  Destination:            output_rsvd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.441ns (59.794%)  route 0.969ns (40.206%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  features[4][9] (IN)
                         net (fo=0)                   0.000     0.000    features[4][9]
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  output_rsvd_OBUF[2]_inst_i_16/O
                         net (fo=7, unplaced)         0.338     0.539    output_rsvd_OBUF[2]_inst_i_16_n_0
                         LUT5 (Prop_lut5_I3_O)        0.045     0.584 f  output_rsvd_OBUF[2]_inst_i_3/O
                         net (fo=5, unplaced)         0.292     0.876    output_rsvd_OBUF[2]_inst_i_3_n_0
                         LUT5 (Prop_lut5_I1_O)        0.045     0.921 r  output_rsvd_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.259    output_rsvd_OBUF[2]
                         OBUF (Prop_obuf_I_O)         1.151     2.410 r  output_rsvd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.410    output_rsvd[2]
                                                                      r  output_rsvd[2] (OUT)
  -------------------------------------------------------------------    -------------------





