
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036961                       # Number of seconds simulated
sim_ticks                                 36961252449                       # Number of ticks simulated
final_tick                               566525632386                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 247247                       # Simulator instruction rate (inst/s)
host_op_rate                                   318148                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2107088                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932864                       # Number of bytes of host memory used
host_seconds                                 17541.39                       # Real time elapsed on the host
sim_insts                                  4337063076                       # Number of instructions simulated
sim_ops                                    5580765781                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2352768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2028160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       569216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1250176                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6207488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2057216                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2057216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18381                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15845                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4447                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9767                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 48496                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16072                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16072                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63654986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54872599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15400344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33823962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               167945824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38094                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51946                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58872                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45020                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             193933                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55658720                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55658720                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55658720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63654986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54872599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15400344                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33823962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              223604544                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88636098                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31004279                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25429831                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019686                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13138627                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12095036                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159311                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87297                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32057893                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170432380                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31004279                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15254347                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36615101                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10828670                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8074406                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15676327                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       801166                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85523637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.448871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48908536     57.19%     57.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3653604      4.27%     61.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3201104      3.74%     65.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439440      4.02%     69.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2999514      3.51%     72.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1577712      1.84%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028420      1.20%     75.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2717389      3.18%     78.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17997918     21.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85523637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349793                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.922833                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33717732                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7657363                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34833782                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544979                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8769772                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079809                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6616                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202119396                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51154                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8769772                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35391047                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3874840                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1078140                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33671431                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2738399                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195261979                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13052                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1709529                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751325                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           18                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271239446                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910519681                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910519681                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102980182                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34095                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18046                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7270717                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19237658                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10033820                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241841                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3279524                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184043181                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34053                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147844318                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286958                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61105816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186772409                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2009                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85523637                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.728695                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.905203                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31254208     36.54%     36.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17858944     20.88%     57.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12025866     14.06%     71.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7647800      8.94%     80.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7519530      8.79%     89.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4436438      5.19%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3386930      3.96%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743016      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       650905      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85523637                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082932     70.06%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203569     13.17%     83.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259108     16.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121630892     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018447      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15748238     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8430719      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147844318                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.667992                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545650                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010455                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    383044877                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245184099                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143696287                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149389968                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262506                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7025529                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          457                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1065                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2292147                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8769772                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3091962                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161733                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184077234                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       306513                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19237658                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10033820                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18031                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116206                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6706                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1065                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1237559                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128426                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365985                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145253824                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14791552                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2590490                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22982868                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20589482                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8191316                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.638766                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143842292                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143696287                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93737946                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261833199                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.621194                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358006                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61659155                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045229                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76753865                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.594994                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161586                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31428707     40.95%     40.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20456979     26.65%     67.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8386671     10.93%     78.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294520      5.60%     84.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3684592      4.80%     88.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1810584      2.36%     91.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2004447      2.61%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008851      1.31%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3678514      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76753865                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3678514                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257156426                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376940105                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42620                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3112461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886361                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886361                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.128209                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.128209                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655858011                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197128866                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189556614                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88636098                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31019010                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27124401                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1961097                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15565933                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14923383                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2230109                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61736                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36579231                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172645222                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31019010                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17153492                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35541712                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9631574                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4582327                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18033300                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84362599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.355427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.167981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48820887     57.87%     57.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1759323      2.09%     59.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3223810      3.82%     63.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3022803      3.58%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4983395      5.91%     73.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5181978      6.14%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1225592      1.45%     80.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          920939      1.09%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15223872     18.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84362599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.349959                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.947798                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37735804                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4439788                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34395484                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137863                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7653659                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3368775                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5653                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193133241                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7653659                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39318411                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1769713                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       481694                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32937258                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2201863                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188061788                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        750910                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       892590                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249630432                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    855989055                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    855989055                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162643517                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86986871                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22141                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10836                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5885891                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28975756                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6288073                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103542                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1875374                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178014639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21652                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150316958                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200599                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53255553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146315699                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84362599                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.781796                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841345                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29388430     34.84%     34.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15762094     18.68%     53.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13564935     16.08%     69.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8379100      9.93%     79.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8797231     10.43%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5166732      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2281895      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       603716      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418466      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84362599                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         589934     66.24%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189700     21.30%     87.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110968     12.46%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117865170     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1182956      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10817      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25905659     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5352356      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150316958                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.695889                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             890602                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005925                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386087712                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231292307                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145434975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151207560                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366859                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8252393                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          920                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          464                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1537692                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7653659                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1117453                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64381                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178036295                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       207975                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28975756                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6288073                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10836                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32647                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          243                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          464                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1046763                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1152063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2198826                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147523414                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24905052                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2793540                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30124443                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22300987                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5219391                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.664372                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145596798                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145434975                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89343328                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217940978                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.640810                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409943                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109297675                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124137176                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53899805                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21632                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1966296                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76708940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.618288                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319198                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35425662     46.18%     46.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16202981     21.12%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9076055     11.83%     79.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3069122      4.00%     83.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2937515      3.83%     86.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1215196      1.58%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3278984      4.27%     92.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       952625      1.24%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4550800      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76708940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109297675                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124137176                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25473741                       # Number of memory references committed
system.switch_cpus1.commit.loads             20723363                       # Number of loads committed
system.switch_cpus1.commit.membars              10816                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19441654                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108358256                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1676159                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4550800                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250195121                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363734076                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4273499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109297675                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124137176                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109297675                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.810961                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.810961                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.233106                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.233106                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       682512213                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190572613                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199158699                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21632                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88636098                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33057612                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26970992                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2207612                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14049283                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13032774                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3423324                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97141                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34270182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             179584931                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33057612                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16456098                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38935038                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11510831                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5853777                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16687227                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       854387                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     88343973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.513777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.331700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49408935     55.93%     55.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3194997      3.62%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4775612      5.41%     64.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3321380      3.76%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2320578      2.63%     71.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2267483      2.57%     73.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1379460      1.56%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2934053      3.32%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18741475     21.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     88343973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.372959                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.026092                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35240496                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6094518                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37182132                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       542138                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9284683                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5568335                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     215113524                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9284683                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37210423                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         511595                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2735081                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35714470                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2887716                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     208730717                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1205697                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       982098                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    292791773                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    971655669                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    971655669                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180283432                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       112508302                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37587                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17978                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8558946                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19135047                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9798819                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       116743                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3307791                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         194522527                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35886                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        155419659                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       308621                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64819544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    198357842                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           69                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     88343973                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.759256                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.913475                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     32045444     36.27%     36.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17397722     19.69%     55.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12885756     14.59%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8421913      9.53%     80.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8408967      9.52%     89.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4077412      4.62%     94.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3609898      4.09%     98.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       672518      0.76%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       824343      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88343973                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         847592     71.33%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167884     14.13%     85.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172752     14.54%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130017695     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1962452      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17908      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15277835      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8143769      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     155419659                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.753458                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1188228                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007645                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    400680140                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    259378370                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    151120149                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     156607887                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       486589                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7420561                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6494                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          413                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2349614                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9284683                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         264545                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50382                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    194558415                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       674594                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19135047                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9798819                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17978                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42624                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          413                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1346780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1199490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2546270                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152564035                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14277660                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2855624                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22227397                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21681998                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7949737                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.721240                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             151184788                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            151120149                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         97920847                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        278214435                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.704950                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351962                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104821362                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129206906                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65351673                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35816                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2225312                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     79059290                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634304                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.169657                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30698611     38.83%     38.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22423999     28.36%     67.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8467196     10.71%     77.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4745112      6.00%     83.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4034335      5.10%     89.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1804441      2.28%     91.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1728873      2.19%     93.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1173388      1.48%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3983335      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     79059290                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104821362                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129206906                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19163668                       # Number of memory references committed
system.switch_cpus2.commit.loads             11714475                       # Number of loads committed
system.switch_cpus2.commit.membars              17908                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18746586                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116319385                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2672324                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3983335                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           269634534                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          398407839                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17684                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 292125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104821362                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129206906                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104821362                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845592                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845592                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.182604                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.182604                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       685197556                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      210241950                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197688560                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35816                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                88636098                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31651516                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25758507                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2115277                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13512005                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12484117                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3261248                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93599                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34998376                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             172902213                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31651516                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15745365                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36339381                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10852348                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6010640                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17107442                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       849273                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86049324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.475037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49709943     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1965525      2.28%     60.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2558202      2.97%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3850977      4.48%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3734923      4.34%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2841875      3.30%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1690470      1.96%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2530766      2.94%     80.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17166643     19.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86049324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.357095                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.950697                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36151718                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5892382                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35030664                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       273905                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8700654                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5360944                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     206885528                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8700654                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38067688                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1028057                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2075916                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33343562                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2833441                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     200873768                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          758                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1223905                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       889724                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           47                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    279890230                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    935550106                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    935550106                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174084101                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       105806058                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42504                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23956                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8006955                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18618009                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9871410                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       191918                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3376417                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         186695721                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40406                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150385861                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       276757                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60672498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    184628540                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6422                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86049324                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.747670                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895588                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30158186     35.05%     35.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18828728     21.88%     56.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12204579     14.18%     71.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8272142      9.61%     80.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7738163      8.99%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4134482      4.80%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3043077      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       911711      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       758256      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86049324                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         738392     69.32%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        151507     14.22%     83.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175319     16.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125147112     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2125123      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16993      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14842181      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8254452      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150385861                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.696666                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1065223                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007083                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    388163024                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    247409466                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146171937                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151451084                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       509577                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7130648                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2250                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          880                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2508626                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          521                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8700654                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         597369                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99414                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    186736132                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1281381                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18618009                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9871410                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23414                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75477                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          880                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1294829                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1189478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2484307                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147513517                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13972469                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2872342                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22046544                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20662049                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8074075                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.664260                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146210823                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146171937                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93923427                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        263761436                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.649124                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356092                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101951442                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125302614                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61433713                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2150085                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77348670                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.619971                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149017                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30069830     38.88%     38.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22113318     28.59%     67.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8136961     10.52%     77.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4661050      6.03%     84.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3896282      5.04%     89.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1942708      2.51%     91.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1889569      2.44%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       815474      1.05%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3823478      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77348670                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101951442                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125302614                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18850136                       # Number of memory references committed
system.switch_cpus3.commit.loads             11487359                       # Number of loads committed
system.switch_cpus3.commit.membars              16992                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17971464                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112943158                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2556684                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3823478                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           260261519                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          382177903                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2586774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101951442                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125302614                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101951442                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.869395                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.869395                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.150225                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.150225                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       663814333                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      201901810                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191050225                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33984                       # number of misc regfile writes
system.l20.replacements                         18392                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684259                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26584                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.739505                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.338034                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.155241                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5427.650493                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2751.856232                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001018                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000507                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.662555                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335920                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77534                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77534                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17921                       # number of Writeback hits
system.l20.Writeback_hits::total                17921                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77534                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77534                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77534                       # number of overall hits
system.l20.overall_hits::total                  77534                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18381                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18392                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18381                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18392                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18381                       # number of overall misses
system.l20.overall_misses::total                18392                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1076885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3097620553                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3098697438                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1076885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3097620553                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3098697438                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1076885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3097620553                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3098697438                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95915                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95926                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17921                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17921                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95915                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95926                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95915                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95926                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191638                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.191731                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191638                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.191731                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191638                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.191731                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168522.961373                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168480.721944                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168522.961373                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168480.721944                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168522.961373                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168480.721944                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4271                       # number of writebacks
system.l20.writebacks::total                     4271                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18381                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18392                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18381                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18392                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18381                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18392                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       952255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2888231936                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2889184191                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       952255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2888231936                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2889184191                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       952255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2888231936                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2889184191                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191638                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.191731                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191638                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.191731                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191638                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.191731                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157131.382188                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157089.179589                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157131.382188                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157089.179589                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157131.382188                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157089.179589                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15860                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          191053                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24052                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.943331                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          199.511846                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.806711                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5374.937791                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2611.743652                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024354                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000709                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.656120                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.318816                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38105                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38105                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10392                       # number of Writeback hits
system.l21.Writeback_hits::total                10392                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38105                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38105                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38105                       # number of overall hits
system.l21.overall_hits::total                  38105                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15845                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15860                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15845                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15860                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15845                       # number of overall misses
system.l21.overall_misses::total                15860                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2110255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2433852429                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2435962684                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2110255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2433852429                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2435962684                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2110255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2433852429                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2435962684                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53950                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53965                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10392                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10392                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53950                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53965                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53950                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53965                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.293698                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.293894                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.293698                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.293894                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.293698                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.293894                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 153603.813758                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 153591.594199                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 153603.813758                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 153591.594199                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 153603.813758                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 153591.594199                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2465                       # number of writebacks
system.l21.writebacks::total                     2465                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15845                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15860                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15845                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15860                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15845                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15860                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2248960185                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2250892990                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2248960185                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2250892990                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2248960185                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2250892990                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.293698                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.293894                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.293698                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.293894                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.293698                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.293894                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141935.006942                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 141922.634931                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 141935.006942                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 141922.634931                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 141935.006942                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 141922.634931                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4464                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          317685                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12656                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.101533                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          383.313693                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.996916                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2153.188269                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5640.501122                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046791                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001831                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.262840                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.688538                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30114                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30114                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9834                       # number of Writeback hits
system.l22.Writeback_hits::total                 9834                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30114                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30114                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30114                       # number of overall hits
system.l22.overall_hits::total                  30114                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4447                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4464                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4447                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4464                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4447                       # number of overall misses
system.l22.overall_misses::total                 4464                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3643060                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    723450087                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      727093147                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3643060                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    723450087                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       727093147                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3643060                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    723450087                       # number of overall miss cycles
system.l22.overall_miss_latency::total      727093147                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34561                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34578                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9834                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9834                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34561                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34578                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34561                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34578                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.128671                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.129099                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.128671                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.129099                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.128671                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.129099                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 214297.647059                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 162682.727007                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 162879.289203                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 214297.647059                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 162682.727007                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 162879.289203                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 214297.647059                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 162682.727007                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 162879.289203                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2926                       # number of writebacks
system.l22.writebacks::total                     2926                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4447                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4464                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4447                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4464                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4447                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4464                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3448254                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    672743982                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    676192236                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3448254                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    672743982                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    676192236                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3448254                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    672743982                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    676192236                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.128671                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.129099                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.128671                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.129099                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.128671                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.129099                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 202838.470588                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151280.409714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 151476.755376                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 202838.470588                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 151280.409714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 151476.755376                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 202838.470588                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 151280.409714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 151476.755376                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9781                       # number of replacements
system.l23.tagsinuse                      8191.984489                       # Cycle average of tags in use
system.l23.total_refs                          560442                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17973                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.182440                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          359.091191                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.808336                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  4033.562588                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3791.522374                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.043834                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000953                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.492378                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.462832                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        43426                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  43426                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           25693                       # number of Writeback hits
system.l23.Writeback_hits::total                25693                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        43426                       # number of demand (read+write) hits
system.l23.demand_hits::total                   43426                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        43426                       # number of overall hits
system.l23.overall_hits::total                  43426                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9764                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9777                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9767                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9780                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9767                       # number of overall misses
system.l23.overall_misses::total                 9780                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3349672                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1421112510                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1424462182                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       274255                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       274255                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3349672                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1421386765                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1424736437                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3349672                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1421386765                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1424736437                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53190                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53203                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        25693                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            25693                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53193                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53206                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53193                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53206                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.183568                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.183768                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.183614                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.183814                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.183614                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.183814                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 145546.139902                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 145695.221643                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 91418.333333                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 91418.333333                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 145529.514180                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 145678.572290                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 145529.514180                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 145678.572290                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6410                       # number of writebacks
system.l23.writebacks::total                     6410                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9764                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9777                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9767                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9780                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9767                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9780                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1309658552                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1312860276                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       239513                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       239513                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1309898065                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1313099789                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1309898065                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1313099789                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.183568                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.183768                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.183614                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.183814                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.183614                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.183814                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 134131.355182                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 134280.482357                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 79837.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 79837.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 134114.678509                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 134263.782106                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 134114.678509                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 134263.782106                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996374                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015683977                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843346.600726                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996374                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017622                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15676316                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15676316                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15676316                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15676316                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15676316                       # number of overall hits
system.cpu0.icache.overall_hits::total       15676316                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1128255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1128255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15676327                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15676327                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15676327                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15676327                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15676327                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15676327                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95915                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191890733                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96171                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1995.307660                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.482833                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.517167                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915949                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084051                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11626260                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11626260                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17219                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17219                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19335670                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19335670                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19335670                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19335670                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358297                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358297                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358412                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358412                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358412                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358412                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17784774823                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17784774823                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10935073                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10935073                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17795709896                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17795709896                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17795709896                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17795709896                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11984557                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11984557                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19694082                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19694082                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19694082                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19694082                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029897                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029897                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018199                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018199                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018199                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018199                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49636.962696                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49636.962696                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 95087.591304                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 95087.591304                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49651.545975                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49651.545975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49651.545975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49651.545975                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17921                       # number of writebacks
system.cpu0.dcache.writebacks::total            17921                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262382                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262382                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262497                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262497                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262497                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262497                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95915                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95915                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95915                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95915                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95915                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95915                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3749752189                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3749752189                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3749752189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3749752189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3749752189                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3749752189                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004870                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39094.533587                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39094.533587                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39094.533587                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39094.533587                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39094.533587                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39094.533587                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993817                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929499274                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714943.309963                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993817                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18033284                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18033284                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18033284                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18033284                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18033284                       # number of overall hits
system.cpu1.icache.overall_hits::total       18033284                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2283770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2283770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18033300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18033300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18033300                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18033300                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18033300                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18033300                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53950                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232334534                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54206                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4286.140538                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.827944                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.172056                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.831359                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.168641                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22614954                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22614954                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4728727                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4728727                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10833                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10833                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10816                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10816                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27343681                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27343681                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27343681                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27343681                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       174001                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       174001                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       174001                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        174001                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       174001                       # number of overall misses
system.cpu1.dcache.overall_misses::total       174001                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16346238548                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16346238548                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16346238548                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16346238548                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16346238548                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16346238548                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22788955                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22788955                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4728727                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4728727                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10816                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10816                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27517682                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27517682                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27517682                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27517682                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007635                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007635                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006323                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006323                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006323                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006323                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 93943.359797                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93943.359797                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93943.359797                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93943.359797                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93943.359797                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93943.359797                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10392                       # number of writebacks
system.cpu1.dcache.writebacks::total            10392                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120051                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120051                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120051                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120051                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120051                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120051                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53950                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53950                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53950                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53950                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53950                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53950                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2712774707                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2712774707                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2712774707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2712774707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2712774707                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2712774707                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 50283.127099                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 50283.127099                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 50283.127099                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 50283.127099                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 50283.127099                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 50283.127099                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.041184                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1023037773                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2209584.822894                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.041184                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025707                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740451                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16687208                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16687208                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16687208                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16687208                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16687208                       # number of overall hits
system.cpu2.icache.overall_hits::total       16687208                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4010894                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4010894                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4010894                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4010894                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4010894                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4010894                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16687227                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16687227                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16687227                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16687227                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16687227                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16687227                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 211099.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 211099.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 211099.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 211099.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 211099.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 211099.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3660381                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3660381                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3660381                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3660381                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3660381                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3660381                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 215316.529412                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 215316.529412                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 215316.529412                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 215316.529412                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 215316.529412                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 215316.529412                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34560                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165459412                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34816                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4752.395795                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.062623                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.937377                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902588                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097412                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10869483                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10869483                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7413377                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7413377                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17942                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17942                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17908                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17908                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18282860                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18282860                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18282860                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18282860                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69573                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69573                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69573                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69573                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69573                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69573                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2765571626                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2765571626                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2765571626                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2765571626                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2765571626                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2765571626                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10939056                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10939056                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7413377                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7413377                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17908                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17908                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18352433                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18352433                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18352433                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18352433                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006360                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003791                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003791                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003791                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003791                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39750.645020                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39750.645020                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39750.645020                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39750.645020                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39750.645020                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39750.645020                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9834                       # number of writebacks
system.cpu2.dcache.writebacks::total             9834                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35012                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35012                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35012                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35012                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35012                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35012                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34561                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34561                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34561                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34561                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34561                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34561                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    959704966                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    959704966                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    959704966                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    959704966                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    959704966                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    959704966                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003159                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003159                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001883                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001883                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001883                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001883                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27768.437429                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27768.437429                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27768.437429                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27768.437429                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27768.437429                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27768.437429                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996878                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020330845                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057118.639113                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996878                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17107424                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17107424                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17107424                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17107424                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17107424                       # number of overall hits
system.cpu3.icache.overall_hits::total       17107424                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4692779                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4692779                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4692779                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4692779                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4692779                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4692779                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17107442                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17107442                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17107442                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17107442                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17107442                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17107442                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 260709.944444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 260709.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 260709.944444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3363148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3363148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3363148                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 258703.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53193                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174458210                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53449                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3264.012610                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.232846                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.767154                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911066                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088934                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10630455                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10630455                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7323650                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7323650                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17952                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17952                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16992                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16992                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17954105                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17954105                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17954105                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17954105                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133722                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133722                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4116                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4116                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137838                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137838                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137838                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137838                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7444688077                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7444688077                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    505152901                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    505152901                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   7949840978                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7949840978                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   7949840978                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7949840978                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10764177                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10764177                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7327766                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7327766                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16992                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16992                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18091943                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18091943                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18091943                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18091943                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012423                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012423                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000562                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000562                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007619                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007619                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007619                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007619                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 55672.874149                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55672.874149                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 122729.081876                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 122729.081876                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 57675.249046                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57675.249046                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 57675.249046                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57675.249046                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2397818                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             22                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 108991.727273                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25693                       # number of writebacks
system.cpu3.dcache.writebacks::total            25693                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80532                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80532                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4113                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4113                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84645                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84645                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84645                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84645                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53190                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53190                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53193                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53193                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53193                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53193                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1786042496                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1786042496                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       277255                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       277255                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1786319751                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1786319751                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1786319751                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1786319751                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33578.539124                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33578.539124                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 92418.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 92418.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 33581.857594                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33581.857594                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 33581.857594                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33581.857594                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
