# LDPC BER Tester

This module uses the boxmuller core and Xilinx' SD-FEC Hard IPs to simulate LDPC codes and generate bit error curves.
