$date
	Thu Sep  6 16:23:26 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fa_tb $end
$var wire 1 ! c $end
$var wire 1 " s $end
$var reg 1 # abit $end
$var reg 1 $ bbit $end
$var reg 1 % cbit $end
$scope module obj $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 ! cout $end
$var wire 1 " s $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$scope module o1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' car $end
$var wire 1 & sum $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$var wire 1 , w3 $end
$var wire 1 - w4 $end
$var wire 1 . w5 $end
$scope module o1 $end
$var wire 1 # a $end
$var wire 1 / gnd $end
$var wire 1 0 vdd $end
$var wire 1 * y $end
$upscope $end
$scope module o2 $end
$var wire 1 $ a $end
$var wire 1 1 gnd $end
$var wire 1 2 vdd $end
$var wire 1 + y $end
$upscope $end
$scope module o3 $end
$var wire 1 * a $end
$var wire 1 $ b $end
$var wire 1 3 w $end
$var wire 1 , y $end
$scope module nobj $end
$var wire 1 3 a $end
$var wire 1 4 gnd $end
$var wire 1 5 vdd $end
$var wire 1 , y $end
$upscope $end
$scope module obj $end
$var wire 1 6 Gnd $end
$var wire 1 7 Vdd $end
$var wire 1 * a $end
$var wire 1 $ b $end
$var wire 1 8 w $end
$var wire 1 3 y $end
$upscope $end
$upscope $end
$scope module o4 $end
$var wire 1 + a $end
$var wire 1 # b $end
$var wire 1 9 w $end
$var wire 1 - y $end
$scope module nobj $end
$var wire 1 9 a $end
$var wire 1 : gnd $end
$var wire 1 ; vdd $end
$var wire 1 - y $end
$upscope $end
$scope module obj $end
$var wire 1 < Gnd $end
$var wire 1 = Vdd $end
$var wire 1 + a $end
$var wire 1 # b $end
$var wire 1 > w $end
$var wire 1 9 y $end
$upscope $end
$upscope $end
$scope module o5 $end
$var wire 1 $ a $end
$var wire 1 # b $end
$var wire 1 ? w $end
$var wire 1 ' y $end
$scope module nobj $end
$var wire 1 ? a $end
$var wire 1 @ gnd $end
$var wire 1 A vdd $end
$var wire 1 ' y $end
$upscope $end
$scope module obj $end
$var wire 1 B Gnd $end
$var wire 1 C Vdd $end
$var wire 1 $ a $end
$var wire 1 # b $end
$var wire 1 D w $end
$var wire 1 ? y $end
$upscope $end
$upscope $end
$scope module o6 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 E gnd $end
$var wire 1 F vdd $end
$var wire 1 G w $end
$var wire 1 . y $end
$upscope $end
$scope module o7 $end
$var wire 1 . a $end
$var wire 1 H gnd $end
$var wire 1 I vdd $end
$var wire 1 & y $end
$upscope $end
$upscope $end
$scope module o2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ( car $end
$var wire 1 " sum $end
$var wire 1 J w1 $end
$var wire 1 K w2 $end
$var wire 1 L w3 $end
$var wire 1 M w4 $end
$var wire 1 N w5 $end
$scope module o1 $end
$var wire 1 & a $end
$var wire 1 O gnd $end
$var wire 1 P vdd $end
$var wire 1 J y $end
$upscope $end
$scope module o2 $end
$var wire 1 % a $end
$var wire 1 Q gnd $end
$var wire 1 R vdd $end
$var wire 1 K y $end
$upscope $end
$scope module o3 $end
$var wire 1 J a $end
$var wire 1 % b $end
$var wire 1 S w $end
$var wire 1 L y $end
$scope module nobj $end
$var wire 1 S a $end
$var wire 1 T gnd $end
$var wire 1 U vdd $end
$var wire 1 L y $end
$upscope $end
$scope module obj $end
$var wire 1 V Gnd $end
$var wire 1 W Vdd $end
$var wire 1 J a $end
$var wire 1 % b $end
$var wire 1 X w $end
$var wire 1 S y $end
$upscope $end
$upscope $end
$scope module o4 $end
$var wire 1 K a $end
$var wire 1 & b $end
$var wire 1 Y w $end
$var wire 1 M y $end
$scope module nobj $end
$var wire 1 Y a $end
$var wire 1 Z gnd $end
$var wire 1 [ vdd $end
$var wire 1 M y $end
$upscope $end
$scope module obj $end
$var wire 1 \ Gnd $end
$var wire 1 ] Vdd $end
$var wire 1 K a $end
$var wire 1 & b $end
$var wire 1 ^ w $end
$var wire 1 Y y $end
$upscope $end
$upscope $end
$scope module o5 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 _ w $end
$var wire 1 ( y $end
$scope module nobj $end
$var wire 1 _ a $end
$var wire 1 ` gnd $end
$var wire 1 a vdd $end
$var wire 1 ( y $end
$upscope $end
$scope module obj $end
$var wire 1 b Gnd $end
$var wire 1 c Vdd $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 d w $end
$var wire 1 _ y $end
$upscope $end
$upscope $end
$scope module o6 $end
$var wire 1 L a $end
$var wire 1 M b $end
$var wire 1 e gnd $end
$var wire 1 f vdd $end
$var wire 1 g w $end
$var wire 1 N y $end
$upscope $end
$scope module o7 $end
$var wire 1 N a $end
$var wire 1 h gnd $end
$var wire 1 i vdd $end
$var wire 1 " y $end
$upscope $end
$upscope $end
$scope module o3 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 j gnd $end
$var wire 1 k vdd $end
$var wire 1 l w $end
$var wire 1 ) y $end
$upscope $end
$scope module o4 $end
$var wire 1 ) a $end
$var wire 1 m gnd $end
$var wire 1 n vdd $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1n
0m
1l
1k
0j
1i
0h
1g
1f
0e
zd
1c
0b
1a
0`
1_
z^
1]
0\
1[
0Z
1Y
zX
1W
0V
1U
0T
1S
1R
0Q
1P
0O
1N
0M
0L
1K
1J
1I
0H
1G
1F
0E
zD
1C
0B
1A
0@
1?
z>
1=
0<
1;
0:
19
z8
17
06
15
04
13
12
01
10
0/
1.
0-
0,
1+
1*
1)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
0+
zG
0J
1"
0N
1M
0Y
0^
0d
1&
0.
1,
03
08
1$
#30
1-
09
1+
z8
0$
1G
0J
1"
0N
1M
0Y
0^
0d
1&
0.
0,
13
0*
0>
1l
0!
1)
0'
1?
0D
1#
#40
1J
0"
1N
0M
1Y
z^
zd
0&
1.
0-
19
0+
08
zl
1!
0)
1'
0?
1$
#50
0K
zg
1L
0S
0X
1%
1+
z8
0$
1G
1J
1"
0N
0M
1Y
z^
zd
0&
1.
0,
13
1*
z>
1l
0!
1)
0'
1?
zD
0#
#60
0+
zG
1g
0"
1N
0L
1S
0J
0^
1!
0)
1(
0_
0d
1&
0.
1,
03
08
1$
#70
1-
09
1+
z8
1!
0)
0$
1G
1g
0"
1N
0L
1S
0J
0^
1(
0_
0d
1&
0.
0,
13
0*
0>
1l
0'
1?
0D
1#
#80
zg
1"
0N
1L
0S
1J
z^
0(
1_
zd
0&
1.
0-
19
0+
08
zl
1'
0?
1$
#100
