<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">I/O Register Combining Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2021.3 (Version 2021.3.0.10)</p>
        <p>Date: Thu Feb  2 17:33:22 2023
</p>
        <h2>I/O Register Combining Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Port Name</th>
                <th>Register Type</th>
                <th>Register Name</th>
            </tr>
            <tr>
                <td>BUNCH_RES</td>
                <td>Output</td>
                <td>vme_int_instance/BUNCH_RES</td>
            </tr>
            <tr>
                <td>DTACKB</td>
                <td>Input</td>
                <td>vme_int_instance/DTACKS1</td>
            </tr>
            <tr>
                <td>EVENT_RES</td>
                <td>Output</td>
                <td>vme_int_instance/EVENT_RES</td>
            </tr>
            <tr>
                <td>PXL_A[0]</td>
                <td>Input</td>
                <td>CAEN_LINK_instance/I_a1500_interf/addr[0]</td>
            </tr>
            <tr>
                <td>PXL_A[1]</td>
                <td>Input</td>
                <td>CAEN_LINK_instance/I_a1500_interf/addr[1]</td>
            </tr>
            <tr>
                <td>PXL_A[2]</td>
                <td>Input</td>
                <td>CAEN_LINK_instance/I_a1500_interf/addr[2]</td>
            </tr>
            <tr>
                <td>PXL_A[3]</td>
                <td>Input</td>
                <td>CAEN_LINK_instance/I_a1500_interf/addr[3]</td>
            </tr>
            <tr>
                <td>PXL_A[4]</td>
                <td>Input</td>
                <td>CAEN_LINK_instance/I_a1500_interf/addr[4]</td>
            </tr>
            <tr>
                <td>PXL_A[5]</td>
                <td>Input</td>
                <td>CAEN_LINK_instance/I_a1500_interf/addr[5]</td>
            </tr>
            <tr>
                <td>PXL_A[6]</td>
                <td>Input</td>
                <td>CAEN_LINK_instance/I_a1500_interf/addr[6]</td>
            </tr>
            <tr>
                <td>PXL_A[7]</td>
                <td>Input</td>
                <td>CAEN_LINK_instance/I_a1500_interf/addr[7]</td>
            </tr>
            <tr>
                <td>RAM_D[0]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[0]</td>
            </tr>
            <tr>
                <td>RAM_D[0]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[0]</td>
            </tr>
            <tr>
                <td>RAM_D[1]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[1]</td>
            </tr>
            <tr>
                <td>RAM_D[1]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[1]</td>
            </tr>
            <tr>
                <td>RAM_D[2]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[2]</td>
            </tr>
            <tr>
                <td>RAM_D[2]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[2]</td>
            </tr>
            <tr>
                <td>RAM_D[3]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[3]</td>
            </tr>
            <tr>
                <td>RAM_D[3]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[3]</td>
            </tr>
            <tr>
                <td>RAM_D[4]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[4]</td>
            </tr>
            <tr>
                <td>RAM_D[4]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[4]</td>
            </tr>
            <tr>
                <td>RAM_D[5]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[5]</td>
            </tr>
            <tr>
                <td>RAM_D[5]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[5]</td>
            </tr>
            <tr>
                <td>RAM_D[6]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[6]</td>
            </tr>
            <tr>
                <td>RAM_D[6]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[6]</td>
            </tr>
            <tr>
                <td>RAM_D[7]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[7]</td>
            </tr>
            <tr>
                <td>RAM_D[7]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[7]</td>
            </tr>
            <tr>
                <td>RAM_D[8]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[8]</td>
            </tr>
            <tr>
                <td>RAM_D[8]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[8]</td>
            </tr>
            <tr>
                <td>RAM_D[9]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[9]</td>
            </tr>
            <tr>
                <td>RAM_D[9]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[9]</td>
            </tr>
            <tr>
                <td>RAM_D[10]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[10]</td>
            </tr>
            <tr>
                <td>RAM_D[10]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[10]</td>
            </tr>
            <tr>
                <td>RAM_D[11]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[11]</td>
            </tr>
            <tr>
                <td>RAM_D[11]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[11]</td>
            </tr>
            <tr>
                <td>RAM_D[12]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[12]</td>
            </tr>
            <tr>
                <td>RAM_D[12]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[12]</td>
            </tr>
            <tr>
                <td>RAM_D[13]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[13]</td>
            </tr>
            <tr>
                <td>RAM_D[13]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[13]</td>
            </tr>
            <tr>
                <td>RAM_D[14]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[14]</td>
            </tr>
            <tr>
                <td>RAM_D[14]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[14]</td>
            </tr>
            <tr>
                <td>RAM_D[15]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[15]</td>
            </tr>
            <tr>
                <td>RAM_D[15]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[15]</td>
            </tr>
            <tr>
                <td>RAM_D[16]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[16]</td>
            </tr>
            <tr>
                <td>RAM_D[16]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[16]</td>
            </tr>
            <tr>
                <td>RAM_D[17]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[17]</td>
            </tr>
            <tr>
                <td>RAM_D[17]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[17]</td>
            </tr>
            <tr>
                <td>RAM_D[18]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[18]</td>
            </tr>
            <tr>
                <td>RAM_D[18]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[18]</td>
            </tr>
            <tr>
                <td>RAM_D[19]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[19]</td>
            </tr>
            <tr>
                <td>RAM_D[19]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[19]</td>
            </tr>
            <tr>
                <td>RAM_D[20]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[20]</td>
            </tr>
            <tr>
                <td>RAM_D[20]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[20]</td>
            </tr>
            <tr>
                <td>RAM_D[21]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[21]</td>
            </tr>
            <tr>
                <td>RAM_D[21]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[21]</td>
            </tr>
            <tr>
                <td>RAM_D[22]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[22]</td>
            </tr>
            <tr>
                <td>RAM_D[22]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[22]</td>
            </tr>
            <tr>
                <td>RAM_D[23]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[23]</td>
            </tr>
            <tr>
                <td>RAM_D[23]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[23]</td>
            </tr>
            <tr>
                <td>RAM_D[24]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[24]</td>
            </tr>
            <tr>
                <td>RAM_D[24]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[24]</td>
            </tr>
            <tr>
                <td>RAM_D[25]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[25]</td>
            </tr>
            <tr>
                <td>RAM_D[25]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[25]</td>
            </tr>
            <tr>
                <td>RAM_D[26]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[26]</td>
            </tr>
            <tr>
                <td>RAM_D[26]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[26]</td>
            </tr>
            <tr>
                <td>RAM_D[27]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[27]</td>
            </tr>
            <tr>
                <td>RAM_D[27]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[27]</td>
            </tr>
            <tr>
                <td>RAM_D[28]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[28]</td>
            </tr>
            <tr>
                <td>RAM_D[28]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[28]</td>
            </tr>
            <tr>
                <td>RAM_D[29]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[29]</td>
            </tr>
            <tr>
                <td>RAM_D[29]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[29]</td>
            </tr>
            <tr>
                <td>RAM_D[30]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[30]</td>
            </tr>
            <tr>
                <td>RAM_D[30]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[30]</td>
            </tr>
            <tr>
                <td>RAM_D[31]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[31]</td>
            </tr>
            <tr>
                <td>RAM_D[31]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[31]</td>
            </tr>
            <tr>
                <td>RAM_D[32]</td>
                <td>Input</td>
                <td>rod_sniffer_instance/ssram_Ds[32]</td>
            </tr>
            <tr>
                <td>RAM_D[32]</td>
                <td>Output</td>
                <td>rod_sniffer_instance/ssram_D2[32]</td>
            </tr>
            <tr>
                <td>VDB[0]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[0]</td>
            </tr>
            <tr>
                <td>VDB[1]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[1]</td>
            </tr>
            <tr>
                <td>VDB[2]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[2]</td>
            </tr>
            <tr>
                <td>VDB[3]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[3]</td>
            </tr>
            <tr>
                <td>VDB[4]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[4]</td>
            </tr>
            <tr>
                <td>VDB[5]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[5]</td>
            </tr>
            <tr>
                <td>VDB[6]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[6]</td>
            </tr>
            <tr>
                <td>VDB[7]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[7]</td>
            </tr>
            <tr>
                <td>VDB[8]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[8]</td>
            </tr>
            <tr>
                <td>VDB[9]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[9]</td>
            </tr>
            <tr>
                <td>VDB[10]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[10]</td>
            </tr>
            <tr>
                <td>VDB[11]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[11]</td>
            </tr>
            <tr>
                <td>VDB[12]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[12]</td>
            </tr>
            <tr>
                <td>VDB[13]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[13]</td>
            </tr>
            <tr>
                <td>VDB[14]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[14]</td>
            </tr>
            <tr>
                <td>VDB[15]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[15]</td>
            </tr>
            <tr>
                <td>VDB[16]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[16]</td>
            </tr>
            <tr>
                <td>VDB[17]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[17]</td>
            </tr>
            <tr>
                <td>VDB[18]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[18]</td>
            </tr>
            <tr>
                <td>VDB[19]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[19]</td>
            </tr>
            <tr>
                <td>VDB[20]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[20]</td>
            </tr>
            <tr>
                <td>VDB[21]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[21]</td>
            </tr>
            <tr>
                <td>VDB[22]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[22]</td>
            </tr>
            <tr>
                <td>VDB[23]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[23]</td>
            </tr>
            <tr>
                <td>VDB[24]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[24]</td>
            </tr>
            <tr>
                <td>VDB[25]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[25]</td>
            </tr>
            <tr>
                <td>VDB[26]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[26]</td>
            </tr>
            <tr>
                <td>VDB[27]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[27]</td>
            </tr>
            <tr>
                <td>VDB[28]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[28]</td>
            </tr>
            <tr>
                <td>VDB[29]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[29]</td>
            </tr>
            <tr>
                <td>VDB[30]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[30]</td>
            </tr>
            <tr>
                <td>VDB[31]</td>
                <td>Output</td>
                <td>vme_int_instance/INTDT[31]</td>
            </tr>
            <tr>
                <td>lvL0</td>
                <td>Output</td>
                <td>vme_int_instance/L0</td>
            </tr>
            <tr>
                <td>lvL1A</td>
                <td>Output</td>
                <td>vme_int_instance/L1A</td>
            </tr>
            <tr>
                <td>lvL2R</td>
                <td>Output</td>
                <td>vme_int_instance/L2R</td>
            </tr>
        </table>
        <h2>I/O DDR Register Combining Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Port Name</th>
                <th>DDR Register Type</th>
                <th>DDR Register Name</th>
            </tr>
            <tr>
                <td>DI_P[0]</td>
                <td>Output</td>
                <td>din_outbuf_instance.0.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[1]</td>
                <td>Output</td>
                <td>din_outbuf_instance.1.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[2]</td>
                <td>Output</td>
                <td>din_outbuf_instance.2.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[3]</td>
                <td>Output</td>
                <td>din_outbuf_instance.3.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[4]</td>
                <td>Output</td>
                <td>din_outbuf_instance.4.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[5]</td>
                <td>Output</td>
                <td>din_outbuf_instance.5.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[6]</td>
                <td>Output</td>
                <td>din_outbuf_instance.6.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[7]</td>
                <td>Output</td>
                <td>din_outbuf_instance.7.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[8]</td>
                <td>Output</td>
                <td>din_outbuf_instance.8.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[9]</td>
                <td>Output</td>
                <td>din_outbuf_instance.9.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[10]</td>
                <td>Output</td>
                <td>din_outbuf_instance.10.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[11]</td>
                <td>Output</td>
                <td>din_outbuf_instance.11.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[12]</td>
                <td>Output</td>
                <td>din_outbuf_instance.12.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[13]</td>
                <td>Output</td>
                <td>din_outbuf_instance.13.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[14]</td>
                <td>Output</td>
                <td>din_outbuf_instance.14.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[15]</td>
                <td>Output</td>
                <td>din_outbuf_instance.15.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[16]</td>
                <td>Output</td>
                <td>din_outbuf_instance.16.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[17]</td>
                <td>Output</td>
                <td>din_outbuf_instance.17.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[18]</td>
                <td>Output</td>
                <td>din_outbuf_instance.18.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[19]</td>
                <td>Output</td>
                <td>din_outbuf_instance.19.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[20]</td>
                <td>Output</td>
                <td>din_outbuf_instance.20.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[21]</td>
                <td>Output</td>
                <td>din_outbuf_instance.21.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[22]</td>
                <td>Output</td>
                <td>din_outbuf_instance.22.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[23]</td>
                <td>Output</td>
                <td>din_outbuf_instance.23.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[24]</td>
                <td>Output</td>
                <td>din_outbuf_instance.24.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[25]</td>
                <td>Output</td>
                <td>din_outbuf_instance.25.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[26]</td>
                <td>Output</td>
                <td>din_outbuf_instance.26.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[27]</td>
                <td>Output</td>
                <td>din_outbuf_instance.27.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[28]</td>
                <td>Output</td>
                <td>din_outbuf_instance.28.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[29]</td>
                <td>Output</td>
                <td>din_outbuf_instance.29.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[30]</td>
                <td>Output</td>
                <td>din_outbuf_instance.30.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[31]</td>
                <td>Output</td>
                <td>din_outbuf_instance.31.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[32]</td>
                <td>Output</td>
                <td>din_outbuf_instance.32.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[33]</td>
                <td>Output</td>
                <td>din_outbuf_instance.33.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[34]</td>
                <td>Output</td>
                <td>din_outbuf_instance.34.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[35]</td>
                <td>Output</td>
                <td>din_outbuf_instance.35.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[36]</td>
                <td>Output</td>
                <td>din_outbuf_instance.36.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[37]</td>
                <td>Output</td>
                <td>din_outbuf_instance.37.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[38]</td>
                <td>Output</td>
                <td>din_outbuf_instance.38.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DI_P[39]</td>
                <td>Output</td>
                <td>din_outbuf_instance.39.DDR_OUT_inst</td>
            </tr>
            <tr>
                <td>DO_P[0]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.0.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[1]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.1.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[2]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.2.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[3]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.3.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[4]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.4.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[5]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.5.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[6]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.6.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[7]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.7.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[8]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.8.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[9]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.9.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[10]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.10.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[11]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.11.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[12]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.12.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[13]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.13.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[14]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.14.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[15]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.15.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[16]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.16.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[17]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.17.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[18]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.18.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[19]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.19.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[20]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.20.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[21]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.21.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[22]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.22.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[23]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.23.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[24]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.24.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[25]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.25.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[26]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.26.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[27]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.27.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[28]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.28.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[29]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.29.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[30]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.30.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[31]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.31.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[32]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.32.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[33]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.33.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[34]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.34.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[35]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.35.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[36]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.36.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[37]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.37.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[38]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.38.DDR_IN_inst</td>
            </tr>
            <tr>
                <td>DO_P[39]</td>
                <td>Input</td>
                <td>dout_inbuf_instance.39.DDR_IN_inst</td>
            </tr>
        </table>
    </body>
</html>
