;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit OCPburst_SPI_memory : 
  module SPI : 
    input clock : Clock
    input reset : Reset
    output io : {flip ReadEnable : UInt<1>, flip WriteEnable : UInt<1>, flip Address : UInt<24>, flip WriteData : UInt<32>[4], flip ByteEnable : UInt<16>, ReadData : UInt<32>[4], DataValid : UInt<1>, WriteCompleted : UInt<1>, CE : UInt<1>, MOSI : UInt<1>, flip MISO : UInt<1>, CntReg : UInt<8>, PosReg : UInt<4>}
    
    io.CE <= UInt<1>("h01") @[SPI.scala 37:9]
    io.MOSI <= UInt<1>("h00") @[SPI.scala 38:11]
    io.DataValid <= UInt<1>("h00") @[SPI.scala 39:16]
    io.DataValid <= UInt<1>("h00") @[SPI.scala 41:16]
    io.ReadData[0] <= UInt<1>("h00") @[SPI.scala 42:18]
    io.ReadData[1] <= UInt<1>("h00") @[SPI.scala 43:18]
    io.ReadData[2] <= UInt<1>("h00") @[SPI.scala 44:18]
    io.ReadData[3] <= UInt<1>("h00") @[SPI.scala 45:18]
    io.WriteCompleted <= UInt<1>("h00") @[SPI.scala 47:21]
    reg StateReg : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[SPI.scala 50:25]
    reg SubStateReg : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[SPI.scala 53:28]
    reg CntReg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[SPI.scala 55:23]
    io.CntReg <= CntReg @[SPI.scala 56:13]
    reg TempAddress : UInt<24>, clock with : (reset => (reset, UInt<24>("h00"))) @[SPI.scala 63:28]
    reg PosReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SPI.scala 66:23]
    io.PosReg <= PosReg @[SPI.scala 67:13]
    wire Carry : UInt<1>[17] @[SPI.scala 69:19]
    Carry[0] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[1] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[2] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[3] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[4] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[5] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[6] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[7] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[8] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[9] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[10] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[11] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[12] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[13] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[14] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[15] <= UInt<1>("h00") @[SPI.scala 71:14]
    Carry[16] <= UInt<1>("h00") @[SPI.scala 71:14]
    node _T = eq(UInt<3>("h00"), StateReg) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      io.MOSI <= UInt<1>("h00") @[SPI.scala 76:15]
      io.CE <= UInt<1>("h01") @[SPI.scala 77:13]
      node _T_1 = add(CntReg, UInt<1>("h01")) @[SPI.scala 78:24]
      node _T_2 = tail(_T_1, 1) @[SPI.scala 78:24]
      CntReg <= _T_2 @[SPI.scala 78:14]
      node _T_3 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 80:19]
      when _T_3 : @[SPI.scala 80:28]
        CntReg <= UInt<1>("h00") @[SPI.scala 81:16]
        io.CE <= UInt<1>("h00") @[SPI.scala 82:15]
        StateReg <= UInt<3>("h01") @[SPI.scala 83:18]
        skip @[SPI.scala 80:28]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_4 = eq(UInt<3>("h01"), StateReg) @[Conditional.scala 37:30]
      when _T_4 : @[Conditional.scala 39:67]
        io.CE <= UInt<1>("h00") @[SPI.scala 88:13]
        node _T_5 = sub(UInt<3>("h07"), CntReg) @[SPI.scala 89:37]
        node _T_6 = tail(_T_5, 1) @[SPI.scala 89:37]
        node _T_7 = dshr(UInt<8>("h066"), _T_6) @[SPI.scala 89:32]
        node _T_8 = bits(_T_7, 0, 0) @[SPI.scala 89:32]
        io.MOSI <= _T_8 @[SPI.scala 89:15]
        node _T_9 = add(CntReg, UInt<1>("h01")) @[SPI.scala 90:24]
        node _T_10 = tail(_T_9, 1) @[SPI.scala 90:24]
        CntReg <= _T_10 @[SPI.scala 90:14]
        node _T_11 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 92:19]
        when _T_11 : @[SPI.scala 92:28]
          CntReg <= UInt<1>("h00") @[SPI.scala 93:16]
          io.MOSI <= UInt<1>("h00") @[SPI.scala 94:17]
          StateReg <= UInt<3>("h02") @[SPI.scala 95:18]
          skip @[SPI.scala 92:28]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_12 = eq(UInt<3>("h02"), StateReg) @[Conditional.scala 37:30]
        when _T_12 : @[Conditional.scala 39:67]
          io.CE <= UInt<1>("h01") @[SPI.scala 99:13]
          io.MOSI <= UInt<1>("h00") @[SPI.scala 100:15]
          node _T_13 = add(CntReg, UInt<1>("h01")) @[SPI.scala 101:24]
          node _T_14 = tail(_T_13, 1) @[SPI.scala 101:24]
          CntReg <= _T_14 @[SPI.scala 101:14]
          node _T_15 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 103:19]
          when _T_15 : @[SPI.scala 103:28]
            CntReg <= UInt<1>("h00") @[SPI.scala 104:16]
            io.MOSI <= UInt<1>("h00") @[SPI.scala 105:17]
            StateReg <= UInt<3>("h03") @[SPI.scala 106:18]
            skip @[SPI.scala 103:28]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_16 = eq(UInt<3>("h03"), StateReg) @[Conditional.scala 37:30]
          when _T_16 : @[Conditional.scala 39:67]
            io.CE <= UInt<1>("h00") @[SPI.scala 111:13]
            node _T_17 = sub(UInt<3>("h07"), CntReg) @[SPI.scala 112:31]
            node _T_18 = tail(_T_17, 1) @[SPI.scala 112:31]
            node _T_19 = dshr(UInt<8>("h099"), _T_18) @[SPI.scala 112:26]
            node _T_20 = bits(_T_19, 0, 0) @[SPI.scala 112:26]
            io.MOSI <= _T_20 @[SPI.scala 112:15]
            node _T_21 = add(CntReg, UInt<1>("h01")) @[SPI.scala 113:24]
            node _T_22 = tail(_T_21, 1) @[SPI.scala 113:24]
            CntReg <= _T_22 @[SPI.scala 113:14]
            node _T_23 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 115:19]
            when _T_23 : @[SPI.scala 115:28]
              CntReg <= UInt<1>("h00") @[SPI.scala 116:16]
              io.MOSI <= UInt<1>("h00") @[SPI.scala 117:17]
              when io.ReadEnable : @[SPI.scala 119:29]
                StateReg <= UInt<3>("h05") @[SPI.scala 120:20]
                skip @[SPI.scala 119:29]
              else : @[SPI.scala 122:36]
                when io.WriteEnable : @[SPI.scala 122:36]
                  StateReg <= UInt<3>("h06") @[SPI.scala 123:20]
                  skip @[SPI.scala 122:36]
                else : @[SPI.scala 125:21]
                  StateReg <= UInt<3>("h04") @[SPI.scala 126:20]
                  skip @[SPI.scala 125:21]
              skip @[SPI.scala 115:28]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_24 = eq(UInt<3>("h04"), StateReg) @[Conditional.scala 37:30]
            when _T_24 : @[Conditional.scala 39:67]
              io.CE <= UInt<1>("h01") @[SPI.scala 131:13]
              io.DataValid <= UInt<1>("h00") @[SPI.scala 132:20]
              SubStateReg <= UInt<3>("h00") @[SPI.scala 133:19]
              when io.ReadEnable : @[SPI.scala 135:27]
                StateReg <= UInt<3>("h05") @[SPI.scala 136:18]
                skip @[SPI.scala 135:27]
              else : @[SPI.scala 138:34]
                when io.WriteEnable : @[SPI.scala 138:34]
                  StateReg <= UInt<3>("h06") @[SPI.scala 139:18]
                  skip @[SPI.scala 138:34]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_25 = eq(UInt<3>("h05"), StateReg) @[Conditional.scala 37:30]
              when _T_25 : @[Conditional.scala 39:67]
                node _T_26 = eq(UInt<3>("h00"), SubStateReg) @[Conditional.scala 37:30]
                when _T_26 : @[Conditional.scala 40:58]
                  io.CE <= UInt<1>("h00") @[SPI.scala 145:17]
                  node _T_27 = sub(UInt<3>("h07"), CntReg) @[SPI.scala 146:37]
                  node _T_28 = tail(_T_27, 1) @[SPI.scala 146:37]
                  node _T_29 = dshr(UInt<8>("h03"), _T_28) @[SPI.scala 146:32]
                  node _T_30 = bits(_T_29, 0, 0) @[SPI.scala 146:32]
                  io.MOSI <= _T_30 @[SPI.scala 146:19]
                  node _T_31 = add(CntReg, UInt<1>("h01")) @[SPI.scala 147:28]
                  node _T_32 = tail(_T_31, 1) @[SPI.scala 147:28]
                  CntReg <= _T_32 @[SPI.scala 147:18]
                  SubStateReg <= UInt<3>("h00") @[SPI.scala 148:23]
                  node _T_33 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 150:23]
                  when _T_33 : @[SPI.scala 150:32]
                    CntReg <= UInt<1>("h00") @[SPI.scala 151:20]
                    SubStateReg <= UInt<3>("h01") @[SPI.scala 152:25]
                    skip @[SPI.scala 150:32]
                  skip @[Conditional.scala 40:58]
                else : @[Conditional.scala 39:67]
                  node _T_34 = eq(UInt<3>("h01"), SubStateReg) @[Conditional.scala 37:30]
                  when _T_34 : @[Conditional.scala 39:67]
                    io.CE <= UInt<1>("h00") @[SPI.scala 157:17]
                    node _T_35 = sub(UInt<5>("h018"), CntReg) @[SPI.scala 158:38]
                    node _T_36 = tail(_T_35, 1) @[SPI.scala 158:38]
                    node _T_37 = dshr(io.Address, _T_36) @[SPI.scala 158:32]
                    node _T_38 = bits(_T_37, 0, 0) @[SPI.scala 158:32]
                    io.MOSI <= _T_38 @[SPI.scala 158:19]
                    node _T_39 = add(CntReg, UInt<1>("h01")) @[SPI.scala 159:28]
                    node _T_40 = tail(_T_39, 1) @[SPI.scala 159:28]
                    CntReg <= _T_40 @[SPI.scala 159:18]
                    SubStateReg <= UInt<3>("h01") @[SPI.scala 160:23]
                    node _T_41 = eq(CntReg, UInt<5>("h017")) @[SPI.scala 162:23]
                    when _T_41 : @[SPI.scala 162:33]
                      CntReg <= UInt<1>("h00") @[SPI.scala 163:20]
                      SubStateReg <= UInt<3>("h03") @[SPI.scala 164:25]
                      skip @[SPI.scala 162:33]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_42 = eq(UInt<3>("h03"), SubStateReg) @[Conditional.scala 37:30]
                    when _T_42 : @[Conditional.scala 39:67]
                      io.CE <= UInt<1>("h00") @[SPI.scala 169:17]
                      reg hi : UInt<128>, clock with : (reset => (reset, UInt<128>("h00"))) @[SPI.scala 171:32]
                      node _T_43 = cat(hi, io.MISO) @[Cat.scala 30:58]
                      hi <= _T_43 @[SPI.scala 172:19]
                      node _T_44 = add(CntReg, UInt<1>("h01")) @[SPI.scala 174:28]
                      node _T_45 = tail(_T_44, 1) @[SPI.scala 174:28]
                      CntReg <= _T_45 @[SPI.scala 174:18]
                      node _T_46 = eq(CntReg, UInt<7>("h07f")) @[SPI.scala 175:23]
                      when _T_46 : @[SPI.scala 175:34]
                        node _T_47 = bits(hi, 127, 96) @[SPI.scala 176:38]
                        io.ReadData[0] <= _T_47 @[SPI.scala 176:28]
                        node _T_48 = bits(hi, 95, 64) @[SPI.scala 177:38]
                        io.ReadData[1] <= _T_48 @[SPI.scala 177:28]
                        node _T_49 = bits(hi, 63, 32) @[SPI.scala 178:38]
                        io.ReadData[2] <= _T_49 @[SPI.scala 178:28]
                        node _T_50 = bits(hi, 31, 0) @[SPI.scala 179:38]
                        io.ReadData[3] <= _T_50 @[SPI.scala 179:28]
                        io.DataValid <= UInt<1>("h01") @[SPI.scala 181:26]
                        StateReg <= UInt<3>("h04") @[SPI.scala 183:22]
                        skip @[SPI.scala 175:34]
                      skip @[Conditional.scala 39:67]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_51 = eq(UInt<3>("h06"), StateReg) @[Conditional.scala 37:30]
                when _T_51 : @[Conditional.scala 39:67]
                  io.CE <= UInt<1>("h00") @[SPI.scala 189:13]
                  SubStateReg <= UInt<3>("h04") @[SPI.scala 190:19]
                  node _T_52 = eq(UInt<3>("h04"), SubStateReg) @[Conditional.scala 37:30]
                  when _T_52 : @[Conditional.scala 40:58]
                    node _T_53 = eq(UInt<1>("h00"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_54 = bits(io.ByteEnable, 0, 0) @[SPI.scala 200:46]
                    node _T_55 = and(_T_53, _T_54) @[SPI.scala 200:30]
                    node _T_56 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_57 = and(_T_55, _T_56) @[SPI.scala 200:50]
                    when _T_57 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[1] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[0] : @[SPI.scala 204:33]
                        Carry[1] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_58 = gt(UInt<1>("h00"), PosReg) @[SPI.scala 207:28]
                        node _T_59 = bits(io.ByteEnable, 0, 0) @[SPI.scala 207:53]
                        node _T_60 = and(_T_58, _T_59) @[SPI.scala 207:37]
                        when _T_60 : @[SPI.scala 207:57]
                          node _T_61 = shl(UInt<1>("h00"), 3) @[SPI.scala 208:48]
                          node _T_62 = add(io.Address, _T_61) @[SPI.scala 208:41]
                          node _T_63 = tail(_T_62, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_63 @[SPI.scala 208:27]
                          PosReg <= UInt<1>("h00") @[SPI.scala 209:22]
                          Carry[1] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[1] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_64 = eq(UInt<1>("h01"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_65 = bits(io.ByteEnable, 1, 1) @[SPI.scala 200:46]
                    node _T_66 = and(_T_64, _T_65) @[SPI.scala 200:30]
                    node _T_67 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_68 = and(_T_66, _T_67) @[SPI.scala 200:50]
                    when _T_68 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[2] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[1] : @[SPI.scala 204:33]
                        Carry[2] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_69 = gt(UInt<1>("h01"), PosReg) @[SPI.scala 207:28]
                        node _T_70 = bits(io.ByteEnable, 1, 1) @[SPI.scala 207:53]
                        node _T_71 = and(_T_69, _T_70) @[SPI.scala 207:37]
                        when _T_71 : @[SPI.scala 207:57]
                          node _T_72 = shl(UInt<1>("h01"), 3) @[SPI.scala 208:48]
                          node _T_73 = add(io.Address, _T_72) @[SPI.scala 208:41]
                          node _T_74 = tail(_T_73, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_74 @[SPI.scala 208:27]
                          PosReg <= UInt<1>("h01") @[SPI.scala 209:22]
                          Carry[2] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[2] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_75 = eq(UInt<2>("h02"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_76 = bits(io.ByteEnable, 2, 2) @[SPI.scala 200:46]
                    node _T_77 = and(_T_75, _T_76) @[SPI.scala 200:30]
                    node _T_78 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_79 = and(_T_77, _T_78) @[SPI.scala 200:50]
                    when _T_79 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[3] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[2] : @[SPI.scala 204:33]
                        Carry[3] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_80 = gt(UInt<2>("h02"), PosReg) @[SPI.scala 207:28]
                        node _T_81 = bits(io.ByteEnable, 2, 2) @[SPI.scala 207:53]
                        node _T_82 = and(_T_80, _T_81) @[SPI.scala 207:37]
                        when _T_82 : @[SPI.scala 207:57]
                          node _T_83 = shl(UInt<2>("h02"), 3) @[SPI.scala 208:48]
                          node _T_84 = add(io.Address, _T_83) @[SPI.scala 208:41]
                          node _T_85 = tail(_T_84, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_85 @[SPI.scala 208:27]
                          PosReg <= UInt<2>("h02") @[SPI.scala 209:22]
                          Carry[3] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[3] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_86 = eq(UInt<2>("h03"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_87 = bits(io.ByteEnable, 3, 3) @[SPI.scala 200:46]
                    node _T_88 = and(_T_86, _T_87) @[SPI.scala 200:30]
                    node _T_89 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_90 = and(_T_88, _T_89) @[SPI.scala 200:50]
                    when _T_90 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[4] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[3] : @[SPI.scala 204:33]
                        Carry[4] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_91 = gt(UInt<2>("h03"), PosReg) @[SPI.scala 207:28]
                        node _T_92 = bits(io.ByteEnable, 3, 3) @[SPI.scala 207:53]
                        node _T_93 = and(_T_91, _T_92) @[SPI.scala 207:37]
                        when _T_93 : @[SPI.scala 207:57]
                          node _T_94 = shl(UInt<2>("h03"), 3) @[SPI.scala 208:48]
                          node _T_95 = add(io.Address, _T_94) @[SPI.scala 208:41]
                          node _T_96 = tail(_T_95, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_96 @[SPI.scala 208:27]
                          PosReg <= UInt<2>("h03") @[SPI.scala 209:22]
                          Carry[4] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[4] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_97 = eq(UInt<3>("h04"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_98 = bits(io.ByteEnable, 4, 4) @[SPI.scala 200:46]
                    node _T_99 = and(_T_97, _T_98) @[SPI.scala 200:30]
                    node _T_100 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_101 = and(_T_99, _T_100) @[SPI.scala 200:50]
                    when _T_101 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[5] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[4] : @[SPI.scala 204:33]
                        Carry[5] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_102 = gt(UInt<3>("h04"), PosReg) @[SPI.scala 207:28]
                        node _T_103 = bits(io.ByteEnable, 4, 4) @[SPI.scala 207:53]
                        node _T_104 = and(_T_102, _T_103) @[SPI.scala 207:37]
                        when _T_104 : @[SPI.scala 207:57]
                          node _T_105 = shl(UInt<3>("h04"), 3) @[SPI.scala 208:48]
                          node _T_106 = add(io.Address, _T_105) @[SPI.scala 208:41]
                          node _T_107 = tail(_T_106, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_107 @[SPI.scala 208:27]
                          PosReg <= UInt<3>("h04") @[SPI.scala 209:22]
                          Carry[5] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[5] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_108 = eq(UInt<3>("h05"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_109 = bits(io.ByteEnable, 5, 5) @[SPI.scala 200:46]
                    node _T_110 = and(_T_108, _T_109) @[SPI.scala 200:30]
                    node _T_111 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_112 = and(_T_110, _T_111) @[SPI.scala 200:50]
                    when _T_112 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[6] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[5] : @[SPI.scala 204:33]
                        Carry[6] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_113 = gt(UInt<3>("h05"), PosReg) @[SPI.scala 207:28]
                        node _T_114 = bits(io.ByteEnable, 5, 5) @[SPI.scala 207:53]
                        node _T_115 = and(_T_113, _T_114) @[SPI.scala 207:37]
                        when _T_115 : @[SPI.scala 207:57]
                          node _T_116 = shl(UInt<3>("h05"), 3) @[SPI.scala 208:48]
                          node _T_117 = add(io.Address, _T_116) @[SPI.scala 208:41]
                          node _T_118 = tail(_T_117, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_118 @[SPI.scala 208:27]
                          PosReg <= UInt<3>("h05") @[SPI.scala 209:22]
                          Carry[6] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[6] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_119 = eq(UInt<3>("h06"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_120 = bits(io.ByteEnable, 6, 6) @[SPI.scala 200:46]
                    node _T_121 = and(_T_119, _T_120) @[SPI.scala 200:30]
                    node _T_122 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_123 = and(_T_121, _T_122) @[SPI.scala 200:50]
                    when _T_123 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[7] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[6] : @[SPI.scala 204:33]
                        Carry[7] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_124 = gt(UInt<3>("h06"), PosReg) @[SPI.scala 207:28]
                        node _T_125 = bits(io.ByteEnable, 6, 6) @[SPI.scala 207:53]
                        node _T_126 = and(_T_124, _T_125) @[SPI.scala 207:37]
                        when _T_126 : @[SPI.scala 207:57]
                          node _T_127 = shl(UInt<3>("h06"), 3) @[SPI.scala 208:48]
                          node _T_128 = add(io.Address, _T_127) @[SPI.scala 208:41]
                          node _T_129 = tail(_T_128, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_129 @[SPI.scala 208:27]
                          PosReg <= UInt<3>("h06") @[SPI.scala 209:22]
                          Carry[7] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[7] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_130 = eq(UInt<3>("h07"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_131 = bits(io.ByteEnable, 7, 7) @[SPI.scala 200:46]
                    node _T_132 = and(_T_130, _T_131) @[SPI.scala 200:30]
                    node _T_133 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_134 = and(_T_132, _T_133) @[SPI.scala 200:50]
                    when _T_134 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[8] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[7] : @[SPI.scala 204:33]
                        Carry[8] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_135 = gt(UInt<3>("h07"), PosReg) @[SPI.scala 207:28]
                        node _T_136 = bits(io.ByteEnable, 7, 7) @[SPI.scala 207:53]
                        node _T_137 = and(_T_135, _T_136) @[SPI.scala 207:37]
                        when _T_137 : @[SPI.scala 207:57]
                          node _T_138 = shl(UInt<3>("h07"), 3) @[SPI.scala 208:48]
                          node _T_139 = add(io.Address, _T_138) @[SPI.scala 208:41]
                          node _T_140 = tail(_T_139, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_140 @[SPI.scala 208:27]
                          PosReg <= UInt<3>("h07") @[SPI.scala 209:22]
                          Carry[8] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[8] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_141 = eq(UInt<4>("h08"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_142 = bits(io.ByteEnable, 8, 8) @[SPI.scala 200:46]
                    node _T_143 = and(_T_141, _T_142) @[SPI.scala 200:30]
                    node _T_144 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_145 = and(_T_143, _T_144) @[SPI.scala 200:50]
                    when _T_145 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[9] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[8] : @[SPI.scala 204:33]
                        Carry[9] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_146 = gt(UInt<4>("h08"), PosReg) @[SPI.scala 207:28]
                        node _T_147 = bits(io.ByteEnable, 8, 8) @[SPI.scala 207:53]
                        node _T_148 = and(_T_146, _T_147) @[SPI.scala 207:37]
                        when _T_148 : @[SPI.scala 207:57]
                          node _T_149 = shl(UInt<4>("h08"), 3) @[SPI.scala 208:48]
                          node _T_150 = add(io.Address, _T_149) @[SPI.scala 208:41]
                          node _T_151 = tail(_T_150, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_151 @[SPI.scala 208:27]
                          PosReg <= UInt<4>("h08") @[SPI.scala 209:22]
                          Carry[9] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[9] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_152 = eq(UInt<4>("h09"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_153 = bits(io.ByteEnable, 9, 9) @[SPI.scala 200:46]
                    node _T_154 = and(_T_152, _T_153) @[SPI.scala 200:30]
                    node _T_155 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_156 = and(_T_154, _T_155) @[SPI.scala 200:50]
                    when _T_156 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[10] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[9] : @[SPI.scala 204:33]
                        Carry[10] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_157 = gt(UInt<4>("h09"), PosReg) @[SPI.scala 207:28]
                        node _T_158 = bits(io.ByteEnable, 9, 9) @[SPI.scala 207:53]
                        node _T_159 = and(_T_157, _T_158) @[SPI.scala 207:37]
                        when _T_159 : @[SPI.scala 207:57]
                          node _T_160 = shl(UInt<4>("h09"), 3) @[SPI.scala 208:48]
                          node _T_161 = add(io.Address, _T_160) @[SPI.scala 208:41]
                          node _T_162 = tail(_T_161, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_162 @[SPI.scala 208:27]
                          PosReg <= UInt<4>("h09") @[SPI.scala 209:22]
                          Carry[10] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[10] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_163 = eq(UInt<4>("h0a"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_164 = bits(io.ByteEnable, 10, 10) @[SPI.scala 200:46]
                    node _T_165 = and(_T_163, _T_164) @[SPI.scala 200:30]
                    node _T_166 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_167 = and(_T_165, _T_166) @[SPI.scala 200:50]
                    when _T_167 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[11] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[10] : @[SPI.scala 204:33]
                        Carry[11] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_168 = gt(UInt<4>("h0a"), PosReg) @[SPI.scala 207:28]
                        node _T_169 = bits(io.ByteEnable, 10, 10) @[SPI.scala 207:53]
                        node _T_170 = and(_T_168, _T_169) @[SPI.scala 207:37]
                        when _T_170 : @[SPI.scala 207:57]
                          node _T_171 = shl(UInt<4>("h0a"), 3) @[SPI.scala 208:48]
                          node _T_172 = add(io.Address, _T_171) @[SPI.scala 208:41]
                          node _T_173 = tail(_T_172, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_173 @[SPI.scala 208:27]
                          PosReg <= UInt<4>("h0a") @[SPI.scala 209:22]
                          Carry[11] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[11] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_174 = eq(UInt<4>("h0b"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_175 = bits(io.ByteEnable, 11, 11) @[SPI.scala 200:46]
                    node _T_176 = and(_T_174, _T_175) @[SPI.scala 200:30]
                    node _T_177 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_178 = and(_T_176, _T_177) @[SPI.scala 200:50]
                    when _T_178 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[12] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[11] : @[SPI.scala 204:33]
                        Carry[12] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_179 = gt(UInt<4>("h0b"), PosReg) @[SPI.scala 207:28]
                        node _T_180 = bits(io.ByteEnable, 11, 11) @[SPI.scala 207:53]
                        node _T_181 = and(_T_179, _T_180) @[SPI.scala 207:37]
                        when _T_181 : @[SPI.scala 207:57]
                          node _T_182 = shl(UInt<4>("h0b"), 3) @[SPI.scala 208:48]
                          node _T_183 = add(io.Address, _T_182) @[SPI.scala 208:41]
                          node _T_184 = tail(_T_183, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_184 @[SPI.scala 208:27]
                          PosReg <= UInt<4>("h0b") @[SPI.scala 209:22]
                          Carry[12] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[12] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_185 = eq(UInt<4>("h0c"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_186 = bits(io.ByteEnable, 12, 12) @[SPI.scala 200:46]
                    node _T_187 = and(_T_185, _T_186) @[SPI.scala 200:30]
                    node _T_188 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_189 = and(_T_187, _T_188) @[SPI.scala 200:50]
                    when _T_189 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[13] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[12] : @[SPI.scala 204:33]
                        Carry[13] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_190 = gt(UInt<4>("h0c"), PosReg) @[SPI.scala 207:28]
                        node _T_191 = bits(io.ByteEnable, 12, 12) @[SPI.scala 207:53]
                        node _T_192 = and(_T_190, _T_191) @[SPI.scala 207:37]
                        when _T_192 : @[SPI.scala 207:57]
                          node _T_193 = shl(UInt<4>("h0c"), 3) @[SPI.scala 208:48]
                          node _T_194 = add(io.Address, _T_193) @[SPI.scala 208:41]
                          node _T_195 = tail(_T_194, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_195 @[SPI.scala 208:27]
                          PosReg <= UInt<4>("h0c") @[SPI.scala 209:22]
                          Carry[13] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[13] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_196 = eq(UInt<4>("h0d"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_197 = bits(io.ByteEnable, 13, 13) @[SPI.scala 200:46]
                    node _T_198 = and(_T_196, _T_197) @[SPI.scala 200:30]
                    node _T_199 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_200 = and(_T_198, _T_199) @[SPI.scala 200:50]
                    when _T_200 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[14] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[13] : @[SPI.scala 204:33]
                        Carry[14] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_201 = gt(UInt<4>("h0d"), PosReg) @[SPI.scala 207:28]
                        node _T_202 = bits(io.ByteEnable, 13, 13) @[SPI.scala 207:53]
                        node _T_203 = and(_T_201, _T_202) @[SPI.scala 207:37]
                        when _T_203 : @[SPI.scala 207:57]
                          node _T_204 = shl(UInt<4>("h0d"), 3) @[SPI.scala 208:48]
                          node _T_205 = add(io.Address, _T_204) @[SPI.scala 208:41]
                          node _T_206 = tail(_T_205, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_206 @[SPI.scala 208:27]
                          PosReg <= UInt<4>("h0d") @[SPI.scala 209:22]
                          Carry[14] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[14] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_207 = eq(UInt<4>("h0e"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_208 = bits(io.ByteEnable, 14, 14) @[SPI.scala 200:46]
                    node _T_209 = and(_T_207, _T_208) @[SPI.scala 200:30]
                    node _T_210 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_211 = and(_T_209, _T_210) @[SPI.scala 200:50]
                    when _T_211 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[15] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[14] : @[SPI.scala 204:33]
                        Carry[15] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_212 = gt(UInt<4>("h0e"), PosReg) @[SPI.scala 207:28]
                        node _T_213 = bits(io.ByteEnable, 14, 14) @[SPI.scala 207:53]
                        node _T_214 = and(_T_212, _T_213) @[SPI.scala 207:37]
                        when _T_214 : @[SPI.scala 207:57]
                          node _T_215 = shl(UInt<4>("h0e"), 3) @[SPI.scala 208:48]
                          node _T_216 = add(io.Address, _T_215) @[SPI.scala 208:41]
                          node _T_217 = tail(_T_216, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_217 @[SPI.scala 208:27]
                          PosReg <= UInt<4>("h0e") @[SPI.scala 209:22]
                          Carry[15] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[15] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    node _T_218 = eq(UInt<4>("h0f"), UInt<1>("h00")) @[SPI.scala 200:22]
                    node _T_219 = bits(io.ByteEnable, 15, 15) @[SPI.scala 200:46]
                    node _T_220 = and(_T_218, _T_219) @[SPI.scala 200:30]
                    node _T_221 = eq(PosReg, UInt<1>("h00")) @[SPI.scala 200:60]
                    node _T_222 = and(_T_220, _T_221) @[SPI.scala 200:50]
                    when _T_222 : @[SPI.scala 200:68]
                      TempAddress <= io.Address @[SPI.scala 201:27]
                      Carry[16] <= UInt<1>("h01") @[SPI.scala 202:28]
                      skip @[SPI.scala 200:68]
                    else : @[SPI.scala 204:33]
                      when Carry[15] : @[SPI.scala 204:33]
                        Carry[16] <= UInt<1>("h01") @[SPI.scala 205:28]
                        skip @[SPI.scala 204:33]
                      else : @[SPI.scala 207:57]
                        node _T_223 = gt(UInt<4>("h0f"), PosReg) @[SPI.scala 207:28]
                        node _T_224 = bits(io.ByteEnable, 15, 15) @[SPI.scala 207:53]
                        node _T_225 = and(_T_223, _T_224) @[SPI.scala 207:37]
                        when _T_225 : @[SPI.scala 207:57]
                          node _T_226 = shl(UInt<4>("h0f"), 3) @[SPI.scala 208:48]
                          node _T_227 = add(io.Address, _T_226) @[SPI.scala 208:41]
                          node _T_228 = tail(_T_227, 1) @[SPI.scala 208:41]
                          TempAddress <= _T_228 @[SPI.scala 208:27]
                          PosReg <= UInt<4>("h0f") @[SPI.scala 209:22]
                          Carry[16] <= UInt<1>("h01") @[SPI.scala 210:28]
                          skip @[SPI.scala 207:57]
                        else : @[SPI.scala 212:24]
                          Carry[16] <= UInt<1>("h00") @[SPI.scala 213:28]
                          skip @[SPI.scala 212:24]
                    SubStateReg <= UInt<3>("h00") @[SPI.scala 217:23]
                    skip @[Conditional.scala 40:58]
                  else : @[Conditional.scala 39:67]
                    node _T_229 = eq(UInt<3>("h00"), SubStateReg) @[Conditional.scala 37:30]
                    when _T_229 : @[Conditional.scala 39:67]
                      io.CE <= UInt<1>("h00") @[SPI.scala 220:17]
                      node _T_230 = sub(UInt<3>("h07"), CntReg) @[SPI.scala 221:38]
                      node _T_231 = tail(_T_230, 1) @[SPI.scala 221:38]
                      node _T_232 = dshr(UInt<8>("h02"), _T_231) @[SPI.scala 221:33]
                      node _T_233 = bits(_T_232, 0, 0) @[SPI.scala 221:33]
                      io.MOSI <= _T_233 @[SPI.scala 221:19]
                      node _T_234 = add(CntReg, UInt<1>("h01")) @[SPI.scala 222:28]
                      node _T_235 = tail(_T_234, 1) @[SPI.scala 222:28]
                      CntReg <= _T_235 @[SPI.scala 222:18]
                      SubStateReg <= UInt<3>("h00") @[SPI.scala 223:23]
                      node _T_236 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 225:23]
                      when _T_236 : @[SPI.scala 225:32]
                        CntReg <= UInt<1>("h00") @[SPI.scala 226:20]
                        SubStateReg <= UInt<3>("h01") @[SPI.scala 227:25]
                        skip @[SPI.scala 225:32]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_237 = eq(UInt<3>("h01"), SubStateReg) @[Conditional.scala 37:30]
                      when _T_237 : @[Conditional.scala 39:67]
                        node _T_238 = sub(UInt<5>("h017"), CntReg) @[SPI.scala 231:39]
                        node _T_239 = tail(_T_238, 1) @[SPI.scala 231:39]
                        node _T_240 = dshr(TempAddress, _T_239) @[SPI.scala 231:33]
                        node _T_241 = bits(_T_240, 0, 0) @[SPI.scala 231:33]
                        io.MOSI <= _T_241 @[SPI.scala 231:19]
                        node _T_242 = add(CntReg, UInt<1>("h01")) @[SPI.scala 233:28]
                        node _T_243 = tail(_T_242, 1) @[SPI.scala 233:28]
                        CntReg <= _T_243 @[SPI.scala 233:18]
                        SubStateReg <= UInt<3>("h01") @[SPI.scala 234:23]
                        node _T_244 = eq(CntReg, UInt<5>("h017")) @[SPI.scala 236:23]
                        when _T_244 : @[SPI.scala 236:32]
                          CntReg <= UInt<1>("h00") @[SPI.scala 237:20]
                          SubStateReg <= UInt<3>("h02") @[SPI.scala 238:25]
                          skip @[SPI.scala 236:32]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_245 = eq(UInt<3>("h02"), SubStateReg) @[Conditional.scala 37:30]
                        when _T_245 : @[Conditional.scala 39:67]
                          node _T_246 = bits(CntReg, 7, 5) @[SPI.scala 242:41]
                          node _T_247 = bits(_T_246, 1, 0)
                          node _T_248 = bits(CntReg, 4, 0) @[SPI.scala 242:61]
                          node _T_249 = sub(UInt<5>("h01f"), _T_248) @[SPI.scala 242:53]
                          node _T_250 = tail(_T_249, 1) @[SPI.scala 242:53]
                          node _T_251 = dshr(io.WriteData[_T_247], _T_250) @[SPI.scala 242:47]
                          node _T_252 = bits(_T_251, 0, 0) @[SPI.scala 242:47]
                          io.MOSI <= _T_252 @[SPI.scala 242:19]
                          node _T_253 = add(CntReg, UInt<1>("h01")) @[SPI.scala 243:28]
                          node _T_254 = tail(_T_253, 1) @[SPI.scala 243:28]
                          CntReg <= _T_254 @[SPI.scala 243:18]
                          SubStateReg <= UInt<3>("h02") @[SPI.scala 244:23]
                          node _T_255 = eq(CntReg, UInt<3>("h07")) @[SPI.scala 246:23]
                          when _T_255 : @[SPI.scala 246:32]
                            node _T_256 = add(PosReg, UInt<1>("h01")) @[SPI.scala 247:30]
                            node _T_257 = tail(_T_256, 1) @[SPI.scala 247:30]
                            PosReg <= _T_257 @[SPI.scala 247:20]
                            CntReg <= UInt<1>("h00") @[SPI.scala 248:20]
                            node _T_258 = add(PosReg, UInt<1>("h01")) @[SPI.scala 250:40]
                            node _T_259 = tail(_T_258, 1) @[SPI.scala 250:40]
                            node _T_260 = dshr(io.ByteEnable, _T_259) @[SPI.scala 250:32]
                            node _T_261 = bits(_T_260, 0, 0) @[SPI.scala 250:32]
                            node _T_262 = eq(_T_261, UInt<1>("h00")) @[SPI.scala 250:18]
                            when _T_262 : @[SPI.scala 250:48]
                              CntReg <= UInt<1>("h00") @[SPI.scala 251:22]
                              io.CE <= UInt<1>("h01") @[SPI.scala 252:21]
                              skip @[SPI.scala 250:48]
                            skip @[SPI.scala 246:32]
                          node _T_263 = shl(PosReg, 3) @[SPI.scala 256:34]
                          node _T_264 = add(CntReg, _T_263) @[SPI.scala 256:24]
                          node _T_265 = tail(_T_264, 1) @[SPI.scala 256:24]
                          node _T_266 = eq(_T_265, UInt<7>("h07f")) @[SPI.scala 256:48]
                          when _T_266 : @[SPI.scala 256:59]
                            CntReg <= UInt<1>("h00") @[SPI.scala 257:20]
                            PosReg <= UInt<1>("h00") @[SPI.scala 258:20]
                            io.WriteCompleted <= UInt<1>("h01") @[SPI.scala 259:31]
                            StateReg <= UInt<3>("h04") @[SPI.scala 260:22]
                            skip @[SPI.scala 256:59]
                          skip @[Conditional.scala 39:67]
                  skip @[Conditional.scala 39:67]
    
  module OCPburst_SPI_memory : 
    input clock : Clock
    input reset : UInt<1>
    output io : {OCP_interface : {flip M : {Cmd : UInt<3>, Addr : UInt<24>, Data : UInt<32>, DataValid : UInt<1>, DataByteEn : UInt<4>}, S : {Resp : UInt<2>, Data : UInt<32>, CmdAccept : UInt<1>, DataAccept : UInt<1>}}, CE : UInt<1>, MOSI : UInt<1>, flip MISO : UInt<1>, SR : UInt<4>, CntReg : UInt<8>, SPI_DATA_VALID : UInt<1>, SPI_write_complete : UInt<1>, SPI_CntReg : UInt<8>, SPI_POS_REG : UInt<4>}
    
    io.OCP_interface.S.Resp <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 27:27]
    io.OCP_interface.S.CmdAccept <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 28:32]
    io.OCP_interface.S.DataAccept <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 29:33]
    io.OCP_interface.S.Data <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 30:27]
    inst SPI of SPI @[OCPburst_SPI_memory.scala 33:19]
    SPI.clock <= clock
    SPI.reset <= reset
    SPI.io.WriteData[0] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 35:25]
    SPI.io.WriteData[1] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 35:25]
    SPI.io.WriteData[2] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 35:25]
    SPI.io.WriteData[3] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 35:25]
    SPI.io.Address <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 38:18]
    SPI.io.ReadEnable <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 39:21]
    SPI.io.WriteEnable <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 40:22]
    SPI.io.ByteEnable <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 41:21]
    io.SPI_DATA_VALID <= SPI.io.DataValid @[OCPburst_SPI_memory.scala 43:21]
    io.SPI_write_complete <= SPI.io.WriteCompleted @[OCPburst_SPI_memory.scala 44:25]
    io.SPI_CntReg <= SPI.io.CntReg @[OCPburst_SPI_memory.scala 45:17]
    io.SPI_POS_REG <= SPI.io.PosReg @[OCPburst_SPI_memory.scala 46:18]
    io.MOSI <= SPI.io.MOSI @[OCPburst_SPI_memory.scala 48:11]
    io.CE <= SPI.io.CE @[OCPburst_SPI_memory.scala 49:9]
    SPI.io.MISO <= io.MISO @[OCPburst_SPI_memory.scala 50:15]
    reg slave_resp : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[OCPburst_SPI_memory.scala 52:27]
    io.OCP_interface.S.Resp <= slave_resp @[OCPburst_SPI_memory.scala 53:27]
    reg StateReg : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[OCPburst_SPI_memory.scala 56:25]
    io.SR <= StateReg @[OCPburst_SPI_memory.scala 57:9]
    reg CntReg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[OCPburst_SPI_memory.scala 59:23]
    io.CntReg <= CntReg @[OCPburst_SPI_memory.scala 60:13]
    reg WriteData : UInt<32>[4], clock @[OCPburst_SPI_memory.scala 62:22]
    reg WriteByteEN : UInt<4>[4], clock @[OCPburst_SPI_memory.scala 63:24]
    node _T = eq(UInt<3>("h00"), StateReg) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      slave_resp <= UInt<2>("h00") @[OCPburst_SPI_memory.scala 67:18]
      node _T_1 = eq(UInt<3>("h01"), io.OCP_interface.M.Cmd) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 40:58]
        CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 70:18]
        StateReg <= UInt<3>("h02") @[OCPburst_SPI_memory.scala 71:20]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_2 = eq(UInt<3>("h02"), io.OCP_interface.M.Cmd) @[Conditional.scala 37:30]
        when _T_2 : @[Conditional.scala 39:67]
          CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 74:18]
          StateReg <= UInt<3>("h01") @[OCPburst_SPI_memory.scala 75:20]
          skip @[Conditional.scala 39:67]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_3 = eq(UInt<3>("h01"), StateReg) @[Conditional.scala 37:30]
      when _T_3 : @[Conditional.scala 39:67]
        SPI.io.Address <= io.OCP_interface.M.Addr @[OCPburst_SPI_memory.scala 80:22]
        SPI.io.ReadEnable <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 81:25]
        io.OCP_interface.S.CmdAccept <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 82:36]
        when SPI.io.DataValid : @[OCPburst_SPI_memory.scala 84:29]
          CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 85:16]
          StateReg <= UInt<3>("h03") @[OCPburst_SPI_memory.scala 86:18]
          skip @[OCPburst_SPI_memory.scala 84:29]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_4 = eq(UInt<3>("h03"), StateReg) @[Conditional.scala 37:30]
        when _T_4 : @[Conditional.scala 39:67]
          node _T_5 = bits(CntReg, 1, 0)
          io.OCP_interface.S.Data <= SPI.io.ReadData[_T_5] @[OCPburst_SPI_memory.scala 90:31]
          node _T_6 = add(CntReg, UInt<1>("h01")) @[OCPburst_SPI_memory.scala 91:24]
          node _T_7 = tail(_T_6, 1) @[OCPburst_SPI_memory.scala 91:24]
          CntReg <= _T_7 @[OCPburst_SPI_memory.scala 91:14]
          SPI.io.ReadEnable <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 92:25]
          io.OCP_interface.S.Resp <= UInt<2>("h01") @[OCPburst_SPI_memory.scala 93:31]
          node _T_8 = eq(CntReg, UInt<2>("h03")) @[OCPburst_SPI_memory.scala 95:19]
          when _T_8 : @[OCPburst_SPI_memory.scala 95:28]
            CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 96:16]
            StateReg <= UInt<3>("h00") @[OCPburst_SPI_memory.scala 97:18]
            skip @[OCPburst_SPI_memory.scala 95:28]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_9 = eq(UInt<3>("h02"), StateReg) @[Conditional.scala 37:30]
          when _T_9 : @[Conditional.scala 39:67]
            node _T_10 = eq(CntReg, UInt<1>("h00")) @[OCPburst_SPI_memory.scala 101:19]
            when _T_10 : @[OCPburst_SPI_memory.scala 101:27]
              io.OCP_interface.S.CmdAccept <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 102:38]
              skip @[OCPburst_SPI_memory.scala 101:27]
            else : @[OCPburst_SPI_memory.scala 103:18]
              io.OCP_interface.S.CmdAccept <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 104:38]
              skip @[OCPburst_SPI_memory.scala 103:18]
            io.OCP_interface.S.DataAccept <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 106:37]
            node _T_11 = bits(io.OCP_interface.M.DataValid, 0, 0) @[OCPburst_SPI_memory.scala 108:47]
            when _T_11 : @[OCPburst_SPI_memory.scala 108:51]
              node _T_12 = bits(CntReg, 1, 0)
              WriteData[_T_12] <= io.OCP_interface.M.Data @[OCPburst_SPI_memory.scala 109:27]
              node _T_13 = bits(CntReg, 1, 0)
              WriteByteEN[_T_13] <= io.OCP_interface.M.DataByteEn @[OCPburst_SPI_memory.scala 110:29]
              node _T_14 = add(CntReg, UInt<1>("h01")) @[OCPburst_SPI_memory.scala 111:26]
              node _T_15 = tail(_T_14, 1) @[OCPburst_SPI_memory.scala 111:26]
              CntReg <= _T_15 @[OCPburst_SPI_memory.scala 111:16]
              skip @[OCPburst_SPI_memory.scala 108:51]
            node _T_16 = eq(CntReg, UInt<2>("h03")) @[OCPburst_SPI_memory.scala 114:19]
            when _T_16 : @[OCPburst_SPI_memory.scala 114:28]
              CntReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 115:16]
              StateReg <= UInt<3>("h04") @[OCPburst_SPI_memory.scala 116:18]
              skip @[OCPburst_SPI_memory.scala 114:28]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_17 = eq(UInt<3>("h04"), StateReg) @[Conditional.scala 37:30]
            when _T_17 : @[Conditional.scala 39:67]
              SPI.io.Address <= io.OCP_interface.M.Addr @[OCPburst_SPI_memory.scala 120:22]
              SPI.io.WriteEnable <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 121:26]
              SPI.io.WriteData[0] <= WriteData[0] @[OCPburst_SPI_memory.scala 123:24]
              SPI.io.WriteData[1] <= WriteData[1] @[OCPburst_SPI_memory.scala 123:24]
              SPI.io.WriteData[2] <= WriteData[2] @[OCPburst_SPI_memory.scala 123:24]
              SPI.io.WriteData[3] <= WriteData[3] @[OCPburst_SPI_memory.scala 123:24]
              node _T_18 = shl(WriteByteEN[3], 12) @[OCPburst_SPI_memory.scala 124:44]
              node _T_19 = shl(WriteByteEN[2], 8) @[OCPburst_SPI_memory.scala 124:76]
              node _T_20 = add(_T_18, _T_19) @[OCPburst_SPI_memory.scala 124:58]
              node _T_21 = tail(_T_20, 1) @[OCPburst_SPI_memory.scala 124:58]
              node _T_22 = shl(WriteByteEN[1], 4) @[OCPburst_SPI_memory.scala 124:107]
              node _T_23 = add(_T_21, _T_22) @[OCPburst_SPI_memory.scala 124:89]
              node _T_24 = tail(_T_23, 1) @[OCPburst_SPI_memory.scala 124:89]
              node _T_25 = add(_T_24, WriteByteEN[0]) @[OCPburst_SPI_memory.scala 124:120]
              node _T_26 = tail(_T_25, 1) @[OCPburst_SPI_memory.scala 124:120]
              SPI.io.ByteEnable <= _T_26 @[OCPburst_SPI_memory.scala 124:25]
              when SPI.io.WriteCompleted : @[OCPburst_SPI_memory.scala 126:35]
                slave_resp <= UInt<2>("h01") @[OCPburst_SPI_memory.scala 127:20]
                StateReg <= UInt<3>("h00") @[OCPburst_SPI_memory.scala 128:18]
                skip @[OCPburst_SPI_memory.scala 126:35]
              skip @[Conditional.scala 39:67]
    
