{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518653363823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518653363826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 18:09:23 2018 " "Processing started: Wed Feb 14 18:09:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518653363826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518653363826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_task4 -c asu_32bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_task4 -c asu_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518653363826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518653364403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518653364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece 371/ece-371/lab 1/task 1/clg_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ece 371/ece-371/lab 1/task 1/clg_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clg_4bit-dataflow " "Found design unit 1: clg_4bit-dataflow" {  } { { "../../Lab 1/Task 1/clg_4bit.vhd" "" { Text "H:/ECE 371/ECE-371/Lab 1/Task 1/clg_4bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518653376935 ""} { "Info" "ISGN_ENTITY_NAME" "1 clg_4bit " "Found entity 1: clg_4bit" {  } { { "../../Lab 1/Task 1/clg_4bit.vhd" "" { Text "H:/ECE 371/ECE-371/Lab 1/Task 1/clg_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518653376935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518653376935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece 371/ece-371/lab 5/task 1/clg_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ece 371/ece-371/lab 5/task 1/clg_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clg_2bit-dataflow " "Found design unit 1: clg_2bit-dataflow" {  } { { "../task 1/clg_2bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 1/clg_2bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518653376977 ""} { "Info" "ISGN_ENTITY_NAME" "1 clg_2bit " "Found entity 1: clg_2bit" {  } { { "../task 1/clg_2bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 1/clg_2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518653376977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518653376977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece 371/ece-371/lab 5/task 1/cla_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ece 371/ece-371/lab 5/task 1/cla_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_2bit-mixed " "Found design unit 1: cla_2bit-mixed" {  } { { "../task 1/cla_2bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 1/cla_2bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518653376986 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_2bit " "Found entity 1: cla_2bit" {  } { { "../task 1/cla_2bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 1/cla_2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518653376986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518653376986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece 371/ece-371/lab 5/task 1/cla_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ece 371/ece-371/lab 5/task 1/cla_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_8bit-structure " "Found design unit 1: cla_8bit-structure" {  } { { "../task 1/cla_8bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 1/cla_8bit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518653376996 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_8bit " "Found entity 1: cla_8bit" {  } { { "../task 1/cla_8bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 1/cla_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518653376996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518653376996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece 371/ece-371/lab 5/task 2/cla_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ece 371/ece-371/lab 5/task 2/cla_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_32bit-structure " "Found design unit 1: cla_32bit-structure" {  } { { "../task 2/cla_32bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 2/cla_32bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518653377014 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_32bit " "Found entity 1: cla_32bit" {  } { { "../task 2/cla_32bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 2/cla_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518653377014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518653377014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asu_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asu_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asu_32bit-mixed " "Found design unit 1: asu_32bit-mixed" {  } { { "asu_32bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 4/asu_32bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518653377028 ""} { "Info" "ISGN_ENTITY_NAME" "1 asu_32bit " "Found entity 1: asu_32bit" {  } { { "asu_32bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 4/asu_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518653377028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518653377028 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "result asu_32bit.vhd(33) " "VHDL Interface Declaration error in asu_32bit.vhd(33): interface object \"result\" of mode out cannot be read. Change object mode to buffer." {  } { { "asu_32bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 4/asu_32bit.vhd" 33 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1518653377029 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518653377245 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 14 18:09:37 2018 " "Processing ended: Wed Feb 14 18:09:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518653377245 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518653377245 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518653377245 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518653377245 ""}
