
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004458  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084458  00084458  00014458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000af0  20070000  00084460  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000250  20070af0  00084f50  00020af0  2**2
                  ALLOC
  4 .stack        00002000  20070d40  000851a0  00020af0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020af0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b19  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001d869  00000000  00000000  00020b72  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004318  00000000  00000000  0003e3db  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006956  00000000  00000000  000426f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000de8  00000000  00000000  00049049  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d78  00000000  00000000  00049e31  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001bf7c  00000000  00000000  0004aba9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001361a  00000000  00000000  00066b25  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006bcdf  00000000  00000000  0007a13f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002c44  00000000  00000000  000e5e20  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	40 2d 07 20 49 0f 08 00 45 0f 08 00 45 0f 08 00     @-. I...E...E...
   80010:	45 0f 08 00 45 0f 08 00 45 0f 08 00 00 00 00 00     E...E...E.......
	...
   8002c:	a1 06 08 00 45 0f 08 00 00 00 00 00 d9 06 08 00     ....E...........
   8003c:	15 07 08 00 45 0f 08 00 45 0f 08 00 45 0f 08 00     ....E...E...E...
   8004c:	45 0f 08 00 45 0f 08 00 45 0f 08 00 45 0f 08 00     E...E...E...E...
   8005c:	45 0f 08 00 45 0f 08 00 45 0f 08 00 00 00 00 00     E...E...E.......
   8006c:	b9 0d 08 00 cd 0d 08 00 e1 0d 08 00 f5 0d 08 00     ................
	...
   80084:	99 03 08 00 45 0f 08 00 45 0f 08 00 45 0f 08 00     ....E...E...E...
   80094:	45 0f 08 00 45 0f 08 00 45 0f 08 00 45 0f 08 00     E...E...E...E...
   800a4:	00 00 00 00 45 0f 08 00 45 0f 08 00 45 0f 08 00     ....E...E...E...
   800b4:	45 0f 08 00 d5 05 08 00 45 0f 08 00 45 0f 08 00     E.......E...E...
   800c4:	45 0f 08 00 45 0f 08 00 45 0f 08 00 49 11 08 00     E...E...E...I...
   800d4:	45 0f 08 00 45 0f 08 00 45 0f 08 00 45 0f 08 00     E...E...E...E...
   800e4:	45 0f 08 00 45 0f 08 00 45 0f 08 00 45 0f 08 00     E...E...E...E...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070af0 	.word	0x20070af0
   80110:	00000000 	.word	0x00000000
   80114:	00084460 	.word	0x00084460

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00084460 	.word	0x00084460
   80154:	20070af4 	.word	0x20070af4
   80158:	00084460 	.word	0x00084460
   8015c:	00000000 	.word	0x00000000

00080160 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   80164:	b980      	cbnz	r0, 80188 <_read+0x28>
   80166:	460c      	mov	r4, r1
   80168:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   8016a:	2a00      	cmp	r2, #0
   8016c:	dd0f      	ble.n	8018e <_read+0x2e>
   8016e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80170:	4e08      	ldr	r6, [pc, #32]	; (80194 <_read+0x34>)
   80172:	4d09      	ldr	r5, [pc, #36]	; (80198 <_read+0x38>)
   80174:	6830      	ldr	r0, [r6, #0]
   80176:	4621      	mov	r1, r4
   80178:	682b      	ldr	r3, [r5, #0]
   8017a:	4798      	blx	r3
		ptr++;
   8017c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   8017e:	42bc      	cmp	r4, r7
   80180:	d1f8      	bne.n	80174 <_read+0x14>
		nChars++;
	}
	return nChars;
}
   80182:	4640      	mov	r0, r8
   80184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80188:	f04f 38ff 	mov.w	r8, #4294967295
   8018c:	e7f9      	b.n	80182 <_read+0x22>
	for (; len > 0; --len) {
   8018e:	4680      	mov	r8, r0
   80190:	e7f7      	b.n	80182 <_read+0x22>
   80192:	bf00      	nop
   80194:	20070cec 	.word	0x20070cec
   80198:	20070ce4 	.word	0x20070ce4

0008019c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   8019c:	b4f0      	push	{r4, r5, r6, r7}
   8019e:	b08c      	sub	sp, #48	; 0x30
   801a0:	4607      	mov	r7, r0
   801a2:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   801a4:	ac01      	add	r4, sp, #4
   801a6:	4d11      	ldr	r5, [pc, #68]	; (801ec <pwm_clocks_generate+0x50>)
   801a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   801aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   801ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   801ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   801b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   801b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   801b8:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   801ba:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   801bc:	f852 0b04 	ldr.w	r0, [r2], #4
   801c0:	fbb6 f0f0 	udiv	r0, r6, r0
   801c4:	fbb0 f0f7 	udiv	r0, r0, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   801c8:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
   801cc:	d907      	bls.n	801de <pwm_clocks_generate+0x42>
			break;
		}
		ul_pre++;
   801ce:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   801d0:	2b0b      	cmp	r3, #11
   801d2:	d1f3      	bne.n	801bc <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   801d4:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   801d8:	b00c      	add	sp, #48	; 0x30
   801da:	bcf0      	pop	{r4, r5, r6, r7}
   801dc:	4770      	bx	lr
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   801de:	2b0a      	cmp	r3, #10
		return ul_div | (ul_pre << 8);
   801e0:	bf94      	ite	ls
   801e2:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
		return PWM_INVALID_ARGUMENT;
   801e6:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
   801ea:	e7f5      	b.n	801d8 <pwm_clocks_generate+0x3c>
   801ec:	0008421c 	.word	0x0008421c

000801f0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   801f0:	b570      	push	{r4, r5, r6, lr}
   801f2:	4606      	mov	r6, r0
   801f4:	460d      	mov	r5, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   801f6:	680c      	ldr	r4, [r1, #0]
   801f8:	b144      	cbz	r4, 8020c <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   801fa:	6889      	ldr	r1, [r1, #8]
   801fc:	4620      	mov	r0, r4
   801fe:	4b0c      	ldr	r3, [pc, #48]	; (80230 <pwm_init+0x40>)
   80200:	4798      	blx	r3
   80202:	4604      	mov	r4, r0
		if (result == PWM_INVALID_ARGUMENT) {
   80204:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80208:	4298      	cmp	r0, r3
   8020a:	d00c      	beq.n	80226 <pwm_init+0x36>

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   8020c:	6868      	ldr	r0, [r5, #4]
   8020e:	b140      	cbz	r0, 80222 <pwm_init+0x32>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   80210:	68a9      	ldr	r1, [r5, #8]
   80212:	4b07      	ldr	r3, [pc, #28]	; (80230 <pwm_init+0x40>)
   80214:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   80216:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8021a:	4298      	cmp	r0, r3
   8021c:	d005      	beq.n	8022a <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   8021e:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   80222:	6034      	str	r4, [r6, #0]
#endif
	return 0;
   80224:	2400      	movs	r4, #0
}
   80226:	4620      	mov	r0, r4
   80228:	bd70      	pop	{r4, r5, r6, pc}
			return result;
   8022a:	4604      	mov	r4, r0
   8022c:	e7fb      	b.n	80226 <pwm_init+0x36>
   8022e:	bf00      	nop
   80230:	0008019d 	.word	0x0008019d

00080234 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80234:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   80236:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80238:	684b      	ldr	r3, [r1, #4]
   8023a:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
   8023e:	8a8c      	ldrh	r4, [r1, #20]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80240:	4323      	orrs	r3, r4
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
   80242:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80244:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
   80246:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80248:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   8024c:	7d8c      	ldrb	r4, [r1, #22]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8024e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   80252:	7dcc      	ldrb	r4, [r1, #23]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80254:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80258:	7e0c      	ldrb	r4, [r1, #24]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8025a:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
   8025e:	eb00 1442 	add.w	r4, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   80262:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   80266:	68cb      	ldr	r3, [r1, #12]
   80268:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   8026c:	690b      	ldr	r3, [r1, #16]
   8026e:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   80272:	7d8b      	ldrb	r3, [r1, #22]
   80274:	b13b      	cbz	r3, 80286 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   80276:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80278:	8b4b      	ldrh	r3, [r1, #26]
   8027a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   8027e:	eb00 1442 	add.w	r4, r0, r2, lsl #5
   80282:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   80286:	6c85      	ldr	r5, [r0, #72]	; 0x48
   80288:	f04f 1301 	mov.w	r3, #65537	; 0x10001
   8028c:	4093      	lsls	r3, r2
   8028e:	43db      	mvns	r3, r3
   80290:	401d      	ands	r5, r3
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   80292:	7fcc      	ldrb	r4, [r1, #31]
   80294:	fa04 f602 	lsl.w	r6, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   80298:	7f8c      	ldrb	r4, [r1, #30]
   8029a:	4094      	lsls	r4, r2
   8029c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   802a0:	432c      	orrs	r4, r5
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   802a2:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   802a4:	6c44      	ldr	r4, [r0, #68]	; 0x44
   802a6:	4023      	ands	r3, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   802a8:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
   802ac:	fa04 f502 	lsl.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   802b0:	f891 4020 	ldrb.w	r4, [r1, #32]
   802b4:	4094      	lsls	r4, r2
   802b6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   802ba:	4323      	orrs	r3, r4
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   802bc:	6443      	str	r3, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   802be:	2301      	movs	r3, #1
   802c0:	4093      	lsls	r3, r2
	if (p_channel->b_sync_ch) {
   802c2:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   802c6:	b334      	cbz	r4, 80316 <pwm_channel_init+0xe2>
		p_pwm->PWM_SCM |= channel;
   802c8:	6a04      	ldr	r4, [r0, #32]
   802ca:	431c      	orrs	r4, r3
   802cc:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   802ce:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   802d2:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   802d4:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802d6:	bf0c      	ite	eq
   802d8:	431c      	orreq	r4, r3
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   802da:	439c      	bicne	r4, r3
   802dc:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   802de:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   802e2:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   802e4:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802e6:	bf0c      	ite	eq
   802e8:	ea44 4303 	orreq.w	r3, r4, r3, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   802ec:	ea24 4303 	bicne.w	r3, r4, r3, lsl #16
   802f0:	6683      	str	r3, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   802f2:	2a03      	cmp	r2, #3
   802f4:	d914      	bls.n	80320 <pwm_channel_init+0xec>
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
   802f6:	3a04      	subs	r2, #4
		ch_num *= 8;
   802f8:	00d2      	lsls	r2, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
   802fa:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
   802fc:	23ff      	movs	r3, #255	; 0xff
   802fe:	4093      	lsls	r3, r2
   80300:	ea24 0403 	bic.w	r4, r4, r3
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80304:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
   80308:	fa03 f202 	lsl.w	r2, r3, r2
   8030c:	4322      	orrs	r2, r4
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8030e:	6702      	str	r2, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   80310:	2000      	movs	r0, #0
   80312:	bc70      	pop	{r4, r5, r6}
   80314:	4770      	bx	lr
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   80316:	6a04      	ldr	r4, [r0, #32]
   80318:	ea24 0403 	bic.w	r4, r4, r3
   8031c:	6204      	str	r4, [r0, #32]
   8031e:	e7d6      	b.n	802ce <pwm_channel_init+0x9a>
		ch_num *= 8;
   80320:	00d5      	lsls	r5, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
   80322:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
		fault_enable_reg &= ~(0xFF << ch_num);
   80324:	24ff      	movs	r4, #255	; 0xff
   80326:	40ac      	lsls	r4, r5
   80328:	ea23 0304 	bic.w	r3, r3, r4
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   8032c:	f891 2023 	ldrb.w	r2, [r1, #35]	; 0x23
   80330:	40aa      	lsls	r2, r5
   80332:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE1 = fault_enable_reg;
   80334:	66c2      	str	r2, [r0, #108]	; 0x6c
   80336:	e7eb      	b.n	80310 <pwm_channel_init+0xdc>

00080338 <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   80338:	690b      	ldr	r3, [r1, #16]
   8033a:	4293      	cmp	r3, r2
   8033c:	d202      	bcs.n	80344 <pwm_channel_update_duty+0xc>
		return PWM_INVALID_ARGUMENT;
   8033e:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   80342:	4770      	bx	lr
	uint32_t ch_num = p_channel->channel;
   80344:	680b      	ldr	r3, [r1, #0]
		p_channel->ul_duty = ul_duty;
   80346:	60ca      	str	r2, [r1, #12]
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   80348:	eb00 1043 	add.w	r0, r0, r3, lsl #5
   8034c:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
	return 0;
   80350:	2000      	movs	r0, #0
   80352:	4770      	bx	lr

00080354 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   80354:	2301      	movs	r3, #1
   80356:	fa03 f101 	lsl.w	r1, r3, r1
   8035a:	6041      	str	r1, [r0, #4]
   8035c:	4770      	bx	lr

0008035e <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   8035e:	2301      	movs	r3, #1
   80360:	fa03 f101 	lsl.w	r1, r3, r1
   80364:	6081      	str	r1, [r0, #8]
   80366:	4770      	bx	lr

00080368 <pwm_channel_get_interrupt_status>:
uint32_t pwm_channel_get_interrupt_status(Pwm *p_pwm)
{
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	return p_pwm->PWM_ISR;
#else
	return p_pwm->PWM_ISR1;
   80368:	69c0      	ldr	r0, [r0, #28]
#endif
}
   8036a:	4770      	bx	lr

0008036c <pwm_channel_enable_interrupt>:
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IER = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IER1 = (1 << ul_event) | (1 << (ul_fault + 16));
   8036c:	3210      	adds	r2, #16
   8036e:	2301      	movs	r3, #1
   80370:	fa03 f202 	lsl.w	r2, r3, r2
   80374:	fa03 f101 	lsl.w	r1, r3, r1
   80378:	430a      	orrs	r2, r1
   8037a:	6102      	str	r2, [r0, #16]
   8037c:	4770      	bx	lr

0008037e <pwm_channel_disable_interrupt>:
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IDR = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IDR1 = (1 << ul_event) | (1 << (ul_fault + 16));
   8037e:	3210      	adds	r2, #16
   80380:	2301      	movs	r3, #1
   80382:	fa03 f202 	lsl.w	r2, r3, r2
   80386:	fa03 f101 	lsl.w	r1, r3, r1
   8038a:	430a      	orrs	r2, r1
   8038c:	6142      	str	r2, [r0, #20]
   8038e:	4770      	bx	lr

00080390 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80390:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   80394:	6a08      	ldr	r0, [r1, #32]
}
   80396:	4770      	bx	lr

00080398 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80398:	b500      	push	{lr}
   8039a:	b083      	sub	sp, #12
#if SAMD || SAMR21 || SAML21 || SAMR30
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#elif SAM4E || SAM4S
	usart_serial_read_packet((Usart *)USART_HOST, &temp, 1);
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
   8039c:	2201      	movs	r2, #1
   8039e:	f10d 0107 	add.w	r1, sp, #7
   803a2:	4810      	ldr	r0, [pc, #64]	; (803e4 <USART0_Handler+0x4c>)
   803a4:	4b10      	ldr	r3, [pc, #64]	; (803e8 <USART0_Handler+0x50>)
   803a6:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   803a8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   803aa:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   803ae:	2200      	movs	r2, #0
   803b0:	4b0e      	ldr	r3, [pc, #56]	; (803ec <USART0_Handler+0x54>)
   803b2:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   803b4:	4b0e      	ldr	r3, [pc, #56]	; (803f0 <USART0_Handler+0x58>)
   803b6:	781b      	ldrb	r3, [r3, #0]
   803b8:	f89d 1007 	ldrb.w	r1, [sp, #7]
   803bc:	4a0d      	ldr	r2, [pc, #52]	; (803f4 <USART0_Handler+0x5c>)
   803be:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   803c0:	2b9b      	cmp	r3, #155	; 0x9b
   803c2:	d00b      	beq.n	803dc <USART0_Handler+0x44>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
   803c4:	3301      	adds	r3, #1
   803c6:	4a0a      	ldr	r2, [pc, #40]	; (803f0 <USART0_Handler+0x58>)
   803c8:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   803ca:	2201      	movs	r2, #1
   803cc:	4b07      	ldr	r3, [pc, #28]	; (803ec <USART0_Handler+0x54>)
   803ce:	701a      	strb	r2, [r3, #0]
   803d0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   803d4:	b662      	cpsie	i
}
   803d6:	b003      	add	sp, #12
   803d8:	f85d fb04 	ldr.w	pc, [sp], #4
		serial_rx_buf_tail = 0x00;
   803dc:	2200      	movs	r2, #0
   803de:	4b04      	ldr	r3, [pc, #16]	; (803f0 <USART0_Handler+0x58>)
   803e0:	701a      	strb	r2, [r3, #0]
   803e2:	e7f2      	b.n	803ca <USART0_Handler+0x32>
   803e4:	40098000 	.word	0x40098000
   803e8:	00080959 	.word	0x00080959
   803ec:	20070130 	.word	0x20070130
   803f0:	20070ba8 	.word	0x20070ba8
   803f4:	20070b0c 	.word	0x20070b0c

000803f8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   803f8:	b5f0      	push	{r4, r5, r6, r7, lr}
   803fa:	b083      	sub	sp, #12
   803fc:	4604      	mov	r4, r0
   803fe:	460d      	mov	r5, r1
	uint32_t val = 0;
   80400:	2300      	movs	r3, #0
   80402:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80404:	4b20      	ldr	r3, [pc, #128]	; (80488 <usart_serial_getchar+0x90>)
   80406:	4298      	cmp	r0, r3
   80408:	d00d      	beq.n	80426 <usart_serial_getchar+0x2e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8040a:	4b20      	ldr	r3, [pc, #128]	; (8048c <usart_serial_getchar+0x94>)
   8040c:	4298      	cmp	r0, r3
   8040e:	d012      	beq.n	80436 <usart_serial_getchar+0x3e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80410:	4b1f      	ldr	r3, [pc, #124]	; (80490 <usart_serial_getchar+0x98>)
   80412:	4298      	cmp	r0, r3
   80414:	d019      	beq.n	8044a <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80416:	4b1f      	ldr	r3, [pc, #124]	; (80494 <usart_serial_getchar+0x9c>)
   80418:	429c      	cmp	r4, r3
   8041a:	d020      	beq.n	8045e <usart_serial_getchar+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8041c:	4b1e      	ldr	r3, [pc, #120]	; (80498 <usart_serial_getchar+0xa0>)
   8041e:	429c      	cmp	r4, r3
   80420:	d027      	beq.n	80472 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80422:	b003      	add	sp, #12
   80424:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   80426:	461f      	mov	r7, r3
   80428:	4e1c      	ldr	r6, [pc, #112]	; (8049c <usart_serial_getchar+0xa4>)
   8042a:	4629      	mov	r1, r5
   8042c:	4638      	mov	r0, r7
   8042e:	47b0      	blx	r6
   80430:	2800      	cmp	r0, #0
   80432:	d1fa      	bne.n	8042a <usart_serial_getchar+0x32>
   80434:	e7ef      	b.n	80416 <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   80436:	461f      	mov	r7, r3
   80438:	4e19      	ldr	r6, [pc, #100]	; (804a0 <usart_serial_getchar+0xa8>)
   8043a:	a901      	add	r1, sp, #4
   8043c:	4638      	mov	r0, r7
   8043e:	47b0      	blx	r6
   80440:	2800      	cmp	r0, #0
   80442:	d1fa      	bne.n	8043a <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
   80444:	9b01      	ldr	r3, [sp, #4]
   80446:	702b      	strb	r3, [r5, #0]
   80448:	e7e8      	b.n	8041c <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   8044a:	461e      	mov	r6, r3
   8044c:	4c14      	ldr	r4, [pc, #80]	; (804a0 <usart_serial_getchar+0xa8>)
   8044e:	a901      	add	r1, sp, #4
   80450:	4630      	mov	r0, r6
   80452:	47a0      	blx	r4
   80454:	2800      	cmp	r0, #0
   80456:	d1fa      	bne.n	8044e <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
   80458:	9b01      	ldr	r3, [sp, #4]
   8045a:	702b      	strb	r3, [r5, #0]
   8045c:	e7e1      	b.n	80422 <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   8045e:	461e      	mov	r6, r3
   80460:	4c0f      	ldr	r4, [pc, #60]	; (804a0 <usart_serial_getchar+0xa8>)
   80462:	a901      	add	r1, sp, #4
   80464:	4630      	mov	r0, r6
   80466:	47a0      	blx	r4
   80468:	2800      	cmp	r0, #0
   8046a:	d1fa      	bne.n	80462 <usart_serial_getchar+0x6a>
		*data = (uint8_t)(val & 0xFF);
   8046c:	9b01      	ldr	r3, [sp, #4]
   8046e:	702b      	strb	r3, [r5, #0]
   80470:	e7d7      	b.n	80422 <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80472:	461e      	mov	r6, r3
   80474:	4c0a      	ldr	r4, [pc, #40]	; (804a0 <usart_serial_getchar+0xa8>)
   80476:	a901      	add	r1, sp, #4
   80478:	4630      	mov	r0, r6
   8047a:	47a0      	blx	r4
   8047c:	2800      	cmp	r0, #0
   8047e:	d1fa      	bne.n	80476 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   80480:	9b01      	ldr	r3, [sp, #4]
   80482:	702b      	strb	r3, [r5, #0]
}
   80484:	e7cd      	b.n	80422 <usart_serial_getchar+0x2a>
   80486:	bf00      	nop
   80488:	400e0800 	.word	0x400e0800
   8048c:	40098000 	.word	0x40098000
   80490:	4009c000 	.word	0x4009c000
   80494:	400a0000 	.word	0x400a0000
   80498:	400a4000 	.word	0x400a4000
   8049c:	00080a67 	.word	0x00080a67
   804a0:	00080645 	.word	0x00080645

000804a4 <usart_serial_putchar>:
{
   804a4:	b570      	push	{r4, r5, r6, lr}
   804a6:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   804a8:	4b1e      	ldr	r3, [pc, #120]	; (80524 <usart_serial_putchar+0x80>)
   804aa:	4298      	cmp	r0, r3
   804ac:	d00d      	beq.n	804ca <usart_serial_putchar+0x26>
	if (USART0 == p_usart) {
   804ae:	4b1e      	ldr	r3, [pc, #120]	; (80528 <usart_serial_putchar+0x84>)
   804b0:	4298      	cmp	r0, r3
   804b2:	d013      	beq.n	804dc <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
   804b4:	4b1d      	ldr	r3, [pc, #116]	; (8052c <usart_serial_putchar+0x88>)
   804b6:	4298      	cmp	r0, r3
   804b8:	d019      	beq.n	804ee <usart_serial_putchar+0x4a>
	if (USART2 == p_usart) {
   804ba:	4b1d      	ldr	r3, [pc, #116]	; (80530 <usart_serial_putchar+0x8c>)
   804bc:	4298      	cmp	r0, r3
   804be:	d01f      	beq.n	80500 <usart_serial_putchar+0x5c>
	if (USART3 == p_usart) {
   804c0:	4b1c      	ldr	r3, [pc, #112]	; (80534 <usart_serial_putchar+0x90>)
   804c2:	4298      	cmp	r0, r3
   804c4:	d025      	beq.n	80512 <usart_serial_putchar+0x6e>
	return 0;
   804c6:	2000      	movs	r0, #0
}
   804c8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   804ca:	461e      	mov	r6, r3
   804cc:	4d1a      	ldr	r5, [pc, #104]	; (80538 <usart_serial_putchar+0x94>)
   804ce:	4621      	mov	r1, r4
   804d0:	4630      	mov	r0, r6
   804d2:	47a8      	blx	r5
   804d4:	2800      	cmp	r0, #0
   804d6:	d1fa      	bne.n	804ce <usart_serial_putchar+0x2a>
		return 1;
   804d8:	2001      	movs	r0, #1
   804da:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   804dc:	461e      	mov	r6, r3
   804de:	4d17      	ldr	r5, [pc, #92]	; (8053c <usart_serial_putchar+0x98>)
   804e0:	4621      	mov	r1, r4
   804e2:	4630      	mov	r0, r6
   804e4:	47a8      	blx	r5
   804e6:	2800      	cmp	r0, #0
   804e8:	d1fa      	bne.n	804e0 <usart_serial_putchar+0x3c>
		return 1;
   804ea:	2001      	movs	r0, #1
   804ec:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   804ee:	461e      	mov	r6, r3
   804f0:	4d12      	ldr	r5, [pc, #72]	; (8053c <usart_serial_putchar+0x98>)
   804f2:	4621      	mov	r1, r4
   804f4:	4630      	mov	r0, r6
   804f6:	47a8      	blx	r5
   804f8:	2800      	cmp	r0, #0
   804fa:	d1fa      	bne.n	804f2 <usart_serial_putchar+0x4e>
		return 1;
   804fc:	2001      	movs	r0, #1
   804fe:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80500:	461e      	mov	r6, r3
   80502:	4d0e      	ldr	r5, [pc, #56]	; (8053c <usart_serial_putchar+0x98>)
   80504:	4621      	mov	r1, r4
   80506:	4630      	mov	r0, r6
   80508:	47a8      	blx	r5
   8050a:	2800      	cmp	r0, #0
   8050c:	d1fa      	bne.n	80504 <usart_serial_putchar+0x60>
		return 1;
   8050e:	2001      	movs	r0, #1
   80510:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80512:	461e      	mov	r6, r3
   80514:	4d09      	ldr	r5, [pc, #36]	; (8053c <usart_serial_putchar+0x98>)
   80516:	4621      	mov	r1, r4
   80518:	4630      	mov	r0, r6
   8051a:	47a8      	blx	r5
   8051c:	2800      	cmp	r0, #0
   8051e:	d1fa      	bne.n	80516 <usart_serial_putchar+0x72>
		return 1;
   80520:	2001      	movs	r0, #1
   80522:	bd70      	pop	{r4, r5, r6, pc}
   80524:	400e0800 	.word	0x400e0800
   80528:	40098000 	.word	0x40098000
   8052c:	4009c000 	.word	0x4009c000
   80530:	400a0000 	.word	0x400a0000
   80534:	400a4000 	.word	0x400a4000
   80538:	00080a57 	.word	0x00080a57
   8053c:	00080631 	.word	0x00080631

00080540 <configureConsole>:
#include "consoleFunctions.h"

void configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
/* Note that  the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h */
{
   80540:	b530      	push	{r4, r5, lr}
   80542:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80544:	2008      	movs	r0, #8
   80546:	4d15      	ldr	r5, [pc, #84]	; (8059c <configureConsole+0x5c>)
   80548:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   8054a:	4c15      	ldr	r4, [pc, #84]	; (805a0 <configureConsole+0x60>)
   8054c:	4b15      	ldr	r3, [pc, #84]	; (805a4 <configureConsole+0x64>)
   8054e:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80550:	4a15      	ldr	r2, [pc, #84]	; (805a8 <configureConsole+0x68>)
   80552:	4b16      	ldr	r3, [pc, #88]	; (805ac <configureConsole+0x6c>)
   80554:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80556:	4a16      	ldr	r2, [pc, #88]	; (805b0 <configureConsole+0x70>)
   80558:	4b16      	ldr	r3, [pc, #88]	; (805b4 <configureConsole+0x74>)
   8055a:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   8055c:	4b16      	ldr	r3, [pc, #88]	; (805b8 <configureConsole+0x78>)
   8055e:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80560:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80564:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80566:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8056a:	9303      	str	r3, [sp, #12]
   8056c:	2008      	movs	r0, #8
   8056e:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
   80570:	a901      	add	r1, sp, #4
   80572:	4620      	mov	r0, r4
   80574:	4b11      	ldr	r3, [pc, #68]	; (805bc <configureConsole+0x7c>)
   80576:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80578:	4d11      	ldr	r5, [pc, #68]	; (805c0 <configureConsole+0x80>)
   8057a:	682b      	ldr	r3, [r5, #0]
   8057c:	2100      	movs	r1, #0
   8057e:	6898      	ldr	r0, [r3, #8]
   80580:	4c10      	ldr	r4, [pc, #64]	; (805c4 <configureConsole+0x84>)
   80582:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80584:	682b      	ldr	r3, [r5, #0]
   80586:	2100      	movs	r1, #0
   80588:	6858      	ldr	r0, [r3, #4]
   8058a:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   8058c:	480e      	ldr	r0, [pc, #56]	; (805c8 <configureConsole+0x88>)
   8058e:	4c0f      	ldr	r4, [pc, #60]	; (805cc <configureConsole+0x8c>)
   80590:	47a0      	blx	r4
	printf("=============\n");
   80592:	480f      	ldr	r0, [pc, #60]	; (805d0 <configureConsole+0x90>)
   80594:	47a0      	blx	r4
   80596:	b005      	add	sp, #20
   80598:	bd30      	pop	{r4, r5, pc}
   8059a:	bf00      	nop
   8059c:	00080ef1 	.word	0x00080ef1
   805a0:	400e0800 	.word	0x400e0800
   805a4:	20070cec 	.word	0x20070cec
   805a8:	000804a5 	.word	0x000804a5
   805ac:	20070ce8 	.word	0x20070ce8
   805b0:	000803f9 	.word	0x000803f9
   805b4:	20070ce4 	.word	0x20070ce4
   805b8:	0501bd00 	.word	0x0501bd00
   805bc:	00080a21 	.word	0x00080a21
   805c0:	20070140 	.word	0x20070140
   805c4:	0008159d 	.word	0x0008159d
   805c8:	00084248 	.word	0x00084248
   805cc:	00081341 	.word	0x00081341
   805d0:	00084258 	.word	0x00084258

000805d4 <TC3_Handler>:
// genom att lägga samman 1768 + 837/2 = 2605 <=> 1.5V + 0.5V = 2.0V.
// Lägsta värdet i arrayen är 931 och motsvarar 1.0V. Detta beräknades genom att sätta samman 1768 - 837/2 = 931 <=> 1.5V - 0.5V = 1.0V.
uint32_t sinx[16] = {1768, 2089, 2360, 2541, 2605, 2541, 2360, 2089, 1768, 1447, 1176, 995, 931, 995, 1176, 1447 }; 
	
void TC3_Handler(void) 
{
   805d4:	b500      	push	{lr}
   805d6:	b083      	sub	sp, #12
	printf("TC3_Handler");
   805d8:	480f      	ldr	r0, [pc, #60]	; (80618 <TC3_Handler+0x44>)
   805da:	4b10      	ldr	r3, [pc, #64]	; (8061c <TC3_Handler+0x48>)
   805dc:	4798      	blx	r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   805de:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   805e2:	4b0f      	ldr	r3, [pc, #60]	; (80620 <TC3_Handler+0x4c>)
   805e4:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(CHECK_PIN, HIGH);
	
	if(k==16)
   805e6:	4b0f      	ldr	r3, [pc, #60]	; (80624 <TC3_Handler+0x50>)
   805e8:	681b      	ldr	r3, [r3, #0]
   805ea:	2b10      	cmp	r3, #16
   805ec:	d010      	beq.n	80610 <TC3_Handler+0x3c>
	{
		k=0;
	}
	//uint32_t result = (uint32_t)(sinx[k]*837+1768);
	volatile uint32_t ul_dummy;
	ul_dummy = tc_get_status(TC1, 0);
   805ee:	2100      	movs	r1, #0
   805f0:	480d      	ldr	r0, [pc, #52]	; (80628 <TC3_Handler+0x54>)
   805f2:	4b0e      	ldr	r3, [pc, #56]	; (8062c <TC3_Handler+0x58>)
   805f4:	4798      	blx	r3
   805f6:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
   805f8:	9b01      	ldr	r3, [sp, #4]
	//dacc_write_conversion_data(DACC, sinx[k]); // (837 = 1V, 1768 = 1.5V)
	k++;
   805fa:	4a0a      	ldr	r2, [pc, #40]	; (80624 <TC3_Handler+0x50>)
   805fc:	6813      	ldr	r3, [r2, #0]
   805fe:	3301      	adds	r3, #1
   80600:	6013      	str	r3, [r2, #0]
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80602:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   80606:	4b06      	ldr	r3, [pc, #24]	; (80620 <TC3_Handler+0x4c>)
   80608:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(CHECK_PIN, LOW);
}
   8060a:	b003      	add	sp, #12
   8060c:	f85d fb04 	ldr.w	pc, [sp], #4
		k=0;
   80610:	2200      	movs	r2, #0
   80612:	4b04      	ldr	r3, [pc, #16]	; (80624 <TC3_Handler+0x50>)
   80614:	601a      	str	r2, [r3, #0]
   80616:	e7ea      	b.n	805ee <TC3_Handler+0x1a>
   80618:	00084268 	.word	0x00084268
   8061c:	00081341 	.word	0x00081341
   80620:	400e1000 	.word	0x400e1000
   80624:	20070bac 	.word	0x20070bac
   80628:	40084000 	.word	0x40084000
   8062c:	00080391 	.word	0x00080391

00080630 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80630:	6943      	ldr	r3, [r0, #20]
   80632:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80636:	bf1d      	ittte	ne
   80638:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   8063c:	61c1      	strne	r1, [r0, #28]
	return 0;
   8063e:	2000      	movne	r0, #0
		return 1;
   80640:	2001      	moveq	r0, #1
}
   80642:	4770      	bx	lr

00080644 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80644:	6943      	ldr	r3, [r0, #20]
   80646:	f013 0f01 	tst.w	r3, #1
   8064a:	d005      	beq.n	80658 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   8064c:	6983      	ldr	r3, [r0, #24]
   8064e:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80652:	600b      	str	r3, [r1, #0]

	return 0;
   80654:	2000      	movs	r0, #0
   80656:	4770      	bx	lr
		return 1;
   80658:	2001      	movs	r0, #1
}
   8065a:	4770      	bx	lr

0008065c <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   8065c:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   8065e:	685a      	ldr	r2, [r3, #4]
   80660:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80662:	6842      	ldr	r2, [r0, #4]
   80664:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80666:	685a      	ldr	r2, [r3, #4]
   80668:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   8066a:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   8066c:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8066e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80670:	6803      	ldr	r3, [r0, #0]
   80672:	3301      	adds	r3, #1
   80674:	6003      	str	r3, [r0, #0]
   80676:	4770      	bx	lr

00080678 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80678:	6843      	ldr	r3, [r0, #4]
   8067a:	6882      	ldr	r2, [r0, #8]
   8067c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   8067e:	6883      	ldr	r3, [r0, #8]
   80680:	6842      	ldr	r2, [r0, #4]
   80682:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80684:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80686:	685a      	ldr	r2, [r3, #4]
   80688:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   8068a:	bf04      	itt	eq
   8068c:	6882      	ldreq	r2, [r0, #8]
   8068e:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80690:	2200      	movs	r2, #0
   80692:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80694:	681a      	ldr	r2, [r3, #0]
   80696:	3a01      	subs	r2, #1
   80698:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   8069a:	6818      	ldr	r0, [r3, #0]
}
   8069c:	4770      	bx	lr
	...

000806a0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   806a0:	4b06      	ldr	r3, [pc, #24]	; (806bc <pxCurrentTCBConst2>)
   806a2:	6819      	ldr	r1, [r3, #0]
   806a4:	6808      	ldr	r0, [r1, #0]
   806a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   806aa:	f380 8809 	msr	PSP, r0
   806ae:	f04f 0000 	mov.w	r0, #0
   806b2:	f380 8811 	msr	BASEPRI, r0
   806b6:	f04e 0e0d 	orr.w	lr, lr, #13
   806ba:	4770      	bx	lr

000806bc <pxCurrentTCBConst2>:
   806bc:	20070bb0 	.word	0x20070bb0

000806c0 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   806c0:	f3ef 8011 	mrs	r0, BASEPRI
   806c4:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   806c8:	f381 8811 	msr	BASEPRI, r1
   806cc:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   806ce:	2000      	movs	r0, #0

000806d0 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   806d0:	f380 8811 	msr	BASEPRI, r0
   806d4:	4770      	bx	lr
	...

000806d8 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   806d8:	f3ef 8009 	mrs	r0, PSP
   806dc:	4b0c      	ldr	r3, [pc, #48]	; (80710 <pxCurrentTCBConst>)
   806de:	681a      	ldr	r2, [r3, #0]
   806e0:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   806e4:	6010      	str	r0, [r2, #0]
   806e6:	e92d 4008 	stmdb	sp!, {r3, lr}
   806ea:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   806ee:	f380 8811 	msr	BASEPRI, r0
   806f2:	f000 f8b9 	bl	80868 <vTaskSwitchContext>
   806f6:	f04f 0000 	mov.w	r0, #0
   806fa:	f380 8811 	msr	BASEPRI, r0
   806fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80702:	6819      	ldr	r1, [r3, #0]
   80704:	6808      	ldr	r0, [r1, #0]
   80706:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8070a:	f380 8809 	msr	PSP, r0
   8070e:	4770      	bx	lr

00080710 <pxCurrentTCBConst>:
   80710:	20070bb0 	.word	0x20070bb0

00080714 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80714:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80716:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8071a:	4b05      	ldr	r3, [pc, #20]	; (80730 <SysTick_Handler+0x1c>)
   8071c:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   8071e:	4b05      	ldr	r3, [pc, #20]	; (80734 <SysTick_Handler+0x20>)
   80720:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80722:	4b05      	ldr	r3, [pc, #20]	; (80738 <SysTick_Handler+0x24>)
   80724:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80726:	2000      	movs	r0, #0
   80728:	4b04      	ldr	r3, [pc, #16]	; (8073c <SysTick_Handler+0x28>)
   8072a:	4798      	blx	r3
   8072c:	bd08      	pop	{r3, pc}
   8072e:	bf00      	nop
   80730:	e000ed04 	.word	0xe000ed04
   80734:	000806c1 	.word	0x000806c1
   80738:	00080741 	.word	0x00080741
   8073c:	000806d1 	.word	0x000806d1

00080740 <vTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80740:	4b3d      	ldr	r3, [pc, #244]	; (80838 <vTaskIncrementTick+0xf8>)
   80742:	681b      	ldr	r3, [r3, #0]
   80744:	2b00      	cmp	r3, #0
   80746:	d16f      	bne.n	80828 <vTaskIncrementTick+0xe8>
{
   80748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	{
		++xTickCount;
   8074c:	4b3b      	ldr	r3, [pc, #236]	; (8083c <vTaskIncrementTick+0xfc>)
   8074e:	681a      	ldr	r2, [r3, #0]
   80750:	3201      	adds	r2, #1
   80752:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80754:	681b      	ldr	r3, [r3, #0]
   80756:	b9ab      	cbnz	r3, 80784 <vTaskIncrementTick+0x44>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80758:	4b39      	ldr	r3, [pc, #228]	; (80840 <vTaskIncrementTick+0x100>)
   8075a:	681b      	ldr	r3, [r3, #0]
   8075c:	681b      	ldr	r3, [r3, #0]
   8075e:	2b00      	cmp	r3, #0
   80760:	d128      	bne.n	807b4 <vTaskIncrementTick+0x74>

			pxTemp = pxDelayedTaskList;
   80762:	4b37      	ldr	r3, [pc, #220]	; (80840 <vTaskIncrementTick+0x100>)
   80764:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80766:	4a37      	ldr	r2, [pc, #220]	; (80844 <vTaskIncrementTick+0x104>)
   80768:	6810      	ldr	r0, [r2, #0]
   8076a:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   8076c:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   8076e:	4936      	ldr	r1, [pc, #216]	; (80848 <vTaskIncrementTick+0x108>)
   80770:	680a      	ldr	r2, [r1, #0]
   80772:	3201      	adds	r2, #1
   80774:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80776:	681b      	ldr	r3, [r3, #0]
   80778:	681b      	ldr	r3, [r3, #0]
   8077a:	b9fb      	cbnz	r3, 807bc <vTaskIncrementTick+0x7c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   8077c:	f04f 32ff 	mov.w	r2, #4294967295
   80780:	4b32      	ldr	r3, [pc, #200]	; (8084c <vTaskIncrementTick+0x10c>)
   80782:	601a      	str	r2, [r3, #0]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80784:	4b2d      	ldr	r3, [pc, #180]	; (8083c <vTaskIncrementTick+0xfc>)
   80786:	681a      	ldr	r2, [r3, #0]
   80788:	4b30      	ldr	r3, [pc, #192]	; (8084c <vTaskIncrementTick+0x10c>)
   8078a:	681b      	ldr	r3, [r3, #0]
   8078c:	429a      	cmp	r2, r3
   8078e:	d350      	bcc.n	80832 <vTaskIncrementTick+0xf2>
   80790:	4b2b      	ldr	r3, [pc, #172]	; (80840 <vTaskIncrementTick+0x100>)
   80792:	681b      	ldr	r3, [r3, #0]
   80794:	681b      	ldr	r3, [r3, #0]
   80796:	b1cb      	cbz	r3, 807cc <vTaskIncrementTick+0x8c>
   80798:	4b29      	ldr	r3, [pc, #164]	; (80840 <vTaskIncrementTick+0x100>)
   8079a:	681b      	ldr	r3, [r3, #0]
   8079c:	68db      	ldr	r3, [r3, #12]
   8079e:	68dc      	ldr	r4, [r3, #12]
   807a0:	6863      	ldr	r3, [r4, #4]
   807a2:	4a26      	ldr	r2, [pc, #152]	; (8083c <vTaskIncrementTick+0xfc>)
   807a4:	6812      	ldr	r2, [r2, #0]
   807a6:	4293      	cmp	r3, r2
   807a8:	d816      	bhi.n	807d8 <vTaskIncrementTick+0x98>
   807aa:	4e29      	ldr	r6, [pc, #164]	; (80850 <vTaskIncrementTick+0x110>)
   807ac:	4f29      	ldr	r7, [pc, #164]	; (80854 <vTaskIncrementTick+0x114>)
   807ae:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 80864 <vTaskIncrementTick+0x124>
   807b2:	e02f      	b.n	80814 <vTaskIncrementTick+0xd4>
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   807b4:	4b28      	ldr	r3, [pc, #160]	; (80858 <vTaskIncrementTick+0x118>)
   807b6:	4798      	blx	r3
   807b8:	bf00      	nop
   807ba:	e7fd      	b.n	807b8 <vTaskIncrementTick+0x78>
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   807bc:	4b20      	ldr	r3, [pc, #128]	; (80840 <vTaskIncrementTick+0x100>)
   807be:	681b      	ldr	r3, [r3, #0]
   807c0:	68db      	ldr	r3, [r3, #12]
   807c2:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   807c4:	685a      	ldr	r2, [r3, #4]
   807c6:	4b21      	ldr	r3, [pc, #132]	; (8084c <vTaskIncrementTick+0x10c>)
   807c8:	601a      	str	r2, [r3, #0]
   807ca:	e7db      	b.n	80784 <vTaskIncrementTick+0x44>
		prvCheckDelayedTasks();
   807cc:	f04f 32ff 	mov.w	r2, #4294967295
   807d0:	4b1e      	ldr	r3, [pc, #120]	; (8084c <vTaskIncrementTick+0x10c>)
   807d2:	601a      	str	r2, [r3, #0]
   807d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   807d8:	4a1c      	ldr	r2, [pc, #112]	; (8084c <vTaskIncrementTick+0x10c>)
   807da:	6013      	str	r3, [r2, #0]
   807dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   807e0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   807e2:	683b      	ldr	r3, [r7, #0]
   807e4:	4298      	cmp	r0, r3
   807e6:	bf88      	it	hi
   807e8:	6038      	strhi	r0, [r7, #0]
   807ea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   807ee:	4629      	mov	r1, r5
   807f0:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   807f4:	4b19      	ldr	r3, [pc, #100]	; (8085c <vTaskIncrementTick+0x11c>)
   807f6:	4798      	blx	r3
   807f8:	4b11      	ldr	r3, [pc, #68]	; (80840 <vTaskIncrementTick+0x100>)
   807fa:	681b      	ldr	r3, [r3, #0]
   807fc:	681b      	ldr	r3, [r3, #0]
   807fe:	2b00      	cmp	r3, #0
   80800:	d0e4      	beq.n	807cc <vTaskIncrementTick+0x8c>
   80802:	4b0f      	ldr	r3, [pc, #60]	; (80840 <vTaskIncrementTick+0x100>)
   80804:	681b      	ldr	r3, [r3, #0]
   80806:	68db      	ldr	r3, [r3, #12]
   80808:	68dc      	ldr	r4, [r3, #12]
   8080a:	6863      	ldr	r3, [r4, #4]
   8080c:	4a0b      	ldr	r2, [pc, #44]	; (8083c <vTaskIncrementTick+0xfc>)
   8080e:	6812      	ldr	r2, [r2, #0]
   80810:	4293      	cmp	r3, r2
   80812:	d8e1      	bhi.n	807d8 <vTaskIncrementTick+0x98>
   80814:	1d25      	adds	r5, r4, #4
   80816:	4628      	mov	r0, r5
   80818:	47b0      	blx	r6
   8081a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   8081c:	2b00      	cmp	r3, #0
   8081e:	d0df      	beq.n	807e0 <vTaskIncrementTick+0xa0>
   80820:	f104 0018 	add.w	r0, r4, #24
   80824:	47b0      	blx	r6
   80826:	e7db      	b.n	807e0 <vTaskIncrementTick+0xa0>
	}
	else
	{
		++uxMissedTicks;
   80828:	4a0d      	ldr	r2, [pc, #52]	; (80860 <vTaskIncrementTick+0x120>)
   8082a:	6813      	ldr	r3, [r2, #0]
   8082c:	3301      	adds	r3, #1
   8082e:	6013      	str	r3, [r2, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
   80830:	4770      	bx	lr
   80832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80836:	bf00      	nop
   80838:	20070c24 	.word	0x20070c24
   8083c:	20070c34 	.word	0x20070c34
   80840:	20070bb4 	.word	0x20070bb4
   80844:	20070bb8 	.word	0x20070bb8
   80848:	20070c30 	.word	0x20070c30
   8084c:	2007012c 	.word	0x2007012c
   80850:	00080679 	.word	0x00080679
   80854:	20070c28 	.word	0x20070c28
   80858:	000806c1 	.word	0x000806c1
   8085c:	0008065d 	.word	0x0008065d
   80860:	20070c20 	.word	0x20070c20
   80864:	20070bbc 	.word	0x20070bbc

00080868 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80868:	4b21      	ldr	r3, [pc, #132]	; (808f0 <vTaskSwitchContext+0x88>)
   8086a:	681b      	ldr	r3, [r3, #0]
   8086c:	b9eb      	cbnz	r3, 808aa <vTaskSwitchContext+0x42>
{
   8086e:	b510      	push	{r4, lr}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80870:	4b20      	ldr	r3, [pc, #128]	; (808f4 <vTaskSwitchContext+0x8c>)
   80872:	681b      	ldr	r3, [r3, #0]
   80874:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80878:	009b      	lsls	r3, r3, #2
   8087a:	4a1f      	ldr	r2, [pc, #124]	; (808f8 <vTaskSwitchContext+0x90>)
   8087c:	58d3      	ldr	r3, [r2, r3]
   8087e:	b9c3      	cbnz	r3, 808b2 <vTaskSwitchContext+0x4a>
   80880:	4b1c      	ldr	r3, [pc, #112]	; (808f4 <vTaskSwitchContext+0x8c>)
   80882:	681b      	ldr	r3, [r3, #0]
   80884:	b16b      	cbz	r3, 808a2 <vTaskSwitchContext+0x3a>
   80886:	4a1b      	ldr	r2, [pc, #108]	; (808f4 <vTaskSwitchContext+0x8c>)
   80888:	491b      	ldr	r1, [pc, #108]	; (808f8 <vTaskSwitchContext+0x90>)
   8088a:	6813      	ldr	r3, [r2, #0]
   8088c:	3b01      	subs	r3, #1
   8088e:	6013      	str	r3, [r2, #0]
   80890:	6813      	ldr	r3, [r2, #0]
   80892:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80896:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   8089a:	b953      	cbnz	r3, 808b2 <vTaskSwitchContext+0x4a>
   8089c:	6813      	ldr	r3, [r2, #0]
   8089e:	2b00      	cmp	r3, #0
   808a0:	d1f3      	bne.n	8088a <vTaskSwitchContext+0x22>
   808a2:	4b16      	ldr	r3, [pc, #88]	; (808fc <vTaskSwitchContext+0x94>)
   808a4:	4798      	blx	r3
   808a6:	bf00      	nop
   808a8:	e7fd      	b.n	808a6 <vTaskSwitchContext+0x3e>
		xMissedYield = pdTRUE;
   808aa:	2201      	movs	r2, #1
   808ac:	4b14      	ldr	r3, [pc, #80]	; (80900 <vTaskSwitchContext+0x98>)
   808ae:	601a      	str	r2, [r3, #0]
   808b0:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
   808b2:	4b10      	ldr	r3, [pc, #64]	; (808f4 <vTaskSwitchContext+0x8c>)
   808b4:	681b      	ldr	r3, [r3, #0]
   808b6:	4a10      	ldr	r2, [pc, #64]	; (808f8 <vTaskSwitchContext+0x90>)
   808b8:	0099      	lsls	r1, r3, #2
   808ba:	18c8      	adds	r0, r1, r3
   808bc:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   808c0:	6844      	ldr	r4, [r0, #4]
   808c2:	6864      	ldr	r4, [r4, #4]
   808c4:	6044      	str	r4, [r0, #4]
   808c6:	4419      	add	r1, r3
   808c8:	4602      	mov	r2, r0
   808ca:	3208      	adds	r2, #8
   808cc:	4294      	cmp	r4, r2
   808ce:	d009      	beq.n	808e4 <vTaskSwitchContext+0x7c>
   808d0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   808d4:	4a08      	ldr	r2, [pc, #32]	; (808f8 <vTaskSwitchContext+0x90>)
   808d6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   808da:	685b      	ldr	r3, [r3, #4]
   808dc:	68da      	ldr	r2, [r3, #12]
   808de:	4b09      	ldr	r3, [pc, #36]	; (80904 <vTaskSwitchContext+0x9c>)
   808e0:	601a      	str	r2, [r3, #0]
   808e2:	bd10      	pop	{r4, pc}
   808e4:	6860      	ldr	r0, [r4, #4]
   808e6:	4a04      	ldr	r2, [pc, #16]	; (808f8 <vTaskSwitchContext+0x90>)
   808e8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   808ec:	6050      	str	r0, [r2, #4]
   808ee:	e7ef      	b.n	808d0 <vTaskSwitchContext+0x68>
   808f0:	20070c24 	.word	0x20070c24
   808f4:	20070c28 	.word	0x20070c28
   808f8:	20070bbc 	.word	0x20070bbc
   808fc:	000806c1 	.word	0x000806c1
   80900:	20070c2c 	.word	0x20070c2c
   80904:	20070bb0 	.word	0x20070bb0

00080908 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80908:	3801      	subs	r0, #1
   8090a:	2802      	cmp	r0, #2
   8090c:	d815      	bhi.n	8093a <_write+0x32>
{
   8090e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80912:	460e      	mov	r6, r1
   80914:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   80916:	b19a      	cbz	r2, 80940 <_write+0x38>
   80918:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8091a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80954 <_write+0x4c>
   8091e:	4f0c      	ldr	r7, [pc, #48]	; (80950 <_write+0x48>)
   80920:	f8d8 0000 	ldr.w	r0, [r8]
   80924:	f815 1b01 	ldrb.w	r1, [r5], #1
   80928:	683b      	ldr	r3, [r7, #0]
   8092a:	4798      	blx	r3
   8092c:	2800      	cmp	r0, #0
   8092e:	db0a      	blt.n	80946 <_write+0x3e>
   80930:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   80932:	3c01      	subs	r4, #1
   80934:	d1f4      	bne.n	80920 <_write+0x18>
   80936:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   8093a:	f04f 30ff 	mov.w	r0, #4294967295
   8093e:	4770      	bx	lr
	for (; len != 0; --len) {
   80940:	4610      	mov	r0, r2
   80942:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   80946:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   8094a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8094e:	bf00      	nop
   80950:	20070ce8 	.word	0x20070ce8
   80954:	20070cec 	.word	0x20070cec

00080958 <usart_serial_read_packet>:
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
   80958:	2a00      	cmp	r2, #0
   8095a:	d051      	beq.n	80a00 <usart_serial_read_packet+0xa8>
{
   8095c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80960:	b083      	sub	sp, #12
   80962:	4605      	mov	r5, r0
   80964:	460c      	mov	r4, r1
   80966:	4692      	mov	sl, r2
   80968:	448a      	add	sl, r1
	if (UART == (Uart*)p_usart) {
   8096a:	4f26      	ldr	r7, [pc, #152]	; (80a04 <usart_serial_read_packet+0xac>)
		while (uart_read((Uart*)p_usart, data));
   8096c:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80a18 <usart_serial_read_packet+0xc0>
	if (USART3 == p_usart) {
   80970:	4e25      	ldr	r6, [pc, #148]	; (80a08 <usart_serial_read_packet+0xb0>)
   80972:	e01d      	b.n	809b0 <usart_serial_read_packet+0x58>
		while (uart_read((Uart*)p_usart, data));
   80974:	4621      	mov	r1, r4
   80976:	4638      	mov	r0, r7
   80978:	47c8      	blx	r9
   8097a:	2800      	cmp	r0, #0
   8097c:	d1fa      	bne.n	80974 <usart_serial_read_packet+0x1c>
   8097e:	e021      	b.n	809c4 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   80980:	469b      	mov	fp, r3
   80982:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80a1c <usart_serial_read_packet+0xc4>
   80986:	a901      	add	r1, sp, #4
   80988:	4658      	mov	r0, fp
   8098a:	47c0      	blx	r8
   8098c:	2800      	cmp	r0, #0
   8098e:	d1fa      	bne.n	80986 <usart_serial_read_packet+0x2e>
		*data = (uint8_t)(val & 0xFF);
   80990:	9b01      	ldr	r3, [sp, #4]
   80992:	7023      	strb	r3, [r4, #0]
   80994:	e019      	b.n	809ca <usart_serial_read_packet+0x72>
		while (usart_read(p_usart, &val));
   80996:	469b      	mov	fp, r3
   80998:	f8df 8080 	ldr.w	r8, [pc, #128]	; 80a1c <usart_serial_read_packet+0xc4>
   8099c:	a901      	add	r1, sp, #4
   8099e:	4658      	mov	r0, fp
   809a0:	47c0      	blx	r8
   809a2:	2800      	cmp	r0, #0
   809a4:	d1fa      	bne.n	8099c <usart_serial_read_packet+0x44>
		*data = (uint8_t)(val & 0xFF);
   809a6:	9b01      	ldr	r3, [sp, #4]
   809a8:	7023      	strb	r3, [r4, #0]
		usart_serial_getchar(usart, data);
		len--;
		data++;
   809aa:	3401      	adds	r4, #1
	while (len) {
   809ac:	4554      	cmp	r4, sl
   809ae:	d023      	beq.n	809f8 <usart_serial_read_packet+0xa0>
	uint32_t val = 0;
   809b0:	2300      	movs	r3, #0
   809b2:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
   809b4:	42bd      	cmp	r5, r7
   809b6:	d0dd      	beq.n	80974 <usart_serial_read_packet+0x1c>
	if (USART0 == p_usart) {
   809b8:	4b14      	ldr	r3, [pc, #80]	; (80a0c <usart_serial_read_packet+0xb4>)
   809ba:	429d      	cmp	r5, r3
   809bc:	d0e0      	beq.n	80980 <usart_serial_read_packet+0x28>
	if (USART1 == p_usart) {
   809be:	4b14      	ldr	r3, [pc, #80]	; (80a10 <usart_serial_read_packet+0xb8>)
   809c0:	429d      	cmp	r5, r3
   809c2:	d0e8      	beq.n	80996 <usart_serial_read_packet+0x3e>
	if (USART2 == p_usart) {
   809c4:	4b13      	ldr	r3, [pc, #76]	; (80a14 <usart_serial_read_packet+0xbc>)
   809c6:	429d      	cmp	r5, r3
   809c8:	d00b      	beq.n	809e2 <usart_serial_read_packet+0x8a>
	if (USART3 == p_usart) {
   809ca:	42b5      	cmp	r5, r6
   809cc:	d1ed      	bne.n	809aa <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   809ce:	f8df 804c 	ldr.w	r8, [pc, #76]	; 80a1c <usart_serial_read_packet+0xc4>
   809d2:	a901      	add	r1, sp, #4
   809d4:	4630      	mov	r0, r6
   809d6:	47c0      	blx	r8
   809d8:	2800      	cmp	r0, #0
   809da:	d1fa      	bne.n	809d2 <usart_serial_read_packet+0x7a>
		*data = (uint8_t)(val & 0xFF);
   809dc:	9b01      	ldr	r3, [sp, #4]
   809de:	7023      	strb	r3, [r4, #0]
   809e0:	e7e3      	b.n	809aa <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   809e2:	469b      	mov	fp, r3
   809e4:	f8df 8034 	ldr.w	r8, [pc, #52]	; 80a1c <usart_serial_read_packet+0xc4>
   809e8:	a901      	add	r1, sp, #4
   809ea:	4658      	mov	r0, fp
   809ec:	47c0      	blx	r8
   809ee:	2800      	cmp	r0, #0
   809f0:	d1fa      	bne.n	809e8 <usart_serial_read_packet+0x90>
		*data = (uint8_t)(val & 0xFF);
   809f2:	9b01      	ldr	r3, [sp, #4]
   809f4:	7023      	strb	r3, [r4, #0]
   809f6:	e7d8      	b.n	809aa <usart_serial_read_packet+0x52>
	}
	return STATUS_OK;
}
   809f8:	2000      	movs	r0, #0
   809fa:	b003      	add	sp, #12
   809fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80a00:	2000      	movs	r0, #0
   80a02:	4770      	bx	lr
   80a04:	400e0800 	.word	0x400e0800
   80a08:	400a4000 	.word	0x400a4000
   80a0c:	40098000 	.word	0x40098000
   80a10:	4009c000 	.word	0x4009c000
   80a14:	400a0000 	.word	0x400a0000
   80a18:	00080a67 	.word	0x00080a67
   80a1c:	00080645 	.word	0x00080645

00080a20 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80a20:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80a22:	23ac      	movs	r3, #172	; 0xac
   80a24:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80a26:	680b      	ldr	r3, [r1, #0]
   80a28:	684a      	ldr	r2, [r1, #4]
   80a2a:	fbb3 f3f2 	udiv	r3, r3, r2
   80a2e:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80a30:	1e5c      	subs	r4, r3, #1
   80a32:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80a36:	4294      	cmp	r4, r2
   80a38:	d80b      	bhi.n	80a52 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   80a3a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80a3c:	688b      	ldr	r3, [r1, #8]
   80a3e:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80a40:	f240 2302 	movw	r3, #514	; 0x202
   80a44:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80a48:	2350      	movs	r3, #80	; 0x50
   80a4a:	6003      	str	r3, [r0, #0]

	return 0;
   80a4c:	2000      	movs	r0, #0
}
   80a4e:	bc10      	pop	{r4}
   80a50:	4770      	bx	lr
		return 1;
   80a52:	2001      	movs	r0, #1
   80a54:	e7fb      	b.n	80a4e <uart_init+0x2e>

00080a56 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80a56:	6943      	ldr	r3, [r0, #20]
   80a58:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80a5c:	bf1a      	itte	ne
   80a5e:	61c1      	strne	r1, [r0, #28]
	return 0;
   80a60:	2000      	movne	r0, #0
		return 1;
   80a62:	2001      	moveq	r0, #1
}
   80a64:	4770      	bx	lr

00080a66 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80a66:	6943      	ldr	r3, [r0, #20]
   80a68:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80a6c:	bf1d      	ittte	ne
   80a6e:	6983      	ldrne	r3, [r0, #24]
   80a70:	700b      	strbne	r3, [r1, #0]
	return 0;
   80a72:	2000      	movne	r0, #0
		return 1;
   80a74:	2001      	moveq	r0, #1
}
   80a76:	4770      	bx	lr

00080a78 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80a78:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80a7a:	480e      	ldr	r0, [pc, #56]	; (80ab4 <sysclk_init+0x3c>)
   80a7c:	4b0e      	ldr	r3, [pc, #56]	; (80ab8 <sysclk_init+0x40>)
   80a7e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80a80:	213e      	movs	r1, #62	; 0x3e
   80a82:	2000      	movs	r0, #0
   80a84:	4b0d      	ldr	r3, [pc, #52]	; (80abc <sysclk_init+0x44>)
   80a86:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80a88:	4c0d      	ldr	r4, [pc, #52]	; (80ac0 <sysclk_init+0x48>)
   80a8a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80a8c:	2800      	cmp	r0, #0
   80a8e:	d0fc      	beq.n	80a8a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80a90:	4b0c      	ldr	r3, [pc, #48]	; (80ac4 <sysclk_init+0x4c>)
   80a92:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80a94:	4a0c      	ldr	r2, [pc, #48]	; (80ac8 <sysclk_init+0x50>)
   80a96:	4b0d      	ldr	r3, [pc, #52]	; (80acc <sysclk_init+0x54>)
   80a98:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80a9a:	4c0d      	ldr	r4, [pc, #52]	; (80ad0 <sysclk_init+0x58>)
   80a9c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80a9e:	2800      	cmp	r0, #0
   80aa0:	d0fc      	beq.n	80a9c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80aa2:	2010      	movs	r0, #16
   80aa4:	4b0b      	ldr	r3, [pc, #44]	; (80ad4 <sysclk_init+0x5c>)
   80aa6:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80aa8:	4b0b      	ldr	r3, [pc, #44]	; (80ad8 <sysclk_init+0x60>)
   80aaa:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80aac:	4801      	ldr	r0, [pc, #4]	; (80ab4 <sysclk_init+0x3c>)
   80aae:	4b02      	ldr	r3, [pc, #8]	; (80ab8 <sysclk_init+0x40>)
   80ab0:	4798      	blx	r3
   80ab2:	bd10      	pop	{r4, pc}
   80ab4:	0501bd00 	.word	0x0501bd00
   80ab8:	200700a5 	.word	0x200700a5
   80abc:	00080e6d 	.word	0x00080e6d
   80ac0:	00080ec1 	.word	0x00080ec1
   80ac4:	00080ed1 	.word	0x00080ed1
   80ac8:	200d3f01 	.word	0x200d3f01
   80acc:	400e0600 	.word	0x400e0600
   80ad0:	00080ee1 	.word	0x00080ee1
   80ad4:	00080e09 	.word	0x00080e09
   80ad8:	00080fe1 	.word	0x00080fe1

00080adc <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80adc:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80ade:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80ae2:	4b16      	ldr	r3, [pc, #88]	; (80b3c <board_init+0x60>)
   80ae4:	605a      	str	r2, [r3, #4]
   80ae6:	200b      	movs	r0, #11
   80ae8:	4c15      	ldr	r4, [pc, #84]	; (80b40 <board_init+0x64>)
   80aea:	47a0      	blx	r4
   80aec:	200c      	movs	r0, #12
   80aee:	47a0      	blx	r4
   80af0:	200d      	movs	r0, #13
   80af2:	47a0      	blx	r4
   80af4:	200e      	movs	r0, #14
   80af6:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80af8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80afc:	203b      	movs	r0, #59	; 0x3b
   80afe:	4c11      	ldr	r4, [pc, #68]	; (80b44 <board_init+0x68>)
   80b00:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80b02:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80b06:	2055      	movs	r0, #85	; 0x55
   80b08:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80b0a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80b0e:	2056      	movs	r0, #86	; 0x56
   80b10:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80b12:	490d      	ldr	r1, [pc, #52]	; (80b48 <board_init+0x6c>)
   80b14:	2068      	movs	r0, #104	; 0x68
   80b16:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80b18:	490c      	ldr	r1, [pc, #48]	; (80b4c <board_init+0x70>)
   80b1a:	205c      	movs	r0, #92	; 0x5c
   80b1c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80b1e:	4a0c      	ldr	r2, [pc, #48]	; (80b50 <board_init+0x74>)
   80b20:	f44f 7140 	mov.w	r1, #768	; 0x300
   80b24:	480b      	ldr	r0, [pc, #44]	; (80b54 <board_init+0x78>)
   80b26:	4b0c      	ldr	r3, [pc, #48]	; (80b58 <board_init+0x7c>)
   80b28:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80b2a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80b2e:	202b      	movs	r0, #43	; 0x2b
   80b30:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80b32:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80b36:	202a      	movs	r0, #42	; 0x2a
   80b38:	47a0      	blx	r4
   80b3a:	bd10      	pop	{r4, pc}
   80b3c:	400e1a50 	.word	0x400e1a50
   80b40:	00080ef1 	.word	0x00080ef1
   80b44:	00080bfd 	.word	0x00080bfd
   80b48:	28000079 	.word	0x28000079
   80b4c:	28000001 	.word	0x28000001
   80b50:	08000001 	.word	0x08000001
   80b54:	400e0e00 	.word	0x400e0e00
   80b58:	00080ccd 	.word	0x00080ccd

00080b5c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80b5c:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80b5e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80b62:	d016      	beq.n	80b92 <pio_set_peripheral+0x36>
   80b64:	d80b      	bhi.n	80b7e <pio_set_peripheral+0x22>
   80b66:	b149      	cbz	r1, 80b7c <pio_set_peripheral+0x20>
   80b68:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80b6c:	d105      	bne.n	80b7a <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80b6e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80b70:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80b72:	400b      	ands	r3, r1
   80b74:	ea23 0302 	bic.w	r3, r3, r2
   80b78:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80b7a:	6042      	str	r2, [r0, #4]
   80b7c:	4770      	bx	lr
	switch (ul_type) {
   80b7e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80b82:	d0fb      	beq.n	80b7c <pio_set_peripheral+0x20>
   80b84:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80b88:	d0f8      	beq.n	80b7c <pio_set_peripheral+0x20>
   80b8a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80b8e:	d1f4      	bne.n	80b7a <pio_set_peripheral+0x1e>
   80b90:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   80b92:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80b94:	4313      	orrs	r3, r2
   80b96:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80b98:	e7ef      	b.n	80b7a <pio_set_peripheral+0x1e>

00080b9a <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80b9a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80b9c:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80ba0:	bf14      	ite	ne
   80ba2:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80ba4:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80ba6:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80baa:	bf14      	ite	ne
   80bac:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   80bae:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   80bb0:	f012 0f02 	tst.w	r2, #2
   80bb4:	d107      	bne.n	80bc6 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   80bb6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80bba:	bf18      	it	ne
   80bbc:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   80bc0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80bc2:	6001      	str	r1, [r0, #0]
   80bc4:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   80bc6:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80bca:	e7f9      	b.n	80bc0 <pio_set_input+0x26>

00080bcc <pio_set_output>:
{
   80bcc:	b410      	push	{r4}
   80bce:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   80bd0:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80bd2:	b944      	cbnz	r4, 80be6 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   80bd4:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   80bd6:	b143      	cbz	r3, 80bea <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   80bd8:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   80bda:	b942      	cbnz	r2, 80bee <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   80bdc:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   80bde:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80be0:	6001      	str	r1, [r0, #0]
}
   80be2:	bc10      	pop	{r4}
   80be4:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   80be6:	6641      	str	r1, [r0, #100]	; 0x64
   80be8:	e7f5      	b.n	80bd6 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   80bea:	6541      	str	r1, [r0, #84]	; 0x54
   80bec:	e7f5      	b.n	80bda <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   80bee:	6301      	str	r1, [r0, #48]	; 0x30
   80bf0:	e7f5      	b.n	80bde <pio_set_output+0x12>

00080bf2 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80bf2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80bf4:	4770      	bx	lr

00080bf6 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80bf6:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80bf8:	4770      	bx	lr
	...

00080bfc <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80bfc:	b570      	push	{r4, r5, r6, lr}
   80bfe:	b082      	sub	sp, #8
   80c00:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80c02:	0943      	lsrs	r3, r0, #5
   80c04:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80c08:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80c0c:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   80c0e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   80c12:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80c16:	d031      	beq.n	80c7c <pio_configure_pin+0x80>
   80c18:	d816      	bhi.n	80c48 <pio_configure_pin+0x4c>
   80c1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80c1e:	d01b      	beq.n	80c58 <pio_configure_pin+0x5c>
   80c20:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80c24:	d116      	bne.n	80c54 <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80c26:	f000 001f 	and.w	r0, r0, #31
   80c2a:	2601      	movs	r6, #1
   80c2c:	4086      	lsls	r6, r0
   80c2e:	4632      	mov	r2, r6
   80c30:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80c34:	4620      	mov	r0, r4
   80c36:	4b22      	ldr	r3, [pc, #136]	; (80cc0 <pio_configure_pin+0xc4>)
   80c38:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80c3a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80c3e:	bf14      	ite	ne
   80c40:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80c42:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   80c44:	2001      	movs	r0, #1
   80c46:	e017      	b.n	80c78 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   80c48:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80c4c:	d021      	beq.n	80c92 <pio_configure_pin+0x96>
   80c4e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80c52:	d01e      	beq.n	80c92 <pio_configure_pin+0x96>
		return 0;
   80c54:	2000      	movs	r0, #0
   80c56:	e00f      	b.n	80c78 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80c58:	f000 001f 	and.w	r0, r0, #31
   80c5c:	2601      	movs	r6, #1
   80c5e:	4086      	lsls	r6, r0
   80c60:	4632      	mov	r2, r6
   80c62:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80c66:	4620      	mov	r0, r4
   80c68:	4b15      	ldr	r3, [pc, #84]	; (80cc0 <pio_configure_pin+0xc4>)
   80c6a:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80c6c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80c70:	bf14      	ite	ne
   80c72:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80c74:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   80c76:	2001      	movs	r0, #1
}
   80c78:	b002      	add	sp, #8
   80c7a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80c7c:	f000 011f 	and.w	r1, r0, #31
   80c80:	2601      	movs	r6, #1
   80c82:	462a      	mov	r2, r5
   80c84:	fa06 f101 	lsl.w	r1, r6, r1
   80c88:	4620      	mov	r0, r4
   80c8a:	4b0e      	ldr	r3, [pc, #56]	; (80cc4 <pio_configure_pin+0xc8>)
   80c8c:	4798      	blx	r3
	return 1;
   80c8e:	4630      	mov	r0, r6
		break;
   80c90:	e7f2      	b.n	80c78 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80c92:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80c96:	f000 011f 	and.w	r1, r0, #31
   80c9a:	2601      	movs	r6, #1
   80c9c:	ea05 0306 	and.w	r3, r5, r6
   80ca0:	9300      	str	r3, [sp, #0]
   80ca2:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80ca6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80caa:	bf14      	ite	ne
   80cac:	2200      	movne	r2, #0
   80cae:	2201      	moveq	r2, #1
   80cb0:	fa06 f101 	lsl.w	r1, r6, r1
   80cb4:	4620      	mov	r0, r4
   80cb6:	4c04      	ldr	r4, [pc, #16]	; (80cc8 <pio_configure_pin+0xcc>)
   80cb8:	47a0      	blx	r4
	return 1;
   80cba:	4630      	mov	r0, r6
		break;
   80cbc:	e7dc      	b.n	80c78 <pio_configure_pin+0x7c>
   80cbe:	bf00      	nop
   80cc0:	00080b5d 	.word	0x00080b5d
   80cc4:	00080b9b 	.word	0x00080b9b
   80cc8:	00080bcd 	.word	0x00080bcd

00080ccc <pio_configure_pin_group>:
{
   80ccc:	b570      	push	{r4, r5, r6, lr}
   80cce:	b082      	sub	sp, #8
   80cd0:	4605      	mov	r5, r0
   80cd2:	460e      	mov	r6, r1
   80cd4:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   80cd6:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80cda:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80cde:	d027      	beq.n	80d30 <pio_configure_pin_group+0x64>
   80ce0:	d811      	bhi.n	80d06 <pio_configure_pin_group+0x3a>
   80ce2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80ce6:	d016      	beq.n	80d16 <pio_configure_pin_group+0x4a>
   80ce8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80cec:	d111      	bne.n	80d12 <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80cee:	460a      	mov	r2, r1
   80cf0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80cf4:	4b19      	ldr	r3, [pc, #100]	; (80d5c <pio_configure_pin_group+0x90>)
   80cf6:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80cf8:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80cfc:	bf14      	ite	ne
   80cfe:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80d00:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   80d02:	2001      	movs	r0, #1
   80d04:	e012      	b.n	80d2c <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   80d06:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80d0a:	d015      	beq.n	80d38 <pio_configure_pin_group+0x6c>
   80d0c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80d10:	d012      	beq.n	80d38 <pio_configure_pin_group+0x6c>
		return 0;
   80d12:	2000      	movs	r0, #0
   80d14:	e00a      	b.n	80d2c <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80d16:	460a      	mov	r2, r1
   80d18:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80d1c:	4b0f      	ldr	r3, [pc, #60]	; (80d5c <pio_configure_pin_group+0x90>)
   80d1e:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80d20:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80d24:	bf14      	ite	ne
   80d26:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80d28:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   80d2a:	2001      	movs	r0, #1
}
   80d2c:	b002      	add	sp, #8
   80d2e:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   80d30:	4b0b      	ldr	r3, [pc, #44]	; (80d60 <pio_configure_pin_group+0x94>)
   80d32:	4798      	blx	r3
	return 1;
   80d34:	2001      	movs	r0, #1
		break;
   80d36:	e7f9      	b.n	80d2c <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80d38:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   80d3c:	f004 0301 	and.w	r3, r4, #1
   80d40:	9300      	str	r3, [sp, #0]
   80d42:	f3c4 0380 	ubfx	r3, r4, #2, #1
   80d46:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80d4a:	bf14      	ite	ne
   80d4c:	2200      	movne	r2, #0
   80d4e:	2201      	moveq	r2, #1
   80d50:	4631      	mov	r1, r6
   80d52:	4628      	mov	r0, r5
   80d54:	4c03      	ldr	r4, [pc, #12]	; (80d64 <pio_configure_pin_group+0x98>)
   80d56:	47a0      	blx	r4
	return 1;
   80d58:	2001      	movs	r0, #1
		break;
   80d5a:	e7e7      	b.n	80d2c <pio_configure_pin_group+0x60>
   80d5c:	00080b5d 	.word	0x00080b5d
   80d60:	00080b9b 	.word	0x00080b9b
   80d64:	00080bcd 	.word	0x00080bcd

00080d68 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80d6c:	4604      	mov	r4, r0
   80d6e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80d70:	4b0e      	ldr	r3, [pc, #56]	; (80dac <pio_handler_process+0x44>)
   80d72:	4798      	blx	r3
   80d74:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80d76:	4620      	mov	r0, r4
   80d78:	4b0d      	ldr	r3, [pc, #52]	; (80db0 <pio_handler_process+0x48>)
   80d7a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80d7c:	4005      	ands	r5, r0
   80d7e:	d013      	beq.n	80da8 <pio_handler_process+0x40>
   80d80:	4c0c      	ldr	r4, [pc, #48]	; (80db4 <pio_handler_process+0x4c>)
   80d82:	f104 0660 	add.w	r6, r4, #96	; 0x60
   80d86:	e003      	b.n	80d90 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80d88:	42b4      	cmp	r4, r6
   80d8a:	d00d      	beq.n	80da8 <pio_handler_process+0x40>
   80d8c:	3410      	adds	r4, #16
		while (status != 0) {
   80d8e:	b15d      	cbz	r5, 80da8 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   80d90:	6820      	ldr	r0, [r4, #0]
   80d92:	4540      	cmp	r0, r8
   80d94:	d1f8      	bne.n	80d88 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80d96:	6861      	ldr	r1, [r4, #4]
   80d98:	4229      	tst	r1, r5
   80d9a:	d0f5      	beq.n	80d88 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80d9c:	68e3      	ldr	r3, [r4, #12]
   80d9e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   80da0:	6863      	ldr	r3, [r4, #4]
   80da2:	ea25 0503 	bic.w	r5, r5, r3
   80da6:	e7ef      	b.n	80d88 <pio_handler_process+0x20>
   80da8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80dac:	00080bf3 	.word	0x00080bf3
   80db0:	00080bf7 	.word	0x00080bf7
   80db4:	20070c38 	.word	0x20070c38

00080db8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80db8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80dba:	210b      	movs	r1, #11
   80dbc:	4801      	ldr	r0, [pc, #4]	; (80dc4 <PIOA_Handler+0xc>)
   80dbe:	4b02      	ldr	r3, [pc, #8]	; (80dc8 <PIOA_Handler+0x10>)
   80dc0:	4798      	blx	r3
   80dc2:	bd08      	pop	{r3, pc}
   80dc4:	400e0e00 	.word	0x400e0e00
   80dc8:	00080d69 	.word	0x00080d69

00080dcc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80dcc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80dce:	210c      	movs	r1, #12
   80dd0:	4801      	ldr	r0, [pc, #4]	; (80dd8 <PIOB_Handler+0xc>)
   80dd2:	4b02      	ldr	r3, [pc, #8]	; (80ddc <PIOB_Handler+0x10>)
   80dd4:	4798      	blx	r3
   80dd6:	bd08      	pop	{r3, pc}
   80dd8:	400e1000 	.word	0x400e1000
   80ddc:	00080d69 	.word	0x00080d69

00080de0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80de0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80de2:	210d      	movs	r1, #13
   80de4:	4801      	ldr	r0, [pc, #4]	; (80dec <PIOC_Handler+0xc>)
   80de6:	4b02      	ldr	r3, [pc, #8]	; (80df0 <PIOC_Handler+0x10>)
   80de8:	4798      	blx	r3
   80dea:	bd08      	pop	{r3, pc}
   80dec:	400e1200 	.word	0x400e1200
   80df0:	00080d69 	.word	0x00080d69

00080df4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80df4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80df6:	210e      	movs	r1, #14
   80df8:	4801      	ldr	r0, [pc, #4]	; (80e00 <PIOD_Handler+0xc>)
   80dfa:	4b02      	ldr	r3, [pc, #8]	; (80e04 <PIOD_Handler+0x10>)
   80dfc:	4798      	blx	r3
   80dfe:	bd08      	pop	{r3, pc}
   80e00:	400e1400 	.word	0x400e1400
   80e04:	00080d69 	.word	0x00080d69

00080e08 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80e08:	4a17      	ldr	r2, [pc, #92]	; (80e68 <pmc_switch_mck_to_pllack+0x60>)
   80e0a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80e0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80e10:	4318      	orrs	r0, r3
   80e12:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80e14:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80e16:	f013 0f08 	tst.w	r3, #8
   80e1a:	d10a      	bne.n	80e32 <pmc_switch_mck_to_pllack+0x2a>
   80e1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e20:	4911      	ldr	r1, [pc, #68]	; (80e68 <pmc_switch_mck_to_pllack+0x60>)
   80e22:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80e24:	f012 0f08 	tst.w	r2, #8
   80e28:	d103      	bne.n	80e32 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80e2a:	3b01      	subs	r3, #1
   80e2c:	d1f9      	bne.n	80e22 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   80e2e:	2001      	movs	r0, #1
   80e30:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80e32:	4a0d      	ldr	r2, [pc, #52]	; (80e68 <pmc_switch_mck_to_pllack+0x60>)
   80e34:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80e36:	f023 0303 	bic.w	r3, r3, #3
   80e3a:	f043 0302 	orr.w	r3, r3, #2
   80e3e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80e40:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80e42:	f013 0f08 	tst.w	r3, #8
   80e46:	d10a      	bne.n	80e5e <pmc_switch_mck_to_pllack+0x56>
   80e48:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e4c:	4906      	ldr	r1, [pc, #24]	; (80e68 <pmc_switch_mck_to_pllack+0x60>)
   80e4e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80e50:	f012 0f08 	tst.w	r2, #8
   80e54:	d105      	bne.n	80e62 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80e56:	3b01      	subs	r3, #1
   80e58:	d1f9      	bne.n	80e4e <pmc_switch_mck_to_pllack+0x46>
			return 1;
   80e5a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80e5c:	4770      	bx	lr
	return 0;
   80e5e:	2000      	movs	r0, #0
   80e60:	4770      	bx	lr
   80e62:	2000      	movs	r0, #0
   80e64:	4770      	bx	lr
   80e66:	bf00      	nop
   80e68:	400e0600 	.word	0x400e0600

00080e6c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80e6c:	b9c8      	cbnz	r0, 80ea2 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80e6e:	4a11      	ldr	r2, [pc, #68]	; (80eb4 <pmc_switch_mainck_to_xtal+0x48>)
   80e70:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80e72:	0209      	lsls	r1, r1, #8
   80e74:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80e76:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80e7a:	f023 0303 	bic.w	r3, r3, #3
   80e7e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80e82:	f043 0301 	orr.w	r3, r3, #1
   80e86:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80e88:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80e8a:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80e8c:	f013 0f01 	tst.w	r3, #1
   80e90:	d0fb      	beq.n	80e8a <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80e92:	4a08      	ldr	r2, [pc, #32]	; (80eb4 <pmc_switch_mainck_to_xtal+0x48>)
   80e94:	6a13      	ldr	r3, [r2, #32]
   80e96:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80e9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80e9e:	6213      	str	r3, [r2, #32]
   80ea0:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80ea2:	4904      	ldr	r1, [pc, #16]	; (80eb4 <pmc_switch_mainck_to_xtal+0x48>)
   80ea4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80ea6:	4a04      	ldr	r2, [pc, #16]	; (80eb8 <pmc_switch_mainck_to_xtal+0x4c>)
   80ea8:	401a      	ands	r2, r3
   80eaa:	4b04      	ldr	r3, [pc, #16]	; (80ebc <pmc_switch_mainck_to_xtal+0x50>)
   80eac:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80eae:	620b      	str	r3, [r1, #32]
   80eb0:	4770      	bx	lr
   80eb2:	bf00      	nop
   80eb4:	400e0600 	.word	0x400e0600
   80eb8:	fec8fffc 	.word	0xfec8fffc
   80ebc:	01370002 	.word	0x01370002

00080ec0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80ec0:	4b02      	ldr	r3, [pc, #8]	; (80ecc <pmc_osc_is_ready_mainck+0xc>)
   80ec2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80ec4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80ec8:	4770      	bx	lr
   80eca:	bf00      	nop
   80ecc:	400e0600 	.word	0x400e0600

00080ed0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80ed0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80ed4:	4b01      	ldr	r3, [pc, #4]	; (80edc <pmc_disable_pllack+0xc>)
   80ed6:	629a      	str	r2, [r3, #40]	; 0x28
   80ed8:	4770      	bx	lr
   80eda:	bf00      	nop
   80edc:	400e0600 	.word	0x400e0600

00080ee0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80ee0:	4b02      	ldr	r3, [pc, #8]	; (80eec <pmc_is_locked_pllack+0xc>)
   80ee2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80ee4:	f000 0002 	and.w	r0, r0, #2
   80ee8:	4770      	bx	lr
   80eea:	bf00      	nop
   80eec:	400e0600 	.word	0x400e0600

00080ef0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80ef0:	282c      	cmp	r0, #44	; 0x2c
   80ef2:	d81e      	bhi.n	80f32 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   80ef4:	281f      	cmp	r0, #31
   80ef6:	d80c      	bhi.n	80f12 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80ef8:	4b11      	ldr	r3, [pc, #68]	; (80f40 <pmc_enable_periph_clk+0x50>)
   80efa:	699a      	ldr	r2, [r3, #24]
   80efc:	2301      	movs	r3, #1
   80efe:	4083      	lsls	r3, r0
   80f00:	4393      	bics	r3, r2
   80f02:	d018      	beq.n	80f36 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   80f04:	2301      	movs	r3, #1
   80f06:	fa03 f000 	lsl.w	r0, r3, r0
   80f0a:	4b0d      	ldr	r3, [pc, #52]	; (80f40 <pmc_enable_periph_clk+0x50>)
   80f0c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80f0e:	2000      	movs	r0, #0
   80f10:	4770      	bx	lr
		ul_id -= 32;
   80f12:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80f14:	4b0a      	ldr	r3, [pc, #40]	; (80f40 <pmc_enable_periph_clk+0x50>)
   80f16:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80f1a:	2301      	movs	r3, #1
   80f1c:	4083      	lsls	r3, r0
   80f1e:	4393      	bics	r3, r2
   80f20:	d00b      	beq.n	80f3a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   80f22:	2301      	movs	r3, #1
   80f24:	fa03 f000 	lsl.w	r0, r3, r0
   80f28:	4b05      	ldr	r3, [pc, #20]	; (80f40 <pmc_enable_periph_clk+0x50>)
   80f2a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   80f2e:	2000      	movs	r0, #0
   80f30:	4770      	bx	lr
		return 1;
   80f32:	2001      	movs	r0, #1
   80f34:	4770      	bx	lr
	return 0;
   80f36:	2000      	movs	r0, #0
   80f38:	4770      	bx	lr
   80f3a:	2000      	movs	r0, #0
}
   80f3c:	4770      	bx	lr
   80f3e:	bf00      	nop
   80f40:	400e0600 	.word	0x400e0600

00080f44 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80f44:	e7fe      	b.n	80f44 <Dummy_Handler>
	...

00080f48 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80f48:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80f4a:	4b1c      	ldr	r3, [pc, #112]	; (80fbc <Reset_Handler+0x74>)
   80f4c:	4a1c      	ldr	r2, [pc, #112]	; (80fc0 <Reset_Handler+0x78>)
   80f4e:	429a      	cmp	r2, r3
   80f50:	d010      	beq.n	80f74 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   80f52:	4b1c      	ldr	r3, [pc, #112]	; (80fc4 <Reset_Handler+0x7c>)
   80f54:	4a19      	ldr	r2, [pc, #100]	; (80fbc <Reset_Handler+0x74>)
   80f56:	429a      	cmp	r2, r3
   80f58:	d20c      	bcs.n	80f74 <Reset_Handler+0x2c>
   80f5a:	3b01      	subs	r3, #1
   80f5c:	1a9b      	subs	r3, r3, r2
   80f5e:	f023 0303 	bic.w	r3, r3, #3
   80f62:	3304      	adds	r3, #4
   80f64:	4413      	add	r3, r2
   80f66:	4916      	ldr	r1, [pc, #88]	; (80fc0 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   80f68:	f851 0b04 	ldr.w	r0, [r1], #4
   80f6c:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   80f70:	429a      	cmp	r2, r3
   80f72:	d1f9      	bne.n	80f68 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80f74:	4b14      	ldr	r3, [pc, #80]	; (80fc8 <Reset_Handler+0x80>)
   80f76:	4a15      	ldr	r2, [pc, #84]	; (80fcc <Reset_Handler+0x84>)
   80f78:	429a      	cmp	r2, r3
   80f7a:	d20a      	bcs.n	80f92 <Reset_Handler+0x4a>
   80f7c:	3b01      	subs	r3, #1
   80f7e:	1a9b      	subs	r3, r3, r2
   80f80:	f023 0303 	bic.w	r3, r3, #3
   80f84:	3304      	adds	r3, #4
   80f86:	4413      	add	r3, r2
		*pDest++ = 0;
   80f88:	2100      	movs	r1, #0
   80f8a:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   80f8e:	4293      	cmp	r3, r2
   80f90:	d1fb      	bne.n	80f8a <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80f92:	4b0f      	ldr	r3, [pc, #60]	; (80fd0 <Reset_Handler+0x88>)
   80f94:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80f98:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80f9c:	490d      	ldr	r1, [pc, #52]	; (80fd4 <Reset_Handler+0x8c>)
   80f9e:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80fa0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80fa4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80fa8:	d203      	bcs.n	80fb2 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80faa:	688b      	ldr	r3, [r1, #8]
   80fac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80fb0:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80fb2:	4b09      	ldr	r3, [pc, #36]	; (80fd8 <Reset_Handler+0x90>)
   80fb4:	4798      	blx	r3

	/* Branch to main function */
	main();
   80fb6:	4b09      	ldr	r3, [pc, #36]	; (80fdc <Reset_Handler+0x94>)
   80fb8:	4798      	blx	r3
   80fba:	e7fe      	b.n	80fba <Reset_Handler+0x72>
   80fbc:	20070000 	.word	0x20070000
   80fc0:	00084460 	.word	0x00084460
   80fc4:	20070af0 	.word	0x20070af0
   80fc8:	20070d40 	.word	0x20070d40
   80fcc:	20070af0 	.word	0x20070af0
   80fd0:	00080000 	.word	0x00080000
   80fd4:	e000ed00 	.word	0xe000ed00
   80fd8:	000812f1 	.word	0x000812f1
   80fdc:	000811d9 	.word	0x000811d9

00080fe0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80fe0:	4b3d      	ldr	r3, [pc, #244]	; (810d8 <SystemCoreClockUpdate+0xf8>)
   80fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80fe4:	f003 0303 	and.w	r3, r3, #3
   80fe8:	2b03      	cmp	r3, #3
   80fea:	d80e      	bhi.n	8100a <SystemCoreClockUpdate+0x2a>
   80fec:	e8df f003 	tbb	[pc, r3]
   80ff0:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80ff4:	4b39      	ldr	r3, [pc, #228]	; (810dc <SystemCoreClockUpdate+0xfc>)
   80ff6:	695b      	ldr	r3, [r3, #20]
   80ff8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80ffc:	bf14      	ite	ne
   80ffe:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   81002:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   81006:	4b36      	ldr	r3, [pc, #216]	; (810e0 <SystemCoreClockUpdate+0x100>)
   81008:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8100a:	4b33      	ldr	r3, [pc, #204]	; (810d8 <SystemCoreClockUpdate+0xf8>)
   8100c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8100e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81012:	2b70      	cmp	r3, #112	; 0x70
   81014:	d057      	beq.n	810c6 <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81016:	4b30      	ldr	r3, [pc, #192]	; (810d8 <SystemCoreClockUpdate+0xf8>)
   81018:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8101a:	4931      	ldr	r1, [pc, #196]	; (810e0 <SystemCoreClockUpdate+0x100>)
   8101c:	f3c2 1202 	ubfx	r2, r2, #4, #3
   81020:	680b      	ldr	r3, [r1, #0]
   81022:	40d3      	lsrs	r3, r2
   81024:	600b      	str	r3, [r1, #0]
   81026:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81028:	4b2b      	ldr	r3, [pc, #172]	; (810d8 <SystemCoreClockUpdate+0xf8>)
   8102a:	6a1b      	ldr	r3, [r3, #32]
   8102c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81030:	d003      	beq.n	8103a <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81032:	4a2c      	ldr	r2, [pc, #176]	; (810e4 <SystemCoreClockUpdate+0x104>)
   81034:	4b2a      	ldr	r3, [pc, #168]	; (810e0 <SystemCoreClockUpdate+0x100>)
   81036:	601a      	str	r2, [r3, #0]
   81038:	e7e7      	b.n	8100a <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8103a:	4a2b      	ldr	r2, [pc, #172]	; (810e8 <SystemCoreClockUpdate+0x108>)
   8103c:	4b28      	ldr	r3, [pc, #160]	; (810e0 <SystemCoreClockUpdate+0x100>)
   8103e:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81040:	4b25      	ldr	r3, [pc, #148]	; (810d8 <SystemCoreClockUpdate+0xf8>)
   81042:	6a1b      	ldr	r3, [r3, #32]
   81044:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81048:	2b10      	cmp	r3, #16
   8104a:	d005      	beq.n	81058 <SystemCoreClockUpdate+0x78>
   8104c:	2b20      	cmp	r3, #32
   8104e:	d1dc      	bne.n	8100a <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   81050:	4a24      	ldr	r2, [pc, #144]	; (810e4 <SystemCoreClockUpdate+0x104>)
   81052:	4b23      	ldr	r3, [pc, #140]	; (810e0 <SystemCoreClockUpdate+0x100>)
   81054:	601a      	str	r2, [r3, #0]
				break;
   81056:	e7d8      	b.n	8100a <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   81058:	4a24      	ldr	r2, [pc, #144]	; (810ec <SystemCoreClockUpdate+0x10c>)
   8105a:	4b21      	ldr	r3, [pc, #132]	; (810e0 <SystemCoreClockUpdate+0x100>)
   8105c:	601a      	str	r2, [r3, #0]
				break;
   8105e:	e7d4      	b.n	8100a <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81060:	4b1d      	ldr	r3, [pc, #116]	; (810d8 <SystemCoreClockUpdate+0xf8>)
   81062:	6a1b      	ldr	r3, [r3, #32]
   81064:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81068:	d00c      	beq.n	81084 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8106a:	4a1e      	ldr	r2, [pc, #120]	; (810e4 <SystemCoreClockUpdate+0x104>)
   8106c:	4b1c      	ldr	r3, [pc, #112]	; (810e0 <SystemCoreClockUpdate+0x100>)
   8106e:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81070:	4b19      	ldr	r3, [pc, #100]	; (810d8 <SystemCoreClockUpdate+0xf8>)
   81072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81074:	f003 0303 	and.w	r3, r3, #3
   81078:	2b02      	cmp	r3, #2
   8107a:	d016      	beq.n	810aa <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8107c:	4a1c      	ldr	r2, [pc, #112]	; (810f0 <SystemCoreClockUpdate+0x110>)
   8107e:	4b18      	ldr	r3, [pc, #96]	; (810e0 <SystemCoreClockUpdate+0x100>)
   81080:	601a      	str	r2, [r3, #0]
   81082:	e7c2      	b.n	8100a <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81084:	4a18      	ldr	r2, [pc, #96]	; (810e8 <SystemCoreClockUpdate+0x108>)
   81086:	4b16      	ldr	r3, [pc, #88]	; (810e0 <SystemCoreClockUpdate+0x100>)
   81088:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8108a:	4b13      	ldr	r3, [pc, #76]	; (810d8 <SystemCoreClockUpdate+0xf8>)
   8108c:	6a1b      	ldr	r3, [r3, #32]
   8108e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81092:	2b10      	cmp	r3, #16
   81094:	d005      	beq.n	810a2 <SystemCoreClockUpdate+0xc2>
   81096:	2b20      	cmp	r3, #32
   81098:	d1ea      	bne.n	81070 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   8109a:	4a12      	ldr	r2, [pc, #72]	; (810e4 <SystemCoreClockUpdate+0x104>)
   8109c:	4b10      	ldr	r3, [pc, #64]	; (810e0 <SystemCoreClockUpdate+0x100>)
   8109e:	601a      	str	r2, [r3, #0]
				break;
   810a0:	e7e6      	b.n	81070 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   810a2:	4a12      	ldr	r2, [pc, #72]	; (810ec <SystemCoreClockUpdate+0x10c>)
   810a4:	4b0e      	ldr	r3, [pc, #56]	; (810e0 <SystemCoreClockUpdate+0x100>)
   810a6:	601a      	str	r2, [r3, #0]
				break;
   810a8:	e7e2      	b.n	81070 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   810aa:	4a0b      	ldr	r2, [pc, #44]	; (810d8 <SystemCoreClockUpdate+0xf8>)
   810ac:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   810ae:	6a92      	ldr	r2, [r2, #40]	; 0x28
   810b0:	480b      	ldr	r0, [pc, #44]	; (810e0 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   810b2:	f3c1 410a 	ubfx	r1, r1, #16, #11
   810b6:	6803      	ldr	r3, [r0, #0]
   810b8:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   810bc:	b2d2      	uxtb	r2, r2
   810be:	fbb3 f3f2 	udiv	r3, r3, r2
   810c2:	6003      	str	r3, [r0, #0]
   810c4:	e7a1      	b.n	8100a <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   810c6:	4a06      	ldr	r2, [pc, #24]	; (810e0 <SystemCoreClockUpdate+0x100>)
   810c8:	6813      	ldr	r3, [r2, #0]
   810ca:	490a      	ldr	r1, [pc, #40]	; (810f4 <SystemCoreClockUpdate+0x114>)
   810cc:	fba1 1303 	umull	r1, r3, r1, r3
   810d0:	085b      	lsrs	r3, r3, #1
   810d2:	6013      	str	r3, [r2, #0]
   810d4:	4770      	bx	lr
   810d6:	bf00      	nop
   810d8:	400e0600 	.word	0x400e0600
   810dc:	400e1a10 	.word	0x400e1a10
   810e0:	20070134 	.word	0x20070134
   810e4:	00b71b00 	.word	0x00b71b00
   810e8:	003d0900 	.word	0x003d0900
   810ec:	007a1200 	.word	0x007a1200
   810f0:	0e4e1c00 	.word	0x0e4e1c00
   810f4:	aaaaaaab 	.word	0xaaaaaaab

000810f8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   810f8:	4b0a      	ldr	r3, [pc, #40]	; (81124 <_sbrk+0x2c>)
   810fa:	681b      	ldr	r3, [r3, #0]
   810fc:	b153      	cbz	r3, 81114 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   810fe:	4b09      	ldr	r3, [pc, #36]	; (81124 <_sbrk+0x2c>)
   81100:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   81102:	181a      	adds	r2, r3, r0
   81104:	4908      	ldr	r1, [pc, #32]	; (81128 <_sbrk+0x30>)
   81106:	4291      	cmp	r1, r2
   81108:	db08      	blt.n	8111c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   8110a:	4610      	mov	r0, r2
   8110c:	4a05      	ldr	r2, [pc, #20]	; (81124 <_sbrk+0x2c>)
   8110e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   81110:	4618      	mov	r0, r3
   81112:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   81114:	4a05      	ldr	r2, [pc, #20]	; (8112c <_sbrk+0x34>)
   81116:	4b03      	ldr	r3, [pc, #12]	; (81124 <_sbrk+0x2c>)
   81118:	601a      	str	r2, [r3, #0]
   8111a:	e7f0      	b.n	810fe <_sbrk+0x6>
		return (caddr_t) -1;	
   8111c:	f04f 30ff 	mov.w	r0, #4294967295
}
   81120:	4770      	bx	lr
   81122:	bf00      	nop
   81124:	20070ca8 	.word	0x20070ca8
   81128:	20087ffc 	.word	0x20087ffc
   8112c:	20072d40 	.word	0x20072d40

00081130 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81130:	f04f 30ff 	mov.w	r0, #4294967295
   81134:	4770      	bx	lr

00081136 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   81136:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8113a:	604b      	str	r3, [r1, #4]

	return 0;
}
   8113c:	2000      	movs	r0, #0
   8113e:	4770      	bx	lr

00081140 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   81140:	2001      	movs	r0, #1
   81142:	4770      	bx	lr

00081144 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   81144:	2000      	movs	r0, #0
   81146:	4770      	bx	lr

00081148 <PWM_Handler>:
//#else
	//uint32_t events = pwm_channel_get_interrupt_status(PWM);
//#endif

void PWM_Handler(void)
{
   81148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
static uint32_t ul_count = 0;  /* PWM counter value */
static uint32_t ul_duty = INIT_DUTY_VALUE;  /* PWM duty cycle rate */
static uint8_t fade_in = 1;  /* LED fade in flag */

uint32_t events = pwm_channel_get_interrupt_status(PWM);
   8114a:	481c      	ldr	r0, [pc, #112]	; (811bc <PWM_Handler+0x74>)
   8114c:	4b1c      	ldr	r3, [pc, #112]	; (811c0 <PWM_Handler+0x78>)
   8114e:	4798      	blx	r3



	/* Interrupt on PIN_PWM_LED0_CHANNEL */
	if ((events & (1 << PIN_PWM_LED0_CHANNEL)) ==
   81150:	f010 0f10 	tst.w	r0, #16
   81154:	d005      	beq.n	81162 <PWM_Handler+0x1a>
	(1 << PIN_PWM_LED0_CHANNEL)) {
		ul_count++;
   81156:	4a1b      	ldr	r2, [pc, #108]	; (811c4 <PWM_Handler+0x7c>)
   81158:	6813      	ldr	r3, [r2, #0]
   8115a:	3301      	adds	r3, #1
   8115c:	6013      	str	r3, [r2, #0]

		/* Fade in/out */
		if (ul_count == (PWM_FREQUENCY / (PERIOD_VALUE - INIT_DUTY_VALUE))) {
   8115e:	2b14      	cmp	r3, #20
   81160:	d000      	beq.n	81164 <PWM_Handler+0x1c>
   81162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			/* Fade in */
			if (fade_in) {
   81164:	4b18      	ldr	r3, [pc, #96]	; (811c8 <PWM_Handler+0x80>)
   81166:	781b      	ldrb	r3, [r3, #0]
   81168:	b1eb      	cbz	r3, 811a6 <PWM_Handler+0x5e>
				ul_duty++;
   8116a:	4a18      	ldr	r2, [pc, #96]	; (811cc <PWM_Handler+0x84>)
   8116c:	6813      	ldr	r3, [r2, #0]
   8116e:	3301      	adds	r3, #1
   81170:	6013      	str	r3, [r2, #0]
				if (ul_duty == PERIOD_VALUE) {
   81172:	2b64      	cmp	r3, #100	; 0x64
   81174:	d013      	beq.n	8119e <PWM_Handler+0x56>
					fade_in = 1;
				}
			}

			/* Set new duty cycle */
			ul_count = 0;
   81176:	2200      	movs	r2, #0
   81178:	4b12      	ldr	r3, [pc, #72]	; (811c4 <PWM_Handler+0x7c>)
   8117a:	601a      	str	r2, [r3, #0]
			g_pwm_channel_led.channel = PIN_PWM_LED0_CHANNEL;
   8117c:	4c14      	ldr	r4, [pc, #80]	; (811d0 <PWM_Handler+0x88>)
   8117e:	2304      	movs	r3, #4
   81180:	6023      	str	r3, [r4, #0]
#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
			pwm_channel_update_duty(PWM0, &g_pwm_channel_led, ul_duty);
#else
			pwm_channel_update_duty(PWM, &g_pwm_channel_led, ul_duty);
   81182:	4f12      	ldr	r7, [pc, #72]	; (811cc <PWM_Handler+0x84>)
   81184:	4e0d      	ldr	r6, [pc, #52]	; (811bc <PWM_Handler+0x74>)
   81186:	683a      	ldr	r2, [r7, #0]
   81188:	4621      	mov	r1, r4
   8118a:	4630      	mov	r0, r6
   8118c:	4d11      	ldr	r5, [pc, #68]	; (811d4 <PWM_Handler+0x8c>)
   8118e:	47a8      	blx	r5
#endif
			g_pwm_channel_led.channel = PIN_PWM_LED1_CHANNEL;
   81190:	2305      	movs	r3, #5
   81192:	6023      	str	r3, [r4, #0]
#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
			pwm_channel_update_duty(PWM0, &g_pwm_channel_led, ul_duty);
#else
			pwm_channel_update_duty(PWM, &g_pwm_channel_led, ul_duty);
   81194:	683a      	ldr	r2, [r7, #0]
   81196:	4621      	mov	r1, r4
   81198:	4630      	mov	r0, r6
   8119a:	47a8      	blx	r5
#endif
		}
	}
	}
   8119c:	e7e1      	b.n	81162 <PWM_Handler+0x1a>
					fade_in = 0;
   8119e:	2200      	movs	r2, #0
   811a0:	4b09      	ldr	r3, [pc, #36]	; (811c8 <PWM_Handler+0x80>)
   811a2:	701a      	strb	r2, [r3, #0]
   811a4:	e7e7      	b.n	81176 <PWM_Handler+0x2e>
				ul_duty--;
   811a6:	4a09      	ldr	r2, [pc, #36]	; (811cc <PWM_Handler+0x84>)
   811a8:	6813      	ldr	r3, [r2, #0]
   811aa:	3b01      	subs	r3, #1
   811ac:	6013      	str	r3, [r2, #0]
				if (ul_duty == INIT_DUTY_VALUE) {
   811ae:	2b32      	cmp	r3, #50	; 0x32
   811b0:	d1e1      	bne.n	81176 <PWM_Handler+0x2e>
					fade_in = 1;
   811b2:	2201      	movs	r2, #1
   811b4:	4b04      	ldr	r3, [pc, #16]	; (811c8 <PWM_Handler+0x80>)
   811b6:	701a      	strb	r2, [r3, #0]
   811b8:	e7dd      	b.n	81176 <PWM_Handler+0x2e>
   811ba:	bf00      	nop
   811bc:	40094000 	.word	0x40094000
   811c0:	00080369 	.word	0x00080369
   811c4:	20070cac 	.word	0x20070cac
   811c8:	20070138 	.word	0x20070138
   811cc:	2007013c 	.word	0x2007013c
   811d0:	20070cf0 	.word	0x20070cf0
   811d4:	00080339 	.word	0x00080339

000811d8 <main>:
 * Output PWM waves on LEDs to make them fade in and out.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
   811d8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
   811dc:	b085      	sub	sp, #20
	/* Initialize the SAM system */
	sysclk_init();
   811de:	4b32      	ldr	r3, [pc, #200]	; (812a8 <main+0xd0>)
   811e0:	4798      	blx	r3
	board_init();
   811e2:	4b32      	ldr	r3, [pc, #200]	; (812ac <main+0xd4>)
   811e4:	4798      	blx	r3

	/* Configure the console uart for debug information */
	configureConsole();
   811e6:	4b32      	ldr	r3, [pc, #200]	; (812b0 <main+0xd8>)
   811e8:	4798      	blx	r3

	/* Output example information */
	puts(STRING_HEADER);
   811ea:	4832      	ldr	r0, [pc, #200]	; (812b4 <main+0xdc>)
   811ec:	4b32      	ldr	r3, [pc, #200]	; (812b8 <main+0xe0>)
   811ee:	4798      	blx	r3
	
	pio_configure_pin(IOPORT_CREATE_PIN(PIOC, 21), PIO_TYPE_PIO_PERIPH_B);
   811f0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   811f4:	2055      	movs	r0, #85	; 0x55
   811f6:	4c31      	ldr	r4, [pc, #196]	; (812bc <main+0xe4>)
   811f8:	47a0      	blx	r4
	pio_configure_pin(IOPORT_CREATE_PIN(PIOC, 22), PIO_TYPE_PIO_PERIPH_B);
   811fa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   811fe:	2056      	movs	r0, #86	; 0x56
   81200:	47a0      	blx	r4
	
	/* Enable PWM peripheral clock */

	pmc_enable_periph_clk(ID_PWM);
   81202:	2024      	movs	r0, #36	; 0x24
   81204:	4b2e      	ldr	r3, [pc, #184]	; (812c0 <main+0xe8>)
   81206:	4798      	blx	r3


	/* Disable PWM channels for LEDs */

	pwm_channel_disable(PWM, PIN_PWM_LED0_CHANNEL);
   81208:	4d2e      	ldr	r5, [pc, #184]	; (812c4 <main+0xec>)
   8120a:	2104      	movs	r1, #4
   8120c:	4628      	mov	r0, r5
   8120e:	4c2e      	ldr	r4, [pc, #184]	; (812c8 <main+0xf0>)
   81210:	47a0      	blx	r4
	pwm_channel_disable(PWM, PIN_PWM_LED1_CHANNEL);
   81212:	2105      	movs	r1, #5
   81214:	4628      	mov	r0, r5
   81216:	47a0      	blx	r4

	/* Set PWM clock A as PWM_FREQUENCY*PERIOD_VALUE (clock B is not used) */
	pwm_clock_t clock_setting = {
   81218:	4b2c      	ldr	r3, [pc, #176]	; (812cc <main+0xf4>)
   8121a:	9301      	str	r3, [sp, #4]
   8121c:	2600      	movs	r6, #0
   8121e:	9602      	str	r6, [sp, #8]
   81220:	4b2b      	ldr	r3, [pc, #172]	; (812d0 <main+0xf8>)
   81222:	9303      	str	r3, [sp, #12]
	
	//itoa(sysclk_get_cpu_hz(), buffer, 10);
	//puts(buffer);
	

	pwm_init(PWM, &clock_setting);
   81224:	a901      	add	r1, sp, #4
   81226:	4628      	mov	r0, r5
   81228:	4b2a      	ldr	r3, [pc, #168]	; (812d4 <main+0xfc>)
   8122a:	4798      	blx	r3


	/* Initialize PWM channel for LED0 */
	/* Period is left-aligned */
	g_pwm_channel_led.alignment = PWM_ALIGN_LEFT;
   8122c:	4c2a      	ldr	r4, [pc, #168]	; (812d8 <main+0x100>)
   8122e:	8126      	strh	r6, [r4, #8]
	/* Output waveform starts at a low level */
	g_pwm_channel_led.polarity = PWM_LOW;
   81230:	72a6      	strb	r6, [r4, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA;
   81232:	f04f 0b0b 	mov.w	fp, #11
   81236:	f8c4 b004 	str.w	fp, [r4, #4]
	/* Period value of output waveform */
	g_pwm_channel_led.ul_period = PERIOD_VALUE;
   8123a:	f04f 0a64 	mov.w	sl, #100	; 0x64
   8123e:	f8c4 a010 	str.w	sl, [r4, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led.ul_duty = INIT_DUTY_VALUE;
   81242:	2732      	movs	r7, #50	; 0x32
   81244:	60e7      	str	r7, [r4, #12]
	g_pwm_channel_led.channel = PIN_PWM_LED0_CHANNEL;
   81246:	f04f 0804 	mov.w	r8, #4
   8124a:	f8c4 8000 	str.w	r8, [r4]

	pwm_channel_init(PWM, &g_pwm_channel_led);
   8124e:	4621      	mov	r1, r4
   81250:	4628      	mov	r0, r5
   81252:	f8df 9098 	ldr.w	r9, [pc, #152]	; 812ec <main+0x114>
   81256:	47c8      	blx	r9


	/* Enable channel counter event interrupt */

	pwm_channel_enable_interrupt(PWM, PIN_PWM_LED0_CHANNEL, 0);
   81258:	4632      	mov	r2, r6
   8125a:	4641      	mov	r1, r8
   8125c:	4628      	mov	r0, r5
   8125e:	4b1f      	ldr	r3, [pc, #124]	; (812dc <main+0x104>)
   81260:	4798      	blx	r3


	/* Initialize PWM channel for LED1 */
	/* Period is center-aligned */
	g_pwm_channel_led.alignment = PWM_ALIGN_LEFT;
   81262:	8126      	strh	r6, [r4, #8]
	/* Output waveform starts at a high level */
	g_pwm_channel_led.polarity = PWM_LOW;
   81264:	72a6      	strb	r6, [r4, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA;
   81266:	f8c4 b004 	str.w	fp, [r4, #4]
	/* Period value of output waveform */
	g_pwm_channel_led.ul_period = PERIOD_VALUE;
   8126a:	f8c4 a010 	str.w	sl, [r4, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led.ul_duty = INIT_DUTY_VALUE;
   8126e:	60e7      	str	r7, [r4, #12]
	g_pwm_channel_led.channel = PIN_PWM_LED1_CHANNEL;
   81270:	2705      	movs	r7, #5
   81272:	6027      	str	r7, [r4, #0]

	pwm_channel_init(PWM, &g_pwm_channel_led);
   81274:	4621      	mov	r1, r4
   81276:	4628      	mov	r0, r5
   81278:	47c8      	blx	r9

	/* Disable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM, PIN_PWM_LED1_CHANNEL, 0);
   8127a:	4632      	mov	r2, r6
   8127c:	4639      	mov	r1, r7
   8127e:	4628      	mov	r0, r5
   81280:	4b17      	ldr	r3, [pc, #92]	; (812e0 <main+0x108>)
   81282:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   81284:	4b17      	ldr	r3, [pc, #92]	; (812e4 <main+0x10c>)
   81286:	2210      	movs	r2, #16
   81288:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   8128c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   81290:	f883 6324 	strb.w	r6, [r3, #804]	; 0x324
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   81294:	605a      	str	r2, [r3, #4]
	NVIC_ClearPendingIRQ(PWM_IRQn);
	NVIC_SetPriority(PWM_IRQn, 0);
	NVIC_EnableIRQ(PWM_IRQn);
	
	/* Enable PWM channels for LEDs */
	pwm_channel_enable(PWM, PIN_PWM_LED0_CHANNEL);
   81296:	4641      	mov	r1, r8
   81298:	4628      	mov	r0, r5
   8129a:	4c13      	ldr	r4, [pc, #76]	; (812e8 <main+0x110>)
   8129c:	47a0      	blx	r4
	pwm_channel_enable(PWM, PIN_PWM_LED1_CHANNEL);
   8129e:	4639      	mov	r1, r7
   812a0:	4628      	mov	r0, r5
   812a2:	47a0      	blx	r4
   812a4:	e7fe      	b.n	812a4 <main+0xcc>
   812a6:	bf00      	nop
   812a8:	00080a79 	.word	0x00080a79
   812ac:	00080add 	.word	0x00080add
   812b0:	00080541 	.word	0x00080541
   812b4:	00084274 	.word	0x00084274
   812b8:	0008158d 	.word	0x0008158d
   812bc:	00080bfd 	.word	0x00080bfd
   812c0:	00080ef1 	.word	0x00080ef1
   812c4:	40094000 	.word	0x40094000
   812c8:	0008035f 	.word	0x0008035f
   812cc:	000186a0 	.word	0x000186a0
   812d0:	0501bd00 	.word	0x0501bd00
   812d4:	000801f1 	.word	0x000801f1
   812d8:	20070cf0 	.word	0x20070cf0
   812dc:	0008036d 	.word	0x0008036d
   812e0:	0008037f 	.word	0x0008037f
   812e4:	e000e100 	.word	0xe000e100
   812e8:	00080355 	.word	0x00080355
   812ec:	00080235 	.word	0x00080235

000812f0 <__libc_init_array>:
   812f0:	b570      	push	{r4, r5, r6, lr}
   812f2:	4e0f      	ldr	r6, [pc, #60]	; (81330 <__libc_init_array+0x40>)
   812f4:	4d0f      	ldr	r5, [pc, #60]	; (81334 <__libc_init_array+0x44>)
   812f6:	1b76      	subs	r6, r6, r5
   812f8:	10b6      	asrs	r6, r6, #2
   812fa:	bf18      	it	ne
   812fc:	2400      	movne	r4, #0
   812fe:	d005      	beq.n	8130c <__libc_init_array+0x1c>
   81300:	3401      	adds	r4, #1
   81302:	f855 3b04 	ldr.w	r3, [r5], #4
   81306:	4798      	blx	r3
   81308:	42a6      	cmp	r6, r4
   8130a:	d1f9      	bne.n	81300 <__libc_init_array+0x10>
   8130c:	4e0a      	ldr	r6, [pc, #40]	; (81338 <__libc_init_array+0x48>)
   8130e:	4d0b      	ldr	r5, [pc, #44]	; (8133c <__libc_init_array+0x4c>)
   81310:	f003 f890 	bl	84434 <_init>
   81314:	1b76      	subs	r6, r6, r5
   81316:	10b6      	asrs	r6, r6, #2
   81318:	bf18      	it	ne
   8131a:	2400      	movne	r4, #0
   8131c:	d006      	beq.n	8132c <__libc_init_array+0x3c>
   8131e:	3401      	adds	r4, #1
   81320:	f855 3b04 	ldr.w	r3, [r5], #4
   81324:	4798      	blx	r3
   81326:	42a6      	cmp	r6, r4
   81328:	d1f9      	bne.n	8131e <__libc_init_array+0x2e>
   8132a:	bd70      	pop	{r4, r5, r6, pc}
   8132c:	bd70      	pop	{r4, r5, r6, pc}
   8132e:	bf00      	nop
   81330:	00084440 	.word	0x00084440
   81334:	00084440 	.word	0x00084440
   81338:	00084448 	.word	0x00084448
   8133c:	00084440 	.word	0x00084440

00081340 <iprintf>:
   81340:	b40f      	push	{r0, r1, r2, r3}
   81342:	b510      	push	{r4, lr}
   81344:	4b07      	ldr	r3, [pc, #28]	; (81364 <iprintf+0x24>)
   81346:	b082      	sub	sp, #8
   81348:	ac04      	add	r4, sp, #16
   8134a:	f854 2b04 	ldr.w	r2, [r4], #4
   8134e:	6818      	ldr	r0, [r3, #0]
   81350:	4623      	mov	r3, r4
   81352:	6881      	ldr	r1, [r0, #8]
   81354:	9401      	str	r4, [sp, #4]
   81356:	f000 fa5f 	bl	81818 <_vfiprintf_r>
   8135a:	b002      	add	sp, #8
   8135c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81360:	b004      	add	sp, #16
   81362:	4770      	bx	lr
   81364:	20070140 	.word	0x20070140

00081368 <memcpy>:
   81368:	4684      	mov	ip, r0
   8136a:	ea41 0300 	orr.w	r3, r1, r0
   8136e:	f013 0303 	ands.w	r3, r3, #3
   81372:	d149      	bne.n	81408 <memcpy+0xa0>
   81374:	3a40      	subs	r2, #64	; 0x40
   81376:	d323      	bcc.n	813c0 <memcpy+0x58>
   81378:	680b      	ldr	r3, [r1, #0]
   8137a:	6003      	str	r3, [r0, #0]
   8137c:	684b      	ldr	r3, [r1, #4]
   8137e:	6043      	str	r3, [r0, #4]
   81380:	688b      	ldr	r3, [r1, #8]
   81382:	6083      	str	r3, [r0, #8]
   81384:	68cb      	ldr	r3, [r1, #12]
   81386:	60c3      	str	r3, [r0, #12]
   81388:	690b      	ldr	r3, [r1, #16]
   8138a:	6103      	str	r3, [r0, #16]
   8138c:	694b      	ldr	r3, [r1, #20]
   8138e:	6143      	str	r3, [r0, #20]
   81390:	698b      	ldr	r3, [r1, #24]
   81392:	6183      	str	r3, [r0, #24]
   81394:	69cb      	ldr	r3, [r1, #28]
   81396:	61c3      	str	r3, [r0, #28]
   81398:	6a0b      	ldr	r3, [r1, #32]
   8139a:	6203      	str	r3, [r0, #32]
   8139c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   8139e:	6243      	str	r3, [r0, #36]	; 0x24
   813a0:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   813a2:	6283      	str	r3, [r0, #40]	; 0x28
   813a4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   813a6:	62c3      	str	r3, [r0, #44]	; 0x2c
   813a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   813aa:	6303      	str	r3, [r0, #48]	; 0x30
   813ac:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   813ae:	6343      	str	r3, [r0, #52]	; 0x34
   813b0:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   813b2:	6383      	str	r3, [r0, #56]	; 0x38
   813b4:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   813b6:	63c3      	str	r3, [r0, #60]	; 0x3c
   813b8:	3040      	adds	r0, #64	; 0x40
   813ba:	3140      	adds	r1, #64	; 0x40
   813bc:	3a40      	subs	r2, #64	; 0x40
   813be:	d2db      	bcs.n	81378 <memcpy+0x10>
   813c0:	3230      	adds	r2, #48	; 0x30
   813c2:	d30b      	bcc.n	813dc <memcpy+0x74>
   813c4:	680b      	ldr	r3, [r1, #0]
   813c6:	6003      	str	r3, [r0, #0]
   813c8:	684b      	ldr	r3, [r1, #4]
   813ca:	6043      	str	r3, [r0, #4]
   813cc:	688b      	ldr	r3, [r1, #8]
   813ce:	6083      	str	r3, [r0, #8]
   813d0:	68cb      	ldr	r3, [r1, #12]
   813d2:	60c3      	str	r3, [r0, #12]
   813d4:	3010      	adds	r0, #16
   813d6:	3110      	adds	r1, #16
   813d8:	3a10      	subs	r2, #16
   813da:	d2f3      	bcs.n	813c4 <memcpy+0x5c>
   813dc:	320c      	adds	r2, #12
   813de:	d305      	bcc.n	813ec <memcpy+0x84>
   813e0:	f851 3b04 	ldr.w	r3, [r1], #4
   813e4:	f840 3b04 	str.w	r3, [r0], #4
   813e8:	3a04      	subs	r2, #4
   813ea:	d2f9      	bcs.n	813e0 <memcpy+0x78>
   813ec:	3204      	adds	r2, #4
   813ee:	d008      	beq.n	81402 <memcpy+0x9a>
   813f0:	07d2      	lsls	r2, r2, #31
   813f2:	bf1c      	itt	ne
   813f4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   813f8:	f800 3b01 	strbne.w	r3, [r0], #1
   813fc:	d301      	bcc.n	81402 <memcpy+0x9a>
   813fe:	880b      	ldrh	r3, [r1, #0]
   81400:	8003      	strh	r3, [r0, #0]
   81402:	4660      	mov	r0, ip
   81404:	4770      	bx	lr
   81406:	bf00      	nop
   81408:	2a08      	cmp	r2, #8
   8140a:	d313      	bcc.n	81434 <memcpy+0xcc>
   8140c:	078b      	lsls	r3, r1, #30
   8140e:	d0b1      	beq.n	81374 <memcpy+0xc>
   81410:	f010 0303 	ands.w	r3, r0, #3
   81414:	d0ae      	beq.n	81374 <memcpy+0xc>
   81416:	f1c3 0304 	rsb	r3, r3, #4
   8141a:	1ad2      	subs	r2, r2, r3
   8141c:	07db      	lsls	r3, r3, #31
   8141e:	bf1c      	itt	ne
   81420:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81424:	f800 3b01 	strbne.w	r3, [r0], #1
   81428:	d3a4      	bcc.n	81374 <memcpy+0xc>
   8142a:	f831 3b02 	ldrh.w	r3, [r1], #2
   8142e:	f820 3b02 	strh.w	r3, [r0], #2
   81432:	e79f      	b.n	81374 <memcpy+0xc>
   81434:	3a04      	subs	r2, #4
   81436:	d3d9      	bcc.n	813ec <memcpy+0x84>
   81438:	3a01      	subs	r2, #1
   8143a:	f811 3b01 	ldrb.w	r3, [r1], #1
   8143e:	f800 3b01 	strb.w	r3, [r0], #1
   81442:	d2f9      	bcs.n	81438 <memcpy+0xd0>
   81444:	780b      	ldrb	r3, [r1, #0]
   81446:	7003      	strb	r3, [r0, #0]
   81448:	784b      	ldrb	r3, [r1, #1]
   8144a:	7043      	strb	r3, [r0, #1]
   8144c:	788b      	ldrb	r3, [r1, #2]
   8144e:	7083      	strb	r3, [r0, #2]
   81450:	4660      	mov	r0, ip
   81452:	4770      	bx	lr

00081454 <memset>:
   81454:	b470      	push	{r4, r5, r6}
   81456:	0786      	lsls	r6, r0, #30
   81458:	d046      	beq.n	814e8 <memset+0x94>
   8145a:	1e54      	subs	r4, r2, #1
   8145c:	2a00      	cmp	r2, #0
   8145e:	d041      	beq.n	814e4 <memset+0x90>
   81460:	b2ca      	uxtb	r2, r1
   81462:	4603      	mov	r3, r0
   81464:	e002      	b.n	8146c <memset+0x18>
   81466:	f114 34ff 	adds.w	r4, r4, #4294967295
   8146a:	d33b      	bcc.n	814e4 <memset+0x90>
   8146c:	f803 2b01 	strb.w	r2, [r3], #1
   81470:	079d      	lsls	r5, r3, #30
   81472:	d1f8      	bne.n	81466 <memset+0x12>
   81474:	2c03      	cmp	r4, #3
   81476:	d92e      	bls.n	814d6 <memset+0x82>
   81478:	b2cd      	uxtb	r5, r1
   8147a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   8147e:	2c0f      	cmp	r4, #15
   81480:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   81484:	d919      	bls.n	814ba <memset+0x66>
   81486:	4626      	mov	r6, r4
   81488:	f103 0210 	add.w	r2, r3, #16
   8148c:	3e10      	subs	r6, #16
   8148e:	2e0f      	cmp	r6, #15
   81490:	f842 5c10 	str.w	r5, [r2, #-16]
   81494:	f842 5c0c 	str.w	r5, [r2, #-12]
   81498:	f842 5c08 	str.w	r5, [r2, #-8]
   8149c:	f842 5c04 	str.w	r5, [r2, #-4]
   814a0:	f102 0210 	add.w	r2, r2, #16
   814a4:	d8f2      	bhi.n	8148c <memset+0x38>
   814a6:	f1a4 0210 	sub.w	r2, r4, #16
   814aa:	f022 020f 	bic.w	r2, r2, #15
   814ae:	f004 040f 	and.w	r4, r4, #15
   814b2:	3210      	adds	r2, #16
   814b4:	2c03      	cmp	r4, #3
   814b6:	4413      	add	r3, r2
   814b8:	d90d      	bls.n	814d6 <memset+0x82>
   814ba:	461e      	mov	r6, r3
   814bc:	4622      	mov	r2, r4
   814be:	3a04      	subs	r2, #4
   814c0:	2a03      	cmp	r2, #3
   814c2:	f846 5b04 	str.w	r5, [r6], #4
   814c6:	d8fa      	bhi.n	814be <memset+0x6a>
   814c8:	1f22      	subs	r2, r4, #4
   814ca:	f022 0203 	bic.w	r2, r2, #3
   814ce:	3204      	adds	r2, #4
   814d0:	4413      	add	r3, r2
   814d2:	f004 0403 	and.w	r4, r4, #3
   814d6:	b12c      	cbz	r4, 814e4 <memset+0x90>
   814d8:	b2c9      	uxtb	r1, r1
   814da:	441c      	add	r4, r3
   814dc:	f803 1b01 	strb.w	r1, [r3], #1
   814e0:	429c      	cmp	r4, r3
   814e2:	d1fb      	bne.n	814dc <memset+0x88>
   814e4:	bc70      	pop	{r4, r5, r6}
   814e6:	4770      	bx	lr
   814e8:	4614      	mov	r4, r2
   814ea:	4603      	mov	r3, r0
   814ec:	e7c2      	b.n	81474 <memset+0x20>
   814ee:	bf00      	nop

000814f0 <_puts_r>:
   814f0:	b5f0      	push	{r4, r5, r6, r7, lr}
   814f2:	4605      	mov	r5, r0
   814f4:	b089      	sub	sp, #36	; 0x24
   814f6:	4608      	mov	r0, r1
   814f8:	460c      	mov	r4, r1
   814fa:	2701      	movs	r7, #1
   814fc:	f000 f91e 	bl	8173c <strlen>
   81500:	2602      	movs	r6, #2
   81502:	19c3      	adds	r3, r0, r7
   81504:	4920      	ldr	r1, [pc, #128]	; (81588 <_puts_r+0x98>)
   81506:	9303      	str	r3, [sp, #12]
   81508:	6bab      	ldr	r3, [r5, #56]	; 0x38
   8150a:	aa04      	add	r2, sp, #16
   8150c:	9404      	str	r4, [sp, #16]
   8150e:	9005      	str	r0, [sp, #20]
   81510:	68ac      	ldr	r4, [r5, #8]
   81512:	9707      	str	r7, [sp, #28]
   81514:	9602      	str	r6, [sp, #8]
   81516:	9106      	str	r1, [sp, #24]
   81518:	9201      	str	r2, [sp, #4]
   8151a:	b353      	cbz	r3, 81572 <_puts_r+0x82>
   8151c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8151e:	f013 0f01 	tst.w	r3, #1
   81522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81526:	b29a      	uxth	r2, r3
   81528:	d101      	bne.n	8152e <_puts_r+0x3e>
   8152a:	0590      	lsls	r0, r2, #22
   8152c:	d525      	bpl.n	8157a <_puts_r+0x8a>
   8152e:	0491      	lsls	r1, r2, #18
   81530:	d406      	bmi.n	81540 <_puts_r+0x50>
   81532:	6e62      	ldr	r2, [r4, #100]	; 0x64
   81534:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   81538:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
   8153c:	81a3      	strh	r3, [r4, #12]
   8153e:	6662      	str	r2, [r4, #100]	; 0x64
   81540:	4628      	mov	r0, r5
   81542:	aa01      	add	r2, sp, #4
   81544:	4621      	mov	r1, r4
   81546:	f001 fb63 	bl	82c10 <__sfvwrite_r>
   8154a:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8154c:	2800      	cmp	r0, #0
   8154e:	bf0c      	ite	eq
   81550:	250a      	moveq	r5, #10
   81552:	f04f 35ff 	movne.w	r5, #4294967295
   81556:	07da      	lsls	r2, r3, #31
   81558:	d402      	bmi.n	81560 <_puts_r+0x70>
   8155a:	89a3      	ldrh	r3, [r4, #12]
   8155c:	059b      	lsls	r3, r3, #22
   8155e:	d502      	bpl.n	81566 <_puts_r+0x76>
   81560:	4628      	mov	r0, r5
   81562:	b009      	add	sp, #36	; 0x24
   81564:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81566:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81568:	f001 fd08 	bl	82f7c <__retarget_lock_release_recursive>
   8156c:	4628      	mov	r0, r5
   8156e:	b009      	add	sp, #36	; 0x24
   81570:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81572:	4628      	mov	r0, r5
   81574:	f001 f940 	bl	827f8 <__sinit>
   81578:	e7d0      	b.n	8151c <_puts_r+0x2c>
   8157a:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8157c:	f001 fcfc 	bl	82f78 <__retarget_lock_acquire_recursive>
   81580:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81584:	b29a      	uxth	r2, r3
   81586:	e7d2      	b.n	8152e <_puts_r+0x3e>
   81588:	000842cc 	.word	0x000842cc

0008158c <puts>:
   8158c:	4b02      	ldr	r3, [pc, #8]	; (81598 <puts+0xc>)
   8158e:	4601      	mov	r1, r0
   81590:	6818      	ldr	r0, [r3, #0]
   81592:	f7ff bfad 	b.w	814f0 <_puts_r>
   81596:	bf00      	nop
   81598:	20070140 	.word	0x20070140

0008159c <setbuf>:
   8159c:	2900      	cmp	r1, #0
   8159e:	bf0c      	ite	eq
   815a0:	2202      	moveq	r2, #2
   815a2:	2200      	movne	r2, #0
   815a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
   815a8:	f000 b800 	b.w	815ac <setvbuf>

000815ac <setvbuf>:
   815ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   815b0:	4d61      	ldr	r5, [pc, #388]	; (81738 <setvbuf+0x18c>)
   815b2:	b083      	sub	sp, #12
   815b4:	682d      	ldr	r5, [r5, #0]
   815b6:	4604      	mov	r4, r0
   815b8:	460f      	mov	r7, r1
   815ba:	4690      	mov	r8, r2
   815bc:	461e      	mov	r6, r3
   815be:	b115      	cbz	r5, 815c6 <setvbuf+0x1a>
   815c0:	6bab      	ldr	r3, [r5, #56]	; 0x38
   815c2:	2b00      	cmp	r3, #0
   815c4:	d064      	beq.n	81690 <setvbuf+0xe4>
   815c6:	f1b8 0f02 	cmp.w	r8, #2
   815ca:	d006      	beq.n	815da <setvbuf+0x2e>
   815cc:	f1b8 0f01 	cmp.w	r8, #1
   815d0:	f200 809f 	bhi.w	81712 <setvbuf+0x166>
   815d4:	2e00      	cmp	r6, #0
   815d6:	f2c0 809c 	blt.w	81712 <setvbuf+0x166>
   815da:	6e63      	ldr	r3, [r4, #100]	; 0x64
   815dc:	07d8      	lsls	r0, r3, #31
   815de:	d534      	bpl.n	8164a <setvbuf+0x9e>
   815e0:	4621      	mov	r1, r4
   815e2:	4628      	mov	r0, r5
   815e4:	f001 f8b0 	bl	82748 <_fflush_r>
   815e8:	6b21      	ldr	r1, [r4, #48]	; 0x30
   815ea:	b141      	cbz	r1, 815fe <setvbuf+0x52>
   815ec:	f104 0340 	add.w	r3, r4, #64	; 0x40
   815f0:	4299      	cmp	r1, r3
   815f2:	d002      	beq.n	815fa <setvbuf+0x4e>
   815f4:	4628      	mov	r0, r5
   815f6:	f001 fa25 	bl	82a44 <_free_r>
   815fa:	2300      	movs	r3, #0
   815fc:	6323      	str	r3, [r4, #48]	; 0x30
   815fe:	2200      	movs	r2, #0
   81600:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81604:	61a2      	str	r2, [r4, #24]
   81606:	6062      	str	r2, [r4, #4]
   81608:	061a      	lsls	r2, r3, #24
   8160a:	d43a      	bmi.n	81682 <setvbuf+0xd6>
   8160c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   81610:	f023 0303 	bic.w	r3, r3, #3
   81614:	f1b8 0f02 	cmp.w	r8, #2
   81618:	81a3      	strh	r3, [r4, #12]
   8161a:	d01d      	beq.n	81658 <setvbuf+0xac>
   8161c:	ab01      	add	r3, sp, #4
   8161e:	466a      	mov	r2, sp
   81620:	4621      	mov	r1, r4
   81622:	4628      	mov	r0, r5
   81624:	f001 fcac 	bl	82f80 <__swhatbuf_r>
   81628:	89a3      	ldrh	r3, [r4, #12]
   8162a:	4318      	orrs	r0, r3
   8162c:	81a0      	strh	r0, [r4, #12]
   8162e:	2e00      	cmp	r6, #0
   81630:	d132      	bne.n	81698 <setvbuf+0xec>
   81632:	9e00      	ldr	r6, [sp, #0]
   81634:	4630      	mov	r0, r6
   81636:	f001 fd1b 	bl	83070 <malloc>
   8163a:	4607      	mov	r7, r0
   8163c:	2800      	cmp	r0, #0
   8163e:	d06b      	beq.n	81718 <setvbuf+0x16c>
   81640:	89a3      	ldrh	r3, [r4, #12]
   81642:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81646:	81a3      	strh	r3, [r4, #12]
   81648:	e028      	b.n	8169c <setvbuf+0xf0>
   8164a:	89a3      	ldrh	r3, [r4, #12]
   8164c:	0599      	lsls	r1, r3, #22
   8164e:	d4c7      	bmi.n	815e0 <setvbuf+0x34>
   81650:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81652:	f001 fc91 	bl	82f78 <__retarget_lock_acquire_recursive>
   81656:	e7c3      	b.n	815e0 <setvbuf+0x34>
   81658:	2500      	movs	r5, #0
   8165a:	2600      	movs	r6, #0
   8165c:	2001      	movs	r0, #1
   8165e:	6e61      	ldr	r1, [r4, #100]	; 0x64
   81660:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81664:	f043 0302 	orr.w	r3, r3, #2
   81668:	60a6      	str	r6, [r4, #8]
   8166a:	07ce      	lsls	r6, r1, #31
   8166c:	81a3      	strh	r3, [r4, #12]
   8166e:	6160      	str	r0, [r4, #20]
   81670:	6022      	str	r2, [r4, #0]
   81672:	6122      	str	r2, [r4, #16]
   81674:	d401      	bmi.n	8167a <setvbuf+0xce>
   81676:	0598      	lsls	r0, r3, #22
   81678:	d53e      	bpl.n	816f8 <setvbuf+0x14c>
   8167a:	4628      	mov	r0, r5
   8167c:	b003      	add	sp, #12
   8167e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81682:	6921      	ldr	r1, [r4, #16]
   81684:	4628      	mov	r0, r5
   81686:	f001 f9dd 	bl	82a44 <_free_r>
   8168a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8168e:	e7bd      	b.n	8160c <setvbuf+0x60>
   81690:	4628      	mov	r0, r5
   81692:	f001 f8b1 	bl	827f8 <__sinit>
   81696:	e796      	b.n	815c6 <setvbuf+0x1a>
   81698:	2f00      	cmp	r7, #0
   8169a:	d0cb      	beq.n	81634 <setvbuf+0x88>
   8169c:	6bab      	ldr	r3, [r5, #56]	; 0x38
   8169e:	2b00      	cmp	r3, #0
   816a0:	d033      	beq.n	8170a <setvbuf+0x15e>
   816a2:	9b00      	ldr	r3, [sp, #0]
   816a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   816a8:	429e      	cmp	r6, r3
   816aa:	bf1c      	itt	ne
   816ac:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   816b0:	81a2      	strhne	r2, [r4, #12]
   816b2:	f1b8 0f01 	cmp.w	r8, #1
   816b6:	bf04      	itt	eq
   816b8:	f042 0201 	orreq.w	r2, r2, #1
   816bc:	81a2      	strheq	r2, [r4, #12]
   816be:	b292      	uxth	r2, r2
   816c0:	f012 0308 	ands.w	r3, r2, #8
   816c4:	6027      	str	r7, [r4, #0]
   816c6:	6127      	str	r7, [r4, #16]
   816c8:	6166      	str	r6, [r4, #20]
   816ca:	d00e      	beq.n	816ea <setvbuf+0x13e>
   816cc:	07d1      	lsls	r1, r2, #31
   816ce:	d51a      	bpl.n	81706 <setvbuf+0x15a>
   816d0:	2300      	movs	r3, #0
   816d2:	6e65      	ldr	r5, [r4, #100]	; 0x64
   816d4:	4276      	negs	r6, r6
   816d6:	f015 0501 	ands.w	r5, r5, #1
   816da:	61a6      	str	r6, [r4, #24]
   816dc:	60a3      	str	r3, [r4, #8]
   816de:	d009      	beq.n	816f4 <setvbuf+0x148>
   816e0:	2500      	movs	r5, #0
   816e2:	4628      	mov	r0, r5
   816e4:	b003      	add	sp, #12
   816e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   816ea:	60a3      	str	r3, [r4, #8]
   816ec:	6e65      	ldr	r5, [r4, #100]	; 0x64
   816ee:	f015 0501 	ands.w	r5, r5, #1
   816f2:	d1f5      	bne.n	816e0 <setvbuf+0x134>
   816f4:	0593      	lsls	r3, r2, #22
   816f6:	d4c0      	bmi.n	8167a <setvbuf+0xce>
   816f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   816fa:	f001 fc3f 	bl	82f7c <__retarget_lock_release_recursive>
   816fe:	4628      	mov	r0, r5
   81700:	b003      	add	sp, #12
   81702:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81706:	60a6      	str	r6, [r4, #8]
   81708:	e7f0      	b.n	816ec <setvbuf+0x140>
   8170a:	4628      	mov	r0, r5
   8170c:	f001 f874 	bl	827f8 <__sinit>
   81710:	e7c7      	b.n	816a2 <setvbuf+0xf6>
   81712:	f04f 35ff 	mov.w	r5, #4294967295
   81716:	e7b0      	b.n	8167a <setvbuf+0xce>
   81718:	f8dd 9000 	ldr.w	r9, [sp]
   8171c:	45b1      	cmp	r9, r6
   8171e:	d004      	beq.n	8172a <setvbuf+0x17e>
   81720:	4648      	mov	r0, r9
   81722:	f001 fca5 	bl	83070 <malloc>
   81726:	4607      	mov	r7, r0
   81728:	b920      	cbnz	r0, 81734 <setvbuf+0x188>
   8172a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8172e:	f04f 35ff 	mov.w	r5, #4294967295
   81732:	e792      	b.n	8165a <setvbuf+0xae>
   81734:	464e      	mov	r6, r9
   81736:	e783      	b.n	81640 <setvbuf+0x94>
   81738:	20070140 	.word	0x20070140

0008173c <strlen>:
   8173c:	f020 0103 	bic.w	r1, r0, #3
   81740:	f010 0003 	ands.w	r0, r0, #3
   81744:	f1c0 0000 	rsb	r0, r0, #0
   81748:	f851 3b04 	ldr.w	r3, [r1], #4
   8174c:	f100 0c04 	add.w	ip, r0, #4
   81750:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   81754:	f06f 0200 	mvn.w	r2, #0
   81758:	bf1c      	itt	ne
   8175a:	fa22 f20c 	lsrne.w	r2, r2, ip
   8175e:	4313      	orrne	r3, r2
   81760:	f04f 0c01 	mov.w	ip, #1
   81764:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   81768:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   8176c:	eba3 020c 	sub.w	r2, r3, ip
   81770:	ea22 0203 	bic.w	r2, r2, r3
   81774:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   81778:	bf04      	itt	eq
   8177a:	f851 3b04 	ldreq.w	r3, [r1], #4
   8177e:	3004      	addeq	r0, #4
   81780:	d0f4      	beq.n	8176c <strlen+0x30>
   81782:	f1c2 0100 	rsb	r1, r2, #0
   81786:	ea02 0201 	and.w	r2, r2, r1
   8178a:	fab2 f282 	clz	r2, r2
   8178e:	f1c2 021f 	rsb	r2, r2, #31
   81792:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   81796:	4770      	bx	lr

00081798 <__sprint_r.part.0>:
   81798:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8179c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   8179e:	4693      	mov	fp, r2
   817a0:	049c      	lsls	r4, r3, #18
   817a2:	d52f      	bpl.n	81804 <__sprint_r.part.0+0x6c>
   817a4:	6893      	ldr	r3, [r2, #8]
   817a6:	6812      	ldr	r2, [r2, #0]
   817a8:	b353      	cbz	r3, 81800 <__sprint_r.part.0+0x68>
   817aa:	460e      	mov	r6, r1
   817ac:	4607      	mov	r7, r0
   817ae:	f102 0908 	add.w	r9, r2, #8
   817b2:	e919 0420 	ldmdb	r9, {r5, sl}
   817b6:	ea5f 089a 	movs.w	r8, sl, lsr #2
   817ba:	d017      	beq.n	817ec <__sprint_r.part.0+0x54>
   817bc:	2400      	movs	r4, #0
   817be:	3d04      	subs	r5, #4
   817c0:	e001      	b.n	817c6 <__sprint_r.part.0+0x2e>
   817c2:	45a0      	cmp	r8, r4
   817c4:	d010      	beq.n	817e8 <__sprint_r.part.0+0x50>
   817c6:	4632      	mov	r2, r6
   817c8:	f855 1f04 	ldr.w	r1, [r5, #4]!
   817cc:	4638      	mov	r0, r7
   817ce:	f001 f8b5 	bl	8293c <_fputwc_r>
   817d2:	1c43      	adds	r3, r0, #1
   817d4:	f104 0401 	add.w	r4, r4, #1
   817d8:	d1f3      	bne.n	817c2 <__sprint_r.part.0+0x2a>
   817da:	2300      	movs	r3, #0
   817dc:	f8cb 3008 	str.w	r3, [fp, #8]
   817e0:	f8cb 3004 	str.w	r3, [fp, #4]
   817e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   817e8:	f8db 3008 	ldr.w	r3, [fp, #8]
   817ec:	f02a 0a03 	bic.w	sl, sl, #3
   817f0:	eba3 030a 	sub.w	r3, r3, sl
   817f4:	f8cb 3008 	str.w	r3, [fp, #8]
   817f8:	f109 0908 	add.w	r9, r9, #8
   817fc:	2b00      	cmp	r3, #0
   817fe:	d1d8      	bne.n	817b2 <__sprint_r.part.0+0x1a>
   81800:	2000      	movs	r0, #0
   81802:	e7ea      	b.n	817da <__sprint_r.part.0+0x42>
   81804:	f001 fa04 	bl	82c10 <__sfvwrite_r>
   81808:	2300      	movs	r3, #0
   8180a:	f8cb 3008 	str.w	r3, [fp, #8]
   8180e:	f8cb 3004 	str.w	r3, [fp, #4]
   81812:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81816:	bf00      	nop

00081818 <_vfiprintf_r>:
   81818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8181c:	b0ad      	sub	sp, #180	; 0xb4
   8181e:	461d      	mov	r5, r3
   81820:	468b      	mov	fp, r1
   81822:	4690      	mov	r8, r2
   81824:	9307      	str	r3, [sp, #28]
   81826:	9006      	str	r0, [sp, #24]
   81828:	b118      	cbz	r0, 81832 <_vfiprintf_r+0x1a>
   8182a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8182c:	2b00      	cmp	r3, #0
   8182e:	f000 80f3 	beq.w	81a18 <_vfiprintf_r+0x200>
   81832:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81836:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   8183a:	07df      	lsls	r7, r3, #31
   8183c:	b281      	uxth	r1, r0
   8183e:	d402      	bmi.n	81846 <_vfiprintf_r+0x2e>
   81840:	058e      	lsls	r6, r1, #22
   81842:	f140 80fc 	bpl.w	81a3e <_vfiprintf_r+0x226>
   81846:	048c      	lsls	r4, r1, #18
   81848:	d40a      	bmi.n	81860 <_vfiprintf_r+0x48>
   8184a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8184e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
   81852:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   81856:	f8ab 100c 	strh.w	r1, [fp, #12]
   8185a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
   8185e:	b289      	uxth	r1, r1
   81860:	0708      	lsls	r0, r1, #28
   81862:	f140 80b3 	bpl.w	819cc <_vfiprintf_r+0x1b4>
   81866:	f8db 3010 	ldr.w	r3, [fp, #16]
   8186a:	2b00      	cmp	r3, #0
   8186c:	f000 80ae 	beq.w	819cc <_vfiprintf_r+0x1b4>
   81870:	f001 031a 	and.w	r3, r1, #26
   81874:	2b0a      	cmp	r3, #10
   81876:	f000 80b5 	beq.w	819e4 <_vfiprintf_r+0x1cc>
   8187a:	2300      	movs	r3, #0
   8187c:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
   81880:	46d1      	mov	r9, sl
   81882:	930b      	str	r3, [sp, #44]	; 0x2c
   81884:	9303      	str	r3, [sp, #12]
   81886:	9311      	str	r3, [sp, #68]	; 0x44
   81888:	9310      	str	r3, [sp, #64]	; 0x40
   8188a:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
   8188e:	f8cd b010 	str.w	fp, [sp, #16]
   81892:	f898 3000 	ldrb.w	r3, [r8]
   81896:	4644      	mov	r4, r8
   81898:	b1fb      	cbz	r3, 818da <_vfiprintf_r+0xc2>
   8189a:	2b25      	cmp	r3, #37	; 0x25
   8189c:	d102      	bne.n	818a4 <_vfiprintf_r+0x8c>
   8189e:	e01c      	b.n	818da <_vfiprintf_r+0xc2>
   818a0:	2b25      	cmp	r3, #37	; 0x25
   818a2:	d003      	beq.n	818ac <_vfiprintf_r+0x94>
   818a4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   818a8:	2b00      	cmp	r3, #0
   818aa:	d1f9      	bne.n	818a0 <_vfiprintf_r+0x88>
   818ac:	eba4 0508 	sub.w	r5, r4, r8
   818b0:	b19d      	cbz	r5, 818da <_vfiprintf_r+0xc2>
   818b2:	9b10      	ldr	r3, [sp, #64]	; 0x40
   818b4:	9a11      	ldr	r2, [sp, #68]	; 0x44
   818b6:	3301      	adds	r3, #1
   818b8:	442a      	add	r2, r5
   818ba:	2b07      	cmp	r3, #7
   818bc:	f8c9 8000 	str.w	r8, [r9]
   818c0:	f8c9 5004 	str.w	r5, [r9, #4]
   818c4:	9211      	str	r2, [sp, #68]	; 0x44
   818c6:	9310      	str	r3, [sp, #64]	; 0x40
   818c8:	dd7a      	ble.n	819c0 <_vfiprintf_r+0x1a8>
   818ca:	2a00      	cmp	r2, #0
   818cc:	f040 84b5 	bne.w	8223a <_vfiprintf_r+0xa22>
   818d0:	46d1      	mov	r9, sl
   818d2:	9b03      	ldr	r3, [sp, #12]
   818d4:	9210      	str	r2, [sp, #64]	; 0x40
   818d6:	442b      	add	r3, r5
   818d8:	9303      	str	r3, [sp, #12]
   818da:	7823      	ldrb	r3, [r4, #0]
   818dc:	2b00      	cmp	r3, #0
   818de:	f000 83e5 	beq.w	820ac <_vfiprintf_r+0x894>
   818e2:	2000      	movs	r0, #0
   818e4:	f04f 0300 	mov.w	r3, #0
   818e8:	f104 0801 	add.w	r8, r4, #1
   818ec:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
   818f0:	7862      	ldrb	r2, [r4, #1]
   818f2:	4606      	mov	r6, r0
   818f4:	4605      	mov	r5, r0
   818f6:	4603      	mov	r3, r0
   818f8:	f04f 34ff 	mov.w	r4, #4294967295
   818fc:	f108 0801 	add.w	r8, r8, #1
   81900:	f1a2 0120 	sub.w	r1, r2, #32
   81904:	2958      	cmp	r1, #88	; 0x58
   81906:	f200 82d9 	bhi.w	81ebc <_vfiprintf_r+0x6a4>
   8190a:	e8df f011 	tbh	[pc, r1, lsl #1]
   8190e:	0228      	.short	0x0228
   81910:	02d702d7 	.word	0x02d702d7
   81914:	02d70230 	.word	0x02d70230
   81918:	02d702d7 	.word	0x02d702d7
   8191c:	02d702d7 	.word	0x02d702d7
   81920:	00a002d7 	.word	0x00a002d7
   81924:	02d70288 	.word	0x02d70288
   81928:	02b800a8 	.word	0x02b800a8
   8192c:	01a602d7 	.word	0x01a602d7
   81930:	01ab01ab 	.word	0x01ab01ab
   81934:	01ab01ab 	.word	0x01ab01ab
   81938:	01ab01ab 	.word	0x01ab01ab
   8193c:	01ab01ab 	.word	0x01ab01ab
   81940:	02d701ab 	.word	0x02d701ab
   81944:	02d702d7 	.word	0x02d702d7
   81948:	02d702d7 	.word	0x02d702d7
   8194c:	02d702d7 	.word	0x02d702d7
   81950:	02d702d7 	.word	0x02d702d7
   81954:	01b902d7 	.word	0x01b902d7
   81958:	02d702d7 	.word	0x02d702d7
   8195c:	02d702d7 	.word	0x02d702d7
   81960:	02d702d7 	.word	0x02d702d7
   81964:	02d702d7 	.word	0x02d702d7
   81968:	02d702d7 	.word	0x02d702d7
   8196c:	02d7019e 	.word	0x02d7019e
   81970:	02d702d7 	.word	0x02d702d7
   81974:	02d702d7 	.word	0x02d702d7
   81978:	02d701a2 	.word	0x02d701a2
   8197c:	025a02d7 	.word	0x025a02d7
   81980:	02d702d7 	.word	0x02d702d7
   81984:	02d702d7 	.word	0x02d702d7
   81988:	02d702d7 	.word	0x02d702d7
   8198c:	02d702d7 	.word	0x02d702d7
   81990:	02d702d7 	.word	0x02d702d7
   81994:	02220261 	.word	0x02220261
   81998:	02d702d7 	.word	0x02d702d7
   8199c:	027602d7 	.word	0x027602d7
   819a0:	02d70222 	.word	0x02d70222
   819a4:	027b02d7 	.word	0x027b02d7
   819a8:	01fc02d7 	.word	0x01fc02d7
   819ac:	02100189 	.word	0x02100189
   819b0:	02d702d2 	.word	0x02d702d2
   819b4:	02d70295 	.word	0x02d70295
   819b8:	02d700ad 	.word	0x02d700ad
   819bc:	023502d7 	.word	0x023502d7
   819c0:	f109 0908 	add.w	r9, r9, #8
   819c4:	9b03      	ldr	r3, [sp, #12]
   819c6:	442b      	add	r3, r5
   819c8:	9303      	str	r3, [sp, #12]
   819ca:	e786      	b.n	818da <_vfiprintf_r+0xc2>
   819cc:	4659      	mov	r1, fp
   819ce:	9806      	ldr	r0, [sp, #24]
   819d0:	f000 fdaa 	bl	82528 <__swsetup_r>
   819d4:	bb18      	cbnz	r0, 81a1e <_vfiprintf_r+0x206>
   819d6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
   819da:	f001 031a 	and.w	r3, r1, #26
   819de:	2b0a      	cmp	r3, #10
   819e0:	f47f af4b 	bne.w	8187a <_vfiprintf_r+0x62>
   819e4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   819e8:	2b00      	cmp	r3, #0
   819ea:	f6ff af46 	blt.w	8187a <_vfiprintf_r+0x62>
   819ee:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   819f2:	07db      	lsls	r3, r3, #31
   819f4:	d405      	bmi.n	81a02 <_vfiprintf_r+0x1ea>
   819f6:	058f      	lsls	r7, r1, #22
   819f8:	d403      	bmi.n	81a02 <_vfiprintf_r+0x1ea>
   819fa:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   819fe:	f001 fabd 	bl	82f7c <__retarget_lock_release_recursive>
   81a02:	462b      	mov	r3, r5
   81a04:	4642      	mov	r2, r8
   81a06:	4659      	mov	r1, fp
   81a08:	9806      	ldr	r0, [sp, #24]
   81a0a:	f000 fd49 	bl	824a0 <__sbprintf>
   81a0e:	9003      	str	r0, [sp, #12]
   81a10:	9803      	ldr	r0, [sp, #12]
   81a12:	b02d      	add	sp, #180	; 0xb4
   81a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a18:	f000 feee 	bl	827f8 <__sinit>
   81a1c:	e709      	b.n	81832 <_vfiprintf_r+0x1a>
   81a1e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81a22:	07d9      	lsls	r1, r3, #31
   81a24:	d404      	bmi.n	81a30 <_vfiprintf_r+0x218>
   81a26:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   81a2a:	059a      	lsls	r2, r3, #22
   81a2c:	f140 84ae 	bpl.w	8238c <_vfiprintf_r+0xb74>
   81a30:	f04f 33ff 	mov.w	r3, #4294967295
   81a34:	9303      	str	r3, [sp, #12]
   81a36:	9803      	ldr	r0, [sp, #12]
   81a38:	b02d      	add	sp, #180	; 0xb4
   81a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a3e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81a42:	f001 fa99 	bl	82f78 <__retarget_lock_acquire_recursive>
   81a46:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   81a4a:	b281      	uxth	r1, r0
   81a4c:	e6fb      	b.n	81846 <_vfiprintf_r+0x2e>
   81a4e:	9907      	ldr	r1, [sp, #28]
   81a50:	460a      	mov	r2, r1
   81a52:	680d      	ldr	r5, [r1, #0]
   81a54:	3204      	adds	r2, #4
   81a56:	2d00      	cmp	r5, #0
   81a58:	9207      	str	r2, [sp, #28]
   81a5a:	da02      	bge.n	81a62 <_vfiprintf_r+0x24a>
   81a5c:	426d      	negs	r5, r5
   81a5e:	f043 0304 	orr.w	r3, r3, #4
   81a62:	f898 2000 	ldrb.w	r2, [r8]
   81a66:	e749      	b.n	818fc <_vfiprintf_r+0xe4>
   81a68:	9508      	str	r5, [sp, #32]
   81a6a:	069e      	lsls	r6, r3, #26
   81a6c:	f100 845a 	bmi.w	82324 <_vfiprintf_r+0xb0c>
   81a70:	9907      	ldr	r1, [sp, #28]
   81a72:	06dd      	lsls	r5, r3, #27
   81a74:	460a      	mov	r2, r1
   81a76:	f100 83ef 	bmi.w	82258 <_vfiprintf_r+0xa40>
   81a7a:	0658      	lsls	r0, r3, #25
   81a7c:	f140 83ec 	bpl.w	82258 <_vfiprintf_r+0xa40>
   81a80:	2700      	movs	r7, #0
   81a82:	2201      	movs	r2, #1
   81a84:	880e      	ldrh	r6, [r1, #0]
   81a86:	3104      	adds	r1, #4
   81a88:	9107      	str	r1, [sp, #28]
   81a8a:	f04f 0100 	mov.w	r1, #0
   81a8e:	2500      	movs	r5, #0
   81a90:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
   81a94:	1c61      	adds	r1, r4, #1
   81a96:	f000 8117 	beq.w	81cc8 <_vfiprintf_r+0x4b0>
   81a9a:	f023 0180 	bic.w	r1, r3, #128	; 0x80
   81a9e:	9102      	str	r1, [sp, #8]
   81aa0:	ea56 0107 	orrs.w	r1, r6, r7
   81aa4:	f040 8115 	bne.w	81cd2 <_vfiprintf_r+0x4ba>
   81aa8:	2c00      	cmp	r4, #0
   81aaa:	f040 835b 	bne.w	82164 <_vfiprintf_r+0x94c>
   81aae:	2a00      	cmp	r2, #0
   81ab0:	f040 83b6 	bne.w	82220 <_vfiprintf_r+0xa08>
   81ab4:	f013 0301 	ands.w	r3, r3, #1
   81ab8:	9305      	str	r3, [sp, #20]
   81aba:	f000 8455 	beq.w	82368 <_vfiprintf_r+0xb50>
   81abe:	2330      	movs	r3, #48	; 0x30
   81ac0:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   81ac4:	f80b 3d41 	strb.w	r3, [fp, #-65]!
   81ac8:	9b05      	ldr	r3, [sp, #20]
   81aca:	42a3      	cmp	r3, r4
   81acc:	bfb8      	it	lt
   81ace:	4623      	movlt	r3, r4
   81ad0:	9301      	str	r3, [sp, #4]
   81ad2:	b10d      	cbz	r5, 81ad8 <_vfiprintf_r+0x2c0>
   81ad4:	3301      	adds	r3, #1
   81ad6:	9301      	str	r3, [sp, #4]
   81ad8:	9b02      	ldr	r3, [sp, #8]
   81ada:	f013 0302 	ands.w	r3, r3, #2
   81ade:	9309      	str	r3, [sp, #36]	; 0x24
   81ae0:	d002      	beq.n	81ae8 <_vfiprintf_r+0x2d0>
   81ae2:	9b01      	ldr	r3, [sp, #4]
   81ae4:	3302      	adds	r3, #2
   81ae6:	9301      	str	r3, [sp, #4]
   81ae8:	9b02      	ldr	r3, [sp, #8]
   81aea:	f013 0384 	ands.w	r3, r3, #132	; 0x84
   81aee:	930a      	str	r3, [sp, #40]	; 0x28
   81af0:	f040 8215 	bne.w	81f1e <_vfiprintf_r+0x706>
   81af4:	9b08      	ldr	r3, [sp, #32]
   81af6:	9a01      	ldr	r2, [sp, #4]
   81af8:	1a9d      	subs	r5, r3, r2
   81afa:	2d00      	cmp	r5, #0
   81afc:	f340 820f 	ble.w	81f1e <_vfiprintf_r+0x706>
   81b00:	2d10      	cmp	r5, #16
   81b02:	f340 8484 	ble.w	8240e <_vfiprintf_r+0xbf6>
   81b06:	9b10      	ldr	r3, [sp, #64]	; 0x40
   81b08:	46ce      	mov	lr, r9
   81b0a:	2710      	movs	r7, #16
   81b0c:	46a1      	mov	r9, r4
   81b0e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81b10:	4ec5      	ldr	r6, [pc, #788]	; (81e28 <_vfiprintf_r+0x610>)
   81b12:	4619      	mov	r1, r3
   81b14:	9c06      	ldr	r4, [sp, #24]
   81b16:	e007      	b.n	81b28 <_vfiprintf_r+0x310>
   81b18:	f101 0c02 	add.w	ip, r1, #2
   81b1c:	4601      	mov	r1, r0
   81b1e:	f10e 0e08 	add.w	lr, lr, #8
   81b22:	3d10      	subs	r5, #16
   81b24:	2d10      	cmp	r5, #16
   81b26:	dd11      	ble.n	81b4c <_vfiprintf_r+0x334>
   81b28:	1c48      	adds	r0, r1, #1
   81b2a:	3210      	adds	r2, #16
   81b2c:	2807      	cmp	r0, #7
   81b2e:	9211      	str	r2, [sp, #68]	; 0x44
   81b30:	e88e 00c0 	stmia.w	lr, {r6, r7}
   81b34:	9010      	str	r0, [sp, #64]	; 0x40
   81b36:	ddef      	ble.n	81b18 <_vfiprintf_r+0x300>
   81b38:	2a00      	cmp	r2, #0
   81b3a:	f040 81d9 	bne.w	81ef0 <_vfiprintf_r+0x6d8>
   81b3e:	3d10      	subs	r5, #16
   81b40:	2d10      	cmp	r5, #16
   81b42:	4611      	mov	r1, r2
   81b44:	f04f 0c01 	mov.w	ip, #1
   81b48:	46d6      	mov	lr, sl
   81b4a:	dced      	bgt.n	81b28 <_vfiprintf_r+0x310>
   81b4c:	464c      	mov	r4, r9
   81b4e:	4661      	mov	r1, ip
   81b50:	46f1      	mov	r9, lr
   81b52:	442a      	add	r2, r5
   81b54:	2907      	cmp	r1, #7
   81b56:	9211      	str	r2, [sp, #68]	; 0x44
   81b58:	f8c9 6000 	str.w	r6, [r9]
   81b5c:	f8c9 5004 	str.w	r5, [r9, #4]
   81b60:	9110      	str	r1, [sp, #64]	; 0x40
   81b62:	f300 82eb 	bgt.w	8213c <_vfiprintf_r+0x924>
   81b66:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81b6a:	f109 0908 	add.w	r9, r9, #8
   81b6e:	1c48      	adds	r0, r1, #1
   81b70:	2d00      	cmp	r5, #0
   81b72:	f040 81dc 	bne.w	81f2e <_vfiprintf_r+0x716>
   81b76:	9b09      	ldr	r3, [sp, #36]	; 0x24
   81b78:	2b00      	cmp	r3, #0
   81b7a:	f000 81f6 	beq.w	81f6a <_vfiprintf_r+0x752>
   81b7e:	2102      	movs	r1, #2
   81b80:	ab0e      	add	r3, sp, #56	; 0x38
   81b82:	440a      	add	r2, r1
   81b84:	2807      	cmp	r0, #7
   81b86:	9211      	str	r2, [sp, #68]	; 0x44
   81b88:	9010      	str	r0, [sp, #64]	; 0x40
   81b8a:	f8c9 1004 	str.w	r1, [r9, #4]
   81b8e:	f8c9 3000 	str.w	r3, [r9]
   81b92:	f340 81e6 	ble.w	81f62 <_vfiprintf_r+0x74a>
   81b96:	2a00      	cmp	r2, #0
   81b98:	f040 8395 	bne.w	822c6 <_vfiprintf_r+0xaae>
   81b9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   81b9e:	2001      	movs	r0, #1
   81ba0:	2b80      	cmp	r3, #128	; 0x80
   81ba2:	4611      	mov	r1, r2
   81ba4:	46d1      	mov	r9, sl
   81ba6:	f040 81e4 	bne.w	81f72 <_vfiprintf_r+0x75a>
   81baa:	9b08      	ldr	r3, [sp, #32]
   81bac:	9d01      	ldr	r5, [sp, #4]
   81bae:	1b5e      	subs	r6, r3, r5
   81bb0:	2e00      	cmp	r6, #0
   81bb2:	f340 81de 	ble.w	81f72 <_vfiprintf_r+0x75a>
   81bb6:	2e10      	cmp	r6, #16
   81bb8:	f340 843c 	ble.w	82434 <_vfiprintf_r+0xc1c>
   81bbc:	46cc      	mov	ip, r9
   81bbe:	2710      	movs	r7, #16
   81bc0:	46a1      	mov	r9, r4
   81bc2:	4d9a      	ldr	r5, [pc, #616]	; (81e2c <_vfiprintf_r+0x614>)
   81bc4:	9c06      	ldr	r4, [sp, #24]
   81bc6:	e007      	b.n	81bd8 <_vfiprintf_r+0x3c0>
   81bc8:	f101 0e02 	add.w	lr, r1, #2
   81bcc:	4601      	mov	r1, r0
   81bce:	f10c 0c08 	add.w	ip, ip, #8
   81bd2:	3e10      	subs	r6, #16
   81bd4:	2e10      	cmp	r6, #16
   81bd6:	dd11      	ble.n	81bfc <_vfiprintf_r+0x3e4>
   81bd8:	1c48      	adds	r0, r1, #1
   81bda:	3210      	adds	r2, #16
   81bdc:	2807      	cmp	r0, #7
   81bde:	9211      	str	r2, [sp, #68]	; 0x44
   81be0:	e88c 00a0 	stmia.w	ip, {r5, r7}
   81be4:	9010      	str	r0, [sp, #64]	; 0x40
   81be6:	ddef      	ble.n	81bc8 <_vfiprintf_r+0x3b0>
   81be8:	2a00      	cmp	r2, #0
   81bea:	f040 829b 	bne.w	82124 <_vfiprintf_r+0x90c>
   81bee:	3e10      	subs	r6, #16
   81bf0:	2e10      	cmp	r6, #16
   81bf2:	f04f 0e01 	mov.w	lr, #1
   81bf6:	4611      	mov	r1, r2
   81bf8:	46d4      	mov	ip, sl
   81bfa:	dced      	bgt.n	81bd8 <_vfiprintf_r+0x3c0>
   81bfc:	464c      	mov	r4, r9
   81bfe:	46e1      	mov	r9, ip
   81c00:	4432      	add	r2, r6
   81c02:	f1be 0f07 	cmp.w	lr, #7
   81c06:	9211      	str	r2, [sp, #68]	; 0x44
   81c08:	e889 0060 	stmia.w	r9, {r5, r6}
   81c0c:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
   81c10:	f300 8366 	bgt.w	822e0 <_vfiprintf_r+0xac8>
   81c14:	f109 0908 	add.w	r9, r9, #8
   81c18:	f10e 0001 	add.w	r0, lr, #1
   81c1c:	4671      	mov	r1, lr
   81c1e:	e1a8      	b.n	81f72 <_vfiprintf_r+0x75a>
   81c20:	9508      	str	r5, [sp, #32]
   81c22:	f013 0220 	ands.w	r2, r3, #32
   81c26:	f040 8389 	bne.w	8233c <_vfiprintf_r+0xb24>
   81c2a:	f013 0110 	ands.w	r1, r3, #16
   81c2e:	f040 8319 	bne.w	82264 <_vfiprintf_r+0xa4c>
   81c32:	f013 0240 	ands.w	r2, r3, #64	; 0x40
   81c36:	f000 8315 	beq.w	82264 <_vfiprintf_r+0xa4c>
   81c3a:	9807      	ldr	r0, [sp, #28]
   81c3c:	460a      	mov	r2, r1
   81c3e:	4601      	mov	r1, r0
   81c40:	3104      	adds	r1, #4
   81c42:	8806      	ldrh	r6, [r0, #0]
   81c44:	2700      	movs	r7, #0
   81c46:	9107      	str	r1, [sp, #28]
   81c48:	e71f      	b.n	81a8a <_vfiprintf_r+0x272>
   81c4a:	9508      	str	r5, [sp, #32]
   81c4c:	f043 0310 	orr.w	r3, r3, #16
   81c50:	e7e7      	b.n	81c22 <_vfiprintf_r+0x40a>
   81c52:	9508      	str	r5, [sp, #32]
   81c54:	f043 0310 	orr.w	r3, r3, #16
   81c58:	e707      	b.n	81a6a <_vfiprintf_r+0x252>
   81c5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81c5e:	f898 2000 	ldrb.w	r2, [r8]
   81c62:	e64b      	b.n	818fc <_vfiprintf_r+0xe4>
   81c64:	2500      	movs	r5, #0
   81c66:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81c6a:	f818 2b01 	ldrb.w	r2, [r8], #1
   81c6e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   81c72:	eb01 0545 	add.w	r5, r1, r5, lsl #1
   81c76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81c7a:	2909      	cmp	r1, #9
   81c7c:	d9f5      	bls.n	81c6a <_vfiprintf_r+0x452>
   81c7e:	e63f      	b.n	81900 <_vfiprintf_r+0xe8>
   81c80:	9508      	str	r5, [sp, #32]
   81c82:	2800      	cmp	r0, #0
   81c84:	f040 8402 	bne.w	8248c <_vfiprintf_r+0xc74>
   81c88:	f043 0310 	orr.w	r3, r3, #16
   81c8c:	069e      	lsls	r6, r3, #26
   81c8e:	f100 833d 	bmi.w	8230c <_vfiprintf_r+0xaf4>
   81c92:	9907      	ldr	r1, [sp, #28]
   81c94:	06dd      	lsls	r5, r3, #27
   81c96:	460a      	mov	r2, r1
   81c98:	f100 82f0 	bmi.w	8227c <_vfiprintf_r+0xa64>
   81c9c:	0658      	lsls	r0, r3, #25
   81c9e:	f140 82ed 	bpl.w	8227c <_vfiprintf_r+0xa64>
   81ca2:	f9b1 6000 	ldrsh.w	r6, [r1]
   81ca6:	3204      	adds	r2, #4
   81ca8:	17f7      	asrs	r7, r6, #31
   81caa:	4630      	mov	r0, r6
   81cac:	4639      	mov	r1, r7
   81cae:	9207      	str	r2, [sp, #28]
   81cb0:	2800      	cmp	r0, #0
   81cb2:	f171 0200 	sbcs.w	r2, r1, #0
   81cb6:	f2c0 835a 	blt.w	8236e <_vfiprintf_r+0xb56>
   81cba:	1c61      	adds	r1, r4, #1
   81cbc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81cc0:	f04f 0201 	mov.w	r2, #1
   81cc4:	f47f aee9 	bne.w	81a9a <_vfiprintf_r+0x282>
   81cc8:	ea56 0107 	orrs.w	r1, r6, r7
   81ccc:	f000 824b 	beq.w	82166 <_vfiprintf_r+0x94e>
   81cd0:	9302      	str	r3, [sp, #8]
   81cd2:	2a01      	cmp	r2, #1
   81cd4:	f000 828a 	beq.w	821ec <_vfiprintf_r+0x9d4>
   81cd8:	2a02      	cmp	r2, #2
   81cda:	f040 825a 	bne.w	82192 <_vfiprintf_r+0x97a>
   81cde:	46d3      	mov	fp, sl
   81ce0:	980b      	ldr	r0, [sp, #44]	; 0x2c
   81ce2:	0933      	lsrs	r3, r6, #4
   81ce4:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   81ce8:	0939      	lsrs	r1, r7, #4
   81cea:	f006 020f 	and.w	r2, r6, #15
   81cee:	460f      	mov	r7, r1
   81cf0:	461e      	mov	r6, r3
   81cf2:	5c83      	ldrb	r3, [r0, r2]
   81cf4:	f80b 3d01 	strb.w	r3, [fp, #-1]!
   81cf8:	ea56 0307 	orrs.w	r3, r6, r7
   81cfc:	d1f1      	bne.n	81ce2 <_vfiprintf_r+0x4ca>
   81cfe:	ebaa 030b 	sub.w	r3, sl, fp
   81d02:	9305      	str	r3, [sp, #20]
   81d04:	e6e0      	b.n	81ac8 <_vfiprintf_r+0x2b0>
   81d06:	2800      	cmp	r0, #0
   81d08:	f040 83bd 	bne.w	82486 <_vfiprintf_r+0xc6e>
   81d0c:	0699      	lsls	r1, r3, #26
   81d0e:	f100 8359 	bmi.w	823c4 <_vfiprintf_r+0xbac>
   81d12:	06da      	lsls	r2, r3, #27
   81d14:	f100 80e5 	bmi.w	81ee2 <_vfiprintf_r+0x6ca>
   81d18:	065b      	lsls	r3, r3, #25
   81d1a:	f140 80e2 	bpl.w	81ee2 <_vfiprintf_r+0x6ca>
   81d1e:	9a07      	ldr	r2, [sp, #28]
   81d20:	6813      	ldr	r3, [r2, #0]
   81d22:	3204      	adds	r2, #4
   81d24:	9207      	str	r2, [sp, #28]
   81d26:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   81d2a:	801a      	strh	r2, [r3, #0]
   81d2c:	e5b1      	b.n	81892 <_vfiprintf_r+0x7a>
   81d2e:	2278      	movs	r2, #120	; 0x78
   81d30:	2130      	movs	r1, #48	; 0x30
   81d32:	9508      	str	r5, [sp, #32]
   81d34:	9d07      	ldr	r5, [sp, #28]
   81d36:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   81d3a:	1d2a      	adds	r2, r5, #4
   81d3c:	9207      	str	r2, [sp, #28]
   81d3e:	4a3c      	ldr	r2, [pc, #240]	; (81e30 <_vfiprintf_r+0x618>)
   81d40:	682e      	ldr	r6, [r5, #0]
   81d42:	920b      	str	r2, [sp, #44]	; 0x2c
   81d44:	f043 0302 	orr.w	r3, r3, #2
   81d48:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   81d4c:	2700      	movs	r7, #0
   81d4e:	2202      	movs	r2, #2
   81d50:	e69b      	b.n	81a8a <_vfiprintf_r+0x272>
   81d52:	9508      	str	r5, [sp, #32]
   81d54:	2800      	cmp	r0, #0
   81d56:	d099      	beq.n	81c8c <_vfiprintf_r+0x474>
   81d58:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   81d5c:	e796      	b.n	81c8c <_vfiprintf_r+0x474>
   81d5e:	f898 2000 	ldrb.w	r2, [r8]
   81d62:	2e00      	cmp	r6, #0
   81d64:	f47f adca 	bne.w	818fc <_vfiprintf_r+0xe4>
   81d68:	2001      	movs	r0, #1
   81d6a:	2620      	movs	r6, #32
   81d6c:	e5c6      	b.n	818fc <_vfiprintf_r+0xe4>
   81d6e:	f043 0301 	orr.w	r3, r3, #1
   81d72:	f898 2000 	ldrb.w	r2, [r8]
   81d76:	e5c1      	b.n	818fc <_vfiprintf_r+0xe4>
   81d78:	9508      	str	r5, [sp, #32]
   81d7a:	2800      	cmp	r0, #0
   81d7c:	f040 8380 	bne.w	82480 <_vfiprintf_r+0xc68>
   81d80:	492b      	ldr	r1, [pc, #172]	; (81e30 <_vfiprintf_r+0x618>)
   81d82:	910b      	str	r1, [sp, #44]	; 0x2c
   81d84:	069f      	lsls	r7, r3, #26
   81d86:	f100 82e5 	bmi.w	82354 <_vfiprintf_r+0xb3c>
   81d8a:	9807      	ldr	r0, [sp, #28]
   81d8c:	06de      	lsls	r6, r3, #27
   81d8e:	4601      	mov	r1, r0
   81d90:	f100 826f 	bmi.w	82272 <_vfiprintf_r+0xa5a>
   81d94:	065d      	lsls	r5, r3, #25
   81d96:	f140 826c 	bpl.w	82272 <_vfiprintf_r+0xa5a>
   81d9a:	2700      	movs	r7, #0
   81d9c:	3104      	adds	r1, #4
   81d9e:	8806      	ldrh	r6, [r0, #0]
   81da0:	9107      	str	r1, [sp, #28]
   81da2:	07d8      	lsls	r0, r3, #31
   81da4:	f140 8220 	bpl.w	821e8 <_vfiprintf_r+0x9d0>
   81da8:	ea56 0107 	orrs.w	r1, r6, r7
   81dac:	f000 821c 	beq.w	821e8 <_vfiprintf_r+0x9d0>
   81db0:	2130      	movs	r1, #48	; 0x30
   81db2:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   81db6:	f043 0302 	orr.w	r3, r3, #2
   81dba:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   81dbe:	2202      	movs	r2, #2
   81dc0:	e663      	b.n	81a8a <_vfiprintf_r+0x272>
   81dc2:	9508      	str	r5, [sp, #32]
   81dc4:	2800      	cmp	r0, #0
   81dc6:	f040 8355 	bne.w	82474 <_vfiprintf_r+0xc5c>
   81dca:	491a      	ldr	r1, [pc, #104]	; (81e34 <_vfiprintf_r+0x61c>)
   81dcc:	910b      	str	r1, [sp, #44]	; 0x2c
   81dce:	e7d9      	b.n	81d84 <_vfiprintf_r+0x56c>
   81dd0:	2201      	movs	r2, #1
   81dd2:	9807      	ldr	r0, [sp, #28]
   81dd4:	4611      	mov	r1, r2
   81dd6:	9201      	str	r2, [sp, #4]
   81dd8:	6802      	ldr	r2, [r0, #0]
   81dda:	f04f 0400 	mov.w	r4, #0
   81dde:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81de2:	4602      	mov	r2, r0
   81de4:	3204      	adds	r2, #4
   81de6:	9508      	str	r5, [sp, #32]
   81de8:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
   81dec:	9105      	str	r1, [sp, #20]
   81dee:	9207      	str	r2, [sp, #28]
   81df0:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   81df4:	9302      	str	r3, [sp, #8]
   81df6:	2400      	movs	r4, #0
   81df8:	e66e      	b.n	81ad8 <_vfiprintf_r+0x2c0>
   81dfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81dfe:	f898 2000 	ldrb.w	r2, [r8]
   81e02:	e57b      	b.n	818fc <_vfiprintf_r+0xe4>
   81e04:	f898 2000 	ldrb.w	r2, [r8]
   81e08:	2a6c      	cmp	r2, #108	; 0x6c
   81e0a:	bf03      	ittte	eq
   81e0c:	f898 2001 	ldrbeq.w	r2, [r8, #1]
   81e10:	f043 0320 	orreq.w	r3, r3, #32
   81e14:	f108 0801 	addeq.w	r8, r8, #1
   81e18:	f043 0310 	orrne.w	r3, r3, #16
   81e1c:	e56e      	b.n	818fc <_vfiprintf_r+0xe4>
   81e1e:	f898 2000 	ldrb.w	r2, [r8]
   81e22:	2001      	movs	r0, #1
   81e24:	262b      	movs	r6, #43	; 0x2b
   81e26:	e569      	b.n	818fc <_vfiprintf_r+0xe4>
   81e28:	00084300 	.word	0x00084300
   81e2c:	00084310 	.word	0x00084310
   81e30:	000842e4 	.word	0x000842e4
   81e34:	000842d0 	.word	0x000842d0
   81e38:	f04f 0200 	mov.w	r2, #0
   81e3c:	9907      	ldr	r1, [sp, #28]
   81e3e:	9508      	str	r5, [sp, #32]
   81e40:	f8d1 b000 	ldr.w	fp, [r1]
   81e44:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   81e48:	1d0d      	adds	r5, r1, #4
   81e4a:	f1bb 0f00 	cmp.w	fp, #0
   81e4e:	f000 82e4 	beq.w	8241a <_vfiprintf_r+0xc02>
   81e52:	1c67      	adds	r7, r4, #1
   81e54:	f000 82c3 	beq.w	823de <_vfiprintf_r+0xbc6>
   81e58:	4622      	mov	r2, r4
   81e5a:	2100      	movs	r1, #0
   81e5c:	4658      	mov	r0, fp
   81e5e:	9301      	str	r3, [sp, #4]
   81e60:	f001 fbc6 	bl	835f0 <memchr>
   81e64:	9b01      	ldr	r3, [sp, #4]
   81e66:	2800      	cmp	r0, #0
   81e68:	f000 82e8 	beq.w	8243c <_vfiprintf_r+0xc24>
   81e6c:	eba0 020b 	sub.w	r2, r0, fp
   81e70:	9507      	str	r5, [sp, #28]
   81e72:	9205      	str	r2, [sp, #20]
   81e74:	9302      	str	r3, [sp, #8]
   81e76:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81e7a:	2400      	movs	r4, #0
   81e7c:	e624      	b.n	81ac8 <_vfiprintf_r+0x2b0>
   81e7e:	f898 2000 	ldrb.w	r2, [r8]
   81e82:	f108 0701 	add.w	r7, r8, #1
   81e86:	2a2a      	cmp	r2, #42	; 0x2a
   81e88:	f000 82e9 	beq.w	8245e <_vfiprintf_r+0xc46>
   81e8c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81e90:	2909      	cmp	r1, #9
   81e92:	46b8      	mov	r8, r7
   81e94:	f04f 0400 	mov.w	r4, #0
   81e98:	f63f ad32 	bhi.w	81900 <_vfiprintf_r+0xe8>
   81e9c:	f818 2b01 	ldrb.w	r2, [r8], #1
   81ea0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   81ea4:	eb01 0444 	add.w	r4, r1, r4, lsl #1
   81ea8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81eac:	2909      	cmp	r1, #9
   81eae:	d9f5      	bls.n	81e9c <_vfiprintf_r+0x684>
   81eb0:	e526      	b.n	81900 <_vfiprintf_r+0xe8>
   81eb2:	f043 0320 	orr.w	r3, r3, #32
   81eb6:	f898 2000 	ldrb.w	r2, [r8]
   81eba:	e51f      	b.n	818fc <_vfiprintf_r+0xe4>
   81ebc:	9508      	str	r5, [sp, #32]
   81ebe:	2800      	cmp	r0, #0
   81ec0:	f040 82db 	bne.w	8247a <_vfiprintf_r+0xc62>
   81ec4:	2a00      	cmp	r2, #0
   81ec6:	f000 80f1 	beq.w	820ac <_vfiprintf_r+0x894>
   81eca:	2101      	movs	r1, #1
   81ecc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81ed0:	f04f 0200 	mov.w	r2, #0
   81ed4:	9101      	str	r1, [sp, #4]
   81ed6:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   81eda:	9105      	str	r1, [sp, #20]
   81edc:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   81ee0:	e788      	b.n	81df4 <_vfiprintf_r+0x5dc>
   81ee2:	9a07      	ldr	r2, [sp, #28]
   81ee4:	6813      	ldr	r3, [r2, #0]
   81ee6:	3204      	adds	r2, #4
   81ee8:	9207      	str	r2, [sp, #28]
   81eea:	9a03      	ldr	r2, [sp, #12]
   81eec:	601a      	str	r2, [r3, #0]
   81eee:	e4d0      	b.n	81892 <_vfiprintf_r+0x7a>
   81ef0:	aa0f      	add	r2, sp, #60	; 0x3c
   81ef2:	9904      	ldr	r1, [sp, #16]
   81ef4:	4620      	mov	r0, r4
   81ef6:	f7ff fc4f 	bl	81798 <__sprint_r.part.0>
   81efa:	2800      	cmp	r0, #0
   81efc:	f040 8143 	bne.w	82186 <_vfiprintf_r+0x96e>
   81f00:	9910      	ldr	r1, [sp, #64]	; 0x40
   81f02:	46d6      	mov	lr, sl
   81f04:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81f06:	f101 0c01 	add.w	ip, r1, #1
   81f0a:	e60a      	b.n	81b22 <_vfiprintf_r+0x30a>
   81f0c:	aa0f      	add	r2, sp, #60	; 0x3c
   81f0e:	9904      	ldr	r1, [sp, #16]
   81f10:	9806      	ldr	r0, [sp, #24]
   81f12:	f7ff fc41 	bl	81798 <__sprint_r.part.0>
   81f16:	2800      	cmp	r0, #0
   81f18:	f040 8135 	bne.w	82186 <_vfiprintf_r+0x96e>
   81f1c:	46d1      	mov	r9, sl
   81f1e:	9910      	ldr	r1, [sp, #64]	; 0x40
   81f20:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81f24:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81f26:	1c48      	adds	r0, r1, #1
   81f28:	2d00      	cmp	r5, #0
   81f2a:	f43f ae24 	beq.w	81b76 <_vfiprintf_r+0x35e>
   81f2e:	2101      	movs	r1, #1
   81f30:	f10d 0537 	add.w	r5, sp, #55	; 0x37
   81f34:	440a      	add	r2, r1
   81f36:	2807      	cmp	r0, #7
   81f38:	9211      	str	r2, [sp, #68]	; 0x44
   81f3a:	9010      	str	r0, [sp, #64]	; 0x40
   81f3c:	f8c9 1004 	str.w	r1, [r9, #4]
   81f40:	f8c9 5000 	str.w	r5, [r9]
   81f44:	f340 8109 	ble.w	8215a <_vfiprintf_r+0x942>
   81f48:	2a00      	cmp	r2, #0
   81f4a:	f040 81af 	bne.w	822ac <_vfiprintf_r+0xa94>
   81f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   81f50:	2b00      	cmp	r3, #0
   81f52:	f43f ae23 	beq.w	81b9c <_vfiprintf_r+0x384>
   81f56:	2202      	movs	r2, #2
   81f58:	4608      	mov	r0, r1
   81f5a:	46d1      	mov	r9, sl
   81f5c:	ab0e      	add	r3, sp, #56	; 0x38
   81f5e:	921d      	str	r2, [sp, #116]	; 0x74
   81f60:	931c      	str	r3, [sp, #112]	; 0x70
   81f62:	4601      	mov	r1, r0
   81f64:	f109 0908 	add.w	r9, r9, #8
   81f68:	3001      	adds	r0, #1
   81f6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   81f6c:	2b80      	cmp	r3, #128	; 0x80
   81f6e:	f43f ae1c 	beq.w	81baa <_vfiprintf_r+0x392>
   81f72:	9b05      	ldr	r3, [sp, #20]
   81f74:	1ae4      	subs	r4, r4, r3
   81f76:	2c00      	cmp	r4, #0
   81f78:	dd2f      	ble.n	81fda <_vfiprintf_r+0x7c2>
   81f7a:	2c10      	cmp	r4, #16
   81f7c:	f340 8220 	ble.w	823c0 <_vfiprintf_r+0xba8>
   81f80:	46ce      	mov	lr, r9
   81f82:	2610      	movs	r6, #16
   81f84:	4db2      	ldr	r5, [pc, #712]	; (82250 <_vfiprintf_r+0xa38>)
   81f86:	9f06      	ldr	r7, [sp, #24]
   81f88:	f8dd 9010 	ldr.w	r9, [sp, #16]
   81f8c:	e006      	b.n	81f9c <_vfiprintf_r+0x784>
   81f8e:	1c88      	adds	r0, r1, #2
   81f90:	4619      	mov	r1, r3
   81f92:	f10e 0e08 	add.w	lr, lr, #8
   81f96:	3c10      	subs	r4, #16
   81f98:	2c10      	cmp	r4, #16
   81f9a:	dd10      	ble.n	81fbe <_vfiprintf_r+0x7a6>
   81f9c:	1c4b      	adds	r3, r1, #1
   81f9e:	3210      	adds	r2, #16
   81fa0:	2b07      	cmp	r3, #7
   81fa2:	9211      	str	r2, [sp, #68]	; 0x44
   81fa4:	e88e 0060 	stmia.w	lr, {r5, r6}
   81fa8:	9310      	str	r3, [sp, #64]	; 0x40
   81faa:	ddf0      	ble.n	81f8e <_vfiprintf_r+0x776>
   81fac:	2a00      	cmp	r2, #0
   81fae:	d165      	bne.n	8207c <_vfiprintf_r+0x864>
   81fb0:	3c10      	subs	r4, #16
   81fb2:	2c10      	cmp	r4, #16
   81fb4:	f04f 0001 	mov.w	r0, #1
   81fb8:	4611      	mov	r1, r2
   81fba:	46d6      	mov	lr, sl
   81fbc:	dcee      	bgt.n	81f9c <_vfiprintf_r+0x784>
   81fbe:	46f1      	mov	r9, lr
   81fc0:	4422      	add	r2, r4
   81fc2:	2807      	cmp	r0, #7
   81fc4:	9211      	str	r2, [sp, #68]	; 0x44
   81fc6:	f8c9 5000 	str.w	r5, [r9]
   81fca:	f8c9 4004 	str.w	r4, [r9, #4]
   81fce:	9010      	str	r0, [sp, #64]	; 0x40
   81fd0:	f300 8085 	bgt.w	820de <_vfiprintf_r+0x8c6>
   81fd4:	f109 0908 	add.w	r9, r9, #8
   81fd8:	3001      	adds	r0, #1
   81fda:	9905      	ldr	r1, [sp, #20]
   81fdc:	2807      	cmp	r0, #7
   81fde:	440a      	add	r2, r1
   81fe0:	9211      	str	r2, [sp, #68]	; 0x44
   81fe2:	f8c9 b000 	str.w	fp, [r9]
   81fe6:	f8c9 1004 	str.w	r1, [r9, #4]
   81fea:	9010      	str	r0, [sp, #64]	; 0x40
   81fec:	f340 8082 	ble.w	820f4 <_vfiprintf_r+0x8dc>
   81ff0:	2a00      	cmp	r2, #0
   81ff2:	f040 8118 	bne.w	82226 <_vfiprintf_r+0xa0e>
   81ff6:	9b02      	ldr	r3, [sp, #8]
   81ff8:	9210      	str	r2, [sp, #64]	; 0x40
   81ffa:	0758      	lsls	r0, r3, #29
   81ffc:	d535      	bpl.n	8206a <_vfiprintf_r+0x852>
   81ffe:	9b08      	ldr	r3, [sp, #32]
   82000:	9901      	ldr	r1, [sp, #4]
   82002:	1a5c      	subs	r4, r3, r1
   82004:	2c00      	cmp	r4, #0
   82006:	f340 80e7 	ble.w	821d8 <_vfiprintf_r+0x9c0>
   8200a:	46d1      	mov	r9, sl
   8200c:	2c10      	cmp	r4, #16
   8200e:	f340 820d 	ble.w	8242c <_vfiprintf_r+0xc14>
   82012:	2510      	movs	r5, #16
   82014:	9910      	ldr	r1, [sp, #64]	; 0x40
   82016:	4e8f      	ldr	r6, [pc, #572]	; (82254 <_vfiprintf_r+0xa3c>)
   82018:	9f06      	ldr	r7, [sp, #24]
   8201a:	f8dd b010 	ldr.w	fp, [sp, #16]
   8201e:	e006      	b.n	8202e <_vfiprintf_r+0x816>
   82020:	1c88      	adds	r0, r1, #2
   82022:	4619      	mov	r1, r3
   82024:	f109 0908 	add.w	r9, r9, #8
   82028:	3c10      	subs	r4, #16
   8202a:	2c10      	cmp	r4, #16
   8202c:	dd11      	ble.n	82052 <_vfiprintf_r+0x83a>
   8202e:	1c4b      	adds	r3, r1, #1
   82030:	3210      	adds	r2, #16
   82032:	2b07      	cmp	r3, #7
   82034:	9211      	str	r2, [sp, #68]	; 0x44
   82036:	f8c9 6000 	str.w	r6, [r9]
   8203a:	f8c9 5004 	str.w	r5, [r9, #4]
   8203e:	9310      	str	r3, [sp, #64]	; 0x40
   82040:	ddee      	ble.n	82020 <_vfiprintf_r+0x808>
   82042:	bb42      	cbnz	r2, 82096 <_vfiprintf_r+0x87e>
   82044:	3c10      	subs	r4, #16
   82046:	2c10      	cmp	r4, #16
   82048:	f04f 0001 	mov.w	r0, #1
   8204c:	4611      	mov	r1, r2
   8204e:	46d1      	mov	r9, sl
   82050:	dced      	bgt.n	8202e <_vfiprintf_r+0x816>
   82052:	4422      	add	r2, r4
   82054:	2807      	cmp	r0, #7
   82056:	9211      	str	r2, [sp, #68]	; 0x44
   82058:	f8c9 6000 	str.w	r6, [r9]
   8205c:	f8c9 4004 	str.w	r4, [r9, #4]
   82060:	9010      	str	r0, [sp, #64]	; 0x40
   82062:	dd51      	ble.n	82108 <_vfiprintf_r+0x8f0>
   82064:	2a00      	cmp	r2, #0
   82066:	f040 819a 	bne.w	8239e <_vfiprintf_r+0xb86>
   8206a:	9b03      	ldr	r3, [sp, #12]
   8206c:	9a08      	ldr	r2, [sp, #32]
   8206e:	9901      	ldr	r1, [sp, #4]
   82070:	428a      	cmp	r2, r1
   82072:	bfac      	ite	ge
   82074:	189b      	addge	r3, r3, r2
   82076:	185b      	addlt	r3, r3, r1
   82078:	9303      	str	r3, [sp, #12]
   8207a:	e04e      	b.n	8211a <_vfiprintf_r+0x902>
   8207c:	aa0f      	add	r2, sp, #60	; 0x3c
   8207e:	4649      	mov	r1, r9
   82080:	4638      	mov	r0, r7
   82082:	f7ff fb89 	bl	81798 <__sprint_r.part.0>
   82086:	2800      	cmp	r0, #0
   82088:	f040 813e 	bne.w	82308 <_vfiprintf_r+0xaf0>
   8208c:	9910      	ldr	r1, [sp, #64]	; 0x40
   8208e:	46d6      	mov	lr, sl
   82090:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82092:	1c48      	adds	r0, r1, #1
   82094:	e77f      	b.n	81f96 <_vfiprintf_r+0x77e>
   82096:	aa0f      	add	r2, sp, #60	; 0x3c
   82098:	4659      	mov	r1, fp
   8209a:	4638      	mov	r0, r7
   8209c:	f7ff fb7c 	bl	81798 <__sprint_r.part.0>
   820a0:	b960      	cbnz	r0, 820bc <_vfiprintf_r+0x8a4>
   820a2:	9910      	ldr	r1, [sp, #64]	; 0x40
   820a4:	46d1      	mov	r9, sl
   820a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   820a8:	1c48      	adds	r0, r1, #1
   820aa:	e7bd      	b.n	82028 <_vfiprintf_r+0x810>
   820ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
   820ae:	f8dd b010 	ldr.w	fp, [sp, #16]
   820b2:	2b00      	cmp	r3, #0
   820b4:	f040 81ca 	bne.w	8244c <_vfiprintf_r+0xc34>
   820b8:	2300      	movs	r3, #0
   820ba:	9310      	str	r3, [sp, #64]	; 0x40
   820bc:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   820c0:	f013 0f01 	tst.w	r3, #1
   820c4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   820c8:	d102      	bne.n	820d0 <_vfiprintf_r+0x8b8>
   820ca:	059a      	lsls	r2, r3, #22
   820cc:	f140 80dd 	bpl.w	8228a <_vfiprintf_r+0xa72>
   820d0:	065b      	lsls	r3, r3, #25
   820d2:	f53f acad 	bmi.w	81a30 <_vfiprintf_r+0x218>
   820d6:	9803      	ldr	r0, [sp, #12]
   820d8:	b02d      	add	sp, #180	; 0xb4
   820da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   820de:	2a00      	cmp	r2, #0
   820e0:	f040 8105 	bne.w	822ee <_vfiprintf_r+0xad6>
   820e4:	2301      	movs	r3, #1
   820e6:	46d1      	mov	r9, sl
   820e8:	9a05      	ldr	r2, [sp, #20]
   820ea:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
   820ee:	921d      	str	r2, [sp, #116]	; 0x74
   820f0:	9211      	str	r2, [sp, #68]	; 0x44
   820f2:	9310      	str	r3, [sp, #64]	; 0x40
   820f4:	f109 0908 	add.w	r9, r9, #8
   820f8:	9b02      	ldr	r3, [sp, #8]
   820fa:	0759      	lsls	r1, r3, #29
   820fc:	d504      	bpl.n	82108 <_vfiprintf_r+0x8f0>
   820fe:	9b08      	ldr	r3, [sp, #32]
   82100:	9901      	ldr	r1, [sp, #4]
   82102:	1a5c      	subs	r4, r3, r1
   82104:	2c00      	cmp	r4, #0
   82106:	dc81      	bgt.n	8200c <_vfiprintf_r+0x7f4>
   82108:	9b03      	ldr	r3, [sp, #12]
   8210a:	9908      	ldr	r1, [sp, #32]
   8210c:	9801      	ldr	r0, [sp, #4]
   8210e:	4281      	cmp	r1, r0
   82110:	bfac      	ite	ge
   82112:	185b      	addge	r3, r3, r1
   82114:	181b      	addlt	r3, r3, r0
   82116:	9303      	str	r3, [sp, #12]
   82118:	bb72      	cbnz	r2, 82178 <_vfiprintf_r+0x960>
   8211a:	2300      	movs	r3, #0
   8211c:	46d1      	mov	r9, sl
   8211e:	9310      	str	r3, [sp, #64]	; 0x40
   82120:	f7ff bbb7 	b.w	81892 <_vfiprintf_r+0x7a>
   82124:	aa0f      	add	r2, sp, #60	; 0x3c
   82126:	9904      	ldr	r1, [sp, #16]
   82128:	4620      	mov	r0, r4
   8212a:	f7ff fb35 	bl	81798 <__sprint_r.part.0>
   8212e:	bb50      	cbnz	r0, 82186 <_vfiprintf_r+0x96e>
   82130:	9910      	ldr	r1, [sp, #64]	; 0x40
   82132:	46d4      	mov	ip, sl
   82134:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82136:	f101 0e01 	add.w	lr, r1, #1
   8213a:	e54a      	b.n	81bd2 <_vfiprintf_r+0x3ba>
   8213c:	2a00      	cmp	r2, #0
   8213e:	f47f aee5 	bne.w	81f0c <_vfiprintf_r+0x6f4>
   82142:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
   82146:	2900      	cmp	r1, #0
   82148:	f000 811a 	beq.w	82380 <_vfiprintf_r+0xb68>
   8214c:	2201      	movs	r2, #1
   8214e:	46d1      	mov	r9, sl
   82150:	4610      	mov	r0, r2
   82152:	f10d 0137 	add.w	r1, sp, #55	; 0x37
   82156:	921d      	str	r2, [sp, #116]	; 0x74
   82158:	911c      	str	r1, [sp, #112]	; 0x70
   8215a:	4601      	mov	r1, r0
   8215c:	f109 0908 	add.w	r9, r9, #8
   82160:	3001      	adds	r0, #1
   82162:	e508      	b.n	81b76 <_vfiprintf_r+0x35e>
   82164:	9b02      	ldr	r3, [sp, #8]
   82166:	2a01      	cmp	r2, #1
   82168:	f000 8097 	beq.w	8229a <_vfiprintf_r+0xa82>
   8216c:	2a02      	cmp	r2, #2
   8216e:	d10d      	bne.n	8218c <_vfiprintf_r+0x974>
   82170:	9302      	str	r3, [sp, #8]
   82172:	2600      	movs	r6, #0
   82174:	2700      	movs	r7, #0
   82176:	e5b2      	b.n	81cde <_vfiprintf_r+0x4c6>
   82178:	aa0f      	add	r2, sp, #60	; 0x3c
   8217a:	9904      	ldr	r1, [sp, #16]
   8217c:	9806      	ldr	r0, [sp, #24]
   8217e:	f7ff fb0b 	bl	81798 <__sprint_r.part.0>
   82182:	2800      	cmp	r0, #0
   82184:	d0c9      	beq.n	8211a <_vfiprintf_r+0x902>
   82186:	f8dd b010 	ldr.w	fp, [sp, #16]
   8218a:	e797      	b.n	820bc <_vfiprintf_r+0x8a4>
   8218c:	2600      	movs	r6, #0
   8218e:	2700      	movs	r7, #0
   82190:	9302      	str	r3, [sp, #8]
   82192:	4651      	mov	r1, sl
   82194:	e000      	b.n	82198 <_vfiprintf_r+0x980>
   82196:	4659      	mov	r1, fp
   82198:	08f2      	lsrs	r2, r6, #3
   8219a:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   8219e:	08f8      	lsrs	r0, r7, #3
   821a0:	f006 0307 	and.w	r3, r6, #7
   821a4:	4607      	mov	r7, r0
   821a6:	4616      	mov	r6, r2
   821a8:	3330      	adds	r3, #48	; 0x30
   821aa:	ea56 0207 	orrs.w	r2, r6, r7
   821ae:	f801 3c01 	strb.w	r3, [r1, #-1]
   821b2:	f101 3bff 	add.w	fp, r1, #4294967295
   821b6:	d1ee      	bne.n	82196 <_vfiprintf_r+0x97e>
   821b8:	9a02      	ldr	r2, [sp, #8]
   821ba:	07d6      	lsls	r6, r2, #31
   821bc:	f57f ad9f 	bpl.w	81cfe <_vfiprintf_r+0x4e6>
   821c0:	2b30      	cmp	r3, #48	; 0x30
   821c2:	f43f ad9c 	beq.w	81cfe <_vfiprintf_r+0x4e6>
   821c6:	2330      	movs	r3, #48	; 0x30
   821c8:	3902      	subs	r1, #2
   821ca:	f80b 3c01 	strb.w	r3, [fp, #-1]
   821ce:	ebaa 0301 	sub.w	r3, sl, r1
   821d2:	9305      	str	r3, [sp, #20]
   821d4:	468b      	mov	fp, r1
   821d6:	e477      	b.n	81ac8 <_vfiprintf_r+0x2b0>
   821d8:	9b03      	ldr	r3, [sp, #12]
   821da:	9a08      	ldr	r2, [sp, #32]
   821dc:	428a      	cmp	r2, r1
   821de:	bfac      	ite	ge
   821e0:	189b      	addge	r3, r3, r2
   821e2:	185b      	addlt	r3, r3, r1
   821e4:	9303      	str	r3, [sp, #12]
   821e6:	e798      	b.n	8211a <_vfiprintf_r+0x902>
   821e8:	2202      	movs	r2, #2
   821ea:	e44e      	b.n	81a8a <_vfiprintf_r+0x272>
   821ec:	2f00      	cmp	r7, #0
   821ee:	bf08      	it	eq
   821f0:	2e0a      	cmpeq	r6, #10
   821f2:	d351      	bcc.n	82298 <_vfiprintf_r+0xa80>
   821f4:	46d3      	mov	fp, sl
   821f6:	4630      	mov	r0, r6
   821f8:	4639      	mov	r1, r7
   821fa:	220a      	movs	r2, #10
   821fc:	2300      	movs	r3, #0
   821fe:	f001 fe85 	bl	83f0c <__aeabi_uldivmod>
   82202:	3230      	adds	r2, #48	; 0x30
   82204:	f80b 2d01 	strb.w	r2, [fp, #-1]!
   82208:	4630      	mov	r0, r6
   8220a:	4639      	mov	r1, r7
   8220c:	2300      	movs	r3, #0
   8220e:	220a      	movs	r2, #10
   82210:	f001 fe7c 	bl	83f0c <__aeabi_uldivmod>
   82214:	4606      	mov	r6, r0
   82216:	460f      	mov	r7, r1
   82218:	ea56 0307 	orrs.w	r3, r6, r7
   8221c:	d1eb      	bne.n	821f6 <_vfiprintf_r+0x9de>
   8221e:	e56e      	b.n	81cfe <_vfiprintf_r+0x4e6>
   82220:	9405      	str	r4, [sp, #20]
   82222:	46d3      	mov	fp, sl
   82224:	e450      	b.n	81ac8 <_vfiprintf_r+0x2b0>
   82226:	aa0f      	add	r2, sp, #60	; 0x3c
   82228:	9904      	ldr	r1, [sp, #16]
   8222a:	9806      	ldr	r0, [sp, #24]
   8222c:	f7ff fab4 	bl	81798 <__sprint_r.part.0>
   82230:	2800      	cmp	r0, #0
   82232:	d1a8      	bne.n	82186 <_vfiprintf_r+0x96e>
   82234:	46d1      	mov	r9, sl
   82236:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82238:	e75e      	b.n	820f8 <_vfiprintf_r+0x8e0>
   8223a:	aa0f      	add	r2, sp, #60	; 0x3c
   8223c:	9904      	ldr	r1, [sp, #16]
   8223e:	9806      	ldr	r0, [sp, #24]
   82240:	f7ff faaa 	bl	81798 <__sprint_r.part.0>
   82244:	2800      	cmp	r0, #0
   82246:	d19e      	bne.n	82186 <_vfiprintf_r+0x96e>
   82248:	46d1      	mov	r9, sl
   8224a:	f7ff bbbb 	b.w	819c4 <_vfiprintf_r+0x1ac>
   8224e:	bf00      	nop
   82250:	00084310 	.word	0x00084310
   82254:	00084300 	.word	0x00084300
   82258:	3104      	adds	r1, #4
   8225a:	6816      	ldr	r6, [r2, #0]
   8225c:	2700      	movs	r7, #0
   8225e:	2201      	movs	r2, #1
   82260:	9107      	str	r1, [sp, #28]
   82262:	e412      	b.n	81a8a <_vfiprintf_r+0x272>
   82264:	9807      	ldr	r0, [sp, #28]
   82266:	2700      	movs	r7, #0
   82268:	4601      	mov	r1, r0
   8226a:	3104      	adds	r1, #4
   8226c:	6806      	ldr	r6, [r0, #0]
   8226e:	9107      	str	r1, [sp, #28]
   82270:	e40b      	b.n	81a8a <_vfiprintf_r+0x272>
   82272:	680e      	ldr	r6, [r1, #0]
   82274:	3104      	adds	r1, #4
   82276:	9107      	str	r1, [sp, #28]
   82278:	2700      	movs	r7, #0
   8227a:	e592      	b.n	81da2 <_vfiprintf_r+0x58a>
   8227c:	6816      	ldr	r6, [r2, #0]
   8227e:	3204      	adds	r2, #4
   82280:	17f7      	asrs	r7, r6, #31
   82282:	9207      	str	r2, [sp, #28]
   82284:	4630      	mov	r0, r6
   82286:	4639      	mov	r1, r7
   82288:	e512      	b.n	81cb0 <_vfiprintf_r+0x498>
   8228a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   8228e:	f000 fe75 	bl	82f7c <__retarget_lock_release_recursive>
   82292:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   82296:	e71b      	b.n	820d0 <_vfiprintf_r+0x8b8>
   82298:	9b02      	ldr	r3, [sp, #8]
   8229a:	9302      	str	r3, [sp, #8]
   8229c:	2301      	movs	r3, #1
   8229e:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   822a2:	3630      	adds	r6, #48	; 0x30
   822a4:	f80b 6d41 	strb.w	r6, [fp, #-65]!
   822a8:	9305      	str	r3, [sp, #20]
   822aa:	e40d      	b.n	81ac8 <_vfiprintf_r+0x2b0>
   822ac:	aa0f      	add	r2, sp, #60	; 0x3c
   822ae:	9904      	ldr	r1, [sp, #16]
   822b0:	9806      	ldr	r0, [sp, #24]
   822b2:	f7ff fa71 	bl	81798 <__sprint_r.part.0>
   822b6:	2800      	cmp	r0, #0
   822b8:	f47f af65 	bne.w	82186 <_vfiprintf_r+0x96e>
   822bc:	9910      	ldr	r1, [sp, #64]	; 0x40
   822be:	46d1      	mov	r9, sl
   822c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   822c2:	1c48      	adds	r0, r1, #1
   822c4:	e457      	b.n	81b76 <_vfiprintf_r+0x35e>
   822c6:	aa0f      	add	r2, sp, #60	; 0x3c
   822c8:	9904      	ldr	r1, [sp, #16]
   822ca:	9806      	ldr	r0, [sp, #24]
   822cc:	f7ff fa64 	bl	81798 <__sprint_r.part.0>
   822d0:	2800      	cmp	r0, #0
   822d2:	f47f af58 	bne.w	82186 <_vfiprintf_r+0x96e>
   822d6:	9910      	ldr	r1, [sp, #64]	; 0x40
   822d8:	46d1      	mov	r9, sl
   822da:	9a11      	ldr	r2, [sp, #68]	; 0x44
   822dc:	1c48      	adds	r0, r1, #1
   822de:	e644      	b.n	81f6a <_vfiprintf_r+0x752>
   822e0:	2a00      	cmp	r2, #0
   822e2:	f040 8087 	bne.w	823f4 <_vfiprintf_r+0xbdc>
   822e6:	2001      	movs	r0, #1
   822e8:	4611      	mov	r1, r2
   822ea:	46d1      	mov	r9, sl
   822ec:	e641      	b.n	81f72 <_vfiprintf_r+0x75a>
   822ee:	aa0f      	add	r2, sp, #60	; 0x3c
   822f0:	9904      	ldr	r1, [sp, #16]
   822f2:	9806      	ldr	r0, [sp, #24]
   822f4:	f7ff fa50 	bl	81798 <__sprint_r.part.0>
   822f8:	2800      	cmp	r0, #0
   822fa:	f47f af44 	bne.w	82186 <_vfiprintf_r+0x96e>
   822fe:	9810      	ldr	r0, [sp, #64]	; 0x40
   82300:	46d1      	mov	r9, sl
   82302:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82304:	3001      	adds	r0, #1
   82306:	e668      	b.n	81fda <_vfiprintf_r+0x7c2>
   82308:	46cb      	mov	fp, r9
   8230a:	e6d7      	b.n	820bc <_vfiprintf_r+0x8a4>
   8230c:	9d07      	ldr	r5, [sp, #28]
   8230e:	3507      	adds	r5, #7
   82310:	f025 0507 	bic.w	r5, r5, #7
   82314:	f105 0208 	add.w	r2, r5, #8
   82318:	e9d5 0100 	ldrd	r0, r1, [r5]
   8231c:	9207      	str	r2, [sp, #28]
   8231e:	4606      	mov	r6, r0
   82320:	460f      	mov	r7, r1
   82322:	e4c5      	b.n	81cb0 <_vfiprintf_r+0x498>
   82324:	9d07      	ldr	r5, [sp, #28]
   82326:	3507      	adds	r5, #7
   82328:	f025 0207 	bic.w	r2, r5, #7
   8232c:	f102 0108 	add.w	r1, r2, #8
   82330:	e9d2 6700 	ldrd	r6, r7, [r2]
   82334:	9107      	str	r1, [sp, #28]
   82336:	2201      	movs	r2, #1
   82338:	f7ff bba7 	b.w	81a8a <_vfiprintf_r+0x272>
   8233c:	9d07      	ldr	r5, [sp, #28]
   8233e:	3507      	adds	r5, #7
   82340:	f025 0207 	bic.w	r2, r5, #7
   82344:	f102 0108 	add.w	r1, r2, #8
   82348:	e9d2 6700 	ldrd	r6, r7, [r2]
   8234c:	9107      	str	r1, [sp, #28]
   8234e:	2200      	movs	r2, #0
   82350:	f7ff bb9b 	b.w	81a8a <_vfiprintf_r+0x272>
   82354:	9d07      	ldr	r5, [sp, #28]
   82356:	3507      	adds	r5, #7
   82358:	f025 0107 	bic.w	r1, r5, #7
   8235c:	f101 0008 	add.w	r0, r1, #8
   82360:	9007      	str	r0, [sp, #28]
   82362:	e9d1 6700 	ldrd	r6, r7, [r1]
   82366:	e51c      	b.n	81da2 <_vfiprintf_r+0x58a>
   82368:	46d3      	mov	fp, sl
   8236a:	f7ff bbad 	b.w	81ac8 <_vfiprintf_r+0x2b0>
   8236e:	252d      	movs	r5, #45	; 0x2d
   82370:	4276      	negs	r6, r6
   82372:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   82376:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
   8237a:	2201      	movs	r2, #1
   8237c:	f7ff bb8a 	b.w	81a94 <_vfiprintf_r+0x27c>
   82380:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82382:	b9b3      	cbnz	r3, 823b2 <_vfiprintf_r+0xb9a>
   82384:	4611      	mov	r1, r2
   82386:	2001      	movs	r0, #1
   82388:	46d1      	mov	r9, sl
   8238a:	e5f2      	b.n	81f72 <_vfiprintf_r+0x75a>
   8238c:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   82390:	f000 fdf4 	bl	82f7c <__retarget_lock_release_recursive>
   82394:	f04f 33ff 	mov.w	r3, #4294967295
   82398:	9303      	str	r3, [sp, #12]
   8239a:	f7ff bb4c 	b.w	81a36 <_vfiprintf_r+0x21e>
   8239e:	aa0f      	add	r2, sp, #60	; 0x3c
   823a0:	9904      	ldr	r1, [sp, #16]
   823a2:	9806      	ldr	r0, [sp, #24]
   823a4:	f7ff f9f8 	bl	81798 <__sprint_r.part.0>
   823a8:	2800      	cmp	r0, #0
   823aa:	f47f aeec 	bne.w	82186 <_vfiprintf_r+0x96e>
   823ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
   823b0:	e6aa      	b.n	82108 <_vfiprintf_r+0x8f0>
   823b2:	2202      	movs	r2, #2
   823b4:	ab0e      	add	r3, sp, #56	; 0x38
   823b6:	921d      	str	r2, [sp, #116]	; 0x74
   823b8:	931c      	str	r3, [sp, #112]	; 0x70
   823ba:	2001      	movs	r0, #1
   823bc:	46d1      	mov	r9, sl
   823be:	e5d0      	b.n	81f62 <_vfiprintf_r+0x74a>
   823c0:	4d34      	ldr	r5, [pc, #208]	; (82494 <_vfiprintf_r+0xc7c>)
   823c2:	e5fd      	b.n	81fc0 <_vfiprintf_r+0x7a8>
   823c4:	9a07      	ldr	r2, [sp, #28]
   823c6:	4613      	mov	r3, r2
   823c8:	3304      	adds	r3, #4
   823ca:	9307      	str	r3, [sp, #28]
   823cc:	9b03      	ldr	r3, [sp, #12]
   823ce:	6811      	ldr	r1, [r2, #0]
   823d0:	17dd      	asrs	r5, r3, #31
   823d2:	461a      	mov	r2, r3
   823d4:	462b      	mov	r3, r5
   823d6:	e9c1 2300 	strd	r2, r3, [r1]
   823da:	f7ff ba5a 	b.w	81892 <_vfiprintf_r+0x7a>
   823de:	4658      	mov	r0, fp
   823e0:	9507      	str	r5, [sp, #28]
   823e2:	9302      	str	r3, [sp, #8]
   823e4:	f7ff f9aa 	bl	8173c <strlen>
   823e8:	2400      	movs	r4, #0
   823ea:	9005      	str	r0, [sp, #20]
   823ec:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   823f0:	f7ff bb6a 	b.w	81ac8 <_vfiprintf_r+0x2b0>
   823f4:	aa0f      	add	r2, sp, #60	; 0x3c
   823f6:	9904      	ldr	r1, [sp, #16]
   823f8:	9806      	ldr	r0, [sp, #24]
   823fa:	f7ff f9cd 	bl	81798 <__sprint_r.part.0>
   823fe:	2800      	cmp	r0, #0
   82400:	f47f aec1 	bne.w	82186 <_vfiprintf_r+0x96e>
   82404:	9910      	ldr	r1, [sp, #64]	; 0x40
   82406:	46d1      	mov	r9, sl
   82408:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8240a:	1c48      	adds	r0, r1, #1
   8240c:	e5b1      	b.n	81f72 <_vfiprintf_r+0x75a>
   8240e:	9910      	ldr	r1, [sp, #64]	; 0x40
   82410:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82412:	3101      	adds	r1, #1
   82414:	4e20      	ldr	r6, [pc, #128]	; (82498 <_vfiprintf_r+0xc80>)
   82416:	f7ff bb9c 	b.w	81b52 <_vfiprintf_r+0x33a>
   8241a:	2c06      	cmp	r4, #6
   8241c:	bf28      	it	cs
   8241e:	2406      	movcs	r4, #6
   82420:	9507      	str	r5, [sp, #28]
   82422:	9405      	str	r4, [sp, #20]
   82424:	9401      	str	r4, [sp, #4]
   82426:	f8df b074 	ldr.w	fp, [pc, #116]	; 8249c <_vfiprintf_r+0xc84>
   8242a:	e4e3      	b.n	81df4 <_vfiprintf_r+0x5dc>
   8242c:	9810      	ldr	r0, [sp, #64]	; 0x40
   8242e:	4e1a      	ldr	r6, [pc, #104]	; (82498 <_vfiprintf_r+0xc80>)
   82430:	3001      	adds	r0, #1
   82432:	e60e      	b.n	82052 <_vfiprintf_r+0x83a>
   82434:	4686      	mov	lr, r0
   82436:	4d17      	ldr	r5, [pc, #92]	; (82494 <_vfiprintf_r+0xc7c>)
   82438:	f7ff bbe2 	b.w	81c00 <_vfiprintf_r+0x3e8>
   8243c:	9405      	str	r4, [sp, #20]
   8243e:	9507      	str	r5, [sp, #28]
   82440:	9302      	str	r3, [sp, #8]
   82442:	4604      	mov	r4, r0
   82444:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82448:	f7ff bb3e 	b.w	81ac8 <_vfiprintf_r+0x2b0>
   8244c:	9806      	ldr	r0, [sp, #24]
   8244e:	aa0f      	add	r2, sp, #60	; 0x3c
   82450:	4659      	mov	r1, fp
   82452:	f7ff f9a1 	bl	81798 <__sprint_r.part.0>
   82456:	2800      	cmp	r0, #0
   82458:	f43f ae2e 	beq.w	820b8 <_vfiprintf_r+0x8a0>
   8245c:	e62e      	b.n	820bc <_vfiprintf_r+0x8a4>
   8245e:	9907      	ldr	r1, [sp, #28]
   82460:	f898 2001 	ldrb.w	r2, [r8, #1]
   82464:	680c      	ldr	r4, [r1, #0]
   82466:	3104      	adds	r1, #4
   82468:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
   8246c:	46b8      	mov	r8, r7
   8246e:	9107      	str	r1, [sp, #28]
   82470:	f7ff ba44 	b.w	818fc <_vfiprintf_r+0xe4>
   82474:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82478:	e4a7      	b.n	81dca <_vfiprintf_r+0x5b2>
   8247a:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   8247e:	e521      	b.n	81ec4 <_vfiprintf_r+0x6ac>
   82480:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82484:	e47c      	b.n	81d80 <_vfiprintf_r+0x568>
   82486:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   8248a:	e43f      	b.n	81d0c <_vfiprintf_r+0x4f4>
   8248c:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82490:	f7ff bbfa 	b.w	81c88 <_vfiprintf_r+0x470>
   82494:	00084310 	.word	0x00084310
   82498:	00084300 	.word	0x00084300
   8249c:	000842f8 	.word	0x000842f8

000824a0 <__sbprintf>:
   824a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   824a4:	460c      	mov	r4, r1
   824a6:	f04f 0e00 	mov.w	lr, #0
   824aa:	f44f 6580 	mov.w	r5, #1024	; 0x400
   824ae:	4606      	mov	r6, r0
   824b0:	4617      	mov	r7, r2
   824b2:	4698      	mov	r8, r3
   824b4:	6e62      	ldr	r2, [r4, #100]	; 0x64
   824b6:	89e3      	ldrh	r3, [r4, #14]
   824b8:	8989      	ldrh	r1, [r1, #12]
   824ba:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   824be:	f021 0102 	bic.w	r1, r1, #2
   824c2:	9219      	str	r2, [sp, #100]	; 0x64
   824c4:	f8ad 300e 	strh.w	r3, [sp, #14]
   824c8:	69e2      	ldr	r2, [r4, #28]
   824ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
   824cc:	f8ad 100c 	strh.w	r1, [sp, #12]
   824d0:	a816      	add	r0, sp, #88	; 0x58
   824d2:	a91a      	add	r1, sp, #104	; 0x68
   824d4:	f8cd e018 	str.w	lr, [sp, #24]
   824d8:	9207      	str	r2, [sp, #28]
   824da:	9309      	str	r3, [sp, #36]	; 0x24
   824dc:	9100      	str	r1, [sp, #0]
   824de:	9104      	str	r1, [sp, #16]
   824e0:	9502      	str	r5, [sp, #8]
   824e2:	9505      	str	r5, [sp, #20]
   824e4:	f000 fd44 	bl	82f70 <__retarget_lock_init_recursive>
   824e8:	4643      	mov	r3, r8
   824ea:	463a      	mov	r2, r7
   824ec:	4669      	mov	r1, sp
   824ee:	4630      	mov	r0, r6
   824f0:	f7ff f992 	bl	81818 <_vfiprintf_r>
   824f4:	1e05      	subs	r5, r0, #0
   824f6:	db07      	blt.n	82508 <__sbprintf+0x68>
   824f8:	4630      	mov	r0, r6
   824fa:	4669      	mov	r1, sp
   824fc:	f000 f924 	bl	82748 <_fflush_r>
   82500:	2800      	cmp	r0, #0
   82502:	bf18      	it	ne
   82504:	f04f 35ff 	movne.w	r5, #4294967295
   82508:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   8250c:	065b      	lsls	r3, r3, #25
   8250e:	d503      	bpl.n	82518 <__sbprintf+0x78>
   82510:	89a3      	ldrh	r3, [r4, #12]
   82512:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82516:	81a3      	strh	r3, [r4, #12]
   82518:	9816      	ldr	r0, [sp, #88]	; 0x58
   8251a:	f000 fd2b 	bl	82f74 <__retarget_lock_close_recursive>
   8251e:	4628      	mov	r0, r5
   82520:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   82524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00082528 <__swsetup_r>:
   82528:	b538      	push	{r3, r4, r5, lr}
   8252a:	4b30      	ldr	r3, [pc, #192]	; (825ec <__swsetup_r+0xc4>)
   8252c:	4605      	mov	r5, r0
   8252e:	6818      	ldr	r0, [r3, #0]
   82530:	460c      	mov	r4, r1
   82532:	b110      	cbz	r0, 8253a <__swsetup_r+0x12>
   82534:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82536:	2b00      	cmp	r3, #0
   82538:	d038      	beq.n	825ac <__swsetup_r+0x84>
   8253a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8253e:	b293      	uxth	r3, r2
   82540:	0718      	lsls	r0, r3, #28
   82542:	d50c      	bpl.n	8255e <__swsetup_r+0x36>
   82544:	6920      	ldr	r0, [r4, #16]
   82546:	b1a8      	cbz	r0, 82574 <__swsetup_r+0x4c>
   82548:	f013 0201 	ands.w	r2, r3, #1
   8254c:	d01e      	beq.n	8258c <__swsetup_r+0x64>
   8254e:	2200      	movs	r2, #0
   82550:	6963      	ldr	r3, [r4, #20]
   82552:	60a2      	str	r2, [r4, #8]
   82554:	425b      	negs	r3, r3
   82556:	61a3      	str	r3, [r4, #24]
   82558:	b1f0      	cbz	r0, 82598 <__swsetup_r+0x70>
   8255a:	2000      	movs	r0, #0
   8255c:	bd38      	pop	{r3, r4, r5, pc}
   8255e:	06d9      	lsls	r1, r3, #27
   82560:	d53b      	bpl.n	825da <__swsetup_r+0xb2>
   82562:	0758      	lsls	r0, r3, #29
   82564:	d425      	bmi.n	825b2 <__swsetup_r+0x8a>
   82566:	6920      	ldr	r0, [r4, #16]
   82568:	f042 0308 	orr.w	r3, r2, #8
   8256c:	81a3      	strh	r3, [r4, #12]
   8256e:	b29b      	uxth	r3, r3
   82570:	2800      	cmp	r0, #0
   82572:	d1e9      	bne.n	82548 <__swsetup_r+0x20>
   82574:	f403 7220 	and.w	r2, r3, #640	; 0x280
   82578:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   8257c:	d0e4      	beq.n	82548 <__swsetup_r+0x20>
   8257e:	4628      	mov	r0, r5
   82580:	4621      	mov	r1, r4
   82582:	f000 fd2b 	bl	82fdc <__smakebuf_r>
   82586:	89a3      	ldrh	r3, [r4, #12]
   82588:	6920      	ldr	r0, [r4, #16]
   8258a:	e7dd      	b.n	82548 <__swsetup_r+0x20>
   8258c:	0799      	lsls	r1, r3, #30
   8258e:	bf58      	it	pl
   82590:	6962      	ldrpl	r2, [r4, #20]
   82592:	60a2      	str	r2, [r4, #8]
   82594:	2800      	cmp	r0, #0
   82596:	d1e0      	bne.n	8255a <__swsetup_r+0x32>
   82598:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8259c:	061a      	lsls	r2, r3, #24
   8259e:	d5dd      	bpl.n	8255c <__swsetup_r+0x34>
   825a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   825a4:	81a3      	strh	r3, [r4, #12]
   825a6:	f04f 30ff 	mov.w	r0, #4294967295
   825aa:	bd38      	pop	{r3, r4, r5, pc}
   825ac:	f000 f924 	bl	827f8 <__sinit>
   825b0:	e7c3      	b.n	8253a <__swsetup_r+0x12>
   825b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
   825b4:	b151      	cbz	r1, 825cc <__swsetup_r+0xa4>
   825b6:	f104 0340 	add.w	r3, r4, #64	; 0x40
   825ba:	4299      	cmp	r1, r3
   825bc:	d004      	beq.n	825c8 <__swsetup_r+0xa0>
   825be:	4628      	mov	r0, r5
   825c0:	f000 fa40 	bl	82a44 <_free_r>
   825c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   825c8:	2300      	movs	r3, #0
   825ca:	6323      	str	r3, [r4, #48]	; 0x30
   825cc:	2300      	movs	r3, #0
   825ce:	6920      	ldr	r0, [r4, #16]
   825d0:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   825d4:	e884 0009 	stmia.w	r4, {r0, r3}
   825d8:	e7c6      	b.n	82568 <__swsetup_r+0x40>
   825da:	2309      	movs	r3, #9
   825dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   825e0:	602b      	str	r3, [r5, #0]
   825e2:	f04f 30ff 	mov.w	r0, #4294967295
   825e6:	81a2      	strh	r2, [r4, #12]
   825e8:	bd38      	pop	{r3, r4, r5, pc}
   825ea:	bf00      	nop
   825ec:	20070140 	.word	0x20070140

000825f0 <register_fini>:
   825f0:	4b02      	ldr	r3, [pc, #8]	; (825fc <register_fini+0xc>)
   825f2:	b113      	cbz	r3, 825fa <register_fini+0xa>
   825f4:	4802      	ldr	r0, [pc, #8]	; (82600 <register_fini+0x10>)
   825f6:	f000 b805 	b.w	82604 <atexit>
   825fa:	4770      	bx	lr
   825fc:	00000000 	.word	0x00000000
   82600:	00082871 	.word	0x00082871

00082604 <atexit>:
   82604:	2300      	movs	r3, #0
   82606:	4601      	mov	r1, r0
   82608:	461a      	mov	r2, r3
   8260a:	4618      	mov	r0, r3
   8260c:	f001 bb56 	b.w	83cbc <__register_exitproc>

00082610 <__sflush_r>:
   82610:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   82614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82618:	b29a      	uxth	r2, r3
   8261a:	460d      	mov	r5, r1
   8261c:	0711      	lsls	r1, r2, #28
   8261e:	4680      	mov	r8, r0
   82620:	d43a      	bmi.n	82698 <__sflush_r+0x88>
   82622:	686a      	ldr	r2, [r5, #4]
   82624:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82628:	2a00      	cmp	r2, #0
   8262a:	81ab      	strh	r3, [r5, #12]
   8262c:	dd70      	ble.n	82710 <__sflush_r+0x100>
   8262e:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82630:	2c00      	cmp	r4, #0
   82632:	d04a      	beq.n	826ca <__sflush_r+0xba>
   82634:	2200      	movs	r2, #0
   82636:	b29b      	uxth	r3, r3
   82638:	f8d8 6000 	ldr.w	r6, [r8]
   8263c:	f8c8 2000 	str.w	r2, [r8]
   82640:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   82644:	d068      	beq.n	82718 <__sflush_r+0x108>
   82646:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82648:	075f      	lsls	r7, r3, #29
   8264a:	d505      	bpl.n	82658 <__sflush_r+0x48>
   8264c:	6869      	ldr	r1, [r5, #4]
   8264e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82650:	1a52      	subs	r2, r2, r1
   82652:	b10b      	cbz	r3, 82658 <__sflush_r+0x48>
   82654:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82656:	1ad2      	subs	r2, r2, r3
   82658:	2300      	movs	r3, #0
   8265a:	69e9      	ldr	r1, [r5, #28]
   8265c:	4640      	mov	r0, r8
   8265e:	47a0      	blx	r4
   82660:	1c44      	adds	r4, r0, #1
   82662:	d03d      	beq.n	826e0 <__sflush_r+0xd0>
   82664:	2100      	movs	r1, #0
   82666:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   8266a:	692a      	ldr	r2, [r5, #16]
   8266c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82670:	81ab      	strh	r3, [r5, #12]
   82672:	04db      	lsls	r3, r3, #19
   82674:	6069      	str	r1, [r5, #4]
   82676:	602a      	str	r2, [r5, #0]
   82678:	d448      	bmi.n	8270c <__sflush_r+0xfc>
   8267a:	6b29      	ldr	r1, [r5, #48]	; 0x30
   8267c:	f8c8 6000 	str.w	r6, [r8]
   82680:	b319      	cbz	r1, 826ca <__sflush_r+0xba>
   82682:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82686:	4299      	cmp	r1, r3
   82688:	d002      	beq.n	82690 <__sflush_r+0x80>
   8268a:	4640      	mov	r0, r8
   8268c:	f000 f9da 	bl	82a44 <_free_r>
   82690:	2000      	movs	r0, #0
   82692:	6328      	str	r0, [r5, #48]	; 0x30
   82694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82698:	692e      	ldr	r6, [r5, #16]
   8269a:	b1b6      	cbz	r6, 826ca <__sflush_r+0xba>
   8269c:	0791      	lsls	r1, r2, #30
   8269e:	bf18      	it	ne
   826a0:	2300      	movne	r3, #0
   826a2:	682c      	ldr	r4, [r5, #0]
   826a4:	bf08      	it	eq
   826a6:	696b      	ldreq	r3, [r5, #20]
   826a8:	602e      	str	r6, [r5, #0]
   826aa:	1ba4      	subs	r4, r4, r6
   826ac:	60ab      	str	r3, [r5, #8]
   826ae:	e00a      	b.n	826c6 <__sflush_r+0xb6>
   826b0:	4623      	mov	r3, r4
   826b2:	4632      	mov	r2, r6
   826b4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   826b6:	69e9      	ldr	r1, [r5, #28]
   826b8:	4640      	mov	r0, r8
   826ba:	47b8      	blx	r7
   826bc:	2800      	cmp	r0, #0
   826be:	eba4 0400 	sub.w	r4, r4, r0
   826c2:	4406      	add	r6, r0
   826c4:	dd04      	ble.n	826d0 <__sflush_r+0xc0>
   826c6:	2c00      	cmp	r4, #0
   826c8:	dcf2      	bgt.n	826b0 <__sflush_r+0xa0>
   826ca:	2000      	movs	r0, #0
   826cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   826d0:	89ab      	ldrh	r3, [r5, #12]
   826d2:	f04f 30ff 	mov.w	r0, #4294967295
   826d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   826da:	81ab      	strh	r3, [r5, #12]
   826dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   826e0:	f8d8 4000 	ldr.w	r4, [r8]
   826e4:	2c1d      	cmp	r4, #29
   826e6:	d8f3      	bhi.n	826d0 <__sflush_r+0xc0>
   826e8:	4b16      	ldr	r3, [pc, #88]	; (82744 <__sflush_r+0x134>)
   826ea:	40e3      	lsrs	r3, r4
   826ec:	43db      	mvns	r3, r3
   826ee:	f013 0301 	ands.w	r3, r3, #1
   826f2:	d1ed      	bne.n	826d0 <__sflush_r+0xc0>
   826f4:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   826f8:	6929      	ldr	r1, [r5, #16]
   826fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   826fe:	81aa      	strh	r2, [r5, #12]
   82700:	04d2      	lsls	r2, r2, #19
   82702:	606b      	str	r3, [r5, #4]
   82704:	6029      	str	r1, [r5, #0]
   82706:	d5b8      	bpl.n	8267a <__sflush_r+0x6a>
   82708:	2c00      	cmp	r4, #0
   8270a:	d1b6      	bne.n	8267a <__sflush_r+0x6a>
   8270c:	6528      	str	r0, [r5, #80]	; 0x50
   8270e:	e7b4      	b.n	8267a <__sflush_r+0x6a>
   82710:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   82712:	2a00      	cmp	r2, #0
   82714:	dc8b      	bgt.n	8262e <__sflush_r+0x1e>
   82716:	e7d8      	b.n	826ca <__sflush_r+0xba>
   82718:	2301      	movs	r3, #1
   8271a:	69e9      	ldr	r1, [r5, #28]
   8271c:	4640      	mov	r0, r8
   8271e:	47a0      	blx	r4
   82720:	1c43      	adds	r3, r0, #1
   82722:	4602      	mov	r2, r0
   82724:	d002      	beq.n	8272c <__sflush_r+0x11c>
   82726:	89ab      	ldrh	r3, [r5, #12]
   82728:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8272a:	e78d      	b.n	82648 <__sflush_r+0x38>
   8272c:	f8d8 3000 	ldr.w	r3, [r8]
   82730:	2b00      	cmp	r3, #0
   82732:	d0f8      	beq.n	82726 <__sflush_r+0x116>
   82734:	2b1d      	cmp	r3, #29
   82736:	d001      	beq.n	8273c <__sflush_r+0x12c>
   82738:	2b16      	cmp	r3, #22
   8273a:	d1c9      	bne.n	826d0 <__sflush_r+0xc0>
   8273c:	f8c8 6000 	str.w	r6, [r8]
   82740:	e7c3      	b.n	826ca <__sflush_r+0xba>
   82742:	bf00      	nop
   82744:	20400001 	.word	0x20400001

00082748 <_fflush_r>:
   82748:	b538      	push	{r3, r4, r5, lr}
   8274a:	460d      	mov	r5, r1
   8274c:	4604      	mov	r4, r0
   8274e:	b108      	cbz	r0, 82754 <_fflush_r+0xc>
   82750:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82752:	b1bb      	cbz	r3, 82784 <_fflush_r+0x3c>
   82754:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   82758:	b188      	cbz	r0, 8277e <_fflush_r+0x36>
   8275a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   8275c:	07db      	lsls	r3, r3, #31
   8275e:	d401      	bmi.n	82764 <_fflush_r+0x1c>
   82760:	0581      	lsls	r1, r0, #22
   82762:	d517      	bpl.n	82794 <_fflush_r+0x4c>
   82764:	4620      	mov	r0, r4
   82766:	4629      	mov	r1, r5
   82768:	f7ff ff52 	bl	82610 <__sflush_r>
   8276c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   8276e:	4604      	mov	r4, r0
   82770:	07da      	lsls	r2, r3, #31
   82772:	d402      	bmi.n	8277a <_fflush_r+0x32>
   82774:	89ab      	ldrh	r3, [r5, #12]
   82776:	059b      	lsls	r3, r3, #22
   82778:	d507      	bpl.n	8278a <_fflush_r+0x42>
   8277a:	4620      	mov	r0, r4
   8277c:	bd38      	pop	{r3, r4, r5, pc}
   8277e:	4604      	mov	r4, r0
   82780:	4620      	mov	r0, r4
   82782:	bd38      	pop	{r3, r4, r5, pc}
   82784:	f000 f838 	bl	827f8 <__sinit>
   82788:	e7e4      	b.n	82754 <_fflush_r+0xc>
   8278a:	6da8      	ldr	r0, [r5, #88]	; 0x58
   8278c:	f000 fbf6 	bl	82f7c <__retarget_lock_release_recursive>
   82790:	4620      	mov	r0, r4
   82792:	bd38      	pop	{r3, r4, r5, pc}
   82794:	6da8      	ldr	r0, [r5, #88]	; 0x58
   82796:	f000 fbef 	bl	82f78 <__retarget_lock_acquire_recursive>
   8279a:	e7e3      	b.n	82764 <_fflush_r+0x1c>

0008279c <_cleanup_r>:
   8279c:	4901      	ldr	r1, [pc, #4]	; (827a4 <_cleanup_r+0x8>)
   8279e:	f000 bbb1 	b.w	82f04 <_fwalk_reent>
   827a2:	bf00      	nop
   827a4:	00083da5 	.word	0x00083da5

000827a8 <std.isra.0>:
   827a8:	2300      	movs	r3, #0
   827aa:	b510      	push	{r4, lr}
   827ac:	4604      	mov	r4, r0
   827ae:	8181      	strh	r1, [r0, #12]
   827b0:	81c2      	strh	r2, [r0, #14]
   827b2:	6003      	str	r3, [r0, #0]
   827b4:	6043      	str	r3, [r0, #4]
   827b6:	6083      	str	r3, [r0, #8]
   827b8:	6643      	str	r3, [r0, #100]	; 0x64
   827ba:	6103      	str	r3, [r0, #16]
   827bc:	6143      	str	r3, [r0, #20]
   827be:	6183      	str	r3, [r0, #24]
   827c0:	4619      	mov	r1, r3
   827c2:	2208      	movs	r2, #8
   827c4:	305c      	adds	r0, #92	; 0x5c
   827c6:	f7fe fe45 	bl	81454 <memset>
   827ca:	4807      	ldr	r0, [pc, #28]	; (827e8 <std.isra.0+0x40>)
   827cc:	4907      	ldr	r1, [pc, #28]	; (827ec <std.isra.0+0x44>)
   827ce:	4a08      	ldr	r2, [pc, #32]	; (827f0 <std.isra.0+0x48>)
   827d0:	4b08      	ldr	r3, [pc, #32]	; (827f4 <std.isra.0+0x4c>)
   827d2:	6220      	str	r0, [r4, #32]
   827d4:	61e4      	str	r4, [r4, #28]
   827d6:	6261      	str	r1, [r4, #36]	; 0x24
   827d8:	62a2      	str	r2, [r4, #40]	; 0x28
   827da:	62e3      	str	r3, [r4, #44]	; 0x2c
   827dc:	f104 0058 	add.w	r0, r4, #88	; 0x58
   827e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   827e4:	f000 bbc4 	b.w	82f70 <__retarget_lock_init_recursive>
   827e8:	00083aed 	.word	0x00083aed
   827ec:	00083b11 	.word	0x00083b11
   827f0:	00083b4d 	.word	0x00083b4d
   827f4:	00083b6d 	.word	0x00083b6d

000827f8 <__sinit>:
   827f8:	b510      	push	{r4, lr}
   827fa:	4604      	mov	r4, r0
   827fc:	4814      	ldr	r0, [pc, #80]	; (82850 <__sinit+0x58>)
   827fe:	f000 fbbb 	bl	82f78 <__retarget_lock_acquire_recursive>
   82802:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   82804:	b9fa      	cbnz	r2, 82846 <__sinit+0x4e>
   82806:	2003      	movs	r0, #3
   82808:	4912      	ldr	r1, [pc, #72]	; (82854 <__sinit+0x5c>)
   8280a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   8280e:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   82812:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   82816:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   8281a:	63e1      	str	r1, [r4, #60]	; 0x3c
   8281c:	6860      	ldr	r0, [r4, #4]
   8281e:	2104      	movs	r1, #4
   82820:	f7ff ffc2 	bl	827a8 <std.isra.0>
   82824:	68a0      	ldr	r0, [r4, #8]
   82826:	2201      	movs	r2, #1
   82828:	2109      	movs	r1, #9
   8282a:	f7ff ffbd 	bl	827a8 <std.isra.0>
   8282e:	68e0      	ldr	r0, [r4, #12]
   82830:	2202      	movs	r2, #2
   82832:	2112      	movs	r1, #18
   82834:	f7ff ffb8 	bl	827a8 <std.isra.0>
   82838:	2301      	movs	r3, #1
   8283a:	4805      	ldr	r0, [pc, #20]	; (82850 <__sinit+0x58>)
   8283c:	63a3      	str	r3, [r4, #56]	; 0x38
   8283e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82842:	f000 bb9b 	b.w	82f7c <__retarget_lock_release_recursive>
   82846:	4802      	ldr	r0, [pc, #8]	; (82850 <__sinit+0x58>)
   82848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8284c:	f000 bb96 	b.w	82f7c <__retarget_lock_release_recursive>
   82850:	20070d24 	.word	0x20070d24
   82854:	0008279d 	.word	0x0008279d

00082858 <__sfp_lock_acquire>:
   82858:	4801      	ldr	r0, [pc, #4]	; (82860 <__sfp_lock_acquire+0x8>)
   8285a:	f000 bb8d 	b.w	82f78 <__retarget_lock_acquire_recursive>
   8285e:	bf00      	nop
   82860:	20070d38 	.word	0x20070d38

00082864 <__sfp_lock_release>:
   82864:	4801      	ldr	r0, [pc, #4]	; (8286c <__sfp_lock_release+0x8>)
   82866:	f000 bb89 	b.w	82f7c <__retarget_lock_release_recursive>
   8286a:	bf00      	nop
   8286c:	20070d38 	.word	0x20070d38

00082870 <__libc_fini_array>:
   82870:	b538      	push	{r3, r4, r5, lr}
   82872:	4c0a      	ldr	r4, [pc, #40]	; (8289c <__libc_fini_array+0x2c>)
   82874:	4d0a      	ldr	r5, [pc, #40]	; (828a0 <__libc_fini_array+0x30>)
   82876:	1b64      	subs	r4, r4, r5
   82878:	10a4      	asrs	r4, r4, #2
   8287a:	d00a      	beq.n	82892 <__libc_fini_array+0x22>
   8287c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   82880:	3b01      	subs	r3, #1
   82882:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   82886:	3c01      	subs	r4, #1
   82888:	f855 3904 	ldr.w	r3, [r5], #-4
   8288c:	4798      	blx	r3
   8288e:	2c00      	cmp	r4, #0
   82890:	d1f9      	bne.n	82886 <__libc_fini_array+0x16>
   82892:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82896:	f001 bdd7 	b.w	84448 <_fini>
   8289a:	bf00      	nop
   8289c:	00084458 	.word	0x00084458
   828a0:	00084454 	.word	0x00084454

000828a4 <__fputwc>:
   828a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   828a8:	b083      	sub	sp, #12
   828aa:	4607      	mov	r7, r0
   828ac:	4688      	mov	r8, r1
   828ae:	4614      	mov	r4, r2
   828b0:	f000 fb50 	bl	82f54 <__locale_mb_cur_max>
   828b4:	2801      	cmp	r0, #1
   828b6:	d033      	beq.n	82920 <__fputwc+0x7c>
   828b8:	4642      	mov	r2, r8
   828ba:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   828be:	a901      	add	r1, sp, #4
   828c0:	4638      	mov	r0, r7
   828c2:	f001 f9af 	bl	83c24 <_wcrtomb_r>
   828c6:	1c42      	adds	r2, r0, #1
   828c8:	4606      	mov	r6, r0
   828ca:	d022      	beq.n	82912 <__fputwc+0x6e>
   828cc:	b390      	cbz	r0, 82934 <__fputwc+0x90>
   828ce:	f89d 1004 	ldrb.w	r1, [sp, #4]
   828d2:	2500      	movs	r5, #0
   828d4:	f10d 0904 	add.w	r9, sp, #4
   828d8:	e008      	b.n	828ec <__fputwc+0x48>
   828da:	6823      	ldr	r3, [r4, #0]
   828dc:	1c5a      	adds	r2, r3, #1
   828de:	6022      	str	r2, [r4, #0]
   828e0:	7019      	strb	r1, [r3, #0]
   828e2:	3501      	adds	r5, #1
   828e4:	42b5      	cmp	r5, r6
   828e6:	d225      	bcs.n	82934 <__fputwc+0x90>
   828e8:	f815 1009 	ldrb.w	r1, [r5, r9]
   828ec:	68a3      	ldr	r3, [r4, #8]
   828ee:	3b01      	subs	r3, #1
   828f0:	2b00      	cmp	r3, #0
   828f2:	60a3      	str	r3, [r4, #8]
   828f4:	daf1      	bge.n	828da <__fputwc+0x36>
   828f6:	69a2      	ldr	r2, [r4, #24]
   828f8:	4293      	cmp	r3, r2
   828fa:	db01      	blt.n	82900 <__fputwc+0x5c>
   828fc:	290a      	cmp	r1, #10
   828fe:	d1ec      	bne.n	828da <__fputwc+0x36>
   82900:	4622      	mov	r2, r4
   82902:	4638      	mov	r0, r7
   82904:	f001 f936 	bl	83b74 <__swbuf_r>
   82908:	1c43      	adds	r3, r0, #1
   8290a:	d1ea      	bne.n	828e2 <__fputwc+0x3e>
   8290c:	b003      	add	sp, #12
   8290e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82912:	89a3      	ldrh	r3, [r4, #12]
   82914:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82918:	81a3      	strh	r3, [r4, #12]
   8291a:	b003      	add	sp, #12
   8291c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82920:	f108 33ff 	add.w	r3, r8, #4294967295
   82924:	2bfe      	cmp	r3, #254	; 0xfe
   82926:	d8c7      	bhi.n	828b8 <__fputwc+0x14>
   82928:	fa5f f188 	uxtb.w	r1, r8
   8292c:	4606      	mov	r6, r0
   8292e:	f88d 1004 	strb.w	r1, [sp, #4]
   82932:	e7ce      	b.n	828d2 <__fputwc+0x2e>
   82934:	4640      	mov	r0, r8
   82936:	b003      	add	sp, #12
   82938:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0008293c <_fputwc_r>:
   8293c:	b530      	push	{r4, r5, lr}
   8293e:	6e53      	ldr	r3, [r2, #100]	; 0x64
   82940:	4614      	mov	r4, r2
   82942:	f013 0f01 	tst.w	r3, #1
   82946:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   8294a:	b083      	sub	sp, #12
   8294c:	4605      	mov	r5, r0
   8294e:	b29a      	uxth	r2, r3
   82950:	d101      	bne.n	82956 <_fputwc_r+0x1a>
   82952:	0590      	lsls	r0, r2, #22
   82954:	d51c      	bpl.n	82990 <_fputwc_r+0x54>
   82956:	0490      	lsls	r0, r2, #18
   82958:	d406      	bmi.n	82968 <_fputwc_r+0x2c>
   8295a:	6e62      	ldr	r2, [r4, #100]	; 0x64
   8295c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82960:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82964:	81a3      	strh	r3, [r4, #12]
   82966:	6662      	str	r2, [r4, #100]	; 0x64
   82968:	4628      	mov	r0, r5
   8296a:	4622      	mov	r2, r4
   8296c:	f7ff ff9a 	bl	828a4 <__fputwc>
   82970:	6e63      	ldr	r3, [r4, #100]	; 0x64
   82972:	4605      	mov	r5, r0
   82974:	07da      	lsls	r2, r3, #31
   82976:	d402      	bmi.n	8297e <_fputwc_r+0x42>
   82978:	89a3      	ldrh	r3, [r4, #12]
   8297a:	059b      	lsls	r3, r3, #22
   8297c:	d502      	bpl.n	82984 <_fputwc_r+0x48>
   8297e:	4628      	mov	r0, r5
   82980:	b003      	add	sp, #12
   82982:	bd30      	pop	{r4, r5, pc}
   82984:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82986:	f000 faf9 	bl	82f7c <__retarget_lock_release_recursive>
   8298a:	4628      	mov	r0, r5
   8298c:	b003      	add	sp, #12
   8298e:	bd30      	pop	{r4, r5, pc}
   82990:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82992:	9101      	str	r1, [sp, #4]
   82994:	f000 faf0 	bl	82f78 <__retarget_lock_acquire_recursive>
   82998:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8299c:	9901      	ldr	r1, [sp, #4]
   8299e:	b29a      	uxth	r2, r3
   829a0:	e7d9      	b.n	82956 <_fputwc_r+0x1a>
   829a2:	bf00      	nop

000829a4 <_malloc_trim_r>:
   829a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   829a6:	460c      	mov	r4, r1
   829a8:	4f23      	ldr	r7, [pc, #140]	; (82a38 <_malloc_trim_r+0x94>)
   829aa:	4606      	mov	r6, r0
   829ac:	f000 feca 	bl	83744 <__malloc_lock>
   829b0:	68bb      	ldr	r3, [r7, #8]
   829b2:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   829b6:	685d      	ldr	r5, [r3, #4]
   829b8:	310f      	adds	r1, #15
   829ba:	f025 0503 	bic.w	r5, r5, #3
   829be:	4429      	add	r1, r5
   829c0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   829c4:	f021 010f 	bic.w	r1, r1, #15
   829c8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   829cc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   829d0:	db07      	blt.n	829e2 <_malloc_trim_r+0x3e>
   829d2:	2100      	movs	r1, #0
   829d4:	4630      	mov	r0, r6
   829d6:	f001 f877 	bl	83ac8 <_sbrk_r>
   829da:	68bb      	ldr	r3, [r7, #8]
   829dc:	442b      	add	r3, r5
   829de:	4298      	cmp	r0, r3
   829e0:	d004      	beq.n	829ec <_malloc_trim_r+0x48>
   829e2:	4630      	mov	r0, r6
   829e4:	f000 feb4 	bl	83750 <__malloc_unlock>
   829e8:	2000      	movs	r0, #0
   829ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   829ec:	4261      	negs	r1, r4
   829ee:	4630      	mov	r0, r6
   829f0:	f001 f86a 	bl	83ac8 <_sbrk_r>
   829f4:	3001      	adds	r0, #1
   829f6:	d00d      	beq.n	82a14 <_malloc_trim_r+0x70>
   829f8:	4b10      	ldr	r3, [pc, #64]	; (82a3c <_malloc_trim_r+0x98>)
   829fa:	68ba      	ldr	r2, [r7, #8]
   829fc:	6819      	ldr	r1, [r3, #0]
   829fe:	1b2d      	subs	r5, r5, r4
   82a00:	f045 0501 	orr.w	r5, r5, #1
   82a04:	4630      	mov	r0, r6
   82a06:	1b09      	subs	r1, r1, r4
   82a08:	6055      	str	r5, [r2, #4]
   82a0a:	6019      	str	r1, [r3, #0]
   82a0c:	f000 fea0 	bl	83750 <__malloc_unlock>
   82a10:	2001      	movs	r0, #1
   82a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82a14:	2100      	movs	r1, #0
   82a16:	4630      	mov	r0, r6
   82a18:	f001 f856 	bl	83ac8 <_sbrk_r>
   82a1c:	68ba      	ldr	r2, [r7, #8]
   82a1e:	1a83      	subs	r3, r0, r2
   82a20:	2b0f      	cmp	r3, #15
   82a22:	ddde      	ble.n	829e2 <_malloc_trim_r+0x3e>
   82a24:	4c06      	ldr	r4, [pc, #24]	; (82a40 <_malloc_trim_r+0x9c>)
   82a26:	4905      	ldr	r1, [pc, #20]	; (82a3c <_malloc_trim_r+0x98>)
   82a28:	6824      	ldr	r4, [r4, #0]
   82a2a:	f043 0301 	orr.w	r3, r3, #1
   82a2e:	1b00      	subs	r0, r0, r4
   82a30:	6053      	str	r3, [r2, #4]
   82a32:	6008      	str	r0, [r1, #0]
   82a34:	e7d5      	b.n	829e2 <_malloc_trim_r+0x3e>
   82a36:	bf00      	nop
   82a38:	200706e0 	.word	0x200706e0
   82a3c:	20070cb0 	.word	0x20070cb0
   82a40:	20070ae8 	.word	0x20070ae8

00082a44 <_free_r>:
   82a44:	2900      	cmp	r1, #0
   82a46:	d044      	beq.n	82ad2 <_free_r+0x8e>
   82a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82a4c:	460d      	mov	r5, r1
   82a4e:	4680      	mov	r8, r0
   82a50:	f000 fe78 	bl	83744 <__malloc_lock>
   82a54:	f855 7c04 	ldr.w	r7, [r5, #-4]
   82a58:	4969      	ldr	r1, [pc, #420]	; (82c00 <_free_r+0x1bc>)
   82a5a:	f1a5 0408 	sub.w	r4, r5, #8
   82a5e:	f027 0301 	bic.w	r3, r7, #1
   82a62:	18e2      	adds	r2, r4, r3
   82a64:	688e      	ldr	r6, [r1, #8]
   82a66:	6850      	ldr	r0, [r2, #4]
   82a68:	42b2      	cmp	r2, r6
   82a6a:	f020 0003 	bic.w	r0, r0, #3
   82a6e:	d05e      	beq.n	82b2e <_free_r+0xea>
   82a70:	07fe      	lsls	r6, r7, #31
   82a72:	6050      	str	r0, [r2, #4]
   82a74:	d40b      	bmi.n	82a8e <_free_r+0x4a>
   82a76:	f855 7c08 	ldr.w	r7, [r5, #-8]
   82a7a:	f101 0e08 	add.w	lr, r1, #8
   82a7e:	1be4      	subs	r4, r4, r7
   82a80:	68a5      	ldr	r5, [r4, #8]
   82a82:	443b      	add	r3, r7
   82a84:	4575      	cmp	r5, lr
   82a86:	d06d      	beq.n	82b64 <_free_r+0x120>
   82a88:	68e7      	ldr	r7, [r4, #12]
   82a8a:	60ef      	str	r7, [r5, #12]
   82a8c:	60bd      	str	r5, [r7, #8]
   82a8e:	1815      	adds	r5, r2, r0
   82a90:	686d      	ldr	r5, [r5, #4]
   82a92:	07ed      	lsls	r5, r5, #31
   82a94:	d53e      	bpl.n	82b14 <_free_r+0xd0>
   82a96:	f043 0201 	orr.w	r2, r3, #1
   82a9a:	6062      	str	r2, [r4, #4]
   82a9c:	50e3      	str	r3, [r4, r3]
   82a9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82aa2:	d217      	bcs.n	82ad4 <_free_r+0x90>
   82aa4:	2201      	movs	r2, #1
   82aa6:	08db      	lsrs	r3, r3, #3
   82aa8:	1098      	asrs	r0, r3, #2
   82aaa:	684d      	ldr	r5, [r1, #4]
   82aac:	4413      	add	r3, r2
   82aae:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   82ab2:	4082      	lsls	r2, r0
   82ab4:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   82ab8:	432a      	orrs	r2, r5
   82aba:	3808      	subs	r0, #8
   82abc:	60e0      	str	r0, [r4, #12]
   82abe:	60a7      	str	r7, [r4, #8]
   82ac0:	604a      	str	r2, [r1, #4]
   82ac2:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   82ac6:	60fc      	str	r4, [r7, #12]
   82ac8:	4640      	mov	r0, r8
   82aca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82ace:	f000 be3f 	b.w	83750 <__malloc_unlock>
   82ad2:	4770      	bx	lr
   82ad4:	0a5a      	lsrs	r2, r3, #9
   82ad6:	2a04      	cmp	r2, #4
   82ad8:	d852      	bhi.n	82b80 <_free_r+0x13c>
   82ada:	099a      	lsrs	r2, r3, #6
   82adc:	f102 0739 	add.w	r7, r2, #57	; 0x39
   82ae0:	00ff      	lsls	r7, r7, #3
   82ae2:	f102 0538 	add.w	r5, r2, #56	; 0x38
   82ae6:	19c8      	adds	r0, r1, r7
   82ae8:	59ca      	ldr	r2, [r1, r7]
   82aea:	3808      	subs	r0, #8
   82aec:	4290      	cmp	r0, r2
   82aee:	d04f      	beq.n	82b90 <_free_r+0x14c>
   82af0:	6851      	ldr	r1, [r2, #4]
   82af2:	f021 0103 	bic.w	r1, r1, #3
   82af6:	428b      	cmp	r3, r1
   82af8:	d232      	bcs.n	82b60 <_free_r+0x11c>
   82afa:	6892      	ldr	r2, [r2, #8]
   82afc:	4290      	cmp	r0, r2
   82afe:	d1f7      	bne.n	82af0 <_free_r+0xac>
   82b00:	68c3      	ldr	r3, [r0, #12]
   82b02:	60a0      	str	r0, [r4, #8]
   82b04:	60e3      	str	r3, [r4, #12]
   82b06:	609c      	str	r4, [r3, #8]
   82b08:	60c4      	str	r4, [r0, #12]
   82b0a:	4640      	mov	r0, r8
   82b0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82b10:	f000 be1e 	b.w	83750 <__malloc_unlock>
   82b14:	6895      	ldr	r5, [r2, #8]
   82b16:	4f3b      	ldr	r7, [pc, #236]	; (82c04 <_free_r+0x1c0>)
   82b18:	4403      	add	r3, r0
   82b1a:	42bd      	cmp	r5, r7
   82b1c:	d040      	beq.n	82ba0 <_free_r+0x15c>
   82b1e:	68d0      	ldr	r0, [r2, #12]
   82b20:	f043 0201 	orr.w	r2, r3, #1
   82b24:	60e8      	str	r0, [r5, #12]
   82b26:	6085      	str	r5, [r0, #8]
   82b28:	6062      	str	r2, [r4, #4]
   82b2a:	50e3      	str	r3, [r4, r3]
   82b2c:	e7b7      	b.n	82a9e <_free_r+0x5a>
   82b2e:	07ff      	lsls	r7, r7, #31
   82b30:	4403      	add	r3, r0
   82b32:	d407      	bmi.n	82b44 <_free_r+0x100>
   82b34:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82b38:	1b64      	subs	r4, r4, r5
   82b3a:	68e2      	ldr	r2, [r4, #12]
   82b3c:	68a0      	ldr	r0, [r4, #8]
   82b3e:	442b      	add	r3, r5
   82b40:	60c2      	str	r2, [r0, #12]
   82b42:	6090      	str	r0, [r2, #8]
   82b44:	4a30      	ldr	r2, [pc, #192]	; (82c08 <_free_r+0x1c4>)
   82b46:	f043 0001 	orr.w	r0, r3, #1
   82b4a:	6812      	ldr	r2, [r2, #0]
   82b4c:	6060      	str	r0, [r4, #4]
   82b4e:	4293      	cmp	r3, r2
   82b50:	608c      	str	r4, [r1, #8]
   82b52:	d3b9      	bcc.n	82ac8 <_free_r+0x84>
   82b54:	4b2d      	ldr	r3, [pc, #180]	; (82c0c <_free_r+0x1c8>)
   82b56:	4640      	mov	r0, r8
   82b58:	6819      	ldr	r1, [r3, #0]
   82b5a:	f7ff ff23 	bl	829a4 <_malloc_trim_r>
   82b5e:	e7b3      	b.n	82ac8 <_free_r+0x84>
   82b60:	4610      	mov	r0, r2
   82b62:	e7cd      	b.n	82b00 <_free_r+0xbc>
   82b64:	1811      	adds	r1, r2, r0
   82b66:	6849      	ldr	r1, [r1, #4]
   82b68:	07c9      	lsls	r1, r1, #31
   82b6a:	d444      	bmi.n	82bf6 <_free_r+0x1b2>
   82b6c:	6891      	ldr	r1, [r2, #8]
   82b6e:	4403      	add	r3, r0
   82b70:	68d2      	ldr	r2, [r2, #12]
   82b72:	f043 0001 	orr.w	r0, r3, #1
   82b76:	60ca      	str	r2, [r1, #12]
   82b78:	6091      	str	r1, [r2, #8]
   82b7a:	6060      	str	r0, [r4, #4]
   82b7c:	50e3      	str	r3, [r4, r3]
   82b7e:	e7a3      	b.n	82ac8 <_free_r+0x84>
   82b80:	2a14      	cmp	r2, #20
   82b82:	d816      	bhi.n	82bb2 <_free_r+0x16e>
   82b84:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   82b88:	00ff      	lsls	r7, r7, #3
   82b8a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   82b8e:	e7aa      	b.n	82ae6 <_free_r+0xa2>
   82b90:	2301      	movs	r3, #1
   82b92:	10aa      	asrs	r2, r5, #2
   82b94:	684d      	ldr	r5, [r1, #4]
   82b96:	4093      	lsls	r3, r2
   82b98:	432b      	orrs	r3, r5
   82b9a:	604b      	str	r3, [r1, #4]
   82b9c:	4603      	mov	r3, r0
   82b9e:	e7b0      	b.n	82b02 <_free_r+0xbe>
   82ba0:	f043 0201 	orr.w	r2, r3, #1
   82ba4:	614c      	str	r4, [r1, #20]
   82ba6:	610c      	str	r4, [r1, #16]
   82ba8:	60e5      	str	r5, [r4, #12]
   82baa:	60a5      	str	r5, [r4, #8]
   82bac:	6062      	str	r2, [r4, #4]
   82bae:	50e3      	str	r3, [r4, r3]
   82bb0:	e78a      	b.n	82ac8 <_free_r+0x84>
   82bb2:	2a54      	cmp	r2, #84	; 0x54
   82bb4:	d806      	bhi.n	82bc4 <_free_r+0x180>
   82bb6:	0b1a      	lsrs	r2, r3, #12
   82bb8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   82bbc:	00ff      	lsls	r7, r7, #3
   82bbe:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   82bc2:	e790      	b.n	82ae6 <_free_r+0xa2>
   82bc4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   82bc8:	d806      	bhi.n	82bd8 <_free_r+0x194>
   82bca:	0bda      	lsrs	r2, r3, #15
   82bcc:	f102 0778 	add.w	r7, r2, #120	; 0x78
   82bd0:	00ff      	lsls	r7, r7, #3
   82bd2:	f102 0577 	add.w	r5, r2, #119	; 0x77
   82bd6:	e786      	b.n	82ae6 <_free_r+0xa2>
   82bd8:	f240 5054 	movw	r0, #1364	; 0x554
   82bdc:	4282      	cmp	r2, r0
   82bde:	d806      	bhi.n	82bee <_free_r+0x1aa>
   82be0:	0c9a      	lsrs	r2, r3, #18
   82be2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   82be6:	00ff      	lsls	r7, r7, #3
   82be8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   82bec:	e77b      	b.n	82ae6 <_free_r+0xa2>
   82bee:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   82bf2:	257e      	movs	r5, #126	; 0x7e
   82bf4:	e777      	b.n	82ae6 <_free_r+0xa2>
   82bf6:	f043 0101 	orr.w	r1, r3, #1
   82bfa:	6061      	str	r1, [r4, #4]
   82bfc:	6013      	str	r3, [r2, #0]
   82bfe:	e763      	b.n	82ac8 <_free_r+0x84>
   82c00:	200706e0 	.word	0x200706e0
   82c04:	200706e8 	.word	0x200706e8
   82c08:	20070aec 	.word	0x20070aec
   82c0c:	20070ce0 	.word	0x20070ce0

00082c10 <__sfvwrite_r>:
   82c10:	6893      	ldr	r3, [r2, #8]
   82c12:	2b00      	cmp	r3, #0
   82c14:	d071      	beq.n	82cfa <__sfvwrite_r+0xea>
   82c16:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82c1a:	898b      	ldrh	r3, [r1, #12]
   82c1c:	b083      	sub	sp, #12
   82c1e:	460c      	mov	r4, r1
   82c20:	0719      	lsls	r1, r3, #28
   82c22:	9000      	str	r0, [sp, #0]
   82c24:	4616      	mov	r6, r2
   82c26:	d525      	bpl.n	82c74 <__sfvwrite_r+0x64>
   82c28:	6922      	ldr	r2, [r4, #16]
   82c2a:	b31a      	cbz	r2, 82c74 <__sfvwrite_r+0x64>
   82c2c:	f013 0002 	ands.w	r0, r3, #2
   82c30:	6835      	ldr	r5, [r6, #0]
   82c32:	d02b      	beq.n	82c8c <__sfvwrite_r+0x7c>
   82c34:	f04f 0900 	mov.w	r9, #0
   82c38:	46b0      	mov	r8, r6
   82c3a:	464f      	mov	r7, r9
   82c3c:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 82f00 <__sfvwrite_r+0x2f0>
   82c40:	2f00      	cmp	r7, #0
   82c42:	d055      	beq.n	82cf0 <__sfvwrite_r+0xe0>
   82c44:	4557      	cmp	r7, sl
   82c46:	463b      	mov	r3, r7
   82c48:	464a      	mov	r2, r9
   82c4a:	bf28      	it	cs
   82c4c:	4653      	movcs	r3, sl
   82c4e:	69e1      	ldr	r1, [r4, #28]
   82c50:	9800      	ldr	r0, [sp, #0]
   82c52:	6a66      	ldr	r6, [r4, #36]	; 0x24
   82c54:	47b0      	blx	r6
   82c56:	2800      	cmp	r0, #0
   82c58:	dd56      	ble.n	82d08 <__sfvwrite_r+0xf8>
   82c5a:	f8d8 3008 	ldr.w	r3, [r8, #8]
   82c5e:	4481      	add	r9, r0
   82c60:	1a1b      	subs	r3, r3, r0
   82c62:	1a3f      	subs	r7, r7, r0
   82c64:	f8c8 3008 	str.w	r3, [r8, #8]
   82c68:	2b00      	cmp	r3, #0
   82c6a:	d1e9      	bne.n	82c40 <__sfvwrite_r+0x30>
   82c6c:	2000      	movs	r0, #0
   82c6e:	b003      	add	sp, #12
   82c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82c74:	4621      	mov	r1, r4
   82c76:	9800      	ldr	r0, [sp, #0]
   82c78:	f7ff fc56 	bl	82528 <__swsetup_r>
   82c7c:	2800      	cmp	r0, #0
   82c7e:	f040 8135 	bne.w	82eec <__sfvwrite_r+0x2dc>
   82c82:	89a3      	ldrh	r3, [r4, #12]
   82c84:	6835      	ldr	r5, [r6, #0]
   82c86:	f013 0002 	ands.w	r0, r3, #2
   82c8a:	d1d3      	bne.n	82c34 <__sfvwrite_r+0x24>
   82c8c:	f013 0901 	ands.w	r9, r3, #1
   82c90:	d144      	bne.n	82d1c <__sfvwrite_r+0x10c>
   82c92:	464f      	mov	r7, r9
   82c94:	9601      	str	r6, [sp, #4]
   82c96:	b337      	cbz	r7, 82ce6 <__sfvwrite_r+0xd6>
   82c98:	059a      	lsls	r2, r3, #22
   82c9a:	f8d4 8008 	ldr.w	r8, [r4, #8]
   82c9e:	f140 8085 	bpl.w	82dac <__sfvwrite_r+0x19c>
   82ca2:	4547      	cmp	r7, r8
   82ca4:	46c3      	mov	fp, r8
   82ca6:	f0c0 80ad 	bcc.w	82e04 <__sfvwrite_r+0x1f4>
   82caa:	f413 6f90 	tst.w	r3, #1152	; 0x480
   82cae:	f040 80ae 	bne.w	82e0e <__sfvwrite_r+0x1fe>
   82cb2:	46ba      	mov	sl, r7
   82cb4:	6820      	ldr	r0, [r4, #0]
   82cb6:	465a      	mov	r2, fp
   82cb8:	4649      	mov	r1, r9
   82cba:	f000 fcdf 	bl	8367c <memmove>
   82cbe:	68a2      	ldr	r2, [r4, #8]
   82cc0:	6823      	ldr	r3, [r4, #0]
   82cc2:	eba2 0208 	sub.w	r2, r2, r8
   82cc6:	445b      	add	r3, fp
   82cc8:	60a2      	str	r2, [r4, #8]
   82cca:	6023      	str	r3, [r4, #0]
   82ccc:	9a01      	ldr	r2, [sp, #4]
   82cce:	44d1      	add	r9, sl
   82cd0:	6893      	ldr	r3, [r2, #8]
   82cd2:	eba7 070a 	sub.w	r7, r7, sl
   82cd6:	eba3 030a 	sub.w	r3, r3, sl
   82cda:	6093      	str	r3, [r2, #8]
   82cdc:	2b00      	cmp	r3, #0
   82cde:	d0c5      	beq.n	82c6c <__sfvwrite_r+0x5c>
   82ce0:	89a3      	ldrh	r3, [r4, #12]
   82ce2:	2f00      	cmp	r7, #0
   82ce4:	d1d8      	bne.n	82c98 <__sfvwrite_r+0x88>
   82ce6:	f8d5 9000 	ldr.w	r9, [r5]
   82cea:	686f      	ldr	r7, [r5, #4]
   82cec:	3508      	adds	r5, #8
   82cee:	e7d2      	b.n	82c96 <__sfvwrite_r+0x86>
   82cf0:	f8d5 9000 	ldr.w	r9, [r5]
   82cf4:	686f      	ldr	r7, [r5, #4]
   82cf6:	3508      	adds	r5, #8
   82cf8:	e7a2      	b.n	82c40 <__sfvwrite_r+0x30>
   82cfa:	2000      	movs	r0, #0
   82cfc:	4770      	bx	lr
   82cfe:	4621      	mov	r1, r4
   82d00:	9800      	ldr	r0, [sp, #0]
   82d02:	f7ff fd21 	bl	82748 <_fflush_r>
   82d06:	b378      	cbz	r0, 82d68 <__sfvwrite_r+0x158>
   82d08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82d0c:	f04f 30ff 	mov.w	r0, #4294967295
   82d10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82d14:	81a3      	strh	r3, [r4, #12]
   82d16:	b003      	add	sp, #12
   82d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d1c:	4681      	mov	r9, r0
   82d1e:	4633      	mov	r3, r6
   82d20:	464e      	mov	r6, r9
   82d22:	46a8      	mov	r8, r5
   82d24:	469a      	mov	sl, r3
   82d26:	464d      	mov	r5, r9
   82d28:	b356      	cbz	r6, 82d80 <__sfvwrite_r+0x170>
   82d2a:	2800      	cmp	r0, #0
   82d2c:	d032      	beq.n	82d94 <__sfvwrite_r+0x184>
   82d2e:	45b1      	cmp	r9, r6
   82d30:	46cb      	mov	fp, r9
   82d32:	bf28      	it	cs
   82d34:	46b3      	movcs	fp, r6
   82d36:	6820      	ldr	r0, [r4, #0]
   82d38:	6923      	ldr	r3, [r4, #16]
   82d3a:	465f      	mov	r7, fp
   82d3c:	4298      	cmp	r0, r3
   82d3e:	6962      	ldr	r2, [r4, #20]
   82d40:	d904      	bls.n	82d4c <__sfvwrite_r+0x13c>
   82d42:	68a3      	ldr	r3, [r4, #8]
   82d44:	4413      	add	r3, r2
   82d46:	459b      	cmp	fp, r3
   82d48:	f300 80a8 	bgt.w	82e9c <__sfvwrite_r+0x28c>
   82d4c:	4593      	cmp	fp, r2
   82d4e:	db4d      	blt.n	82dec <__sfvwrite_r+0x1dc>
   82d50:	4613      	mov	r3, r2
   82d52:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82d54:	462a      	mov	r2, r5
   82d56:	69e1      	ldr	r1, [r4, #28]
   82d58:	9800      	ldr	r0, [sp, #0]
   82d5a:	47b8      	blx	r7
   82d5c:	1e07      	subs	r7, r0, #0
   82d5e:	ddd3      	ble.n	82d08 <__sfvwrite_r+0xf8>
   82d60:	ebb9 0907 	subs.w	r9, r9, r7
   82d64:	d0cb      	beq.n	82cfe <__sfvwrite_r+0xee>
   82d66:	2001      	movs	r0, #1
   82d68:	f8da 3008 	ldr.w	r3, [sl, #8]
   82d6c:	443d      	add	r5, r7
   82d6e:	1bdb      	subs	r3, r3, r7
   82d70:	1bf6      	subs	r6, r6, r7
   82d72:	f8ca 3008 	str.w	r3, [sl, #8]
   82d76:	2b00      	cmp	r3, #0
   82d78:	f43f af78 	beq.w	82c6c <__sfvwrite_r+0x5c>
   82d7c:	2e00      	cmp	r6, #0
   82d7e:	d1d4      	bne.n	82d2a <__sfvwrite_r+0x11a>
   82d80:	f108 0308 	add.w	r3, r8, #8
   82d84:	f853 6c04 	ldr.w	r6, [r3, #-4]
   82d88:	4698      	mov	r8, r3
   82d8a:	f853 5c08 	ldr.w	r5, [r3, #-8]
   82d8e:	3308      	adds	r3, #8
   82d90:	2e00      	cmp	r6, #0
   82d92:	d0f7      	beq.n	82d84 <__sfvwrite_r+0x174>
   82d94:	4632      	mov	r2, r6
   82d96:	210a      	movs	r1, #10
   82d98:	4628      	mov	r0, r5
   82d9a:	f000 fc29 	bl	835f0 <memchr>
   82d9e:	2800      	cmp	r0, #0
   82da0:	f000 80a1 	beq.w	82ee6 <__sfvwrite_r+0x2d6>
   82da4:	3001      	adds	r0, #1
   82da6:	eba0 0905 	sub.w	r9, r0, r5
   82daa:	e7c0      	b.n	82d2e <__sfvwrite_r+0x11e>
   82dac:	6820      	ldr	r0, [r4, #0]
   82dae:	6923      	ldr	r3, [r4, #16]
   82db0:	4298      	cmp	r0, r3
   82db2:	d802      	bhi.n	82dba <__sfvwrite_r+0x1aa>
   82db4:	6963      	ldr	r3, [r4, #20]
   82db6:	429f      	cmp	r7, r3
   82db8:	d25d      	bcs.n	82e76 <__sfvwrite_r+0x266>
   82dba:	45b8      	cmp	r8, r7
   82dbc:	bf28      	it	cs
   82dbe:	46b8      	movcs	r8, r7
   82dc0:	4649      	mov	r1, r9
   82dc2:	4642      	mov	r2, r8
   82dc4:	f000 fc5a 	bl	8367c <memmove>
   82dc8:	68a3      	ldr	r3, [r4, #8]
   82dca:	6822      	ldr	r2, [r4, #0]
   82dcc:	eba3 0308 	sub.w	r3, r3, r8
   82dd0:	4442      	add	r2, r8
   82dd2:	60a3      	str	r3, [r4, #8]
   82dd4:	6022      	str	r2, [r4, #0]
   82dd6:	b10b      	cbz	r3, 82ddc <__sfvwrite_r+0x1cc>
   82dd8:	46c2      	mov	sl, r8
   82dda:	e777      	b.n	82ccc <__sfvwrite_r+0xbc>
   82ddc:	4621      	mov	r1, r4
   82dde:	9800      	ldr	r0, [sp, #0]
   82de0:	f7ff fcb2 	bl	82748 <_fflush_r>
   82de4:	2800      	cmp	r0, #0
   82de6:	d18f      	bne.n	82d08 <__sfvwrite_r+0xf8>
   82de8:	46c2      	mov	sl, r8
   82dea:	e76f      	b.n	82ccc <__sfvwrite_r+0xbc>
   82dec:	465a      	mov	r2, fp
   82dee:	4629      	mov	r1, r5
   82df0:	f000 fc44 	bl	8367c <memmove>
   82df4:	68a2      	ldr	r2, [r4, #8]
   82df6:	6823      	ldr	r3, [r4, #0]
   82df8:	eba2 020b 	sub.w	r2, r2, fp
   82dfc:	445b      	add	r3, fp
   82dfe:	60a2      	str	r2, [r4, #8]
   82e00:	6023      	str	r3, [r4, #0]
   82e02:	e7ad      	b.n	82d60 <__sfvwrite_r+0x150>
   82e04:	46b8      	mov	r8, r7
   82e06:	46ba      	mov	sl, r7
   82e08:	46bb      	mov	fp, r7
   82e0a:	6820      	ldr	r0, [r4, #0]
   82e0c:	e753      	b.n	82cb6 <__sfvwrite_r+0xa6>
   82e0e:	6962      	ldr	r2, [r4, #20]
   82e10:	6820      	ldr	r0, [r4, #0]
   82e12:	6921      	ldr	r1, [r4, #16]
   82e14:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   82e18:	eba0 0a01 	sub.w	sl, r0, r1
   82e1c:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   82e20:	f10a 0001 	add.w	r0, sl, #1
   82e24:	ea4f 0868 	mov.w	r8, r8, asr #1
   82e28:	4438      	add	r0, r7
   82e2a:	4540      	cmp	r0, r8
   82e2c:	4642      	mov	r2, r8
   82e2e:	bf84      	itt	hi
   82e30:	4680      	movhi	r8, r0
   82e32:	4642      	movhi	r2, r8
   82e34:	055b      	lsls	r3, r3, #21
   82e36:	d544      	bpl.n	82ec2 <__sfvwrite_r+0x2b2>
   82e38:	4611      	mov	r1, r2
   82e3a:	9800      	ldr	r0, [sp, #0]
   82e3c:	f000 f920 	bl	83080 <_malloc_r>
   82e40:	4683      	mov	fp, r0
   82e42:	2800      	cmp	r0, #0
   82e44:	d055      	beq.n	82ef2 <__sfvwrite_r+0x2e2>
   82e46:	4652      	mov	r2, sl
   82e48:	6921      	ldr	r1, [r4, #16]
   82e4a:	f7fe fa8d 	bl	81368 <memcpy>
   82e4e:	89a3      	ldrh	r3, [r4, #12]
   82e50:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   82e54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82e58:	81a3      	strh	r3, [r4, #12]
   82e5a:	eb0b 000a 	add.w	r0, fp, sl
   82e5e:	eba8 030a 	sub.w	r3, r8, sl
   82e62:	f8c4 b010 	str.w	fp, [r4, #16]
   82e66:	f8c4 8014 	str.w	r8, [r4, #20]
   82e6a:	6020      	str	r0, [r4, #0]
   82e6c:	60a3      	str	r3, [r4, #8]
   82e6e:	46b8      	mov	r8, r7
   82e70:	46ba      	mov	sl, r7
   82e72:	46bb      	mov	fp, r7
   82e74:	e71f      	b.n	82cb6 <__sfvwrite_r+0xa6>
   82e76:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   82e7a:	42ba      	cmp	r2, r7
   82e7c:	bf28      	it	cs
   82e7e:	463a      	movcs	r2, r7
   82e80:	fb92 f2f3 	sdiv	r2, r2, r3
   82e84:	69e1      	ldr	r1, [r4, #28]
   82e86:	fb03 f302 	mul.w	r3, r3, r2
   82e8a:	9800      	ldr	r0, [sp, #0]
   82e8c:	464a      	mov	r2, r9
   82e8e:	6a66      	ldr	r6, [r4, #36]	; 0x24
   82e90:	47b0      	blx	r6
   82e92:	f1b0 0a00 	subs.w	sl, r0, #0
   82e96:	f73f af19 	bgt.w	82ccc <__sfvwrite_r+0xbc>
   82e9a:	e735      	b.n	82d08 <__sfvwrite_r+0xf8>
   82e9c:	461a      	mov	r2, r3
   82e9e:	4629      	mov	r1, r5
   82ea0:	9301      	str	r3, [sp, #4]
   82ea2:	f000 fbeb 	bl	8367c <memmove>
   82ea6:	6822      	ldr	r2, [r4, #0]
   82ea8:	9b01      	ldr	r3, [sp, #4]
   82eaa:	4621      	mov	r1, r4
   82eac:	441a      	add	r2, r3
   82eae:	6022      	str	r2, [r4, #0]
   82eb0:	9800      	ldr	r0, [sp, #0]
   82eb2:	f7ff fc49 	bl	82748 <_fflush_r>
   82eb6:	9b01      	ldr	r3, [sp, #4]
   82eb8:	2800      	cmp	r0, #0
   82eba:	f47f af25 	bne.w	82d08 <__sfvwrite_r+0xf8>
   82ebe:	461f      	mov	r7, r3
   82ec0:	e74e      	b.n	82d60 <__sfvwrite_r+0x150>
   82ec2:	9800      	ldr	r0, [sp, #0]
   82ec4:	f000 fc4a 	bl	8375c <_realloc_r>
   82ec8:	4683      	mov	fp, r0
   82eca:	2800      	cmp	r0, #0
   82ecc:	d1c5      	bne.n	82e5a <__sfvwrite_r+0x24a>
   82ece:	9d00      	ldr	r5, [sp, #0]
   82ed0:	6921      	ldr	r1, [r4, #16]
   82ed2:	4628      	mov	r0, r5
   82ed4:	f7ff fdb6 	bl	82a44 <_free_r>
   82ed8:	220c      	movs	r2, #12
   82eda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82ede:	602a      	str	r2, [r5, #0]
   82ee0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   82ee4:	e712      	b.n	82d0c <__sfvwrite_r+0xfc>
   82ee6:	f106 0901 	add.w	r9, r6, #1
   82eea:	e720      	b.n	82d2e <__sfvwrite_r+0x11e>
   82eec:	f04f 30ff 	mov.w	r0, #4294967295
   82ef0:	e6bd      	b.n	82c6e <__sfvwrite_r+0x5e>
   82ef2:	220c      	movs	r2, #12
   82ef4:	9900      	ldr	r1, [sp, #0]
   82ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82efa:	600a      	str	r2, [r1, #0]
   82efc:	e706      	b.n	82d0c <__sfvwrite_r+0xfc>
   82efe:	bf00      	nop
   82f00:	7ffffc00 	.word	0x7ffffc00

00082f04 <_fwalk_reent>:
   82f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82f08:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   82f0c:	d01e      	beq.n	82f4c <_fwalk_reent+0x48>
   82f0e:	4688      	mov	r8, r1
   82f10:	4607      	mov	r7, r0
   82f12:	f04f 0900 	mov.w	r9, #0
   82f16:	6875      	ldr	r5, [r6, #4]
   82f18:	68b4      	ldr	r4, [r6, #8]
   82f1a:	3d01      	subs	r5, #1
   82f1c:	d410      	bmi.n	82f40 <_fwalk_reent+0x3c>
   82f1e:	89a3      	ldrh	r3, [r4, #12]
   82f20:	3d01      	subs	r5, #1
   82f22:	2b01      	cmp	r3, #1
   82f24:	d908      	bls.n	82f38 <_fwalk_reent+0x34>
   82f26:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   82f2a:	3301      	adds	r3, #1
   82f2c:	d004      	beq.n	82f38 <_fwalk_reent+0x34>
   82f2e:	4621      	mov	r1, r4
   82f30:	4638      	mov	r0, r7
   82f32:	47c0      	blx	r8
   82f34:	ea49 0900 	orr.w	r9, r9, r0
   82f38:	1c6b      	adds	r3, r5, #1
   82f3a:	f104 0468 	add.w	r4, r4, #104	; 0x68
   82f3e:	d1ee      	bne.n	82f1e <_fwalk_reent+0x1a>
   82f40:	6836      	ldr	r6, [r6, #0]
   82f42:	2e00      	cmp	r6, #0
   82f44:	d1e7      	bne.n	82f16 <_fwalk_reent+0x12>
   82f46:	4648      	mov	r0, r9
   82f48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82f4c:	46b1      	mov	r9, r6
   82f4e:	4648      	mov	r0, r9
   82f50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00082f54 <__locale_mb_cur_max>:
   82f54:	4b04      	ldr	r3, [pc, #16]	; (82f68 <__locale_mb_cur_max+0x14>)
   82f56:	4a05      	ldr	r2, [pc, #20]	; (82f6c <__locale_mb_cur_max+0x18>)
   82f58:	681b      	ldr	r3, [r3, #0]
   82f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   82f5c:	2b00      	cmp	r3, #0
   82f5e:	bf08      	it	eq
   82f60:	4613      	moveq	r3, r2
   82f62:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
   82f66:	4770      	bx	lr
   82f68:	20070140 	.word	0x20070140
   82f6c:	20070574 	.word	0x20070574

00082f70 <__retarget_lock_init_recursive>:
   82f70:	4770      	bx	lr
   82f72:	bf00      	nop

00082f74 <__retarget_lock_close_recursive>:
   82f74:	4770      	bx	lr
   82f76:	bf00      	nop

00082f78 <__retarget_lock_acquire_recursive>:
   82f78:	4770      	bx	lr
   82f7a:	bf00      	nop

00082f7c <__retarget_lock_release_recursive>:
   82f7c:	4770      	bx	lr
   82f7e:	bf00      	nop

00082f80 <__swhatbuf_r>:
   82f80:	b570      	push	{r4, r5, r6, lr}
   82f82:	460c      	mov	r4, r1
   82f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82f88:	b090      	sub	sp, #64	; 0x40
   82f8a:	2900      	cmp	r1, #0
   82f8c:	4615      	mov	r5, r2
   82f8e:	461e      	mov	r6, r3
   82f90:	db14      	blt.n	82fbc <__swhatbuf_r+0x3c>
   82f92:	aa01      	add	r2, sp, #4
   82f94:	f000 ff68 	bl	83e68 <_fstat_r>
   82f98:	2800      	cmp	r0, #0
   82f9a:	db0f      	blt.n	82fbc <__swhatbuf_r+0x3c>
   82f9c:	9a02      	ldr	r2, [sp, #8]
   82f9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82fa2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   82fa6:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   82faa:	fab2 f282 	clz	r2, r2
   82fae:	f44f 6000 	mov.w	r0, #2048	; 0x800
   82fb2:	0952      	lsrs	r2, r2, #5
   82fb4:	6032      	str	r2, [r6, #0]
   82fb6:	602b      	str	r3, [r5, #0]
   82fb8:	b010      	add	sp, #64	; 0x40
   82fba:	bd70      	pop	{r4, r5, r6, pc}
   82fbc:	2300      	movs	r3, #0
   82fbe:	89a2      	ldrh	r2, [r4, #12]
   82fc0:	6033      	str	r3, [r6, #0]
   82fc2:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   82fc6:	d004      	beq.n	82fd2 <__swhatbuf_r+0x52>
   82fc8:	2240      	movs	r2, #64	; 0x40
   82fca:	4618      	mov	r0, r3
   82fcc:	602a      	str	r2, [r5, #0]
   82fce:	b010      	add	sp, #64	; 0x40
   82fd0:	bd70      	pop	{r4, r5, r6, pc}
   82fd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82fd6:	602b      	str	r3, [r5, #0]
   82fd8:	b010      	add	sp, #64	; 0x40
   82fda:	bd70      	pop	{r4, r5, r6, pc}

00082fdc <__smakebuf_r>:
   82fdc:	898a      	ldrh	r2, [r1, #12]
   82fde:	460b      	mov	r3, r1
   82fe0:	0792      	lsls	r2, r2, #30
   82fe2:	d506      	bpl.n	82ff2 <__smakebuf_r+0x16>
   82fe4:	2101      	movs	r1, #1
   82fe6:	f103 0243 	add.w	r2, r3, #67	; 0x43
   82fea:	6159      	str	r1, [r3, #20]
   82fec:	601a      	str	r2, [r3, #0]
   82fee:	611a      	str	r2, [r3, #16]
   82ff0:	4770      	bx	lr
   82ff2:	b5f0      	push	{r4, r5, r6, r7, lr}
   82ff4:	b083      	sub	sp, #12
   82ff6:	ab01      	add	r3, sp, #4
   82ff8:	466a      	mov	r2, sp
   82ffa:	460c      	mov	r4, r1
   82ffc:	4606      	mov	r6, r0
   82ffe:	f7ff ffbf 	bl	82f80 <__swhatbuf_r>
   83002:	9900      	ldr	r1, [sp, #0]
   83004:	4605      	mov	r5, r0
   83006:	4630      	mov	r0, r6
   83008:	f000 f83a 	bl	83080 <_malloc_r>
   8300c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83010:	b1d8      	cbz	r0, 8304a <__smakebuf_r+0x6e>
   83012:	e89d 0006 	ldmia.w	sp, {r1, r2}
   83016:	4f15      	ldr	r7, [pc, #84]	; (8306c <__smakebuf_r+0x90>)
   83018:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8301c:	63f7      	str	r7, [r6, #60]	; 0x3c
   8301e:	81a3      	strh	r3, [r4, #12]
   83020:	6020      	str	r0, [r4, #0]
   83022:	6120      	str	r0, [r4, #16]
   83024:	6161      	str	r1, [r4, #20]
   83026:	b91a      	cbnz	r2, 83030 <__smakebuf_r+0x54>
   83028:	432b      	orrs	r3, r5
   8302a:	81a3      	strh	r3, [r4, #12]
   8302c:	b003      	add	sp, #12
   8302e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83030:	4630      	mov	r0, r6
   83032:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83036:	f000 ff2b 	bl	83e90 <_isatty_r>
   8303a:	b1a0      	cbz	r0, 83066 <__smakebuf_r+0x8a>
   8303c:	89a3      	ldrh	r3, [r4, #12]
   8303e:	f023 0303 	bic.w	r3, r3, #3
   83042:	f043 0301 	orr.w	r3, r3, #1
   83046:	b21b      	sxth	r3, r3
   83048:	e7ee      	b.n	83028 <__smakebuf_r+0x4c>
   8304a:	059a      	lsls	r2, r3, #22
   8304c:	d4ee      	bmi.n	8302c <__smakebuf_r+0x50>
   8304e:	2101      	movs	r1, #1
   83050:	f023 0303 	bic.w	r3, r3, #3
   83054:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83058:	f043 0302 	orr.w	r3, r3, #2
   8305c:	81a3      	strh	r3, [r4, #12]
   8305e:	6161      	str	r1, [r4, #20]
   83060:	6022      	str	r2, [r4, #0]
   83062:	6122      	str	r2, [r4, #16]
   83064:	e7e2      	b.n	8302c <__smakebuf_r+0x50>
   83066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8306a:	e7dd      	b.n	83028 <__smakebuf_r+0x4c>
   8306c:	0008279d 	.word	0x0008279d

00083070 <malloc>:
   83070:	4b02      	ldr	r3, [pc, #8]	; (8307c <malloc+0xc>)
   83072:	4601      	mov	r1, r0
   83074:	6818      	ldr	r0, [r3, #0]
   83076:	f000 b803 	b.w	83080 <_malloc_r>
   8307a:	bf00      	nop
   8307c:	20070140 	.word	0x20070140

00083080 <_malloc_r>:
   83080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83084:	f101 060b 	add.w	r6, r1, #11
   83088:	2e16      	cmp	r6, #22
   8308a:	b083      	sub	sp, #12
   8308c:	4605      	mov	r5, r0
   8308e:	f240 809e 	bls.w	831ce <_malloc_r+0x14e>
   83092:	f036 0607 	bics.w	r6, r6, #7
   83096:	f100 80bd 	bmi.w	83214 <_malloc_r+0x194>
   8309a:	42b1      	cmp	r1, r6
   8309c:	f200 80ba 	bhi.w	83214 <_malloc_r+0x194>
   830a0:	f000 fb50 	bl	83744 <__malloc_lock>
   830a4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   830a8:	f0c0 8285 	bcc.w	835b6 <_malloc_r+0x536>
   830ac:	0a73      	lsrs	r3, r6, #9
   830ae:	f000 80b8 	beq.w	83222 <_malloc_r+0x1a2>
   830b2:	2b04      	cmp	r3, #4
   830b4:	f200 816c 	bhi.w	83390 <_malloc_r+0x310>
   830b8:	09b3      	lsrs	r3, r6, #6
   830ba:	f103 0039 	add.w	r0, r3, #57	; 0x39
   830be:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   830c2:	00c1      	lsls	r1, r0, #3
   830c4:	4fb8      	ldr	r7, [pc, #736]	; (833a8 <_malloc_r+0x328>)
   830c6:	4439      	add	r1, r7
   830c8:	684c      	ldr	r4, [r1, #4]
   830ca:	3908      	subs	r1, #8
   830cc:	42a1      	cmp	r1, r4
   830ce:	d106      	bne.n	830de <_malloc_r+0x5e>
   830d0:	e00c      	b.n	830ec <_malloc_r+0x6c>
   830d2:	2a00      	cmp	r2, #0
   830d4:	f280 80ab 	bge.w	8322e <_malloc_r+0x1ae>
   830d8:	68e4      	ldr	r4, [r4, #12]
   830da:	42a1      	cmp	r1, r4
   830dc:	d006      	beq.n	830ec <_malloc_r+0x6c>
   830de:	6863      	ldr	r3, [r4, #4]
   830e0:	f023 0303 	bic.w	r3, r3, #3
   830e4:	1b9a      	subs	r2, r3, r6
   830e6:	2a0f      	cmp	r2, #15
   830e8:	ddf3      	ble.n	830d2 <_malloc_r+0x52>
   830ea:	4670      	mov	r0, lr
   830ec:	693c      	ldr	r4, [r7, #16]
   830ee:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 833bc <_malloc_r+0x33c>
   830f2:	4574      	cmp	r4, lr
   830f4:	f000 819e 	beq.w	83434 <_malloc_r+0x3b4>
   830f8:	6863      	ldr	r3, [r4, #4]
   830fa:	f023 0303 	bic.w	r3, r3, #3
   830fe:	1b9a      	subs	r2, r3, r6
   83100:	2a0f      	cmp	r2, #15
   83102:	f300 8183 	bgt.w	8340c <_malloc_r+0x38c>
   83106:	2a00      	cmp	r2, #0
   83108:	f8c7 e014 	str.w	lr, [r7, #20]
   8310c:	f8c7 e010 	str.w	lr, [r7, #16]
   83110:	f280 8091 	bge.w	83236 <_malloc_r+0x1b6>
   83114:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83118:	f080 8154 	bcs.w	833c4 <_malloc_r+0x344>
   8311c:	2201      	movs	r2, #1
   8311e:	08db      	lsrs	r3, r3, #3
   83120:	6879      	ldr	r1, [r7, #4]
   83122:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   83126:	4413      	add	r3, r2
   83128:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   8312c:	fa02 f20c 	lsl.w	r2, r2, ip
   83130:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   83134:	430a      	orrs	r2, r1
   83136:	f1ac 0108 	sub.w	r1, ip, #8
   8313a:	60e1      	str	r1, [r4, #12]
   8313c:	f8c4 8008 	str.w	r8, [r4, #8]
   83140:	607a      	str	r2, [r7, #4]
   83142:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   83146:	f8c8 400c 	str.w	r4, [r8, #12]
   8314a:	2401      	movs	r4, #1
   8314c:	1083      	asrs	r3, r0, #2
   8314e:	409c      	lsls	r4, r3
   83150:	4294      	cmp	r4, r2
   83152:	d87d      	bhi.n	83250 <_malloc_r+0x1d0>
   83154:	4214      	tst	r4, r2
   83156:	d106      	bne.n	83166 <_malloc_r+0xe6>
   83158:	f020 0003 	bic.w	r0, r0, #3
   8315c:	0064      	lsls	r4, r4, #1
   8315e:	4214      	tst	r4, r2
   83160:	f100 0004 	add.w	r0, r0, #4
   83164:	d0fa      	beq.n	8315c <_malloc_r+0xdc>
   83166:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   8316a:	46cc      	mov	ip, r9
   8316c:	4680      	mov	r8, r0
   8316e:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83172:	459c      	cmp	ip, r3
   83174:	d107      	bne.n	83186 <_malloc_r+0x106>
   83176:	e15f      	b.n	83438 <_malloc_r+0x3b8>
   83178:	2a00      	cmp	r2, #0
   8317a:	f280 816d 	bge.w	83458 <_malloc_r+0x3d8>
   8317e:	68db      	ldr	r3, [r3, #12]
   83180:	459c      	cmp	ip, r3
   83182:	f000 8159 	beq.w	83438 <_malloc_r+0x3b8>
   83186:	6859      	ldr	r1, [r3, #4]
   83188:	f021 0103 	bic.w	r1, r1, #3
   8318c:	1b8a      	subs	r2, r1, r6
   8318e:	2a0f      	cmp	r2, #15
   83190:	ddf2      	ble.n	83178 <_malloc_r+0xf8>
   83192:	68dc      	ldr	r4, [r3, #12]
   83194:	f8d3 c008 	ldr.w	ip, [r3, #8]
   83198:	f046 0801 	orr.w	r8, r6, #1
   8319c:	4628      	mov	r0, r5
   8319e:	441e      	add	r6, r3
   831a0:	f042 0501 	orr.w	r5, r2, #1
   831a4:	f8c3 8004 	str.w	r8, [r3, #4]
   831a8:	f8cc 400c 	str.w	r4, [ip, #12]
   831ac:	f8c4 c008 	str.w	ip, [r4, #8]
   831b0:	617e      	str	r6, [r7, #20]
   831b2:	613e      	str	r6, [r7, #16]
   831b4:	f8c6 e00c 	str.w	lr, [r6, #12]
   831b8:	f8c6 e008 	str.w	lr, [r6, #8]
   831bc:	6075      	str	r5, [r6, #4]
   831be:	505a      	str	r2, [r3, r1]
   831c0:	9300      	str	r3, [sp, #0]
   831c2:	f000 fac5 	bl	83750 <__malloc_unlock>
   831c6:	9b00      	ldr	r3, [sp, #0]
   831c8:	f103 0408 	add.w	r4, r3, #8
   831cc:	e01e      	b.n	8320c <_malloc_r+0x18c>
   831ce:	2910      	cmp	r1, #16
   831d0:	d820      	bhi.n	83214 <_malloc_r+0x194>
   831d2:	f000 fab7 	bl	83744 <__malloc_lock>
   831d6:	2610      	movs	r6, #16
   831d8:	2318      	movs	r3, #24
   831da:	2002      	movs	r0, #2
   831dc:	4f72      	ldr	r7, [pc, #456]	; (833a8 <_malloc_r+0x328>)
   831de:	443b      	add	r3, r7
   831e0:	685c      	ldr	r4, [r3, #4]
   831e2:	f1a3 0208 	sub.w	r2, r3, #8
   831e6:	4294      	cmp	r4, r2
   831e8:	f000 812f 	beq.w	8344a <_malloc_r+0x3ca>
   831ec:	6863      	ldr	r3, [r4, #4]
   831ee:	68e1      	ldr	r1, [r4, #12]
   831f0:	f023 0303 	bic.w	r3, r3, #3
   831f4:	4423      	add	r3, r4
   831f6:	685a      	ldr	r2, [r3, #4]
   831f8:	68a6      	ldr	r6, [r4, #8]
   831fa:	f042 0201 	orr.w	r2, r2, #1
   831fe:	60f1      	str	r1, [r6, #12]
   83200:	4628      	mov	r0, r5
   83202:	608e      	str	r6, [r1, #8]
   83204:	605a      	str	r2, [r3, #4]
   83206:	f000 faa3 	bl	83750 <__malloc_unlock>
   8320a:	3408      	adds	r4, #8
   8320c:	4620      	mov	r0, r4
   8320e:	b003      	add	sp, #12
   83210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83214:	2400      	movs	r4, #0
   83216:	230c      	movs	r3, #12
   83218:	4620      	mov	r0, r4
   8321a:	602b      	str	r3, [r5, #0]
   8321c:	b003      	add	sp, #12
   8321e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83222:	2040      	movs	r0, #64	; 0x40
   83224:	f44f 7100 	mov.w	r1, #512	; 0x200
   83228:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   8322c:	e74a      	b.n	830c4 <_malloc_r+0x44>
   8322e:	4423      	add	r3, r4
   83230:	685a      	ldr	r2, [r3, #4]
   83232:	68e1      	ldr	r1, [r4, #12]
   83234:	e7e0      	b.n	831f8 <_malloc_r+0x178>
   83236:	4423      	add	r3, r4
   83238:	685a      	ldr	r2, [r3, #4]
   8323a:	4628      	mov	r0, r5
   8323c:	f042 0201 	orr.w	r2, r2, #1
   83240:	605a      	str	r2, [r3, #4]
   83242:	3408      	adds	r4, #8
   83244:	f000 fa84 	bl	83750 <__malloc_unlock>
   83248:	4620      	mov	r0, r4
   8324a:	b003      	add	sp, #12
   8324c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83250:	68bc      	ldr	r4, [r7, #8]
   83252:	6863      	ldr	r3, [r4, #4]
   83254:	f023 0803 	bic.w	r8, r3, #3
   83258:	45b0      	cmp	r8, r6
   8325a:	d304      	bcc.n	83266 <_malloc_r+0x1e6>
   8325c:	eba8 0306 	sub.w	r3, r8, r6
   83260:	2b0f      	cmp	r3, #15
   83262:	f300 8085 	bgt.w	83370 <_malloc_r+0x2f0>
   83266:	f8df 9158 	ldr.w	r9, [pc, #344]	; 833c0 <_malloc_r+0x340>
   8326a:	4b50      	ldr	r3, [pc, #320]	; (833ac <_malloc_r+0x32c>)
   8326c:	f8d9 2000 	ldr.w	r2, [r9]
   83270:	681b      	ldr	r3, [r3, #0]
   83272:	3201      	adds	r2, #1
   83274:	4433      	add	r3, r6
   83276:	eb04 0a08 	add.w	sl, r4, r8
   8327a:	f000 8154 	beq.w	83526 <_malloc_r+0x4a6>
   8327e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   83282:	330f      	adds	r3, #15
   83284:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   83288:	f02b 0b0f 	bic.w	fp, fp, #15
   8328c:	4659      	mov	r1, fp
   8328e:	4628      	mov	r0, r5
   83290:	f000 fc1a 	bl	83ac8 <_sbrk_r>
   83294:	1c41      	adds	r1, r0, #1
   83296:	4602      	mov	r2, r0
   83298:	f000 80fb 	beq.w	83492 <_malloc_r+0x412>
   8329c:	4582      	cmp	sl, r0
   8329e:	f200 80f6 	bhi.w	8348e <_malloc_r+0x40e>
   832a2:	4b43      	ldr	r3, [pc, #268]	; (833b0 <_malloc_r+0x330>)
   832a4:	6819      	ldr	r1, [r3, #0]
   832a6:	4459      	add	r1, fp
   832a8:	6019      	str	r1, [r3, #0]
   832aa:	f000 814c 	beq.w	83546 <_malloc_r+0x4c6>
   832ae:	f8d9 0000 	ldr.w	r0, [r9]
   832b2:	3001      	adds	r0, #1
   832b4:	bf1b      	ittet	ne
   832b6:	eba2 0a0a 	subne.w	sl, r2, sl
   832ba:	4451      	addne	r1, sl
   832bc:	f8c9 2000 	streq.w	r2, [r9]
   832c0:	6019      	strne	r1, [r3, #0]
   832c2:	f012 0107 	ands.w	r1, r2, #7
   832c6:	f000 8114 	beq.w	834f2 <_malloc_r+0x472>
   832ca:	f1c1 0008 	rsb	r0, r1, #8
   832ce:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   832d2:	4402      	add	r2, r0
   832d4:	3108      	adds	r1, #8
   832d6:	eb02 090b 	add.w	r9, r2, fp
   832da:	f3c9 090b 	ubfx	r9, r9, #0, #12
   832de:	eba1 0909 	sub.w	r9, r1, r9
   832e2:	4649      	mov	r1, r9
   832e4:	4628      	mov	r0, r5
   832e6:	9301      	str	r3, [sp, #4]
   832e8:	9200      	str	r2, [sp, #0]
   832ea:	f000 fbed 	bl	83ac8 <_sbrk_r>
   832ee:	1c43      	adds	r3, r0, #1
   832f0:	e89d 000c 	ldmia.w	sp, {r2, r3}
   832f4:	f000 8142 	beq.w	8357c <_malloc_r+0x4fc>
   832f8:	1a80      	subs	r0, r0, r2
   832fa:	4448      	add	r0, r9
   832fc:	f040 0001 	orr.w	r0, r0, #1
   83300:	6819      	ldr	r1, [r3, #0]
   83302:	42bc      	cmp	r4, r7
   83304:	4449      	add	r1, r9
   83306:	60ba      	str	r2, [r7, #8]
   83308:	6019      	str	r1, [r3, #0]
   8330a:	6050      	str	r0, [r2, #4]
   8330c:	d017      	beq.n	8333e <_malloc_r+0x2be>
   8330e:	f1b8 0f0f 	cmp.w	r8, #15
   83312:	f240 80fa 	bls.w	8350a <_malloc_r+0x48a>
   83316:	f04f 0c05 	mov.w	ip, #5
   8331a:	6862      	ldr	r2, [r4, #4]
   8331c:	f1a8 000c 	sub.w	r0, r8, #12
   83320:	f020 0007 	bic.w	r0, r0, #7
   83324:	f002 0201 	and.w	r2, r2, #1
   83328:	eb04 0e00 	add.w	lr, r4, r0
   8332c:	4302      	orrs	r2, r0
   8332e:	280f      	cmp	r0, #15
   83330:	6062      	str	r2, [r4, #4]
   83332:	f8ce c004 	str.w	ip, [lr, #4]
   83336:	f8ce c008 	str.w	ip, [lr, #8]
   8333a:	f200 8116 	bhi.w	8356a <_malloc_r+0x4ea>
   8333e:	4b1d      	ldr	r3, [pc, #116]	; (833b4 <_malloc_r+0x334>)
   83340:	68bc      	ldr	r4, [r7, #8]
   83342:	681a      	ldr	r2, [r3, #0]
   83344:	4291      	cmp	r1, r2
   83346:	bf88      	it	hi
   83348:	6019      	strhi	r1, [r3, #0]
   8334a:	4b1b      	ldr	r3, [pc, #108]	; (833b8 <_malloc_r+0x338>)
   8334c:	681a      	ldr	r2, [r3, #0]
   8334e:	4291      	cmp	r1, r2
   83350:	6862      	ldr	r2, [r4, #4]
   83352:	bf88      	it	hi
   83354:	6019      	strhi	r1, [r3, #0]
   83356:	f022 0203 	bic.w	r2, r2, #3
   8335a:	4296      	cmp	r6, r2
   8335c:	eba2 0306 	sub.w	r3, r2, r6
   83360:	d801      	bhi.n	83366 <_malloc_r+0x2e6>
   83362:	2b0f      	cmp	r3, #15
   83364:	dc04      	bgt.n	83370 <_malloc_r+0x2f0>
   83366:	4628      	mov	r0, r5
   83368:	f000 f9f2 	bl	83750 <__malloc_unlock>
   8336c:	2400      	movs	r4, #0
   8336e:	e74d      	b.n	8320c <_malloc_r+0x18c>
   83370:	f046 0201 	orr.w	r2, r6, #1
   83374:	f043 0301 	orr.w	r3, r3, #1
   83378:	4426      	add	r6, r4
   8337a:	6062      	str	r2, [r4, #4]
   8337c:	4628      	mov	r0, r5
   8337e:	60be      	str	r6, [r7, #8]
   83380:	3408      	adds	r4, #8
   83382:	6073      	str	r3, [r6, #4]
   83384:	f000 f9e4 	bl	83750 <__malloc_unlock>
   83388:	4620      	mov	r0, r4
   8338a:	b003      	add	sp, #12
   8338c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83390:	2b14      	cmp	r3, #20
   83392:	d970      	bls.n	83476 <_malloc_r+0x3f6>
   83394:	2b54      	cmp	r3, #84	; 0x54
   83396:	f200 80a2 	bhi.w	834de <_malloc_r+0x45e>
   8339a:	0b33      	lsrs	r3, r6, #12
   8339c:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   833a0:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   833a4:	00c1      	lsls	r1, r0, #3
   833a6:	e68d      	b.n	830c4 <_malloc_r+0x44>
   833a8:	200706e0 	.word	0x200706e0
   833ac:	20070ce0 	.word	0x20070ce0
   833b0:	20070cb0 	.word	0x20070cb0
   833b4:	20070cd8 	.word	0x20070cd8
   833b8:	20070cdc 	.word	0x20070cdc
   833bc:	200706e8 	.word	0x200706e8
   833c0:	20070ae8 	.word	0x20070ae8
   833c4:	0a5a      	lsrs	r2, r3, #9
   833c6:	2a04      	cmp	r2, #4
   833c8:	d95b      	bls.n	83482 <_malloc_r+0x402>
   833ca:	2a14      	cmp	r2, #20
   833cc:	f200 80ae 	bhi.w	8352c <_malloc_r+0x4ac>
   833d0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   833d4:	00c9      	lsls	r1, r1, #3
   833d6:	325b      	adds	r2, #91	; 0x5b
   833d8:	eb07 0c01 	add.w	ip, r7, r1
   833dc:	5879      	ldr	r1, [r7, r1]
   833de:	f1ac 0c08 	sub.w	ip, ip, #8
   833e2:	458c      	cmp	ip, r1
   833e4:	f000 8088 	beq.w	834f8 <_malloc_r+0x478>
   833e8:	684a      	ldr	r2, [r1, #4]
   833ea:	f022 0203 	bic.w	r2, r2, #3
   833ee:	4293      	cmp	r3, r2
   833f0:	d273      	bcs.n	834da <_malloc_r+0x45a>
   833f2:	6889      	ldr	r1, [r1, #8]
   833f4:	458c      	cmp	ip, r1
   833f6:	d1f7      	bne.n	833e8 <_malloc_r+0x368>
   833f8:	f8dc 300c 	ldr.w	r3, [ip, #12]
   833fc:	687a      	ldr	r2, [r7, #4]
   833fe:	60e3      	str	r3, [r4, #12]
   83400:	f8c4 c008 	str.w	ip, [r4, #8]
   83404:	609c      	str	r4, [r3, #8]
   83406:	f8cc 400c 	str.w	r4, [ip, #12]
   8340a:	e69e      	b.n	8314a <_malloc_r+0xca>
   8340c:	f046 0c01 	orr.w	ip, r6, #1
   83410:	f042 0101 	orr.w	r1, r2, #1
   83414:	4426      	add	r6, r4
   83416:	f8c4 c004 	str.w	ip, [r4, #4]
   8341a:	4628      	mov	r0, r5
   8341c:	617e      	str	r6, [r7, #20]
   8341e:	613e      	str	r6, [r7, #16]
   83420:	f8c6 e00c 	str.w	lr, [r6, #12]
   83424:	f8c6 e008 	str.w	lr, [r6, #8]
   83428:	6071      	str	r1, [r6, #4]
   8342a:	50e2      	str	r2, [r4, r3]
   8342c:	f000 f990 	bl	83750 <__malloc_unlock>
   83430:	3408      	adds	r4, #8
   83432:	e6eb      	b.n	8320c <_malloc_r+0x18c>
   83434:	687a      	ldr	r2, [r7, #4]
   83436:	e688      	b.n	8314a <_malloc_r+0xca>
   83438:	f108 0801 	add.w	r8, r8, #1
   8343c:	f018 0f03 	tst.w	r8, #3
   83440:	f10c 0c08 	add.w	ip, ip, #8
   83444:	f47f ae93 	bne.w	8316e <_malloc_r+0xee>
   83448:	e02d      	b.n	834a6 <_malloc_r+0x426>
   8344a:	68dc      	ldr	r4, [r3, #12]
   8344c:	42a3      	cmp	r3, r4
   8344e:	bf08      	it	eq
   83450:	3002      	addeq	r0, #2
   83452:	f43f ae4b 	beq.w	830ec <_malloc_r+0x6c>
   83456:	e6c9      	b.n	831ec <_malloc_r+0x16c>
   83458:	461c      	mov	r4, r3
   8345a:	4419      	add	r1, r3
   8345c:	684a      	ldr	r2, [r1, #4]
   8345e:	68db      	ldr	r3, [r3, #12]
   83460:	f854 6f08 	ldr.w	r6, [r4, #8]!
   83464:	f042 0201 	orr.w	r2, r2, #1
   83468:	604a      	str	r2, [r1, #4]
   8346a:	4628      	mov	r0, r5
   8346c:	60f3      	str	r3, [r6, #12]
   8346e:	609e      	str	r6, [r3, #8]
   83470:	f000 f96e 	bl	83750 <__malloc_unlock>
   83474:	e6ca      	b.n	8320c <_malloc_r+0x18c>
   83476:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   8347a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   8347e:	00c1      	lsls	r1, r0, #3
   83480:	e620      	b.n	830c4 <_malloc_r+0x44>
   83482:	099a      	lsrs	r2, r3, #6
   83484:	f102 0139 	add.w	r1, r2, #57	; 0x39
   83488:	00c9      	lsls	r1, r1, #3
   8348a:	3238      	adds	r2, #56	; 0x38
   8348c:	e7a4      	b.n	833d8 <_malloc_r+0x358>
   8348e:	42bc      	cmp	r4, r7
   83490:	d054      	beq.n	8353c <_malloc_r+0x4bc>
   83492:	68bc      	ldr	r4, [r7, #8]
   83494:	6862      	ldr	r2, [r4, #4]
   83496:	f022 0203 	bic.w	r2, r2, #3
   8349a:	e75e      	b.n	8335a <_malloc_r+0x2da>
   8349c:	f859 3908 	ldr.w	r3, [r9], #-8
   834a0:	4599      	cmp	r9, r3
   834a2:	f040 8086 	bne.w	835b2 <_malloc_r+0x532>
   834a6:	f010 0f03 	tst.w	r0, #3
   834aa:	f100 30ff 	add.w	r0, r0, #4294967295
   834ae:	d1f5      	bne.n	8349c <_malloc_r+0x41c>
   834b0:	687b      	ldr	r3, [r7, #4]
   834b2:	ea23 0304 	bic.w	r3, r3, r4
   834b6:	607b      	str	r3, [r7, #4]
   834b8:	0064      	lsls	r4, r4, #1
   834ba:	429c      	cmp	r4, r3
   834bc:	f63f aec8 	bhi.w	83250 <_malloc_r+0x1d0>
   834c0:	2c00      	cmp	r4, #0
   834c2:	f43f aec5 	beq.w	83250 <_malloc_r+0x1d0>
   834c6:	421c      	tst	r4, r3
   834c8:	4640      	mov	r0, r8
   834ca:	f47f ae4c 	bne.w	83166 <_malloc_r+0xe6>
   834ce:	0064      	lsls	r4, r4, #1
   834d0:	421c      	tst	r4, r3
   834d2:	f100 0004 	add.w	r0, r0, #4
   834d6:	d0fa      	beq.n	834ce <_malloc_r+0x44e>
   834d8:	e645      	b.n	83166 <_malloc_r+0xe6>
   834da:	468c      	mov	ip, r1
   834dc:	e78c      	b.n	833f8 <_malloc_r+0x378>
   834de:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   834e2:	d815      	bhi.n	83510 <_malloc_r+0x490>
   834e4:	0bf3      	lsrs	r3, r6, #15
   834e6:	f103 0078 	add.w	r0, r3, #120	; 0x78
   834ea:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   834ee:	00c1      	lsls	r1, r0, #3
   834f0:	e5e8      	b.n	830c4 <_malloc_r+0x44>
   834f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   834f6:	e6ee      	b.n	832d6 <_malloc_r+0x256>
   834f8:	2101      	movs	r1, #1
   834fa:	687b      	ldr	r3, [r7, #4]
   834fc:	1092      	asrs	r2, r2, #2
   834fe:	fa01 f202 	lsl.w	r2, r1, r2
   83502:	431a      	orrs	r2, r3
   83504:	607a      	str	r2, [r7, #4]
   83506:	4663      	mov	r3, ip
   83508:	e779      	b.n	833fe <_malloc_r+0x37e>
   8350a:	2301      	movs	r3, #1
   8350c:	6053      	str	r3, [r2, #4]
   8350e:	e72a      	b.n	83366 <_malloc_r+0x2e6>
   83510:	f240 5254 	movw	r2, #1364	; 0x554
   83514:	4293      	cmp	r3, r2
   83516:	d822      	bhi.n	8355e <_malloc_r+0x4de>
   83518:	0cb3      	lsrs	r3, r6, #18
   8351a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   8351e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   83522:	00c1      	lsls	r1, r0, #3
   83524:	e5ce      	b.n	830c4 <_malloc_r+0x44>
   83526:	f103 0b10 	add.w	fp, r3, #16
   8352a:	e6af      	b.n	8328c <_malloc_r+0x20c>
   8352c:	2a54      	cmp	r2, #84	; 0x54
   8352e:	d829      	bhi.n	83584 <_malloc_r+0x504>
   83530:	0b1a      	lsrs	r2, r3, #12
   83532:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   83536:	00c9      	lsls	r1, r1, #3
   83538:	326e      	adds	r2, #110	; 0x6e
   8353a:	e74d      	b.n	833d8 <_malloc_r+0x358>
   8353c:	4b20      	ldr	r3, [pc, #128]	; (835c0 <_malloc_r+0x540>)
   8353e:	6819      	ldr	r1, [r3, #0]
   83540:	4459      	add	r1, fp
   83542:	6019      	str	r1, [r3, #0]
   83544:	e6b3      	b.n	832ae <_malloc_r+0x22e>
   83546:	f3ca 000b 	ubfx	r0, sl, #0, #12
   8354a:	2800      	cmp	r0, #0
   8354c:	f47f aeaf 	bne.w	832ae <_malloc_r+0x22e>
   83550:	eb08 030b 	add.w	r3, r8, fp
   83554:	68ba      	ldr	r2, [r7, #8]
   83556:	f043 0301 	orr.w	r3, r3, #1
   8355a:	6053      	str	r3, [r2, #4]
   8355c:	e6ef      	b.n	8333e <_malloc_r+0x2be>
   8355e:	207f      	movs	r0, #127	; 0x7f
   83560:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83564:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   83568:	e5ac      	b.n	830c4 <_malloc_r+0x44>
   8356a:	f104 0108 	add.w	r1, r4, #8
   8356e:	4628      	mov	r0, r5
   83570:	9300      	str	r3, [sp, #0]
   83572:	f7ff fa67 	bl	82a44 <_free_r>
   83576:	9b00      	ldr	r3, [sp, #0]
   83578:	6819      	ldr	r1, [r3, #0]
   8357a:	e6e0      	b.n	8333e <_malloc_r+0x2be>
   8357c:	2001      	movs	r0, #1
   8357e:	f04f 0900 	mov.w	r9, #0
   83582:	e6bd      	b.n	83300 <_malloc_r+0x280>
   83584:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83588:	d805      	bhi.n	83596 <_malloc_r+0x516>
   8358a:	0bda      	lsrs	r2, r3, #15
   8358c:	f102 0178 	add.w	r1, r2, #120	; 0x78
   83590:	00c9      	lsls	r1, r1, #3
   83592:	3277      	adds	r2, #119	; 0x77
   83594:	e720      	b.n	833d8 <_malloc_r+0x358>
   83596:	f240 5154 	movw	r1, #1364	; 0x554
   8359a:	428a      	cmp	r2, r1
   8359c:	d805      	bhi.n	835aa <_malloc_r+0x52a>
   8359e:	0c9a      	lsrs	r2, r3, #18
   835a0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   835a4:	00c9      	lsls	r1, r1, #3
   835a6:	327c      	adds	r2, #124	; 0x7c
   835a8:	e716      	b.n	833d8 <_malloc_r+0x358>
   835aa:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   835ae:	227e      	movs	r2, #126	; 0x7e
   835b0:	e712      	b.n	833d8 <_malloc_r+0x358>
   835b2:	687b      	ldr	r3, [r7, #4]
   835b4:	e780      	b.n	834b8 <_malloc_r+0x438>
   835b6:	08f0      	lsrs	r0, r6, #3
   835b8:	f106 0308 	add.w	r3, r6, #8
   835bc:	e60e      	b.n	831dc <_malloc_r+0x15c>
   835be:	bf00      	nop
   835c0:	20070cb0 	.word	0x20070cb0

000835c4 <__ascii_mbtowc>:
   835c4:	b082      	sub	sp, #8
   835c6:	b149      	cbz	r1, 835dc <__ascii_mbtowc+0x18>
   835c8:	b15a      	cbz	r2, 835e2 <__ascii_mbtowc+0x1e>
   835ca:	b16b      	cbz	r3, 835e8 <__ascii_mbtowc+0x24>
   835cc:	7813      	ldrb	r3, [r2, #0]
   835ce:	600b      	str	r3, [r1, #0]
   835d0:	7812      	ldrb	r2, [r2, #0]
   835d2:	1c10      	adds	r0, r2, #0
   835d4:	bf18      	it	ne
   835d6:	2001      	movne	r0, #1
   835d8:	b002      	add	sp, #8
   835da:	4770      	bx	lr
   835dc:	a901      	add	r1, sp, #4
   835de:	2a00      	cmp	r2, #0
   835e0:	d1f3      	bne.n	835ca <__ascii_mbtowc+0x6>
   835e2:	4610      	mov	r0, r2
   835e4:	b002      	add	sp, #8
   835e6:	4770      	bx	lr
   835e8:	f06f 0001 	mvn.w	r0, #1
   835ec:	e7f4      	b.n	835d8 <__ascii_mbtowc+0x14>
   835ee:	bf00      	nop

000835f0 <memchr>:
   835f0:	0783      	lsls	r3, r0, #30
   835f2:	b470      	push	{r4, r5, r6}
   835f4:	b2cd      	uxtb	r5, r1
   835f6:	d03d      	beq.n	83674 <memchr+0x84>
   835f8:	1e54      	subs	r4, r2, #1
   835fa:	b30a      	cbz	r2, 83640 <memchr+0x50>
   835fc:	7803      	ldrb	r3, [r0, #0]
   835fe:	42ab      	cmp	r3, r5
   83600:	d01f      	beq.n	83642 <memchr+0x52>
   83602:	1c43      	adds	r3, r0, #1
   83604:	e005      	b.n	83612 <memchr+0x22>
   83606:	f114 34ff 	adds.w	r4, r4, #4294967295
   8360a:	d319      	bcc.n	83640 <memchr+0x50>
   8360c:	7802      	ldrb	r2, [r0, #0]
   8360e:	42aa      	cmp	r2, r5
   83610:	d017      	beq.n	83642 <memchr+0x52>
   83612:	f013 0f03 	tst.w	r3, #3
   83616:	4618      	mov	r0, r3
   83618:	f103 0301 	add.w	r3, r3, #1
   8361c:	d1f3      	bne.n	83606 <memchr+0x16>
   8361e:	2c03      	cmp	r4, #3
   83620:	d811      	bhi.n	83646 <memchr+0x56>
   83622:	b34c      	cbz	r4, 83678 <memchr+0x88>
   83624:	7803      	ldrb	r3, [r0, #0]
   83626:	42ab      	cmp	r3, r5
   83628:	d00b      	beq.n	83642 <memchr+0x52>
   8362a:	4404      	add	r4, r0
   8362c:	1c43      	adds	r3, r0, #1
   8362e:	e002      	b.n	83636 <memchr+0x46>
   83630:	7802      	ldrb	r2, [r0, #0]
   83632:	42aa      	cmp	r2, r5
   83634:	d005      	beq.n	83642 <memchr+0x52>
   83636:	429c      	cmp	r4, r3
   83638:	4618      	mov	r0, r3
   8363a:	f103 0301 	add.w	r3, r3, #1
   8363e:	d1f7      	bne.n	83630 <memchr+0x40>
   83640:	2000      	movs	r0, #0
   83642:	bc70      	pop	{r4, r5, r6}
   83644:	4770      	bx	lr
   83646:	0209      	lsls	r1, r1, #8
   83648:	b289      	uxth	r1, r1
   8364a:	4329      	orrs	r1, r5
   8364c:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   83650:	6803      	ldr	r3, [r0, #0]
   83652:	4606      	mov	r6, r0
   83654:	404b      	eors	r3, r1
   83656:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   8365a:	ea22 0303 	bic.w	r3, r2, r3
   8365e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   83662:	f100 0004 	add.w	r0, r0, #4
   83666:	d103      	bne.n	83670 <memchr+0x80>
   83668:	3c04      	subs	r4, #4
   8366a:	2c03      	cmp	r4, #3
   8366c:	d8f0      	bhi.n	83650 <memchr+0x60>
   8366e:	e7d8      	b.n	83622 <memchr+0x32>
   83670:	4630      	mov	r0, r6
   83672:	e7d7      	b.n	83624 <memchr+0x34>
   83674:	4614      	mov	r4, r2
   83676:	e7d2      	b.n	8361e <memchr+0x2e>
   83678:	4620      	mov	r0, r4
   8367a:	e7e2      	b.n	83642 <memchr+0x52>

0008367c <memmove>:
   8367c:	4288      	cmp	r0, r1
   8367e:	b5f0      	push	{r4, r5, r6, r7, lr}
   83680:	d90d      	bls.n	8369e <memmove+0x22>
   83682:	188b      	adds	r3, r1, r2
   83684:	4298      	cmp	r0, r3
   83686:	d20a      	bcs.n	8369e <memmove+0x22>
   83688:	1884      	adds	r4, r0, r2
   8368a:	2a00      	cmp	r2, #0
   8368c:	d051      	beq.n	83732 <memmove+0xb6>
   8368e:	4622      	mov	r2, r4
   83690:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   83694:	4299      	cmp	r1, r3
   83696:	f802 4d01 	strb.w	r4, [r2, #-1]!
   8369a:	d1f9      	bne.n	83690 <memmove+0x14>
   8369c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8369e:	2a0f      	cmp	r2, #15
   836a0:	d948      	bls.n	83734 <memmove+0xb8>
   836a2:	ea41 0300 	orr.w	r3, r1, r0
   836a6:	079b      	lsls	r3, r3, #30
   836a8:	d146      	bne.n	83738 <memmove+0xbc>
   836aa:	4615      	mov	r5, r2
   836ac:	f100 0410 	add.w	r4, r0, #16
   836b0:	f101 0310 	add.w	r3, r1, #16
   836b4:	f853 6c10 	ldr.w	r6, [r3, #-16]
   836b8:	3d10      	subs	r5, #16
   836ba:	f844 6c10 	str.w	r6, [r4, #-16]
   836be:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   836c2:	2d0f      	cmp	r5, #15
   836c4:	f844 6c0c 	str.w	r6, [r4, #-12]
   836c8:	f853 6c08 	ldr.w	r6, [r3, #-8]
   836cc:	f104 0410 	add.w	r4, r4, #16
   836d0:	f844 6c18 	str.w	r6, [r4, #-24]
   836d4:	f853 6c04 	ldr.w	r6, [r3, #-4]
   836d8:	f103 0310 	add.w	r3, r3, #16
   836dc:	f844 6c14 	str.w	r6, [r4, #-20]
   836e0:	d8e8      	bhi.n	836b4 <memmove+0x38>
   836e2:	f1a2 0310 	sub.w	r3, r2, #16
   836e6:	f023 030f 	bic.w	r3, r3, #15
   836ea:	f002 0e0f 	and.w	lr, r2, #15
   836ee:	3310      	adds	r3, #16
   836f0:	f1be 0f03 	cmp.w	lr, #3
   836f4:	4419      	add	r1, r3
   836f6:	4403      	add	r3, r0
   836f8:	d921      	bls.n	8373e <memmove+0xc2>
   836fa:	460e      	mov	r6, r1
   836fc:	4674      	mov	r4, lr
   836fe:	1f1d      	subs	r5, r3, #4
   83700:	f856 7b04 	ldr.w	r7, [r6], #4
   83704:	3c04      	subs	r4, #4
   83706:	2c03      	cmp	r4, #3
   83708:	f845 7f04 	str.w	r7, [r5, #4]!
   8370c:	d8f8      	bhi.n	83700 <memmove+0x84>
   8370e:	f1ae 0404 	sub.w	r4, lr, #4
   83712:	f024 0403 	bic.w	r4, r4, #3
   83716:	3404      	adds	r4, #4
   83718:	4421      	add	r1, r4
   8371a:	4423      	add	r3, r4
   8371c:	f002 0203 	and.w	r2, r2, #3
   83720:	b162      	cbz	r2, 8373c <memmove+0xc0>
   83722:	3b01      	subs	r3, #1
   83724:	440a      	add	r2, r1
   83726:	f811 4b01 	ldrb.w	r4, [r1], #1
   8372a:	428a      	cmp	r2, r1
   8372c:	f803 4f01 	strb.w	r4, [r3, #1]!
   83730:	d1f9      	bne.n	83726 <memmove+0xaa>
   83732:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83734:	4603      	mov	r3, r0
   83736:	e7f3      	b.n	83720 <memmove+0xa4>
   83738:	4603      	mov	r3, r0
   8373a:	e7f2      	b.n	83722 <memmove+0xa6>
   8373c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8373e:	4672      	mov	r2, lr
   83740:	e7ee      	b.n	83720 <memmove+0xa4>
   83742:	bf00      	nop

00083744 <__malloc_lock>:
   83744:	4801      	ldr	r0, [pc, #4]	; (8374c <__malloc_lock+0x8>)
   83746:	f7ff bc17 	b.w	82f78 <__retarget_lock_acquire_recursive>
   8374a:	bf00      	nop
   8374c:	20070d28 	.word	0x20070d28

00083750 <__malloc_unlock>:
   83750:	4801      	ldr	r0, [pc, #4]	; (83758 <__malloc_unlock+0x8>)
   83752:	f7ff bc13 	b.w	82f7c <__retarget_lock_release_recursive>
   83756:	bf00      	nop
   83758:	20070d28 	.word	0x20070d28

0008375c <_realloc_r>:
   8375c:	2900      	cmp	r1, #0
   8375e:	f000 8094 	beq.w	8388a <_realloc_r+0x12e>
   83762:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83766:	460c      	mov	r4, r1
   83768:	4615      	mov	r5, r2
   8376a:	b083      	sub	sp, #12
   8376c:	4680      	mov	r8, r0
   8376e:	f105 060b 	add.w	r6, r5, #11
   83772:	f7ff ffe7 	bl	83744 <__malloc_lock>
   83776:	f854 ec04 	ldr.w	lr, [r4, #-4]
   8377a:	2e16      	cmp	r6, #22
   8377c:	f02e 0703 	bic.w	r7, lr, #3
   83780:	f1a4 0908 	sub.w	r9, r4, #8
   83784:	d83c      	bhi.n	83800 <_realloc_r+0xa4>
   83786:	2210      	movs	r2, #16
   83788:	4616      	mov	r6, r2
   8378a:	42b5      	cmp	r5, r6
   8378c:	d83d      	bhi.n	8380a <_realloc_r+0xae>
   8378e:	4297      	cmp	r7, r2
   83790:	da43      	bge.n	8381a <_realloc_r+0xbe>
   83792:	4bc6      	ldr	r3, [pc, #792]	; (83aac <_realloc_r+0x350>)
   83794:	eb09 0007 	add.w	r0, r9, r7
   83798:	6899      	ldr	r1, [r3, #8]
   8379a:	4288      	cmp	r0, r1
   8379c:	f000 80c3 	beq.w	83926 <_realloc_r+0x1ca>
   837a0:	6843      	ldr	r3, [r0, #4]
   837a2:	f023 0101 	bic.w	r1, r3, #1
   837a6:	4401      	add	r1, r0
   837a8:	6849      	ldr	r1, [r1, #4]
   837aa:	07c9      	lsls	r1, r1, #31
   837ac:	d54d      	bpl.n	8384a <_realloc_r+0xee>
   837ae:	f01e 0f01 	tst.w	lr, #1
   837b2:	f000 809b 	beq.w	838ec <_realloc_r+0x190>
   837b6:	4629      	mov	r1, r5
   837b8:	4640      	mov	r0, r8
   837ba:	f7ff fc61 	bl	83080 <_malloc_r>
   837be:	4605      	mov	r5, r0
   837c0:	2800      	cmp	r0, #0
   837c2:	d03b      	beq.n	8383c <_realloc_r+0xe0>
   837c4:	f854 3c04 	ldr.w	r3, [r4, #-4]
   837c8:	f1a0 0208 	sub.w	r2, r0, #8
   837cc:	f023 0301 	bic.w	r3, r3, #1
   837d0:	444b      	add	r3, r9
   837d2:	429a      	cmp	r2, r3
   837d4:	f000 812b 	beq.w	83a2e <_realloc_r+0x2d2>
   837d8:	1f3a      	subs	r2, r7, #4
   837da:	2a24      	cmp	r2, #36	; 0x24
   837dc:	f200 8118 	bhi.w	83a10 <_realloc_r+0x2b4>
   837e0:	2a13      	cmp	r2, #19
   837e2:	f200 80eb 	bhi.w	839bc <_realloc_r+0x260>
   837e6:	4603      	mov	r3, r0
   837e8:	4622      	mov	r2, r4
   837ea:	6811      	ldr	r1, [r2, #0]
   837ec:	6019      	str	r1, [r3, #0]
   837ee:	6851      	ldr	r1, [r2, #4]
   837f0:	6059      	str	r1, [r3, #4]
   837f2:	6892      	ldr	r2, [r2, #8]
   837f4:	609a      	str	r2, [r3, #8]
   837f6:	4621      	mov	r1, r4
   837f8:	4640      	mov	r0, r8
   837fa:	f7ff f923 	bl	82a44 <_free_r>
   837fe:	e01d      	b.n	8383c <_realloc_r+0xe0>
   83800:	f026 0607 	bic.w	r6, r6, #7
   83804:	2e00      	cmp	r6, #0
   83806:	4632      	mov	r2, r6
   83808:	dabf      	bge.n	8378a <_realloc_r+0x2e>
   8380a:	2500      	movs	r5, #0
   8380c:	230c      	movs	r3, #12
   8380e:	4628      	mov	r0, r5
   83810:	f8c8 3000 	str.w	r3, [r8]
   83814:	b003      	add	sp, #12
   83816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8381a:	4625      	mov	r5, r4
   8381c:	1bbb      	subs	r3, r7, r6
   8381e:	2b0f      	cmp	r3, #15
   83820:	f8d9 2004 	ldr.w	r2, [r9, #4]
   83824:	d81d      	bhi.n	83862 <_realloc_r+0x106>
   83826:	f002 0201 	and.w	r2, r2, #1
   8382a:	433a      	orrs	r2, r7
   8382c:	eb09 0107 	add.w	r1, r9, r7
   83830:	f8c9 2004 	str.w	r2, [r9, #4]
   83834:	684b      	ldr	r3, [r1, #4]
   83836:	f043 0301 	orr.w	r3, r3, #1
   8383a:	604b      	str	r3, [r1, #4]
   8383c:	4640      	mov	r0, r8
   8383e:	f7ff ff87 	bl	83750 <__malloc_unlock>
   83842:	4628      	mov	r0, r5
   83844:	b003      	add	sp, #12
   83846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8384a:	f023 0303 	bic.w	r3, r3, #3
   8384e:	18f9      	adds	r1, r7, r3
   83850:	4291      	cmp	r1, r2
   83852:	db1d      	blt.n	83890 <_realloc_r+0x134>
   83854:	68c3      	ldr	r3, [r0, #12]
   83856:	6882      	ldr	r2, [r0, #8]
   83858:	4625      	mov	r5, r4
   8385a:	60d3      	str	r3, [r2, #12]
   8385c:	460f      	mov	r7, r1
   8385e:	609a      	str	r2, [r3, #8]
   83860:	e7dc      	b.n	8381c <_realloc_r+0xc0>
   83862:	f002 0201 	and.w	r2, r2, #1
   83866:	eb09 0106 	add.w	r1, r9, r6
   8386a:	f043 0301 	orr.w	r3, r3, #1
   8386e:	4332      	orrs	r2, r6
   83870:	f8c9 2004 	str.w	r2, [r9, #4]
   83874:	444f      	add	r7, r9
   83876:	604b      	str	r3, [r1, #4]
   83878:	687b      	ldr	r3, [r7, #4]
   8387a:	3108      	adds	r1, #8
   8387c:	f043 0301 	orr.w	r3, r3, #1
   83880:	607b      	str	r3, [r7, #4]
   83882:	4640      	mov	r0, r8
   83884:	f7ff f8de 	bl	82a44 <_free_r>
   83888:	e7d8      	b.n	8383c <_realloc_r+0xe0>
   8388a:	4611      	mov	r1, r2
   8388c:	f7ff bbf8 	b.w	83080 <_malloc_r>
   83890:	f01e 0f01 	tst.w	lr, #1
   83894:	d18f      	bne.n	837b6 <_realloc_r+0x5a>
   83896:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8389a:	eba9 0a01 	sub.w	sl, r9, r1
   8389e:	f8da 1004 	ldr.w	r1, [sl, #4]
   838a2:	f021 0103 	bic.w	r1, r1, #3
   838a6:	440b      	add	r3, r1
   838a8:	443b      	add	r3, r7
   838aa:	4293      	cmp	r3, r2
   838ac:	db26      	blt.n	838fc <_realloc_r+0x1a0>
   838ae:	4655      	mov	r5, sl
   838b0:	68c1      	ldr	r1, [r0, #12]
   838b2:	6880      	ldr	r0, [r0, #8]
   838b4:	1f3a      	subs	r2, r7, #4
   838b6:	60c1      	str	r1, [r0, #12]
   838b8:	6088      	str	r0, [r1, #8]
   838ba:	f855 0f08 	ldr.w	r0, [r5, #8]!
   838be:	f8da 100c 	ldr.w	r1, [sl, #12]
   838c2:	2a24      	cmp	r2, #36	; 0x24
   838c4:	60c1      	str	r1, [r0, #12]
   838c6:	6088      	str	r0, [r1, #8]
   838c8:	d826      	bhi.n	83918 <_realloc_r+0x1bc>
   838ca:	2a13      	cmp	r2, #19
   838cc:	f240 8081 	bls.w	839d2 <_realloc_r+0x276>
   838d0:	6821      	ldr	r1, [r4, #0]
   838d2:	2a1b      	cmp	r2, #27
   838d4:	f8ca 1008 	str.w	r1, [sl, #8]
   838d8:	6861      	ldr	r1, [r4, #4]
   838da:	f8ca 100c 	str.w	r1, [sl, #12]
   838de:	f200 80ad 	bhi.w	83a3c <_realloc_r+0x2e0>
   838e2:	f104 0008 	add.w	r0, r4, #8
   838e6:	f10a 0210 	add.w	r2, sl, #16
   838ea:	e074      	b.n	839d6 <_realloc_r+0x27a>
   838ec:	f854 3c08 	ldr.w	r3, [r4, #-8]
   838f0:	eba9 0a03 	sub.w	sl, r9, r3
   838f4:	f8da 1004 	ldr.w	r1, [sl, #4]
   838f8:	f021 0103 	bic.w	r1, r1, #3
   838fc:	187b      	adds	r3, r7, r1
   838fe:	4293      	cmp	r3, r2
   83900:	f6ff af59 	blt.w	837b6 <_realloc_r+0x5a>
   83904:	4655      	mov	r5, sl
   83906:	f8da 100c 	ldr.w	r1, [sl, #12]
   8390a:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8390e:	1f3a      	subs	r2, r7, #4
   83910:	2a24      	cmp	r2, #36	; 0x24
   83912:	60c1      	str	r1, [r0, #12]
   83914:	6088      	str	r0, [r1, #8]
   83916:	d9d8      	bls.n	838ca <_realloc_r+0x16e>
   83918:	4621      	mov	r1, r4
   8391a:	4628      	mov	r0, r5
   8391c:	461f      	mov	r7, r3
   8391e:	46d1      	mov	r9, sl
   83920:	f7ff feac 	bl	8367c <memmove>
   83924:	e77a      	b.n	8381c <_realloc_r+0xc0>
   83926:	6841      	ldr	r1, [r0, #4]
   83928:	f106 0010 	add.w	r0, r6, #16
   8392c:	f021 0b03 	bic.w	fp, r1, #3
   83930:	44bb      	add	fp, r7
   83932:	4583      	cmp	fp, r0
   83934:	da58      	bge.n	839e8 <_realloc_r+0x28c>
   83936:	f01e 0f01 	tst.w	lr, #1
   8393a:	f47f af3c 	bne.w	837b6 <_realloc_r+0x5a>
   8393e:	f854 1c08 	ldr.w	r1, [r4, #-8]
   83942:	eba9 0a01 	sub.w	sl, r9, r1
   83946:	f8da 1004 	ldr.w	r1, [sl, #4]
   8394a:	f021 0103 	bic.w	r1, r1, #3
   8394e:	448b      	add	fp, r1
   83950:	4558      	cmp	r0, fp
   83952:	dcd3      	bgt.n	838fc <_realloc_r+0x1a0>
   83954:	4655      	mov	r5, sl
   83956:	f8da 100c 	ldr.w	r1, [sl, #12]
   8395a:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8395e:	1f3a      	subs	r2, r7, #4
   83960:	2a24      	cmp	r2, #36	; 0x24
   83962:	60c1      	str	r1, [r0, #12]
   83964:	6088      	str	r0, [r1, #8]
   83966:	f200 808d 	bhi.w	83a84 <_realloc_r+0x328>
   8396a:	2a13      	cmp	r2, #19
   8396c:	f240 8087 	bls.w	83a7e <_realloc_r+0x322>
   83970:	6821      	ldr	r1, [r4, #0]
   83972:	2a1b      	cmp	r2, #27
   83974:	f8ca 1008 	str.w	r1, [sl, #8]
   83978:	6861      	ldr	r1, [r4, #4]
   8397a:	f8ca 100c 	str.w	r1, [sl, #12]
   8397e:	f200 8088 	bhi.w	83a92 <_realloc_r+0x336>
   83982:	f104 0108 	add.w	r1, r4, #8
   83986:	f10a 0210 	add.w	r2, sl, #16
   8398a:	6808      	ldr	r0, [r1, #0]
   8398c:	6010      	str	r0, [r2, #0]
   8398e:	6848      	ldr	r0, [r1, #4]
   83990:	6050      	str	r0, [r2, #4]
   83992:	6889      	ldr	r1, [r1, #8]
   83994:	6091      	str	r1, [r2, #8]
   83996:	ebab 0206 	sub.w	r2, fp, r6
   8399a:	eb0a 0106 	add.w	r1, sl, r6
   8399e:	f042 0201 	orr.w	r2, r2, #1
   839a2:	6099      	str	r1, [r3, #8]
   839a4:	604a      	str	r2, [r1, #4]
   839a6:	f8da 3004 	ldr.w	r3, [sl, #4]
   839aa:	4640      	mov	r0, r8
   839ac:	f003 0301 	and.w	r3, r3, #1
   839b0:	431e      	orrs	r6, r3
   839b2:	f8ca 6004 	str.w	r6, [sl, #4]
   839b6:	f7ff fecb 	bl	83750 <__malloc_unlock>
   839ba:	e742      	b.n	83842 <_realloc_r+0xe6>
   839bc:	6823      	ldr	r3, [r4, #0]
   839be:	2a1b      	cmp	r2, #27
   839c0:	6003      	str	r3, [r0, #0]
   839c2:	6863      	ldr	r3, [r4, #4]
   839c4:	6043      	str	r3, [r0, #4]
   839c6:	d827      	bhi.n	83a18 <_realloc_r+0x2bc>
   839c8:	f100 0308 	add.w	r3, r0, #8
   839cc:	f104 0208 	add.w	r2, r4, #8
   839d0:	e70b      	b.n	837ea <_realloc_r+0x8e>
   839d2:	4620      	mov	r0, r4
   839d4:	462a      	mov	r2, r5
   839d6:	6801      	ldr	r1, [r0, #0]
   839d8:	461f      	mov	r7, r3
   839da:	6011      	str	r1, [r2, #0]
   839dc:	6841      	ldr	r1, [r0, #4]
   839de:	46d1      	mov	r9, sl
   839e0:	6051      	str	r1, [r2, #4]
   839e2:	6883      	ldr	r3, [r0, #8]
   839e4:	6093      	str	r3, [r2, #8]
   839e6:	e719      	b.n	8381c <_realloc_r+0xc0>
   839e8:	ebab 0b06 	sub.w	fp, fp, r6
   839ec:	eb09 0106 	add.w	r1, r9, r6
   839f0:	f04b 0201 	orr.w	r2, fp, #1
   839f4:	6099      	str	r1, [r3, #8]
   839f6:	604a      	str	r2, [r1, #4]
   839f8:	f854 3c04 	ldr.w	r3, [r4, #-4]
   839fc:	4640      	mov	r0, r8
   839fe:	f003 0301 	and.w	r3, r3, #1
   83a02:	431e      	orrs	r6, r3
   83a04:	f844 6c04 	str.w	r6, [r4, #-4]
   83a08:	f7ff fea2 	bl	83750 <__malloc_unlock>
   83a0c:	4625      	mov	r5, r4
   83a0e:	e718      	b.n	83842 <_realloc_r+0xe6>
   83a10:	4621      	mov	r1, r4
   83a12:	f7ff fe33 	bl	8367c <memmove>
   83a16:	e6ee      	b.n	837f6 <_realloc_r+0x9a>
   83a18:	68a3      	ldr	r3, [r4, #8]
   83a1a:	2a24      	cmp	r2, #36	; 0x24
   83a1c:	6083      	str	r3, [r0, #8]
   83a1e:	68e3      	ldr	r3, [r4, #12]
   83a20:	60c3      	str	r3, [r0, #12]
   83a22:	d018      	beq.n	83a56 <_realloc_r+0x2fa>
   83a24:	f100 0310 	add.w	r3, r0, #16
   83a28:	f104 0210 	add.w	r2, r4, #16
   83a2c:	e6dd      	b.n	837ea <_realloc_r+0x8e>
   83a2e:	f850 3c04 	ldr.w	r3, [r0, #-4]
   83a32:	4625      	mov	r5, r4
   83a34:	f023 0303 	bic.w	r3, r3, #3
   83a38:	441f      	add	r7, r3
   83a3a:	e6ef      	b.n	8381c <_realloc_r+0xc0>
   83a3c:	68a1      	ldr	r1, [r4, #8]
   83a3e:	2a24      	cmp	r2, #36	; 0x24
   83a40:	f8ca 1010 	str.w	r1, [sl, #16]
   83a44:	68e1      	ldr	r1, [r4, #12]
   83a46:	f8ca 1014 	str.w	r1, [sl, #20]
   83a4a:	d00d      	beq.n	83a68 <_realloc_r+0x30c>
   83a4c:	f104 0010 	add.w	r0, r4, #16
   83a50:	f10a 0218 	add.w	r2, sl, #24
   83a54:	e7bf      	b.n	839d6 <_realloc_r+0x27a>
   83a56:	6922      	ldr	r2, [r4, #16]
   83a58:	f100 0318 	add.w	r3, r0, #24
   83a5c:	6102      	str	r2, [r0, #16]
   83a5e:	6961      	ldr	r1, [r4, #20]
   83a60:	f104 0218 	add.w	r2, r4, #24
   83a64:	6141      	str	r1, [r0, #20]
   83a66:	e6c0      	b.n	837ea <_realloc_r+0x8e>
   83a68:	6922      	ldr	r2, [r4, #16]
   83a6a:	f104 0018 	add.w	r0, r4, #24
   83a6e:	f8ca 2018 	str.w	r2, [sl, #24]
   83a72:	6961      	ldr	r1, [r4, #20]
   83a74:	f10a 0220 	add.w	r2, sl, #32
   83a78:	f8ca 101c 	str.w	r1, [sl, #28]
   83a7c:	e7ab      	b.n	839d6 <_realloc_r+0x27a>
   83a7e:	4621      	mov	r1, r4
   83a80:	462a      	mov	r2, r5
   83a82:	e782      	b.n	8398a <_realloc_r+0x22e>
   83a84:	4621      	mov	r1, r4
   83a86:	4628      	mov	r0, r5
   83a88:	9301      	str	r3, [sp, #4]
   83a8a:	f7ff fdf7 	bl	8367c <memmove>
   83a8e:	9b01      	ldr	r3, [sp, #4]
   83a90:	e781      	b.n	83996 <_realloc_r+0x23a>
   83a92:	68a1      	ldr	r1, [r4, #8]
   83a94:	2a24      	cmp	r2, #36	; 0x24
   83a96:	f8ca 1010 	str.w	r1, [sl, #16]
   83a9a:	68e1      	ldr	r1, [r4, #12]
   83a9c:	f8ca 1014 	str.w	r1, [sl, #20]
   83aa0:	d006      	beq.n	83ab0 <_realloc_r+0x354>
   83aa2:	f104 0110 	add.w	r1, r4, #16
   83aa6:	f10a 0218 	add.w	r2, sl, #24
   83aaa:	e76e      	b.n	8398a <_realloc_r+0x22e>
   83aac:	200706e0 	.word	0x200706e0
   83ab0:	6922      	ldr	r2, [r4, #16]
   83ab2:	f104 0118 	add.w	r1, r4, #24
   83ab6:	f8ca 2018 	str.w	r2, [sl, #24]
   83aba:	6960      	ldr	r0, [r4, #20]
   83abc:	f10a 0220 	add.w	r2, sl, #32
   83ac0:	f8ca 001c 	str.w	r0, [sl, #28]
   83ac4:	e761      	b.n	8398a <_realloc_r+0x22e>
   83ac6:	bf00      	nop

00083ac8 <_sbrk_r>:
   83ac8:	b538      	push	{r3, r4, r5, lr}
   83aca:	2300      	movs	r3, #0
   83acc:	4c06      	ldr	r4, [pc, #24]	; (83ae8 <_sbrk_r+0x20>)
   83ace:	4605      	mov	r5, r0
   83ad0:	4608      	mov	r0, r1
   83ad2:	6023      	str	r3, [r4, #0]
   83ad4:	f7fd fb10 	bl	810f8 <_sbrk>
   83ad8:	1c43      	adds	r3, r0, #1
   83ada:	d000      	beq.n	83ade <_sbrk_r+0x16>
   83adc:	bd38      	pop	{r3, r4, r5, pc}
   83ade:	6823      	ldr	r3, [r4, #0]
   83ae0:	2b00      	cmp	r3, #0
   83ae2:	d0fb      	beq.n	83adc <_sbrk_r+0x14>
   83ae4:	602b      	str	r3, [r5, #0]
   83ae6:	bd38      	pop	{r3, r4, r5, pc}
   83ae8:	20070d3c 	.word	0x20070d3c

00083aec <__sread>:
   83aec:	b510      	push	{r4, lr}
   83aee:	460c      	mov	r4, r1
   83af0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83af4:	f000 f9f4 	bl	83ee0 <_read_r>
   83af8:	2800      	cmp	r0, #0
   83afa:	db03      	blt.n	83b04 <__sread+0x18>
   83afc:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83afe:	4403      	add	r3, r0
   83b00:	6523      	str	r3, [r4, #80]	; 0x50
   83b02:	bd10      	pop	{r4, pc}
   83b04:	89a3      	ldrh	r3, [r4, #12]
   83b06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   83b0a:	81a3      	strh	r3, [r4, #12]
   83b0c:	bd10      	pop	{r4, pc}
   83b0e:	bf00      	nop

00083b10 <__swrite>:
   83b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83b14:	460c      	mov	r4, r1
   83b16:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   83b1a:	461f      	mov	r7, r3
   83b1c:	05cb      	lsls	r3, r1, #23
   83b1e:	4616      	mov	r6, r2
   83b20:	4605      	mov	r5, r0
   83b22:	d507      	bpl.n	83b34 <__swrite+0x24>
   83b24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83b28:	2302      	movs	r3, #2
   83b2a:	2200      	movs	r2, #0
   83b2c:	f000 f9c2 	bl	83eb4 <_lseek_r>
   83b30:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   83b34:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   83b38:	81a1      	strh	r1, [r4, #12]
   83b3a:	463b      	mov	r3, r7
   83b3c:	4632      	mov	r2, r6
   83b3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83b42:	4628      	mov	r0, r5
   83b44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83b48:	f000 b8a2 	b.w	83c90 <_write_r>

00083b4c <__sseek>:
   83b4c:	b510      	push	{r4, lr}
   83b4e:	460c      	mov	r4, r1
   83b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83b54:	f000 f9ae 	bl	83eb4 <_lseek_r>
   83b58:	89a3      	ldrh	r3, [r4, #12]
   83b5a:	1c42      	adds	r2, r0, #1
   83b5c:	bf0e      	itee	eq
   83b5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   83b62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83b66:	6520      	strne	r0, [r4, #80]	; 0x50
   83b68:	81a3      	strh	r3, [r4, #12]
   83b6a:	bd10      	pop	{r4, pc}

00083b6c <__sclose>:
   83b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83b70:	f000 b906 	b.w	83d80 <_close_r>

00083b74 <__swbuf_r>:
   83b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83b76:	460d      	mov	r5, r1
   83b78:	4614      	mov	r4, r2
   83b7a:	4606      	mov	r6, r0
   83b7c:	b110      	cbz	r0, 83b84 <__swbuf_r+0x10>
   83b7e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83b80:	2b00      	cmp	r3, #0
   83b82:	d04b      	beq.n	83c1c <__swbuf_r+0xa8>
   83b84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   83b88:	69a3      	ldr	r3, [r4, #24]
   83b8a:	b291      	uxth	r1, r2
   83b8c:	0708      	lsls	r0, r1, #28
   83b8e:	60a3      	str	r3, [r4, #8]
   83b90:	d539      	bpl.n	83c06 <__swbuf_r+0x92>
   83b92:	6923      	ldr	r3, [r4, #16]
   83b94:	2b00      	cmp	r3, #0
   83b96:	d036      	beq.n	83c06 <__swbuf_r+0x92>
   83b98:	b2ed      	uxtb	r5, r5
   83b9a:	0489      	lsls	r1, r1, #18
   83b9c:	462f      	mov	r7, r5
   83b9e:	d515      	bpl.n	83bcc <__swbuf_r+0x58>
   83ba0:	6822      	ldr	r2, [r4, #0]
   83ba2:	6961      	ldr	r1, [r4, #20]
   83ba4:	1ad3      	subs	r3, r2, r3
   83ba6:	428b      	cmp	r3, r1
   83ba8:	da1c      	bge.n	83be4 <__swbuf_r+0x70>
   83baa:	3301      	adds	r3, #1
   83bac:	68a1      	ldr	r1, [r4, #8]
   83bae:	1c50      	adds	r0, r2, #1
   83bb0:	3901      	subs	r1, #1
   83bb2:	60a1      	str	r1, [r4, #8]
   83bb4:	6020      	str	r0, [r4, #0]
   83bb6:	7015      	strb	r5, [r2, #0]
   83bb8:	6962      	ldr	r2, [r4, #20]
   83bba:	429a      	cmp	r2, r3
   83bbc:	d01a      	beq.n	83bf4 <__swbuf_r+0x80>
   83bbe:	89a3      	ldrh	r3, [r4, #12]
   83bc0:	07db      	lsls	r3, r3, #31
   83bc2:	d501      	bpl.n	83bc8 <__swbuf_r+0x54>
   83bc4:	2d0a      	cmp	r5, #10
   83bc6:	d015      	beq.n	83bf4 <__swbuf_r+0x80>
   83bc8:	4638      	mov	r0, r7
   83bca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83bcc:	6e61      	ldr	r1, [r4, #100]	; 0x64
   83bce:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   83bd2:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   83bd6:	81a2      	strh	r2, [r4, #12]
   83bd8:	6822      	ldr	r2, [r4, #0]
   83bda:	6661      	str	r1, [r4, #100]	; 0x64
   83bdc:	6961      	ldr	r1, [r4, #20]
   83bde:	1ad3      	subs	r3, r2, r3
   83be0:	428b      	cmp	r3, r1
   83be2:	dbe2      	blt.n	83baa <__swbuf_r+0x36>
   83be4:	4621      	mov	r1, r4
   83be6:	4630      	mov	r0, r6
   83be8:	f7fe fdae 	bl	82748 <_fflush_r>
   83bec:	b940      	cbnz	r0, 83c00 <__swbuf_r+0x8c>
   83bee:	2301      	movs	r3, #1
   83bf0:	6822      	ldr	r2, [r4, #0]
   83bf2:	e7db      	b.n	83bac <__swbuf_r+0x38>
   83bf4:	4621      	mov	r1, r4
   83bf6:	4630      	mov	r0, r6
   83bf8:	f7fe fda6 	bl	82748 <_fflush_r>
   83bfc:	2800      	cmp	r0, #0
   83bfe:	d0e3      	beq.n	83bc8 <__swbuf_r+0x54>
   83c00:	f04f 37ff 	mov.w	r7, #4294967295
   83c04:	e7e0      	b.n	83bc8 <__swbuf_r+0x54>
   83c06:	4621      	mov	r1, r4
   83c08:	4630      	mov	r0, r6
   83c0a:	f7fe fc8d 	bl	82528 <__swsetup_r>
   83c0e:	2800      	cmp	r0, #0
   83c10:	d1f6      	bne.n	83c00 <__swbuf_r+0x8c>
   83c12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   83c16:	6923      	ldr	r3, [r4, #16]
   83c18:	b291      	uxth	r1, r2
   83c1a:	e7bd      	b.n	83b98 <__swbuf_r+0x24>
   83c1c:	f7fe fdec 	bl	827f8 <__sinit>
   83c20:	e7b0      	b.n	83b84 <__swbuf_r+0x10>
   83c22:	bf00      	nop

00083c24 <_wcrtomb_r>:
   83c24:	b5f0      	push	{r4, r5, r6, r7, lr}
   83c26:	4606      	mov	r6, r0
   83c28:	b085      	sub	sp, #20
   83c2a:	461f      	mov	r7, r3
   83c2c:	b189      	cbz	r1, 83c52 <_wcrtomb_r+0x2e>
   83c2e:	4c10      	ldr	r4, [pc, #64]	; (83c70 <_wcrtomb_r+0x4c>)
   83c30:	4d10      	ldr	r5, [pc, #64]	; (83c74 <_wcrtomb_r+0x50>)
   83c32:	6824      	ldr	r4, [r4, #0]
   83c34:	6b64      	ldr	r4, [r4, #52]	; 0x34
   83c36:	2c00      	cmp	r4, #0
   83c38:	bf08      	it	eq
   83c3a:	462c      	moveq	r4, r5
   83c3c:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   83c40:	47a0      	blx	r4
   83c42:	1c43      	adds	r3, r0, #1
   83c44:	d103      	bne.n	83c4e <_wcrtomb_r+0x2a>
   83c46:	2200      	movs	r2, #0
   83c48:	238a      	movs	r3, #138	; 0x8a
   83c4a:	603a      	str	r2, [r7, #0]
   83c4c:	6033      	str	r3, [r6, #0]
   83c4e:	b005      	add	sp, #20
   83c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83c52:	460c      	mov	r4, r1
   83c54:	4a06      	ldr	r2, [pc, #24]	; (83c70 <_wcrtomb_r+0x4c>)
   83c56:	4d07      	ldr	r5, [pc, #28]	; (83c74 <_wcrtomb_r+0x50>)
   83c58:	6811      	ldr	r1, [r2, #0]
   83c5a:	4622      	mov	r2, r4
   83c5c:	6b4c      	ldr	r4, [r1, #52]	; 0x34
   83c5e:	a901      	add	r1, sp, #4
   83c60:	2c00      	cmp	r4, #0
   83c62:	bf08      	it	eq
   83c64:	462c      	moveq	r4, r5
   83c66:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   83c6a:	47a0      	blx	r4
   83c6c:	e7e9      	b.n	83c42 <_wcrtomb_r+0x1e>
   83c6e:	bf00      	nop
   83c70:	20070140 	.word	0x20070140
   83c74:	20070574 	.word	0x20070574

00083c78 <__ascii_wctomb>:
   83c78:	b119      	cbz	r1, 83c82 <__ascii_wctomb+0xa>
   83c7a:	2aff      	cmp	r2, #255	; 0xff
   83c7c:	d803      	bhi.n	83c86 <__ascii_wctomb+0xe>
   83c7e:	700a      	strb	r2, [r1, #0]
   83c80:	2101      	movs	r1, #1
   83c82:	4608      	mov	r0, r1
   83c84:	4770      	bx	lr
   83c86:	238a      	movs	r3, #138	; 0x8a
   83c88:	f04f 31ff 	mov.w	r1, #4294967295
   83c8c:	6003      	str	r3, [r0, #0]
   83c8e:	e7f8      	b.n	83c82 <__ascii_wctomb+0xa>

00083c90 <_write_r>:
   83c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83c92:	460e      	mov	r6, r1
   83c94:	2500      	movs	r5, #0
   83c96:	4c08      	ldr	r4, [pc, #32]	; (83cb8 <_write_r+0x28>)
   83c98:	4611      	mov	r1, r2
   83c9a:	4607      	mov	r7, r0
   83c9c:	461a      	mov	r2, r3
   83c9e:	4630      	mov	r0, r6
   83ca0:	6025      	str	r5, [r4, #0]
   83ca2:	f7fc fe31 	bl	80908 <_write>
   83ca6:	1c43      	adds	r3, r0, #1
   83ca8:	d000      	beq.n	83cac <_write_r+0x1c>
   83caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83cac:	6823      	ldr	r3, [r4, #0]
   83cae:	2b00      	cmp	r3, #0
   83cb0:	d0fb      	beq.n	83caa <_write_r+0x1a>
   83cb2:	603b      	str	r3, [r7, #0]
   83cb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83cb6:	bf00      	nop
   83cb8:	20070d3c 	.word	0x20070d3c

00083cbc <__register_exitproc>:
   83cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83cc0:	4d2c      	ldr	r5, [pc, #176]	; (83d74 <__register_exitproc+0xb8>)
   83cc2:	4606      	mov	r6, r0
   83cc4:	6828      	ldr	r0, [r5, #0]
   83cc6:	4698      	mov	r8, r3
   83cc8:	460f      	mov	r7, r1
   83cca:	4691      	mov	r9, r2
   83ccc:	f7ff f954 	bl	82f78 <__retarget_lock_acquire_recursive>
   83cd0:	4b29      	ldr	r3, [pc, #164]	; (83d78 <__register_exitproc+0xbc>)
   83cd2:	681c      	ldr	r4, [r3, #0]
   83cd4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   83cd8:	2b00      	cmp	r3, #0
   83cda:	d03e      	beq.n	83d5a <__register_exitproc+0x9e>
   83cdc:	685a      	ldr	r2, [r3, #4]
   83cde:	2a1f      	cmp	r2, #31
   83ce0:	dc1c      	bgt.n	83d1c <__register_exitproc+0x60>
   83ce2:	f102 0e01 	add.w	lr, r2, #1
   83ce6:	b176      	cbz	r6, 83d06 <__register_exitproc+0x4a>
   83ce8:	2101      	movs	r1, #1
   83cea:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   83cee:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   83cf2:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   83cf6:	4091      	lsls	r1, r2
   83cf8:	4308      	orrs	r0, r1
   83cfa:	2e02      	cmp	r6, #2
   83cfc:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   83d00:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   83d04:	d023      	beq.n	83d4e <__register_exitproc+0x92>
   83d06:	3202      	adds	r2, #2
   83d08:	f8c3 e004 	str.w	lr, [r3, #4]
   83d0c:	6828      	ldr	r0, [r5, #0]
   83d0e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   83d12:	f7ff f933 	bl	82f7c <__retarget_lock_release_recursive>
   83d16:	2000      	movs	r0, #0
   83d18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83d1c:	4b17      	ldr	r3, [pc, #92]	; (83d7c <__register_exitproc+0xc0>)
   83d1e:	b30b      	cbz	r3, 83d64 <__register_exitproc+0xa8>
   83d20:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83d24:	f7ff f9a4 	bl	83070 <malloc>
   83d28:	4603      	mov	r3, r0
   83d2a:	b1d8      	cbz	r0, 83d64 <__register_exitproc+0xa8>
   83d2c:	2000      	movs	r0, #0
   83d2e:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   83d32:	f04f 0e01 	mov.w	lr, #1
   83d36:	6058      	str	r0, [r3, #4]
   83d38:	6019      	str	r1, [r3, #0]
   83d3a:	4602      	mov	r2, r0
   83d3c:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   83d40:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   83d44:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   83d48:	2e00      	cmp	r6, #0
   83d4a:	d0dc      	beq.n	83d06 <__register_exitproc+0x4a>
   83d4c:	e7cc      	b.n	83ce8 <__register_exitproc+0x2c>
   83d4e:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   83d52:	4301      	orrs	r1, r0
   83d54:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   83d58:	e7d5      	b.n	83d06 <__register_exitproc+0x4a>
   83d5a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   83d5e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   83d62:	e7bb      	b.n	83cdc <__register_exitproc+0x20>
   83d64:	6828      	ldr	r0, [r5, #0]
   83d66:	f7ff f909 	bl	82f7c <__retarget_lock_release_recursive>
   83d6a:	f04f 30ff 	mov.w	r0, #4294967295
   83d6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83d72:	bf00      	nop
   83d74:	20070570 	.word	0x20070570
   83d78:	000842c8 	.word	0x000842c8
   83d7c:	00083071 	.word	0x00083071

00083d80 <_close_r>:
   83d80:	b538      	push	{r3, r4, r5, lr}
   83d82:	2300      	movs	r3, #0
   83d84:	4c06      	ldr	r4, [pc, #24]	; (83da0 <_close_r+0x20>)
   83d86:	4605      	mov	r5, r0
   83d88:	4608      	mov	r0, r1
   83d8a:	6023      	str	r3, [r4, #0]
   83d8c:	f7fd f9d0 	bl	81130 <_close>
   83d90:	1c43      	adds	r3, r0, #1
   83d92:	d000      	beq.n	83d96 <_close_r+0x16>
   83d94:	bd38      	pop	{r3, r4, r5, pc}
   83d96:	6823      	ldr	r3, [r4, #0]
   83d98:	2b00      	cmp	r3, #0
   83d9a:	d0fb      	beq.n	83d94 <_close_r+0x14>
   83d9c:	602b      	str	r3, [r5, #0]
   83d9e:	bd38      	pop	{r3, r4, r5, pc}
   83da0:	20070d3c 	.word	0x20070d3c

00083da4 <_fclose_r>:
   83da4:	b570      	push	{r4, r5, r6, lr}
   83da6:	b159      	cbz	r1, 83dc0 <_fclose_r+0x1c>
   83da8:	4605      	mov	r5, r0
   83daa:	460c      	mov	r4, r1
   83dac:	b110      	cbz	r0, 83db4 <_fclose_r+0x10>
   83dae:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83db0:	2b00      	cmp	r3, #0
   83db2:	d03c      	beq.n	83e2e <_fclose_r+0x8a>
   83db4:	6e63      	ldr	r3, [r4, #100]	; 0x64
   83db6:	07d8      	lsls	r0, r3, #31
   83db8:	d505      	bpl.n	83dc6 <_fclose_r+0x22>
   83dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83dbe:	b92b      	cbnz	r3, 83dcc <_fclose_r+0x28>
   83dc0:	2600      	movs	r6, #0
   83dc2:	4630      	mov	r0, r6
   83dc4:	bd70      	pop	{r4, r5, r6, pc}
   83dc6:	89a3      	ldrh	r3, [r4, #12]
   83dc8:	0599      	lsls	r1, r3, #22
   83dca:	d53c      	bpl.n	83e46 <_fclose_r+0xa2>
   83dcc:	4621      	mov	r1, r4
   83dce:	4628      	mov	r0, r5
   83dd0:	f7fe fc1e 	bl	82610 <__sflush_r>
   83dd4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   83dd6:	4606      	mov	r6, r0
   83dd8:	b133      	cbz	r3, 83de8 <_fclose_r+0x44>
   83dda:	69e1      	ldr	r1, [r4, #28]
   83ddc:	4628      	mov	r0, r5
   83dde:	4798      	blx	r3
   83de0:	2800      	cmp	r0, #0
   83de2:	bfb8      	it	lt
   83de4:	f04f 36ff 	movlt.w	r6, #4294967295
   83de8:	89a3      	ldrh	r3, [r4, #12]
   83dea:	061a      	lsls	r2, r3, #24
   83dec:	d422      	bmi.n	83e34 <_fclose_r+0x90>
   83dee:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83df0:	b141      	cbz	r1, 83e04 <_fclose_r+0x60>
   83df2:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83df6:	4299      	cmp	r1, r3
   83df8:	d002      	beq.n	83e00 <_fclose_r+0x5c>
   83dfa:	4628      	mov	r0, r5
   83dfc:	f7fe fe22 	bl	82a44 <_free_r>
   83e00:	2300      	movs	r3, #0
   83e02:	6323      	str	r3, [r4, #48]	; 0x30
   83e04:	6c61      	ldr	r1, [r4, #68]	; 0x44
   83e06:	b121      	cbz	r1, 83e12 <_fclose_r+0x6e>
   83e08:	4628      	mov	r0, r5
   83e0a:	f7fe fe1b 	bl	82a44 <_free_r>
   83e0e:	2300      	movs	r3, #0
   83e10:	6463      	str	r3, [r4, #68]	; 0x44
   83e12:	f7fe fd21 	bl	82858 <__sfp_lock_acquire>
   83e16:	2200      	movs	r2, #0
   83e18:	6e63      	ldr	r3, [r4, #100]	; 0x64
   83e1a:	81a2      	strh	r2, [r4, #12]
   83e1c:	07db      	lsls	r3, r3, #31
   83e1e:	d50e      	bpl.n	83e3e <_fclose_r+0x9a>
   83e20:	6da0      	ldr	r0, [r4, #88]	; 0x58
   83e22:	f7ff f8a7 	bl	82f74 <__retarget_lock_close_recursive>
   83e26:	f7fe fd1d 	bl	82864 <__sfp_lock_release>
   83e2a:	4630      	mov	r0, r6
   83e2c:	bd70      	pop	{r4, r5, r6, pc}
   83e2e:	f7fe fce3 	bl	827f8 <__sinit>
   83e32:	e7bf      	b.n	83db4 <_fclose_r+0x10>
   83e34:	6921      	ldr	r1, [r4, #16]
   83e36:	4628      	mov	r0, r5
   83e38:	f7fe fe04 	bl	82a44 <_free_r>
   83e3c:	e7d7      	b.n	83dee <_fclose_r+0x4a>
   83e3e:	6da0      	ldr	r0, [r4, #88]	; 0x58
   83e40:	f7ff f89c 	bl	82f7c <__retarget_lock_release_recursive>
   83e44:	e7ec      	b.n	83e20 <_fclose_r+0x7c>
   83e46:	6da0      	ldr	r0, [r4, #88]	; 0x58
   83e48:	f7ff f896 	bl	82f78 <__retarget_lock_acquire_recursive>
   83e4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83e50:	2b00      	cmp	r3, #0
   83e52:	d1bb      	bne.n	83dcc <_fclose_r+0x28>
   83e54:	6e66      	ldr	r6, [r4, #100]	; 0x64
   83e56:	f016 0601 	ands.w	r6, r6, #1
   83e5a:	d1b1      	bne.n	83dc0 <_fclose_r+0x1c>
   83e5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   83e5e:	f7ff f88d 	bl	82f7c <__retarget_lock_release_recursive>
   83e62:	4630      	mov	r0, r6
   83e64:	bd70      	pop	{r4, r5, r6, pc}
   83e66:	bf00      	nop

00083e68 <_fstat_r>:
   83e68:	b570      	push	{r4, r5, r6, lr}
   83e6a:	460d      	mov	r5, r1
   83e6c:	2300      	movs	r3, #0
   83e6e:	4c07      	ldr	r4, [pc, #28]	; (83e8c <_fstat_r+0x24>)
   83e70:	4606      	mov	r6, r0
   83e72:	4611      	mov	r1, r2
   83e74:	4628      	mov	r0, r5
   83e76:	6023      	str	r3, [r4, #0]
   83e78:	f7fd f95d 	bl	81136 <_fstat>
   83e7c:	1c43      	adds	r3, r0, #1
   83e7e:	d000      	beq.n	83e82 <_fstat_r+0x1a>
   83e80:	bd70      	pop	{r4, r5, r6, pc}
   83e82:	6823      	ldr	r3, [r4, #0]
   83e84:	2b00      	cmp	r3, #0
   83e86:	d0fb      	beq.n	83e80 <_fstat_r+0x18>
   83e88:	6033      	str	r3, [r6, #0]
   83e8a:	bd70      	pop	{r4, r5, r6, pc}
   83e8c:	20070d3c 	.word	0x20070d3c

00083e90 <_isatty_r>:
   83e90:	b538      	push	{r3, r4, r5, lr}
   83e92:	2300      	movs	r3, #0
   83e94:	4c06      	ldr	r4, [pc, #24]	; (83eb0 <_isatty_r+0x20>)
   83e96:	4605      	mov	r5, r0
   83e98:	4608      	mov	r0, r1
   83e9a:	6023      	str	r3, [r4, #0]
   83e9c:	f7fd f950 	bl	81140 <_isatty>
   83ea0:	1c43      	adds	r3, r0, #1
   83ea2:	d000      	beq.n	83ea6 <_isatty_r+0x16>
   83ea4:	bd38      	pop	{r3, r4, r5, pc}
   83ea6:	6823      	ldr	r3, [r4, #0]
   83ea8:	2b00      	cmp	r3, #0
   83eaa:	d0fb      	beq.n	83ea4 <_isatty_r+0x14>
   83eac:	602b      	str	r3, [r5, #0]
   83eae:	bd38      	pop	{r3, r4, r5, pc}
   83eb0:	20070d3c 	.word	0x20070d3c

00083eb4 <_lseek_r>:
   83eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83eb6:	460e      	mov	r6, r1
   83eb8:	2500      	movs	r5, #0
   83eba:	4c08      	ldr	r4, [pc, #32]	; (83edc <_lseek_r+0x28>)
   83ebc:	4611      	mov	r1, r2
   83ebe:	4607      	mov	r7, r0
   83ec0:	461a      	mov	r2, r3
   83ec2:	4630      	mov	r0, r6
   83ec4:	6025      	str	r5, [r4, #0]
   83ec6:	f7fd f93d 	bl	81144 <_lseek>
   83eca:	1c43      	adds	r3, r0, #1
   83ecc:	d000      	beq.n	83ed0 <_lseek_r+0x1c>
   83ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83ed0:	6823      	ldr	r3, [r4, #0]
   83ed2:	2b00      	cmp	r3, #0
   83ed4:	d0fb      	beq.n	83ece <_lseek_r+0x1a>
   83ed6:	603b      	str	r3, [r7, #0]
   83ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83eda:	bf00      	nop
   83edc:	20070d3c 	.word	0x20070d3c

00083ee0 <_read_r>:
   83ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83ee2:	460e      	mov	r6, r1
   83ee4:	2500      	movs	r5, #0
   83ee6:	4c08      	ldr	r4, [pc, #32]	; (83f08 <_read_r+0x28>)
   83ee8:	4611      	mov	r1, r2
   83eea:	4607      	mov	r7, r0
   83eec:	461a      	mov	r2, r3
   83eee:	4630      	mov	r0, r6
   83ef0:	6025      	str	r5, [r4, #0]
   83ef2:	f7fc f935 	bl	80160 <_read>
   83ef6:	1c43      	adds	r3, r0, #1
   83ef8:	d000      	beq.n	83efc <_read_r+0x1c>
   83efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83efc:	6823      	ldr	r3, [r4, #0]
   83efe:	2b00      	cmp	r3, #0
   83f00:	d0fb      	beq.n	83efa <_read_r+0x1a>
   83f02:	603b      	str	r3, [r7, #0]
   83f04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83f06:	bf00      	nop
   83f08:	20070d3c 	.word	0x20070d3c

00083f0c <__aeabi_uldivmod>:
   83f0c:	b953      	cbnz	r3, 83f24 <__aeabi_uldivmod+0x18>
   83f0e:	b94a      	cbnz	r2, 83f24 <__aeabi_uldivmod+0x18>
   83f10:	2900      	cmp	r1, #0
   83f12:	bf08      	it	eq
   83f14:	2800      	cmpeq	r0, #0
   83f16:	bf1c      	itt	ne
   83f18:	f04f 31ff 	movne.w	r1, #4294967295
   83f1c:	f04f 30ff 	movne.w	r0, #4294967295
   83f20:	f000 b97a 	b.w	84218 <__aeabi_idiv0>
   83f24:	f1ad 0c08 	sub.w	ip, sp, #8
   83f28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   83f2c:	f000 f806 	bl	83f3c <__udivmoddi4>
   83f30:	f8dd e004 	ldr.w	lr, [sp, #4]
   83f34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   83f38:	b004      	add	sp, #16
   83f3a:	4770      	bx	lr

00083f3c <__udivmoddi4>:
   83f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83f40:	468c      	mov	ip, r1
   83f42:	460e      	mov	r6, r1
   83f44:	4604      	mov	r4, r0
   83f46:	9d08      	ldr	r5, [sp, #32]
   83f48:	2b00      	cmp	r3, #0
   83f4a:	d150      	bne.n	83fee <__udivmoddi4+0xb2>
   83f4c:	428a      	cmp	r2, r1
   83f4e:	4617      	mov	r7, r2
   83f50:	d96c      	bls.n	8402c <__udivmoddi4+0xf0>
   83f52:	fab2 fe82 	clz	lr, r2
   83f56:	f1be 0f00 	cmp.w	lr, #0
   83f5a:	d00b      	beq.n	83f74 <__udivmoddi4+0x38>
   83f5c:	f1ce 0c20 	rsb	ip, lr, #32
   83f60:	fa01 f60e 	lsl.w	r6, r1, lr
   83f64:	fa20 fc0c 	lsr.w	ip, r0, ip
   83f68:	fa02 f70e 	lsl.w	r7, r2, lr
   83f6c:	ea4c 0c06 	orr.w	ip, ip, r6
   83f70:	fa00 f40e 	lsl.w	r4, r0, lr
   83f74:	0c3a      	lsrs	r2, r7, #16
   83f76:	fbbc f9f2 	udiv	r9, ip, r2
   83f7a:	b2bb      	uxth	r3, r7
   83f7c:	fb02 cc19 	mls	ip, r2, r9, ip
   83f80:	fb09 fa03 	mul.w	sl, r9, r3
   83f84:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83f88:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   83f8c:	45b2      	cmp	sl, r6
   83f8e:	d90a      	bls.n	83fa6 <__udivmoddi4+0x6a>
   83f90:	19f6      	adds	r6, r6, r7
   83f92:	f109 31ff 	add.w	r1, r9, #4294967295
   83f96:	f080 8125 	bcs.w	841e4 <__udivmoddi4+0x2a8>
   83f9a:	45b2      	cmp	sl, r6
   83f9c:	f240 8122 	bls.w	841e4 <__udivmoddi4+0x2a8>
   83fa0:	f1a9 0902 	sub.w	r9, r9, #2
   83fa4:	443e      	add	r6, r7
   83fa6:	eba6 060a 	sub.w	r6, r6, sl
   83faa:	fbb6 f0f2 	udiv	r0, r6, r2
   83fae:	fb02 6610 	mls	r6, r2, r0, r6
   83fb2:	fb00 f303 	mul.w	r3, r0, r3
   83fb6:	b2a4      	uxth	r4, r4
   83fb8:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   83fbc:	42a3      	cmp	r3, r4
   83fbe:	d909      	bls.n	83fd4 <__udivmoddi4+0x98>
   83fc0:	19e4      	adds	r4, r4, r7
   83fc2:	f100 32ff 	add.w	r2, r0, #4294967295
   83fc6:	f080 810b 	bcs.w	841e0 <__udivmoddi4+0x2a4>
   83fca:	42a3      	cmp	r3, r4
   83fcc:	f240 8108 	bls.w	841e0 <__udivmoddi4+0x2a4>
   83fd0:	3802      	subs	r0, #2
   83fd2:	443c      	add	r4, r7
   83fd4:	2100      	movs	r1, #0
   83fd6:	1ae4      	subs	r4, r4, r3
   83fd8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   83fdc:	2d00      	cmp	r5, #0
   83fde:	d062      	beq.n	840a6 <__udivmoddi4+0x16a>
   83fe0:	2300      	movs	r3, #0
   83fe2:	fa24 f40e 	lsr.w	r4, r4, lr
   83fe6:	602c      	str	r4, [r5, #0]
   83fe8:	606b      	str	r3, [r5, #4]
   83fea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83fee:	428b      	cmp	r3, r1
   83ff0:	d907      	bls.n	84002 <__udivmoddi4+0xc6>
   83ff2:	2d00      	cmp	r5, #0
   83ff4:	d055      	beq.n	840a2 <__udivmoddi4+0x166>
   83ff6:	2100      	movs	r1, #0
   83ff8:	e885 0041 	stmia.w	r5, {r0, r6}
   83ffc:	4608      	mov	r0, r1
   83ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84002:	fab3 f183 	clz	r1, r3
   84006:	2900      	cmp	r1, #0
   84008:	f040 808f 	bne.w	8412a <__udivmoddi4+0x1ee>
   8400c:	42b3      	cmp	r3, r6
   8400e:	d302      	bcc.n	84016 <__udivmoddi4+0xda>
   84010:	4282      	cmp	r2, r0
   84012:	f200 80fc 	bhi.w	8420e <__udivmoddi4+0x2d2>
   84016:	1a84      	subs	r4, r0, r2
   84018:	eb66 0603 	sbc.w	r6, r6, r3
   8401c:	2001      	movs	r0, #1
   8401e:	46b4      	mov	ip, r6
   84020:	2d00      	cmp	r5, #0
   84022:	d040      	beq.n	840a6 <__udivmoddi4+0x16a>
   84024:	e885 1010 	stmia.w	r5, {r4, ip}
   84028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8402c:	b912      	cbnz	r2, 84034 <__udivmoddi4+0xf8>
   8402e:	2701      	movs	r7, #1
   84030:	fbb7 f7f2 	udiv	r7, r7, r2
   84034:	fab7 fe87 	clz	lr, r7
   84038:	f1be 0f00 	cmp.w	lr, #0
   8403c:	d135      	bne.n	840aa <__udivmoddi4+0x16e>
   8403e:	2101      	movs	r1, #1
   84040:	1bf6      	subs	r6, r6, r7
   84042:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   84046:	fa1f f887 	uxth.w	r8, r7
   8404a:	fbb6 f2fc 	udiv	r2, r6, ip
   8404e:	fb0c 6612 	mls	r6, ip, r2, r6
   84052:	fb08 f002 	mul.w	r0, r8, r2
   84056:	0c23      	lsrs	r3, r4, #16
   84058:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   8405c:	42b0      	cmp	r0, r6
   8405e:	d907      	bls.n	84070 <__udivmoddi4+0x134>
   84060:	19f6      	adds	r6, r6, r7
   84062:	f102 33ff 	add.w	r3, r2, #4294967295
   84066:	d202      	bcs.n	8406e <__udivmoddi4+0x132>
   84068:	42b0      	cmp	r0, r6
   8406a:	f200 80d2 	bhi.w	84212 <__udivmoddi4+0x2d6>
   8406e:	461a      	mov	r2, r3
   84070:	1a36      	subs	r6, r6, r0
   84072:	fbb6 f0fc 	udiv	r0, r6, ip
   84076:	fb0c 6610 	mls	r6, ip, r0, r6
   8407a:	fb08 f800 	mul.w	r8, r8, r0
   8407e:	b2a3      	uxth	r3, r4
   84080:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   84084:	45a0      	cmp	r8, r4
   84086:	d907      	bls.n	84098 <__udivmoddi4+0x15c>
   84088:	19e4      	adds	r4, r4, r7
   8408a:	f100 33ff 	add.w	r3, r0, #4294967295
   8408e:	d202      	bcs.n	84096 <__udivmoddi4+0x15a>
   84090:	45a0      	cmp	r8, r4
   84092:	f200 80b9 	bhi.w	84208 <__udivmoddi4+0x2cc>
   84096:	4618      	mov	r0, r3
   84098:	eba4 0408 	sub.w	r4, r4, r8
   8409c:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   840a0:	e79c      	b.n	83fdc <__udivmoddi4+0xa0>
   840a2:	4629      	mov	r1, r5
   840a4:	4628      	mov	r0, r5
   840a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   840aa:	fa07 f70e 	lsl.w	r7, r7, lr
   840ae:	f1ce 0320 	rsb	r3, lr, #32
   840b2:	fa26 f203 	lsr.w	r2, r6, r3
   840b6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   840ba:	fbb2 f1fc 	udiv	r1, r2, ip
   840be:	fa1f f887 	uxth.w	r8, r7
   840c2:	fb0c 2211 	mls	r2, ip, r1, r2
   840c6:	fa06 f60e 	lsl.w	r6, r6, lr
   840ca:	fa20 f303 	lsr.w	r3, r0, r3
   840ce:	fb01 f908 	mul.w	r9, r1, r8
   840d2:	4333      	orrs	r3, r6
   840d4:	0c1e      	lsrs	r6, r3, #16
   840d6:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   840da:	45b1      	cmp	r9, r6
   840dc:	fa00 f40e 	lsl.w	r4, r0, lr
   840e0:	d909      	bls.n	840f6 <__udivmoddi4+0x1ba>
   840e2:	19f6      	adds	r6, r6, r7
   840e4:	f101 32ff 	add.w	r2, r1, #4294967295
   840e8:	f080 808c 	bcs.w	84204 <__udivmoddi4+0x2c8>
   840ec:	45b1      	cmp	r9, r6
   840ee:	f240 8089 	bls.w	84204 <__udivmoddi4+0x2c8>
   840f2:	3902      	subs	r1, #2
   840f4:	443e      	add	r6, r7
   840f6:	eba6 0609 	sub.w	r6, r6, r9
   840fa:	fbb6 f0fc 	udiv	r0, r6, ip
   840fe:	fb0c 6210 	mls	r2, ip, r0, r6
   84102:	fb00 f908 	mul.w	r9, r0, r8
   84106:	b29e      	uxth	r6, r3
   84108:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   8410c:	45b1      	cmp	r9, r6
   8410e:	d907      	bls.n	84120 <__udivmoddi4+0x1e4>
   84110:	19f6      	adds	r6, r6, r7
   84112:	f100 33ff 	add.w	r3, r0, #4294967295
   84116:	d271      	bcs.n	841fc <__udivmoddi4+0x2c0>
   84118:	45b1      	cmp	r9, r6
   8411a:	d96f      	bls.n	841fc <__udivmoddi4+0x2c0>
   8411c:	3802      	subs	r0, #2
   8411e:	443e      	add	r6, r7
   84120:	eba6 0609 	sub.w	r6, r6, r9
   84124:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   84128:	e78f      	b.n	8404a <__udivmoddi4+0x10e>
   8412a:	f1c1 0720 	rsb	r7, r1, #32
   8412e:	fa22 f807 	lsr.w	r8, r2, r7
   84132:	408b      	lsls	r3, r1
   84134:	ea48 0303 	orr.w	r3, r8, r3
   84138:	fa26 f407 	lsr.w	r4, r6, r7
   8413c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   84140:	fbb4 f9fe 	udiv	r9, r4, lr
   84144:	fa1f fc83 	uxth.w	ip, r3
   84148:	fb0e 4419 	mls	r4, lr, r9, r4
   8414c:	408e      	lsls	r6, r1
   8414e:	fa20 f807 	lsr.w	r8, r0, r7
   84152:	fb09 fa0c 	mul.w	sl, r9, ip
   84156:	ea48 0806 	orr.w	r8, r8, r6
   8415a:	ea4f 4618 	mov.w	r6, r8, lsr #16
   8415e:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   84162:	45a2      	cmp	sl, r4
   84164:	fa02 f201 	lsl.w	r2, r2, r1
   84168:	fa00 f601 	lsl.w	r6, r0, r1
   8416c:	d908      	bls.n	84180 <__udivmoddi4+0x244>
   8416e:	18e4      	adds	r4, r4, r3
   84170:	f109 30ff 	add.w	r0, r9, #4294967295
   84174:	d244      	bcs.n	84200 <__udivmoddi4+0x2c4>
   84176:	45a2      	cmp	sl, r4
   84178:	d942      	bls.n	84200 <__udivmoddi4+0x2c4>
   8417a:	f1a9 0902 	sub.w	r9, r9, #2
   8417e:	441c      	add	r4, r3
   84180:	eba4 040a 	sub.w	r4, r4, sl
   84184:	fbb4 f0fe 	udiv	r0, r4, lr
   84188:	fb0e 4410 	mls	r4, lr, r0, r4
   8418c:	fb00 fc0c 	mul.w	ip, r0, ip
   84190:	fa1f f888 	uxth.w	r8, r8
   84194:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   84198:	45a4      	cmp	ip, r4
   8419a:	d907      	bls.n	841ac <__udivmoddi4+0x270>
   8419c:	18e4      	adds	r4, r4, r3
   8419e:	f100 3eff 	add.w	lr, r0, #4294967295
   841a2:	d229      	bcs.n	841f8 <__udivmoddi4+0x2bc>
   841a4:	45a4      	cmp	ip, r4
   841a6:	d927      	bls.n	841f8 <__udivmoddi4+0x2bc>
   841a8:	3802      	subs	r0, #2
   841aa:	441c      	add	r4, r3
   841ac:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   841b0:	fba0 8902 	umull	r8, r9, r0, r2
   841b4:	eba4 0c0c 	sub.w	ip, r4, ip
   841b8:	45cc      	cmp	ip, r9
   841ba:	46c2      	mov	sl, r8
   841bc:	46ce      	mov	lr, r9
   841be:	d315      	bcc.n	841ec <__udivmoddi4+0x2b0>
   841c0:	d012      	beq.n	841e8 <__udivmoddi4+0x2ac>
   841c2:	b155      	cbz	r5, 841da <__udivmoddi4+0x29e>
   841c4:	ebb6 030a 	subs.w	r3, r6, sl
   841c8:	eb6c 060e 	sbc.w	r6, ip, lr
   841cc:	fa06 f707 	lsl.w	r7, r6, r7
   841d0:	40cb      	lsrs	r3, r1
   841d2:	431f      	orrs	r7, r3
   841d4:	40ce      	lsrs	r6, r1
   841d6:	602f      	str	r7, [r5, #0]
   841d8:	606e      	str	r6, [r5, #4]
   841da:	2100      	movs	r1, #0
   841dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   841e0:	4610      	mov	r0, r2
   841e2:	e6f7      	b.n	83fd4 <__udivmoddi4+0x98>
   841e4:	4689      	mov	r9, r1
   841e6:	e6de      	b.n	83fa6 <__udivmoddi4+0x6a>
   841e8:	4546      	cmp	r6, r8
   841ea:	d2ea      	bcs.n	841c2 <__udivmoddi4+0x286>
   841ec:	ebb8 0a02 	subs.w	sl, r8, r2
   841f0:	eb69 0e03 	sbc.w	lr, r9, r3
   841f4:	3801      	subs	r0, #1
   841f6:	e7e4      	b.n	841c2 <__udivmoddi4+0x286>
   841f8:	4670      	mov	r0, lr
   841fa:	e7d7      	b.n	841ac <__udivmoddi4+0x270>
   841fc:	4618      	mov	r0, r3
   841fe:	e78f      	b.n	84120 <__udivmoddi4+0x1e4>
   84200:	4681      	mov	r9, r0
   84202:	e7bd      	b.n	84180 <__udivmoddi4+0x244>
   84204:	4611      	mov	r1, r2
   84206:	e776      	b.n	840f6 <__udivmoddi4+0x1ba>
   84208:	3802      	subs	r0, #2
   8420a:	443c      	add	r4, r7
   8420c:	e744      	b.n	84098 <__udivmoddi4+0x15c>
   8420e:	4608      	mov	r0, r1
   84210:	e706      	b.n	84020 <__udivmoddi4+0xe4>
   84212:	3a02      	subs	r2, #2
   84214:	443e      	add	r6, r7
   84216:	e72b      	b.n	84070 <__udivmoddi4+0x134>

00084218 <__aeabi_idiv0>:
   84218:	4770      	bx	lr
   8421a:	bf00      	nop
   8421c:	00000001 	.word	0x00000001
   84220:	00000002 	.word	0x00000002
   84224:	00000004 	.word	0x00000004
   84228:	00000008 	.word	0x00000008
   8422c:	00000010 	.word	0x00000010
   84230:	00000020 	.word	0x00000020
   84234:	00000040 	.word	0x00000040
   84238:	00000080 	.word	0x00000080
   8423c:	00000100 	.word	0x00000100
   84240:	00000200 	.word	0x00000200
   84244:	00000400 	.word	0x00000400
   84248:	736e6f43 	.word	0x736e6f43
   8424c:	20656c6f 	.word	0x20656c6f
   84250:	64616572 	.word	0x64616572
   84254:	00000a79 	.word	0x00000a79
   84258:	3d3d3d3d 	.word	0x3d3d3d3d
   8425c:	3d3d3d3d 	.word	0x3d3d3d3d
   84260:	3d3d3d3d 	.word	0x3d3d3d3d
   84264:	00000a3d 	.word	0x00000a3d
   84268:	5f334354 	.word	0x5f334354
   8426c:	646e6148 	.word	0x646e6148
   84270:	0072656c 	.word	0x0072656c
   84274:	50202d2d 	.word	0x50202d2d
   84278:	4c204d57 	.word	0x4c204d57
   8427c:	45204445 	.word	0x45204445
   84280:	706d6178 	.word	0x706d6178
   84284:	2d20656c 	.word	0x2d20656c
   84288:	2d0a0d2d 	.word	0x2d0a0d2d
   8428c:	7241202d 	.word	0x7241202d
   84290:	6e697564 	.word	0x6e697564
   84294:	7544206f 	.word	0x7544206f
   84298:	20582f65 	.word	0x20582f65
   8429c:	0a0d2d2d 	.word	0x0a0d2d2d
   842a0:	43202d2d 	.word	0x43202d2d
   842a4:	69706d6f 	.word	0x69706d6f
   842a8:	3a64656c 	.word	0x3a64656c
   842ac:	72704120 	.word	0x72704120
   842b0:	20343220 	.word	0x20343220
   842b4:	38313032 	.word	0x38313032
   842b8:	3a343120 	.word	0x3a343120
   842bc:	343a3034 	.word	0x343a3034
   842c0:	2d2d2035 	.word	0x2d2d2035
   842c4:	0000000d 	.word	0x0000000d

000842c8 <_global_impure_ptr>:
   842c8:	20070148 0000000a 33323130 37363534     H.. ....01234567
   842d8:	42413938 46454443 00000000 33323130     89ABCDEF....0123
   842e8:	37363534 62613938 66656463 00000000     456789abcdef....
   842f8:	6c756e28 0000296c                       (null)..

00084300 <blanks.7217>:
   84300:	20202020 20202020 20202020 20202020                     

00084310 <zeroes.7218>:
   84310:	30303030 30303030 30303030 30303030     0000000000000000
   84320:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00084330 <_ctype_>:
   84330:	20202000 20202020 28282020 20282828     .         ((((( 
   84340:	20202020 20202020 20202020 20202020                     
   84350:	10108820 10101010 10101010 10101010      ...............
   84360:	04040410 04040404 10040404 10101010     ................
   84370:	41411010 41414141 01010101 01010101     ..AAAAAA........
   84380:	01010101 01010101 01010101 10101010     ................
   84390:	42421010 42424242 02020202 02020202     ..BBBBBB........
   843a0:	02020202 02020202 02020202 10101010     ................
   843b0:	00000020 00000000 00000000 00000000      ...............
	...

00084434 <_init>:
   84434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84436:	bf00      	nop
   84438:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8443a:	bc08      	pop	{r3}
   8443c:	469e      	mov	lr, r3
   8443e:	4770      	bx	lr

00084440 <__init_array_start>:
   84440:	000825f1 	.word	0x000825f1

00084444 <__frame_dummy_init_array_entry>:
   84444:	00080119                                ....

00084448 <_fini>:
   84448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8444a:	bf00      	nop
   8444c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8444e:	bc08      	pop	{r3}
   84450:	469e      	mov	lr, r3
   84452:	4770      	bx	lr

00084454 <__fini_array_start>:
   84454:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070134 	.word	0x20070134

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d915      	bls.n	200700d6 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700aa:	4b1b      	ldr	r3, [pc, #108]	; (20070118 <system_init_flash+0x74>)
200700ac:	4298      	cmp	r0, r3
200700ae:	d919      	bls.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700b0:	4b1a      	ldr	r3, [pc, #104]	; (2007011c <system_init_flash+0x78>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d91e      	bls.n	200700f4 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700b6:	4b1a      	ldr	r3, [pc, #104]	; (20070120 <system_init_flash+0x7c>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d923      	bls.n	20070104 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700bc:	4b19      	ldr	r3, [pc, #100]	; (20070124 <system_init_flash+0x80>)
200700be:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700c0:	bf94      	ite	ls
200700c2:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700c6:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700ca:	4a17      	ldr	r2, [pc, #92]	; (20070128 <system_init_flash+0x84>)
200700cc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d2:	6013      	str	r3, [r2, #0]
200700d4:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700d6:	2300      	movs	r3, #0
200700d8:	4a13      	ldr	r2, [pc, #76]	; (20070128 <system_init_flash+0x84>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700e4:	f44f 7380 	mov.w	r3, #256	; 0x100
200700e8:	4a0f      	ldr	r2, [pc, #60]	; (20070128 <system_init_flash+0x84>)
200700ea:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f0:	6013      	str	r3, [r2, #0]
200700f2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700f4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700f8:	4a0b      	ldr	r2, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fa:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070100:	6013      	str	r3, [r2, #0]
20070102:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070104:	f44f 7340 	mov.w	r3, #768	; 0x300
20070108:	4a07      	ldr	r2, [pc, #28]	; (20070128 <system_init_flash+0x84>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	02faf07f 	.word	0x02faf07f
2007011c:	03d08fff 	.word	0x03d08fff
20070120:	04c4b3ff 	.word	0x04c4b3ff
20070124:	055d4a7f 	.word	0x055d4a7f
20070128:	400e0a00 	.word	0x400e0a00

2007012c <xNextTaskUnblockTime>:
2007012c:	ffffffff                                ....

20070130 <g_interrupt_enabled>:
20070130:	00000001                                ....

20070134 <SystemCoreClock>:
20070134:	003d0900                                ..=.

20070138 <fade_in.9045>:
20070138:	00000001                                ....

2007013c <ul_duty.9044>:
2007013c:	00000032                                2...

20070140 <_impure_ptr>:
20070140:	20070148 00000000                       H.. ....

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
	...

20070570 <__atexit_recursive_mutex>:
20070570:	20070d18                                ... 

20070574 <__global_locale>:
20070574:	00000043 00000000 00000000 00000000     C...............
	...
20070594:	00000043 00000000 00000000 00000000     C...............
	...
200705b4:	00000043 00000000 00000000 00000000     C...............
	...
200705d4:	00000043 00000000 00000000 00000000     C...............
	...
200705f4:	00000043 00000000 00000000 00000000     C...............
	...
20070614:	00000043 00000000 00000000 00000000     C...............
	...
20070634:	00000043 00000000 00000000 00000000     C...............
	...
20070654:	00083c79 000835c5 00000000 00084330     y<...5......0C..
20070664:	0008432c 000842e0 000842e0 000842e0     ,C...B...B...B..
20070674:	000842e0 000842e0 000842e0 000842e0     .B...B...B...B..
20070684:	000842e0 000842e0 ffffffff ffffffff     .B...B..........
20070694:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
200706bc:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

200706e0 <__malloc_av_>:
	...
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 
200709d8:	200709d0 200709d0 200709d8 200709d8     ... ... ... ... 
200709e8:	200709e0 200709e0 200709e8 200709e8     ... ... ... ... 
200709f8:	200709f0 200709f0 200709f8 200709f8     ... ... ... ... 
20070a08:	20070a00 20070a00 20070a08 20070a08     ... ... ... ... 
20070a18:	20070a10 20070a10 20070a18 20070a18     ... ... ... ... 
20070a28:	20070a20 20070a20 20070a28 20070a28      ..  .. (.. (.. 
20070a38:	20070a30 20070a30 20070a38 20070a38     0.. 0.. 8.. 8.. 
20070a48:	20070a40 20070a40 20070a48 20070a48     @.. @.. H.. H.. 
20070a58:	20070a50 20070a50 20070a58 20070a58     P.. P.. X.. X.. 
20070a68:	20070a60 20070a60 20070a68 20070a68     `.. `.. h.. h.. 
20070a78:	20070a70 20070a70 20070a78 20070a78     p.. p.. x.. x.. 
20070a88:	20070a80 20070a80 20070a88 20070a88     ... ... ... ... 
20070a98:	20070a90 20070a90 20070a98 20070a98     ... ... ... ... 
20070aa8:	20070aa0 20070aa0 20070aa8 20070aa8     ... ... ... ... 
20070ab8:	20070ab0 20070ab0 20070ab8 20070ab8     ... ... ... ... 
20070ac8:	20070ac0 20070ac0 20070ac8 20070ac8     ... ... ... ... 
20070ad8:	20070ad0 20070ad0 20070ad8 20070ad8     ... ... ... ... 

20070ae8 <__malloc_sbrk_base>:
20070ae8:	ffffffff                                ....

20070aec <__malloc_trim_threshold>:
20070aec:	00020000                                ....
