#!/usr/bin/env python3
import os
import shutil

# ------------------------------------------------------
# 1. í”„ë¡œì íŠ¸ ì„¤ì •
# ------------------------------------------------------
# Verilog ì†ŒìŠ¤ íŒŒì¼ë“¤ì´ ìˆëŠ” í´ë” (ì§€ê¸ˆ êµ¬ì¡° ê¸°ì¤€: ./src)
SRC_DIR = "src"

# Yosys / Graphviz(dot) ì‹¤í–‰ íŒŒì¼ ì´ë¦„
YOSYS_CMD = "yosys"
DOT_CMD   = "dot"

# 2. ìŠ¤ì¼€ë§¤í‹±ì„ ë³´ê³  ì‹¶ì€ ëª¨ë“ˆ ì´ë¦„ë“¤
#    â†’ Verilogì—ì„œ module ì´ë¦„ê³¼ ì •í™•íˆ ì¼ì¹˜í•´ì•¼ í•©ë‹ˆë‹¤.
modules_to_draw = [
    "scanner_top",            # ì „ì²´ ìŠ¤ìºë„ˆ Top
    "scanner_main_controller",# ë©”ì¸ FSM
    "wafer_stage_controller", # ì›¨ì´í¼ ìŠ¤í…Œì´ì§€
    "reticle_stage_controller",# ë ˆí‹°í´ ìŠ¤í…Œì´ì§€
    "wafer_handler",          # ì›¨ì´í¼ í•¸ë“¤ëŸ¬(ë¡œë”)
    "reticle_handler",        # ë ˆí‹°í´ í•¸ë“¤ëŸ¬(ë¡œë”)
    "light_source_ctrl",      # ê´‘ì› ì œì–´
    "env_control_ctrl"        # í™˜ê²½ ì œì–´
]

# 3. Yosysì— ì½ì–´ë“¤ì¼ Verilog íŒŒì¼ ëª©ë¡
verilog_files = [
    os.path.join(SRC_DIR, "scanner_top.v"),
    os.path.join(SRC_DIR, "scanner_main_controller.v"),
    os.path.join(SRC_DIR, "scanner_stage_module.v"),
    os.path.join(SRC_DIR, "scanner_handler_module.v"),
    os.path.join(SRC_DIR, "scanner_source_control.v"),
]

# ------------------------------------------------------
# ìœ í‹¸: ë°”ì´ë„ˆë¦¬ ì¡´ì¬ ì—¬ë¶€ í™•ì¸
# ------------------------------------------------------
def check_binary_exists(cmd_name: str) -> bool:
    """PATH ìƒì— ì‹¤í–‰íŒŒì¼ì´ ìˆëŠ”ì§€ í™•ì¸"""
    return shutil.which(cmd_name) is not None

# ------------------------------------------------------
# ëª¨ë“ˆ ë‹¨ìœ„ë¡œ ìŠ¤ì¼€ë§¤í‹± ê·¸ë¦¬ê¸°
# ------------------------------------------------------
def draw_module(module_name: str):
    print(f"\nğŸ“¸ [{module_name}] ìŠ¤ì¼€ë§¤í‹± ìƒì„± ì¤‘...")

    # Yosys ìŠ¤í¬ë¦½íŠ¸ ë¬¸ìì—´ ìƒì„±
    # - ì—¬ëŸ¬ .v íŒŒì¼ read_verilog
    # - hierarchy -top {module_name} ë¡œ top ì§€ì •
    # - show ëª…ë ¹ìœ¼ë¡œ .dot ìƒì„±
    read_cmds = "\n".join([f"read_verilog {vf}" for vf in verilog_files])

    yosys_script = f"""
{read_cmds}
hierarchy -check -top {module_name}
proc; opt; memory; opt; fsm; opt
show -format dot -prefix {module_name} -colors 2 -width -stretch
"""

    # temp.ys ë¡œ ì €ì¥
    with open("temp.ys", "w") as f:
        f.write(yosys_script)

    # Yosys ì‹¤í–‰ (ì¡°ìš© ëª¨ë“œ: -Q -q)
    yosys_ret = os.system(f"{YOSYS_CMD} -Q -q temp.ys")

    if yosys_ret != 0:
        print(f"   -> âŒ Yosys ì‹¤í–‰ ì‹¤íŒ¨ (ëª¨ë“ˆ ì´ë¦„/ê²½ë¡œë¥¼ í™•ì¸í•˜ì„¸ìš”)")
        return

    dot_file = f"{module_name}.dot"
    png_file = f"{module_name}.png"

    if not os.path.exists(dot_file):
        print(f"   -> âŒ .dot íŒŒì¼({dot_file})ì´ ìƒì„±ë˜ì§€ ì•Šì•˜ìŠµë‹ˆë‹¤. ëª¨ë“ˆ ì´ë¦„ì´ ë§ëŠ”ì§€ í™•ì¸í•˜ì„¸ìš”.")
        return

    # Graphviz dot â†’ png ë³€í™˜
    dot_ret = os.system(f"{DOT_CMD} -Tpng {dot_file} -o {png_file}")
    if dot_ret != 0:
        print(f"   -> âŒ dot ì‹¤í–‰ ì‹¤íŒ¨ (Graphviz ì„¤ì¹˜ ì—¬ë¶€ë¥¼ í™•ì¸í•˜ì„¸ìš”)")
    else:
        print(f"   -> âœ… ìƒì„± ì™„ë£Œ: {png_file}")

    # .dot íŒŒì¼ì€ ì§€ì›Œë„ ë˜ê³ , ë‚¨ê²¨ë‘ì…”ë„ ë©ë‹ˆë‹¤.
    try:
        os.remove(dot_file)
    except OSError:
        pass

# ------------------------------------------------------
# ë©”ì¸ ì‹¤í–‰ë¶€
# ------------------------------------------------------
if __name__ == "__main__":
    print("=== ğŸ›ï¸ ìŠ¤ìºë„ˆ RTL ìŠ¤ì¼€ë§¤í‹± ì¶”ì¶œ ì‹œì‘ ===")

    # 0) Yosys / dot ì—¬ë¶€ ì²´í¬
    if not check_binary_exists(YOSYS_CMD):
        print(f"âŒ '{YOSYS_CMD}' ëª…ë ¹ì„ ì°¾ì„ ìˆ˜ ì—†ìŠµë‹ˆë‹¤. ìš°ë¶„íˆ¬ì—ì„œ ë‹¤ìŒì„ ì‹¤í–‰í•´ ì£¼ì„¸ìš”:")
        print("   sudo apt-get install yosys")
        exit(1)

    if not check_binary_exists(DOT_CMD):
        print(f"âŒ '{DOT_CMD}' ëª…ë ¹ì„ ì°¾ì„ ìˆ˜ ì—†ìŠµë‹ˆë‹¤. ìš°ë¶„íˆ¬ì—ì„œ ë‹¤ìŒì„ ì‹¤í–‰í•´ ì£¼ì„¸ìš”:")
        print("   sudo apt-get install graphviz")
        exit(1)

    # 1) Verilog íŒŒì¼ ì¡´ì¬ ì²´í¬
    missing_files = [vf for vf in verilog_files if not os.path.exists(vf)]
    if missing_files:
        print("âŒ ì•„ë˜ Verilog íŒŒì¼ë“¤ì„ ì°¾ì„ ìˆ˜ ì—†ìŠµë‹ˆë‹¤:")
        for mf in missing_files:
            print(f"   - {mf}")
        print("   â†’ SRC_DIR ê²½ë¡œë‚˜ íŒŒì¼ ì´ë¦„ì„ ë‹¤ì‹œ í™•ì¸í•´ ì£¼ì„¸ìš”.")
        exit(1)

    # 2) ê° ëª¨ë“ˆì— ëŒ€í•´ ìŠ¤ì¼€ë§¤í‹± ìƒì„±
    for mod in modules_to_draw:
        draw_module(mod)

    # 3) ì„ì‹œ Yosys ìŠ¤í¬ë¦½íŠ¸ ì œê±°
    if os.path.exists("temp.ys"):
        os.remove("temp.ys")

    print("\n=== âœ¨ ëª¨ë“  ì‘ì—… ì™„ë£Œ! í˜„ì¬ í´ë”ì— ìƒì„±ëœ *.png íŒŒì¼ë“¤ì„ í™•ì¸í•´ ì£¼ì„¸ìš”. ===")
