LIBRARY ieee;
USE ieee.std_logic_1164.all;

LIBRARY work;

ENTITY FullAdder IS
	PORT (
			X    : IN  STD_LOGIC; 
			Y    : IN  STD_LOGIC;
			Cin  : IN  STD_LOGIC;
			Cout : OUT STD_LOGIC;
			Sum  : OUT STD_LOGIC
		);
END FullAdder;

ARCHITECTURE Equations OF FullAdder IS
	BEGIN
		Sum <= X xor Y xor Cin AFTER 10 ns;
		Cout <= (X and Y) or (X and Cin) or (Y and Cin) AFTER 10 ns;
END Equations;

LIBRARY ieee;
USE ieee.std_logic_1164.all;

LIBRARY work;

ENTITY lab3p2 IS
	PORT (
		A  : IN  STD_LOGIC_VECTOR(3 DOWNTO 0);
		B  : IN  STD_LOGIC_VECTOR(3 DOWNTO 0); 
		Ci : IN  STD_LOGIC;
		S  : OUT STD_LOGIC_VECTOR(3 DOWNTO 0); 
		Co : OUT STD_LOGIC
	);
END lab3p2;

ARCHITECTURE Structure OF lab3p2 IS

	COMPONENT FullAdder
		PORT (
			X    : IN  STD_LOGIC; 
			Y    : IN  STD_LOGIC;
			Cin  : IN  STD_LOGIC;
			Cout : OUT STD_LOGIC;
			Sum  : OUT STD_LOGIC
		);
	END COMPONENT;

	SIGNAL C : STD_LOGIC_VECTOR(3 DOWNTO 1);

	BEGIN
		FA0: FullAdder port map (A(0),B(0),Ci,C(1),S(0));
		FA1: FullAdder port map (A(1),B(1),C(1),C(2),S(1));
		FA2: FullAdder port map (A(2),B(2),C(2),C(3),S(2));
		FA3: FullAdder port map (A(3),B(3),C(3),Co,S(3));

END Structure;