Classic Timing Analyzer report for my_computer
Tue Mar 19 16:00:17 2024
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+---------------+-----------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From          ; To                                                                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------+-----------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 10.176 ns                        ; in[7]         ; reg_group:inst6|r1[7]                                                                                     ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 17.153 ns                        ; ir:inst2|t[1] ; bus[7]                                                                                                    ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 15.574 ns                        ; in[4]         ; bus[4]                                                                                                    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -6.569 ns                        ; in[7]         ; ir:inst2|t[7]                                                                                             ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 45.92 MHz ( period = 21.778 ns ) ; ir:inst2|t[1] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;               ;                                                                                                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------+-----------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                            ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 45.92 MHz ( period = 21.778 ns )                    ; ir:inst2|t[1]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 10.645 ns               ;
; N/A                                     ; 47.57 MHz ( period = 21.022 ns )                    ; ir:inst2|t[1]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 10.263 ns               ;
; N/A                                     ; 47.94 MHz ( period = 20.860 ns )                    ; ir:inst2|t[1]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 10.182 ns               ;
; N/A                                     ; 47.95 MHz ( period = 20.854 ns )                    ; ir:inst2|t[1]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 10.183 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst6|r1[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.084 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst6|r1[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.084 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst6|r1[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.084 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst6|r1[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.084 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst6|r1[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.084 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst6|r1[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.084 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst6|r1[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.084 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst6|r1[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.084 ns               ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst6|r1[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.084 ns               ;
; N/A                                     ; 48.11 MHz ( period = 20.784 ns )                    ; ir:inst2|t[1]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 10.148 ns               ;
; N/A                                     ; 48.12 MHz ( period = 20.780 ns )                    ; ir:inst2|t[1]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 10.142 ns               ;
; N/A                                     ; 48.15 MHz ( period = 20.770 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst6|r0[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.071 ns               ;
; N/A                                     ; 48.15 MHz ( period = 20.770 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst6|r0[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.071 ns               ;
; N/A                                     ; 48.15 MHz ( period = 20.770 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst6|r0[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.071 ns               ;
; N/A                                     ; 48.15 MHz ( period = 20.770 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst6|r0[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.071 ns               ;
; N/A                                     ; 48.15 MHz ( period = 20.770 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst6|r0[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.071 ns               ;
; N/A                                     ; 48.15 MHz ( period = 20.770 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst6|r0[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.071 ns               ;
; N/A                                     ; 48.15 MHz ( period = 20.770 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst6|r0[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.071 ns               ;
; N/A                                     ; 48.15 MHz ( period = 20.770 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst6|r0[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.071 ns               ;
; N/A                                     ; 48.15 MHz ( period = 20.770 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst6|r0[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 10.071 ns               ;
; N/A                                     ; 48.35 MHz ( period = 20.682 ns )                    ; ir:inst2|t[1]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 10.093 ns               ;
; N/A                                     ; 48.64 MHz ( period = 20.560 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst6|r2[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.957 ns                ;
; N/A                                     ; 48.64 MHz ( period = 20.560 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst6|r2[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.957 ns                ;
; N/A                                     ; 48.64 MHz ( period = 20.560 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst6|r2[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.957 ns                ;
; N/A                                     ; 48.64 MHz ( period = 20.560 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst6|r2[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.957 ns                ;
; N/A                                     ; 48.64 MHz ( period = 20.560 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst6|r2[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.957 ns                ;
; N/A                                     ; 48.64 MHz ( period = 20.560 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst6|r2[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.957 ns                ;
; N/A                                     ; 48.64 MHz ( period = 20.560 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst6|r2[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.957 ns                ;
; N/A                                     ; 48.64 MHz ( period = 20.560 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst6|r2[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.957 ns                ;
; N/A                                     ; 48.64 MHz ( period = 20.560 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst6|r2[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.957 ns                ;
; N/A                                     ; 48.67 MHz ( period = 20.548 ns )                    ; ir:inst2|t[0]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 10.030 ns               ;
; N/A                                     ; 48.75 MHz ( period = 20.514 ns )                    ; ir:inst2|t[1]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 10.009 ns               ;
; N/A                                     ; 48.77 MHz ( period = 20.504 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg0      ; reg_group:inst6|r1[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.881 ns                ;
; N/A                                     ; 48.77 MHz ( period = 20.504 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg1      ; reg_group:inst6|r1[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.881 ns                ;
; N/A                                     ; 48.77 MHz ( period = 20.504 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg2      ; reg_group:inst6|r1[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.881 ns                ;
; N/A                                     ; 48.77 MHz ( period = 20.504 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg3      ; reg_group:inst6|r1[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.881 ns                ;
; N/A                                     ; 48.87 MHz ( period = 20.464 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg0      ; reg_group:inst6|r0[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 48.87 MHz ( period = 20.464 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg1      ; reg_group:inst6|r0[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 48.87 MHz ( period = 20.464 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg2      ; reg_group:inst6|r0[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 48.87 MHz ( period = 20.464 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg3      ; reg_group:inst6|r0[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 48.88 MHz ( period = 20.460 ns )                    ; ir:inst2|t[2]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 9.979 ns                ;
; N/A                                     ; 48.97 MHz ( period = 20.422 ns )                    ; ir:inst2|t[1]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg4      ; CLK        ; CLK      ; None                        ; None                      ; 9.967 ns                ;
; N/A                                     ; 49.23 MHz ( period = 20.314 ns )                    ; reg_group:inst6|r0[1]                                                                                           ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 9.904 ns                ;
; N/A                                     ; 49.33 MHz ( period = 20.270 ns )                    ; reg_group:inst6|r2[4]                                                                                           ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 9.883 ns                ;
; N/A                                     ; 49.34 MHz ( period = 20.266 ns )                    ; reg_group:inst6|r2[4]                                                                                           ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.877 ns                ;
; N/A                                     ; 49.37 MHz ( period = 20.254 ns )                    ; ir:inst2|t[1]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 9.883 ns                ;
; N/A                                     ; 49.40 MHz ( period = 20.244 ns )                    ; ir:inst2|t[1]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.874 ns                ;
; N/A                                     ; 49.45 MHz ( period = 20.222 ns )                    ; ir:inst2|t[3]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 9.867 ns                ;
; N/A                                     ; 49.46 MHz ( period = 20.218 ns )                    ; ir:inst2|t[3]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 49.52 MHz ( period = 20.194 ns )                    ; reg_group:inst6|r0[1]                                                                                           ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.840 ns                ;
; N/A                                     ; 49.56 MHz ( period = 20.176 ns )                    ; ir:inst2|t[2]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 9.837 ns                ;
; N/A                                     ; 49.58 MHz ( period = 20.168 ns )                    ; reg_group:inst6|r2[4]                                                                                           ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.828 ns                ;
; N/A                                     ; 49.62 MHz ( period = 20.152 ns )                    ; ir:inst2|t[0]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 9.832 ns                ;
; N/A                                     ; 49.63 MHz ( period = 20.148 ns )                    ; ir:inst2|t[0]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.826 ns                ;
; N/A                                     ; 49.68 MHz ( period = 20.128 ns )                    ; ir:inst2|t[3]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 9.820 ns                ;
; N/A                                     ; 49.75 MHz ( period = 20.102 ns )                    ; reg_group:inst6|r0[2]                                                                                           ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 9.808 ns                ;
; N/A                                     ; 49.76 MHz ( period = 20.098 ns )                    ; ir:inst2|t[2]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 9.798 ns                ;
; N/A                                     ; 49.77 MHz ( period = 20.094 ns )                    ; ir:inst2|t[2]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.792 ns                ;
; N/A                                     ; 49.86 MHz ( period = 20.056 ns )                    ; ir:inst2|t[2]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.773 ns                ;
; N/A                                     ; 49.88 MHz ( period = 20.050 ns )                    ; ir:inst2|t[0]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.777 ns                ;
; N/A                                     ; 49.95 MHz ( period = 20.020 ns )                    ; ir:inst2|t[1]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg2      ; CLK        ; CLK      ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 50.04 MHz ( period = 19.986 ns )                    ; reg_group:inst6|r1[2]                                                                                           ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 9.750 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst6|r3[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst6|r3[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst6|r3[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst6|r3[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst6|r3[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst6|r3[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst6|r3[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst6|r3[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst6|r3[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst6|r0[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst6|r0[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst6|r0[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst6|r0[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst6|r0[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst6|r0[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst6|r0[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst6|r0[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst6|r0[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 50.30 MHz ( period = 19.882 ns )                    ; ir:inst2|t[0]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.693 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.858 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst6|r3[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.608 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.858 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst6|r3[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.608 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.858 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst6|r3[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.608 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.858 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst6|r3[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.608 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.858 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst6|r3[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.608 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.858 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst6|r3[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.608 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.858 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst6|r3[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.608 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.858 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst6|r3[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.608 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.858 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst6|r3[5]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.608 ns                ;
; N/A                                     ; 50.39 MHz ( period = 19.844 ns )                    ; ir:inst2|t[3]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 50.44 MHz ( period = 19.826 ns )                    ; ir:inst2|t[1]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg5      ; CLK        ; CLK      ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 50.46 MHz ( period = 19.818 ns )                    ; reg_group:inst6|r0[1]                                                                                           ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 9.656 ns                ;
; N/A                                     ; 50.47 MHz ( period = 19.814 ns )                    ; reg_group:inst6|r0[5]                                                                                           ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 9.654 ns                ;
; N/A                                     ; 50.48 MHz ( period = 19.810 ns )                    ; reg_group:inst6|r0[5]                                                                                           ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.648 ns                ;
; N/A                                     ; 50.53 MHz ( period = 19.792 ns )                    ; ir:inst2|t[0]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.648 ns                ;
; N/A                                     ; 50.53 MHz ( period = 19.790 ns )                    ; ir:inst2|t[0]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg4      ; CLK        ; CLK      ; None                        ; None                      ; 9.651 ns                ;
; N/A                                     ; 50.54 MHz ( period = 19.786 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg0      ; reg_group:inst6|r3[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.534 ns                ;
; N/A                                     ; 50.54 MHz ( period = 19.786 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg1      ; reg_group:inst6|r3[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.534 ns                ;
; N/A                                     ; 50.54 MHz ( period = 19.786 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg2      ; reg_group:inst6|r3[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.534 ns                ;
; N/A                                     ; 50.54 MHz ( period = 19.786 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg3      ; reg_group:inst6|r3[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.534 ns                ;
; N/A                                     ; 50.54 MHz ( period = 19.786 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg0      ; reg_group:inst6|r0[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.534 ns                ;
; N/A                                     ; 50.54 MHz ( period = 19.786 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg1      ; reg_group:inst6|r0[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.534 ns                ;
; N/A                                     ; 50.54 MHz ( period = 19.786 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg2      ; reg_group:inst6|r0[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.534 ns                ;
; N/A                                     ; 50.54 MHz ( period = 19.786 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg3      ; reg_group:inst6|r0[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.534 ns                ;
; N/A                                     ; 50.64 MHz ( period = 19.746 ns )                    ; reg_group:inst6|r1[1]                                                                                           ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 9.620 ns                ;
; N/A                                     ; 50.66 MHz ( period = 19.740 ns )                    ; reg_group:inst6|r2[4]                                                                                           ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 9.618 ns                ;
; N/A                                     ; 50.68 MHz ( period = 19.730 ns )                    ; reg_group:inst6|r2[4]                                                                                           ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.609 ns                ;
; N/A                                     ; 50.70 MHz ( period = 19.724 ns )                    ; ir:inst2|t[3]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.614 ns                ;
; N/A                                     ; 50.78 MHz ( period = 19.692 ns )                    ; ir:inst2|t[3]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 50.80 MHz ( period = 19.686 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg0      ; reg_group:inst6|r2[1]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.473 ns                ;
; N/A                                     ; 50.80 MHz ( period = 19.686 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg1      ; reg_group:inst6|r2[1]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.473 ns                ;
; N/A                                     ; 50.80 MHz ( period = 19.686 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg2      ; reg_group:inst6|r2[1]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.473 ns                ;
; N/A                                     ; 50.80 MHz ( period = 19.686 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg3      ; reg_group:inst6|r2[1]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.473 ns                ;
; N/A                                     ; 50.81 MHz ( period = 19.682 ns )                    ; ir:inst2|t[3]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.593 ns                ;
; N/A                                     ; 50.94 MHz ( period = 19.630 ns )                    ; ir:inst2|t[0]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.567 ns                ;
; N/A                                     ; 50.95 MHz ( period = 19.626 ns )                    ; reg_group:inst6|r1[1]                                                                                           ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.556 ns                ;
; N/A                                     ; 50.96 MHz ( period = 19.622 ns )                    ; ir:inst2|t[0]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 9.567 ns                ;
; N/A                                     ; 50.97 MHz ( period = 19.620 ns )                    ; ir:inst2|t[0]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 9.566 ns                ;
; N/A                                     ; 50.99 MHz ( period = 19.612 ns )                    ; ir:inst2|t[0]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.558 ns                ;
; N/A                                     ; 51.10 MHz ( period = 19.568 ns )                    ; ir:inst2|t[2]                                                                                                   ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 9.533 ns                ;
; N/A                                     ; 51.13 MHz ( period = 19.558 ns )                    ; reg_group:inst6|r0[1]                                                                                           ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.522 ns                ;
; N/A                                     ; 51.13 MHz ( period = 19.558 ns )                    ; ir:inst2|t[2]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.524 ns                ;
; N/A                                     ; 51.16 MHz ( period = 19.546 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst6|r1[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.459 ns                ;
; N/A                                     ; 51.16 MHz ( period = 19.546 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst6|r1[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.459 ns                ;
; N/A                                     ; 51.16 MHz ( period = 19.546 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst6|r1[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.459 ns                ;
; N/A                                     ; 51.16 MHz ( period = 19.546 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst6|r1[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.459 ns                ;
; N/A                                     ; 51.16 MHz ( period = 19.546 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst6|r1[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.459 ns                ;
; N/A                                     ; 51.16 MHz ( period = 19.546 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst6|r1[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.459 ns                ;
; N/A                                     ; 51.16 MHz ( period = 19.546 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst6|r1[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.459 ns                ;
; N/A                                     ; 51.16 MHz ( period = 19.546 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst6|r1[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.459 ns                ;
; N/A                                     ; 51.16 MHz ( period = 19.546 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst6|r1[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.459 ns                ;
; N/A                                     ; 51.22 MHz ( period = 19.522 ns )                    ; ir:inst2|t[2]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.506 ns                ;
; N/A                                     ; 51.30 MHz ( period = 19.494 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg0      ; reg_group:inst6|r3[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 51.30 MHz ( period = 19.494 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg1      ; reg_group:inst6|r3[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 51.30 MHz ( period = 19.494 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg2      ; reg_group:inst6|r3[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 51.30 MHz ( period = 19.494 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg3      ; reg_group:inst6|r3[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 51.38 MHz ( period = 19.464 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg0      ; reg_group:inst6|r2[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.370 ns                ;
; N/A                                     ; 51.38 MHz ( period = 19.464 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg1      ; reg_group:inst6|r2[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.370 ns                ;
; N/A                                     ; 51.38 MHz ( period = 19.464 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg2      ; reg_group:inst6|r2[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.370 ns                ;
; N/A                                     ; 51.38 MHz ( period = 19.464 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg3      ; reg_group:inst6|r2[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.370 ns                ;
; N/A                                     ; 51.43 MHz ( period = 19.444 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg0      ; reg_group:inst6|r1[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 51.43 MHz ( period = 19.444 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg1      ; reg_group:inst6|r1[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 51.43 MHz ( period = 19.444 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg2      ; reg_group:inst6|r1[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 51.43 MHz ( period = 19.444 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg3      ; reg_group:inst6|r1[3]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst6|r3[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.401 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst6|r3[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.401 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst6|r3[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.401 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst6|r3[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.401 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst6|r3[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.401 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst6|r3[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.401 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst6|r3[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.401 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst6|r3[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.401 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst6|r3[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.401 ns                ;
; N/A                                     ; 51.49 MHz ( period = 19.420 ns )                    ; ir:inst2|t[2]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.455 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst6|r2[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst6|r2[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst6|r2[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst6|r2[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst6|r2[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst6|r2[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst6|r2[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst6|r2[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst6|r2[2]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 51.58 MHz ( period = 19.386 ns )                    ; reg_group:inst6|r2[3]                                                                                           ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 9.447 ns                ;
; N/A                                     ; 51.60 MHz ( period = 19.380 ns )                    ; ir:inst2|t[3]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.442 ns                ;
; N/A                                     ; 51.64 MHz ( period = 19.364 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg0      ; reg_group:inst6|r3[1]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.314 ns                ;
; N/A                                     ; 51.64 MHz ( period = 19.364 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg1      ; reg_group:inst6|r3[1]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.314 ns                ;
; N/A                                     ; 51.64 MHz ( period = 19.364 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg2      ; reg_group:inst6|r3[1]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.314 ns                ;
; N/A                                     ; 51.64 MHz ( period = 19.364 ns )                    ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~portb_address_reg3      ; reg_group:inst6|r3[1]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.314 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; ir:inst2|t[2]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.422 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; reg_group:inst6|r0[1]                                                                                           ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg2      ; CLK        ; CLK      ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 51.69 MHz ( period = 19.346 ns )                    ; reg_group:inst6|r0[2]                                                                                           ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.426 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.338 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst6|r1[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.338 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst6|r1[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.338 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst6|r1[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.338 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst6|r1[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.338 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst6|r1[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.338 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst6|r1[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.338 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst6|r1[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.338 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst6|r1[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.338 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst6|r1[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 51.72 MHz ( period = 19.334 ns )                    ; ir:inst2|t[1]                                                                                                   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 9.419 ns                ;
; N/A                                     ; 51.72 MHz ( period = 19.334 ns )                    ; reg_group:inst6|r2[0]                                                                                           ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 9.417 ns                ;
; N/A                                     ; 51.76 MHz ( period = 19.320 ns )                    ; reg_group:inst6|r0[1]                                                                                           ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 9.407 ns                ;
; N/A                                     ; 51.77 MHz ( period = 19.316 ns )                    ; reg_group:inst6|r0[1]                                                                                           ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.401 ns                ;
; N/A                                     ; 51.78 MHz ( period = 19.312 ns )                    ; reg_group:inst6|r2[4]                                                                                           ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg5      ; CLK        ; CLK      ; None                        ; None                      ; 9.404 ns                ;
; N/A                                     ; 51.82 MHz ( period = 19.298 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst6|r0[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.325 ns                ;
; N/A                                     ; 51.82 MHz ( period = 19.298 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst6|r0[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.325 ns                ;
; N/A                                     ; 51.82 MHz ( period = 19.298 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst6|r0[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.325 ns                ;
; N/A                                     ; 51.82 MHz ( period = 19.298 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst6|r0[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.325 ns                ;
; N/A                                     ; 51.82 MHz ( period = 19.298 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst6|r0[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.325 ns                ;
; N/A                                     ; 51.82 MHz ( period = 19.298 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst6|r0[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.325 ns                ;
; N/A                                     ; 51.82 MHz ( period = 19.298 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst6|r0[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.325 ns                ;
; N/A                                     ; 51.82 MHz ( period = 19.298 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst6|r0[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.325 ns                ;
; N/A                                     ; 51.82 MHz ( period = 19.298 ns )                    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst6|r0[7]                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 9.325 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                 ;                                                                                                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                   ;
+-------+--------------+------------+-------+----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                                                                                             ; To Clock ;
+-------+--------------+------------+-------+----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 10.176 ns  ; in[7] ; reg_group:inst6|r1[7]                                                                                          ; CLK      ;
; N/A   ; None         ; 10.174 ns  ; in[5] ; reg_group:inst6|r1[5]                                                                                          ; CLK      ;
; N/A   ; None         ; 10.161 ns  ; in[5] ; reg_group:inst6|r0[5]                                                                                          ; CLK      ;
; N/A   ; None         ; 10.157 ns  ; in[3] ; reg_group:inst6|r3[3]                                                                                          ; CLK      ;
; N/A   ; None         ; 10.157 ns  ; in[3] ; reg_group:inst6|r0[3]                                                                                          ; CLK      ;
; N/A   ; None         ; 10.156 ns  ; in[7] ; reg_group:inst6|r0[7]                                                                                          ; CLK      ;
; N/A   ; None         ; 10.056 ns  ; in[5] ; reg_group:inst6|r2[5]                                                                                          ; CLK      ;
; N/A   ; None         ; 10.022 ns  ; in[2] ; reg_group:inst6|r3[2]                                                                                          ; CLK      ;
; N/A   ; None         ; 10.007 ns  ; in[2] ; reg_group:inst6|r2[2]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.986 ns   ; in[3] ; reg_group:inst6|r1[3]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.953 ns   ; in[6] ; reg_group:inst6|r3[6]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.951 ns   ; in[6] ; reg_group:inst6|r1[6]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.827 ns   ; in[1] ; reg_group:inst6|r2[1]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.811 ns   ; in[4] ; reg_group:inst6|r3[4]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.811 ns   ; in[4] ; reg_group:inst6|r0[4]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.799 ns   ; in[4] ; reg_group:inst6|r1[4]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.729 ns   ; in[3] ; reg_group:inst6|r2[3]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.705 ns   ; in[5] ; reg_group:inst6|r3[5]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.666 ns   ; in[1] ; reg_group:inst6|r3[1]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.483 ns   ; in[6] ; reg_group:inst6|r0[6]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.392 ns   ; in[3] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3      ; CLK      ;
; N/A   ; None         ; 9.387 ns   ; in[7] ; reg_group:inst6|r3[7]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.304 ns   ; in[0] ; reg_group:inst6|r2[0]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.292 ns   ; in[2] ; reg_group:inst6|r1[2]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.292 ns   ; in[2] ; reg_group:inst6|r0[2]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.115 ns   ; in[1] ; reg_group:inst6|r1[1]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.098 ns   ; in[1] ; reg_group:inst6|r0[1]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.086 ns   ; in[0] ; reg_group:inst6|r3[0]                                                                                          ; CLK      ;
; N/A   ; None         ; 9.014 ns   ; in[3] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK      ;
; N/A   ; None         ; 8.926 ns   ; in[4] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK      ;
; N/A   ; None         ; 8.924 ns   ; in[1] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg1      ; CLK      ;
; N/A   ; None         ; 8.880 ns   ; in[4] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg4      ; CLK      ;
; N/A   ; None         ; 8.747 ns   ; in[6] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg6      ; CLK      ;
; N/A   ; None         ; 8.745 ns   ; in[6] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK      ;
; N/A   ; None         ; 8.659 ns   ; in[7] ; reg_group:inst6|r2[7]                                                                                          ; CLK      ;
; N/A   ; None         ; 8.557 ns   ; in[0] ; reg_group:inst6|r1[0]                                                                                          ; CLK      ;
; N/A   ; None         ; 8.557 ns   ; in[0] ; reg_group:inst6|r0[0]                                                                                          ; CLK      ;
; N/A   ; None         ; 8.543 ns   ; in[2] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK      ;
; N/A   ; None         ; 8.543 ns   ; in[0] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK      ;
; N/A   ; None         ; 8.497 ns   ; in[0] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK      ;
; N/A   ; None         ; 8.412 ns   ; in[4] ; reg_group:inst6|r2[4]                                                                                          ; CLK      ;
; N/A   ; None         ; 8.244 ns   ; in[5] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK      ;
; N/A   ; None         ; 8.164 ns   ; in[1] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK      ;
; N/A   ; None         ; 8.123 ns   ; in[2] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg2      ; CLK      ;
; N/A   ; None         ; 8.109 ns   ; in[6] ; reg_group:inst6|r2[6]                                                                                          ; CLK      ;
; N/A   ; None         ; 8.066 ns   ; in[7] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg7      ; CLK      ;
; N/A   ; None         ; 8.061 ns   ; in[7] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK      ;
; N/A   ; None         ; 7.816 ns   ; in[5] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg5      ; CLK      ;
; N/A   ; None         ; 7.773 ns   ; in[3] ; ir:inst2|t[3]                                                                                                  ; CLK      ;
; N/A   ; None         ; 7.665 ns   ; in[4] ; ir:inst2|t[4]                                                                                                  ; CLK      ;
; N/A   ; None         ; 7.590 ns   ; in[2] ; ir:inst2|t[2]                                                                                                  ; CLK      ;
; N/A   ; None         ; 7.525 ns   ; in[6] ; ir:inst2|t[6]                                                                                                  ; CLK      ;
; N/A   ; None         ; 6.980 ns   ; in[5] ; ir:inst2|t[5]                                                                                                  ; CLK      ;
; N/A   ; None         ; 6.936 ns   ; in[1] ; ir:inst2|t[1]                                                                                                  ; CLK      ;
; N/A   ; None         ; 6.914 ns   ; in[0] ; ir:inst2|t[0]                                                                                                  ; CLK      ;
; N/A   ; None         ; 6.835 ns   ; in[7] ; ir:inst2|t[7]                                                                                                  ; CLK      ;
+-------+--------------+------------+-------+----------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------+--------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                  ; To     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------+--------+------------+
; N/A                                     ; None                                                ; 17.153 ns  ; ir:inst2|t[1]         ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.925 ns  ; ir:inst2|t[1]         ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.905 ns  ; ir:inst2|t[1]         ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.896 ns  ; reg_group:inst6|r2[4] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.872 ns  ; ir:inst2|t[3]         ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.837 ns  ; ir:inst2|t[0]         ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.810 ns  ; ir:inst2|t[2]         ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.799 ns  ; ir:inst2|t[1]         ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.668 ns  ; reg_group:inst6|r2[4] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.668 ns  ; reg_group:inst6|r0[5] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.634 ns  ; ir:inst2|t[1]         ; bus[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.609 ns  ; ir:inst2|t[0]         ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.589 ns  ; ir:inst2|t[0]         ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.551 ns  ; ir:inst2|t[1]         ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.542 ns  ; reg_group:inst6|r2[4] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.518 ns  ; ir:inst2|t[3]         ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.483 ns  ; ir:inst2|t[0]         ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.456 ns  ; ir:inst2|t[2]         ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.421 ns  ; reg_group:inst6|r0[1] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.389 ns  ; ir:inst2|t[1]         ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.389 ns  ; reg_group:inst6|r2[5] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.352 ns  ; reg_group:inst6|r2[3] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.345 ns  ; ir:inst2|t[2]         ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.325 ns  ; ir:inst2|t[2]         ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.315 ns  ; reg_group:inst6|r0[2] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.314 ns  ; reg_group:inst6|r0[5] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.301 ns  ; reg_group:inst6|r0[1] ; bus[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.298 ns  ; ir:inst2|t[1]         ; out[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.298 ns  ; reg_group:inst6|r3[5] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.294 ns  ; reg_group:inst6|r2[4] ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.288 ns  ; reg_group:inst6|r0[6] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.282 ns  ; ir:inst2|t[1]         ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.278 ns  ; reg_group:inst6|r1[5] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.274 ns  ; ir:inst2|t[3]         ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.270 ns  ; ir:inst2|t[3]         ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.257 ns  ; reg_group:inst6|r1[2] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.255 ns  ; reg_group:inst6|r2[4] ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.254 ns  ; ir:inst2|t[3]         ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.235 ns  ; ir:inst2|t[0]         ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.232 ns  ; ir:inst2|t[2]         ; bus[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.222 ns  ; reg_group:inst6|r1[4] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.208 ns  ; ir:inst2|t[2]         ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.193 ns  ; reg_group:inst6|r0[1] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.192 ns  ; ir:inst2|t[6]         ; out[0] ; CLK        ;
; N/A                                     ; None                                                ; 16.189 ns  ; ir:inst2|t[7]         ; out[0] ; CLK        ;
; N/A                                     ; None                                                ; 16.181 ns  ; reg_group:inst6|r1[3] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.173 ns  ; reg_group:inst6|r0[1] ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.158 ns  ; ir:inst2|t[6]         ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.155 ns  ; ir:inst2|t[7]         ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.148 ns  ; ir:inst2|t[6]         ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.145 ns  ; ir:inst2|t[7]         ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.137 ns  ; reg_group:inst6|r1[1] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.132 ns  ; reg_group:inst6|r2[4] ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.124 ns  ; reg_group:inst6|r2[3] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.109 ns  ; ir:inst2|t[6]         ; out[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.109 ns  ; ir:inst2|t[6]         ; out[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.106 ns  ; ir:inst2|t[7]         ; out[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.106 ns  ; ir:inst2|t[7]         ; out[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.104 ns  ; reg_group:inst6|r2[3] ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.087 ns  ; reg_group:inst6|r0[2] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.082 ns  ; reg_group:inst6|r2[6] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.073 ns  ; ir:inst2|t[0]         ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.067 ns  ; reg_group:inst6|r0[2] ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.067 ns  ; reg_group:inst6|r0[1] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.066 ns  ; reg_group:inst6|r0[5] ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.066 ns  ; ir:inst2|t[3]         ; bus[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.062 ns  ; ir:inst2|t[7]         ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.047 ns  ; reg_group:inst6|r0[5] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.046 ns  ; ir:inst2|t[1]         ; out[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.046 ns  ; reg_group:inst6|r0[3] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.035 ns  ; reg_group:inst6|r2[5] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.029 ns  ; reg_group:inst6|r1[2] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.025 ns  ; reg_group:inst6|r2[4] ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.019 ns  ; ir:inst2|t[0]         ; bus[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.017 ns  ; reg_group:inst6|r1[1] ; bus[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.009 ns  ; reg_group:inst6|r1[2] ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.001 ns  ; ir:inst2|t[3]         ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.998 ns  ; reg_group:inst6|r2[3] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.994 ns  ; reg_group:inst6|r1[4] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.983 ns  ; reg_group:inst6|r2[7] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.982 ns  ; ir:inst2|t[0]         ; out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.966 ns  ; ir:inst2|t[0]         ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.961 ns  ; reg_group:inst6|r0[2] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.953 ns  ; reg_group:inst6|r1[3] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.947 ns  ; reg_group:inst6|r0[4] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.944 ns  ; reg_group:inst6|r3[5] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.943 ns  ; reg_group:inst6|r0[7] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.939 ns  ; ir:inst2|t[2]         ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.933 ns  ; reg_group:inst6|r1[3] ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.928 ns  ; ir:inst2|t[1]         ; bus[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.924 ns  ; reg_group:inst6|r1[5] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.909 ns  ; reg_group:inst6|r1[1] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.903 ns  ; reg_group:inst6|r1[2] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.891 ns  ; ir:inst2|t[6]         ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.889 ns  ; reg_group:inst6|r1[1] ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.868 ns  ; reg_group:inst6|r1[4] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.860 ns  ; ir:inst2|t[4]         ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.827 ns  ; reg_group:inst6|r1[3] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.819 ns  ; reg_group:inst6|r0[1] ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.818 ns  ; reg_group:inst6|r0[3] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.809 ns  ; ir:inst2|t[2]         ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.798 ns  ; reg_group:inst6|r0[3] ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.797 ns  ; reg_group:inst6|r0[5] ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.796 ns  ; reg_group:inst6|r0[2] ; bus[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.789 ns  ; reg_group:inst6|r2[0] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.787 ns  ; reg_group:inst6|r2[5] ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.783 ns  ; reg_group:inst6|r1[1] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.768 ns  ; reg_group:inst6|r2[5] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.750 ns  ; reg_group:inst6|r2[3] ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.748 ns  ; ir:inst2|t[6]         ; out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.745 ns  ; ir:inst2|t[7]         ; out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.738 ns  ; ir:inst2|t[6]         ; out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.738 ns  ; ir:inst2|t[6]         ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.738 ns  ; ir:inst2|t[3]         ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.738 ns  ; reg_group:inst6|r1[2] ; bus[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.735 ns  ; ir:inst2|t[7]         ; out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.735 ns  ; ir:inst2|t[7]         ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.719 ns  ; reg_group:inst6|r0[4] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.718 ns  ; ir:inst2|t[5]         ; out[0] ; CLK        ;
; N/A                                     ; None                                                ; 15.718 ns  ; ir:inst2|t[2]         ; out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.713 ns  ; reg_group:inst6|r0[2] ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.708 ns  ; reg_group:inst6|r0[0] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.696 ns  ; reg_group:inst6|r3[5] ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.692 ns  ; reg_group:inst6|r0[3] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.684 ns  ; ir:inst2|t[5]         ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.678 ns  ; ir:inst2|t[1]         ; out[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.677 ns  ; reg_group:inst6|r3[5] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.676 ns  ; reg_group:inst6|r1[5] ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.674 ns  ; ir:inst2|t[5]         ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.669 ns  ; reg_group:inst6|r2[0] ; bus[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.663 ns  ; reg_group:inst6|r1[0] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.657 ns  ; reg_group:inst6|r0[1] ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.657 ns  ; reg_group:inst6|r1[5] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.655 ns  ; reg_group:inst6|r1[2] ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.648 ns  ; reg_group:inst6|r2[4] ; out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.647 ns  ; ir:inst2|t[3]         ; out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.635 ns  ; ir:inst2|t[5]         ; out[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.635 ns  ; ir:inst2|t[5]         ; out[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.620 ns  ; reg_group:inst6|r1[4] ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.593 ns  ; reg_group:inst6|r0[4] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.588 ns  ; reg_group:inst6|r2[3] ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.588 ns  ; reg_group:inst6|r0[0] ; bus[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.584 ns  ; reg_group:inst6|r1[4] ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.581 ns  ; ir:inst2|t[7]         ; bus[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.579 ns  ; reg_group:inst6|r1[3] ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.566 ns  ; reg_group:inst6|r0[1] ; out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.561 ns  ; reg_group:inst6|r2[0] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.551 ns  ; reg_group:inst6|r0[2] ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.550 ns  ; reg_group:inst6|r0[1] ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.547 ns  ; ir:inst2|t[4]         ; out[0] ; CLK        ;
; N/A                                     ; None                                                ; 15.544 ns  ; reg_group:inst6|r0[6] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.543 ns  ; reg_group:inst6|r1[0] ; bus[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.541 ns  ; reg_group:inst6|r2[0] ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.535 ns  ; reg_group:inst6|r1[1] ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.518 ns  ; reg_group:inst6|r2[5] ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.513 ns  ; ir:inst2|t[4]         ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.511 ns  ; reg_group:inst6|r0[5] ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.503 ns  ; ir:inst2|t[4]         ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.497 ns  ; reg_group:inst6|r2[3] ; out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.493 ns  ; reg_group:inst6|r1[2] ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.493 ns  ; ir:inst2|t[1]         ; bus[0] ; CLK        ;
; N/A                                     ; None                                                ; 15.481 ns  ; reg_group:inst6|r2[3] ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.480 ns  ; reg_group:inst6|r0[0] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.473 ns  ; ir:inst2|t[7]         ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.464 ns  ; ir:inst2|t[4]         ; out[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.464 ns  ; ir:inst2|t[4]         ; out[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.460 ns  ; reg_group:inst6|r0[2] ; out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.460 ns  ; reg_group:inst6|r0[0] ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.458 ns  ; reg_group:inst6|r1[4] ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.453 ns  ; ir:inst2|t[7]         ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.444 ns  ; reg_group:inst6|r0[3] ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.444 ns  ; reg_group:inst6|r0[2] ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.435 ns  ; reg_group:inst6|r1[0] ; bus[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.435 ns  ; reg_group:inst6|r2[0] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.431 ns  ; ir:inst2|t[0]         ; out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.427 ns  ; reg_group:inst6|r3[5] ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.417 ns  ; reg_group:inst6|r1[3] ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.417 ns  ; reg_group:inst6|r0[6] ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.415 ns  ; reg_group:inst6|r1[0] ; bus[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.412 ns  ; reg_group:inst6|r3[1] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.410 ns  ; ir:inst2|t[6]         ; bus[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.407 ns  ; reg_group:inst6|r1[5] ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.405 ns  ; ir:inst2|t[1]         ; out[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.402 ns  ; reg_group:inst6|r1[2] ; out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.386 ns  ; reg_group:inst6|r1[2] ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.379 ns  ; ir:inst2|t[4]         ; bus[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.373 ns  ; reg_group:inst6|r1[1] ; out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.354 ns  ; reg_group:inst6|r0[0] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.353 ns  ; reg_group:inst6|r3[0] ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.351 ns  ; reg_group:inst6|r1[4] ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.349 ns  ; ir:inst2|t[5]         ; bus[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.347 ns  ; ir:inst2|t[7]         ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.345 ns  ; reg_group:inst6|r0[1] ; out[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.345 ns  ; reg_group:inst6|r0[4] ; out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.338 ns  ; reg_group:inst6|r2[6] ; bus[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.326 ns  ; reg_group:inst6|r1[3] ; out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.314 ns  ; reg_group:inst6|r0[1] ; out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.313 ns  ; ir:inst2|t[0]         ; bus[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.310 ns  ; reg_group:inst6|r1[3] ; out[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.309 ns  ; reg_group:inst6|r0[4] ; bus[4] ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                       ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------+--------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+-------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To     ;
+-------+-------------------+-----------------+-------+--------+
; N/A   ; None              ; 15.574 ns       ; in[4] ; bus[4] ;
; N/A   ; None              ; 15.154 ns       ; in[6] ; bus[6] ;
; N/A   ; None              ; 15.092 ns       ; in[7] ; bus[7] ;
; N/A   ; None              ; 14.967 ns       ; in[4] ; out[4] ;
; N/A   ; None              ; 14.906 ns       ; in[6] ; out[6] ;
; N/A   ; None              ; 14.828 ns       ; in[5] ; bus[5] ;
; N/A   ; None              ; 14.747 ns       ; in[2] ; bus[2] ;
; N/A   ; None              ; 14.549 ns       ; in[3] ; out[3] ;
; N/A   ; None              ; 14.431 ns       ; in[3] ; bus[3] ;
; N/A   ; None              ; 14.420 ns       ; in[0] ; bus[0] ;
; N/A   ; None              ; 14.292 ns       ; in[5] ; out[5] ;
; N/A   ; None              ; 14.221 ns       ; in[7] ; out[7] ;
; N/A   ; None              ; 13.902 ns       ; in[1] ; out[1] ;
; N/A   ; None              ; 13.826 ns       ; in[0] ; out[0] ;
; N/A   ; None              ; 13.791 ns       ; in[2] ; out[2] ;
; N/A   ; None              ; 13.416 ns       ; in[1] ; bus[1] ;
+-------+-------------------+-----------------+-------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                          ;
+---------------+-------------+-----------+-------+----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                                                                                             ; To Clock ;
+---------------+-------------+-----------+-------+----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -6.569 ns ; in[7] ; ir:inst2|t[7]                                                                                                  ; CLK      ;
; N/A           ; None        ; -6.648 ns ; in[0] ; ir:inst2|t[0]                                                                                                  ; CLK      ;
; N/A           ; None        ; -6.670 ns ; in[1] ; ir:inst2|t[1]                                                                                                  ; CLK      ;
; N/A           ; None        ; -6.714 ns ; in[5] ; ir:inst2|t[5]                                                                                                  ; CLK      ;
; N/A           ; None        ; -7.259 ns ; in[6] ; ir:inst2|t[6]                                                                                                  ; CLK      ;
; N/A           ; None        ; -7.324 ns ; in[2] ; ir:inst2|t[2]                                                                                                  ; CLK      ;
; N/A           ; None        ; -7.399 ns ; in[4] ; ir:inst2|t[4]                                                                                                  ; CLK      ;
; N/A           ; None        ; -7.503 ns ; in[5] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg5      ; CLK      ;
; N/A           ; None        ; -7.507 ns ; in[3] ; ir:inst2|t[3]                                                                                                  ; CLK      ;
; N/A           ; None        ; -7.748 ns ; in[7] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK      ;
; N/A           ; None        ; -7.753 ns ; in[7] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg7      ; CLK      ;
; N/A           ; None        ; -7.810 ns ; in[2] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg2      ; CLK      ;
; N/A           ; None        ; -7.843 ns ; in[6] ; reg_group:inst6|r2[6]                                                                                          ; CLK      ;
; N/A           ; None        ; -7.851 ns ; in[1] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK      ;
; N/A           ; None        ; -7.931 ns ; in[5] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK      ;
; N/A           ; None        ; -8.146 ns ; in[4] ; reg_group:inst6|r2[4]                                                                                          ; CLK      ;
; N/A           ; None        ; -8.184 ns ; in[0] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK      ;
; N/A           ; None        ; -8.230 ns ; in[2] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK      ;
; N/A           ; None        ; -8.230 ns ; in[0] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg0      ; CLK      ;
; N/A           ; None        ; -8.291 ns ; in[0] ; reg_group:inst6|r1[0]                                                                                          ; CLK      ;
; N/A           ; None        ; -8.291 ns ; in[0] ; reg_group:inst6|r0[0]                                                                                          ; CLK      ;
; N/A           ; None        ; -8.393 ns ; in[7] ; reg_group:inst6|r2[7]                                                                                          ; CLK      ;
; N/A           ; None        ; -8.432 ns ; in[6] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK      ;
; N/A           ; None        ; -8.434 ns ; in[6] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg6      ; CLK      ;
; N/A           ; None        ; -8.567 ns ; in[4] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg4      ; CLK      ;
; N/A           ; None        ; -8.611 ns ; in[1] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg1      ; CLK      ;
; N/A           ; None        ; -8.613 ns ; in[4] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK      ;
; N/A           ; None        ; -8.701 ns ; in[3] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dr91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK      ;
; N/A           ; None        ; -8.820 ns ; in[0] ; reg_group:inst6|r3[0]                                                                                          ; CLK      ;
; N/A           ; None        ; -8.832 ns ; in[1] ; reg_group:inst6|r0[1]                                                                                          ; CLK      ;
; N/A           ; None        ; -8.849 ns ; in[1] ; reg_group:inst6|r1[1]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.026 ns ; in[2] ; reg_group:inst6|r1[2]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.026 ns ; in[2] ; reg_group:inst6|r0[2]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.038 ns ; in[0] ; reg_group:inst6|r2[0]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.079 ns ; in[3] ; stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3      ; CLK      ;
; N/A           ; None        ; -9.121 ns ; in[7] ; reg_group:inst6|r3[7]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.217 ns ; in[6] ; reg_group:inst6|r0[6]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.400 ns ; in[1] ; reg_group:inst6|r3[1]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.439 ns ; in[5] ; reg_group:inst6|r3[5]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.463 ns ; in[3] ; reg_group:inst6|r2[3]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.533 ns ; in[4] ; reg_group:inst6|r1[4]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.545 ns ; in[4] ; reg_group:inst6|r3[4]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.545 ns ; in[4] ; reg_group:inst6|r0[4]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.561 ns ; in[1] ; reg_group:inst6|r2[1]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.685 ns ; in[6] ; reg_group:inst6|r1[6]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.687 ns ; in[6] ; reg_group:inst6|r3[6]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.720 ns ; in[3] ; reg_group:inst6|r1[3]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.741 ns ; in[2] ; reg_group:inst6|r2[2]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.756 ns ; in[2] ; reg_group:inst6|r3[2]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.790 ns ; in[5] ; reg_group:inst6|r2[5]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.890 ns ; in[7] ; reg_group:inst6|r0[7]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.891 ns ; in[3] ; reg_group:inst6|r3[3]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.891 ns ; in[3] ; reg_group:inst6|r0[3]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.895 ns ; in[5] ; reg_group:inst6|r0[5]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.908 ns ; in[5] ; reg_group:inst6|r1[5]                                                                                          ; CLK      ;
; N/A           ; None        ; -9.910 ns ; in[7] ; reg_group:inst6|r1[7]                                                                                          ; CLK      ;
+---------------+-------------+-----------+-------+----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 19 16:00:17 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off my_computer -c my_computer --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 45.92 MHz between source register "ir:inst2|t[1]" and destination memory "stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3" (period= 21.778 ns)
    Info: + Longest register to memory delay is 10.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y5_N27; Fanout = 13; REG Node = 'ir:inst2|t[1]'
        Info: 2: + IC(1.591 ns) + CELL(0.366 ns) = 1.957 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 1; COMB Node = 'reg_group:inst6|Mux5~0'
        Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 3.267 ns; Loc. = LCCOMB_X19_Y3_N0; Fanout = 7; COMB Node = 'reg_group:inst6|Mux5~1'
        Info: 4: + IC(1.096 ns) + CELL(0.206 ns) = 4.569 ns; Loc. = LCCOMB_X20_Y4_N28; Fanout = 2; COMB Node = 'au:inst7|Add0~6'
        Info: 5: + IC(0.372 ns) + CELL(0.706 ns) = 5.647 ns; Loc. = LCCOMB_X20_Y4_N14; Fanout = 2; COMB Node = 'au:inst7|Add0~16'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 6.153 ns; Loc. = LCCOMB_X20_Y4_N16; Fanout = 1; COMB Node = 'au:inst7|Add0~17'
        Info: 7: + IC(0.663 ns) + CELL(0.206 ns) = 7.022 ns; Loc. = LCCOMB_X21_Y4_N10; Fanout = 1; COMB Node = 'au:inst7|t[3]~45'
        Info: 8: + IC(0.353 ns) + CELL(0.206 ns) = 7.581 ns; Loc. = LCCOMB_X21_Y4_N30; Fanout = 3; COMB Node = 'inst12[3]~23'
        Info: 9: + IC(1.111 ns) + CELL(0.206 ns) = 8.898 ns; Loc. = LCCOMB_X20_Y5_N24; Fanout = 4; COMB Node = 'inst12[3]~24'
        Info: 10: + IC(1.619 ns) + CELL(0.128 ns) = 10.645 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3'
        Info: Total cell delay = 2.736 ns ( 25.70 % )
        Info: Total interconnect delay = 7.909 ns ( 74.30 % )
    Info: - Smallest clock skew is 0.106 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 2.847 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 108; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.770 ns) + CELL(0.834 ns) = 2.847 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'stack_memory:inst15|altsyncram:memory_rtl_0|altsyncram_vif1:auto_generated|ram_block1a0~porta_datain_reg3'
            Info: Total cell delay = 1.934 ns ( 67.93 % )
            Info: Total interconnect delay = 0.913 ns ( 32.07 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.741 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 108; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X20_Y5_N27; Fanout = 13; REG Node = 'ir:inst2|t[1]'
            Info: Total cell delay = 1.766 ns ( 64.43 % )
            Info: Total interconnect delay = 0.975 ns ( 35.57 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is 0.046 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "reg_group:inst6|r1[7]" (data pin = "in[7]", clock pin = "CLK") is 10.176 ns
    Info: + Longest pin to register delay is 12.956 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_59; Fanout = 1; PIN Node = 'in[7]'
        Info: 2: + IC(6.472 ns) + CELL(0.651 ns) = 8.067 ns; Loc. = LCCOMB_X21_Y4_N18; Fanout = 1; COMB Node = 'inst12[7]~8'
        Info: 3: + IC(0.675 ns) + CELL(0.206 ns) = 8.948 ns; Loc. = LCCOMB_X20_Y4_N6; Fanout = 3; COMB Node = 'inst12[7]~10'
        Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 9.514 ns; Loc. = LCCOMB_X20_Y4_N0; Fanout = 4; COMB Node = 'inst12[7]~12'
        Info: 5: + IC(1.456 ns) + CELL(0.370 ns) = 11.340 ns; Loc. = LCCOMB_X19_Y3_N24; Fanout = 4; COMB Node = 'mux2_1:inst1|y[7]~8'
        Info: 6: + IC(1.138 ns) + CELL(0.370 ns) = 12.848 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 1; COMB Node = 'reg_group:inst6|r1[7]~0'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 12.956 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 2; REG Node = 'reg_group:inst6|r1[7]'
        Info: Total cell delay = 2.855 ns ( 22.04 % )
        Info: Total interconnect delay = 10.101 ns ( 77.96 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.740 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 108; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.740 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 2; REG Node = 'reg_group:inst6|r1[7]'
        Info: Total cell delay = 1.766 ns ( 64.45 % )
        Info: Total interconnect delay = 0.974 ns ( 35.55 % )
Info: tco from clock "CLK" to destination pin "bus[7]" through register "ir:inst2|t[1]" is 17.153 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.741 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 108; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X20_Y5_N27; Fanout = 13; REG Node = 'ir:inst2|t[1]'
        Info: Total cell delay = 1.766 ns ( 64.43 % )
        Info: Total interconnect delay = 0.975 ns ( 35.57 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 14.108 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y5_N27; Fanout = 13; REG Node = 'ir:inst2|t[1]'
        Info: 2: + IC(1.591 ns) + CELL(0.366 ns) = 1.957 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 1; COMB Node = 'reg_group:inst6|Mux5~0'
        Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 3.267 ns; Loc. = LCCOMB_X19_Y3_N0; Fanout = 7; COMB Node = 'reg_group:inst6|Mux5~1'
        Info: 4: + IC(1.096 ns) + CELL(0.206 ns) = 4.569 ns; Loc. = LCCOMB_X20_Y4_N28; Fanout = 2; COMB Node = 'au:inst7|Add0~6'
        Info: 5: + IC(0.372 ns) + CELL(0.706 ns) = 5.647 ns; Loc. = LCCOMB_X20_Y4_N14; Fanout = 2; COMB Node = 'au:inst7|Add0~16'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.733 ns; Loc. = LCCOMB_X20_Y4_N16; Fanout = 2; COMB Node = 'au:inst7|Add0~18'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.819 ns; Loc. = LCCOMB_X20_Y4_N18; Fanout = 2; COMB Node = 'au:inst7|Add0~20'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.905 ns; Loc. = LCCOMB_X20_Y4_N20; Fanout = 2; COMB Node = 'au:inst7|Add0~22'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.991 ns; Loc. = LCCOMB_X20_Y4_N22; Fanout = 1; COMB Node = 'au:inst7|Add0~24'
        Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 6.497 ns; Loc. = LCCOMB_X20_Y4_N24; Fanout = 1; COMB Node = 'au:inst7|Add0~25'
        Info: 11: + IC(0.366 ns) + CELL(0.370 ns) = 7.233 ns; Loc. = LCCOMB_X20_Y4_N4; Fanout = 1; COMB Node = 'inst12[7]~9'
        Info: 12: + IC(0.361 ns) + CELL(0.370 ns) = 7.964 ns; Loc. = LCCOMB_X20_Y4_N6; Fanout = 3; COMB Node = 'inst12[7]~10'
        Info: 13: + IC(2.908 ns) + CELL(3.236 ns) = 14.108 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'bus[7]'
        Info: Total cell delay = 6.310 ns ( 44.73 % )
        Info: Total interconnect delay = 7.798 ns ( 55.27 % )
Info: Longest tpd from source pin "in[4]" to destination pin "bus[4]" is 15.574 ns
    Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'in[4]'
    Info: 2: + IC(6.963 ns) + CELL(0.624 ns) = 8.511 ns; Loc. = LCCOMB_X21_Y4_N16; Fanout = 1; COMB Node = 'inst12[4]~19'
    Info: 3: + IC(0.667 ns) + CELL(0.589 ns) = 9.767 ns; Loc. = LCCOMB_X22_Y4_N30; Fanout = 3; COMB Node = 'inst12[4]~20'
    Info: 4: + IC(2.577 ns) + CELL(3.230 ns) = 15.574 ns; Loc. = PIN_103; Fanout = 0; PIN Node = 'bus[4]'
    Info: Total cell delay = 5.367 ns ( 34.46 % )
    Info: Total interconnect delay = 10.207 ns ( 65.54 % )
Info: th for register "ir:inst2|t[7]" (data pin = "in[7]", clock pin = "CLK") is -6.569 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.747 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 108; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y4_N1; Fanout = 17; REG Node = 'ir:inst2|t[7]'
        Info: Total cell delay = 1.766 ns ( 64.29 % )
        Info: Total interconnect delay = 0.981 ns ( 35.71 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 9.622 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_59; Fanout = 1; PIN Node = 'in[7]'
        Info: 2: + IC(6.472 ns) + CELL(0.651 ns) = 8.067 ns; Loc. = LCCOMB_X21_Y4_N18; Fanout = 1; COMB Node = 'inst12[7]~8'
        Info: 3: + IC(0.675 ns) + CELL(0.206 ns) = 8.948 ns; Loc. = LCCOMB_X20_Y4_N6; Fanout = 3; COMB Node = 'inst12[7]~10'
        Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 9.514 ns; Loc. = LCCOMB_X20_Y4_N0; Fanout = 4; COMB Node = 'inst12[7]~12'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.622 ns; Loc. = LCFF_X20_Y4_N1; Fanout = 17; REG Node = 'ir:inst2|t[7]'
        Info: Total cell delay = 2.115 ns ( 21.98 % )
        Info: Total interconnect delay = 7.507 ns ( 78.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Tue Mar 19 16:00:17 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


