# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../Sources" --include "../../../../AXI_Convolution_Controller.srcs/sources_1/bd/AXI_Invert_Testing/ipshared/ec67/hdl" --include "../../../../AXI_Convolution_Controller.srcs/sources_1/bd/AXI_Invert_Testing/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_processing_system7_0_0/sim/AXI_Invert_Testing_processing_system7_0_0.v" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_xbar_0/sim/AXI_Invert_Testing_xbar_0.v" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_xbar_1/sim/AXI_Invert_Testing_xbar_1.v" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/AXI_Invert_Testing/ipshared/f099/AXI_Convolution_Controller.v" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_Convolution_Controll_0_0/sim/AXI_Invert_Testing_Convolution_Controll_0_0.v" \
"../../../../../../Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_auto_pc_0/sim/AXI_Invert_Testing_auto_pc_0.v" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_auto_us_0/sim/AXI_Invert_Testing_auto_us_0.v" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_auto_us_1/sim/AXI_Invert_Testing_auto_us_1.v" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_auto_pc_1/sim/AXI_Invert_Testing_auto_pc_1.v" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/AXI_Invert_Testing/sim/AXI_Invert_Testing.v" \
"../../../../AXI_Convolution_Controller.srcs/sources_1/bd/AXI_Invert_Testing/hdl/AXI_Invert_Testing_wrapper.v" \
"../../../../../../Sources/General/matrixAccelerator.v" \
"../../../../../../Sources/General/XBar2.v" \
"../../../../../../Sources/Multiplier/multiplyComputePynq.v" \
"../../../../../../Sources/Adder/adder.v" \
"../../../../../../Sources/TB/Controller_Test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
