.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000100
000000000000000001
000010000000000010
000001110000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000010000000000000000001000000000
000000000000000000000011100000001001000000000000001000
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001011000000000000000000
000000000000000000000111110101100000000000001000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000111000011110000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110100111100000000000001000000000
000000000000010000000000000000100000000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000010100000100000000000000000000000

.logic_tile 2 1
000000000000000000000000010011000000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000001000000000000111001111001100111100000000
100000000000000001000000000000011110110011000000000000
010000000000000000000000000111101000001100111100000001
100000000000000000000000000000001001110011000000000000
000000000000000001100110000011101001110011001100000000
000000000000000000000000000000001110001100110000000000
000000000000001000000110100111101001001100111100000000
000000000000000101000000000000001000110011000010000000
000000000000011000000000000101101001001100111110000000
000000000000100101000000000000001110110011000000000000
000000000000000001100110100111101000110011001100000000
000000000000000000000000000000001100001100110000000000
010000000000000000000000000101101001001100111100000000
000000000000000001000000000000101110110011000000000010

.logic_tile 3 1
000000000000000101100110111000000000010110100000000000
000000000000000000000010101001000000101001010000000000
111000000000000101100000010111000000000000000100000000
100000000000000000000010100000100000000001000001000000
010000000000000000000000000000000000010110100000000000
100000000000000000000000001001000000101001010001000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000001000000101001010001000000
000000000000000001100110001001001000000000000000000010
000000000000000000000000001001011110010000000000000000
010000000000000000000000001000000000010110100010000000
000000000000000000000000000001000000101001010000000000

.logic_tile 4 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000011001111001100111000000000
000000000000100000000000000000101111110011000000000001
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000111000000010111001000001100111010000000
000000000000000000000011010000100000110011000000000000
000000000000001000000000000111001001001100111000000000
000000000000001011000011100000101111110011000000000000
000000000000001001000010010011001001001100111000000000
000000000000001011100011000000001100110011000000000000
000000000000001001000000000111101000001100111000000000
000000000000000011100011100000001100110011000000000000

.logic_tile 5 1
000000000000000111000000010000000000000000001000000000
000000000000000001000010100000001000000000000000001000
000000000000000000000011110011100000000000001000000000
000000000000000111000010100000101011000000000000000000
000000000000000000000110100101100000000000001000000000
000000000000000000000011100000001111000000000000000000
000000000000000101100000000001000000000000001000000000
000000000000001101000000000000101000000000000000000000
000001000000000000000000000111000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000111100000000001100001000000001000000000
000000000000000000000011110000001100000000000000000000
000000000000000000000111100001100001000000001000000000
000000000000000000000010000000101010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000001000000000000101110000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000001001000011100011100000000000001000000000
000000000000001111000110010000000000000000000000001000
000000000000000111000011110101100001000000001000000000
000000000000000000100011110000001000000000000000000000
000000000000000000000000000001100001000000001000000000
000010000000010000000000000000101011000000000000000000
000000000000001111000010000001000000000000001000000000
000000000000001111000000000000001000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101101000000000000000000
000001000000001011100010000001000001000000001000000000
000010100000000011000111110000101010000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000010000000101001000000000000000000
000000000000000000000000000011100000000000001000000000
000000000001000000000000000000001001000000000000000000

.logic_tile 8 1
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000000000000000000001101111111100000000000000010
000000000000000000000000001101011110000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011001100101010100000000000
000000000000000000000000000000100000101010100000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000100101000000011100000000001000000001000000000
000000000000001111000000000000001111000000000000001000
000000000000001000000000000011000000000000001000000000
000000000000001011000000000000101011000000000000000000
000000000000000101100000000111100000000000001000000000
000000000000000000000011110000101100000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000011100000001110000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000001111000011000000101000000000000000000000
000000000000000000000111100101000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000001000010100111000000000000001000000000
000000000000000000000010100000101110000000000000000000
000000000000000000000011100111000001000000001000000000
000000000000000001000010000000101011000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000010110100000000000
000000000000000000000011011001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 13 1
000000000000000101100000010111100000000000001000000000
000000000000000111000010100000000000000000000000001000
000000000000000000000111000111000001000000001000000000
000000000000000111000100000000101101000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000010111100001000000001000000000
000000000000000101000011010000101011000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000000000100000000101110000000000000000000
000000000000000000000111100001000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101000011110111000000000000001000000000
000000000000000000100111010000101001000000000000000000
000000000000001011100010100111100000000000001000000000
000000000000000111000100000000001000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000011100101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111000000000001100000000000001000000000
000001000000000000100000000000100000000000000000000000
000000000000000111000111000111000000000000001000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000111100001000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000001000000000000011001000001100111100000000
000000000000000001000000000000001000110011000010010000
111000000000000001100000000111001000001100111100000000
100000000000000000000000000000001100110011000000000000
010000000000000000000000010101001001001100111100000000
100000000000000000000010000000101110110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001000110000011001001001100111100000000
000000000000000000000000000000001100110011000010000000
000000000000001000000000000111101001001100111100000000
000010100000000001000000000000001000110011000000000000
000000000000000001100000000111101001001100111100000000
000000000000000000000000000000101110110011000001000000
010000000000000111100000010101101000001100111110000000
000000000000000000000010000000101100110011000000000000

.logic_tile 3 2
000000000000100000000000000000000000000000001000000000
000000000001010000000010000000001001000000000000001000
000001000000000000000000000111100000000000001000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000100000000000000000001000001100111000000000
000000000001010000000010100000001110110011000000000000
000000000000000011100000000000001000001100111000000001
000000000000000000000010100000001110110011000000000000
000000100000000101000000000000001001001100111000000000
000001100000001111000000000000001101110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000101000000000000001100110011000000000000

.logic_tile 4 2
000000000000000000000000000000001001001100110000000000
000000000000001101000000000001001100110011000000010000
000000000000001111100000000000011000000011110000000000
000000000000001111100000000000000000000011110001000000
000000000000000111100000000000000000010110100000000000
000000000000000000000000000101000000101001010001000000
000000000000000101000111100000000001001111000000000000
000000000000001001100000000000001000001111000001000000
000000000000001000000000000111000000010110100000000000
000000000000000111000000000000000000010110100001000000
000000000000001000000000000111111011000010000000000100
000000000000000011000000000111111000000000000000000000
000001000000000000000000000000000000010110100000000000
000010000000001111000000000011000000101001010001000000
000000000000000000000111001000011010001100110000000000
000000000000000000000100000101000000110011000000000000

.logic_tile 5 2
000000000000001000000000000011100000000000001000000000
000000000000000101000000000000101111000000000000010000
000001000000000000000000000001000000000000001000000000
000010100000000000000000000000001101000000000000000000
000000000000000000000000000000001000111100001000000001
000000001010000000000000000000000000111100000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001100001111000000000000
000010000000000000000010000111111100001100110000000000
000000000110000000000010110111000000110011000000000000
000000000000000101000110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000100000000011100011100000000000001111000000000000
000000000010000000100100000000001101001111000000000000
000000000000001000000000000000000001001111000000000000
000000000000000011000010110000001111001111000000000000

.ramt_tile 6 2
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000111100101000000000000001000000000
000000000000001111000110110000101000000000000000010000
000000000000001101000000000001100000000000001000000000
000000000000000111100000000000001001000000000000000000
000000000000000000000010110000001000111100001000000001
000000000000000000000111110000000000111100000000000000
000001000000000000000000000000000001001111000000000000
000010000000001101000000000000001000001111000000000000
000000000000000000000000000011111000101010100000000000
000000000000100000000000000000000000101010100000000000
000000000000000001000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000101100000010110100000000000
000000001000000000000000000000000000010110100000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000

.logic_tile 8 2
000000100000000000000011100000000001000000001000000000
000001000000000000000100000000001101000000000000001000
000000000000000011100110110111100000000000001000000000
000000000000000000100010100000101111000000000000000000
000000000010000111100110100011100001000000001000000000
000010000000000000000000000000101011000000000000000000
000000000000000101100011110111100000000000001000000000
000000000000001111000111010000001001000000000000000000
000000000100000000000000000101100001000000001000000000
000000000010010000000000000000001010000000000000000000
000000000000000000000010000101000001000000001000000000
000000000000000000000110010000001001000000000000000000
000001000000000000000000000101100001000000001000000000
000000000000000000000010010000101001000000000000000000
000000000000000001000111000101000001000000001000000000
000000000000000000000100000000101000000000000000000000

.logic_tile 9 2
000000000000001001000011100001000000000000001000000000
000000000000010111100111100000000000000000000000001000
000000000000000111100000010011000001000000001000000000
000000000000000000100011100000101000000000000000000000
000000000000000111100011100111100000000000001000000000
000010000000000001000000000000101010000000000000000000
000000001100100000000000000001100000000000001000000000
000000000001000000000000000000101010000000000000000000
000000000000100000000000000011100000000000001000000000
000000000000000000000011100000101000000000000000000000
000000000000000000000010100011100000000000001000000000
000000000000000000000010100000101001000000000000000000
000001000000000000000000010111000000000000001000000000
000000000000000000000011010000101001000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000001001000010000000101110000000000000000000

.logic_tile 10 2
000000100000000000000000000101100001000000001000000000
000001000110010000000000000000001100000000000000010000
000000000000100000000000000101100001000000001000000000
000000000001010000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001011100000000111100000000000001000000000
000000000000001011100000000000100000000000000000000000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000001000000001101100000010111100000000000001000000000
000000100000000101000010100000100000000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000110100111100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 11 2
000100000000000000000000000000000001000000001000000000
000010000000000000000000000000001111000000000000001000
000001000000000000000000000011100000000000001000000000
000000100000000000000000000000000000000000000000000000
000000000100100000000011100011001001110011001000000000
000000000100001111000000000000001110001100110000000000
000000000000000000000000000101001000101010101000000000
000000000000000000000000000000100000101010100000000000
000000000000001111000000000101001001110011001000000000
000000000000001101000000000000001110001100110000000000
000000000000100111100000000011001001110011001000000000
000000000001001001100000000000001100001100110000000000
000010100001000000000000010111001001110011001000000000
000000000000100000000010110000101110001100110000000000
000000001100000111100011100000001000111100001000000000
000000000000000000100000000000000000111100000000000000

.logic_tile 12 2
000000000000001111100111101111011101011111110000000000
000010000000001111100010110011101101111111110000000000
000000000000100000000000000101000000010110100000000000
000000000001011101000000000000100000010110100000000000
000000000100000000000010110000011100001100110000000000
000000000000001111000110000000011101110011000000000000
000000000000000101000000000001100000010110100000000000
000000000000001111100010110000000000010110100000000000
000000000000000000000000001001011010110011000000000000
000000000000000000000011110001101011000000000000000000
000000000000001001100111010001011111100010000000000000
000000000000000001000010001101011011000100010000000000
000000000000000000000000010001001011100010000000000000
000000000000010000000011011001001010000100010000000000
000000000000000000000111100001000000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 13 2
000000000001010000000000000101100001000000001000000000
000000000000100000000000000000001010000000000000010000
000000000000000000000010100001100000000000001000000000
000000000000000000000110110000101100000000000000000000
000010000001000000000000000001100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000001101000000000111100000000000001000000000
000000000000001011100000000000000000000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001110000000000000000000
000000000000000011100000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000011100101000000000000001000000000
000000000000100000000110000000000000000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000001001000000000000100000000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000000000011100111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000011100000000000001000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000001000000000
000000000000000011000100000000001101000000000000000000

.logic_tile 2 3
000000000001000000000110000111001000001100111100000000
000000000000000000000000000000001111110011000000010001
111000000000000001100000000111001000001100111100000000
100000000000000000000000000000101100110011000000000101
010000000000000000000000000111001000001100111100000000
100000000010000000000000000000101111110011000010000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000101001110011000000000100
000000000000000001100000000101101000001100111100000100
000000000000000000000000000000001111110011000000000001
000000000000000000000110000111001001001100111100000001
000000000000000000000000000000101000110011000000000000
000000000000001000000010010111101000001100111100000100
000000000000000001000110000000101111110011000000000001
010000000000000000000000010111001001001100111100000101
000000000000000000000010000000101101110011000000000000

.logic_tile 3 3
000000000000000000000000010000001000001100110000000000
000000000000000000000010100011000000110011000000010000
000000000000000101100000000011000000010110100000000000
000000000000000000000000000000100000010110100001000000
000000000000000000000000001000000000010110100010000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000000000000000001111000010000000
000000000000000000000000000000001101001111000000000000
000000000000001000000110010011111110000010000000000001
000000000000000101000110011011111110000000000000000000
000000000000000000000110000000001110000011110010000000
000000000000000000000100000000000000000011110000000000
000000000000000001100000000001100000010110100000000000
000000000000000000100000000000000000010110100001000000
000000000000001001100000010111101001000010000000000100
000000000000001001100010011011011110000000000000000000

.logic_tile 4 3
000000000000001001000010100001001110101001110100000000
000010000000000101100100000001001110010100100000000110
111000000000000000000010101011001101110000010100100000
100000000000000000000000000101101110110010110000000001
010000000000000000000010000111001000110100010100100000
110000000000000000000010111011011111110000110000000001
000000000000000000000010100000011100000011110000000000
000000000000001101000110110000000000000011110001000000
000000000000000000000010000101001110111000000100000001
000000000000000101000010010011111101111101000000100000
000000000000000000000110010011001101110000010100000001
000000000000001111000110011011011001110010110000100000
000000000000000001000110010101101111110000010100000001
000000000000000101100110011011101101110001110000100000
000000000000001000000000001011011010010010100100000000
000000000000001001000000001011111110101011010000000000

.logic_tile 5 3
000000000000000000000010100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010100101000000000000001000000000
000000000000000111000010110000100000000000000000000000
000000100000000101000010100101100001000000001000000000
000001000000000000100100000000101000000000000000000000
000000000000000101000110100001100001000000001000000000
000000001010000111100010100000101010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000100000111000000000101000000000000001000000000
000000000000000000100010000000000000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000001001001000000000111101000001100111000000000
000000001010101111000000000000000000110011000000000000
000000000000000000000000000101001000001100111000000001
000000000000000000000000000000000000110011000000000000
000000000000000001000000000011101000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000001000010000001001000001100111000000000
000000000000000000100000000000101100110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000011100000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000111000000000000001000110011000000000000

.logic_tile 8 3
000100100000000000000000000111000001000000001000000000
000001101000000000000000000000001100000000000000010000
000000000000000101000010100101100001000000001000000000
000000000000000000100100000000001001000000000000000000
000010100000100000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001101000000000000000000
000000000000010000000000000011000000000000001000000000
000000000000001101000010110000100000000000000000000000
000000000000001000000000000000000000000000001000000000
000001000000001101000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 9 3
000000000100001000000000000101100000000000001000000000
000000000000001111000000000000101010000000000000010000
000000000000000000000010100001000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001111000000000000000000
000010100000010000000000000011100000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 10 3
000010100001000000000000000001100000000000001000000000
000000000110100000000000000000100000000000000000010000
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000001101000000000000100000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001010000000000000000001001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000001000000000000000000000010110100000000000
000000000000000011000000000101000000101001010000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000010000000000000000000000000000000000000001000000000
000001000000000000000011100000001001000000000000001000
000000001100000000000010010000001001110011001000000000
000000000000000000000111100000011001110011000000000100
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000101101110011000000000000
000000000000001000000111000011101000001100111000000000
000000000000001011000000000000001110110011000000000000
000000000000000001000111000000001001001100111000000000
000000000000000000000000000000001101110011000000100000
000000000000000011100010000000001001001100111000000000
000000000000000000000000000000001001110011000000100000
000001000000001000000000000111001001001100111000000000
000010100000001011000000000000101110110011000000000000

.logic_tile 13 3
000000000000000000000000000111000000000000001000000000
000000001100000000000000000000100000000000000000010000
000000000001010000000110100000000000000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000010000000000000111000000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001101000000000011101000010000000000000000
000000000000001001100000000000001100010000000010000000
000000000000000111100000000000000001001111000000000000
000000000000000000100000000000001001001111000000000000
000000000000000000000000000000001110000011110000000000
000000001010001101000010110000000000000011110000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000011000000101001010000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001000000000000000010000
000000000000000101000000010000000001000000001000000000
000000000000000000100011110000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001101000010110000001000000000000000000000
000000010000000000000010100000000001000000001000000000
000000010000000000000000000000001110000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001111000000000000000000
000000010000000101000010100001101000111100001000000000
000000010000000000000000000000100000111100000000000000

.logic_tile 2 4
000000000000000000000000000111001001001100111100000000
000000000000000000000000000000001110110011000000010000
111000000000000000000110000101001000001100111100000000
100000000000000000000000000000001101110011000000000000
010000000000000001100000000011001000001100111100000000
100000000000000000000000000000101101110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000101101110011000000000000
000000010000000000000111110111101001001100111100000000
000000010000000000000010000000001110110011000000000000
000000010000000001100000000111101001001100111100000000
000000010000000000000000000000001100110011000000000000
000000010000001000000110000111101001001100111100000000
000000010000000001000000000000101110110011000000000000
010000010000001111000000010111101001001100110100000000
000000010000000001100010000000001001110011000000000100

.logic_tile 3 4
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001000000000010101100000000000001000000000
000000000000000111000010010000000000000000000000000000
000000000001000001100000010101100000000000001000000000
000000000000001111100010010000000000000000000000000000
000000000000001001100010010101100000000000001000000000
000000000000001001100011110000101011000000000000000000
000000010000000000000000000111000000000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001011000000000000000000
000000010000000000000000000111100001000000001000000000
000000010000001111000000000000101001000000000000000000
000000010000000000000000010101100000000000001000000000
000000010000000000000011110000101010000000000000000000

.logic_tile 4 4
000000000001000101000111100111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000101000000000000001001000000000000000000
000001000100000000000111100101101001001100111000000000
000000100100000000000010100000001000110011000000000000
000000000000100101000000000101001000001100111000000000
000000000001011111000010100000101011110011000000000000
000000010000000000000000000001001000001100111000000000
000000011010000000000000000000001011110011000000000000
000000010000001000000000000111101001001100111000000000
000000010000000101000000000000101010110011000000000000
000000010000110000000000010101101000001100111000000000
000000010000000000000010100000101011110011000000000000
000000010000100000000110100011101001001100111000000000
000000010001000000000000000000001010110011000000000000

.logic_tile 5 4
000000000000000000000111100001001000111100001000000001
000000000000000000000000000000100000111100000000010000
111001000000000101100000011001101001010110000100000000
100010100000000000000011101011101000010111100000000000
110000000000000000000000000000000001000000100110100001
110000000000000000000000000000001010000000000001000000
000000000000000111000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000010000001001100000000000000001001111000010000000
000000010000001001000000000000001111001111000000100000
000000010000000000000110100011000000010110100000000000
000000010000000000000100000000000000010110100000000000
000000110000000001100011100000000000010110100000000000
000001010000010000100000000111000000101001010000000000
000000010000001000000110000000000000001111000000000000
000000010000001001000100000000001100001111000001000100

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000110000111001001001100111000000000
000000000000000000000011100000001111110011000000010000
000000000000000000000000000001001000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000000000000000011101000111100001000000000
000000000000000000000010100000100000111100000000000000
000000000000000000000000000011001000000100000000000000
000000000000000000000010100000001100000100000000000000
000000010000001001100010000000011010000011110000000000
000000010000000001000100000000010000000011110000000000
000000010000000000000010000001101110100010000000000000
000000010000000000000010011101001101001000100000000000
000000010000001001000000000000000000001111000000000000
000000010000001011100000000000001100001111000000000000
000000010000000000000010001000011100100000100000000000
000000010000000000000000001101011001010000010000000000

.logic_tile 8 4
000000000001000101100111100101000000000000001000000000
000000000000000000000100000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000000111000000000000000000111100000000000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000000001000000101001010000000000
000000010000000000000000010001001111100010000000000000
000000010000000000000011010011111111001000100000100000
000000010000000000000110000000011110000011110000000000
000000010000000000000100000000010000000011110000000000

.logic_tile 9 4
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001001000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000010000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000001000000000000001000000000
000000000000000101000000000000100000000000000000000000
000001010000000000000010101101101000000000000000000000
000000010000000000000000000001000000101000000000000000
000000010000000000000000000000000000001111000000000000
000000010000000000000000000000001101001111000000100000
000000010000000000000000000000000001001111000000000000
000000010000000000000000000000001110001111000000000000
000000010000000101000000001000000000010110100000000000
000000010000000000000010101111000000101001010000000000

.logic_tile 10 4
000000000000000000000000000000001110001100110000000000
000000000000000000000000000111010000110011000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000011010000011110000000000
000000010000000000000000000000010000000011110000000000
000000010000001011100000000000000000000000000000000000
000000011010000011100010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000001000000000000111001000001100111000000000
000000000000000001000000000000001100110011000000010000
000000000000000000000000000011001000001100111000000000
000000000000001101000000000000001100110011000000000000
000000000000000000000110000000001000111100001000000000
000000000000000000000000000000000000111100000000000010
000000000000000000000010100111011110000000000000000000
000000000000000000000000001111010000010100000000000000
000000010000001011100000001011111110110011000000000000
000000011010000111100000001101111000000000000000000000
000000010000000000000111001001101010000000000000000000
000000010000000000000100000111010000010100000000100000
000000010000001001100000010000000000000000000000000000
000000010000000011000010000000000000000000000000000000
000001010000001000000011100000000000000000000000000000
000010110000000001000111100000000000000000000000000000

.logic_tile 13 4
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000001100000000000001001001100111000000000
000000000000000000100000000000001101110011000000010000
000000000000000000000010110000001000111100001000000000
000000000000000000000011100000000000111100000000000000
000000000001001001100110010111000000010110100000100000
000000000000000001000110010000000000010110100000000000
000000000000000000000000000000001100000011110000100000
000000000000000000000000000000000000000011110000000000
000000010000000000000000000001000000010110100000000000
000000010000000001000000000000000000010110100000000000
000000010000000000000000000000001010000011110000000000
000000011110000000000010100000010000000011110000000000
000000010000000000000000000000001010000011110000000000
000000010000000001000000000000010000000011110000000000
000000010000000000000000000001101011000100100000000000
000000010000000000000000000101101001010010000000000000

.logic_tile 2 5
000000000000001101000000010011000000010110100000100000
000000000000001011000011010000000000010110100000000000
000000000000000000000000010000001000000011110000100000
000000000000000101000011010000010000000011110000000000
000000000000000000000000001101111010000010000000000000
000000000000000000000010100101101000000000000000000000
000000000000000101000010000000011010000011110000000000
000000000000000101000010100000000000000011110000000000
000000010000000001000010001001001011000010000000000000
000000010000000000000000001101011110000000000000000000
000000010000000000000000000000011000000011110000000000
000000010000000000000000000000000000000011110000000000
000000010000000001000000001011001100000010000000000000
000000010000000000000000001001011110000000000000000000
000000010000000001000000001000000000010110100000000000
000000010000000000000000001101000000101001010000000000

.logic_tile 3 5
000000000000000000000111010000000000000000001000000000
000000000000000000000010000000001100000000000000010000
111000000000001000000110010001101000101000010010000000
100000000000001111000010101111001100111100110000000000
110000000000000001000000010101111010101000000000000000
010000000000000000000010100000100000101000000000000000
000010100000001000000010001101101001100000000000000000
000001000000000101000011101111111110000000000001000000
000000010000000001000000010111000000010110100010000000
000000010000000001000011010000000000010110100000000000
000000010000000000000000000000001110000100000110000001
000000010000000000000000000000000000000000000010000101
000000010000001001000110010001101011100000000000000000
000000010000001001100111100101111001000000000000000000
000010010000001000000110010111101110000010000000000000
000001010000001101000110000111111001000000000000000000

.logic_tile 4 5
000000000000001000000000000000001001001100110000000001
000000000000001011000000000001001101110011000000010000
111000000000000011100000000000000000000000000000000000
100000000000000000100010110000000000000000000000000000
010000000000000000000011101000000000000000000110000001
110000000000000000000000001011000000000010000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010000000000000000001000011000000110100000000000
000000010000000000000000000001011111001001010000000000

.logic_tile 5 5
000000000000000000000111000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000011100010100000000000000000001000000000
000000001000100101100000000000001001000000000000000000
000001000000000011100111000000001000001100111000000000
000000100000000000000110100000001010110011000010000010
000000000000000011100000000111001001001100111000100000
000000000000000000000000000000101000110011000010000000
000000010000000000000011100011001000001100111010000000
000000010000100000000000000000101011110011000000000010
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001001110011000010000010
000000010000000000000011100000001001001100111010000000
000000010100000000000000000000001010110011000010000000
000000011100000000000000000001101000001100111000000000
000000010000000000000000000000000000110011000010000010

.ramb_tile 6 5
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000

.logic_tile 7 5
000000000000001111000011110000000001001111000000100000
000000000000000111100010000000001011001111000001000000
000000000000001011100011100001101100011110110000000000
000000000000000001100100001011011100111111110000000010
000001000000000000000011101101101001100010000000000000
000010000000000000000100000011011101000100010000000000
000000000000000001100111111111101001000000000000000000
000000000000001111000010001101111101010000000000000000
000000010000000111100110011111011000100010000000000000
000000010100000000000011100101011110000100010000000000
000000010000001000000110000101101110001100110000000000
000000010000000111000011110000110000110011000000000010
000000010000000011100011101111111001000100010000000000
000000011110000001100100001101101110100010000000000000
000000010000000001000111011001001010110011000000000000
000000011000001111000111100111011000000000000000000000

.logic_tile 8 5
000010000000110000000000001011100000100000010000000000
000000000000000000000000000111101101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010010000000000000010000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 9 5
000000000000011000000000000001100001011111100000000000
000000000000000001000000001101101110111111110000000000
000000000000000000000110000011000001100000010000000000
000000000000000101000000001101001010000110000000000000
000010100000011000000110000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000000000011101110110011000000000000
000000000000000111000000000111111101000000000000000000
000000010000000001100110100000000001001111000000000000
000000010110001111000000000000001100001111000000000010
000000010000001101100000010001011000001100000000000000
000000010000000101000010100101001100101100000000000100
000000010000000011100111010000000000000000000000000000
000000010000000111000111010000000000000000000000000000
000001010000000101000000001011101110100010000000000000
000000110000000000000000000011001111000100010000000000

.logic_tile 10 5
000000000100110111100000000000000001000000001000000000
000000000100000000000000000000001000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001110000000000000000000
000000000000000000000000000111101000001100111000100000
000000000000000001000000000000101101110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000001000000000000101010110011000000000000
000000010000000000000000000101101001001100111000000000
000000010000000000000010000000001111110011000000000000
000000010000000000000010000111101000001100111000000000
000000010000000000000100000000101000110011000000000000
000000010000001000000000000111001000001100111000000000
000010010000000111000010000000100000110011000000000000
000000010000000000000011110111101001001100111000000000
000000010000000000000111010000101101110011000000000000

.logic_tile 11 5
000010100100101111000000000000000001000000001000000000
000000000000000011000000000000001000000000000000001000
000001001100001000000000000101100001000000001000000000
000000100000000111000000000000101101000000000000000000
000000100000000111000011100111000001000000001000000000
000001001010010111100011110000001010000000000000000000
000000001100000111000111100101000000000000001000000000
000000000000000000100000000000101111000000000000000000
000000010000000000000010000011000000000000001000000000
000000010100000000000000000000101110000000000000000000
000000011100100000000111100111000000000000001000000000
000000010001010000000000000000101011000000000000000000
000000010001010001000010000001000000000000001000000000
000000010110000001000010000000001000000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000001010000000000000000000

.logic_tile 12 5
000000000000001000000010100000001010000011110000000000
000000000110001111000100000000010000000011110000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000010100000000101000011100000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000001101000000000000000000000011110000000000
000000010000110000000000000111000000100110010000000001
000000010110000000000000000000101000100110010000000000
000010110000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010001000000000000000101011110100010000000000100
000000010000100000000011110101111011001000100000000000
000000010000000000000000010000000000010110100000000000
000000010000000000000011001001000000101001010000000000

.logic_tile 13 5
000000000000000000000000000011100001000000001000000000
000000000000000111000000000000101110000000000000001000
000000000000000111100111010101100001000000001000000000
000000000000000000100111010000001010000000000000000000
000000000100001101100110100001100001000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000011100110100001000000000000001000000000
000000000000001111100000000000001101000000000000000000
000000010000000011100111000001100000000000001000000000
000000011010000000100100000000101011000000000000000000
000000010000000011100111100111100000000000001000000000
000000010000000000000000000000101010000000000000000000
000000010000000000000000000011100001000000001000000000
000000010000000000000000000000001011000000000000000000
000000010000000111000111000101000000000000001000000000
000000010000000000100000000000001100000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000010110100000100000
000000000000000000000000001011000000101001010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000010000011100000010001000000010110100000100000
000000000000000000100010100000000000010110100000000000
111000000000000001100000010000000000000000000000000000
100000000000000000100011000000000000000000000000000000
110000000000000111000111010011111010010100000110000011
010000000000000000100010001001100000000000000000100000
000000000000001111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000101011000000000000010000101
000000000000000000000011110101100000010100000010000111
000000000000000000000110000000001010000011110000000000
000000000000000000000100000000010000000011110000100000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
010010000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000001000110000101011001001000000010000011
000000000000000000100010110000101000001000000011000111
111000100001011101000000000101001001101110000100000000
100001000000100111000000000001011011001111000000000000
000000000000001111100000011000001010000010100010000001
000000000000000001100010100101000000000001010010000101
000001000000001101000000010111100001100000010000000000
000010001100000101100010001111001010010110100000000000
000000000000000000000000001000011010000010100010000100
000001000000000001000000000101000000000001010010000111
000000000000000001100000000011001000101110000100000000
000000000000000000000000000001011001001111000000000000
000000000000000001100000010111011010101001000000000000
000000000000001001000010000000101110101001000000000000
000000000000000001100010001111101110011111110000000000
000000000000000000000100000011101110001111010000000000

.logic_tile 4 6
000010000000000001100111001001011100000110100000000000
000001000000000001000000000011001110010011100000000000
111000000000000001100111110001001110101111000100000000
100000000000010000000010000011011010000111000000000000
000000100000001001100010000111111001101100010000000000
000001000000000001000100000000001111101100010000000000
000000000001001000000010100000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000010100001010101000000000011111101000110110000000000
000001000000000000100000000111011100000011100000000000
000000000000001001100110001001101010011111110000000000
000000000000001111100010101001101110001111100000000000
000000000000000111000010000011001001101111000100000000
000000000000000111100100000001011011001011000000000000
000000000000001000000111001101011100110110100100000000
000000000000000101000100000101111001101001000000000000

.logic_tile 5 6
000001000000000111000000010001001000001100110010000000
000010000100001111000010000000000000110011000000010010
111000000011000101000110001001011111001111100000000000
100000000000000000100000000111011001000011000000000000
000000000000000000000000000011111111001110100000000000
000000000000000000000000000001101101000111000000000000
000000000001000000000110100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001001100111000001111001011111110000000000
000000000000000011000011111011011100001111100000000000
000000000000000011100111011101111101011111110000000000
000000000000100111100110000011101111000111110000000000
000000000000010000000011100101101100100110100100000000
000000000000000000000010001001111111101001010000000000
000000000000001111000111010011011110101111000100000000
000000000000000111100110001111001100000111000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000001000000001000000000
000001000000000000000010000000001011000000000000001000
000000000000100000000000000011000000000000001000000000
000001000010010000000011110000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000100000000010000011000001000000001000000000
000000001001010000000000000000001101000000000000000000
000001100001001000000000000111000001000000001000000000
000001000010000111000010000000101001000000000000000000
000001000000000000000010000001000001000000001000000000
000000100000000000000110000000101101000000000000000000
000000100000000000000111100011100001000000001000000000
000000000000000001000010000000101101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 8 6
000000000000000000000000000011100001000000001000000000
000001000000000000000000000000001010000000000000001000
000000000000000000000000000101100001000000001000000000
000000000000001111000011110000101111000000000000000000
000010100010010000000000000111000001000000001000000000
000000000000110111000011100000101000000000000000000000
000000000000000111000011110001100000000000001000000000
000000000000000111100111010000101101000000000000000000
000001000011000000000110100101000001000000001000000000
000000001010000000000000000000101100000000000000000000
000000000000001101000000010111100001000000001000000000
000000000000000101000010100000001010000000000000000000
000001100000010000000000010101100001000000001000000000
000001000110010000000010100000101101000000000000000000
000000000000000101100110100111100000000000001000000000
000000000000000000000010100000101010000000000000000000

.logic_tile 9 6
000001000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001101000000000011000001000000001000000000
000000000000001111100000000000101111000000000000000000
000000000101010000000000000111101000101010101000000000
000000000100000000000000000000000000101010100000000000
000000000000000111100000010000001001110011001000000000
000000000000001111000011010000001011110011000000000000
000000000001010000000000000000001000110011001000000000
000000000110000001000011110000001100110011000000000000
000000000000100000000000010011101001110011001000000000
000000000001010000000011000000101010001100110000000000
000010100000000000000000000000001001110011001000000000
000000000110000000000000000000001010110011000000000000
000000000000100000000000010001101000101010101000000000
000000000001011111000011000000000000101010100000000000

.logic_tile 10 6
000000000100000000000000000011001001001100111000100000
000000000000000000000000000000101111110011000000010000
000000000000000000000010100000001000111100001000100000
000000000000000000000000000000001101111100000000000000
000001100001010111000000000001101000000100000000000000
000001000000000000100010100000101100000100000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100001001001000111010000000000000000000000000000
000001000000100001000010000000000000000000000000000000
000000000000000000000011101011011010100001000000000000
000000000000000000000100001101101100000000000000000000
000010100000000000000111100011101010001000100000000000
000000000100000000000000001111111010010001000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000100000000000000000000111100001000000001000000000
000001001010010000000000000000001001000000000000010000
000001000000100000000000010111100001000000001000000000
000000100001010000000011010000101010000000000000000000
000000000010010000000000000101000000000000001000000000
000000001010000001000000000000000000000000000000000000
000001001110000000000000010000000001000000001000000000
000010100000001111000011100000001011000000000000000000
000000100000010000000000000101100000000000001000000000
000001100110000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000100000000010000000000001000000001000000000
000000000001000001000000000000001011000000000000000000

.logic_tile 12 6
000001100000000000000111100101100000000000001000000000
000001001010000000000100000000000000000000000000001000
000001000000001000000000000000011000001100111000000000
000000100000001011000000000000001101110011000000000000
000000000000010000000111100101101000001100111000000000
000000001100101111000100000000100000110011000000000000
000001000000001111000111110101001000001100111000000000
000010100000001011000011010000101010110011000000000000
000010000001010000000111000001001001001100111000000000
000001001100000000000000000000101010110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101001110011000000000000
000000100000000000000011100000001000001100111000000000
000001000000000000000100000000001111110011000000000000
000000000000000000000000000101001000111100001000000000
000000000000000000000000000000100000111100000000000000

.logic_tile 13 6
000010100001000000000000000111100000000000001000000000
000000000000100000000000000000101110000000000000010000
000000000000000000000110100011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000001100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001101000000000000001001000000000000000000
000000000000000011100000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001001000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000101000010100000000000010110100000000000
000000000000000000100110111001000000101001010000000000
111000000000000000000000000000011110000100000100000010
100000000000001101000000000000000000000000000000000000
110000000000000001100000000001001001100000000000000000
000000000000000000000000001001011000000000000000000100
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000000000000011110000000001
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
010000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000011011011001011111110000000000
000000000000001001000010010111001010001111100010000000
111000000000000001100110001101101110110110100100000000
100000000000000101000000000101101111100001010000000000
000000000000000011100000000001101111110110100100000000
000000000000000000100010000111111101010110000000000000
000000000000001001000111010000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000001100000010011000001100000010000000000
000000000000000000000010001001001000010110100000000000
000000000000000111000000011001001110110110100100000000
000000000000000000000011011101001111100001010000000000
000001000000000111000000010000011001100001010000000000
000000100000000000100010101001001000010010100000000000
000000000000000001000000001101001100000111110000000000
000000000000000000100000000011011011000011000000000000

.logic_tile 3 7
000000000000000000000011101000011111000011100000000000
000000000000001101000010001001001000000011010000000000
111000000000000101000010110000001110000010100010000000
100000000000000101100010000111000000000001010010100000
000000000000010000000010110001101110000010100000000000
000000000000000101000111000000000000000010100000000100
000000000000000111100000000001001010101000000000000000
000000000000000111000000000000010000101000000000000010
000000000000101001100000011001100000101001010000000000
000000000001000001000010010101101001011001100000000000
000000000000000000000000000000001100000010000000000000
000000000000000000000010001101011001000001000000100000
000000000000001101100000000011011011100110100100000000
000000000000000011000000000011001101101001010000000000
000000000001000000000000000000011000001100000000000100
000000000110100001000000000000001010001100000010100110

.logic_tile 4 7
000000000000101101100110000111011111000110100000000000
000000000001010001000010100000001011000110100000000000
111000001110000001100010110011101001101101010000000000
100000000000000000000110001001011001010100000000000000
000001000000000000000111000101101011010110100000000000
000000100000000000000011101101011010010011000000000000
000010000000001111100110001111111101010100110000000000
000000000000000001100000001011001100011000110000000000
000000000000000000000111010111101101100110100100000000
000000000000000000000110001011111101101001010010000000
000000000000000011100110000001101110100110100100000000
000000000000000111000010000001101111010110100000000000
000000001110001011100000000101011001000110110000000000
000000000000001001000010001101101010000011010000000000
000000000000001001100010010001011110100110100100000000
000000000000001001000110100001011111010110100000000000

.logic_tile 5 7
000100100000000000000000000101011101110000010000000000
000001000000000000000011101011101100110010100000000000
111000000000001001100111110111100001000110000000000000
100000000000001111000111010111101001001111000000000000
000000000000001111000110001000011010111001000000000000
000000000000001111000010110101001111110110000000000000
000000000000001101000111100101111111000011100000000000
000000000000000111000000000000101000000011100000000000
000010000000001001100000011011101010010000110000000000
000000000000000001000010000001001110011001110000000000
000000000000001011100000011001001010100010110100000000
000000000000000001000010001111111111000011110000000000
000000000000000111100111000000000000000110000010000000
000000000000000111000011110101001100001001000000000010
000000000000000001000110000011111001100110100100000000
000000000000000001100010000011111110101001010000000000

.ramb_tile 6 7
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 7 7
000000000000001101000111100000001000111100001000000000
000000000100101111100000000000000000111100000000110000
111000000000001001100011100001101010000110100000000000
100000000000001011000000000000011100000110100000000000
000000000000000001100110000111111101011111110000000000
000000000000000000000000001101101010001111010001000000
000000000000001001000011110101101010100011110100000000
000000000000000001100110000001101001000011010000000000
000000000110000111000000011001011111101111000100000000
000000000000000000000011011101001111000111000001000000
000000000000001111100111101000011101000110100000000000
000000000000101011100100001011001011001001010000000000
000000100000000000000000001001011001100011110100000000
000000000000010000000000001101001110000011100001000000
000001000000000001000110011001001101001111100000000000
000000100000000011100011011001011010000011000000000000

.logic_tile 8 7
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000011000000010000000000000111000000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101100000000111000000000000001000000000
000000001010000000000000000000100000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000100010001000000000010111000000000000001000000000
000001000000000101000010100000100000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000100000000000000000001111000000000000000000

.logic_tile 9 7
000000000100100000000000000111101000110011001000000000
000000000101000000000000000000001110001100110000010000
000000000000000001100000000011101000101010101000000000
000000000000000000000000000000100000101010100000000000
000000000000000000000011100000001000111100001000000000
000001000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000101100000000011000000010110100000000000
000000000000000000000000000000000000010110100000100000
000000000000000111000000001000000000010110100010000111
000000000000000000000010011111000000101001010001000111
000000000101000111000000000011111000110011000000000000
000000000110100000100000000000001011001100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000111100000010111111011001100111000000001
000000000000000000100011010000001011110011000000000000
000000000001000000000000000101100001000000001000000000
000000001010100000000000000000101111000000000000000000
000000000000000101100000010001100001000000001000000000
000000000000000000000011010000101101000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000011100111000000000000001000000000
000000000110000000000100000000000000000000000000000000
000000000000000111100000000001100001000000001000000000
000000000000000111000000000000001001000000000000000000
000000000000000001000010000000000001000000001000000000
000000000000000000100111110000001111000000000000000000

.logic_tile 11 7
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000100000000000000000000011100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000001000000000010101101101000010100000000000000
000000000100100000000000001011100000000000000000010000
000000000000000101000111001111011010010100100000000110
000000000000000101000100001001111011000000000000000000
000010000000001001000000000101101111000000000000000000
000000000000000111000010000101001010100000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000111000110100000000000000000000000000000
000010000001111000000000010101100000010110100000000000
000000000000001011000011110000100000010110100000000000
000001001110001000000111000011001101001100110000000000
000010100000000111000110001001101101000000000000000000
000010100001001000000110100001100000010110100000000000
000001001100100001000000000000000000010110100000000000
000001000000000000000000001001111100100010000000000000
000010100000000000000000000001001010001000100000000000

.logic_tile 13 7
000000000000000000000000000011100000000000001000000000
000000000000000000000011100000100000000000000000010000
000000000000000001000110110000000001000000001000000000
000000000000000000100010000000001101000000000000000000
000000000001000000000000010011100000000000001000000000
000000001110100000000010100000100000000000000000000000
000001000000001000000000001001101000011100000000000000
000000100000000001000000001001101011111100000000000000
000000000000000000000000000000000001001100110000000100
000000000110000000000000001001001100110011000000000000
000000000000101000000110011000000000010110100000000000
000000000011000011000111010101000000101001010000000000
000000100001010111000000000111111001000000000000000000
000001000000000000000000000111001101110011000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
111000000000000000000111100101101011110011001100000000
100000000000000000000000000000101011001100110000000001
110000000000000101000010100101001001110011001100000000
000000000000000101000000000000001011001100110000000001
000000000000000000000111100101101001110011001100000000
000000000000000101000010100000101010001100110000000001
000000000000000000000000000001101000110011001100000001
000001000000000000000000000000101011001100110000000000
000010000000000001100000010101101001001100111100000010
000001000000000000000010000000101100110011000000000000
000000000000000000000000000001101001001100111100000000
000000000000000000000000000000101101110011000000100000
010000000000000000000110000111101001001100111100000000
000000000000000000000000000000101001110011000000000000

.logic_tile 2 8
000000000001001001100000011101011010100010110100000000
000000000000000001000010010111111001000011110000000000
111000000000001101100110010001101001101000000100000000
100000000000000001000110100001011001111000100000000000
000000000000000000000000010101001100101000000000000000
000000000000000001000011110000100000101000000000000000
000000000000000001100000011000000000010110100000000000
000000000000000000000010000001000000101001010000000001
000001000000000001000000000000001010101000000000000000
000010100000000001000010011011010000010100000000000000
000000000000000000000000000101101001101110000100000000
000000000000000000000000001111011001111101010000000000
000000000000000000000000010000001010110100000000000000
000000000000000000000010000001001100111000000000000000
000000000000000111000000000001100000010110100000000100
000000000000000000100000000000100000010110100000000000

.logic_tile 3 8
000001001100000001100111100011111001010110000000000000
000000100000001001100110001111101101000000000000000000
111000000000000101000111110101001100010001100000000000
100000000100001101000111011111011110110010110000000000
000001000000000101100000010111101000000010100000000000
000000100000000000000010000011010000000011110000000000
000000000000000101000111111001111100000010000000000000
000000000000000101100011011111001100000000000000000000
000010101100000011100111111101001100110110100110000000
000000000000001111100010011101111001010110000010000000
000000000000001101100110001111011010101001010000000000
000000000000000101000010000101001111100010010000000000
000000100100000001100010100101111101111100000000000000
000000000000000001000010100001101110111000000000000000
000000000000001001100000011001011000101000010000000000
000000000000000011000010001001011000010110100000000000

.logic_tile 4 8
000000000000101101000110010000000001100000010000000000
000000000001001111000011101001001000010000100000000000
111000000001110111100000000111001000110110100100000000
100000000100011111000000001001111100100001010000000000
000001100010001101000011100001001010101110000000000000
000010100010001001100100000001001001101101010000000000
000000000001110000000111101101001110010110100000000000
000000001011110000000000000001100000000010100000000000
000000000000000001100111001011001010110000110000000000
000000000100000000100100000011101000110000100000000000
000000000000000011100110111101111110000000010000000100
000000000000000001100010000011101111000000000001100000
000000000000001001100010111111001101101000000100000000
000000000000100001000011011111001101111000100000000000
000100000000000111000110011101001111100100010000000000
000100000000000000000110011111001101110100110000000000

.logic_tile 5 8
000000100000000001100010100000000001100000010000000000
000000000000000000000100000011001011010000100000000000
111000000000000011100010111111011001111001100000000000
100000000000001111100010100101001000110000100000000000
000000100000001000000000010001011001111001110000000000
000000000100000001000011100111011101101000000000000000
000010100000001101000011100111101110111001010100000000
000001000000000111100110100101111101100000000000000000
000000000000001111100110000101001000101000000000000000
000001001000000011000000000000110000101000000000000000
000010000000001000010000010111011010111000000000000000
000001100000000001000010000111001100111010100000000000
000000000000001101000011100111111011111001000100000000
000000000000000111100100001111111100110000000000000000
000000000000100000000011110111011001111001100000000000
000000000001010000000110001011011000110000100000000000

.ramt_tile 6 8
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 8
000000000001000000000110010001101001000110110000000000
000000001100000000000011101001111110000011100000000000
111000000000100111100011111111011111010000000000000000
100000000001000000000011011101111110000000000011000000
000000000100000001100011110011111000110110100100000000
000000000000000000000010000101001101010110000001000000
000000001100110011100000000101101011110110100100000000
000001000000011111100010010111011010101001000010000000
000000000000001001100000001000001100101000000000000000
000000000000000011000010011001000000010100000000000000
000000000000001001100111110011001110000110100000000000
000000000000000001000010000000001011000110100000000000
000000001000001011100010001011111001111001000110000000
000000001100000001000100001011101100110000000000000000
000001000000000111000111000000000000000010000011000111
000010000000001001000100000000000000000000000011000111

.logic_tile 8 8
000000000000010000000000010000000000000000001000000000
000000000000000000000010010000001001000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111010011101101010000000010000000
000000000000000000000111000000111101010000000011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000001000000000001100000000000001000000000
000000000000010111000000000000001110000000000000001000
000000000000000101000000000001000000000000001000000000
000000001100000000000000000000001000000000000000000000
000000000001010000000000000111000001000000001000000000
000000000000000000000011110000001111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101111000000000000000000
000010000000000000000010100011000001000000001000000000
000001000000000111000010100000101110000000000000000000
000000000000001101000000000011000001000000001000000000
000001000000001011000010100000001110000000000000000000
000000000001011011100000010011100001000000001000000000
000000000000000011000011000000001100000000000000000000
000000000000000111000110100011100000000000001000000000
000000100000000101000000000000101011000000000000000000

.logic_tile 10 8
000000000000000000000000000101100000000000001000000000
000010000000000000000010010000101001000000000000010000
111000000000000000000000000000000000000000001000000000
100000000000000000000000000000001101000000000000000000
010010000000000000000011100000001000111100001010000000
110011000000000000000100000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000001000000000000000111000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000011100000000011100000000000000110000110
000001000001010000000010000000000000000001000011000011
110000000000000111000000000000001110101010100000000000
110000000000000000000000001111000000010101010000000000

.logic_tile 11 8
000000000001000111000111100101100000000000001000000000
000000000000100000000111100000100000000000000000001000
000000000000001000000111000111000000000000001000000000
000000000000001011000100000000100000000000000000000000
000000000000000000000111100001001000110011001000000000
000000000000000000000100000000101001001100110000000000
000000000000000000000000010101001001110011001000000000
000000000000000000000010100000101001001100110000000000
000000000000000000000111000001001000110011001000000000
000000000000000000000100000000001011001100110000000000
000000000000000011100000000001101000101010101000000000
000000000000000000100000000000000000101010100000000000
000000000000000000000111000011101000101010101000000000
000000000000000000000000000000000000101010100000000000
000000000000000000000000000101001000110011001000000000
000000000000000000000000000000101101001100110000000000

.logic_tile 12 8
000000000000010000000011110111100000000000001000000000
000000000000000000000010100000001110000000000000001000
000000000000000000000110110011000000000000001000000000
000000000000000000000010100000101001000000000000000000
000000100000000000000110100011000000000000001000000000
000001001100000000000000000000001001000000000000000000
000000000000001101100000000101000000000000001000000000
000000001000000101000000000000101101000000000000000000
000000000000000001000010010101100000000000001000000000
000000000000000000100111000000001111000000000000000000
000000000000000000000111000101100001000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000011100011100111100001000000001000000000
000000000000000000000000000000101001000000000000000000
000100000000001111000000000111100001000000001000000000
000000000000000111000011100000001001000000000000000000

.logic_tile 13 8
000000000000000000000000000011100000000000001000000000
000000000110000000000000000000000000000000000000001000
000000000000000101000000000111100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000100110000000000000000101100001000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000001111000000000000001000000000000000000000
000000000000001000000111100111000000000000001000000000
000000001110000011000100000000001110000000000000000000
000000000000001111100110110111000001000000001000000000
000000000000000011000010100000101110000000000000000000
000000000000001011100111000111100001000000001000000000
000000000000000101100100000000101101000000000000000000
000000000000001001000111000111100001000000001000000000
000000000000000101000111100000101101000000000000000000

.logic_tile 14 8
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010001101000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000001001111000000000000
000000000000100000000000000000001000001111000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000110010101001001001100111100000000
000000000000000000000010000000001011110011000000010000
111000000000000000000111100101101000001100111100000000
100000000100000000000100000000101100110011000000000000
110000000000001000000000000001101000001100111100000000
000000000000000001000000000000101001110011000000000100
000000000000000000000111100101101000001100111100000000
000000000000000000000100000000101001110011000000000000
000000000000000001100011100011001001001100111100000000
000000000000000000000000000000101100110011000000000000
000000000000001001100110010101101001001100111100000001
000000000000000001000010000000101100110011000000000000
000000000000000000000000000011001001001100111100000001
000000000000000000000000000000101101110011000000000000
010000000000000000000000000101101001001100111100000000
000000001010000000000000000000101101110011000000000000

.logic_tile 2 9
000000000000001000000110100001011100000010000000000000
000000000000000101000000000101111000000000000000100000
000000000000001101100110100001100000010110100000000000
000000000000000101000000000000000000010110100000000100
000000000000000101100000001101111001000010000000000000
000000000000000000000000001101101000000000000000000100
000000000000000000000110110111100000010110100000000000
000000000000000000000010100000100000010110100000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001000001111000000000001
000000000001000000000110000000000000010110100000000100
000000000000100000000100001001000000101001010000000000
000000000000000000000000000000000000001111000000000100
000000000000000000000000000000001010001111000000000000
000000000000000000000110000000000001001111000000000100
000000000000000000000100000000001001001111000000000000

.logic_tile 3 9
000000100000000001100111000011001111111001100000000000
000001000000010000000000000111101011110000010000000000
111000000001011011100000011111000000101001010000000000
100000000000001011000010000001101101000110000000000000
000000000000000011100111100101001001101000010000000000
000000000000000000100011111101111101010110100000100000
000000000000001001100010010011011011110110100100000000
000000001010001011100011100001101010100001010000000000
000000000000001101100110000101011111111100000000000000
000000000000000001000011110101111110110100000000000000
000010100000000001100110001001101100111001000000000000
000001001010000000100010100011101100110101000000000000
000000001111001101100011001101111101100011110100000000
000000000000001001000000000001111010000011100000000000
000000000000000001000000011111011000101001010000000000
000000000000000000100011010001110000000010100000000000

.logic_tile 4 9
000000000000001000000000000000000001000000001000000000
000000001000001111000000000000001000000000000000001000
111010000000001000000111110011111000001100111010100001
100000000000001011000010000000100000110011000010000011
000000000001010111100000000000001000001100110010000000
000001000000000000100010100101001100110011000010100011
000000000000001101000110001111101110111100000000000000
000000000000000011000010111001101100111000000000000000
000000000000000111000000001101100001000110000000000000
000000000100000111000000001101001110001111000000000000
000000000001011001100000010001111111101001000000000000
000000000000100001100011001101111110000000000000000000
000000000001010001000110101101111100101110000000000000
000000001010001101000000000101101000101101010000000000
000000000110000001000110110111011101100011110100000000
000000000000000001000011010111101111000011100000000000

.logic_tile 5 9
000000100000000101100000000111000001101001010000000000
000001000000000111000011100001001001000110000000000000
111000000000000101000000010001001100100001010000000000
100000000001010111000010000000011110100001010000000000
000000000000001001100000010111101101100110100100000000
000000000000000011000010100101011000101001010000000000
000000000000010011100110000011100000000000000010000000
000000000000000111100000001101101000001001000001000001
000010000000001000000011111000001110000010100010000100
000000000000000001000110001101010000000001010000000000
000000000000000000000000000001101100101001000000000000
000000000000000000000010000101111000110110010000000000
000000000000000001000000000111111011100110100100000000
000001000000000001000011110011001010101001010000000000
000000000000001000000000000001001111101000000000000000
000000000110000001000000001101101000111101000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001010000000000000001000
000000100001000000000010100001100001000000001000000000
000000000000000111000000000000001001000000000000000000
000010000000000001000000000001100000000000001000000000
000000000000000111100000000000101010000000000000000000
000001001101100111000010100111000000000000001000000000
000000100001010000000000000000100000000000000000000000
000010100000000000000000000111000001000000001000000000
000001001010000000000000000000001011000000000000000000
000001000000000000000000000011100001000000001000000000
000000100000000000000010000000101001000000000000000000
000000000000000000000010000111100000000000001000000000
000000000000001001000100000000000000000000000000000000
000000000000100000000000000101100000000000001000000000
000000001001000001000000000000101010000000000000000000

.logic_tile 8 9
000010100000100000000000010111000000000000001000000000
000000000001000000000011110000100000000000000000001000
000000001100000000000000010000000000000000001000000000
000000000000000111000011010000001010000000000000000000
000000000001000000000000000011100000000000001000000000
000000000110100111000000000000101001000000000000000000
000001000000000000000000000111100000000000001000000000
000000100000000000000000000000101100000000000000000000
000000000000000011100000000011100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000100010000000000110000111000001000000001000000000
000001000010000000000110000000001101000000000000000000
000000000000000001000000000011100001000000001000000000
000000000000000000000010000000101001000000000000000000
000000100000000000000110000001100000000000001000000000
000000000110100000000100000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000100000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000110000101000000000000001110000000000000000000
000001000000000000000000000111000000000000001000000000
000000100000000000000000000000000000000000000000000000
000010000001010101000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000001000000000000000110100111000000000000001000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000110000000000000000000001000000001000000000
000000001010000000000000000000001000000000000000001000
000000000000001000000000000101100000000000001000000000
000000000000001011000011110000100000000000000000000000
000000000000000001000000000101001000110011001000000000
000000001010000000000010000000101101001100110000000000
000000000000000000000010000000001001110011001000000000
000000000000000001000000000000001010110011000000000000
000000000000000000000000000111001000110011001000000000
000010000000000000000011110000101010001100110000000000
000000100000000000000000000001101000110011001000000000
000001000000000000000000000000101111001100110000000000
000000000000000000000000000111101000101010101000000000
000000000000000000000011110000100000101010100000000000
000000000000000001000000000111101000110011001000000000
000000000000000000100010000000001111001100110000000000

.logic_tile 11 9
000000000001010000000000000111101000101010101000000000
000000001010000000000000000000000000101010100000010000
000000000000000000000000000111001001110011001000000000
000000000000000000000000000000101101001100110000000000
000010100000000000000000000000001000111100001000000000
000000000110000000000000000000000000111100000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000000001100000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 12 9
000000000000001000000000000000000000000000001000000000
000010000000000101000000000000001000000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001110101100000010101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001000000000000000101000000000000001000000000
000000000100100000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000001000000110000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 13 9
000000000100000000000000000111100001000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000011100000000000001000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000110000111000010100000001101000000000000000000
000000000000000101000000000011000000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000000000011000000100000000000000000000000

.logic_tile 14 9
000000000100000000000000000000000000000000001000000000
000000000000010000000000000000001111000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000010111000000000011101001001100111000000000
000000000000000000100011110000001101110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000000111000000000000101110110011000000000000
000000000001010000000111100000001000001100111000000100
000000000000100000000000000000001110110011000000000000
000000000000000111000000000011101000001100111000000000
000000000000000000100011100000101101110011000000000100
000000000000000111100111100000001000001100111000000000
000000000000001111000100000000001010110011000000000100
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101011110011000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000001000000000000111101000001100111100000001
000000000000000001000000000000101000110011000000010100
111000000000000000000000010101001001001100111100000001
100000000000000000000010000000001111110011000000000100
110000000000000001100000010101001001001100111100000000
000000000000000000000010000000101101110011000011000000
000000000000000000000000000011101000001100111100000000
000000001010000000000000000000101101110011000000000100
000000000000000000000110000111101001001100111100000010
000000000000000000000000000000101100110011000000000000
000000000000001000000000000111101001001100111100000001
000000000000000001000011110000001111110011000000000000
000000000000000000000000000111101001001100111100000110
000000000000000000000000000000101001110011000000000000
010000000000000001100110000111101001001100111100000010
000000001110000000000011110000101111110011000000100000

.logic_tile 2 10
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001001000000000000001000
000000000000000000000000010000000000000000001000000000
000000001000000000000011000000001001000000000000000000
000000000000100011100010100000000001000000001000000000
000001000000000000000000000000001010000000000000000000
000000000000000011100111000101100000000000001000000000
000000000000000000100111100000100000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000100000000000000000001010000000000000000000
000000000001000000000010000000000001000000001000000000
000000000000100000000000000000001101000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 10
000000000000001000000111011000011110000010100000000001
000000000000000011000111000011010000000001010000000001
111010100000011001100111101001000001010110100000000000
100001000000000001000010110101001011000110000000000000
000000000000000001100010000111011001100011110100000000
000000000000000000000111101101001010000011010000000000
000000000000001111100000010001101110100000010100000000
000000000000000011100010001001011110110100010000000000
000000000001000000000000000001100000101001010000000000
000000000000000011000000001101100000000000000000000000
000000000000000000000000000001001100000010100000000000
000000100000000111000000001111100000000011110000000000
000000000000001001000110010111001010101111000100000000
000010000010000001100010001101011010001011000000000000
000000000000000000000000011111011001011111110000000000
000000000000001001000010101101011110001111010000000000

.logic_tile 4 10
000010100001000000000110101011000000101001010000000000
000000000010000000000010101101101010011001100000000000
111010100000001001100010101101101011101000000000000000
100000000000001111000000001101011110100000010001000000
000000000000001101000111110001111000111101010000000000
000000000000000001000010100101011111100000010000000000
000010100001010101000110110011111010101011110100000000
000001000000000000000010110000000000101011110010100001
000000000000000011100010001000001101001000000000000000
000000000000000111000111100001001100000100000000000000
000000000000000101000000000011001011100001010000000000
000000001100001101000000001001101100110101010000000000
000000000001100000000010111101001110101001010000000000
000000001001110000000010001111011001010001100000000000
010010000000001000000110001011001000000101010000000000
000001000000000001000010101111011011101101010000000000

.logic_tile 5 10
000000100000000000000000010111000000000000001000000000
000000000110000000000011110000100000000000000000001000
000000000000011000000000000000000000000000001000000000
000000000110000111000000000000001101000000000000000000
000000000000000011100111110111000000000000001000000000
000000001000000000000011100000000000000000000000000000
000000000000000111100000000101000001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000100000000111100000000000000000001000000000
000000000101010000000000000000001011000000000000000000
000010000000000000000000000001000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000100001000000000000000111100001000000001000000000
000000000010001111000010000000101000000000000000000000
000000000000000000000000010101100000000000001000000000
000000001110000000000011000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000000011000000000000000000000000000000
000001100000010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000111000000010000000001000000001000000000
000000000000000000000011100000001001000000000000010000
111010000001011001100000010011001001000001000000000000
100010100000000001000011100001101100000011000010000000
000000000001001000000000001001101010011100110000000000
000001000000001111000010010111001100010110100000000000
000000100000100001100111001101111111001001100010000000
000001100001000000000110001011011110010110110000000000
000001000000001000000111011000000001100000010000000000
000000100000100111000010100011001101010000100000000000
000011000000001111100010010011101000110110100100000000
000000001010000101000110001111111110100001010000000000
000000100010010001000000010101101011000000000010000100
000000000000000111000010000111111011000000010001000000
000010100000100001000110000001111110110110110100000000
000000000000011001000000001011011110110100010000000000

.logic_tile 8 10
000010100011010000000000000001100001000000001000000000
000000000000000000000011100000001011000000000000010000
000001000110000111100000000111000000000000001000000000
000000100000000000000000000000100000000000000000000000
000000100100010000000011100000001000111100001000000000
000000000100000000000000000000000000111100000000000000
000010100000000000000011101101001000101011110001000001
000000000000000111000000000101110000000011110000000100
000010101100000000000000000111101110000001010010000100
000000100000000000000000000111010000000000000001100000
000000000100100000000000000000001111001000000010000000
000000000101010000000000001111001110000100000001100001
000010000001000011100011100000000000000000000000000000
000000000000110000000111100000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 9 10
000000100001000000000000000011000000000000001000000000
000011000110100000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000001010000000000000111001001010000000000000000
000001000100000000000000000000001010010000000010000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001100011111000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 10 10
000010000000000000000000000011001001110011001000000000
000000000100000000000000000000101111001100110000010000
000000000000000000000000010000001000111100001000000000
000000000000000000000011000000000000111100000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001000000000100110010000000000
000001000110000000000000001001001100011001100000000000
000000100000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000

.logic_tile 11 10
000010000100010111000000000001100000000000001000000000
000000000101010001100000000000001110000000000000001000
000001000000000111000000000101000001000000001000000000
000010100000000000000000000000101111000000000000000000
000000100001010111100111100011000001000000001000000000
000001000000000000000100000000001100000000000000000000
000001001110000000000000000111000000000000001000000000
000000100000000000000000000000101111000000000000000000
000000000000010111000010100001000000000000001000000000
000000000000000000000010100000001000000000000000000000
000000000000101111000000000101000001000000001000000000
000000000011000111100000000000001100000000000000000000
000001100001010111100111100111000000000000001000000000
000001000100000001100010010000001101000000000000000000
000000000000000001000000010111100000000000001000000000
000000000000000000000011110000001101000000000000000000

.logic_tile 12 10
000010100101010000000000000000000000000000001000000000
000000001010000000000000000000001101000000000000010000
000000100000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000000000001001010000000000000000
000000000000000000000000000101001110100000000001000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000001000000010000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000010100110010000000000000000000000000000000000000000
000000001111000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000010000000000000000111100000000000000000001000000000
000001000100000000000000000000001101000000000000010000
000000000000001000000110010011000000000000001000000000
000000000000001111000111110000100000000000000000000000
000010100000000000000110010000000000000000001000000000
000001001110000000000110010000001101000000000000000000
000001000000100011100111100011000000000000001000000000
000010101001000000000100000000100000000000000000000000
000000000000000000000000010000001001010000000000000000
000000000000000000000010101111001011100000000000000000
000000100000000011100000000101011000100010000000000000
000000000000000000000000001101101001000100010000000000
000010000000010000000111000001100000010110100000000000
000001000001100000000100000000100000010110100000000000
000000000000000000000000001101111001100010000000000000
000000000000000000000000001001011100001000100000000000

.logic_tile 14 10
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000010000
000000000000000000000000000011101000001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000001000000000000111101000111100001000000000
000000000000000001000000000000100000111100000000000000
000000000000000000000000000000001000000100000000000000
000000000000000000000000000011001010001000000000000000
000000000000000001100000001000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000001000000000000000000000001111000000000000
000000000000000011000000000000001010001111000000000000
000000000000001111000000000011000000010110100000000000
000000000000000111100000000000000000010110100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000010111001000001100111100100000
000000000000000000000010000000001101110011000000010000
111010100000010000000000000011001000001100111100000000
100001000000100000000000000000101100110011000010000000
110000000000000000000110000111001000001100111100000000
000000000000000000000000000000101001110011000000000100
000000100000000000000000010101001000001100111100000000
000001000000000000000010000000101111110011000010000100
000000000000000001100000000111101000001100111100000010
000000000000000000000011110000001101110011000000000000
000000000000000001100110000011001001001100111100000100
000000000000000000000000000000101100110011000000000001
000000000000001000000000000101101000001100111100000010
000000000000000001000011110000101101110011000000000000
010000000001011000000000000000001001001100110100000000
000000000000000001000000001111001101110011000000100000

.logic_tile 2 11
000001000000000000000000010000000000000000001000000000
000010100000000000000011010000001110000000000000010000
000000000000000000000000000001100000000000001000000000
000000000000000111000011100000000000000000000000000000
000001000000100000000000000011000000000000001000000000
000000100001000000000011100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000100101100010100000000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000001110001001000000000011000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 11
000000000000001000000111010000011010000011110000000000
000000000000001111000111010000010000000011110000000000
111010000000100111100111110001000000010110100000000000
100001001010010000000110000000000000010110100000000000
000000000001000000000010000000011000000011110000000000
000000000000000101000100000000010000000011110000000000
000000000000000111000000010001101000000110100000000000
000000000000000000000011101001111111010011100000000000
000000000000000000000110001000000001001001000000000000
000000001010000000000000000101001100000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000000000101001101100011110100000000
000000000000000000000010001101011101000011010000000000
000000000000010000000000001000000000010110100000000000
000000001110100000000000000001000000101001010000000000

.logic_tile 4 11
000000100000000000000000000000000000000000001000000000
000000000000000111000000000000001110000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000001111000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000111000010000000001111000000000000000000
000000000000000000000011100001000000000000001000000000
000000000000000001000000000000001100000000000000000000
000000100001000111100000000101000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000100000000000000010000001000000000000001000000000
000001000000000000000000000000001011000000000000000000
000001001110000111000000000101100000000000001000000000
000010100000000000100000000000001000000000000000000000
000000000000010000000010000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 5 11
000000000000000111100011100001000000000000001000000000
000000000000100000000010010000101101000000000000010000
111000000000001001100000010101100000000000001000000000
100000000000001111000011010000000000000000000000000000
000000000000000000000010001001001000010000000000000010
000000001000000000000000001001001110000000000000000000
000000000000000001000111101101101001100011110100000000
000000000000000000000100001111111110000011010000000001
000010000000000001000000001011101101000110100000000000
000000000000000000000011111011001000101011000000000000
000000000000001111100110011101011011101000000100000000
000000000110000001100010001011111000110100010000000000
000010000000001011100000001111101111110110100100000000
000010000000001011000000000011101011100001010000000000
000000000000000001000000001111100000101001010000000000
000000000000000001000010001111000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 7 11
000000000001010111100111000101000000000000001000000000
000000001000000000000100000000100000000000000000001000
000000000000100000000000000101000000000000001000000000
000010100000010000000000000000101111000000000000000000
000000000000100000000111010001000001000000001000000000
000000000101010001000111110000101011000000000000000000
000000000010001000000111000000000001000000001000000000
000000000000000111000000000000001010000000000000000000
000010100000000000000000000001000000000000001000000000
000000000110000000000011110000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000110000000000000000000101010000000000000000000
000001100000000000000000010001000000000000001000000000
000000000000000000000011100000101101000000000000000000
000000000000100000000000000101000001000000001000000000
000000000000001111000000000000101110000000000000000000

.logic_tile 8 11
000010100001110001000111010111100000000000001000000000
000000001000000000100111010000100000000000000000001000
000000000110000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000001100001001000000000000000000000000000001000000000
000001001010110011000011100000001110000000000000000000
000001001100000000000000000001000000000000001000000000
000000100000000001000000000000101010000000000000000000
000000100000000111100000000101100000000000001000000000
000011000100010000100000000000001001000000000000000000
000000001110000000000010000001000000000000001000000000
000000000000000000000000000000101100000000000000000000
000011100000000001000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111000000000111101000010000000000000000
000000000000000000100010000001001001000000000000000001

.logic_tile 9 11
000000000000110000000011100000000000000000001000000000
000000000100000000000000000000001101000000000000001000
000000000000100000000000000000000001000000001000000000
000000000001010000000000000000001100000000000000000000
000000000001000000000000000011101000101010101000000000
000000000110110000000000000000100000101010100000000000
000000001100001000000000000011101001110011001000000000
000000000000000111000000000000101010001100110000000000
000000000001010111000000010111001001110011001000000000
000010000000000000000010110000001101001100110000000000
000000000000000011100111000011101000110011001000000000
000000000000000000100110000000101100001100110000000000
000000000000000111000011100000001000110011001000000000
000000000000011001100000000000001111110011000000000000
000000001100000000000000000111001000110011001000000000
000000000000000000000000000000001001001100110000000000

.logic_tile 10 11
000000000000010000000111110001100001000000001000000000
000000001010000000000110100000101111000000000000001000
000001101110001000000111000001100000000000001000000000
000011100000000101000010100000101100000000000000000000
000000000000000000000110100111000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000101100110110101000000000000001000000000
000000000000000000000010100000101101000000000000000000
000000000001000111100011100011100001000000001000000000
000000000000100000000000000000101000000000000000000000
000000001110000000000111000101100001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000011100101100000000000001000000000
000000000000011001000100000000101111000000000000000000
000000000000000000000010100101100000000000001000000000
000000000000000000000111110000101001000000000000000000

.logic_tile 11 11
000010100000100000000000000000000001000000001000000000
000000000001010000000000000000001100000000000000010000
000000001100000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000001000000000000000000100000000000000000000000
000000001100000000000000000000000001000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000100000000000000111100000000000001000000000
000000000110010000000000000000100000000000000000000000
000000000000011101100000000000000001000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000001010000000000000000000100000000000000000000000
000000000000100000000000010000000001000000001000000000
000000000011000000000010100000001111000000000000000000

.logic_tile 12 11
000011000001011000000011100111100000000000001000000000
000010000101111111000100000000000000000000000000001000
000000001100000111100000000001000000000000001000000000
000000000000000000100000000000001001000000000000000000
000011000000010000000000000011001000110011001000000000
000000000000110000000000000000001000001100110000000000
000000000000000111000000000101101001110011001000000000
000000000000000000100000000000001000001100110000000000
000010000001010111000000000001101000110011001000000000
000001000000100000000011100000001101001100110000000000
000000000000000000000000000111001000101010101000000000
000000000000000000000000000000100000101010100000000000
000000000001010000000111100000001000111100001000000000
000000000001110000000000000000000000111100000000000000
000000001100000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 13 11
000000000000010000000111100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111100010101101001111001111110000000000
000000000000000101000000000101011001111111110000000000
000000100000000111100110000000000000000000000000000000
000001000000000000000110000000000000000000000000000000
000000000000000101000111111101011011000000000000000000
000000000000000001000011111011101110100000000000000000
000010000000010000000000001001101110001000100000000000
000001000000000000000011111101001101010001000000000000
000000000000000000000110000111011000011100000000000100
000000000100000000000000001001001111101000000000000000
000001000001010001100110000000000000000000000000000000
000010000001100001000010110000000000000000000000000000
000000000000001000000000001000000000011001100000000000
000000001010000001000000001101001011100110010000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000001011100010001001001110000010000000000000
000000000000001011000110010001011000000000000000000100
111000000000001000000000011011101010100000000000000000
100000000000001011000011011011001001000000000000000000
010000000000000001000010010101100000010110100000000000
010000000000000101000011010000100000010110100000000000
000000000000000000000011110000000000001111000000000000
000000000000000111000011010000001000001111000000000000
000000000000000001100010000101001011000010000000000000
000000000000000000000100001101101001000000000000000000
000000000000001000000011101000000000010110100000000000
000000000000000001000000000101000000101001010000000000
000000000000000000000000011011001101001001000110000001
000000000000000000000010111111101011001110000011000011
110000100001010001000010100101000000010110100000000000
110001000000000000000000000000100000010110100000000000

.logic_tile 2 12
000001000000000000000000010000000000000000001000000000
000010000000000000000010010000001001000000000000010000
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000101100110100000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011000000001010000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000111000000000000001110000000000000000000

.logic_tile 3 12
000000001100000001100011101111101111010111100000000000
000000000000000000000111100101011001111111100000000000
111000000000000000000110010111001011100110100100000000
100000000000000111000010000011111010010110100000000000
000000000000000111000010010001011010101000000000000000
000001000000000000000010000000100000101000000000000000
000000000000000001100111000001001010000110100000000000
000000000000001001000100000000101000000110100000000000
000000000001001001000111000000001101111001000000000000
000000000000000001000100000011011110110110000000000000
000000000000001001000000001101111011101000010100000000
000000000000000101100000001001011100011000100000000000
000000000000000000000110001101011001101000000100000000
000000001110000000000010001001111011111000100000000000
000000000000000001000000000001111100000010100010000000
000000000000000001000000000000000000000010100000000110

.logic_tile 4 12
000000000000000101100011100000001000111100001000000000
000000000000000000000110000000000000111100000010010000
111000000000001011100110111111111000101111000100000000
100000000110000101100011101001011100000111000010000000
000000000000000011100111110111111011110110100100000000
000001000000000001100111000111111010010010100000000100
000000000000011001000011110111101000000110100000000000
000000000000000111000111010111111011010111000000000000
000000000000000111000010111011101011101001010000000000
000000001110000000100010000001101011101010000000100000
000000000000000000000010101111101010000111110000000000
000000000000000000000000000111111000011111110000000010
000000000000000011100110000101111000101100000000000000
000000001000101111100000000000001101101100000000000000
000000000000000111000110010101001110100011110100000000
000000000000000001100010001011011001000011010000000000

.logic_tile 5 12
000000000001000111000000000011100000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000001010000000000010111100000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000000111100000000111000000000000001000000000
000000000100000000000000000000100000000000000000000000
000000100000000111000000010101000001000000001000000000
000001000000000000100011000000001011000000000000000000
000001000000000000000000000101100001000000001000000000
000010100000000000000000000000101010000000000000000000
000000000001001001000000000001100000000000001000000000
000001000000101011000000000000101000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010001001000010010000001100000000000000000000
000000000000000000000010000001100000000000001000000000
000000000000000000000000000000101110000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000001000001000000000000000001000000001000000000
000000000000101111100010110000001011000000000000010000
111010100000000000000011100111101001101011110100000000
100001000000000000000000000111001100011111110010000000
110000000000100101000000000111101110000000000010100000
110000000001000000100010110001110000000010100000000000
000001000000000000000011100011111100000000100010000000
000000100000000000000100000001101101000000000001100000
000000000010001011100011100001111100010110100000000000
000000000000000011100000001001110000000010100000000000
000001000000000111000111000101011110101000010000000000
000010000000001001000010011101011111101110010001000000
000000000000001000000111101011000000100000010000000000
000000000000001011000010001111001100101001010010000000
000000000000000111100111100001000001001001000000000000
000000000000000000000011111111001111000000000011100000

.logic_tile 8 12
000000000001010000000000000011100000000000001000000000
000000001010000000000000000000000000000000000000001000
000000000000000000000011100011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000001100001000000001000000000
000000000000010000000010000000101111000000000000000000
000000000000000000000011100101100000000000001000000000
000000000000000001000000000000101101000000000000000000
000000000010000111010010000101000001000000001000000000
000001001010000000000000000000101011000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000010000000000000000011000001000000001000000000
000000000000010000000000000000001011000000000000000000
000000001110010001000010000111100001000000001000000000
000000000000000000100100000000001001000000000000000000

.logic_tile 9 12
000000000001100000000110000101101000110011001000000000
000001000001111001000011110000101000001100110000010000
111000001101011101000110000111101000101010101000000000
100000000000101011100000000000100000101010100000000000
010000100000000111000000000000001000111100001000000000
010001001010010000000000000000000000111100000000000000
000000000000100000000000010000000001000000100100000001
000000001011010000000011000000001000000000000010100110
000000000000000000000000000111000001101001010000000100
000000000000000000000000000101001110001001000010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000011001000000000000000000000000000000000000
010101000000100111000010101000000000001100110110000100
010010100000010000100000001001001001110011000000100010

.logic_tile 10 12
000000000000001101100000000101100000000000001000000000
000000000000000101000000000000101000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000010000000000000000000010000000000000000001000000000
000000000000000000000011110000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 11 12
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000010000
000001000000000000000000010001100000000000001000000000
000010100000000000000010010000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000010
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000010000000110000000110000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000001000000001111000110010101111000000000000000000000
000010100000000011000010001011101111001100110000000000
000000000000001001100000000101111111010000010000000000
000000000000000111000000000000111010010000010000000000
000000000000000001100011100111001100000000000000000000
000000000000000000000111110011111010000100100000000000
000000001000100011100010100000000000000000000000000000
000010100000010000000110110000000000000000000000000000
000001000000000101000111010101011001100000000000000000
000010100000000001100111001001011001000000000000000000
000000000000000000000111011011111100000000000000000000
000000000000000000000011011111101001001100110000000000
000000000000000000000010101011111101010001000000000000
000000000000001101000110110001011110000100010000000000

.logic_tile 13 12
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000001000000000000000000000000000001000000000
000000000000001101000000000000001000000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000001001100010010000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000010010000001100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000111000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000011100000010000000000000000001000000000
000000000000000000000011000000001011000000000000000000

.logic_tile 2 13
000001000000000000000000000000000001000000001000000000
000000100000000000000000000000001100000000000000010000
000000000001010000000000000111100000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000001101000010110000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000001110000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000001101000100000000001011000000000000000000
000000000000000111000111000000000000000000001000000000
000000000000000000000010110000001111000000000000000000
000000000000000011100111000000001001100110011000000000
000000000000000000000000000101001101011001100000000000

.logic_tile 3 13
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001010000000000000001000
000000000000000011100000000000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001101000000000000000000
000010100000000111100000000000000000000000001000000000
000001000000000000100000000000001011000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000011000000001110000000000000000000
000010000000000011100000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000001111000010000111000000000000001000000000
000000000000001011100000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000001100000000000000000000100000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000000000000010011100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000001000001000000000000000001000000001000000000
000001000010010000100011100000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100111000000010000000001000000001000000000
000000000011010000100011000000001111000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000011000011110000001011000000000000000000
000000000000000011100000000011000000000000001000000000
000001000000000000100000000000000000000000000000000000
000010000000000000000011100111000000000000001000000000
000001000000000000000100000000000000000000000000000000

.logic_tile 5 13
000000000000100011000000010101100001000000001000000000
000000001001000000000011010000101011000000000000010000
111000000110001011100111000000000000000000001000000000
100000000000001011000111110000001111000000000000000000
000000000000001000000011100000001000111100001000000000
000000000000000111000000000000000000111100000010000000
000110000000011001100111101101000000010000100000100001
000101000000101111000110010001101000000000000000000000
000000000000000000000111001011101110000010100000000000
000000000000100000000100000001100000000011110000000010
000000000000000000000010011111101001001101000000000000
000000000000000000000011011001011111111111000000000000
000000000000000000000011100011001011101111000100000000
000001000000000001000011111111101010000111000000000000
000000000000010111100000011001111101010100110000000000
000000000000100000000010001111111010100100110000000000

.ramb_tile 6 13
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010100000000000000000000000000000
000010001100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000111010000000000000000000000000000
000000001010100000000000000000000000000000

.logic_tile 7 13
000000000000001000000111100000001010010000000000000100
000000000000000011000100000001011101100000000001100010
111000000000000001100010110001011000101000000000000000
100000000001010101000010001001011110110110110000000000
000000000000001000000000011111101101110110100100000000
000000000010000011000011000001111110100001010000000000
000001000000000001000011110101100000000000000000100000
000010000000000111000111011101101010100000010001100000
000000000000000000000010001101111010101000000000000000
000000000000000000000011101001010000101001010000000000
000010100001010000000000011000011111100001010000000000
000001000000100000000011010101011011010010100000000000
000000000000001000000000001001111111100010110100000000
000000000000001111000000001011101110000011110000000000
000001001010011111100110011101111111110110100110000000
000000000000100001100011010001001111101001000000000000

.logic_tile 8 13
000000000001000000000000000101100000000000001000000000
000000000000010000000000000000000000000000000000010000
111001000000100000000000000111000000000000001000000000
100010000000010000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000001010000000000000000000000000111100000001000000
000000000000000000000000010000000000000000000000000000
000000001100001001000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001011011110000000000100000100
000000001110000000000000001101110000010100000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100010000000010000000000000000000000000000000
000000100001100000000000000000000000000000000000000000

.logic_tile 9 13
000000000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000011000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000001100000010110100010100101
000000000000000000000000000000100000010110100001000001
000010100001010000000000000000001010000011110010000101
000001000110100000000000000000010000000011110001000000
000000100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000111000000000000001000000000
000000001000000000000010010000100000000000000000010000
111000001100010000000000000000000000000000001000000000
100000000000000000000000000000001111000000000000000000
010000000000000000000000000111000000000000001000000000
010000000000000000000000000000100000000000000000000000
000001000000000000000000010000001000111100001010000000
000000100000000000000010000000000000111100000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000010111111100101000000000100100
000010000000000000000010100000110000101000000001000000
000000000000000000000110110000011010001100110110000100
000000000000000000000110010000011111110011000010100110
110110000000110011100110100000000000001111000000000100
110101000101110000000000000000001100001111000011100110

.logic_tile 11 13
000000000000000000000110000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
111000000000001001100000000000000001000000001000000000
100000000000000001000000000000001011000000000000000000
110000000000000000000111000111001000001100111111100011
010000000000000000000000000000100000110011000011000010
000000000000000000000110010000001000001100111110100010
000000000000000000000010100000001001110011000010100110
000000000000000000000000000000001001001100111110000100
000000000100000000000011100000001000110011000010100110
000001000000011000000000000000001001001100111111000000
000010100000101011000000000000001000110011000010100110
000000000000000000000000010111101000001100111110000101
000000000000000000000010000000100000110011000011000100
110000000001010000000000010101101000001100111110000101
010000001100000000000010000000100000110011000011100011

.logic_tile 12 13
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001110000000000000001000
000000000000000011100010100101100001000000001000000000
000000000000000000100100000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000001101100010110000001001000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000000000000000010101100001000000001000000000
000000000000000000000011100000001111000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000101000000000011100000000000001000000000
000000000000000000100010110000100000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000001000000001000000000
000000001100000000000000000000001101000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000011110000001110000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000011000000000000001000000000
000001000000100000000000000000100000000000000000000000
000001000000000000000000000000000001000000001000000000
000010000000000000000010110000001100000000000000000000
000000000000000000000010100111000001000000001000000000
000000000000000001000110110000001111000000000000000000
000000000000010001000000000000000001000000001000000000
000000000000101101100000000000001001000000000000000000
000000000000000000000011100111101000101000000000000100
000000000000001101000010000111100000000000000000100000

.logic_tile 14 13
000000001000000111000011100000000000000000001000000000
000000001100000000100100000000001110000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000000000000000001000000001000000000
000000100000100000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000100001000001000010000011100000000000001000000000
000000000000000111000000000000001001000000000000000000
000010100000000111100111100011100001000000001000000000
000001000000000000100110000000001100000000000000000000
000000000000000111100111100000000001000000001000000000
000000000000000000100100000000001101000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000111000111100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000011100000000000111100000000000001
000000000000001011100000010000000000010110100000000000
000000000000001011000011010101000000101001010000000000
000000000000001000000111010011000000010110100000000000
000000000000000011000011010000000000010110100000000010
000000010000001000000000000000011010000011110000000000
000000010000001101000000000000010000000011110000000000
000000010000000101100000011111111100100000000000000000
000000010000000000100010000101111010000000000000000010
000000010000000000000000000101011111000010000000000000
000000010000000000000000000011101001000000000000000000
000000010000001000000110010101011011000010000000000000
000000010000001101000011001001011100000000000000000000

.logic_tile 2 14
000000000000000011100110000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
111000000000000000000000010000000000010110100000100000
100000000000000000000011000001000000101001010000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000001111000000001011011100100011110100000000
000000000000000001000010001101111100000011100000000000
000000010000000001000000001111111101000001110000000000
000000010000000000000010000101011100110011110000000000
000000010000000001000110011111101110010110110000000000
000000010000000001000010000011111111101111110000000010
000000010000000001000110011001011111011100110000000000
000000010000000000000011110011101010010110100000000000
000000010000001000000110001111001101101111000100000000
000000010000001101000000001101011010000111000000000000

.logic_tile 3 14
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001110000000000000010000
111000000000000111000000010000001000111100001000000000
100000001110000000100011000000000000111100000000000001
000000000000000000000010011011111011110110100100000000
000000000100000000000011000101001001010010100000000001
000000000000001111000111100011111110111101110100000000
000000000000000111100100001011011110010100100000000000
000000010000001000000011110000000000100000010000000000
000000010000001101000010101011001011010000100000000000
000000011010001001100000000011001000101001010000000000
000000010000000001000000001101010000000010100000000000
000000110000001000000110000001100001100000010000000000
000000010010001101000000000000001011100000010000000010
000000010000000011100110000111000000101001010000000000
000000010000000000000000001101100000000000000000000000

.logic_tile 4 14
000000000000001011100110000011000000000000001000000000
000000000000000011100100000000000000000000000000010000
111010100000001001100110000000001000111100001000000000
100001001110001011000000000000000000111100000010000000
000000000000000001000110100111011101000100000000100000
000000000000000000000000000000111010000100000000000000
000100000000000011100110010011100001100000010000000000
000100000000000000000011111111001000111001110000000010
000000110001000011100000001101111110000111110000000000
000000010000101001100000001101101011101111110000000000
000000010001011000000111011001111111001111100000000000
000000011100100001000010001101011110011111110000000000
000000010000000000000000000001100000000110000000000000
000000010000000000000010000101101000001111000000000000
000110010000000000000010100011011100100011110100000000
000101010000000111000000000001011001000011010000000000

.logic_tile 5 14
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000010000000011111100000000101100001000000001000000000
000001001110101011100000000000001111000000000000000000
000000000001000000000000010111000000000000001000000000
000000000000000000000011110000100000000000000000000000
000010100001010111100000000111000000000000001000000000
000001000000100000100000000000000000000000000000000000
000000010000000000000000000001100001000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000000000000001000000001000000000
000000011110001001000010000000001110000000000000000000
000000010000000001000000000101000001000000001000000000
000000010000000001000010000000101000000000000000000000
000010010001010000000000000101100000000000001000000000
000001010100100001000010010000001110000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010000010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000010000100000000000000000000000000000
000000010100000000000000000000000000000000
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000
000000011110000000000000000000000000000000

.logic_tile 7 14
000001000000100000000000000000000001000000001000000000
000010100001000000000011100000001110000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000111000011100000101111000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000111000000000000101011000000000000000000
000000000011100000000111000001100000000000001000000000
000000000001110000000100000000101111000000000000000000
000000010000010000000000000111100000000000001000000000
000000010000000000000010100000101001000000000000000000
000000010010000000000000000001100000000000001000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000011110111000000000000001000000000
000000010000000000000010110000101101000000000000000000
000000010000100111000000000000000000000000001000000000
000000010000010000000010000000001010000000000000000000

.logic_tile 8 14
000000101111000000000000000000000001000000001000000000
000001000000000000000010000000001101000000000000001000
111000001100001001100000000000011101001100001010000001
100000000000000001000000000000011111001100000000000010
010001000000000000000110010101001000001100111100100000
010000100000100000000010000000100000110011000011100110
000000000000010000000110010101001000001100111110100010
000000000000100000000010000000100000110011000010000111
000000010000000000000000000000001001001100111110000100
000000010000000000000000000000001000110011000001100110
000000010100000000000000000000001001001100111110000010
000000111100011001000010000000001000110011000001100110
000000010000000000000000000101101000001100111110000110
000001010000000000000000000000100000110011000011100010
110000010000010000000000000101101000001100111110000000
010000111010000000000010000000100000110011000011100110

.logic_tile 9 14
000000000000000000000000000101100000000000001000000000
000001000000100000000000000000000000000000000000001000
000001000000100000000000000101100000000000001000000000
000010000000011101000010110000000000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000010010000000110110000001011000000000000000000
000000000000000101000010110101000000000000001000000000
000000001110000101100111100000100000000000000000000000
000000110000000000000000000000000001000000001000000000
000000010000001111000010110000001001000000000000000000
000010010000010000000000000011000000000000001000000000
000001010000100000000000000000100000000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000000000000000000101000000000000000000000
000000010000000000000000000011000000000000001000000000
000000010000000000000000000000001011000000000000000000

.logic_tile 10 14
000010100000010000000000000011100000000000001000000000
000001000000100000000000000000000000000000000000001000
000000001000000000000000000011100000000000001000000000
000000001100000000000000000000001110000000000000000000
000000000001001000000000000000000001000000001000000000
000000000000001111000000000000001110000000000000000000
000100000000000000000000000000000001000000001000000000
000100000000000000000000000000001101000000000000000000
000010110000000000000000000111000000000000001000000000
000001010001000000000000000000001111000000000000000000
000010110000001001100010100011100000000000001000000000
000001011100001001100110110000101110000000000000000000
000000010000000000000010100101000001000000001000000000
000000010000100001000100000000001111000000000000000000
000110010000010101000010000000000001000000001000000000
000100010000101101100000000000001110000000000000000000

.logic_tile 11 14
000000000000000000000000000111001000001100111100000101
000000001100000000000010100000000000110011000011010111
111010000001010000000000000000001000001100110110000101
100001001100100000000000000011000000110011000011100111
010000000001010000000011100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000110100000000000000010100000000000010110100011100011
000001001110000000000010100111000000101001010010100111
000000011100000001100000000111100000010110100010000101
000000010000000000000000000000100000010110100011100001
000000010001011000000000000000001000000011110011000100
000000010010010011000000000000010000000011110011100001
000010110000001000000000000000000001001111000000000101
000001010000000001000000000000001011001111000011100011
110010110000010000000000011101100000000000000010000000
010001010110000000000010011101100000101001010000100100

.logic_tile 12 14
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001010111100000000010010
000000000001010000000000000011001000010100000000000000
000000001000100000000000001011001011001000000000000000
000000000000000111100110010000000001001111000010100011
000000000000000000000011110000001101001111000001100101
000000000001000000000000000111100001010000100000000000
000001000000100001000000000000101010010000100000000000
000010010000001000000111010000011110000011110010100101
000001010000000111000011000000000000000011110010000110
000000110000010101100000010101001101000111000000000000
000000010110000000100010011111111100000011000000000000
000000010000000000000110000000000000010110100001000111
000010111110000000000110011111000000101001010011100011
000000010000001001100010000000011110000011110010000111
000000010110001001100000000000000000000011110011100111

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000101100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010101100111010101011011010110000000000000
000000000100000000000011000000001001010110000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000010010001010000000000000101011011101001010000000110
000000010000100000000000000111011011000000100000000000

.logic_tile 14 14
000000000000000000000000000000001000111100001010000000
000000001100000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010100100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001011010000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000001000000000010000000000010110100000000001
000000000000000011000011000011000000101001010000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000010
000000000001000000000000000000000000001111000000000000
000000000000000000000000000000001001001111000000000010
000000000000000000000000000001000000010110100000000000
000000000000000000000011100000000000010110100000000010
000000110000001000000000000011100000010110100000000000
000000010000001101000000000000000000010110100000000010
000000010000000101100000001011001001000010000000000000
000000010000000000100000000111011011000000000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000001001111000000000000
000000010000001101000000000000001011001111000000000010

.logic_tile 2 15
000000000001000111000111100111100000000000001000000000
000001001000001111100011110000000000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000101100011100011000000000000001000000000
000000000010000000100100000000101011000000000000000000
000010100000001000000000000011000000000000001000000000
000001000000000111000000000000101001000000000000000000
000000010000100000000010000011000000000000001000000000
000000010001000000000010000000101010000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000000101100000000000001000000000
000000011000000000000000000000000000000000000000000000
000000010000001000000000000011000000000000001000000000
000000010000000011000000000000101000000000000000000000

.logic_tile 3 15
000000000000000111100000010111000000000000001000000000
000000000000100000000010110000100000000000000000001000
000000000000000000000000010101100000000000001000000000
000000000000000000000011110000101110000000000000000000
000000000000000000000000000101100001000000001000000000
000000001000100000000000000000101100000000000000000000
000010100000001111100111110001100000000000001000000000
000001000000000111000011100000101110000000000000000000
000000010001000000000000000111000000000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000101100000000000001000000000
000000011100000001000000000000001110000000000000000000
000000010000000000000000010001000000000000001000000000
000000010000000001000011010000000000000000000000000000
000010110000000000000000000000000001000000001000000000
000001010000000000000000000000001010000000000000000000

.logic_tile 4 15
000000000000000000000000000011100000000000001000000000
000000000000100111000000000000000000000000000000001000
000000000000010111100111110111100001000000001000000000
000000000000100000000011100000101101000000000000000000
000000000000001000000000000101000000000000001000000000
000000000010001111000011110000001000000000000000000000
000000000000001000000000000001000001000000001000000000
000000000000001111000000000000001001000000000000000000
000001010000000000000000000101000000000000001000000000
000000110000000000000000000000101000000000000000000000
000000010000000001000010000001000001000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000101100000000000001000000000
000001010000000000000000000000001000000000000000000000
000010010000010000000010000001100000000000001000000000
000001010000000000000000000000100000000000000000000000

.logic_tile 5 15
000000000000000000000000000101100000000000001000000000
000000001000000000000000000000000000000000000000010000
111001001000001111000110010001100000000000001000000000
100010000000001011000010000000000000000000000000000000
000000000000000000000111100000001000111100001000100000
000000000000000001000100000000000000111100000000000000
000010000000001000000111010000000000000000000000000000
000001000000001111000011010000000000000000000000000000
000010010000000000000000000001101011011100110000000000
000000010000000000000000001101101110010110100000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000010000000000000000000000000000000
000000110001000000000000001000011011000000010010000000
000001010000000000000000001101011101000000100000000010
000000010000011111100011101111111001110110100100000000
000000011110100001100000000111111000100001010000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011101010000000000000000000000000000000
000011001111010000000000000000000000000000
000000000100000000000000000000000000000000
000001000010100000000000000000000000000000
000010000001010000000000000000000000000000
000011100000100000000000000000000000000000
000000110000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000010000000000000000000000000000
000000011110100000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000010010111010000000000000000000000000000
000011111101100000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000101100001000000001000000000
000000000000100000010000000000001011000000000000010000
000010100000011001100000000111000000000000001000000000
000011101111111001100000000000000000000000000000000000
000000000001000000000110000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000001000000111000000111000000001100000010100000100010
000010001100110111000000000011000000000001010000100011
000000010000011101100110100000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000010110100000000000000000000000000000000000000000000
000001010100000000000000000000000000000000000000000000
000000110001000001000000000001101101010000000010000100
000000011110000000000000000000011000010000000000000000
000110010000000000000000000101000001100000010010000110
000001110000000000000000001011101000000000000000100000

.logic_tile 8 15
000000000000001001100000000000001000001100111110100100
000000000000000001000000000000001000110011000001110011
111000100000100101000000000000001000001100110110100001
100001000000010101000000000000001000110011000011000100
110000000000000000000110000000011010000011110010100011
010000000000000000000000000000010000000011110011100101
000000000001011000000010101101100000000000000000100000
000000001010000001000010101101100000101001010000000000
000000010000000101100000011001011000000000100000000010
000000010000000000000011110001001000000000000000000000
000000110000000000000000010000000000000000000000000000
000001010000001111000011010000000000000000000000000000
000000010000000000000000001011011010001001010000000000
000000010100100000000000001011001011101001010000000010
110010010000000000000000000000000000000000000000000000
010001110001010000000000000000000000000000000000000000

.logic_tile 9 15
000000000000001000000000000111100000000000001000000000
000000000000000101000000000000100000000000000000010000
000000000001000000000000000000001000001100000000000000
000000000000100000000000000000001111001100000000000000
000000000000000000000000000000000000001111000010100011
000000000000000000000000000000001000001111000011100101
000011000000000000000000001000000000010110100011000000
000000001110000000000000000111000000101001010011100111
000000010000000000000000011000000000010110100010000101
000000010000000000000010011111000000101001010011100110
000000011010010000000000000000001100000011110010000111
000000010000100000000000000000010000000011110011100010
000000010000100000000110011000000000010110100010000111
000000010001010000000110100111000000101001010001100111
000001010000101001100110000111000000010110100010000111
000010010000001001100110100000100000010110100011100011

.logic_tile 10 15
000001000001010000000011110001000000000000001000000000
000010100000100000000010100000101001000000000000010000
000010100001010000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001010000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010100001010000000000000000000000000000000000000000
000000001010000000000010110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000010010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000010110101100000000000001000000000
000000000000000000000011010000000000000000000000001000
000010000001001011100000000101100000000000001000000000
000000000000001001000010100000000000000000000000000000
000000001110000000000000010101100000000000001000000000
000000000000000000000010010000101001000000000000000000
000010000001000101000110010001100001000000001000000000
000000000110000101000110010000001000000000000000000000
000010010000000000000000000000000001000000001000000000
000000010000000000000000000000001011000000000000000000
000000010000000000000000000001000000000000001000000000
000000010100000000000000000000101011000000000000000000
000000110000000000000000000000000001000000001000000000
000001010000000000000000000000001001000000000000000000
000100110000010000000000000001000000000000001000000000
000000010110000000000000000000101001000000000000000000

.logic_tile 12 15
000000000000010111100000000000000001000000001000000000
000000000000100000100000000000001100000000000000001000
000010100001000000000010100111100000000000001000000000
000000000110000101000000000000001000000000000000000000
000000001110000111100000000101100000000000001000000000
000000000000000000100010100000100000000000000000000000
000010100001010000000000000001100000000000001000000000
000000001010000000000010100000001000000000000000000000
000001010000000000000000000001100000000000001000000000
000010110000000000000000000000101010000000000000000000
000010010001011000000000010101000000000000001000000000
000000010000001001000010010000001011000000000000000000
000000010000000000000110000001000001000000001000000000
000000010000000000000100000000001101000000000000000000
000000110000000001100000000111000000000000001000000000
000000010000000000100000000000100000000000000000000000

.logic_tile 13 15
000001000000100111100000000000000000000000001000000000
000000100001000000100000000000001101000000000000001000
000000000001000000000000000011100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000111100111100000000000001000000000
000000000000000000000100000000000000000000000000000000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000010000100000000000000111000000000000001000000000
000000010001000000000011100000101110000000000000000000
000000010000000001000110010101000001000000001000000000
000001010000100000000110010000101100000000000000000000
000000010000000001000111010001000000000000001000000000
000000010000000000000010010000000000000000000000000000
000000110001001000000000000111000000000000001000000000
000000010110101001000000000000100000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000111100111100011100001000000001000000000
000001000000000111100000000000101010000000000000000000
000000000001000000000000000000000001000000001000000000
000000000000100000000000000000001010000000000000000000
000000000000000111100000000011000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000010000000000000000000001100001000000001000000000
000000010000000111000000000000101000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000001111000010010000001000000000000000000000
000000010000000000000000000111100001000000001000000000
000000010000000000000000000000101000000000000000000000
000000010000000001000000000011100000000000001000000000
000000010000000000100011110000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000111100111100011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000000000000000001000000001000000000
000000000000000111000000000000001111000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111100011100101100000000000001000000000
000000000000000000000111110000100000000000000000000000
000000100000000000000000000101100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000010000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000010000000001000000000000000000000

.logic_tile 2 16
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000001000000010000011001001010100000000000000
000000000000001111000000001101001000000100000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001000000000000000010000
111010000000001000000000010000000000000000001000000000
100001000000000111000011010000001010000000000000000000
000000000001000000000000011011001001010100000000000000
000001000000001111000010101011101001000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010011001001000010000000000000
000000000000000000000010101101111010000000000000000100
000000000000001000000000000111101110010100000110000001
000000000000001011000000000000100000010100000000100100
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000011000000000000001000000000
000000000000001111000011110000000000000000000000010000
000001000100000111000000000101100000000000001000000000
000010001110000000100000000000000000000000000000000000
000000000000001111100010001011101000000100000000000000
000000000000001111100100001101001111001100000000000000
000000000000010111100110000000000000000000000000000000
000000001010000000000011110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001000001100000000101011111001000000000000100
000000000000100000000000000101011111000000000000000000
000000100000000000000111101111101010000000000010000000
000000000000000000000000001111101000010000000000000000
000010100000000000000010101001001011001000000000000000
000000000000000000000010000001111011000000000000000000

.logic_tile 5 16
000000100000000000000000010111000000000000001000000000
000000001000000000000011000000100000000000000000001000
000000001000011000000000000000000000000000001000000000
000000001100001111000000000000001110000000000000000000
000000000000001000000000010101000001000000001000000000
000000001100000111000011000000101100000000000000000000
000000000001000000000000000001000000000000001000000000
000000000001111111000011110000101010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001001000000000000000000
000010000110000000000000000001000001000000001000000000
000001101100001001000000000000101011000000000000000000
000000000000000000000000000101000001000000001000000000
000001000010000001000010000000101000000000000000000000
000010000001110000000000000000000001000000001000000000
000001101110110000000010010000001111000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000001000011100011110001100000000000001000000000
000000000000000000000010010000000000000000000000001000
000001000001010111000000000000000000000000001000000000
000010000000100000000000000000001001000000000000000000
000000000000001011100000000011100000000000001000000000
000000000000001111000000000000100000000000000000000000
000011100010000000000111100101100000000000001000000000
000001000000010000000000000000101101000000000000000000
000000000000000000000010000111100000000000001000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000111000101000000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000011100001000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000001111000000000000100000000000000000000000

.logic_tile 8 16
000000000000000000000111000000000001000000001000000000
000000000000000000000110100000001011000000000000001000
000011000000101001100110000101100000000000001000000000
000000000000001001100100000000000000000000000000000000
000000000000000000000110000001100000000000001000000000
000000001000000000000100000000000000000000000000000000
000010101001010001000010010000000001000000001000000000
000000000000010000000010010000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000011000100000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000001000000000000001000000000
000000001010000000000000000000101001000000000000000000
000001000000010000000000000001100000000000001000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 9 16
000001000000000000000010100000000001000000001000000000
000010100000000000000010100000001010000000000000001000
000010101000000101000000000101000001000000001000000000
000000000100000101000010100000101000000000000000000000
000000000000000000000010000101100001000000001000000000
000000000000000000000000000000101011000000000000000000
000010100010110011100010100101000000000000001000000000
000000000110000000000010000000101001000000000000000000
000000000000000000000000010101100001000000001000000000
000000000000000000000010010000101001000000000000000000
000000100100000000000000000011000000000000001000000000
000011000110010000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000011000000000000000000000001000001000000001000000000
000000000000000000000000000000101011000000000000000000

.logic_tile 10 16
000000000000000000000010000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000010000010110000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000001000000100000000111010111100000000000001000000000
000000100001010000000111110000000000000000000000000000
000010000000000111100000010011100001000000001000000000
000000000100010000000011000000101011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101011000000000000000000
000000100000010000000000000011101000111101010000000000
000001000100000111000010000000000000111101010011100001
000001000000000000000000000000000001001111000010100011
000000100000000000000000000000001010001111000011000111
000010001100010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000101000000000000001000000000
000000000100000000000000000000000000000000000000010000
000000100000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000001000010
000001000000101000000000000000000000000000000000000000
000000101011001111000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000010000
000000100001000000000000000111001000111100001000100010
000001000110100000000000000000100000111100000000000000
000000000000000000000000000011101000101000000000000000
000000000000000000000000000000000000101000000000000001
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010001100000000000001110110000000000000000
000000000000000000000010000000001101110000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000111000000000101001000111100001000100001
000000000000000000000000000000100000111100000000010100
000000000000000000000000000111001000010100000000000000
000000001000000000000000000001101100010000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000001010000111000000000001000000000000001000000000
000000000000000000100000000000000000000000000000010000
000000101110000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000111100000010101000000000000001000000000
000000000000000000000011100000100000000000000000001000
000010100000000000000000000000000001000000001000000000
000001001100000000000000000000001011000000000000000000
000000000000000000000010010000000001000000001000000000
000000000000000000000111000000001011000000000000000000
000010100000000111000011100101100000000000001000000000
000001001100000000000111110000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000001000000000111000001000001000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 17
000000000000001000000000010000000001000000001000000000
000000000000001111000011110000001010000000000000001000
000000001010001000000000000001000000000000001000000000
000000000000001011000000000000001111000000000000000000
000000000000000000000111100111000000000000001000000000
000000000000000000000110010000101011000000000000000000
000000000000001111100111100001000000000000001000000000
000000000000001111000100000000101111000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000010000000001010000000000000000000

.logic_tile 4 17
000000000000000000000111100000000001000000001000000000
000000000000000000000111100000001010000000000000001000
000010000000000000000000000011100000000000001000000000
000001000000000000000000000000101001000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000010000000101001000000000000000000
000000000000001111100000000001000001000000001000000000
000000000000001011100011100000101101000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000010000000001110000000000000000000
000000000000000000000011110000000000000000001000000000
000000000000000000000110110000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000010001000000000011000000000000001000000000
000000000000100000000011110000100000000000000000000000

.logic_tile 5 17
000000000011001000000111000001100000000000001000000000
000000000000001111000000000000101100000000000000010000
000000000001010111100010000111100000000000001000000000
000000001110100000100100000000000000000000000000000000
000000000000000000000000001011101000011100000000000001
000000000000000000000011101111101000111100000010000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000010100000000000000110000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000001111001000000000000000000010
000000000010000000000010000101111101000001000000000000
000010000001010111000110000000000001100000010000000010
000001000000100000100100001101001000010000100010000010

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000010100000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011001000000000000000000000000000000000
000011000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011101000000000000000000000000000000000
000011000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000101000000000000001000000000
000000000000000000000010010000001001000000000000010000
000000000000000000000111100101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000111000000000000000000111100000000000000
000000000000000111000000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000000000000000000000000000111011000000000000000000001
000000000000001111000010001011111100000001000001000000
000001000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 8 17
000000000000001011100000000001100001000000001000000000
000000000000001111000000000000101100000000000000010000
000001000001000000000011100001000000000000001000000000
000010001010100000000000000000000000000000000000000000
000000000000000000000010000000001000111100001000000000
000000000000000000000010000000000000111100000000100000
000010100000010000000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000101011010000100000000000000
000001001101000000000000000001111011000000000000100000

.logic_tile 9 17
000000000000000000000000000101100000000000001000000000
000000001100000000000000000000100000000000000000010000
000000100000000000000000000000001000111100001000000000
000011000000010000000000000000000000111100000001000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000000000110010000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000011000100000000000000000000000000000000000000000000

.logic_tile 10 17
000000001110001000000011100000000001000000001000000000
000000000000001111000000000000001010000000000000001000
000000100000100000000000000101100000000000001000000000
000001000110000000000000000000101111000000000000000000
000001000000100000000010000000000001000000001000000000
000000100001000000000000000000001100000000000000000000
000011100000000001000010000000000000000000001000000000
000000001010000000000000000000001001000000000000000000
000000001110000001000000000111100000000000001000000000
000000000000000000000000000000001111000000000000000000
000010100100000000000000000001000000000000001000000000
000010000000000001000000000000001111000000000000000000
000000000000000000000011100011000000000000001000000000
000000000000000000000010000000001111000000000000000000
000000100010010000000000000101000000000000001000000000
000001000110000001000000000000101111000000000000000000

.logic_tile 11 17
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000111000011000000000000001000000000
000000000000000000000011100000100000000000000000000000
000010000000010001000011100101000000000000001000000000
000000000110010000000000000000001011000000000000000000
000000000000000001000010000101000000000000001000000000
000000000000000001000000000000101100000000000000000000
000010100001010000000000000101000000000000001000000000
000000000100000000000000000000101011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000010000000010000000000000000001000111100001000000000
000000001000000000000000000000000000111100000000000000

.logic_tile 12 17
000000000000101011100011100101100000000000001000000000
000000000001001011000000000000000000000000000000001000
000000100000011011100000010001100000000000001000000000
000001000000001011000011000000100000000000000000000000
000000000000000011100111010000000000000000001000000000
000000000000000000100111000000001010000000000000000000
000000000000011000000000000001100001000000001000000000
000000001010000011000000000000001000000000000000000000
000000000000100000000000000000000000000000001000000000
000000000001000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000110000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101000000000000000000000
000001100010100000000000000000000000000000001000000000
000001000000000000000000000000001011000000000000000000

.logic_tile 13 17
000000000000001101000111000101000000000000001000000000
000000000000000011000000000000100000000000000000001000
000000000000000111100111100001000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000000000000010001100000000000001000000000
000000001100000101000011010000000000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000110010000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000001000000000111001000100000000000000010
000001000110000000100000000101001111000000000000000000
000000000000000101000000010001001110101000000000000010
000000000000000000100010010000010000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000010000
111000000001010000000000000000001000111100001000000000
100000000000100000000000000000000000111100000000000000
010000000000000000000010001011011101000010100000000000
110000000000001001000000000111101100000001000010000000
000010000001010111000111101111011111111011010000000000
000001000000100000100100000011101110110111110000000000
000000000001000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000000000000000000100100000000
000000000000000101000000000000001111000000000010000000
000000000000000000000110101011111110111101010000000000
000000000000000000000010001101000000111111110001000000
010000000000001001100000001111100000000000000000000000
110000001110000101000000000111001101000110000000000001

.logic_tile 3 18
000000000000000001000000000001100000000000001000000000
000000000000000000000011110000000000000000000000010000
111000000000001111100000010001100000000000001000000000
100000000000001111100010000000000000000000000000000000
010010100000000101100110110111001000010100000000000000
110001000000000000000011000101101001001000000000000000
000000000000001001100000000001100000101001010000000000
000000000000000001000000001101100000000000000000000000
000000000000000111000000010011011110101000000000000000
000000000000000000000010000000010000101000000000100000
000000000000001000000000000000000000100000010000000000
000000000000000101000000000001001100010000100000000000
000000000000000000000000001111011110001011000000000000
000000000000000000000010000011101101000011000000000000
010000000000001000000000000000000001000000100100000000
110000000000000011000010000000001010000000001000000100

.logic_tile 4 18
000000000000001000000000000000000001000000001000000000
000000000000001011000011100000001000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000111000000000000001010000000000000000000
000000000000000001000000000011101000000100000000100000
000000000000000000000000001001001000001100000000000000
000000000001011001000000000000000000000000000000000000
000000001110000111000000000000000000000000000000000000
000000000000000001000010000011001101000000000000000000
000000000000000000000000000101101010000001000000000000
000010000001010001100000000101011010000000000000000000
000001000000000000000000000011001101000000100000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000011100000000000001000000000
000000000000000000000011100000100000000000000000001000
000010100000010000000111100000000001000000001000000000
000001000000000000000100000000001100000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000100001010000000000000000000000000000001000000000
000001000000100000000000000000001110000000000000000000
000000000001000000000000000001100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000100001000001000111000000000001000000001000000000
000001000000100001000010000000001110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000001000000000000101001000000000000000000
000010101110010000000000000000000001000000001000000000
000000001010000001000010000000001111000000000000000000

.ramt_tile 6 18
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000100000000000000000000000000000
000000001011010000000000000000000000000000
000010100001010000000000000000000000000000
000000001011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001101001010000000000000000000000000000

.logic_tile 7 18
000000000000000000000000010000000000000000000000000000
000000000000001101000010010000000000000000000000000000
000000000110000111100111100000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000001011111000100000000000000000
000000000000000000000000001101101000000000000000100000
000000000000000000000010100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011101000110110100000000000
000000001100000000000000001001111011111000100000100000

.logic_tile 8 18
000000000000000000000010000001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000010001000000000000000001000000001000000000
000000001010000000100000000000001000000000000000000000
000000000000000011100010010000000001000000001000000000
000000000000000000000011010000001011000000000000000000
000000000000010001000010000000000000000000001000000000
000010000000000000000000000000001101000000000000000000
000000000000000001000010000101000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000000000000000000001000000000
000010000110000000000000000000001100000000000000000000
000001001100000000000000000000000000000000001000000000
000000100000000000000000000000001010000000000000000000
000000000101010000000000000101100000000000001000000000
000000001010000000000000000000001011000000000000000000

.logic_tile 9 18
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001110000000000000001000
000010100000000000000111100001000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001011000000000000000000
000001000000000000000111110111000001000000001000000000
000000000100000000000111100000101001000000000000000000
000001000000000111000000000001100001000000001000000000
000010100000000000000000000000101100000000000000000000
000000000000000001000011100101100000000000001000000000
000010000100000111100000000000101100000000000000000000
000000000000000000000111100011100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000100001100001000000000101100001000000001000000000
000001000000100000000000000000101011000000000000000000

.logic_tile 10 18
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000011100000000000000111000101101000010100000000000010
000000000100000000000100000011100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000110000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000100111100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000010010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000011100111010000000001000000001000000000
000000000000000000100011010000001000000000000000001000
000010000001001000000000000101000000000000001000000000
000000001010100011000011100000000000000000000000000000
000000001110000011100010000101000000000000001000000000
000000000000000000000010000000101011000000000000000000
000010000000000000000000000101000000000000001000000000
000000000110000000000000000000101000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000010000010100001000000000001000000000000001000000000
000000000110000000000000000000100000000000000000000000

.logic_tile 12 18
000000000000000111100111010001000000000000001000000000
000000000000000000100010000000000000000000000000010000
000000000001010000000000000000001000111100001000000000
000000000100000000000000000000001001111100000000000010
000000000000000000000000000111001000000000000000000000
000000000000000000000000000011000000010100000000000000
000010100000000000000011100000000000000000000000000000
000010000000000001000010000000000000000000000000000000
000000001110000000000000001101101111011101000000000000
000000000000000001000000001101111110111110100000000000
000000100001000001000000001001011101010110100000000000
000001000000100000000010000011111010111111010000000000
000001000000000000000000000000000000000000000000000000
000010100000001101000010000000000000000000000000000000
000000000001000101100000000000000000000000000000000000
000000000100100000100000000000000000000000000000000000

.logic_tile 13 18
000000000000000011100000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000001000000000000101111010110011001000100000
000000000000001111000011100000101011001100110000000000
000000000000000001000000010101000001000000001000000000
000000000000000000000011110000101001000000000000000000
000000000000000011100011100101000000000000001000000000
000000000000000001000010100000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000110000000000000000000001100000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001000111100000000100100
000000000001000000000000000000001001001100000000000000
000000000000000000000000000000001011001100000000000000

.logic_tile 14 18
000000000000000011100111000000000000000000001000000000
000000000000000000000100000000001100000000000000001000
000000000000000011100000000101000001000000001000000000
000000000010000000000000000000101100000000000000000000
000000000000000001000010000011100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000010000000001000000000000000000000
000000000000000001000000000001000001000000001000000000
000000000000000001000000000000101110000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000011100000000111100001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000010110000001111000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000111100000000011100001000000001000000000
000000000000000000100010100000101010000000000000000000
000000000000000111100011100111100001000000001000000000
000000000000000000100110000000101100000000000000000000
000000000000000000000010100011100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000101000011100111000000000000001000000000
000000000000000000000100000000100000000000000000000000

.logic_tile 2 19
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000000000101100000000000001000000000
000000000000001111100000000000101011000000000000000000
000000000100001000000000000001100000000000001000000000
000000000000000111000010110000000000000000000000000000
000000001100000000000010010001100000000000001000000000
000000000000001101000011010000000000000000000000000000
000000000000100000000000000000000000000000001000000000
000000000000000000000010110000001101000000000000000000
000000000000100000000000000111100000000000001000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001011000000000000000000

.logic_tile 3 19
000000000000001011100111000000000001000000001000000000
000000000000001111100000000000001001000000000000001000
000000000000011000000111110001000001000000001000000000
000000000000101111000111110000001110000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000001110000000000000000000
000010100000001000000000000111100001000000001000000000
000000000000000111000000000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000100000000000000000001100000000000001000000000
000000001110000000000000000000000000000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000000000000000000000001000000000
000000001110000001000000000000001000000000000000000000

.logic_tile 4 19
000000000000000000000000010111000000000000001000000000
000000000000000111000011110000100000000000000000001000
000000000000011111100000000000000001000000001000000000
000000000000001111000000000000001111000000000000000000
000000000000000000000111110101000000000000001000000000
000000000000000111000111000000001001000000000000000000
000000000001000000000010000001000001000000001000000000
000000000000100000000000000000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001011000000000000000000
000010000000000000000000000101000000000000001000000000
000000000000000000000010000000100000000000000000000000

.logic_tile 5 19
000100000000000000000111010001100001000000001000000000
000100000000000000000111010000101011000000000000010000
000000000000001111100111000001100000000000001000000000
000000000000001011000100000000000000000000000000000000
000000000000001000000111001101101001011100000010000000
000000000000000111000000001111001110111100000000000000
000000000000001000000010001111001001010000000000000000
000000000000000111000000000001011010000000000010000000
000000100000000000000000001101001000001000000000000000
000001000000000000000000001111011011000000000000000100
000000100001010000000111000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110001000000001001001000000000000
000000000000000000100000000001001101000110000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100101000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000001001110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100010000000000000000000000000000000
000000000101000000000000000000000000000000

.logic_tile 7 19
000000000000000011100000001001000000000000000000000000
000000000000001001000000000101000000010110100001000100
000001001000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000111000011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000110100001001011010000000000000000
000000000100000000000000000101001101000000000000000001
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000

.logic_tile 8 19
000000000000000011100011100001000001000000001000000000
000000000000000000100000000000001001000000000000010000
000001000101010011100011100000000001000000001000000000
000000000000100000000011100000001001000000000000000000
000010100000001111000010001011001000000100000000000001
000001000000000101000010001101101010000000000010000000
000000000000001011100010010011011101000000000010000000
000000000000000011100011001001001010100000000000000000
000000000000001101100111100001101011001000000000000000
000000000000001101100100001101011110000000000000000000
000010000000001000000000000011100001100000010000000000
000001000000000001000000000101001111000000000000100000
000000000000000000000110101001001100000000000000000100
000000000000000000000100000101101111000000010000000000
000010000000000011000000010111011011000000010000000001
000000000000000000000010000011101011000000000000000100

.logic_tile 9 19
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001111000000000000010000
000010100000100111100000010001100000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000111000000000111101000000100000000000000
000000000000000000100000000101101110000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000

.logic_tile 10 19
000000000000000000000111000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000001000010000111000111000101100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000011100001100000000000001000000000
000000000000000000000010000000101011000000000000000000
000000100001001011100111000101000000000000001000000000
000001000110100011000000000000101001000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001010000000000000000000
000000000001100000000000000101000001000000001000000000
000000000000100000000000000000101000000000000000000000

.logic_tile 11 19
000000000000100000000000000111101000000011100000000000
000000000000010000000011110111001001000001010000010000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010001101000000000000000000000000000000000000

.logic_tile 12 19
000000000000000111000000010001000000000000001000000000
000010100000000000000011110000000000000000000000001000
000001100001011111000000000001000000000000001000000000
000001000000001011000000000000101100000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000000000011110000101001000000000000000000
000000000001000011100000000001000001000000001000000000
000000001010100000000000000000101000000000000000000000
000000000000000011100110100101000001000000001000000000
000000000000000000100100000000101110000000000000000000
000000000001010000000000000101100000000000001000000000
000010001010010000000000000000001011000000000000000000
000000000000000000000000010000000001000000001000000000
000000001000000000000011000000001000000000000000000000
000000000001010101100000000000000000000000001000000000
000000000000010000100000000000001111000000000000000000

.logic_tile 13 19
000000000000000000000000010011001110100000010100000010
000000000000001001000011001001111101101000011000000000
111000000101010111100010100000000000000000000000000000
100000000000001001000000000000000000000000000000000000
110001000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000001010000000011101111101011000011010000000000
000000001110000000000100001001011111000011000000000001
000000000110000000000111011011111101010110110000000000
000000000110000000000111000111101100010110100000000000
000000000000011101100010101000001100110000100100000000
000000000000001001100100000111011101110000011010000000
000000000000000000000010011001100000000000000000000000
000000000000000000000010101101001000001001000000000000
010000000000001001100000010000000000000000000000000000
010000000000000001100010000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000011100000001000111100001000100001
000000000000000000000000000000001010111100000001100000
000000000000000000000000001000001000101000000000000000
000000000000000111000000001011000000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000001101000111100001000000000
000000000000000000000000000000100000111100000010010000
111000000000000000000111100000001000000011110100100000
100000000000000111000100000000000000000011110000000000
110000000000000000000000001000000000010110100000000000
110000000000000000000000001111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000001000000010000000000000000000000000000000
010000000000000111000100000000000000000000000000000000

.logic_tile 2 20
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001111000000000000010000
001000001100000000000110000000001000111100001000000000
100000000000000000000000000000000000111100000000000000
000010000000000000000000001000000000010110100000000001
000000000000000000000000001101000000101001010000000000
000000000000000111100010000000000000010110100000000000
000000000000000000100000001011000000101001010000000000
000000000000000000000010000111100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000011110000000000000011110000000000
000000000000000000000110000001100001110110110000000000
000000000000000000000000000000101101110110110000000100
010000000000000011100000000001000000000000000100000000
110000000000000000100010000000000000000001000100000000

.logic_tile 3 20
000000000000101000000000000001100000000000001000000000
000000000000000011000011110000000000000000000000010000
111000000000000111100000010001000000000000001000000000
100000000000000000000010100000000000000000000000000000
010000000000000101100010000000001000111100001000100000
010000000000000000000000000000000000111100000000000000
000001000001010000000011110111111000101011010000000000
000000100000100000000111000000011101101011010000000000
000000000010000000000110100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000111111010101101010000000001
000000000000000000000000000000111110101101010000000000
000000000001000000000000000101111110101101010100000000
000000000000101111000000000101111011111111110010000000
000000000000010001100010010000000000000000000000000000
000000000000100000000011000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000011000001000000001000000000
000000000000000000010011100000001000000000000000010000
111000000000001000000000000101100000000000001000000000
100000000000000011000000000000000000000000000000000000
010000000000000000000110110000001000111100001000000000
110001000000000000000011100000000000111100000010000000
000010100000000111100000000000001000000100000110000001
000001000000000000100000000000010000000000000000000000
000000000000000001000000000101000001001100110000000000
000000000010000000000000000000101110110011000000000001
000001000001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000010000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001110000000000000001000
000000000000000011100000010000000000000000001000000000
000000000100000000000011000000001111000000000000000000
000000000000001000000000000111100001000000001000000000
000000000000001111000000000000001010000000000000000000
000000000001110011100000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001001000000000000000000
000010100001000000000000000001100001000000001000000000
000000000100100001000000000000101000000000000000000000
000000000000000001000010000101000000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000010000000000000111000001000000001000000000
000000000000000001000000000000101000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000001000000000010101100000000000001000000000
000000000000001111000011110000100000000000000000001000
000000000000010000000000000001100000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000000000111000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000010001000000000001000000000000001000000000
000000000000100000000011100000101101000000000000000000
000000000000000000000010000011100000000000001000000000
000000001000000000000000000000100000000000000000000000
000000000000000000000011100001000000000000001000000000
000000000000010000000100000000000000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000111000000000000101010000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000111000000000000001110000000000000000000

.logic_tile 8 20
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001010000000000000001000
000000000000000011100010000000000001000000001000000000
000000001011000000000100000000001001000000000000000000
000000000000000001000000000101100000000000001000000000
000000001100000000000000000000100000000000000000000000
000001000000100001000010000101100000000000001000000000
000010100000000000000010000000100000000000000000000000
000000000000000001000000000001000000000000001000000000
000000001010000000000000000000101010000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000011100000000001000001000000001000000000
000000000000000000000000000000101110000000000000000000
000001000001010001000000000000000000000000001000000000
000010000000000000000000000000001100000000000000000000

.logic_tile 9 20
000000001110100000000000000101100000000000001000000000
000000000001010000000000000000000000000000000000001000
000000000001011000000000000101000000000000001000000000
000000000110000011000000000000101100000000000000000000
000000001100000011100010000011100000000000001000000000
000000000000000000100000000000001011000000000000000000
000000100001010000000111000101100000000000001000000000
000001001010000001000010000000100000000000000000000000
000000000000000101100110100011000000000000001000000000
000000000000000000100100000000100000000000000000000000
000000100100000101100000000001100001000000001000000000
000001000000000000100000000000001011000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000101000000000000001000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 10 20
000000000000100000000110000000000001000000001000000000
000000000001000000000000000000001100000000000000010000
000000000001010011100000000000001000111100001000000000
000000000000000000100000000000000000111100000000000000
000000000000000011100010000001111110000000000000000000
000000000000000001100000000101011011100000000000000000
000010000000000001000010000101101111000000000000000000
000000000000010000000010001011011011001000000000000000
000001000000100000000010001111001001010000110000000000
000010100001000000000000000111111111110000110000000000
000010000010001000000000000101100000000000000010000100
000000000100001101000000000101100000010110100001100000
000001000000000000000010010000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000010000000010001100110100000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 11 20
000000000000000000000111100000000001000000001000000000
000000001010000000000100000000001011000000000000001000
000010100000001111100011100000000000000000001000000000
000000000000001111100000000000001100000000000000000000
000000000100000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100111000111100001100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000111000000000000000000000000001000000000
000000000000000111100000000000001100000000000000000000
000010000000010000000000000001100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000001010000000000001111001000000000000000000000
000000000000001111000000001001000000101000000000000000

.logic_tile 12 20
000000000000000111100000000000000000000000001000000000
000000000000001101100010110000001111000000000000010000
000000100001010001100000000000001000111100001000000000
000001000100000000000000000000000000111100000000000000
000000000000000000000000001011001111000110100000000000
000000000000000000000010110111111010001001000000000000
000000100001000001100000010000000001000110000000000000
000001000000100001000011110001001011001001000000000000
000000000000000101000110010111111110010111110010000000
000000000000000000000010000001010000111111110000000000
000000000000010000000000001000011110101000000000000000
000010001010000101000010010101010000010100000000000000
000000000000000000000010000101001101000011010000000000
000000000000000000000010001011101101000001010000000000
000000000000000101000111100011101001000000010000000000
000000000100000101000010100000011000000000010010000000

.logic_tile 13 20
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000001000000000000101010000000000000000000
000010000000000001000000000111100000000000001000000000
000000001010000000000000000000100000000000000000000000
000000000000000000000111000011000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000001000000000111000101100000000000001000000000
000000000000100000000110000000001111000000000000000000
000000000000000000000010000111000000000000001000000000
000000000000000111000010000000000000000000000000000000
000010000000000000000010000000000000000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000001000111100011000000000000001000000000
000000000000000001100100000000100000000000000000001000
000000000000000000000000000111001110001100111000000000
000000000000000000000000000000010000110011000000000000
000000000000000000000111100001001000001100111000000000
000000000000000000000100000000101000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000011100001001000001100111000000000
000000000000000000000100000000001011110011000010000000
000000000000000000000010100011101000001100111000000000
000000000000001001000010100000001001110011000000000000
000000100000000111100011100011101000001100111000000000
000001000000000000000100000000101011110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000101000000000000101110110011000000000000

.logic_tile 2 21
000000000000000011100110100101100001000000001000000000
000000000000000111000010000000001000000000000000001000
000000000000000101100111010101000000000000001000000000
000000000000000101000111010000001010000000000000000000
000000000000001101100111010101000000000000001000000000
000000000000000011000010100000101000000000000000000000
000000000000001111100110110001100000000000001000000000
000000000000000011100010100000101001000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101001000000000000000000

.logic_tile 3 21
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000000000000000000000001000
000000000000000000000111110000000000000000001000000000
000000001010000000000011110000001011000000000000000000
000001000000000111100111110001100000000000001000000000
000000000100000000100111110000101110000000000000000000
000001000000001000000000000001100001000000001000000000
000000100000001111000000000000101110000000000000000000
000000000000100000000000000000000000000000001000000000
000000000001000000000000000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001010001000010000111100000000000001000000000
000000000000000000000000000000001111000000000000000000
000001000000000000000000000101000001000000001000000000
000000100000000001000000000000101110000000000000000000

.logic_tile 4 21
000000000000000000000011100101100001000000001000000000
000000000000000000000010010000101011000000000000001000
000010000000000111100000000111000001000000001000000000
000001000000000101100000000000101000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000111110111100001000000001000000000
000000000000000000000011100000001110000000000000000000
000000000000000001000010010011000001000000001000000000
000000001010000000000011010000001111000000000000000000
000000000001011001000000000001000000000000001000000000
000010000000001011000000000000101001000000000000000000
000000000000000000000011100011000000000000001000000000
000000000100000001000100000000101101000000000000000000
000010100000011011100010000011100001000000001000000000
000000000000000011000100000000001100000000000000000000

.logic_tile 5 21
000000000000000000000000010011100000000000001000000000
000000000000000000000011000000000000000000000000010000
000010000000000111000111110000000001000000001000000000
000000001010000111100111100000001110000000000000000000
000000000000000111100111100000001000111100001000000000
000000000000001101100100000000000000111100000010000000
000000000000001111000000011001111010000010000000000000
000000000000001111000011001001001111000000000000000000
000000000000000000000110001000001101100000000000000001
000000000000000000000000000111011101010000000000100000
000010100000000001000000011101001001000000000000000000
000000000000000000000010111101111000000001000000000000
000000000000001000000000000101101101010000000000000100
000000000000001101000010000101011001000000000000000000
000000000000000001100000000011111000001001010010000000
000000000000000001000000000111111010010110100000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010001110010000000000000000000000000000

.logic_tile 7 21
000000000000000111000111100000000000000000001000000000
000000000000000000000110010000001001000000000000010000
000000000000010000000111110000000000000000001000000000
000000001110110000000110000000001000000000000000000000
000000000000001000000110001000001001000100000000000001
000000000000001011000000000011001011001000000000000000
000010000000000001000110000000001101000100000000000000
000001001110000001000010001001011001001000000001000000
000000000000000000000010001101101011100000000000000000
000000000000000001000011001001101101000000000000000100
000000000000000000000000010101101101000000000010000000
000000000100001111000010101111001111010000000000000000
000001000000000000000000010101101100010100000000000000
000010000000000000000010110000010000010100000000000000
000000000000000000000000010001101011100000000000000000
000000000000000001000010100000111110100000000000000000

.logic_tile 8 21
000100000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000010000
000001000000010001100111001111001000010100000000000000
000010001010000000000111100001000000000000000010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010001000000010000000000000000000000000000000
000000001100000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001001111010101000000000000000
000011001100000000000000001001110000000000000000000000
000000000000000101100000000000001100110000000000000000
000000000000000000000000000000011011110000000000000000
000010000010000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000011100000000000001000000000
000000000001000000000000000000000000000000000000010000
000010100000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001111101011000000000000000000
000000000100000000000010110101001111000000010000100000

.logic_tile 10 21
000000000000000000000011100101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000101000000000000000101100000000000001000000000
000000000000100000000000000000000000000000000000000000
000001000000000111100000000000000001000000001000000000
000010100000000111100000000000001011000000000000000000
000000000010000001000010000101000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001000011100001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000001010000000111000000000001000000001000000000
000000000000010000000110000000001110000000000000000000
000000000000000000000011100011100001000000001000000000
000000000000000000000000000000101101000000000000000000
000010100100000000000000000111000000000000001000000000
000000000000000001000000000000101100000000000000000000

.logic_tile 11 21
000000000000000011100000000101100000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000011000011100111000000000001000000001000000000
000000000000010000000000000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000001000000000000100000000000000000000000
000001000000000001000010010000000000000000001000000000
000000000000000001000011100000001010000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000100100000000000010000101100001000000001000000000
000001001010000001000000000000101101000000000000000000
000000000000000000000000000101100001000000001000000000
000010000000000000000000000000001100000000000000000000
000010000011000000000000000011100000000000001000000000
000000001010100000000000000000001000000000000000000000

.logic_tile 12 21
000000000000000101000010110111000000000110000000000000
000000000000000000100011100000101110000110000000000000
111000000000010101000000000011111010111101010000000000
100000000000000000000000000000000000111101010001000000
010000000000000000000010000101100000100000010000000000
110000000000000000000000000000001001100000010000000000
000000100100011101000000001101111110000000000000000000
000001000000001111100010100001001001000000100000000000
000000000000001000000000001111011100001011000000000000
000000000000000001000000001111111110001001000000000000
000000000100000000000110100000011100000011000000000000
000000001010001101000010110000011000000011000000000010
000000001010000101100000010111111110010111110000000010
000000000000000000000010000011100000111111110001000000
110011000000001101100010111101111100000100000100000000
010000001010000101000010101101011000000110001000000100

.logic_tile 13 21
000000000000001000000000000000001000111100001000000000
000000000001000001000000000000000000111100000000010000
000000000001010101100010101000011010010100000000100000
000000000000000000000110111111010000101000000000000000
000010100000000101100000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000100010001100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111100110010000011001000011000000000000
000000000000000000000110110000011010000011000000000000
000000000000001001100000000001011000000000000000000000
000000000010001101100000000011011011000100000000000010
000000000000000000000000000011111000001000000000000000
000000000000000000000000001011001010000000000000000000
000000000000000000000000000101111101000110100000000000
000000000000000000000010111011001100000110000000000000

.logic_tile 14 21
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000010000000000000000000000111000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000001001000000010000000000000000001000000000
000000001110001011000011000000001100000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001010000000000000000000
000000000000000000000010000111000001000000001000000000
000000000000000000000010000000101100000000000000000000
000000000000000000000010000111100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000111100000001001001000001100110000000000
000000000000000000100000001011000000110011000000010000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001000000000000000000100000110
000000000000000000000011110101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000010101000001000000001000000000
000000000000000000000011010000001111000000000000010000
111000000000000000000010100000001000111100001000000000
100000000000001101000100000000000000111100000010000000
010000000000001000000000000111001100000010100000000000
010000000000000101000010110000110000000010100000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001001000100000
000000000000000000000010010001100000010110100010000000
000000000000000000000110000000100000010110100000000000
000000000000000000000000000011011110111101010000000001
000000000000001001000000000000100000111101010000000000
000000000000000000000010000000001010000011110000000000
000000000000000000000011100000010000000011110000000010
110000000000000011100010000001100000010110100000000000
010000000000000000000000000000000000010110100000100000

.logic_tile 3 22
000000000000000000000000000111100001000000001000000000
000000000000000000000011100000001001000000000000010000
111000000000000000000000010001000000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000001110000011110100100000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 4 22
000000000000001001100010110001100001000000001000000000
000000000000001011000110000000101011000000000000010000
000000000000000101000111110111101001010000000000000000
000001000110001101100111111111101110000000000000000000
000000000000001000000110000001111100001100110000000000
000000000000001011000010110011001101000000000000000000
000010000100001001100010100001001110100110000000000000
000001000100000001000110001001001100011000100000000000
000000000000000001000010000101101011100110000000000000
000000000000000001000010000111101000100100010000000000
000000100000000011100110000001111110100010000000000000
000001000000000000000000001011101011001000100000000000
000000000000000001000010000001011100001001010000000000
000000000000000000000011111001011111101001010000000001
000000000000001001000111011101011011100000000000000000
000000001100001011000110100101101111000000000000000000

.logic_tile 5 22
000000000000001011100000000001011010000000000000000000
000000000000001011100011110001011100010000000000000001
000000000000001001100111101101101100000000000000000000
000000000000000111000010100101111010100000000000000000
000000000000000000000110000001101101100000000000100000
000000000000001111000000001001001001000000000000000010
000000000001000011100011101101111000010000000000000000
000000000000101111100110000101001010100000010000000000
000000000000000001100110100000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000100000000000000010101000001110000001000000000000
000001000000000000000100001001011111000010000000000000
000000000000000001000010000111111101110011000000000000
000000000000000000000010000111111111000000000000000000
000000000000000000000010001101011000100000000000000000
000000001110000000000010110001111101000000000000100000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 22
000000000000100000000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000111000000000000000000000000000000
000010001010000000000100000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001000000010100010000000
000000000000000000000000001101010000000001010000000100
000000100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000111100000010000000000000000001000000000
000000000000000000100011110000001110000000000000001000
000001000001000000000000000011100000000000001000000000
000000000000110000000000000000101011000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000011110000001001000000000000000000
000000100010000000000000010011000000000000001000000000
000001000100000000000011100000101011000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011110000001001000000000000000000
000010101010000000000011100111100000000000001000000000
000001000110000000000010000000000000000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000000111000000000000101001000000000000000000
000000000000000011100000000001000001000000001000000000
000000000000000000100000000000101011000000000000000000

.logic_tile 10 22
000000000000000000000000000000000001000000001000000000
000000000000000111000011100000001011000000000000010000
000000000001010000000000010001000000000000001000000000
000000000100000000000010000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000001000010000000000000111100000000000000
000000000000000000000111000111101110101000000010000000
000000000000000000000000000000010000101000000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000001111001001100000010000000000
000000100000011001000000001001111100000000000000000000
000001000000000001000000000011101011100000000000000000
000000000000000000000010000000000001001001000000000000
000000000000000000000000001111001110000110000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000010110110111100000000000001000000000
000000000000000000000010100000100000000000000000010000
000010000000101000000000000101000000000000001000000000
000000000000000011000000000000000000000000000000000000
000001000000000011100011100000001000001100000000000000
000000000000000000000111100000001001001100000000000000
000000000001011101100000000101011110010000110000000000
000000000000000011000000001001101111110000110000000000
000000000000000000000110101101011011101001010000000000
000000000000000000000100001111101010010110000000000000
000000100000000101100111100111011001000010000000000000
000001000000000000100000001101101100000000000000000000
000000000000000111000110110011100000101001010000000000
000000000000000000000110000111100000000000000000000000
000000000000000001100111011000000000100000010000000000
000000000100000000000110110011001101010000100001000000

.logic_tile 12 22
000000000000101001100110101001011101000100000000000000
000000000001000001000000000101011111101001010000000000
111010100001011000000000000000000000100000010000000000
100001000000000101000000001101001001010000100000000000
110000000000000000000010111101111010000100000100000000
110000000000000101000011100101011110001001001010000000
000000000010000001100000010001001011111001010100000000
000010000000000101000010100000011101111001011010000000
000000000000100101000000000000000000000000000100000010
000000000001010000100000000001000000000010001000000000
000000100000000000000110000000000000100000010000000000
000001000000000000000000000011001011010000100000000000
000000001010000001100011000011001000000010100000000000
000000000000000000000000000000010000000010100000000000
010000100001000000000011100000000001001001000000000000
010001001110100000000100000101001011000110000000000000

.logic_tile 13 22
000000000000000000000000000000000001000000001000000000
000000000000000101000000000000001011000000000000001000
000000000001000111000111100101000001000000001000000000
000010000000100000000000000000001001000000000000000000
000000000000000001000111000000000000000000001000000000
000000000000000111000100000000001011000000000000000000
000000000000000111100111010101100001000000001000000000
000000000000000000100110100000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000011100000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000011100000001010111100000000000000
000000000000000000000000001001001000000100000000000000
000000000000000000000000001101001111000000000000100000

.logic_tile 14 22
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010100
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000110010111000001000000001000000000
000000000000001001000110010000101101000000000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000101100110011000010000000
000000000000000000000000000001101000001100111000000000
000000000000000000000011100000101101110011000000000000
000000000000001000000011100011101000001100111000000000
000000000000000101000100000000001111110011000000000000
000000000000000101100011110011101000001100111000000000
000000000000000000000110100000101101110011000000000000
000000000000000000000011100001101000001100111000000000
000000000000000000000100000000101111110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001101110011000000000000

.logic_tile 2 23
000000000000000000000110100101001110010000100100100000
000000000000000111000010001111111010010100000011000000
111000000001000000000110111001011110101111010000000000
100000000000100000000010101011001110011111110001100000
110000000000000111100110000001001100000111000100100000
010000000000000000100110011111111001000010000000000000
000000000000001101100000000101011110000010100000000000
000000000000000101000000000000100000000010100000000000
000000000000000000000110111101011110000110100100000000
000000000000000000000011101001111111000000100000100000
000000000000001101100111001111011100001000000100000000
000000000000000101000000000101101011001110000010100000
000001000000000000000110011011101010000001010100000000
000010100000000001000010100101011111000010010010100000
110000000000000001100110111111011110000111000100000000
000000000000000000100010101001111011000001000000100000

.logic_tile 3 23
000000000000001000000000000000000001000000001000000000
000000000000000101000010110000001011000000000000001000
000000000000000101100000010001000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000001000000000000000010100000001001001100111000000000
000010000000000000000100000000001111110011000000000000
000001100000000000000000000001101000001100111000000000
000010100000000000000000000000000000110011000000000000
000010101110000000000110000001101000001100111000000000
000001000000000000000100000000100000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000010000001001001100111000000000
000000000000001001000010010000001110110011000000000000

.logic_tile 4 23
000000000000000000000111100000000000000000001000000000
000000000000000000000100000000001101000000000000001000
000010100000000000000000000011000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000001001000001100111000100000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000001
000000000000000000000000000000001111110011000000000000
000000000000010111100000000000001001001100111000000000
000000000000101111000010110000001100110011000000000010
000000000000001000000000000000001000001100111000000000
000000000000000111000000000000001100110011000000100000
000000000000000000000000010000001001001100111000000000
000000000000000000000011100000001110110011000000100000
000000000000000011100000000000001001001100110000000000
000000000000001101100000000000001110110011000000000000

.logic_tile 5 23
000000100000000000000000000000000000000000001000000000
000000000000000000000011100000001001000000000000001000
000000000000000111000000000001100001000000001000000000
000000000000000000000011100000101000000000000000000000
000000000000000000000011100011000001000000001000000000
000000000000000001000010000000001010000000000000000000
000000000000000111000111000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000001000000000000001011000000000000000000
000010100000000000000000000000000000000000001000000000
000001000000000000000000000000001010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001011000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001001010000000000000000000000000000000

.logic_tile 7 23
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 23
000000000000000000000000010000000000000000001000000000
000000000000000000000011110000001111000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000001000011110000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000011000000000000000010000111000000000000001000000000
000000000000000001000000000000001011000000000000000000
000000000000000001000010000111100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000010000001000000000000001000000000
000000000000001101000000000000101101000000000000000000

.logic_tile 9 23
000000000000000000000000010001100000000000001000000000
000000000000000000000011110000001111000000000000010000
000011000000000111100000010001000000000000001000000000
000011000000000000100010010000100000000000000000000000
000000000000000000000000001011101000010100000000100000
000000000000000000000000001111100000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011110000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000011111000101000000000000100
000000000000000000000000000000110000101000000000000000

.logic_tile 10 23
000000000000000000000111000111001110000001000010000001
000000000000000000000111100111101010000010100000000000
000000000000000001100000000000000001001001000000100000
000000000000000000000000000101001111000110000000000000
000000000000000001100000000001111010101000000010000000
000000000000000001000000001001010000000000000000000000
000010000001000000000110001011111110101000000000100001
000000000000100111000110100111110000000000000000000000
000000000000000000000000000111101011000000010000000000
000000000000000000000010001001101111000000000000000001
000000000001000001000000011011011110010000000000000000
000000001010100000000010000101101001000000000000000000
000000000000001011000010010011100001100000010000000000
000000000000000011000010001111001011000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000000101000110000000000000000000000000000000

.logic_tile 11 23
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000011101111010010000110000000000
000000001000000000000011000111101100110000110000000000
000100000000100000000000000000000000000000000000000000
000110100001010000000000000000000000000000000000000000
000000000000010101100010100000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000001000000100101000000001101111100000000100010000000
000000100001000000000000001001011000000000000000000000
000001000000010000000010000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000001000000000
000000000000000000000011100000001001000000000000001000
000010100000000111000111110111000001000000001000000000
000000000110000000000111100000001001000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000100001001011100111000001100001000000001000000000
000001000100101011100000000000101000000000000000000000
000000000000000000000110110000000001000000001000000000
000000000000000000000111000000001010000000000000000000
000010000010110000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000011100000000101100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000011000001000000001000000000
000000000000000000000000000000101001000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000011011101000000010000000000
000000000001100000000000000000011100000000010000000000

.logic_tile 14 23
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001011000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000101000001000000001000000000
000000000000000111000000000000001011000000000000000000
000000000000000000000110100111000000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001000010000111100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001100000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000001101001000001100110010000000
000000000000000000000000000001000000110011000000010000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111100000010101000000000000001000000000
000000000000100000000011100000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011110000100000000000000000000000
000000001100000111000111000000000000000000001000000000
000010000000000000000100000000001010000000000000000000
000000000000000011100111000000000001000000001000000000
000000000000000000100000000000001011000000000000000000
000001000010000111000111000011000000000000001000000000
000000000000000000100000000000101110000000000000000000
000000000001010000000000000111000000000000001000000000
000000000000100000000000000000001100000000000000000000

.logic_tile 3 24
000000000000000000000111010101101000001100110000000000
000000000000001111000111110000000000110011000000010000
111000000000000001100000000001000000100000010000100000
100000000000000000000000000000001001100000010000100000
010000000000000000000000000001101100001001000100100000
010000000000000000000000001111011101001010000000100110
000000000000001000000000000000011110001100110000000000
000000000000000001000000001111011100110011000000000000
000000000000001001000110000111001100000000100110000000
000000000000001111000110101011011100101000010000100100
000000000000000000000000000000011110001100110000000000
000000000000000000000000000000011111110011000000000000
000000000000001000000110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
110000000000000000000110000011011110000010100110000000
000000000000000000000000000000110000000010100000100100

.logic_tile 4 24
000000000000000000000011100001000000000000001000000000
000000000000000000000000000000101101000000000000001000
000010100010000011100000000111000001000000001000000000
000001000000000000100011100000001000000000000000000000
000000000000000000000111000111000001000000001000000000
000000000000000011000000000000101010000000000000000000
000000000000000111000000000011100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010110111100001000000001000000000
000000000000000000000111010000001001000000000000000000
000000000000001101100000000111100000000000001000000000
000000000000001101100000000000001010000000000000000000
000000000000000101000000000111100000000000001000000000
000000000000000000100010110000101011000000000000000000
000000000001010101000010100111100001000000001000000000
000000000000101101100110110000101100000000000000000000

.logic_tile 5 24
000000000000001011100000000001100000000000001000000000
000000000000001011100010010000001000000000000000010000
000000000000000011100000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001011001000111011110000000000
000000000000000000000000000101001001110011110010000000
000000000000000011100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000001001111000000010010000000
000000000000000000000000001111001011000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001011000111000101000001000000001000000000
000000000000001011100100000000001111000000000000000000
000000000000000111000000000111100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000010000000000000011100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000010000000000010011100000000000001000000000
000000000000100001000010110000101111000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000000000010000000101110000000000000000000
000000000000000000000000010011100001000000001000000000
000000000110000001000010110000101001000000000000000000

.logic_tile 8 24
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001010000000000000010000
111000000000000000000000000101000000000000001000000000
100000000000000000000000000000000000000000000000000000
000000000000000011100000000011001000010100000100000000
000000000000000000000000001111000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100000100000000110100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000001100100011000000000000000000000000000000000000

.logic_tile 9 24
000000000000001000000111010001100000000000001000000000
000000000000001111000010100000100000000000000000001000
000000000000000111100111100101000001000000001000000000
000000000000000000100100000000101000000000000000000000
000000000000001000000010000000000000000000001000000000
000000000000001111000000000000001000000000000000000000
000000000000000000000110000000001000111100001000000000
000000001000000000000000000000000000111100000000000000
000000000000000001000000000001101011000000000000000000
000000000000000000000010101011001011010000000010100000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000101
000000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000100000010000000000
000000000000000000000000001001001100010000100000000000

.logic_tile 10 24
000000000000000000000000010000000001000000001000000000
000000000000000000000011000000001111000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000000000000010010000101010000000000000000000
000000000000100000000111010101000001000000001000000000
000000000001010000000111000000101011000000000000000000
000000000000001000000111110000000001000000001000000000
000000000000000111000011100000001011000000000000000000
000001000000000000000000000101000001000000001000000000
000000100000000000000000000000101001000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000010000101000000000000001000000000
000000000000000000000000000000101111000000000000000000
000000100000000000000010000101000000000000001000000000
000001000110000001000000000000100000000000000000000000

.logic_tile 11 24
000000000000001000000111100001100000000000001000000000
000000000000001111010100000000100000000000000000001000
000000000000000000000011100011100000000000001000000000
000000000000000111000000000000101001000000000000000000
000000000000000000000111100111000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000100000000000000001100000000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000010000000001101000000000000000000
000000000000000000000010000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000001000001100000000000000
000100000000000000000000000000001111001100000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000010110000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000010100010000000000000000011100000000000001000000000
000000000000010000000000000000100000000000000000000000
000000001010000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000001000000001000000000
000000000000000011000000000000001010000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001111000000000000010000
111000000000000011100000000000000000000000001000000000
100000000000000000000000000000001101000000000000000000
010000000000001111100111000101001001101011110100000000
110000000000001011100000000101001111111011110000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000101000000000101100001000000001000000000
000000000000000000100000000000101011000000000000001000
000000000000001000000111100101001001001100111000000000
000000001100001111000000000000101001110011000000000000
000000000000000000000010100011001001001100111000000000
000000000000000000000100000000001000110011000000000100
000000000000000101000111000001101000001100111000000000
000000000000001001100010110000001000110011000000000000
000000100000000111000000000111101001001100111000000100
000000000000000000000000000000001000110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000001001000000000000001001110011000000000001
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000000000001101001001100111000000100
000000000000001001000000000000001010110011000000000000

.logic_tile 2 25
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000011100000001000111100001000000000
000000000000000000000100000000000000111100000000000100
000000000000000000000111100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000010100000000000000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
000010100000000101000000000101011100111111110000000100
000000000000000000100011101101110000111110100000100000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000001001111000010000000
000000000000000000000010110000001111001111000000000000

.logic_tile 3 25
000000000001000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000111000000000000011010001100111000000000
000000000000000000000000000000011110110011000000000000
000000000000000000000000000111101001001100111000000000
000000001000000000000000000000101010110011000000000000
000010100000000111100011100111001000001100111000000000
000000000000000000100000000000001111110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101111110011000000000000
000000000000000011100000000111101001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000001000011100001101000001100111000000000
000000000000000001000010000000001110110011000000000000
000000000000000011100000010111001001001100111000000000
000000000000000000100011000000001100110011000000000000

.logic_tile 4 25
000000000000000000000000000101000000000000001000000000
000000001010000000000000000000101100000000000000010000
000000000000000000000000000000001000111100001000100000
000000000000010000000000000000000000111100000000000000
000000000000000001000000010101101110111110100010100000
000000000000000000000011110000100000111110100001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000000000111001110000011110000000000
000001000000001101000000000101100000101011110000000010
000000000000000000000000000000000000001001000010000000
000000000000000000000000000111001111000110000010100000
000000000000000000000000010000000000000000000000000000
000000000000000101000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111010000000000011100000000011001101001000100000000000
100001000000000000100000000111011000010001000000000000
010001000000001000000011100000000000000000000000000000
110010100000001011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001100000000101101010011100000110000000
000000000010000001000000001001101110111100000000000010
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000111000001000001000000001000000000
000000000000000000000000000000101110000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 8 25
000000000000100111000000010000000000000000001000000000
000000000001000000000011010000001001000000000000001000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000111000000010101100000000000001000000000
000000000000000001000011000000001010000000000000000000
000000000000001111100000010101100000000000001000000000
000000000000000111000011000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000010100000000000000010000000001010000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010000000101010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 9 25
000000000000001000000000010000000000000000001000000000
000000000000000011000011010000001011000000000000001000
000011000000000000000111000011000000000000001000000000
000000000000000000000100000000000000000000000000000000
000100000000000000000010000101000001000000001000000000
000100000000000000000110000000101111000000000000000000
000000000000000011100111100101100001000000001000000000
000000000001010000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000010000000000010000111100001000000001000000000
000000000000001001000100000000101001000000000000000000

.logic_tile 10 25
000000000000000000000000000011101000000100000000100000
000000000000000000000000000111101101001100000000010000
000000000000000000000000000111111010000000000000000000
000000000000000000000000000011111011000000010000000000
000001000000001001000011110101000000010110100010000000
000010100000001011000010000101000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001101011010000000000000000000
000000000000000000000100000011111100000100000000000000

.logic_tile 11 25
000000000000000000000000000000001000111100001000000000
000000000000000000010000000000000000111100000000010000
000000000100000111100000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
000000000000100101100000000111011001010100000000100000
000000000001010000000000000101001011000100000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000001111011001010000000000000000
000000000000000000000010000011101111000000000000100000

.logic_tile 12 25
000000000000000000000000000011000000000000001000000000
000000000000001001000000000000100000000000000000001000
000000000000000000000000000001100001000000001000000000
000000000000000111000000000000001101000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001000000000000000000000
000000000000000000000110100101100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000011100101000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000000001000111100001000000000
000001000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000101100111100101100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000011000100000000101111000000000000000000
000000000000000011100111000000000000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001100000000000001001111100001000000000
000000000000000001000000000000001001111100000000000000
000000000000000000000111000001101001110100000000000000
000000000000000000000100001101001000111100000000000000
000000000000000111000000000101100001100000010000000000
000000000000000000100000000000001100100000010000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000101000010101011101000001100110000000000
000000000000000000100100000001100000110011000000010100
111000000000001000000000000101101011010000000110000001
100000000000001111000010111001111100010110000010000010
110000000000000101000010100111100001001100110000000000
110000000000000000000000000000101111110011000000000000
000000000000000000000111101101011010000001110110000000
000000000000000000000010100011011000000000010010100010
000000010000000000000000010000011111001100110000000000
000000010000000000000010111011011000110011000000000000
000000010000000111100010001101111001000100000110000000
000000010000000000000110011101111100010100100000000010
000000010000000000000010011111011111010000000110000000
000000010000000000000110001101101101101001000010000010
110000010000001000000110010000001100000011110000000000
000000010000000001000010000000010000000011110000000000

.logic_tile 2 26
000000000000000000000010100000000001000000001000000000
000010000000000000000000000000001011000000000000001000
000001000000000000000000000111000001000000001000000000
000010100000000000000000000000101110000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000010000000000000111000000000001000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000010111100000000000001000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000010000101100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000001011100110100000000000000000001000000000
000000010000000101100000000000001101000000000000000000

.logic_tile 3 26
000000000000000000000010000000001001001100110000000000
000000000000000000000000001101001010110011000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000011100000001100110010000000
000000000000000000000000001001100000110011000000000000
000000010111010000000000001000000000010110100000000000
000000010000100000000000001011000000101001010000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000011110000000000000000000000000000
000000010000000000000000000111100000010110100000000000
000000011110000000000011110000100000010110100000000000
000000010000000000000000010000000000001111000000000000
000000010000000000000011000000001111001111000000000000

.logic_tile 4 26
000000000000000000000111010101000000000000001000000000
000000000000000000000011010000101001000000000000001000
000000000000001000000000010001100000000000001000000000
000000000000010101000011110000001001000000000000000000
000000000111010011100110110101100000000000001000000000
000000000000100000000011110000101011000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000000010000000101110000000000000000000
000001010000000101100010100011000001000000001000000000
000000111100000000100110110000101010000000000000000000
000000010000000101000000000001100001000000001000000000
000000010000000000100010110000101110000000000000000000
000000010000001000000000000011100000000000001000000000
000000010000001101000000000000001010000000000000000000
000000010000000000000000000011100000000000001000000000
000010010000001101000000000000101100000000000000000000

.logic_tile 5 26
000010100000000000000000000000001101000011000000000000
000001000000000000000000000000001011000011000010100000
111000000000000000000000000000000000001111000100000000
100000000000000000000000000000001100001111001010000000
010000000000000111100111111111001011110011000000000000
110000000000000000100111010111011100000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000000001100000001000011101100000100000000000
000000010000000000000000001011011111010000010000000000
000000010000000000000011100000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000000010000000000000010100111111010110000000000000000
000000010000000001000100000101001111000000000000000000
110000010000000011100010000101100000100110010100000000
000000010000000001100000000000101100100110011010000000

.ramt_tile 6 26
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010000000000000000001101001111000000000000000000
000000010000000000000000001011111011000100000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000100
000000010000000000000011110000000000000000000000100000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000111100000000000000000001000000000
000000000110000000000000000000001011000000000000010000
111000000000000000000000001000001000010000000000000000
100000000000001001000000001101001001100000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000011100111101110100000000
000000000000000101000010000101001111111110110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000001010000000000000000010000000000000000000000000000
000010110001010000000010100000000000000000000000000000
010000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000001101100110110101100000000000001000000000
000000000000000111000010010000000000000000000000010000
000000000000001000000110000001001001000100000000000000
000000000000001111000000000000001011000100000000000000
000000000000000000000111010111001100011100000000000000
000000000000000000000110011101001111111100000000000000
000000000000001011100111001101111100000000000000000000
000000000000000011100010110101111111000100000000000000
000000010000000001100000001001001010001001010000000000
000000010001010000000000000101011111101001010000000000
000000010000000111100000001101101001000000000000000000
000000010000000000000010001001111010010000000000100000
000000010000000000000110001001011100000011110000000000
000000010000000001000010000001100000000010100010000000
000000010000000000000000000000011100000000110000000000
000000010000000000000000000000011111000000110000000000

.logic_tile 10 26
000000000000100011100000000000000000000000001000000000
000000000001010000000000000000001101000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000010111000000000000001000000000
000000000001000000000011000000000000000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000000000000010000000001011000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000010000000001010000000000000000000
000000010000000000000000000011100001000000001000000000
000000010000000001000000000000001011000000000000000000
000000010000001101100000000001000001000000001000000000
000000010000001101100010000000001100000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000001111000000000000000000

.logic_tile 11 26
000000000000000111000000000000000001000000001000000000
000000000000000111000000000000001011000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000111100011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000000001000010000000000000111100000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 12 26
000000000000001000000000010111011100111001010100000000
000000000000000011000011010000101100111001010001000000
111000000000000000000000000001000001101001010100000000
100000000000000000000000001111001100110110110001000000
000000000000000111100011101111111100000010000000000000
000000000000000000000000001111001010000010100000000000
000000000000000000000000001101011101000010100000000000
000000000000000000000000000011001111000000010000000000
000001010000101000000110000000000000000000000000000000
000000110001011101000000000000000000000000000000000000
000000010000001111100000000000001001111001010100000000
000000010000000011100000001011011100110110100010000000
000000010000000000000000010011101100111101010100000010
000010110000000000000010001101010000111100000000000000
110000010000001111000110110000001011001100000000000000
110000010000000011100010100000001110001100000000000000

.logic_tile 13 26
000000000000000000000000000101100000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000001000000110100001000000000000001000000000
000000000010000001000010100000000000000000000000000000
000000001010001000000111100111000000000000001000000000
000000000000000011000100000000000000000000000000000000
000000000000000111100010100101101000111100001000000000
000000000000001111100011100000000000111100000000000000
000000010000000000000110001111001000111100000000000000
000000010000000000000000000111100000101000000000000000
000000010000000001100000001001101011000110000000000000
000000010000000000100000001001111010001101000000000000
000000010000001000000000011101001101000000100000000000
000000010000000011000011100001011011100000010000000000
000000010000000001100000000001111011101000000000000000
000000010000000000100000000101011100001000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000010100101100001000000001000000000
000000000000000000000010110000101011000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000001101000000000000001001110011000000000000
000000000000100101000000000000001000001100111000000000
000000000001010000000000000000001001110011000000000000
000000000000000101000010100101001000001100111000000000
000000000000000000000010100000000000110011000000000000
000000010000000000000000010000001001001100111000000000
000000010000000000000010100000001000110011000000000000
000000010000000000000000010011101000001100111000000000
000000010000000000000010100000100000110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001010110011000000000000
000000010000000000000000000011001000001100111000000000
000000010000000000000000000000100000110011000000000000

.logic_tile 2 27
000000000000000101000110010001000000000000001000000000
000000000000000000100011010000000000000000000000010000
111000000000000000000010100001001001000010000000000000
100000000000000000000100001111101001000010100000000000
010000000000000001100010010000000000001111000000100000
110000000000000000000111000000001110001111000000000010
000000000000000000000110000011011101001000000000000000
000000000000000000000000000011111100000000000000000000
000001010000000001100110000000001011111110110100000000
000000110000000000100110110101011110111101110000000001
000000010000000001100000011111011010000000000000000000
000000010000000000100010011111011001100000000000000000
000000010000000101000000000000011110000011110000000000
000000010000000000100011110000010000000011110000100010
000000010000000001100010101000011110001000000000000000
000000010000001101000110110111011101000100000000000000

.logic_tile 3 27
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001110000000000000001000
000000000000000000000000010011100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000011110001001000001100111010000000
000000000000000000000010100000100000110011000000000000
000000000000000000000000000101001000001100111010000000
000000000000000000000000000000100000110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000011100000001001110011000000000000
000000010000000000000000000011001000001100111000000000
000000010000000000000010000000100000110011000000000000
000000010000000000000000000101001000001100111000000000
000000010000000000000000000000100000110011000010000000
000000010000000111000000000000001001001100110000000000
000000010000000001100000000000001110110011000000000000

.logic_tile 4 27
000000000000000000000000000001100000000000001000000000
000000000000100000000000000000101100000000000000010000
000000000000001011100110100000001000111100001000000000
000000000001000101100011100000000000111100000000000100
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000101100000000011111000101000000000000000
000000000000000000000000000101100000000001010000000000
000000010000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000001001111001110011000000000000
000000010000000000000000001001101010000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000001000000001000000000
000000000000000111000000000000001011000000000000001000
000000000000000000000000010001000000000000001000000000
000000000000000000000011000000001100000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000111000011100111000001000000001000000000
000000000000000000000010000000001011000000000000000000
000000010000000101100000000011000001000000001000000000
000000010000000000100000000000001111000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000001100000000000000000000
000100010000000101100000000111100000000000001000000000
000100010000000000100000000000100000000000000000000000
000000010000000000000010000000001000111100001000000000
000000010000000000000010000000000000111100000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000111100011000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000101000001000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000001101100000010101100001000000001000000000
000000000000000111100011110000001011000000000000000000
000000010000001000000000000101100001000000001000000000
000000010000000011000000000000001010000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000
000001010000001000000000000000001000111100001000000000
000000110000000111000000000000000000111100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001000000000000000010000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001101000000000000011101111000110100000010
100000000000000011000000000111001000110100110000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000011111001111000110110000000
000000010000001011000000000000001000111000110000000000
000000010000001000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000001000000000000000001001001100110000000000
000000000000000001000000000000001011110011000000010000
111000000000000011100010101101011111000110000100000000
100000000000000101000000001001111010000101000000000010
110000000000001011100111001101011010000000010110100001
010000000000001011000110101111101010000001110000000010
000000000000001101000110000000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000000000000011101111001010000000110000000
000000000000000000000011110001001111010110000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111011000010000100000000
000000000000000000000000001111101010000011100000000010
110000000000000000000110101001011110010000000100000001
000000000000000000000000000101011010100001010010000010

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000110000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000001001000000101001010000100100

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 11 29
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000011000000101001010000000000
000000000000000000000000000000000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
100000000000000000
010000000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000001111000000000
000000000000001000
000101011000000000
000000001000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 13 31
000000000000000010
000100000000000000
000000000000000000
000000110000000001
000000000000000110
000000000000111100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001010000011110
000000001000111000
001010000000000100
000001110000000000
000000000000000000
000000000000000000
000010000000010010
000011010000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000000
010000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000011110000110000
000001111000000100
000000001000000001
000000000000000010
000000000000000000

.io_tile 19 31
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000010000000010110
000010110000010000
001000000000000100
000000000000000000
000010000000000000
000000110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.extra_bit 0 691 335
.sym 5 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]_$glb_sr
.sym 6 start$SB_IO_IN_$glb_clk
.sym 7 ballvga.invertx_$glb_clk
.sym 8 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 9 start_SB_LUT4_I2_O[2]_$glb_sr
.sym 10 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_ce
.sym 11 ballvga.inverty_$glb_clk
.sym 12 clk_pxl$SB_IO_OUT
.sym 204 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 215 brickvga.brick_count2[5]
.sym 248 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[1]
.sym 257 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[7]
.sym 270 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[9]
.sym 279 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[10]
.sym 519 $PACKER_VCC_NET
.sym 527 brickvga.brick_count2[14]
.sym 538 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[14]
.sym 558 brickvga.brick_count2[15]
.sym 566 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[24]
.sym 567 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[20]
.sym 569 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[4]
.sym 685 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 788 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[21]
.sym 796 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[23]
.sym 905 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 906 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 907 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[20]
.sym 908 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[4]
.sym 909 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[25]
.sym 910 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[27]
.sym 911 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[26]
.sym 912 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 971 $PACKER_VCC_NET
.sym 1011 $PACKER_VCC_NET
.sym 1132 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 1133 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[23]
.sym 1201 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 1233 $PACKER_VCC_NET
.sym 1336 brickvga.brick_count[2]
.sym 1337 brickvga.brick_count[0]
.sym 1338 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 1339 brickvga.brick_count[4]
.sym 1340 brickvga.brick_count[3]
.sym 1341 brickvga.brick_count_SB_DFFESR_Q_D[0]
.sym 1342 brickvga.brick_count[1]
.sym 1384 brickvga.573.B_AND_S[10]
.sym 1390 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 1396 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 1432 brickvga.brick_count[6]
.sym 1438 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 1545 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[1]
.sym 1546 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[2]
.sym 1547 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[3]
.sym 1548 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 1549 brickvga.brick_count[5]
.sym 1550 brickvga.brick_count[6]
.sym 1551 brickvga.brick_count[7]
.sym 1593 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 1640 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 1753 brickvga.brick_count[8]
.sym 1754 brickvga.brick_count[9]
.sym 1755 brickvga.brick_count[10]
.sym 1756 brickvga.brick_count[11]
.sym 1757 brickvga.brick_count[12]
.sym 1758 brickvga.brick_count[13]
.sym 1759 brickvga.brick_count[14]
.sym 1760 brickvga.brick_count[15]
.sym 1813 $PACKER_VCC_NET
.sym 1844 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 1850 brickvga.brick_count[24]
.sym 1851 brickvga.brick_count[23]
.sym 1965 brickvga.brick_count[16]
.sym 1966 brickvga.brick_count[17]
.sym 1967 brickvga.brick_count[18]
.sym 1968 brickvga.brick_count[19]
.sym 1969 brickvga.brick_count[20]
.sym 1970 brickvga.brick_count[21]
.sym 1971 brickvga.brick_count[22]
.sym 1972 brickvga.brick_count[23]
.sym 2030 $PACKER_VCC_NET
.sym 2076 brickvga.brick_count[10]
.sym 2078 brickvga.brick_count[31]
.sym 2083 $PACKER_VCC_NET
.sym 2085 brickvga.brick_count[16]
.sym 2087 brickvga.brick_count[17]
.sym 2190 brickvga.brick_count[24]
.sym 2191 brickvga.brick_count[25]
.sym 2192 brickvga.brick_count[26]
.sym 2193 brickvga.brick_count[27]
.sym 2194 brickvga.brick_count[28]
.sym 2195 brickvga.brick_count[29]
.sym 2196 brickvga.brick_count[30]
.sym 2197 brickvga.brick_count[31]
.sym 2249 $PACKER_VCC_NET
.sym 2256 brickvga.brick_count[18]
.sym 2286 brickvga.brick_count[6]
.sym 2288 brickvga.brick_count[19]
.sym 2294 brickvga.brick_count[22]
.sym 2297 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 2396 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 2397 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 2398 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[19]
.sym 2399 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[10]
.sym 2400 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 2401 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[22]
.sym 2402 brickvga.lvl[1]
.sym 2403 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[21]
.sym 2451 $PACKER_VCC_NET
.sym 2492 brickvga.brick_count[26]
.sym 2494 brickvga.brick_count[27]
.sym 2497 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 2498 brickvga.brick_count[29]
.sym 2501 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 2503 brickvga.brick_count[18]
.sym 2653 brickvga.lvl[1]
.sym 2661 brickvga.lvl[1]
.sym 2679 brickvga.lvl[1]
.sym 2701 brickvga.brick_count[27]
.sym 2702 brickvga.brick_count[24]
.sym 2703 brickvga.brick_count[25]
.sym 2704 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 2707 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 2710 brickvga.brick_count[23]
.sym 2711 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 2814 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[8]
.sym 2815 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[26]
.sym 2816 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[20]
.sym 2817 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[24]
.sym 2818 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 2819 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 2820 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 2916 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2917 $PACKER_VCC_NET
.sym 2919 brickvga.brick_count[31]
.sym 3025 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[28]
.sym 3026 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[30]
.sym 3027 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[25]
.sym 3028 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[27]
.sym 3029 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[23]
.sym 3030 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 3032 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[31]
.sym 3098 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 3457 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 3466 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 3504 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 3505 $PACKER_VCC_NET
.sym 3716 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 3763 ballvga.die
.sym 3934 frame_update_SB_DFFESR_Q_E
.sym 3977 ballvga.dirx_SB_DFF_D_Q[2]
.sym 4085 start_SB_LUT4_I2_O[0]
.sym 4086 ballvga.die
.sym 4087 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[3]
.sym 4090 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 4158 $PACKER_VCC_NET
.sym 4169 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 4174 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 4313 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[2]
.sym 4314 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[3]
.sym 4315 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[4]
.sym 4316 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[5]
.sym 4317 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[6]
.sym 4318 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[7]
.sym 4319 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[8]
.sym 4377 $PACKER_VCC_NET
.sym 4381 ballvga.die_SB_DFFESR_Q_E
.sym 4393 ballvga.bally[6]
.sym 4419 start$SB_IO_IN
.sym 4539 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[9]
.sym 4544 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 4608 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4615 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 4646 $PACKER_VCC_NET
.sym 4660 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4768 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 4769 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 4770 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 4771 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 4772 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 4773 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 4829 ballvga.bally[8]
.sym 4840 ballvga.bally[9]
.sym 4863 $PACKER_VCC_NET
.sym 4883 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 4884 ballvga.dirx_SB_DFF_D_Q[2]
.sym 4991 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 5041 ballvga.bally_SB_DFFESR_Q_E
.sym 5045 $PACKER_VCC_NET
.sym 5049 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 5085 ballvga.bally[3]
.sym 5198 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 5199 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 5200 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 5201 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 5202 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 5203 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 5204 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 5207 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 5227 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 5246 $PACKER_VCC_NET
.sym 5288 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 5303 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 5405 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 5406 ballvga.ballx[4]
.sym 5407 ballvga.velocity_SB_LUT4_I1_O[0]
.sym 5408 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 5409 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 5410 ballvga.ballx[7]
.sym 5411 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 5412 ballvga.velocity[1]
.sym 5465 $PACKER_VCC_NET
.sym 5497 ballvga.ballx_SB_LUT4_O_1_I3[0]
.sym 5500 $PACKER_VCC_NET
.sym 5501 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 5505 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 5506 ballvga.ballx[3]
.sym 5510 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 5511 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 5615 ballvga.velocity_SB_LUT4_I1_O[1]
.sym 5616 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 5617 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 5618 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 5619 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 5620 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 5621 ballvga.dirx_SB_DFF_D_Q[0]
.sym 5663 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 5665 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 5669 ballvga.ballx[7]
.sym 5671 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 5674 ballvga.dirx_SB_DFF_D_Q[2]
.sym 5679 ballvga.dirx_SB_DFF_D_Q[3]
.sym 5707 ballvga.ballx[4]
.sym 5709 $PACKER_VCC_NET
.sym 5710 ballvga.dirx_SB_DFF_D_Q[2]
.sym 5826 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 5827 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 5828 ballvga.ballx[3]
.sym 5830 ballvga.ballx[5]
.sym 5832 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 5833 ballvga.ballx[9]
.sym 5901 start$SB_IO_IN
.sym 6121 ballvga.ballx[5]
.sym 6139 ballvga.ballx[9]
.sym 6141 ballvga.ballx_SB_DFFESR_Q_E
.sym 6163 ballvga.ballx[3]
.sym 6674 brickvga.brick_count2[1]
.sym 6675 brickvga.brick_count2[2]
.sym 6676 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 6677 brickvga.brick_count2[4]
.sym 6678 brickvga.brick_count2[5]
.sym 6679 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 6680 brickvga.brick_count2[7]
.sym 6717 brickvga.brick_count2_SB_DFFESR_Q_D[0]
.sym 6721 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[7]
.sym 6725 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[1]
.sym 6726 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[4]
.sym 6727 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 6729 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 6742 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 6745 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 6747 $nextpnr_ICESTORM_LC_110$O
.sym 6750 brickvga.brick_count2_SB_DFFESR_Q_D[0]
.sym 6753 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 6756 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[1]
.sym 6759 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6761 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 6765 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 6767 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 6771 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 6774 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[4]
.sym 6777 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 6780 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 6783 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 6785 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 6789 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 6791 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[7]
.sym 6825 brickvga.brick_count2[8]
.sym 6826 brickvga.brick_count2[9]
.sym 6827 brickvga.brick_count2[10]
.sym 6828 brickvga.brick_count2[11]
.sym 6829 brickvga.brick_count2[12]
.sym 6830 brickvga.brick_count2[13]
.sym 6831 brickvga.brick_count2[14]
.sym 6832 brickvga.brick_count2[15]
.sym 6835 brickvga.brick_count[5]
.sym 6839 brickvga.brick_count2_SB_DFFESR_Q_D[0]
.sym 6840 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[4]
.sym 6845 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 6868 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[13]
.sym 6870 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[11]
.sym 6897 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 6903 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[12]
.sym 6909 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[10]
.sym 6911 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[15]
.sym 6915 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[8]
.sym 6917 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[9]
.sym 6921 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[14]
.sym 6925 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[13]
.sym 6927 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[11]
.sym 6934 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 6937 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[8]
.sym 6940 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 6942 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[9]
.sym 6946 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 6948 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[10]
.sym 6952 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 6954 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[11]
.sym 6958 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[12]
.sym 6960 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[12]
.sym 6964 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[13]
.sym 6967 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[13]
.sym 6970 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[14]
.sym 6972 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[14]
.sym 6976 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[15]
.sym 6978 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[15]
.sym 7008 brickvga.brick_count2[16]
.sym 7009 brickvga.brick_count2[17]
.sym 7010 brickvga.brick_count2[18]
.sym 7011 brickvga.brick_count2[19]
.sym 7012 brickvga.brick_count2[20]
.sym 7013 brickvga.brick_count2[21]
.sym 7014 brickvga.brick_count2[22]
.sym 7015 brickvga.brick_count2[23]
.sym 7019 brickvga.brick_count[20]
.sym 7020 paddlevga.paddlex[6]
.sym 7021 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[15]
.sym 7025 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[7]
.sym 7027 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[8]
.sym 7031 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[12]
.sym 7033 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[16]
.sym 7035 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[17]
.sym 7041 brickvga.brick_count2[4]
.sym 7043 brickvga.brick_count2[17]
.sym 7044 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[15]
.sym 7051 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[17]
.sym 7052 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[18]
.sym 7057 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[16]
.sym 7061 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[21]
.sym 7068 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[23]
.sym 7070 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[22]
.sym 7077 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[20]
.sym 7080 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[19]
.sym 7081 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[16]
.sym 7083 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[16]
.sym 7087 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[17]
.sym 7089 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[17]
.sym 7093 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[18]
.sym 7095 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[18]
.sym 7099 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[19]
.sym 7101 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[19]
.sym 7105 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[20]
.sym 7107 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[20]
.sym 7111 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[21]
.sym 7114 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[21]
.sym 7117 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[22]
.sym 7119 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[22]
.sym 7123 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[23]
.sym 7126 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[23]
.sym 7155 brickvga.brick_count2[24]
.sym 7156 brickvga.brick_count2[25]
.sym 7157 brickvga.brick_count2[26]
.sym 7158 brickvga.brick_count2[27]
.sym 7159 brickvga.brick_count2[28]
.sym 7160 brickvga.brick_count2[29]
.sym 7161 brickvga.brick_count2[30]
.sym 7162 brickvga.brick_count2[31]
.sym 7166 brickvga.brick_count[28]
.sym 7169 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[10]
.sym 7171 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[9]
.sym 7172 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[18]
.sym 7180 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[22]
.sym 7181 brickvga.brick_count2[19]
.sym 7183 brickvga.brick_count2[20]
.sym 7186 brickvga.brick_count2[31]
.sym 7187 brickvga.brick_count2[22]
.sym 7189 brickvga.brick_count2[23]
.sym 7190 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[19]
.sym 7191 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[23]
.sym 7196 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[24]
.sym 7201 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[27]
.sym 7202 $PACKER_VCC_NET
.sym 7208 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[25]
.sym 7210 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[26]
.sym 7215 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[29]
.sym 7225 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[28]
.sym 7227 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[30]
.sym 7228 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[24]
.sym 7231 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[24]
.sym 7234 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[25]
.sym 7237 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[25]
.sym 7240 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[26]
.sym 7242 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[26]
.sym 7246 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[27]
.sym 7249 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[27]
.sym 7252 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[28]
.sym 7255 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[28]
.sym 7258 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[29]
.sym 7261 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[29]
.sym 7264 $nextpnr_ICESTORM_LC_111$I3
.sym 7267 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[30]
.sym 7270 $nextpnr_ICESTORM_LC_111$COUT
.sym 7272 $PACKER_VCC_NET
.sym 7274 $nextpnr_ICESTORM_LC_111$I3
.sym 7302 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[16]
.sym 7303 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[17]
.sym 7304 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7305 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[29]
.sym 7306 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 7307 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[28]
.sym 7308 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7309 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[30]
.sym 7312 brickvga.brick_count[0]
.sym 7313 brickvga.brick_count[22]
.sym 7314 $PACKER_VCC_NET
.sym 7334 brickvga.lvl[2]
.sym 7338 $nextpnr_ICESTORM_LC_111$COUT
.sym 7344 brickvga.brick_count2[25]
.sym 7349 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 7350 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 7351 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7352 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 7353 brickvga.brick_count2[26]
.sym 7354 brickvga.brick_count2[27]
.sym 7359 brickvga.brick_count2[4]
.sym 7365 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[31]
.sym 7367 brickvga.brick_count2[20]
.sym 7375 $nextpnr_ICESTORM_LC_112$I3
.sym 7378 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[31]
.sym 7379 $nextpnr_ICESTORM_LC_111$COUT
.sym 7385 $nextpnr_ICESTORM_LC_112$I3
.sym 7389 brickvga.brick_count2[20]
.sym 7397 brickvga.brick_count2[4]
.sym 7401 brickvga.brick_count2[25]
.sym 7409 brickvga.brick_count2[27]
.sym 7415 brickvga.brick_count2[26]
.sym 7418 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7419 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 7420 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 7421 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 7449 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[22]
.sym 7451 brickvga.lvl[2]
.sym 7453 brickvga.573.B_AND_S[10]
.sym 7454 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[19]
.sym 7455 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[31]
.sym 7459 brickvga.brick_count[23]
.sym 7460 brickvga.brick_count[30]
.sym 7461 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[24]
.sym 7462 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 7463 left$SB_IO_IN
.sym 7465 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 7474 brickvga.573.B_AND_S[10]
.sym 7476 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 7509 brickvga.brick_count2[23]
.sym 7512 $PACKER_VCC_NET
.sym 7517 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 7535 $PACKER_VCC_NET
.sym 7541 brickvga.brick_count2[23]
.sym 7569 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 7570 clk_pxl$SB_IO_OUT
.sym 7596 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 7597 brickvga.curr3[4]
.sym 7598 brickvga.curr3[9]
.sym 7600 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 7601 brickvga.curr3[6]
.sym 7602 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 7603 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 7608 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 7609 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 7618 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 7619 brickvga.lvl[2]
.sym 7624 brickvga.573.B_AND_S[10]
.sym 7638 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[1]
.sym 7639 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[2]
.sym 7640 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[3]
.sym 7641 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 7646 brickvga.brick_count[0]
.sym 7666 brickvga.brick_count_SB_DFFESR_Q_D[0]
.sym 7670 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[2]
.sym 7679 brickvga.brick_count_SB_DFFESR_Q_D[0]
.sym 7682 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[2]
.sym 7683 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[1]
.sym 7684 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 7685 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[3]
.sym 7689 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 7697 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[3]
.sym 7703 brickvga.brick_count[0]
.sym 7707 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[1]
.sym 7716 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_ce
.sym 7717 clk_pxl$SB_IO_OUT
.sym 7718 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]_$glb_sr
.sym 7743 brickvga.curr3[7]
.sym 7744 brickvga.curr3[8]
.sym 7745 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 7746 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 7747 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 7748 brickvga.curr3[3]
.sym 7749 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 7750 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 7767 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 7769 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 7771 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7774 brickvga.brick_count_SB_DFFESR_Q_D[0]
.sym 7775 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 7776 brickvga.lvl[1]
.sym 7777 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[1]
.sym 7791 $PACKER_VCC_NET
.sym 7792 brickvga.brick_count[2]
.sym 7793 brickvga.brick_count[0]
.sym 7795 brickvga.brick_count[4]
.sym 7796 brickvga.brick_count[3]
.sym 7798 brickvga.brick_count[1]
.sym 7799 $PACKER_VCC_NET
.sym 7805 brickvga.brick_count[5]
.sym 7806 brickvga.brick_count[6]
.sym 7815 brickvga.brick_count[7]
.sym 7816 $nextpnr_ICESTORM_LC_189$O
.sym 7819 brickvga.brick_count[0]
.sym 7822 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[2]
.sym 7824 $PACKER_VCC_NET
.sym 7825 brickvga.brick_count[1]
.sym 7826 brickvga.brick_count[0]
.sym 7828 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[3]
.sym 7830 brickvga.brick_count[2]
.sym 7831 $PACKER_VCC_NET
.sym 7832 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[2]
.sym 7834 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[4]
.sym 7836 $PACKER_VCC_NET
.sym 7837 brickvga.brick_count[3]
.sym 7838 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[3]
.sym 7840 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[5]
.sym 7842 $PACKER_VCC_NET
.sym 7843 brickvga.brick_count[4]
.sym 7844 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[4]
.sym 7846 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[6]
.sym 7848 $PACKER_VCC_NET
.sym 7849 brickvga.brick_count[5]
.sym 7850 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[5]
.sym 7852 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[7]
.sym 7854 $PACKER_VCC_NET
.sym 7855 brickvga.brick_count[6]
.sym 7856 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[6]
.sym 7858 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[8]
.sym 7860 brickvga.brick_count[7]
.sym 7861 $PACKER_VCC_NET
.sym 7862 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[7]
.sym 7863 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_ce
.sym 7864 clk_pxl$SB_IO_OUT
.sym 7865 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]_$glb_sr
.sym 7890 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 7891 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[12]
.sym 7892 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 7893 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[7]
.sym 7894 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[8]
.sym 7895 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[11]
.sym 7896 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[9]
.sym 7897 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[15]
.sym 7902 brickvga.curr1[1]
.sym 7905 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 7910 $PACKER_VCC_NET
.sym 7911 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 7915 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[2]
.sym 7916 brickvga.brick_count[13]
.sym 7917 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[3]
.sym 7918 brickvga.brick_count[14]
.sym 7919 brickvga.brick_count[16]
.sym 7921 brickvga.brick_count[17]
.sym 7924 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 7925 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[12]
.sym 7926 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[8]
.sym 7933 brickvga.brick_count[10]
.sym 7934 brickvga.brick_count[11]
.sym 7938 $PACKER_VCC_NET
.sym 7939 brickvga.brick_count[8]
.sym 7946 $PACKER_VCC_NET
.sym 7948 brickvga.brick_count[9]
.sym 7950 $PACKER_VCC_NET
.sym 7951 brickvga.brick_count[12]
.sym 7952 brickvga.brick_count[13]
.sym 7953 brickvga.brick_count[14]
.sym 7954 brickvga.brick_count[15]
.sym 7963 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[9]
.sym 7965 brickvga.brick_count[8]
.sym 7966 $PACKER_VCC_NET
.sym 7967 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[8]
.sym 7969 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[10]
.sym 7971 $PACKER_VCC_NET
.sym 7972 brickvga.brick_count[9]
.sym 7973 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[9]
.sym 7975 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[11]
.sym 7977 $PACKER_VCC_NET
.sym 7978 brickvga.brick_count[10]
.sym 7979 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[10]
.sym 7981 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[12]
.sym 7983 $PACKER_VCC_NET
.sym 7984 brickvga.brick_count[11]
.sym 7985 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[11]
.sym 7987 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[13]
.sym 7989 $PACKER_VCC_NET
.sym 7990 brickvga.brick_count[12]
.sym 7991 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[12]
.sym 7993 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[14]
.sym 7995 $PACKER_VCC_NET
.sym 7996 brickvga.brick_count[13]
.sym 7997 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[13]
.sym 7999 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[15]
.sym 8001 $PACKER_VCC_NET
.sym 8002 brickvga.brick_count[14]
.sym 8003 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[14]
.sym 8005 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[16]
.sym 8007 $PACKER_VCC_NET
.sym 8008 brickvga.brick_count[15]
.sym 8009 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[15]
.sym 8010 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_ce
.sym 8011 clk_pxl$SB_IO_OUT
.sym 8012 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]_$glb_sr
.sym 8053 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 8061 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 8063 brickvga.brick_count[21]
.sym 8067 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[11]
.sym 8069 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[9]
.sym 8071 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[15]
.sym 8073 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[16]
.sym 8078 brickvga.brick_count[16]
.sym 8084 brickvga.brick_count[22]
.sym 8087 brickvga.brick_count[17]
.sym 8088 brickvga.brick_count[18]
.sym 8097 brickvga.brick_count[19]
.sym 8098 brickvga.brick_count[20]
.sym 8100 $PACKER_VCC_NET
.sym 8107 brickvga.brick_count[21]
.sym 8108 $PACKER_VCC_NET
.sym 8109 brickvga.brick_count[23]
.sym 8110 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[17]
.sym 8112 $PACKER_VCC_NET
.sym 8113 brickvga.brick_count[16]
.sym 8114 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[16]
.sym 8116 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[18]
.sym 8118 brickvga.brick_count[17]
.sym 8119 $PACKER_VCC_NET
.sym 8120 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[17]
.sym 8122 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[19]
.sym 8124 brickvga.brick_count[18]
.sym 8125 $PACKER_VCC_NET
.sym 8126 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[18]
.sym 8128 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[20]
.sym 8130 $PACKER_VCC_NET
.sym 8131 brickvga.brick_count[19]
.sym 8132 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[19]
.sym 8134 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[21]
.sym 8136 $PACKER_VCC_NET
.sym 8137 brickvga.brick_count[20]
.sym 8138 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[20]
.sym 8140 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[22]
.sym 8142 brickvga.brick_count[21]
.sym 8143 $PACKER_VCC_NET
.sym 8144 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[21]
.sym 8146 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[23]
.sym 8148 $PACKER_VCC_NET
.sym 8149 brickvga.brick_count[22]
.sym 8150 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[22]
.sym 8152 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[24]
.sym 8154 brickvga.brick_count[23]
.sym 8155 $PACKER_VCC_NET
.sym 8156 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[23]
.sym 8157 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_ce
.sym 8158 clk_pxl$SB_IO_OUT
.sym 8159 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]_$glb_sr
.sym 8193 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 8202 brickvga.brick_count[18]
.sym 8209 brickvga.lvl[1]
.sym 8217 brickvga.573.B_AND_S[10]
.sym 8220 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[24]
.sym 8227 brickvga.brick_count[26]
.sym 8236 brickvga.brick_count[27]
.sym 8239 brickvga.brick_count[30]
.sym 8242 brickvga.brick_count[25]
.sym 8243 $PACKER_VCC_NET
.sym 8246 brickvga.brick_count[29]
.sym 8248 brickvga.brick_count[31]
.sym 8249 brickvga.brick_count[24]
.sym 8251 $PACKER_VCC_NET
.sym 8253 brickvga.brick_count[28]
.sym 8257 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[25]
.sym 8259 brickvga.brick_count[24]
.sym 8260 $PACKER_VCC_NET
.sym 8261 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[24]
.sym 8263 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[26]
.sym 8265 $PACKER_VCC_NET
.sym 8266 brickvga.brick_count[25]
.sym 8267 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[25]
.sym 8269 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[27]
.sym 8271 $PACKER_VCC_NET
.sym 8272 brickvga.brick_count[26]
.sym 8273 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[26]
.sym 8275 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[28]
.sym 8277 brickvga.brick_count[27]
.sym 8278 $PACKER_VCC_NET
.sym 8279 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[27]
.sym 8281 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[29]
.sym 8283 brickvga.brick_count[28]
.sym 8284 $PACKER_VCC_NET
.sym 8285 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[28]
.sym 8287 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[30]
.sym 8289 $PACKER_VCC_NET
.sym 8290 brickvga.brick_count[29]
.sym 8291 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[29]
.sym 8293 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[31]
.sym 8295 brickvga.brick_count[30]
.sym 8296 $PACKER_VCC_NET
.sym 8297 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[30]
.sym 8300 $PACKER_VCC_NET
.sym 8302 brickvga.brick_count[31]
.sym 8303 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[31]
.sym 8304 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_ce
.sym 8305 clk_pxl$SB_IO_OUT
.sym 8306 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]_$glb_sr
.sym 8347 brickvga.brick_count[25]
.sym 8351 brickvga.brick_count[27]
.sym 8355 brickvga.brick_count[18]
.sym 8358 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[18]
.sym 8359 brickvga.lvl[1]
.sym 8361 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[20]
.sym 8362 brickvga.brick_count[29]
.sym 8363 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 8364 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 8365 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 8372 brickvga.brick_count[16]
.sym 8373 brickvga.brick_count[10]
.sym 8374 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 8375 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 8376 brickvga.brick_count[6]
.sym 8378 brickvga.brick_count[19]
.sym 8380 brickvga.brick_count[24]
.sym 8381 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 8382 brickvga.brick_count[17]
.sym 8383 brickvga.brick_count[21]
.sym 8384 brickvga.brick_count[22]
.sym 8386 brickvga.brick_count[19]
.sym 8387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 8389 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 8391 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 8392 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 8395 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 8398 brickvga.brick_count[5]
.sym 8401 brickvga.573.B_AND_S[10]
.sym 8403 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[2]
.sym 8405 brickvga.brick_count[6]
.sym 8406 brickvga.brick_count[10]
.sym 8407 brickvga.brick_count[16]
.sym 8408 brickvga.brick_count[5]
.sym 8411 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 8412 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 8413 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 8414 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 8418 brickvga.brick_count[19]
.sym 8425 brickvga.brick_count[10]
.sym 8429 brickvga.brick_count[21]
.sym 8430 brickvga.brick_count[17]
.sym 8431 brickvga.brick_count[19]
.sym 8432 brickvga.brick_count[24]
.sym 8435 brickvga.brick_count[22]
.sym 8441 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[2]
.sym 8442 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 8443 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 8444 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 8448 brickvga.brick_count[21]
.sym 8451 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 8452 clk_pxl$SB_IO_OUT
.sym 8453 brickvga.573.B_AND_S[10]
.sym 8485 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[2]
.sym 8498 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8502 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 8503 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 8504 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[30]
.sym 8505 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8506 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[25]
.sym 8507 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 8508 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[27]
.sym 8510 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[23]
.sym 8511 brickvga.lvl[1]
.sym 8513 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 8527 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 8528 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 8529 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8531 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 8537 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8539 $PACKER_VCC_NET
.sym 8548 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 8549 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 8551 $nextpnr_ICESTORM_LC_43$O
.sym 8554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 8557 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
.sym 8559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8563 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 8565 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 8569 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 8571 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 8575 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[4]
.sym 8577 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 8578 $PACKER_VCC_NET
.sym 8581 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[5]
.sym 8583 $PACKER_VCC_NET
.sym 8584 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 8587 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[6]
.sym 8590 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 8593 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[7]
.sym 8596 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8625 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[31]
.sym 8626 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[18]
.sym 8627 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[29]
.sym 8628 brickvga.curr5[6]
.sym 8629 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 8630 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8631 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 8632 brickvga.curr5[4]
.sym 8633 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 8634 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 8638 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 8652 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[31]
.sym 8654 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[28]
.sym 8659 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[8]
.sym 8661 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[7]
.sym 8669 brickvga.brick_count[27]
.sym 8672 brickvga.brick_count[23]
.sym 8674 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 8675 brickvga.brick_count[26]
.sym 8676 brickvga.brick_count[18]
.sym 8678 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 8680 brickvga.brick_count[24]
.sym 8681 brickvga.brick_count[29]
.sym 8682 brickvga.brick_count[20]
.sym 8687 brickvga.brick_count[0]
.sym 8688 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8694 brickvga.brick_count[22]
.sym 8696 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 8697 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 8698 $nextpnr_ICESTORM_LC_44$I3
.sym 8700 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 8708 $nextpnr_ICESTORM_LC_44$I3
.sym 8711 brickvga.brick_count[26]
.sym 8718 brickvga.brick_count[20]
.sym 8726 brickvga.brick_count[24]
.sym 8729 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 8730 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 8731 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 8732 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8735 brickvga.brick_count[20]
.sym 8736 brickvga.brick_count[18]
.sym 8737 brickvga.brick_count[23]
.sym 8738 brickvga.brick_count[22]
.sym 8741 brickvga.brick_count[27]
.sym 8742 brickvga.brick_count[26]
.sym 8743 brickvga.brick_count[0]
.sym 8744 brickvga.brick_count[29]
.sym 8799 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 8801 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 8804 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 8806 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8813 brickvga.brick_count[27]
.sym 8815 brickvga.brick_count[25]
.sym 8827 brickvga.brick_count[31]
.sym 8829 brickvga.brick_count[28]
.sym 8834 brickvga.brick_count[23]
.sym 8841 brickvga.brick_count[30]
.sym 8846 brickvga.brick_count[28]
.sym 8854 brickvga.brick_count[30]
.sym 8860 brickvga.brick_count[25]
.sym 8865 brickvga.brick_count[27]
.sym 8871 brickvga.brick_count[23]
.sym 8876 brickvga.brick_count[30]
.sym 8877 brickvga.brick_count[28]
.sym 8878 brickvga.brick_count[31]
.sym 8879 brickvga.brick_count[25]
.sym 8890 brickvga.brick_count[31]
.sym 8921 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 8929 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 8931 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 8932 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 8952 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 8961 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8963 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 8964 $PACKER_VCC_NET
.sym 8973 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 8974 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 8975 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 8983 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 8988 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 8990 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8992 $nextpnr_ICESTORM_LC_87$O
.sym 8994 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 8998 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 9001 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 9004 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9006 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9010 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9012 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 9016 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[4]
.sym 9018 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9019 $PACKER_VCC_NET
.sym 9022 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[5]
.sym 9024 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 9028 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[6]
.sym 9030 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 9031 $PACKER_VCC_NET
.sym 9034 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[7]
.sym 9037 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9079 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9081 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9084 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 9085 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9086 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9087 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 9089 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9092 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9102 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[7]
.sym 9132 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9139 $nextpnr_ICESTORM_LC_88$I3
.sym 9142 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9149 $nextpnr_ICESTORM_LC_88$I3
.sym 9214 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 9215 ballvga.changex_SB_DFFESS_Q_E
.sym 9216 ballvga.changey_SB_DFFESS_Q_E
.sym 9218 frame_update
.sym 9219 frame_update_SB_DFFESR_Q_E
.sym 9220 ballvga.changex_SB_DFFESS_Q_S
.sym 9239 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 9374 ball_display_SB_LUT4_I2_O[0]
.sym 9384 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9385 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 9386 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 9389 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9411 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[3]
.sym 9414 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 9418 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 9419 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9422 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 9423 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 9424 $PACKER_VCC_NET
.sym 9428 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 9430 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 9432 $PACKER_VCC_NET
.sym 9433 $nextpnr_ICESTORM_LC_187$O
.sym 9436 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9439 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 9441 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 9442 $PACKER_VCC_NET
.sym 9445 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 9447 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 9448 $PACKER_VCC_NET
.sym 9451 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 9454 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[3]
.sym 9457 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 9459 $PACKER_VCC_NET
.sym 9460 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 9463 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 9465 $PACKER_VCC_NET
.sym 9466 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 9469 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 9471 $PACKER_VCC_NET
.sym 9472 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 9475 $nextpnr_ICESTORM_LC_188$I3
.sym 9477 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 9508 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 9509 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9510 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 9511 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[1]
.sym 9512 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 9513 ballvga.temp_SB_LUT4_I3_O[0]
.sym 9514 ballvga.temp
.sym 9533 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 9534 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9535 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9536 ballvga.temp_SB_LUT4_I3_O[0]
.sym 9542 ballvga.changex_SB_DFFESS_Q_E
.sym 9543 $nextpnr_ICESTORM_LC_188$I3
.sym 9552 ballvga.dirx_SB_DFF_D_Q[2]
.sym 9555 $PACKER_VCC_NET
.sym 9575 ballvga.die_SB_DFFESR_Q_E
.sym 9576 ballvga.bally[6]
.sym 9579 ballvga.bally[5]
.sym 9580 $nextpnr_ICESTORM_LC_188$COUT
.sym 9582 $PACKER_VCC_NET
.sym 9584 $nextpnr_ICESTORM_LC_188$I3
.sym 9590 $nextpnr_ICESTORM_LC_188$COUT
.sym 9593 ballvga.bally[5]
.sym 9611 ballvga.bally[6]
.sym 9627 ballvga.die_SB_DFFESR_Q_E
.sym 9628 clk_pxl$SB_IO_OUT
.sym 9629 ballvga.dirx_SB_DFF_D_Q[2]
.sym 9666 start_SB_LUT4_I2_O[0]
.sym 9673 $PACKER_VCC_NET
.sym 9676 ballvga.die
.sym 9679 ballvga.bally[3]
.sym 9680 ballvga.bally[7]
.sym 9683 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 9687 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 9688 changex
.sym 9689 ballvga.bally[5]
.sym 9695 ballvga.bally[3]
.sym 9696 ballvga.bally[5]
.sym 9698 $PACKER_VCC_NET
.sym 9706 $PACKER_VCC_NET
.sym 9714 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9715 ballvga.bally[6]
.sym 9717 ballvga.bally[4]
.sym 9718 ballvga.bally[7]
.sym 9720 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 9722 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9723 ballvga.bally[8]
.sym 9727 $nextpnr_ICESTORM_LC_197$O
.sym 9729 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9733 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 9735 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 9737 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9739 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 9741 $PACKER_VCC_NET
.sym 9742 ballvga.bally[3]
.sym 9743 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 9745 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 9747 ballvga.bally[4]
.sym 9748 $PACKER_VCC_NET
.sym 9749 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 9751 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 9753 ballvga.bally[5]
.sym 9754 $PACKER_VCC_NET
.sym 9755 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 9757 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 9759 ballvga.bally[6]
.sym 9760 $PACKER_VCC_NET
.sym 9761 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 9763 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 9765 ballvga.bally[7]
.sym 9766 $PACKER_VCC_NET
.sym 9767 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 9769 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 9771 $PACKER_VCC_NET
.sym 9772 ballvga.bally[8]
.sym 9773 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 9802 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 9803 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9804 changex
.sym 9805 ballvga.bally[8]
.sym 9806 ballvga.die_SB_DFFESR_Q_E
.sym 9807 ballvga.bally[4]
.sym 9808 ballvga.bally[7]
.sym 9823 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[5]
.sym 9825 ballvga.bally[6]
.sym 9827 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 9829 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 9831 ballvga.bally_SB_DFFESR_Q_E
.sym 9837 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 9843 $PACKER_VCC_NET
.sym 9854 ballvga.temp_SB_LUT4_I3_O[0]
.sym 9860 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9864 ballvga.bally[9]
.sym 9875 ballvga.bally[9]
.sym 9876 $PACKER_VCC_NET
.sym 9878 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 9905 ballvga.temp_SB_LUT4_I3_O[0]
.sym 9921 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9922 clk_pxl$SB_IO_OUT
.sym 9948 ballvga.bally[3]
.sym 9949 ballvga.bally_SB_DFFESR_Q_E
.sym 9950 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 9951 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 9952 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 9953 ballvga.bally[5]
.sym 9954 ballvga.bally[6]
.sym 9955 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 9978 start_SB_LUT4_I2_O[2]
.sym 9983 ballvga.ballx_SB_DFFESR_Q_E
.sym 9993 ballvga.bally[8]
.sym 9995 ballvga.bally[4]
.sym 9996 ballvga.bally[7]
.sym 10003 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10005 ballvga.bally[3]
.sym 10008 $PACKER_VCC_NET
.sym 10010 ballvga.bally[5]
.sym 10011 ballvga.bally[6]
.sym 10012 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 10016 $PACKER_VCC_NET
.sym 10021 $nextpnr_ICESTORM_LC_153$O
.sym 10023 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10027 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10029 $PACKER_VCC_NET
.sym 10030 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 10033 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10035 $PACKER_VCC_NET
.sym 10036 ballvga.bally[3]
.sym 10037 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10039 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 10041 ballvga.bally[4]
.sym 10042 $PACKER_VCC_NET
.sym 10043 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10045 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 10047 ballvga.bally[5]
.sym 10048 $PACKER_VCC_NET
.sym 10049 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 10051 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 10053 ballvga.bally[6]
.sym 10054 $PACKER_VCC_NET
.sym 10055 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 10057 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 10059 ballvga.bally[7]
.sym 10060 $PACKER_VCC_NET
.sym 10061 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 10063 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 10065 ballvga.bally[8]
.sym 10066 $PACKER_VCC_NET
.sym 10067 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 10108 ballvga.bally[6]
.sym 10113 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 10121 ballvga.ballx[4]
.sym 10125 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 10129 ballvga.ballx[7]
.sym 10131 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 10140 $PACKER_VCC_NET
.sym 10144 ballvga.bally[9]
.sym 10169 $PACKER_VCC_NET
.sym 10170 ballvga.bally[9]
.sym 10172 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 10243 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 10245 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 10247 ballvga.ballx_SB_DFFESR_Q_E
.sym 10248 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 10249 ballvga.ballx_SB_LUT4_O_1_I3[0]
.sym 10254 ballvga.bally[9]
.sym 10262 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10267 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10269 changex
.sym 10271 ballvga.ballx[8]
.sym 10273 ballvga.ballx[4]
.sym 10277 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 10284 ballvga.ballx[4]
.sym 10287 $PACKER_VCC_NET
.sym 10290 $PACKER_VCC_NET
.sym 10294 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 10295 ballvga.ballx[8]
.sym 10296 ballvga.ballx[7]
.sym 10297 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10298 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 10300 ballvga.ballx[3]
.sym 10303 ballvga.ballx[6]
.sym 10311 ballvga.ballx[5]
.sym 10315 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[1]
.sym 10317 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10318 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 10321 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[2]
.sym 10323 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 10324 $PACKER_VCC_NET
.sym 10325 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[1]
.sym 10327 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[3]
.sym 10329 ballvga.ballx[3]
.sym 10330 $PACKER_VCC_NET
.sym 10331 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[2]
.sym 10333 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[4]
.sym 10335 $PACKER_VCC_NET
.sym 10336 ballvga.ballx[4]
.sym 10337 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[3]
.sym 10339 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[5]
.sym 10341 ballvga.ballx[5]
.sym 10342 $PACKER_VCC_NET
.sym 10343 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[4]
.sym 10345 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[6]
.sym 10347 ballvga.ballx[6]
.sym 10348 $PACKER_VCC_NET
.sym 10349 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[5]
.sym 10351 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[7]
.sym 10353 $PACKER_VCC_NET
.sym 10354 ballvga.ballx[7]
.sym 10355 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[6]
.sym 10357 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 10359 $PACKER_VCC_NET
.sym 10360 ballvga.ballx[8]
.sym 10361 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[7]
.sym 10402 ballvga.dirx_SB_DFF_D_Q[2]
.sym 10409 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10413 ballvga.ballx[6]
.sym 10415 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 10417 ballvga.ballx[3]
.sym 10419 ballvga.ballx_SB_DFFESR_Q_E
.sym 10420 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 10421 ballvga.ballx[5]
.sym 10423 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 10425 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 10431 ballvga.velocity_SB_LUT4_I1_O[1]
.sym 10433 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 10434 $PACKER_VCC_NET
.sym 10436 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 10439 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 10441 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 10444 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 10445 ballvga.dirx_SB_DFF_D_Q[2]
.sym 10448 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 10451 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10452 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10453 ballvga.ballx[9]
.sym 10456 ballvga.velocity_SB_LUT4_I1_O[0]
.sym 10457 ballvga.ballx_SB_DFFESR_Q_E
.sym 10458 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 10460 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10461 ballvga.velocity[1]
.sym 10463 $PACKER_VCC_NET
.sym 10464 ballvga.ballx[9]
.sym 10466 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 10469 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 10470 ballvga.dirx_SB_DFF_D_Q[2]
.sym 10471 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10472 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 10476 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10477 ballvga.velocity[1]
.sym 10481 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10482 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 10483 ballvga.velocity_SB_LUT4_I1_O[1]
.sym 10484 ballvga.dirx_SB_DFF_D_Q[2]
.sym 10487 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 10489 $PACKER_VCC_NET
.sym 10490 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10493 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 10494 ballvga.dirx_SB_DFF_D_Q[2]
.sym 10495 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10496 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 10499 ballvga.dirx_SB_DFF_D_Q[2]
.sym 10500 ballvga.velocity_SB_LUT4_I1_O[0]
.sym 10501 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10502 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 10508 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 10509 ballvga.ballx_SB_DFFESR_Q_E
.sym 10510 clk_pxl$SB_IO_OUT
.sym 10511 start_SB_LUT4_I2_O[2]_$glb_sr
.sym 10537 ballvga.changex_SB_LUT4_I2_I1[2]
.sym 10538 ballvga.ballx[8]
.sym 10539 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1]
.sym 10540 ballvga.invertx
.sym 10541 ballvga.changex_SB_LUT4_I2_I1[0]
.sym 10542 ballvga.ballx[6]
.sym 10543 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[2]
.sym 10552 ballvga.ballx[4]
.sym 10556 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 10561 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 10562 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10563 ballvga.ballx[9]
.sym 10567 ballvga.ballx_SB_DFFESR_Q_E
.sym 10569 ballvga.ballx[3]
.sym 10579 ballvga.ballx[3]
.sym 10580 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 10581 ballvga.ballx[5]
.sym 10586 ballvga.ballx[4]
.sym 10590 ballvga.ballx[7]
.sym 10591 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10592 ballvga.velocity[1]
.sym 10595 ballvga.ballx[8]
.sym 10599 ballvga.ballx[6]
.sym 10609 ballvga.velocity_SB_CARRY_I0_CO[1]
.sym 10611 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10612 ballvga.velocity[1]
.sym 10615 ballvga.velocity_SB_CARRY_I0_CO[2]
.sym 10618 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 10619 ballvga.velocity_SB_CARRY_I0_CO[1]
.sym 10621 ballvga.velocity_SB_CARRY_I0_CO[3]
.sym 10624 ballvga.ballx[3]
.sym 10625 ballvga.velocity_SB_CARRY_I0_CO[2]
.sym 10627 ballvga.velocity_SB_CARRY_I0_CO[4]
.sym 10629 ballvga.ballx[4]
.sym 10631 ballvga.velocity_SB_CARRY_I0_CO[3]
.sym 10633 ballvga.velocity_SB_CARRY_I0_CO[5]
.sym 10636 ballvga.ballx[5]
.sym 10637 ballvga.velocity_SB_CARRY_I0_CO[4]
.sym 10639 ballvga.velocity_SB_CARRY_I0_CO[6]
.sym 10641 ballvga.ballx[6]
.sym 10643 ballvga.velocity_SB_CARRY_I0_CO[5]
.sym 10645 ballvga.velocity_SB_CARRY_I0_CO[7]
.sym 10648 ballvga.ballx[7]
.sym 10649 ballvga.velocity_SB_CARRY_I0_CO[6]
.sym 10651 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 10653 ballvga.ballx[8]
.sym 10655 ballvga.velocity_SB_CARRY_I0_CO[7]
.sym 10684 ballvga.ballx_SB_LUT4_O_1_I3[8]
.sym 10690 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10702 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 10713 ballvga.ballx[9]
.sym 10714 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10719 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 10724 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 10728 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 10729 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 10731 ballvga.dirx_SB_DFF_D_Q[0]
.sym 10732 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 10733 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 10734 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 10735 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 10736 ballvga.dirx_SB_DFF_D_Q[2]
.sym 10737 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 10738 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 10739 ballvga.ballx[9]
.sym 10742 ballvga.ballx_SB_DFFESR_Q_E
.sym 10755 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10759 ballvga.ballx[9]
.sym 10760 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 10763 ballvga.dirx_SB_DFF_D_Q[0]
.sym 10764 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 10765 ballvga.dirx_SB_DFF_D_Q[2]
.sym 10766 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10769 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10770 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 10771 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 10772 ballvga.dirx_SB_DFF_D_Q[2]
.sym 10781 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 10782 ballvga.dirx_SB_DFF_D_Q[2]
.sym 10783 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10784 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 10793 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10794 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 10795 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 10796 ballvga.dirx_SB_DFF_D_Q[2]
.sym 10799 ballvga.dirx_SB_DFF_D_Q[2]
.sym 10800 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 10801 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 10802 ballvga.dirx_SB_DFF_D_Q[3]
.sym 10803 ballvga.ballx_SB_DFFESR_Q_E
.sym 10804 clk_pxl$SB_IO_OUT
.sym 10805 start_SB_LUT4_I2_O[2]_$glb_sr
.sym 11035 pll1.clk_locked
.sym 11052 pll1.clk_locked
.sym 11117 pll1.clk_locked
.sym 11229 brickvga.brick_count2[6]
.sym 11230 brickvga.brick_count2_SB_DFFESR_Q_D[0]
.sym 11231 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 11232 brickvga.brick_count2[0]
.sym 11233 brickvga.brick_count2[3]
.sym 11234 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[1]
.sym 11235 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11236 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 11273 brickvga.brick_count2[2]
.sym 11275 brickvga.brick_count2[4]
.sym 11284 brickvga.brick_count2[5]
.sym 11286 brickvga.brick_count2[7]
.sym 11287 brickvga.brick_count2[6]
.sym 11290 brickvga.brick_count2[0]
.sym 11291 brickvga.brick_count2[3]
.sym 11296 brickvga.brick_count2[1]
.sym 11298 brickvga.brick_count2[0]
.sym 11299 $PACKER_VCC_NET
.sym 11303 $nextpnr_ICESTORM_LC_190$O
.sym 11305 brickvga.brick_count2[0]
.sym 11309 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[2]
.sym 11311 brickvga.brick_count2[1]
.sym 11312 $PACKER_VCC_NET
.sym 11313 brickvga.brick_count2[0]
.sym 11315 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[3]
.sym 11317 $PACKER_VCC_NET
.sym 11318 brickvga.brick_count2[2]
.sym 11319 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[2]
.sym 11321 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[4]
.sym 11323 brickvga.brick_count2[3]
.sym 11324 $PACKER_VCC_NET
.sym 11325 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[3]
.sym 11327 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[5]
.sym 11329 $PACKER_VCC_NET
.sym 11330 brickvga.brick_count2[4]
.sym 11331 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[4]
.sym 11333 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[6]
.sym 11335 brickvga.brick_count2[5]
.sym 11336 $PACKER_VCC_NET
.sym 11337 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[5]
.sym 11339 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[7]
.sym 11341 $PACKER_VCC_NET
.sym 11342 brickvga.brick_count2[6]
.sym 11343 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[6]
.sym 11345 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[8]
.sym 11347 brickvga.brick_count2[7]
.sym 11348 $PACKER_VCC_NET
.sym 11349 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[7]
.sym 11350 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 11351 clk_pxl$SB_IO_OUT
.sym 11352 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]_$glb_sr
.sym 11359 left_SB_LUT4_I2_I1[2]
.sym 11360 left_SB_LUT4_I2_I1[3]
.sym 11361 left_SB_LUT4_I2_I1[4]
.sym 11362 left_SB_LUT4_I2_I1[5]
.sym 11363 left_SB_LUT4_I2_I1[6]
.sym 11364 left_SB_LUT4_I2_I1[7]
.sym 11369 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 11379 brickvga.brick_count2[4]
.sym 11388 brickvga.brick_count2[7]
.sym 11394 $PACKER_VCC_NET
.sym 11395 brickvga.brick_count2[2]
.sym 11416 paddlevga.paddlex[8]
.sym 11429 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[8]
.sym 11434 brickvga.brick_count2[8]
.sym 11439 brickvga.brick_count2[13]
.sym 11444 brickvga.brick_count2[10]
.sym 11449 brickvga.brick_count2[15]
.sym 11451 $PACKER_VCC_NET
.sym 11453 brickvga.brick_count2[11]
.sym 11454 brickvga.brick_count2[12]
.sym 11459 brickvga.brick_count2[9]
.sym 11463 $PACKER_VCC_NET
.sym 11464 brickvga.brick_count2[14]
.sym 11466 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[9]
.sym 11468 $PACKER_VCC_NET
.sym 11469 brickvga.brick_count2[8]
.sym 11470 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[8]
.sym 11472 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[10]
.sym 11474 brickvga.brick_count2[9]
.sym 11475 $PACKER_VCC_NET
.sym 11476 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[9]
.sym 11478 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[11]
.sym 11480 brickvga.brick_count2[10]
.sym 11481 $PACKER_VCC_NET
.sym 11482 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[10]
.sym 11484 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[12]
.sym 11486 $PACKER_VCC_NET
.sym 11487 brickvga.brick_count2[11]
.sym 11488 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[11]
.sym 11490 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[13]
.sym 11492 $PACKER_VCC_NET
.sym 11493 brickvga.brick_count2[12]
.sym 11494 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[12]
.sym 11496 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[14]
.sym 11498 $PACKER_VCC_NET
.sym 11499 brickvga.brick_count2[13]
.sym 11500 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[13]
.sym 11502 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[15]
.sym 11504 brickvga.brick_count2[14]
.sym 11505 $PACKER_VCC_NET
.sym 11506 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[14]
.sym 11508 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[16]
.sym 11510 brickvga.brick_count2[15]
.sym 11511 $PACKER_VCC_NET
.sym 11512 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[15]
.sym 11513 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 11514 clk_pxl$SB_IO_OUT
.sym 11515 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]_$glb_sr
.sym 11516 left_SB_LUT4_I2_I1[8]
.sym 11517 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[10]
.sym 11518 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[13]
.sym 11519 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[11]
.sym 11520 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 11521 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[9]
.sym 11522 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[21]
.sym 11523 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 11528 brickvga.brick_count2[8]
.sym 11530 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[14]
.sym 11538 brickvga.brick_count2[12]
.sym 11542 brickvga.brick_count2[21]
.sym 11546 brickvga.brick_count2[23]
.sym 11548 brickvga.brick_count2[16]
.sym 11550 brickvga.brick_count2[17]
.sym 11552 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[16]
.sym 11560 brickvga.brick_count2[19]
.sym 11562 brickvga.brick_count2[21]
.sym 11569 brickvga.brick_count2[20]
.sym 11574 brickvga.brick_count2[17]
.sym 11580 brickvga.brick_count2[23]
.sym 11581 brickvga.brick_count2[16]
.sym 11583 brickvga.brick_count2[18]
.sym 11584 $PACKER_VCC_NET
.sym 11587 brickvga.brick_count2[22]
.sym 11589 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[17]
.sym 11591 brickvga.brick_count2[16]
.sym 11592 $PACKER_VCC_NET
.sym 11593 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[16]
.sym 11595 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[18]
.sym 11597 $PACKER_VCC_NET
.sym 11598 brickvga.brick_count2[17]
.sym 11599 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[17]
.sym 11601 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[19]
.sym 11603 brickvga.brick_count2[18]
.sym 11604 $PACKER_VCC_NET
.sym 11605 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[18]
.sym 11607 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[20]
.sym 11609 $PACKER_VCC_NET
.sym 11610 brickvga.brick_count2[19]
.sym 11611 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[19]
.sym 11613 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[21]
.sym 11615 brickvga.brick_count2[20]
.sym 11616 $PACKER_VCC_NET
.sym 11617 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[20]
.sym 11619 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[22]
.sym 11621 $PACKER_VCC_NET
.sym 11622 brickvga.brick_count2[21]
.sym 11623 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[21]
.sym 11625 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[23]
.sym 11627 brickvga.brick_count2[22]
.sym 11628 $PACKER_VCC_NET
.sym 11629 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[22]
.sym 11631 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[24]
.sym 11633 $PACKER_VCC_NET
.sym 11634 brickvga.brick_count2[23]
.sym 11635 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[23]
.sym 11636 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 11637 clk_pxl$SB_IO_OUT
.sym 11638 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]_$glb_sr
.sym 11654 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[11]
.sym 11657 brickvga.brick_count2[18]
.sym 11662 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[13]
.sym 11668 brickvga.brick_count2[20]
.sym 11670 $PACKER_VCC_NET
.sym 11671 brickvga.573.B_AND_S[10]
.sym 11672 brickvga.brick_count2[22]
.sym 11673 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 11675 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[24]
.sym 11687 brickvga.brick_count2[31]
.sym 11689 brickvga.brick_count2[25]
.sym 11698 brickvga.brick_count2[26]
.sym 11699 $PACKER_VCC_NET
.sym 11701 brickvga.brick_count2[29]
.sym 11704 brickvga.brick_count2[24]
.sym 11707 brickvga.brick_count2[27]
.sym 11708 brickvga.brick_count2[28]
.sym 11709 $PACKER_VCC_NET
.sym 11710 brickvga.brick_count2[30]
.sym 11712 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[25]
.sym 11714 brickvga.brick_count2[24]
.sym 11715 $PACKER_VCC_NET
.sym 11716 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[24]
.sym 11718 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[26]
.sym 11720 brickvga.brick_count2[25]
.sym 11721 $PACKER_VCC_NET
.sym 11722 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[25]
.sym 11724 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[27]
.sym 11726 $PACKER_VCC_NET
.sym 11727 brickvga.brick_count2[26]
.sym 11728 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[26]
.sym 11730 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[28]
.sym 11732 brickvga.brick_count2[27]
.sym 11733 $PACKER_VCC_NET
.sym 11734 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[27]
.sym 11736 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[29]
.sym 11738 brickvga.brick_count2[28]
.sym 11739 $PACKER_VCC_NET
.sym 11740 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[28]
.sym 11742 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[30]
.sym 11744 $PACKER_VCC_NET
.sym 11745 brickvga.brick_count2[29]
.sym 11746 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[29]
.sym 11748 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[31]
.sym 11750 brickvga.brick_count2[30]
.sym 11751 $PACKER_VCC_NET
.sym 11752 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[30]
.sym 11756 $PACKER_VCC_NET
.sym 11757 brickvga.brick_count2[31]
.sym 11758 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[31]
.sym 11759 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 11760 clk_pxl$SB_IO_OUT
.sym 11761 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]_$glb_sr
.sym 11763 right_SB_LUT4_I2_O[0]
.sym 11764 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11765 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 11766 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[24]
.sym 11767 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 11768 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11769 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 11773 brickvga.lvl[2]
.sym 11775 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 11777 paddlevga.paddlex[6]
.sym 11789 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 11790 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 11795 brickvga.lvl[2]
.sym 11797 brickvga.573.S[0]
.sym 11803 brickvga.brick_count2[4]
.sym 11804 brickvga.brick_count2[25]
.sym 11805 brickvga.brick_count2[17]
.sym 11807 brickvga.brick_count2[28]
.sym 11809 brickvga.brick_count2[19]
.sym 11813 brickvga.brick_count2[26]
.sym 11815 brickvga.brick_count2[28]
.sym 11816 brickvga.brick_count2[29]
.sym 11817 brickvga.brick_count2[30]
.sym 11818 brickvga.brick_count2[23]
.sym 11820 brickvga.brick_count2[16]
.sym 11822 brickvga.brick_count2[17]
.sym 11828 brickvga.brick_count2[20]
.sym 11832 brickvga.brick_count2[22]
.sym 11837 brickvga.brick_count2[16]
.sym 11845 brickvga.brick_count2[17]
.sym 11848 brickvga.brick_count2[29]
.sym 11849 brickvga.brick_count2[30]
.sym 11850 brickvga.brick_count2[4]
.sym 11851 brickvga.brick_count2[28]
.sym 11857 brickvga.brick_count2[29]
.sym 11860 brickvga.brick_count2[23]
.sym 11861 brickvga.brick_count2[25]
.sym 11862 brickvga.brick_count2[22]
.sym 11863 brickvga.brick_count2[26]
.sym 11869 brickvga.brick_count2[28]
.sym 11872 brickvga.brick_count2[19]
.sym 11873 brickvga.brick_count2[16]
.sym 11874 brickvga.brick_count2[20]
.sym 11875 brickvga.brick_count2[17]
.sym 11878 brickvga.brick_count2[30]
.sym 11885 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 11886 brickvga.curr3[2]
.sym 11887 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 11888 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 11889 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 11890 brickvga.curr3[0]
.sym 11891 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 11892 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 11906 right_SB_LUT4_I2_O[0]
.sym 11908 right_SB_LUT4_I2_I0[7]
.sym 11909 brickvga.573.B_AND_S[10]
.sym 11910 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 11911 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 11915 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 11916 brickvga.lvl[1]
.sym 11917 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 11918 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 11927 brickvga.brick_count2[22]
.sym 11928 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 11931 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 11932 brickvga.brick_count2[31]
.sym 11935 brickvga.lvl[1]
.sym 11936 brickvga.lvl[2]
.sym 11937 brickvga.brick_count2[19]
.sym 11938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 11939 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 11944 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 11949 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 11960 brickvga.brick_count2[22]
.sym 11971 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 11972 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 11974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 11983 brickvga.lvl[1]
.sym 11984 brickvga.lvl[2]
.sym 11986 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 11992 brickvga.brick_count2[19]
.sym 11997 brickvga.brick_count2[31]
.sym 12005 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 12006 clk_pxl$SB_IO_OUT
.sym 12007 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 12008 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 12009 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 12010 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 12011 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 12012 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 12013 brickvga.573.S[0]
.sym 12014 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12015 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 12021 brickvga.lvl[1]
.sym 12026 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 12027 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 12030 brickvga.573.B_AND_S[10]
.sym 12031 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 12032 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 12033 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 12034 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 12036 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 12037 brickvga.573.B_AND_S[10]
.sym 12039 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 12040 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 12042 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 12049 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 12051 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 12053 brickvga.573.B_AND_S[10]
.sym 12054 brickvga.curr3[6]
.sym 12056 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 12058 brickvga.lvl[2]
.sym 12059 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 12061 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 12062 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 12063 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 12064 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 12066 brickvga.curr3[4]
.sym 12067 brickvga.curr3[9]
.sym 12070 brickvga.lvl[1]
.sym 12071 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 12074 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 12075 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 12078 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 12082 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 12083 brickvga.curr3[4]
.sym 12084 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 12085 brickvga.curr3[6]
.sym 12088 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 12089 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 12090 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 12091 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 12094 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 12095 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 12096 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 12097 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 12106 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 12107 brickvga.curr3[4]
.sym 12108 brickvga.573.B_AND_S[10]
.sym 12112 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 12113 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 12114 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 12115 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 12118 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 12120 brickvga.573.B_AND_S[10]
.sym 12121 brickvga.curr3[6]
.sym 12124 brickvga.lvl[1]
.sym 12125 brickvga.lvl[2]
.sym 12126 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 12127 brickvga.curr3[9]
.sym 12129 clk_pxl$SB_IO_OUT
.sym 12131 brickvga.574.Y_B_SB_LUT4_I0_O[0]
.sym 12132 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 12133 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 12134 brickvga.574.Y_B_SB_LUT4_I0_O[1]
.sym 12135 brickvga.curr1[1]
.sym 12136 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 12137 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 12138 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 12143 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 12148 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 12152 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 12154 brickvga.lvl[2]
.sym 12155 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 12156 brickvga.573.B_AND_S[10]
.sym 12158 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 12160 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 12163 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 12164 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 12165 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 12166 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 12172 brickvga.curr3[7]
.sym 12173 brickvga.curr3[8]
.sym 12174 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 12176 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 12177 brickvga.brick_count[5]
.sym 12178 brickvga.brick_count[6]
.sym 12179 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 12180 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 12182 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 12185 brickvga.curr3[3]
.sym 12186 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 12188 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 12189 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 12190 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 12198 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 12201 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 12205 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 12206 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 12207 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 12208 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 12211 brickvga.curr3[8]
.sym 12212 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 12213 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 12214 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 12218 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 12220 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 12223 brickvga.brick_count[5]
.sym 12229 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 12232 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 12235 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 12236 brickvga.curr3[3]
.sym 12237 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 12238 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 12241 brickvga.curr3[7]
.sym 12243 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 12244 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 12248 brickvga.brick_count[6]
.sym 12252 clk_pxl$SB_IO_OUT
.sym 12254 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 12255 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 12256 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 12257 brickvga.curr3[5]
.sym 12258 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 12259 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 12260 brickvga.curr3[1]
.sym 12261 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 12268 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 12270 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 12274 brickvga.573.B_AND_S[10]
.sym 12277 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 12281 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 12282 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 12284 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 12288 brickvga.lvl[2]
.sym 12289 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 12295 brickvga.brick_count[8]
.sym 12298 brickvga.brick_count[11]
.sym 12299 brickvga.brick_count[12]
.sym 12300 brickvga.brick_count[13]
.sym 12302 brickvga.brick_count[15]
.sym 12304 brickvga.brick_count[9]
.sym 12309 brickvga.brick_count[14]
.sym 12310 brickvga.brick_count[15]
.sym 12318 brickvga.brick_count[7]
.sym 12326 brickvga.brick_count[7]
.sym 12328 brickvga.brick_count[9]
.sym 12329 brickvga.brick_count[11]
.sym 12330 brickvga.brick_count[8]
.sym 12331 brickvga.brick_count[7]
.sym 12335 brickvga.brick_count[12]
.sym 12340 brickvga.brick_count[15]
.sym 12341 brickvga.brick_count[14]
.sym 12342 brickvga.brick_count[12]
.sym 12343 brickvga.brick_count[13]
.sym 12347 brickvga.brick_count[7]
.sym 12354 brickvga.brick_count[8]
.sym 12358 brickvga.brick_count[11]
.sym 12366 brickvga.brick_count[9]
.sym 12372 brickvga.brick_count[15]
.sym 12377 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 12378 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 12379 brickvga.curr0[9]
.sym 12380 brickvga.curr0[5]
.sym 12381 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 12382 brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 12383 brickvga.curr0[4]
.sym 12384 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 12394 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 12401 brickvga.573.B_AND_S[10]
.sym 12403 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 12406 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[8]
.sym 12410 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 12412 brickvga.lvl[1]
.sym 12421 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[1]
.sym 12424 brickvga.brick_count_SB_DFFESR_Q_D[0]
.sym 12427 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 12429 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[7]
.sym 12431 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[2]
.sym 12432 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 12433 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[3]
.sym 12441 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 12450 $nextpnr_ICESTORM_LC_165$O
.sym 12453 brickvga.brick_count_SB_DFFESR_Q_D[0]
.sym 12456 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12459 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[1]
.sym 12462 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12465 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[2]
.sym 12468 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12470 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[3]
.sym 12474 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 12477 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 12480 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 12483 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 12486 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 12488 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 12492 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 12494 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[7]
.sym 12500 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[13]
.sym 12501 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[14]
.sym 12502 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[16]
.sym 12503 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 12504 brickvga.944.Y_B_SB_LUT4_O_I2[0]
.sym 12506 brickvga.curr0[6]
.sym 12507 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[17]
.sym 12514 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 12516 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 12517 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 12519 brickvga.lvl[1]
.sym 12522 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 12527 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 12529 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 12530 brickvga.573.B_AND_S[10]
.sym 12531 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 12532 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 12536 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 12543 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[12]
.sym 12545 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[9]
.sym 12547 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[15]
.sym 12551 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[11]
.sym 12558 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[14]
.sym 12560 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[10]
.sym 12565 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[13]
.sym 12566 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[8]
.sym 12573 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 12576 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[8]
.sym 12579 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 12581 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[9]
.sym 12585 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 12587 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[10]
.sym 12591 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[11]
.sym 12594 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[11]
.sym 12597 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[12]
.sym 12600 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[12]
.sym 12603 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[13]
.sym 12606 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[13]
.sym 12609 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[14]
.sym 12611 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[14]
.sym 12615 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[15]
.sym 12617 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[15]
.sym 12623 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12624 brickvga.curr0[0]
.sym 12625 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 12626 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[1]
.sym 12627 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 12628 brickvga.curr5[2]
.sym 12629 brickvga.curr5[0]
.sym 12630 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 12635 brickvga.brick_count[17]
.sym 12636 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 12637 brickvga.brick_count[16]
.sym 12640 brickvga.brick_count[13]
.sym 12642 brickvga.brick_count[14]
.sym 12645 brickvga.lvl[1]
.sym 12646 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 12648 $PACKER_VCC_NET
.sym 12650 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 12652 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 12654 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 12655 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 12657 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 12658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 12659 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[15]
.sym 12666 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[16]
.sym 12671 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[17]
.sym 12674 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[19]
.sym 12677 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[22]
.sym 12679 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[21]
.sym 12690 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[18]
.sym 12692 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[23]
.sym 12695 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[20]
.sym 12696 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[16]
.sym 12699 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[16]
.sym 12702 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[17]
.sym 12705 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[17]
.sym 12708 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[18]
.sym 12710 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[18]
.sym 12714 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[19]
.sym 12717 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[19]
.sym 12720 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[20]
.sym 12723 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[20]
.sym 12726 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[21]
.sym 12728 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[21]
.sym 12732 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[22]
.sym 12735 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[22]
.sym 12738 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[23]
.sym 12741 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[23]
.sym 12758 brickvga.lvl[1]
.sym 12759 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 12765 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 12770 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 12771 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 12773 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 12774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 12775 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 12779 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 12780 $PACKER_VCC_NET
.sym 12781 $PACKER_VCC_NET
.sym 12782 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[23]
.sym 12795 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[31]
.sym 12797 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[29]
.sym 12807 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[24]
.sym 12810 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[31]
.sym 12812 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[28]
.sym 12813 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[26]
.sym 12814 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[30]
.sym 12816 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[25]
.sym 12818 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[27]
.sym 12819 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[24]
.sym 12822 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[24]
.sym 12825 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[25]
.sym 12827 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[25]
.sym 12831 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[26]
.sym 12833 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[26]
.sym 12837 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[27]
.sym 12839 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[27]
.sym 12843 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[28]
.sym 12846 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[28]
.sym 12849 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[29]
.sym 12852 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[29]
.sym 12855 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[30]
.sym 12858 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[30]
.sym 12861 $nextpnr_ICESTORM_LC_166$I3
.sym 12862 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[31]
.sym 12864 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[31]
.sym 12865 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[30]
.sym 12870 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[8]
.sym 12871 brickvga.curr5[5]
.sym 12872 brickvga.curr1[0]
.sym 12873 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[3]
.sym 12874 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 12875 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 12876 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[0]
.sym 12881 brickvga.lvl[1]
.sym 12882 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 12883 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 12889 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 12890 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 12891 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 12895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 12897 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 12905 $nextpnr_ICESTORM_LC_166$I3
.sym 12911 brickvga.brick_count[18]
.sym 12913 brickvga.curr5[6]
.sym 12916 brickvga.brick_count[29]
.sym 12922 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 12923 brickvga.lvl[1]
.sym 12924 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 12927 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 12928 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 12930 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 12931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 12932 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 12933 brickvga.curr5[4]
.sym 12935 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 12936 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 12937 brickvga.curr5[6]
.sym 12938 brickvga.lvl[2]
.sym 12941 brickvga.curr5[4]
.sym 12946 $nextpnr_ICESTORM_LC_166$I3
.sym 12949 brickvga.brick_count[18]
.sym 12955 brickvga.brick_count[29]
.sym 12961 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 12962 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 12963 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 12964 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 12967 brickvga.lvl[1]
.sym 12968 brickvga.lvl[2]
.sym 12969 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 12970 brickvga.curr5[4]
.sym 12973 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 12974 brickvga.curr5[4]
.sym 12975 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 12976 brickvga.curr5[6]
.sym 12979 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 12980 brickvga.curr5[6]
.sym 12981 brickvga.lvl[1]
.sym 12982 brickvga.lvl[2]
.sym 12985 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 12986 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 12987 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 12988 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 12990 clk_pxl$SB_IO_OUT
.sym 13005 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 13006 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 13016 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13018 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 13023 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13027 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13033 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13034 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 13035 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13036 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13042 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 13044 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13045 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13051 $PACKER_VCC_NET
.sym 13052 $PACKER_VCC_NET
.sym 13061 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13065 $nextpnr_ICESTORM_LC_116$O
.sym 13067 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13071 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13074 $PACKER_VCC_NET
.sym 13077 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 13079 $PACKER_VCC_NET
.sym 13080 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13083 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 13085 $PACKER_VCC_NET
.sym 13086 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13089 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 13091 $PACKER_VCC_NET
.sym 13092 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 13095 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[5]
.sym 13097 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13098 $PACKER_VCC_NET
.sym 13101 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[6]
.sym 13103 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13107 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 13109 $PACKER_VCC_NET
.sym 13110 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 13117 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 13120 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13121 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13124 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 13127 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13128 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 13129 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13130 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13131 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13132 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13137 brickvga.lvl[1]
.sym 13138 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13139 $PACKER_VCC_NET
.sym 13141 frame_update_SB_DFFESR_Q_E
.sym 13142 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13144 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13148 ball_display_SB_LUT4_I2_O[2]
.sym 13151 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 13160 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 13164 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 13168 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13173 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 13188 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[8]
.sym 13190 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13194 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[9]
.sym 13197 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13201 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 13202 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 13203 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 13204 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[9]
.sym 13251 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13253 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[8]
.sym 13256 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 13264 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13268 $PACKER_VCC_NET
.sym 13270 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 13280 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 13281 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13289 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13290 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13292 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 13293 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13294 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13299 $PACKER_VCC_NET
.sym 13306 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13311 $nextpnr_ICESTORM_LC_168$O
.sym 13313 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13317 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 13320 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13323 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 13326 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13329 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 13331 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 13335 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[4]
.sym 13338 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13341 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[5]
.sym 13343 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13347 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[6]
.sym 13349 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 13350 $PACKER_VCC_NET
.sym 13353 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[7]
.sym 13355 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13363 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 13364 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 13365 ball_display_SB_LUT4_I2_O[2]
.sym 13366 ball_display_SB_LUT4_I2_O[1]
.sym 13367 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 13368 changey
.sym 13373 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13374 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13375 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13380 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13381 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13382 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13384 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 13386 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13390 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 13391 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 13392 changey
.sym 13395 ballvga.bally[9]
.sym 13397 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[7]
.sym 13410 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13413 frame_update_SB_DFFESR_Q_E
.sym 13415 ball_display_SB_LUT4_I2_O[0]
.sym 13417 ball_display_SB_LUT4_I2_O[0]
.sym 13421 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 13422 ball_display_SB_LUT4_I2_O[2]
.sym 13423 ball_display_SB_LUT4_I2_O[1]
.sym 13428 $PACKER_VCC_NET
.sym 13429 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 13430 ball_display_SB_LUT4_I2_O[2]
.sym 13431 frame_update
.sym 13434 $nextpnr_ICESTORM_LC_169$I3
.sym 13436 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13444 $nextpnr_ICESTORM_LC_169$I3
.sym 13447 frame_update
.sym 13448 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 13449 ball_display_SB_LUT4_I2_O[2]
.sym 13450 ball_display_SB_LUT4_I2_O[1]
.sym 13453 ball_display_SB_LUT4_I2_O[1]
.sym 13454 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 13455 ball_display_SB_LUT4_I2_O[2]
.sym 13456 frame_update
.sym 13467 $PACKER_VCC_NET
.sym 13471 ball_display_SB_LUT4_I2_O[0]
.sym 13472 ball_display_SB_LUT4_I2_O[1]
.sym 13474 ball_display_SB_LUT4_I2_O[2]
.sym 13477 ball_display_SB_LUT4_I2_O[2]
.sym 13478 frame_update
.sym 13479 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 13481 frame_update_SB_DFFESR_Q_E
.sym 13482 clk_pxl$SB_IO_OUT
.sym 13483 ball_display_SB_LUT4_I2_O[0]
.sym 13498 frame_update
.sym 13499 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13501 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 13502 ballvga.changex_SB_DFFESS_Q_E
.sym 13503 ball_display_SB_LUT4_I2_O[0]
.sym 13506 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13507 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13513 ball_display
.sym 13517 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13518 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 13519 ballvga.changex_SB_DFFESS_Q_S
.sym 13529 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 13530 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 13533 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 13535 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13537 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[1]
.sym 13539 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 13540 $PACKER_VCC_NET
.sym 13543 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[3]
.sym 13554 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 13557 $nextpnr_ICESTORM_LC_177$O
.sym 13559 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[1]
.sym 13563 ballvga.changey_SB_LUT4_I3_I2[1]
.sym 13565 $PACKER_VCC_NET
.sym 13566 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13569 ballvga.changey_SB_LUT4_I3_I2[2]
.sym 13571 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 13575 ballvga.changey_SB_LUT4_I3_I2[3]
.sym 13577 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 13581 ballvga.changey_SB_LUT4_I3_I2[4]
.sym 13584 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[3]
.sym 13587 ballvga.changey_SB_LUT4_I3_I2[5]
.sym 13589 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 13593 ballvga.changey_SB_LUT4_I3_I2[6]
.sym 13595 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 13599 ballvga.changey_SB_LUT4_I3_I2[7]
.sym 13602 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 13609 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 13610 ballvga.play_SB_DFFESR_Q_E
.sym 13612 ballvga.temp_SB_LUT4_I3_O[2]
.sym 13613 ballvga.inverty
.sym 13620 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13621 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13625 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 13626 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13629 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 13630 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13638 ballvga.diry_SB_LUT4_O_I3[0]
.sym 13643 ballvga.changey_SB_LUT4_I3_I2[7]
.sym 13648 $PACKER_VCC_NET
.sym 13655 ballvga.temp
.sym 13661 ballvga.die
.sym 13663 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 13667 ballvga.bally[9]
.sym 13670 start$SB_IO_IN
.sym 13675 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 13677 ballvga.bally[3]
.sym 13678 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 13680 $nextpnr_ICESTORM_LC_178$I3
.sym 13683 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 13690 $nextpnr_ICESTORM_LC_178$I3
.sym 13693 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 13699 ballvga.bally[9]
.sym 13706 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 13714 ballvga.bally[3]
.sym 13718 ballvga.temp
.sym 13719 start$SB_IO_IN
.sym 13724 $PACKER_VCC_NET
.sym 13728 start$SB_IO_IN_$glb_clk
.sym 13729 ballvga.die
.sym 13742 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13743 ballvga.inverty
.sym 13755 ballvga.bally[4]
.sym 13756 $PACKER_VCC_NET
.sym 13757 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13760 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13761 $PACKER_GND_NET
.sym 13765 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13771 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13772 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13773 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13774 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[4]
.sym 13775 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[1]
.sym 13776 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[6]
.sym 13777 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 13778 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13779 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13780 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[2]
.sym 13781 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[3]
.sym 13782 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 13783 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13784 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[5]
.sym 13785 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[7]
.sym 13786 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[8]
.sym 13803 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 13805 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13806 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[1]
.sym 13809 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 13811 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[2]
.sym 13812 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13815 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 13817 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[3]
.sym 13818 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13821 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[4]
.sym 13823 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 13824 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[4]
.sym 13827 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[5]
.sym 13829 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13830 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[5]
.sym 13833 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[6]
.sym 13835 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13836 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[6]
.sym 13839 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[7]
.sym 13841 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[7]
.sym 13842 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 13845 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[8]
.sym 13847 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[8]
.sym 13848 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13855 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 13856 ballvga.diry_SB_LUT4_O_I3[0]
.sym 13868 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13869 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13870 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13871 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13873 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 13874 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13876 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13879 ballvga.die_SB_DFFESR_Q_E
.sym 13880 start_SB_LUT4_I2_O[1]
.sym 13881 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13882 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 13886 ballvga.bally[9]
.sym 13887 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13889 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[8]
.sym 13896 ballvga.changex_SB_DFFESS_Q_E
.sym 13898 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 13901 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 13902 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[9]
.sym 13904 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 13912 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13913 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13914 ballvga.changex_SB_DFFESS_Q_S
.sym 13920 start_SB_LUT4_I2_O[2]
.sym 13921 $PACKER_GND_NET
.sym 13923 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 13925 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13926 $nextpnr_ICESTORM_LC_134$I3
.sym 13928 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[9]
.sym 13929 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13936 $nextpnr_ICESTORM_LC_134$I3
.sym 13940 start_SB_LUT4_I2_O[2]
.sym 13942 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13946 $PACKER_GND_NET
.sym 13952 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 13958 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13960 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 13966 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 13970 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 13973 ballvga.changex_SB_DFFESS_Q_E
.sym 13974 clk_pxl$SB_IO_OUT
.sym 13975 ballvga.changex_SB_DFFESS_Q_S
.sym 13978 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13979 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 13980 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 13981 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 13982 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 13983 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 13992 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 13999 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 14000 ballvga.changex_SB_DFFESS_Q_S
.sym 14002 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 14003 ballvga.dirx_SB_DFF_D_Q[2]
.sym 14005 ball_display
.sym 14006 start_SB_LUT4_I2_O[1]
.sym 14008 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 14017 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 14019 ballvga.dirx_SB_DFF_D_Q[2]
.sym 14020 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 14023 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 14024 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 14026 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 14027 ballvga.dirx_SB_DFF_D_Q[2]
.sym 14028 ballvga.diry_SB_LUT4_O_I3[0]
.sym 14029 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 14030 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 14035 ballvga.bally_SB_DFFESR_Q_E
.sym 14036 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 14037 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 14038 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 14040 start_SB_LUT4_I2_O[2]
.sym 14041 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 14043 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 14044 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14046 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 14047 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 14048 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 14050 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14051 ballvga.dirx_SB_DFF_D_Q[2]
.sym 14052 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 14053 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 14056 start_SB_LUT4_I2_O[2]
.sym 14057 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 14058 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 14059 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 14062 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14063 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 14064 ballvga.dirx_SB_DFF_D_Q[2]
.sym 14065 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 14069 ballvga.diry_SB_LUT4_O_I3[0]
.sym 14071 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 14074 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 14075 ballvga.dirx_SB_DFF_D_Q[2]
.sym 14076 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14077 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 14080 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 14081 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14082 ballvga.dirx_SB_DFF_D_Q[2]
.sym 14083 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 14086 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 14087 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 14088 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14089 ballvga.dirx_SB_DFF_D_Q[2]
.sym 14092 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 14093 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14094 ballvga.dirx_SB_DFF_D_Q[2]
.sym 14095 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 14096 ballvga.bally_SB_DFFESR_Q_E
.sym 14097 clk_pxl$SB_IO_OUT
.sym 14098 start_SB_LUT4_I2_O[2]_$glb_sr
.sym 14099 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 14100 start_SB_LUT4_I2_O[1]
.sym 14101 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 14102 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 14103 ballvga.bally[9]
.sym 14104 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 14106 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 14111 ballvga.bally[3]
.sym 14113 ballvga.bally[5]
.sym 14122 ballvga.bally[7]
.sym 14124 ballvga.bally[9]
.sym 14130 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 14132 ballvga.ballx[7]
.sym 14134 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14149 ballvga.ballx[5]
.sym 14150 ballvga.ballx[3]
.sym 14154 ballvga.ballx[6]
.sym 14157 ballvga.ballx[8]
.sym 14159 ballvga.ballx[7]
.sym 14161 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14163 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 14165 $PACKER_VCC_NET
.sym 14167 ballvga.ballx[4]
.sym 14172 $nextpnr_ICESTORM_LC_163$O
.sym 14174 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14178 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 14180 $PACKER_VCC_NET
.sym 14181 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 14184 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 14186 ballvga.ballx[3]
.sym 14190 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 14192 ballvga.ballx[4]
.sym 14196 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 14199 ballvga.ballx[5]
.sym 14202 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[5]
.sym 14205 ballvga.ballx[6]
.sym 14208 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[6]
.sym 14210 ballvga.ballx[7]
.sym 14211 $PACKER_VCC_NET
.sym 14214 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[7]
.sym 14216 $PACKER_VCC_NET
.sym 14217 ballvga.ballx[8]
.sym 14223 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[2]
.sym 14224 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[3]
.sym 14225 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[4]
.sym 14226 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[5]
.sym 14227 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[6]
.sym 14228 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[7]
.sym 14229 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[8]
.sym 14236 ballvga.ballx[3]
.sym 14241 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 14242 ballvga.ballx[6]
.sym 14243 ballvga.bally_SB_DFFESR_Q_E
.sym 14245 ballvga.ballx[5]
.sym 14246 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 14250 ballvga.ballx[8]
.sym 14253 $PACKER_VCC_NET
.sym 14258 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[7]
.sym 14270 ballvga.ballx[9]
.sym 14273 start_SB_LUT4_I2_O[2]
.sym 14274 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 14279 ballvga.ballx[3]
.sym 14284 ballvga.ballx[7]
.sym 14285 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 14293 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14295 $nextpnr_ICESTORM_LC_164$I3
.sym 14297 ballvga.ballx[9]
.sym 14305 $nextpnr_ICESTORM_LC_164$I3
.sym 14317 ballvga.ballx[3]
.sym 14326 start_SB_LUT4_I2_O[2]
.sym 14327 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 14329 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 14333 ballvga.ballx[7]
.sym 14340 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14345 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[9]
.sym 14348 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 14349 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14351 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 14352 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 14361 start_SB_LUT4_I2_O[2]
.sym 14366 ballvga.ballx[9]
.sym 14367 ballvga.ballx[3]
.sym 14370 ballvga.ballx[6]
.sym 14376 ballvga.ballx[5]
.sym 14389 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 14400 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 14401 ballvga.ballx_SB_LUT4_O_1_I3[0]
.sym 14405 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 14408 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 14413 $PACKER_VCC_NET
.sym 14414 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14415 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 14417 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 14418 $nextpnr_ICESTORM_LC_146$O
.sym 14421 ballvga.ballx_SB_LUT4_O_1_I3[0]
.sym 14424 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[2]
.sym 14426 $PACKER_VCC_NET
.sym 14427 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14430 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[3]
.sym 14432 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 14436 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[4]
.sym 14438 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 14442 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[5]
.sym 14445 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 14448 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[6]
.sym 14450 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 14454 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[7]
.sym 14456 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 14460 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[8]
.sym 14463 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 14470 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14471 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[4]
.sym 14472 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[5]
.sym 14473 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[6]
.sym 14474 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 14475 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[8]
.sym 14480 ballvga.ballx[9]
.sym 14483 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 14494 start_SB_LUT4_I2_O[1]
.sym 14504 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[8]
.sym 14510 ballvga.ballx_SB_LUT4_O_1_I3[8]
.sym 14511 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 14512 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1]
.sym 14516 ballvga.dirx_SB_DFF_D_Q[3]
.sym 14518 ballvga.changex_SB_LUT4_I2_I1[2]
.sym 14519 changex
.sym 14520 start_SB_LUT4_I2_O[1]
.sym 14524 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[2]
.sym 14526 ballvga.ballx[4]
.sym 14527 ballvga.ballx[3]
.sym 14528 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 14530 ballvga.ballx[7]
.sym 14531 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14534 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 14535 start$SB_IO_IN
.sym 14537 ballvga.ballx[5]
.sym 14538 ballvga.changex_SB_LUT4_I2_I1[0]
.sym 14539 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 14540 ballvga.ballx[9]
.sym 14541 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[8]
.sym 14543 ballvga.ballx_SB_LUT4_O_1_I3[8]
.sym 14548 start$SB_IO_IN
.sym 14549 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 14550 ballvga.dirx_SB_DFF_D_Q[3]
.sym 14551 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[8]
.sym 14556 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 14560 ballvga.ballx[4]
.sym 14561 ballvga.ballx[3]
.sym 14562 ballvga.ballx[7]
.sym 14563 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14566 ballvga.changex_SB_LUT4_I2_I1[2]
.sym 14568 ballvga.changex_SB_LUT4_I2_I1[0]
.sym 14569 changex
.sym 14572 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 14573 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 14574 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1]
.sym 14575 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[2]
.sym 14581 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 14584 ballvga.ballx[5]
.sym 14586 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 14587 ballvga.ballx[9]
.sym 14588 start_SB_LUT4_I2_O[1]
.sym 14589 clk_pxl$SB_IO_OUT
.sym 14604 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 14606 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[4]
.sym 14611 ballvga.ballx[4]
.sym 14613 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 14614 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14620 ballvga.invertx
.sym 14621 ballvga.ballx[7]
.sym 14639 ballvga.dirx_SB_DFF_D_Q[3]
.sym 14647 ballvga.ballx[9]
.sym 14674 ballvga.ballx[9]
.sym 14707 ballvga.dirx_SB_DFF_D_Q[3]
.sym 14712 ballvga.invertx_$glb_clk
.sym 15061 left_SB_LUT4_I2_I0[1]
.sym 15062 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[3]
.sym 15063 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 15064 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 15065 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[6]
.sym 15066 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 15067 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 15072 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 15103 brickvga.brick_count2[1]
.sym 15104 brickvga.brick_count2[2]
.sym 15105 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 15107 brickvga.brick_count2[5]
.sym 15108 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 15127 brickvga.brick_count2_SB_DFFESR_Q_D[0]
.sym 15129 brickvga.brick_count2[0]
.sym 15135 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 15142 brickvga.brick_count2[0]
.sym 15147 brickvga.brick_count2[2]
.sym 15154 brickvga.brick_count2_SB_DFFESR_Q_D[0]
.sym 15162 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 15165 brickvga.brick_count2[1]
.sym 15171 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 15172 brickvga.brick_count2[1]
.sym 15173 brickvga.brick_count2_SB_DFFESR_Q_D[0]
.sym 15174 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 15177 brickvga.brick_count2[5]
.sym 15181 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 15182 clk_pxl$SB_IO_OUT
.sym 15183 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]_$glb_sr
.sym 15188 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[9]
.sym 15189 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[14]
.sym 15190 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[15]
.sym 15191 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[7]
.sym 15192 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[8]
.sym 15193 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 15194 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[12]
.sym 15195 left_SB_LUT4_I2_I1[1]
.sym 15203 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 15208 left_SB_LUT4_I2_I0[0]
.sym 15231 paddlevga.paddlex[5]
.sym 15233 paddlevga.paddlex[4]
.sym 15238 paddlevga.paddlex[3]
.sym 15240 paddlevga.paddlex[2]
.sym 15242 paddlevga.paddlex[7]
.sym 15244 left_SB_LUT4_I2_I1[5]
.sym 15245 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 15248 $PACKER_VCC_NET
.sym 15249 $PACKER_VCC_NET
.sym 15253 $PACKER_VCC_NET
.sym 15267 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 15283 paddlevga.paddlex[4]
.sym 15286 paddlevga.paddlex[8]
.sym 15287 paddlevga.paddlex[7]
.sym 15289 paddlevga.paddlex[6]
.sym 15290 paddlevga.paddlex[5]
.sym 15293 paddlevga.paddlex[3]
.sym 15294 paddlevga.paddlex[2]
.sym 15297 $nextpnr_ICESTORM_LC_152$O
.sym 15300 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 15303 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 15305 paddlevga.paddlex[2]
.sym 15309 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 15311 paddlevga.paddlex[3]
.sym 15313 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 15315 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 15317 paddlevga.paddlex[4]
.sym 15319 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 15321 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 15324 paddlevga.paddlex[5]
.sym 15325 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 15327 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 15330 paddlevga.paddlex[6]
.sym 15331 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 15333 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[7]
.sym 15336 paddlevga.paddlex[7]
.sym 15337 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 15339 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[8]
.sym 15342 paddlevga.paddlex[8]
.sym 15343 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[7]
.sym 15347 paddlevga.paddlex[9]
.sym 15348 paddlevga.paddlex[5]
.sym 15349 paddlevga.paddlex[4]
.sym 15350 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[18]
.sym 15351 paddlevga.paddlex[3]
.sym 15352 paddlevga.paddlex[2]
.sym 15353 paddlevga.paddlex[7]
.sym 15354 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 15358 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 15363 brickvga.brick_count2[2]
.sym 15364 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 15369 brickvga.brick_count2[7]
.sym 15370 brickvga.brick_count2[14]
.sym 15371 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 15374 brickvga.brick_count2[5]
.sym 15377 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 15379 right$SB_IO_IN
.sym 15380 paddlevga.paddlex[9]
.sym 15383 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[8]
.sym 15390 brickvga.brick_count2[18]
.sym 15393 brickvga.brick_count2[21]
.sym 15404 paddlevga.paddlex[9]
.sym 15406 brickvga.brick_count2[10]
.sym 15407 brickvga.brick_count2[11]
.sym 15411 brickvga.brick_count2[15]
.sym 15413 brickvga.brick_count2[9]
.sym 15416 brickvga.brick_count2[12]
.sym 15417 brickvga.brick_count2[13]
.sym 15418 brickvga.brick_count2[14]
.sym 15421 paddlevga.paddlex[9]
.sym 15424 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[8]
.sym 15428 brickvga.brick_count2[10]
.sym 15433 brickvga.brick_count2[13]
.sym 15441 brickvga.brick_count2[11]
.sym 15445 brickvga.brick_count2[10]
.sym 15446 brickvga.brick_count2[15]
.sym 15447 brickvga.brick_count2[9]
.sym 15448 brickvga.brick_count2[14]
.sym 15454 brickvga.brick_count2[9]
.sym 15458 brickvga.brick_count2[21]
.sym 15463 brickvga.brick_count2[11]
.sym 15464 brickvga.brick_count2[13]
.sym 15465 brickvga.brick_count2[12]
.sym 15466 brickvga.brick_count2[18]
.sym 15472 left_SB_LUT4_I2_I0[2]
.sym 15473 left_SB_LUT4_I2_I0[3]
.sym 15474 left_SB_LUT4_I2_I0[4]
.sym 15475 left_SB_LUT4_I2_I0[5]
.sym 15476 left_SB_LUT4_I2_I0[6]
.sym 15477 left_SB_LUT4_I2_I0[7]
.sym 15494 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 15495 brickvga.573.B_AND_S[10]
.sym 15496 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 15501 brickvga.573.B_AND_S[10]
.sym 15502 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 15503 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 15515 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 15517 paddlevga.paddlex[7]
.sym 15519 paddlevga.paddlex[8]
.sym 15520 paddlevga.paddlex[5]
.sym 15521 paddlevga.paddlex[4]
.sym 15523 paddlevga.paddlex[3]
.sym 15524 paddlevga.paddlex[2]
.sym 15525 paddlevga.paddlex[6]
.sym 15526 $PACKER_VCC_NET
.sym 15535 $PACKER_VCC_NET
.sym 15541 $PACKER_VCC_NET
.sym 15543 $nextpnr_ICESTORM_LC_123$O
.sym 15546 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 15549 right_SB_LUT4_I2_I3[1]
.sym 15551 paddlevga.paddlex[2]
.sym 15555 right_SB_LUT4_I2_I3[2]
.sym 15557 paddlevga.paddlex[3]
.sym 15561 right_SB_LUT4_I2_I3[3]
.sym 15563 $PACKER_VCC_NET
.sym 15564 paddlevga.paddlex[4]
.sym 15567 right_SB_LUT4_I2_I3[4]
.sym 15569 $PACKER_VCC_NET
.sym 15570 paddlevga.paddlex[5]
.sym 15573 right_SB_LUT4_I2_I3[5]
.sym 15576 paddlevga.paddlex[6]
.sym 15579 right_SB_LUT4_I2_I3[6]
.sym 15581 $PACKER_VCC_NET
.sym 15582 paddlevga.paddlex[7]
.sym 15585 right_SB_LUT4_I2_I3[7]
.sym 15587 $PACKER_VCC_NET
.sym 15588 paddlevga.paddlex[8]
.sym 15593 left_SB_LUT4_I2_I0[8]
.sym 15595 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15600 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 15605 paddlevga.paddlex[8]
.sym 15619 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 15622 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 15623 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 15626 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 15629 right_SB_LUT4_I2_I3[7]
.sym 15636 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 15637 brickvga.brick_count2[21]
.sym 15638 right_SB_LUT4_I2_I0[7]
.sym 15640 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 15641 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 15643 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 15644 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 15646 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 15648 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 15649 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 15650 paddlevga.paddlex[9]
.sym 15651 right$SB_IO_IN
.sym 15652 brickvga.573.S[0]
.sym 15658 brickvga.brick_count2[24]
.sym 15659 $PACKER_VCC_NET
.sym 15660 left$SB_IO_IN
.sym 15661 brickvga.brick_count2[27]
.sym 15662 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 15664 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 15665 brickvga.brick_count2[31]
.sym 15666 right_SB_LUT4_I2_I3[8]
.sym 15669 paddlevga.paddlex[9]
.sym 15673 left$SB_IO_IN
.sym 15674 right_SB_LUT4_I2_I0[7]
.sym 15675 right$SB_IO_IN
.sym 15676 right_SB_LUT4_I2_I3[8]
.sym 15680 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 15682 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 15685 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 15686 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 15687 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 15688 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 15692 brickvga.brick_count2[24]
.sym 15700 $PACKER_VCC_NET
.sym 15703 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 15704 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 15705 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 15706 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 15709 brickvga.brick_count2[24]
.sym 15710 brickvga.brick_count2[31]
.sym 15711 brickvga.brick_count2[21]
.sym 15712 brickvga.brick_count2[27]
.sym 15713 brickvga.573.S[0]
.sym 15714 clk_pxl$SB_IO_OUT
.sym 15716 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 15717 brickvga.curr4[2]
.sym 15718 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 15720 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 15721 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 15722 brickvga.curr4[0]
.sym 15723 brickvga.curr2[0]
.sym 15728 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 15730 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 15734 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 15739 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15740 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 15743 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 15745 $PACKER_VCC_NET
.sym 15746 brickvga.lvl[1]
.sym 15747 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 15748 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 15750 $PACKER_VCC_NET
.sym 15751 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 15758 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 15759 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 15760 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 15761 brickvga.lvl[1]
.sym 15762 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 15765 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 15766 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 15767 brickvga.lvl[2]
.sym 15769 brickvga.573.B_AND_S[10]
.sym 15770 brickvga.573.S[0]
.sym 15771 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 15773 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 15778 brickvga.curr3[0]
.sym 15781 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 15782 brickvga.curr3[2]
.sym 15783 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 15786 brickvga.curr3[0]
.sym 15788 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 15791 brickvga.lvl[2]
.sym 15792 brickvga.lvl[1]
.sym 15793 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 15796 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 15797 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 15798 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 15799 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 15802 brickvga.573.S[0]
.sym 15805 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 15808 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 15809 brickvga.curr3[0]
.sym 15810 brickvga.573.B_AND_S[10]
.sym 15814 brickvga.573.S[0]
.sym 15817 brickvga.573.B_AND_S[10]
.sym 15820 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 15821 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 15822 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 15823 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 15827 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 15828 brickvga.curr3[2]
.sym 15829 brickvga.573.B_AND_S[10]
.sym 15832 brickvga.curr3[0]
.sym 15833 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 15834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 15835 brickvga.curr3[2]
.sym 15837 clk_pxl$SB_IO_OUT
.sym 15839 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 15840 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 15841 brickvga.curr2_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 15842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 15843 brickvga.curr2[6]
.sym 15844 brickvga.curr4[8]
.sym 15845 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 15846 brickvga.curr4[9]
.sym 15851 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 15855 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 15857 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 15858 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 15859 $PACKER_VCC_NET
.sym 15861 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 15863 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 15864 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 15865 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 15866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 15867 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 15868 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 15869 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 15873 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 15874 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 15880 brickvga.574.Y_B_SB_LUT4_I0_O[0]
.sym 15882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 15883 brickvga.lvl[1]
.sym 15884 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 15885 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 15886 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 15887 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 15888 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 15890 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 15891 brickvga.574.Y_B_SB_LUT4_I0_O[1]
.sym 15892 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 15893 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 15896 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 15897 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 15898 brickvga.lvl[2]
.sym 15902 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 15904 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15905 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 15908 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 15913 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 15915 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 15916 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 15919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15922 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 15926 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 15928 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15932 brickvga.574.Y_B_SB_LUT4_I0_O[0]
.sym 15934 brickvga.574.Y_B_SB_LUT4_I0_O[1]
.sym 15937 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 15938 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 15939 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 15943 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 15945 brickvga.lvl[1]
.sym 15946 brickvga.lvl[2]
.sym 15949 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 15950 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 15951 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 15952 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 15957 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 15958 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 15960 clk_pxl$SB_IO_OUT
.sym 15962 brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 15963 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 15964 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 15965 brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 15966 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15967 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 15968 brickvga.curr4[7]
.sym 15969 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 15978 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 15980 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 15984 brickvga.lvl[2]
.sym 15985 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 15986 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 15987 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 15989 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 15990 brickvga.573.B_AND_S[10]
.sym 15991 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 15994 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 15996 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15997 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 16003 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16004 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16005 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 16006 brickvga.573.B_AND_S[10]
.sym 16007 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 16008 brickvga.573.S[0]
.sym 16009 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 16010 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 16012 brickvga.curr3[8]
.sym 16013 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 16015 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 16016 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 16017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 16018 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 16019 brickvga.curr1[1]
.sym 16020 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 16021 brickvga.curr3[9]
.sym 16022 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16023 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 16024 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 16025 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 16026 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 16027 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 16028 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16029 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 16030 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16031 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 16032 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 16033 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 16036 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16037 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 16038 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 16039 brickvga.573.S[0]
.sym 16042 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 16043 brickvga.curr3[8]
.sym 16044 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 16045 brickvga.curr3[9]
.sym 16048 brickvga.curr1[1]
.sym 16049 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 16051 brickvga.573.B_AND_S[10]
.sym 16054 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 16055 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 16056 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 16057 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 16060 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 16061 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 16062 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 16063 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16066 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 16067 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16068 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 16069 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 16072 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 16074 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 16075 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 16078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 16079 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16080 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16081 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 16083 clk_pxl$SB_IO_OUT
.sym 16086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 16087 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 16088 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16089 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 16090 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 16091 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 16092 brickvga.curr0[1]
.sym 16097 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 16098 brickvga.573.B_AND_S[10]
.sym 16099 brickvga.lvl[1]
.sym 16101 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 16102 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 16103 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 16104 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 16106 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 16107 brickvga.curr1[1]
.sym 16108 brickvga.curr1[3]
.sym 16110 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 16111 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 16114 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 16115 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 16116 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 16118 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 16119 brick_display
.sym 16127 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 16129 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 16130 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 16131 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 16132 brickvga.curr3[1]
.sym 16135 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 16136 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16137 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 16138 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 16139 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 16140 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 16141 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 16142 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 16143 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 16144 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 16145 brickvga.curr3[5]
.sym 16147 brickvga.curr3[3]
.sym 16148 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 16149 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 16150 brickvga.curr3[7]
.sym 16151 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 16153 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 16155 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16156 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 16159 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 16160 brickvga.curr3[5]
.sym 16161 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 16162 brickvga.curr3[7]
.sym 16165 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 16166 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 16167 brickvga.curr3[5]
.sym 16171 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 16172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16173 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 16174 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 16177 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 16178 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 16179 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 16180 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 16183 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 16184 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16185 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16186 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 16189 brickvga.curr3[3]
.sym 16190 brickvga.curr3[1]
.sym 16191 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 16192 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 16195 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 16196 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 16197 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 16198 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 16201 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 16202 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 16204 brickvga.curr3[1]
.sym 16206 clk_pxl$SB_IO_OUT
.sym 16208 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 16209 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 16210 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 16211 brick_display
.sym 16212 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 16213 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 16214 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 16215 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16220 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16222 brickvga.573.B_AND_S[10]
.sym 16223 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 16224 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16225 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 16226 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16227 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 16228 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 16229 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 16231 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 16232 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 16234 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 16235 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 16236 $PACKER_VCC_NET
.sym 16237 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 16238 brickvga.lvl[1]
.sym 16240 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 16241 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16242 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 16243 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16249 brickvga.573.B_AND_S[10]
.sym 16251 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 16252 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 16253 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 16254 brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 16255 brickvga.curr0[6]
.sym 16256 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 16258 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 16259 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 16260 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 16261 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 16262 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 16263 brickvga.curr0[4]
.sym 16265 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 16269 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16273 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 16274 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 16275 brickvga.curr0[9]
.sym 16276 brickvga.curr0[5]
.sym 16277 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 16279 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 16282 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16285 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 16288 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 16289 brickvga.573.B_AND_S[10]
.sym 16290 brickvga.curr0[4]
.sym 16294 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 16295 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 16296 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 16297 brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 16300 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 16301 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 16302 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 16303 brickvga.curr0[5]
.sym 16306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 16307 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 16312 brickvga.curr0[9]
.sym 16313 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 16315 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 16318 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 16319 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 16320 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 16321 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 16324 brickvga.curr0[4]
.sym 16325 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 16326 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 16327 brickvga.curr0[6]
.sym 16329 clk_pxl$SB_IO_OUT
.sym 16343 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 16346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 16348 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 16350 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 16351 $PACKER_VCC_NET
.sym 16354 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16356 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 16357 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 16358 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 16360 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 16361 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 16363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 16364 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 16372 brickvga.brick_count[14]
.sym 16374 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 16375 brickvga.lvl[2]
.sym 16377 brickvga.brick_count[17]
.sym 16378 brickvga.curr0[6]
.sym 16379 brickvga.brick_count[16]
.sym 16380 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 16383 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 16385 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 16386 brickvga.brick_count[13]
.sym 16391 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 16392 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16394 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 16398 brickvga.lvl[1]
.sym 16408 brickvga.brick_count[13]
.sym 16412 brickvga.brick_count[14]
.sym 16420 brickvga.brick_count[16]
.sym 16423 brickvga.lvl[2]
.sym 16424 brickvga.curr0[6]
.sym 16425 brickvga.lvl[1]
.sym 16426 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 16429 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 16431 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16441 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 16442 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 16443 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 16444 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 16447 brickvga.brick_count[17]
.sym 16452 clk_pxl$SB_IO_OUT
.sym 16454 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 16455 brickvga.curr5[3]
.sym 16456 brickvga.curr1[6]
.sym 16457 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 16458 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16459 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16460 brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 16461 brickvga.curr0[2]
.sym 16466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 16469 $PACKER_VCC_NET
.sym 16470 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 16472 $PACKER_VCC_NET
.sym 16479 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 16480 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 16482 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 16483 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 16484 $PACKER_VCC_NET
.sym 16485 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 16486 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 16487 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16496 brickvga.curr0[0]
.sym 16497 brickvga.573.B_AND_S[10]
.sym 16498 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 16499 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16501 brickvga.curr5[0]
.sym 16502 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16504 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 16505 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 16506 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 16507 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 16508 brickvga.curr5[2]
.sym 16510 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 16511 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16512 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 16514 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 16515 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16516 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 16521 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 16522 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[1]
.sym 16523 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 16524 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 16528 brickvga.curr5[2]
.sym 16529 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 16530 brickvga.curr5[0]
.sym 16531 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 16534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 16535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[1]
.sym 16536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 16537 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 16541 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 16543 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 16547 brickvga.573.B_AND_S[10]
.sym 16548 brickvga.curr0[0]
.sym 16549 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 16552 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 16555 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 16558 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16559 brickvga.curr5[2]
.sym 16560 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 16561 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 16564 brickvga.curr5[0]
.sym 16565 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 16566 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 16567 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16573 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16575 clk_pxl$SB_IO_OUT
.sym 16590 brickvga.573.B_AND_S[10]
.sym 16594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 16597 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 16601 brickvga.curr1[6]
.sym 16602 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 16604 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 16606 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 16608 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 16609 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16611 brick_display
.sym 16620 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16623 $PACKER_VCC_NET
.sym 16628 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 16631 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 16636 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 16639 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16642 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 16643 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 16645 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 16650 $nextpnr_ICESTORM_LC_7$O
.sym 16653 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 16656 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 16659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16662 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 16665 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 16668 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 16671 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 16674 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[4]
.sym 16676 $PACKER_VCC_NET
.sym 16677 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 16680 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 16682 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 16686 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[6]
.sym 16688 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 16692 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[7]
.sym 16694 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16701 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 16702 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 16703 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 16704 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16705 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 16706 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 16707 brickvga.curr1[2]
.sym 16714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 16716 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16717 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 16723 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 16724 $PACKER_VCC_NET
.sym 16728 $PACKER_VCC_NET
.sym 16730 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 16732 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16734 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[8]
.sym 16736 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[7]
.sym 16743 brickvga.curr5[5]
.sym 16746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 16747 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16751 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 16752 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 16753 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 16754 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 16756 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 16757 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 16759 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 16760 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16761 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[3]
.sym 16762 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 16765 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 16768 brickvga.curr1[0]
.sym 16770 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16772 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[0]
.sym 16773 $nextpnr_ICESTORM_LC_8$I3
.sym 16776 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16783 $nextpnr_ICESTORM_LC_8$I3
.sym 16786 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 16787 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 16788 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16789 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 16792 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16793 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[3]
.sym 16794 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 16795 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[0]
.sym 16798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 16800 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 16804 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 16805 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 16807 brickvga.curr5[5]
.sym 16811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 16812 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 16816 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 16817 brickvga.curr1[0]
.sym 16821 clk_pxl$SB_IO_OUT
.sym 16838 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 16841 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 16842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 16844 $PACKER_VCC_NET
.sym 16848 brickvga.curr5[5]
.sym 16855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 16865 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 16866 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 16870 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 16876 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 16877 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 16878 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16879 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 16884 $PACKER_VCC_NET
.sym 16888 $PACKER_VCC_NET
.sym 16890 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 16896 $nextpnr_ICESTORM_LC_24$O
.sym 16898 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 16902 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 16904 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 16905 $PACKER_VCC_NET
.sym 16908 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 16910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16911 $PACKER_VCC_NET
.sym 16914 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 16916 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 16917 $PACKER_VCC_NET
.sym 16920 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[4]
.sym 16922 $PACKER_VCC_NET
.sym 16923 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 16926 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[5]
.sym 16928 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 16929 $PACKER_VCC_NET
.sym 16932 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[6]
.sym 16934 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 16938 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[7]
.sym 16941 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 16948 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 16951 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 16952 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 16953 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 16958 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 16962 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 16963 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 16964 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 16965 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16967 $PACKER_VCC_NET
.sym 16969 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 16970 $PACKER_VCC_NET
.sym 16971 col[3]
.sym 16974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 16975 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 16976 $PACKER_VCC_NET
.sym 16978 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 16979 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 16980 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 16982 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[7]
.sym 16989 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 16991 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16993 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 16995 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16997 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 16999 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 17005 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17006 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[8]
.sym 17009 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 17011 ball_display_SB_LUT4_I2_O[2]
.sym 17017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 17019 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[8]
.sym 17022 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17025 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[9]
.sym 17028 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17032 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 17033 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[8]
.sym 17034 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 17035 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[9]
.sym 17050 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 17051 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17052 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 17053 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17057 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 17059 ball_display_SB_LUT4_I2_O[2]
.sym 17067 clk_pxl$SB_IO_OUT
.sym 17081 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 17087 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 17088 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 17096 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 17099 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 17101 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17103 brick_display
.sym 17110 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17112 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17114 $PACKER_VCC_NET
.sym 17120 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 17121 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17122 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 17123 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17125 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17136 $PACKER_VCC_NET
.sym 17140 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17142 $nextpnr_ICESTORM_LC_172$O
.sym 17145 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17148 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 17150 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17151 $PACKER_VCC_NET
.sym 17154 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 17156 $PACKER_VCC_NET
.sym 17157 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17160 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 17162 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17163 $PACKER_VCC_NET
.sym 17166 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[4]
.sym 17168 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 17169 $PACKER_VCC_NET
.sym 17172 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[5]
.sym 17174 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17178 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[6]
.sym 17180 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17184 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[7]
.sym 17186 $PACKER_VCC_NET
.sym 17187 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 17194 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 17196 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17197 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 17211 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17212 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17216 lives_display_SB_LUT4_I2_O[3]
.sym 17218 start$SB_IO_IN
.sym 17220 $PACKER_VCC_NET
.sym 17221 $PACKER_VCC_NET
.sym 17222 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17224 $PACKER_VCC_NET
.sym 17225 $PACKER_VCC_NET
.sym 17228 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[7]
.sym 17234 lives_display_SB_LUT4_I2_O[3]
.sym 17235 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 17237 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17238 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17239 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 17242 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 17243 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 17244 ballvga.changey_SB_DFFESS_Q_E
.sym 17245 ball_display_SB_LUT4_I2_O[2]
.sym 17246 ball_display_SB_LUT4_I2_O[1]
.sym 17250 ball_display
.sym 17251 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 17253 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17259 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 17261 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 17263 brick_display
.sym 17265 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[8]
.sym 17267 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17271 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 17273 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17278 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 17279 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 17280 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 17281 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 17284 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 17285 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 17291 ball_display
.sym 17293 brick_display
.sym 17296 lives_display_SB_LUT4_I2_O[3]
.sym 17298 ball_display
.sym 17302 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17303 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 17304 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 17305 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 17310 ball_display_SB_LUT4_I2_O[2]
.sym 17312 ballvga.changey_SB_DFFESS_Q_E
.sym 17313 clk_pxl$SB_IO_OUT
.sym 17314 ball_display_SB_LUT4_I2_O[1]
.sym 17328 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17331 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 17339 $PACKER_VCC_NET
.sym 17340 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 17345 ballvga.dirx_SB_DFF_D_Q[2]
.sym 17349 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17350 start_SB_LUT4_I2_O[2]
.sym 17356 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17357 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 17359 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17360 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17362 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17363 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17366 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 17368 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17381 $PACKER_VCC_NET
.sym 17384 $PACKER_VCC_NET
.sym 17385 $PACKER_VCC_NET
.sym 17388 $nextpnr_ICESTORM_LC_173$O
.sym 17391 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17394 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17396 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17397 $PACKER_VCC_NET
.sym 17400 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17402 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17403 $PACKER_VCC_NET
.sym 17406 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 17408 $PACKER_VCC_NET
.sym 17409 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17412 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[4]
.sym 17414 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 17415 $PACKER_VCC_NET
.sym 17418 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[5]
.sym 17420 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17424 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[6]
.sym 17426 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17430 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[7]
.sym 17433 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 17440 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 17441 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17442 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 17450 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17451 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17454 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17456 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17458 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 17459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17461 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17464 ballvga.temp_SB_LUT4_I3_O[2]
.sym 17466 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17467 $PACKER_VCC_NET
.sym 17469 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17470 $PACKER_VCC_NET
.sym 17471 col[3]
.sym 17474 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[7]
.sym 17479 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17481 start_SB_LUT4_I2_O[1]
.sym 17484 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17485 ballvga.temp_SB_LUT4_I3_O[0]
.sym 17488 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 17490 start$SB_IO_IN
.sym 17493 changey
.sym 17494 start_SB_LUT4_I2_O[1]
.sym 17498 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17503 start_SB_LUT4_I2_O[0]
.sym 17508 ballvga.temp_SB_LUT4_I3_O[2]
.sym 17509 ballvga.diry_SB_LUT4_O_I3[0]
.sym 17510 start_SB_LUT4_I2_O[2]
.sym 17511 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[8]
.sym 17513 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17517 $nextpnr_ICESTORM_LC_174$I3
.sym 17519 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17527 $nextpnr_ICESTORM_LC_174$I3
.sym 17531 ballvga.temp_SB_LUT4_I3_O[2]
.sym 17532 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17533 ballvga.temp_SB_LUT4_I3_O[0]
.sym 17543 start_SB_LUT4_I2_O[2]
.sym 17544 start_SB_LUT4_I2_O[0]
.sym 17545 start_SB_LUT4_I2_O[1]
.sym 17548 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 17549 changey
.sym 17550 start$SB_IO_IN
.sym 17551 ballvga.diry_SB_LUT4_O_I3[0]
.sym 17558 start_SB_LUT4_I2_O[1]
.sym 17559 clk_pxl$SB_IO_OUT
.sym 17576 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17577 start_SB_LUT4_I2_O[1]
.sym 17582 start_SB_LUT4_I2_O[1]
.sym 17583 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17588 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 17589 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 17590 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 17593 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17594 ballvga.bally[3]
.sym 17596 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 17604 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 17608 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17609 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17611 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17612 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17613 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 17614 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17627 $PACKER_VCC_NET
.sym 17629 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17630 $PACKER_VCC_NET
.sym 17634 $nextpnr_ICESTORM_LC_182$O
.sym 17636 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17640 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 17643 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17646 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 17648 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17649 $PACKER_VCC_NET
.sym 17652 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 17654 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17655 $PACKER_VCC_NET
.sym 17658 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[4]
.sym 17661 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 17664 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 17666 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17670 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[6]
.sym 17672 $PACKER_VCC_NET
.sym 17673 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17676 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 17678 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 17679 $PACKER_VCC_NET
.sym 17685 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 17686 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17687 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17688 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17689 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17690 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 17691 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17700 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17701 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 17704 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 17706 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17708 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 17710 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17712 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 17716 $PACKER_VCC_NET
.sym 17717 $PACKER_VCC_NET
.sym 17720 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 17727 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17731 $PACKER_VCC_NET
.sym 17752 ballvga.diry_SB_LUT4_O_I3[0]
.sym 17753 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17757 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[8]
.sym 17759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17760 $PACKER_VCC_NET
.sym 17763 $nextpnr_ICESTORM_LC_183$I3
.sym 17765 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17773 $nextpnr_ICESTORM_LC_183$I3
.sym 17779 ballvga.diry_SB_LUT4_O_I3[0]
.sym 17805 ballvga.inverty_$glb_clk
.sym 17809 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 17810 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 17811 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 17812 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 17813 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 17814 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 17821 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17822 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 17831 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[8]
.sym 17832 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17834 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 17836 ballvga.dirx_SB_DFF_D_Q[2]
.sym 17838 ballvga.ballx_SB_LUT4_O_1_I3[0]
.sym 17839 $PACKER_VCC_NET
.sym 17840 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 17841 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17842 start_SB_LUT4_I2_O[2]
.sym 17848 ballvga.bally[3]
.sym 17850 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 17853 ballvga.bally[5]
.sym 17854 ballvga.bally[6]
.sym 17863 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 17871 ballvga.bally[7]
.sym 17876 ballvga.bally[8]
.sym 17878 ballvga.bally[4]
.sym 17880 $nextpnr_ICESTORM_LC_159$O
.sym 17883 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 17886 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 17888 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 17892 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17895 ballvga.bally[3]
.sym 17896 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 17898 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 17901 ballvga.bally[4]
.sym 17902 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17904 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 17906 ballvga.bally[5]
.sym 17908 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 17910 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 17912 ballvga.bally[6]
.sym 17914 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 17916 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 17918 ballvga.bally[7]
.sym 17920 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 17922 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 17925 ballvga.bally[8]
.sym 17926 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 17942 $PACKER_VCC_NET
.sym 17943 $PACKER_GND_NET
.sym 17950 ballvga.bally[4]
.sym 17954 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17955 ballvga.bally[8]
.sym 17956 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17958 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17959 $PACKER_VCC_NET
.sym 17960 ballvga.ballx[4]
.sym 17961 ballvga.temp_SB_LUT4_I3_O[2]
.sym 17962 ballvga.dirx_SB_DFF_D_Q[2]
.sym 17965 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 17966 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 17971 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 17973 ballvga.bally_SB_DFFESR_Q_E
.sym 17974 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17976 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 17983 ballvga.bally[9]
.sym 17987 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 17988 $PACKER_VCC_NET
.sym 17989 ballvga.dirx_SB_DFF_D_Q[2]
.sym 17990 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17995 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 17997 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 17998 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 18002 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 18005 ballvga.bally[9]
.sym 18007 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 18011 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 18012 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 18016 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 18017 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 18018 ballvga.dirx_SB_DFF_D_Q[2]
.sym 18019 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18022 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 18024 $PACKER_VCC_NET
.sym 18025 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 18028 ballvga.dirx_SB_DFF_D_Q[2]
.sym 18029 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 18030 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 18031 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18036 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 18037 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 18047 ballvga.dirx_SB_DFF_D_Q[2]
.sym 18049 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 18050 ballvga.bally_SB_DFFESR_Q_E
.sym 18051 clk_pxl$SB_IO_OUT
.sym 18052 start_SB_LUT4_I2_O[2]_$glb_sr
.sym 18054 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 18055 ballvga.dirx_SB_DFF_D_Q[2]
.sym 18057 ball_display_SB_DFFE_Q_E
.sym 18058 start_SB_LUT4_I2_O[2]
.sym 18065 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 18078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 18080 start$SB_IO_IN
.sym 18099 ballvga.ballx[7]
.sym 18107 ballvga.ballx[3]
.sym 18109 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18115 ballvga.ballx[8]
.sym 18118 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 18119 $PACKER_VCC_NET
.sym 18120 ballvga.ballx[4]
.sym 18121 ballvga.ballx[5]
.sym 18123 ballvga.ballx[6]
.sym 18124 $PACKER_VCC_NET
.sym 18126 $nextpnr_ICESTORM_LC_196$O
.sym 18129 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18132 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[2]
.sym 18135 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 18136 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18138 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[3]
.sym 18140 $PACKER_VCC_NET
.sym 18141 ballvga.ballx[3]
.sym 18142 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[2]
.sym 18144 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[4]
.sym 18146 $PACKER_VCC_NET
.sym 18147 ballvga.ballx[4]
.sym 18148 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[3]
.sym 18150 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[5]
.sym 18152 $PACKER_VCC_NET
.sym 18153 ballvga.ballx[5]
.sym 18154 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[4]
.sym 18156 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[6]
.sym 18158 ballvga.ballx[6]
.sym 18159 $PACKER_VCC_NET
.sym 18160 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[5]
.sym 18162 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[7]
.sym 18164 ballvga.ballx[7]
.sym 18165 $PACKER_VCC_NET
.sym 18166 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[6]
.sym 18168 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[8]
.sym 18170 $PACKER_VCC_NET
.sym 18171 ballvga.ballx[8]
.sym 18172 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[7]
.sym 18194 ball_display
.sym 18197 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 18199 ballvga.dirx_SB_DFF_D_Q[2]
.sym 18201 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 18202 ballvga.ballx[3]
.sym 18208 ballvga.ballx[9]
.sym 18210 row[9]
.sym 18212 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[8]
.sym 18220 ballvga.ballx[3]
.sym 18228 $PACKER_VCC_NET
.sym 18230 ballvga.ballx[9]
.sym 18239 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 18243 ballvga.ballx[4]
.sym 18247 ballvga.ballx[5]
.sym 18250 $PACKER_VCC_NET
.sym 18252 ballvga.ballx[9]
.sym 18253 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[8]
.sym 18268 ballvga.ballx[3]
.sym 18269 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 18274 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 18287 ballvga.ballx[5]
.sym 18294 ballvga.ballx[4]
.sym 18300 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[8]
.sym 18302 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 18305 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 18314 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 18320 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 18334 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[8]
.sym 18343 ballvga.ballx[4]
.sym 18346 ballvga.ballx[6]
.sym 18350 ballvga.ballx[8]
.sym 18351 ballvga.ballx[5]
.sym 18358 ballvga.ballx[7]
.sym 18362 ballvga.ballx[3]
.sym 18368 ballvga.ballx[9]
.sym 18369 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 18372 $nextpnr_ICESTORM_LC_125$O
.sym 18375 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 18378 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 18380 ballvga.ballx[3]
.sym 18384 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 18386 ballvga.ballx[4]
.sym 18388 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 18390 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 18392 ballvga.ballx[5]
.sym 18394 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 18396 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 18399 ballvga.ballx[6]
.sym 18400 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 18402 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 18404 ballvga.ballx[7]
.sym 18406 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 18408 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 18410 ballvga.ballx[8]
.sym 18412 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 18417 ballvga.ballx[9]
.sym 18418 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 18805 ballvga.invertx
.sym 18950 $PACKER_VCC_NET
.sym 18951 paddlevga.paddlex[2]
.sym 18953 paddlevga.paddlex[7]
.sym 18955 $PACKER_VCC_NET
.sym 18957 paddlevga.paddlex[3]
.sym 18958 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 18959 paddlevga.paddlex[5]
.sym 18960 paddlevga.paddlex[6]
.sym 18961 paddlevga.paddlex[4]
.sym 18962 paddlevga.paddlex[8]
.sym 18963 $PACKER_VCC_NET
.sym 18965 $nextpnr_ICESTORM_LC_194$O
.sym 18968 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 18971 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 18973 paddlevga.paddlex[2]
.sym 18974 $PACKER_VCC_NET
.sym 18975 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 18977 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 18979 paddlevga.paddlex[3]
.sym 18980 $PACKER_VCC_NET
.sym 18981 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 18983 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 18986 paddlevga.paddlex[4]
.sym 18987 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 18989 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 18991 paddlevga.paddlex[5]
.sym 18993 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 18995 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 18997 paddlevga.paddlex[6]
.sym 18998 $PACKER_VCC_NET
.sym 18999 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 19001 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 19003 $PACKER_VCC_NET
.sym 19004 paddlevga.paddlex[7]
.sym 19005 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 19007 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 19009 paddlevga.paddlex[8]
.sym 19010 $PACKER_VCC_NET
.sym 19011 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 19021 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 19022 right_SB_LUT4_I2_I0[0]
.sym 19023 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[2]
.sym 19025 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 19026 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 19052 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 19053 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 19054 paddlevga.paddlex[6]
.sym 19056 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 19059 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19061 paddlevga.paddlex[9]
.sym 19063 right_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 19072 left_SB_LUT4_I2_I0[1]
.sym 19079 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 19082 $PACKER_VCC_NET
.sym 19083 paddlevga.paddlex[8]
.sym 19091 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 19096 paddlevga.paddlex[9]
.sym 19100 brickvga.brick_count2[14]
.sym 19101 brickvga.brick_count2[7]
.sym 19105 brickvga.brick_count2[15]
.sym 19108 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 19109 paddlevga.paddlex[2]
.sym 19111 brickvga.brick_count2[2]
.sym 19112 brickvga.brick_count2[12]
.sym 19116 $PACKER_VCC_NET
.sym 19120 brickvga.brick_count2[8]
.sym 19127 brickvga.brick_count2[5]
.sym 19129 paddlevga.paddlex[9]
.sym 19131 $PACKER_VCC_NET
.sym 19132 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 19138 brickvga.brick_count2[14]
.sym 19141 brickvga.brick_count2[15]
.sym 19149 brickvga.brick_count2[7]
.sym 19154 brickvga.brick_count2[8]
.sym 19159 brickvga.brick_count2[8]
.sym 19160 brickvga.brick_count2[5]
.sym 19161 brickvga.brick_count2[7]
.sym 19162 brickvga.brick_count2[2]
.sym 19165 brickvga.brick_count2[12]
.sym 19171 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 19174 paddlevga.paddlex[2]
.sym 19201 brickvga.brick_count2[15]
.sym 19202 paddlevga.paddlex[3]
.sym 19204 paddlevga.paddlex[2]
.sym 19206 paddlevga.paddlex[7]
.sym 19209 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 19211 left_SB_LUT4_I2_I0[0]
.sym 19212 paddlevga.paddlex[5]
.sym 19213 left$SB_IO_IN
.sym 19219 left_SB_LUT4_I2_I1[8]
.sym 19220 left$SB_IO_IN
.sym 19222 left_SB_LUT4_I2_I0[3]
.sym 19226 left_SB_LUT4_I2_I1[1]
.sym 19229 left_SB_LUT4_I2_I0[2]
.sym 19230 right_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 19231 left_SB_LUT4_I2_I0[4]
.sym 19233 left_SB_LUT4_I2_I0[6]
.sym 19234 left_SB_LUT4_I2_I0[7]
.sym 19235 right_SB_LUT4_I2_I0[7]
.sym 19237 left$SB_IO_IN
.sym 19238 left_SB_LUT4_I2_I0[1]
.sym 19239 brickvga.brick_count2[18]
.sym 19241 left_SB_LUT4_I2_I1[6]
.sym 19242 left_SB_LUT4_I2_I1[7]
.sym 19243 right_SB_LUT4_I2_I0[7]
.sym 19244 left_SB_LUT4_I2_I0[8]
.sym 19245 left_SB_LUT4_I2_I1[2]
.sym 19246 left_SB_LUT4_I2_I1[3]
.sym 19247 left_SB_LUT4_I2_I1[4]
.sym 19252 left_SB_LUT4_I2_I1[8]
.sym 19253 left$SB_IO_IN
.sym 19254 left_SB_LUT4_I2_I0[8]
.sym 19255 right_SB_LUT4_I2_I0[7]
.sym 19258 left_SB_LUT4_I2_I0[4]
.sym 19259 left$SB_IO_IN
.sym 19260 left_SB_LUT4_I2_I1[4]
.sym 19261 right_SB_LUT4_I2_I0[7]
.sym 19264 left$SB_IO_IN
.sym 19265 right_SB_LUT4_I2_I0[7]
.sym 19266 left_SB_LUT4_I2_I1[3]
.sym 19267 left_SB_LUT4_I2_I0[3]
.sym 19273 brickvga.brick_count2[18]
.sym 19276 right_SB_LUT4_I2_I0[7]
.sym 19277 left_SB_LUT4_I2_I0[2]
.sym 19278 left$SB_IO_IN
.sym 19279 left_SB_LUT4_I2_I1[2]
.sym 19282 left_SB_LUT4_I2_I0[1]
.sym 19283 right_SB_LUT4_I2_I0[7]
.sym 19284 left_SB_LUT4_I2_I1[1]
.sym 19285 left$SB_IO_IN
.sym 19288 left$SB_IO_IN
.sym 19289 left_SB_LUT4_I2_I0[6]
.sym 19290 left_SB_LUT4_I2_I1[6]
.sym 19291 right_SB_LUT4_I2_I0[7]
.sym 19294 left_SB_LUT4_I2_I1[7]
.sym 19295 left$SB_IO_IN
.sym 19296 right_SB_LUT4_I2_I0[7]
.sym 19297 left_SB_LUT4_I2_I0[7]
.sym 19298 right_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 19299 clk_pxl$SB_IO_OUT
.sym 19301 right_SB_LUT4_I2_I0[7]
.sym 19302 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 19303 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 19304 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 19305 paddlevga.paddlex[8]
.sym 19306 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 19307 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 19308 paddlevga.paddlex[6]
.sym 19313 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 19325 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 19326 paddlevga.paddlex[4]
.sym 19330 left_SB_LUT4_I2_I0[8]
.sym 19332 paddlevga.paddlex[6]
.sym 19334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 19335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 19343 paddlevga.paddlex[5]
.sym 19345 $PACKER_VCC_NET
.sym 19346 paddlevga.paddlex[3]
.sym 19352 paddlevga.paddlex[4]
.sym 19353 $PACKER_VCC_NET
.sym 19354 $PACKER_VCC_NET
.sym 19355 paddlevga.paddlex[2]
.sym 19356 paddlevga.paddlex[7]
.sym 19362 paddlevga.paddlex[8]
.sym 19368 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 19373 paddlevga.paddlex[6]
.sym 19374 $nextpnr_ICESTORM_LC_149$O
.sym 19376 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 19380 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[2]
.sym 19382 paddlevga.paddlex[2]
.sym 19383 $PACKER_VCC_NET
.sym 19386 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[3]
.sym 19388 $PACKER_VCC_NET
.sym 19389 paddlevga.paddlex[3]
.sym 19390 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[2]
.sym 19392 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[4]
.sym 19394 $PACKER_VCC_NET
.sym 19395 paddlevga.paddlex[4]
.sym 19396 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[3]
.sym 19398 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[5]
.sym 19400 paddlevga.paddlex[5]
.sym 19401 $PACKER_VCC_NET
.sym 19402 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[4]
.sym 19404 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[6]
.sym 19406 paddlevga.paddlex[6]
.sym 19407 $PACKER_VCC_NET
.sym 19408 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[5]
.sym 19410 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[7]
.sym 19412 paddlevga.paddlex[7]
.sym 19413 $PACKER_VCC_NET
.sym 19414 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[6]
.sym 19416 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[8]
.sym 19418 paddlevga.paddlex[8]
.sym 19419 $PACKER_VCC_NET
.sym 19420 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[7]
.sym 19426 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 19427 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 19428 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 19429 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 19430 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 19431 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 19439 $PACKER_VCC_NET
.sym 19441 left_SB_LUT4_I2_I1[5]
.sym 19442 $PACKER_VCC_NET
.sym 19447 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 19449 right_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 19453 paddlevga.paddlex[9]
.sym 19455 right_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 19460 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[8]
.sym 19465 paddlevga.paddlex[9]
.sym 19470 brickvga.573.B_AND_S[10]
.sym 19471 brickvga.curr4[0]
.sym 19476 brickvga.573.B_AND_S[10]
.sym 19487 $PACKER_VCC_NET
.sym 19491 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 19498 paddlevga.paddlex[9]
.sym 19500 $PACKER_VCC_NET
.sym 19501 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[8]
.sym 19510 $PACKER_VCC_NET
.sym 19540 brickvga.573.B_AND_S[10]
.sym 19542 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 19543 brickvga.curr4[0]
.sym 19544 brickvga.573.B_AND_S[10]
.sym 19545 clk_pxl$SB_IO_OUT
.sym 19547 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 19548 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 19549 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 19551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 19552 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 19553 brickvga.curr2[2]
.sym 19554 brickvga.curr4[6]
.sym 19560 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 19564 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 19565 right$SB_IO_IN
.sym 19572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19573 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 19576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 19577 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19578 $PACKER_VCC_NET
.sym 19588 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19589 brickvga.curr4[2]
.sym 19591 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 19593 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 19594 brickvga.curr4[0]
.sym 19595 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 19596 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 19597 brickvga.curr4[2]
.sym 19599 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 19600 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 19603 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 19605 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 19608 brickvga.lvl[2]
.sym 19609 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 19610 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 19611 brickvga.curr2[0]
.sym 19612 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 19613 brickvga.lvl[1]
.sym 19615 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 19616 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 19619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 19621 brickvga.lvl[2]
.sym 19622 brickvga.curr4[2]
.sym 19623 brickvga.lvl[1]
.sym 19624 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 19627 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 19628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19629 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 19630 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 19634 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 19635 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 19636 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 19645 brickvga.lvl[1]
.sym 19646 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 19647 brickvga.lvl[2]
.sym 19648 brickvga.curr2[0]
.sym 19651 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 19652 brickvga.curr4[0]
.sym 19653 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 19654 brickvga.curr4[2]
.sym 19657 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19658 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 19659 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 19660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 19663 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 19664 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 19665 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 19666 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 19668 clk_pxl$SB_IO_OUT
.sym 19670 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 19671 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 19672 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 19673 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 19674 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19675 brickvga.curr4[4]
.sym 19676 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 19677 brickvga.curr2[3]
.sym 19689 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 19694 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 19695 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 19696 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 19697 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 19698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 19701 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 19702 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 19705 left$SB_IO_IN
.sym 19711 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 19712 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 19713 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 19714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 19716 brickvga.curr4[8]
.sym 19717 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 19718 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 19721 brickvga.lvl[1]
.sym 19722 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 19723 brickvga.curr2[6]
.sym 19724 brickvga.lvl[2]
.sym 19726 brickvga.curr4[9]
.sym 19729 brickvga.curr2_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 19730 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 19731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 19732 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 19733 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 19734 brickvga.curr4[9]
.sym 19735 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 19736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 19737 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19739 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 19740 brickvga.curr4[8]
.sym 19741 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 19742 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 19745 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 19746 brickvga.curr4[9]
.sym 19747 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 19750 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 19751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 19752 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 19753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 19756 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 19757 brickvga.curr2[6]
.sym 19758 brickvga.lvl[2]
.sym 19759 brickvga.lvl[1]
.sym 19762 brickvga.curr4[9]
.sym 19763 brickvga.curr4[8]
.sym 19764 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 19765 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 19768 brickvga.curr2_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 19769 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 19770 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 19771 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 19774 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 19775 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 19776 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19777 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 19780 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 19781 brickvga.lvl[1]
.sym 19782 brickvga.lvl[2]
.sym 19783 brickvga.curr4[8]
.sym 19786 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 19787 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 19788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19789 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 19791 clk_pxl$SB_IO_OUT
.sym 19793 brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 19794 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 19795 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19796 brickvga.curr4[5]
.sym 19797 brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 19798 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 19799 brickvga.curr2[1]
.sym 19800 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 19806 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 19807 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 19809 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 19810 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 19812 brickvga.curr2[8]
.sym 19815 brickvga.curr2[6]
.sym 19816 brickvga.curr2[9]
.sym 19817 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 19818 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 19820 brickvga.lvl[2]
.sym 19821 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 19822 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 19823 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 19824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 19825 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 19826 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 19827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 19828 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 19834 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 19835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 19836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19837 brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 19838 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 19839 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 19842 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 19843 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 19845 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 19849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 19851 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 19853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 19854 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 19855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 19856 brickvga.curr4[7]
.sym 19857 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 19858 brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 19859 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 19860 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 19861 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 19863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 19864 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19865 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 19867 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19869 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 19873 brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 19874 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 19875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 19876 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19879 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 19880 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 19881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19882 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 19885 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 19886 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 19888 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 19891 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 19892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 19893 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 19894 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 19897 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 19898 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 19899 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 19900 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 19903 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 19904 brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 19905 brickvga.curr4[7]
.sym 19906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 19909 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 19911 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 19912 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 19914 clk_pxl$SB_IO_OUT
.sym 19916 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 19917 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 19918 brickvga.curr1[7]
.sym 19919 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 19920 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 19921 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 19922 brickvga.curr1[5]
.sym 19923 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 19925 $PACKER_VCC_NET
.sym 19926 $PACKER_VCC_NET
.sym 19929 brickvga.curr2[5]
.sym 19930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19931 $PACKER_VCC_NET
.sym 19932 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 19933 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 19934 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 19943 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 19945 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19947 right_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 19948 right_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 19950 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 19957 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 19961 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19963 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 19964 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 19966 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19967 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 19969 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 19970 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 19971 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 19972 brickvga.curr0[1]
.sym 19973 $PACKER_VCC_NET
.sym 19974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 19977 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 19978 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 19979 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 19981 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 19982 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 19984 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 19985 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 19986 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 19987 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 19988 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 19989 $nextpnr_ICESTORM_LC_191$O
.sym 19992 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19995 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 19997 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 19999 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20002 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20004 $PACKER_VCC_NET
.sym 20005 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 20008 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 20009 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 20010 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 20011 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 20014 brickvga.curr0[1]
.sym 20015 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 20016 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 20020 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 20021 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 20022 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 20023 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 20026 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 20027 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 20028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 20029 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 20032 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 20033 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 20034 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 20035 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 20037 clk_pxl$SB_IO_OUT
.sym 20052 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 20054 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 20055 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 20056 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 20057 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20060 $PACKER_VCC_NET
.sym 20064 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20065 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[9]
.sym 20066 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 20067 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 20068 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 20070 $PACKER_VCC_NET
.sym 20073 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 20074 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 20082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20083 brickvga.curr0[5]
.sym 20084 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 20085 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 20087 brickvga.curr0[1]
.sym 20088 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 20089 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 20090 brickvga.curr0[9]
.sym 20091 brickvga.573.B_AND_S[10]
.sym 20093 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 20094 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 20095 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 20096 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 20097 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 20098 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 20099 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 20100 brickvga.944.Y_B_SB_LUT4_O_I2[0]
.sym 20101 brickvga.curr0[7]
.sym 20106 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20107 brickvga.curr0[3]
.sym 20108 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 20110 brickvga.curr0[8]
.sym 20111 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 20113 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 20114 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 20115 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 20119 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 20120 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 20121 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 20122 brickvga.573.B_AND_S[10]
.sym 20125 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 20126 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 20127 brickvga.curr0[3]
.sym 20128 brickvga.curr0[1]
.sym 20132 brickvga.944.Y_B_SB_LUT4_O_I2[0]
.sym 20134 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 20137 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 20139 brickvga.944.Y_B_SB_LUT4_O_I2[0]
.sym 20140 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 20143 brickvga.curr0[5]
.sym 20144 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 20145 brickvga.curr0[7]
.sym 20146 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 20149 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 20150 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 20151 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20152 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20155 brickvga.curr0[8]
.sym 20156 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 20157 brickvga.curr0[9]
.sym 20158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20160 clk_pxl$SB_IO_OUT
.sym 20161 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]_$glb_sr
.sym 20164 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 20165 brickvga.curr0[3]
.sym 20166 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 20167 brickvga.curr0[7]
.sym 20168 brickvga.curr0[8]
.sym 20169 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 20174 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 20175 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 20176 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 20177 brickvga.573.B_AND_S[10]
.sym 20182 brick_display
.sym 20183 $PACKER_VCC_NET
.sym 20184 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20185 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 20186 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[9]
.sym 20189 brick_display
.sym 20190 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20193 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 20194 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 20195 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 20197 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 20203 $PACKER_VCC_NET
.sym 20207 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20211 $PACKER_VCC_NET
.sym 20213 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 20215 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20218 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20220 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20226 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 20228 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20234 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 20235 $nextpnr_ICESTORM_LC_22$O
.sym 20238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20241 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20243 $PACKER_VCC_NET
.sym 20244 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 20247 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 20250 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 20253 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 20255 $PACKER_VCC_NET
.sym 20256 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20259 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 20261 $PACKER_VCC_NET
.sym 20262 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20265 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 20267 $PACKER_VCC_NET
.sym 20268 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 20271 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[6]
.sym 20273 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20274 $PACKER_VCC_NET
.sym 20277 $nextpnr_ICESTORM_LC_23$I3
.sym 20279 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20298 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 20299 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 20302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 20303 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20306 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 20308 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 20309 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 20312 brickvga.lvl[2]
.sym 20313 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 20315 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 20316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 20320 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 20321 $nextpnr_ICESTORM_LC_23$I3
.sym 20327 brickvga.curr0[0]
.sym 20328 brickvga.lvl[2]
.sym 20329 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 20330 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 20331 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 20332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 20333 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 20334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20335 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 20336 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 20337 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 20338 brickvga.573.B_AND_S[10]
.sym 20339 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 20340 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 20341 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20343 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 20344 brickvga.curr1[6]
.sym 20345 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 20349 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 20350 brickvga.lvl[1]
.sym 20351 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 20353 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 20354 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 20355 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 20356 brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 20357 brickvga.curr0[2]
.sym 20362 $nextpnr_ICESTORM_LC_23$I3
.sym 20365 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 20366 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 20367 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 20368 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 20371 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 20372 brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 20373 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 20374 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 20377 brickvga.lvl[1]
.sym 20378 brickvga.curr0[2]
.sym 20379 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 20380 brickvga.lvl[2]
.sym 20383 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 20384 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 20385 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20386 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20389 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 20390 brickvga.curr0[2]
.sym 20391 brickvga.curr0[0]
.sym 20392 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 20396 brickvga.573.B_AND_S[10]
.sym 20397 brickvga.curr1[6]
.sym 20398 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 20401 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 20402 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 20403 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 20404 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 20406 clk_pxl$SB_IO_OUT
.sym 20410 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 20411 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 20412 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I3[1]
.sym 20413 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 20414 brickvga.curr5[8]
.sym 20415 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 20420 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 20422 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20423 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 20424 brickvga.curr5[3]
.sym 20425 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 20429 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20432 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20437 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[9]
.sym 20438 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 20439 right_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 20440 right_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 20442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 20455 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20458 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20459 $PACKER_VCC_NET
.sym 20466 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 20467 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 20469 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 20471 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20474 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20480 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20481 $nextpnr_ICESTORM_LC_10$O
.sym 20484 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20487 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[1]
.sym 20489 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20493 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 20496 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 20499 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 20501 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 20505 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[4]
.sym 20508 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20511 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[5]
.sym 20513 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20514 $PACKER_VCC_NET
.sym 20517 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[6]
.sym 20519 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 20523 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[7]
.sym 20525 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 20545 $PACKER_VCC_NET
.sym 20546 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 20547 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 20548 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 20550 brickvga.curr5[5]
.sym 20553 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 20554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 20555 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20556 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 20557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20558 $PACKER_VCC_NET
.sym 20560 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 20562 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 20563 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20564 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 20566 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20567 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[7]
.sym 20572 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 20573 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 20575 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 20576 brickvga.curr1[6]
.sym 20577 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 20579 brickvga.curr1[2]
.sym 20581 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 20583 brickvga.curr1[0]
.sym 20585 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20586 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 20587 brickvga.curr1[2]
.sym 20588 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 20589 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20592 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 20594 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 20595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 20598 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 20600 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 20603 brickvga.curr1[4]
.sym 20604 $nextpnr_ICESTORM_LC_11$I3
.sym 20606 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20614 $nextpnr_ICESTORM_LC_11$I3
.sym 20618 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 20619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20620 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 20623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 20624 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 20625 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 20629 brickvga.curr1[2]
.sym 20630 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 20631 brickvga.curr1[0]
.sym 20632 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 20635 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 20636 brickvga.curr1[6]
.sym 20637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 20638 brickvga.curr1[4]
.sym 20641 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 20642 brickvga.curr1[2]
.sym 20643 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 20647 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 20648 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 20649 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 20650 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 20652 clk_pxl$SB_IO_OUT
.sym 20656 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[9]
.sym 20658 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 20660 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 20661 brickvga.curr1[4]
.sym 20662 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 20663 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 20664 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 20665 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 20667 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20670 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 20674 col[3]
.sym 20675 $PACKER_VCC_NET
.sym 20676 $PACKER_VCC_NET
.sym 20677 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20680 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 20681 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20682 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 20688 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 20689 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 20695 $PACKER_VCC_NET
.sym 20700 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20701 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 20702 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 20703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20705 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 20707 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20716 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 20718 $PACKER_VCC_NET
.sym 20726 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20727 $nextpnr_ICESTORM_LC_73$O
.sym 20729 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 20733 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 20735 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20736 $PACKER_VCC_NET
.sym 20739 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 20741 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20742 $PACKER_VCC_NET
.sym 20745 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 20747 $PACKER_VCC_NET
.sym 20748 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 20751 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[4]
.sym 20753 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 20754 $PACKER_VCC_NET
.sym 20757 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[5]
.sym 20759 $PACKER_VCC_NET
.sym 20760 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20763 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[6]
.sym 20765 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20766 $PACKER_VCC_NET
.sym 20769 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[7]
.sym 20771 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 20792 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 20793 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 20797 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 20800 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20801 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 20802 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 20803 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 20804 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 20805 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 20807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 20809 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 20810 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 20811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 20812 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 20813 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[7]
.sym 20818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 20820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 20823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 20826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 20827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 20829 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 20831 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20832 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 20833 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 20835 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20839 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 20845 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[8]
.sym 20848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 20849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 20850 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[8]
.sym 20852 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20856 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[9]
.sym 20858 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20863 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 20864 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 20865 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[8]
.sym 20866 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[9]
.sym 20881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 20882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 20883 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 20884 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 20887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 20888 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 20889 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 20890 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 20893 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 20894 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 20895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 20896 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 20902 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 20906 right_SB_LUT4_I1_O[2]
.sym 20907 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 20912 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 20916 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 20918 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 20920 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 20921 lives_display_SB_LUT4_I2_O[3]
.sym 20923 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20926 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 20930 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20931 right_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 20934 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 20935 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 20943 $PACKER_VCC_NET
.sym 20944 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20951 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20953 $PACKER_VCC_NET
.sym 20954 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 20955 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20959 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 20963 $PACKER_VCC_NET
.sym 20964 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 20970 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 20971 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20973 $nextpnr_ICESTORM_LC_2$O
.sym 20976 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 20979 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[1]
.sym 20981 $PACKER_VCC_NET
.sym 20982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20985 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[2]
.sym 20987 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20988 $PACKER_VCC_NET
.sym 20991 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[3]
.sym 20993 $PACKER_VCC_NET
.sym 20994 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 20997 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 20999 $PACKER_VCC_NET
.sym 21000 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 21003 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[5]
.sym 21006 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21009 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[6]
.sym 21011 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21012 $PACKER_VCC_NET
.sym 21015 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[7]
.sym 21017 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 21035 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 21038 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 21040 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 21042 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 21045 col[3]
.sym 21047 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21050 $PACKER_VCC_NET
.sym 21051 $PACKER_VCC_NET
.sym 21053 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21054 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21055 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21057 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21058 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 21059 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[7]
.sym 21064 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 21066 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 21068 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 21076 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21077 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 21081 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 21083 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 21085 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 21096 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[8]
.sym 21099 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21102 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 21105 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21109 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 21110 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 21111 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 21112 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 21121 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 21122 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 21123 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 21124 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 21127 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 21128 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 21129 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 21130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 21148 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21149 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 21150 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 21153 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21160 $PACKER_VCC_NET
.sym 21163 $PACKER_VCC_NET
.sym 21166 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21170 col[3]
.sym 21171 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 21173 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 21176 col[3]
.sym 21177 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 21178 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21179 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 21180 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 21181 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 21187 $PACKER_VCC_NET
.sym 21189 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21191 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21192 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21195 $PACKER_VCC_NET
.sym 21197 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 21198 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 21202 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21213 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21217 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21219 $nextpnr_ICESTORM_LC_156$O
.sym 21221 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21225 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 21228 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21231 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21233 $PACKER_VCC_NET
.sym 21234 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21237 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21239 $PACKER_VCC_NET
.sym 21240 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21243 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 21245 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 21249 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[5]
.sym 21251 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21252 $PACKER_VCC_NET
.sym 21255 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[6]
.sym 21258 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21261 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 21263 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 21281 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 21282 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 21292 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21294 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21295 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 21296 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 21297 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21298 ball_display_SB_LUT4_I2_O[0]
.sym 21300 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 21301 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 21302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 21303 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 21304 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 21305 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 21312 ballvga.dirx_SB_DFF_D_Q[2]
.sym 21314 $PACKER_VCC_NET
.sym 21320 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 21321 ballvga.play_SB_DFFESR_Q_E
.sym 21323 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21327 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21339 ballvga.bally[3]
.sym 21342 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 21344 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21345 $PACKER_VCC_NET
.sym 21348 $nextpnr_ICESTORM_LC_157$I3
.sym 21350 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21358 $nextpnr_ICESTORM_LC_157$I3
.sym 21364 ballvga.dirx_SB_DFF_D_Q[2]
.sym 21368 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 21369 ballvga.bally[3]
.sym 21389 ballvga.play_SB_DFFESR_Q_E
.sym 21390 clk_pxl$SB_IO_OUT
.sym 21391 start_SB_LUT4_I2_O[2]_$glb_sr
.sym 21394 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 21395 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[3]
.sym 21396 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 21397 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 21398 right_SB_LUT4_I1_O[0]
.sym 21399 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21406 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 21408 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 21409 start$SB_IO_IN
.sym 21410 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 21411 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21415 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21417 left$SB_IO_IN
.sym 21418 right_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 21421 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 21422 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 21424 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 21425 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 21435 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 21436 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21437 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 21438 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21447 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21448 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21450 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21451 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 21452 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 21453 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 21454 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21457 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21460 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21461 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 21462 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 21464 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 21465 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 21467 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21468 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21471 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 21473 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21474 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21477 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 21479 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21480 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 21483 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I3[4]
.sym 21485 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 21486 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 21489 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I3[5]
.sym 21491 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21492 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 21495 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I3[6]
.sym 21497 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 21498 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21501 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 21503 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 21504 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 21507 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I3[8]
.sym 21509 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 21510 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21515 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 21516 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 21517 ball_display_SB_LUT4_I2_O[0]
.sym 21518 right_SB_LUT4_I1_O[3]
.sym 21520 right_SB_LUT4_I1_O[1]
.sym 21521 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 21522 right_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 21527 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21529 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 21532 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 21533 col[3]
.sym 21535 col[9]
.sym 21538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 21539 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21543 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21545 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21546 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 21547 right_SB_LUT4_I1_O[0]
.sym 21548 $PACKER_VCC_NET
.sym 21549 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21550 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 21551 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I3[8]
.sym 21556 col[3]
.sym 21557 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 21558 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 21559 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 21560 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 21561 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 21562 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21563 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21564 col[3]
.sym 21566 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 21567 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21568 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 21569 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21570 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 21571 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 21572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 21573 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 21574 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 21575 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 21577 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 21579 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 21581 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 21582 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 21583 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 21584 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[8]
.sym 21585 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 21586 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 21587 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 21588 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I3[9]
.sym 21590 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21591 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 21595 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 21596 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 21597 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[8]
.sym 21598 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I3[9]
.sym 21601 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 21602 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 21603 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 21604 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 21607 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 21608 col[3]
.sym 21609 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 21610 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 21613 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 21614 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 21615 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 21616 col[3]
.sym 21619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 21620 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21621 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 21622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 21625 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 21626 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 21627 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 21628 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 21631 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 21632 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21633 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 21634 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21651 right$SB_IO_IN
.sym 21652 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 21654 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 21655 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21662 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 21663 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 21669 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 21670 ball_display_SB_DFFE_Q_E
.sym 21671 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 21673 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 21682 ballvga.bally[4]
.sym 21695 ballvga.bally[3]
.sym 21696 ballvga.bally[7]
.sym 21697 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 21699 ballvga.bally[6]
.sym 21705 ballvga.bally[5]
.sym 21707 ballvga.bally[9]
.sym 21708 ballvga.bally[8]
.sym 21711 $nextpnr_ICESTORM_LC_133$O
.sym 21714 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 21717 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 21719 ballvga.bally[3]
.sym 21723 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 21725 ballvga.bally[4]
.sym 21727 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 21729 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 21732 ballvga.bally[5]
.sym 21733 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 21735 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 21738 ballvga.bally[6]
.sym 21739 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 21741 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 21744 ballvga.bally[7]
.sym 21745 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 21747 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 21750 ballvga.bally[8]
.sym 21751 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 21756 ballvga.bally[9]
.sym 21757 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 21763 lives_display_SB_DFFSR_Q_R
.sym 21765 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 21781 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 21786 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21789 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 21792 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 21796 row[8]
.sym 21805 ballvga.ballx_SB_LUT4_O_1_I3[0]
.sym 21807 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21808 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 21810 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21813 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21815 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 21820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 21821 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[4]
.sym 21822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 21823 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21827 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[2]
.sym 21828 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[3]
.sym 21830 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[5]
.sym 21831 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[6]
.sym 21832 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[7]
.sym 21833 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[8]
.sym 21834 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 21836 ballvga.ballx_SB_LUT4_O_1_I3[0]
.sym 21837 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 21840 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 21842 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[2]
.sym 21843 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21846 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 21848 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[3]
.sym 21849 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 21852 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[4]
.sym 21854 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 21855 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[4]
.sym 21858 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[5]
.sym 21860 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[5]
.sym 21861 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 21864 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[6]
.sym 21866 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[6]
.sym 21867 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21870 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[7]
.sym 21872 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[7]
.sym 21873 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21876 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[8]
.sym 21878 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[8]
.sym 21879 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21885 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 21890 ball_display
.sym 21903 row[9]
.sym 21904 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 21912 lives_display_SB_LUT4_I2_O[2]
.sym 21915 right_SB_LUT4_I1_O_SB_LUT4_I2_I0[3]
.sym 21920 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[8]
.sym 21934 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 21935 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21939 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 21941 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[9]
.sym 21949 lives_display_SB_LUT4_I2_O[2]
.sym 21951 start$SB_IO_IN
.sym 21957 $nextpnr_ICESTORM_LC_139$I3
.sym 21959 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21960 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[9]
.sym 21967 $nextpnr_ICESTORM_LC_139$I3
.sym 21971 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 21973 lives_display_SB_LUT4_I2_O[2]
.sym 21982 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 21983 start$SB_IO_IN
.sym 21985 lives_display_SB_LUT4_I2_O[2]
.sym 21988 lives_display_SB_LUT4_I2_O[2]
.sym 21990 start$SB_IO_IN
.sym 22007 lives_display_SB_LUT4_I2_O[2]
.sym 22008 ballvga:39[0]
.sym 22009 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22011 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 22013 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 22014 ballvga:39[1]
.sym 22021 start_SB_LUT4_I2_O[2]
.sym 22050 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 22051 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22052 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22054 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 22057 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 22058 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22059 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 22061 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 22062 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 22065 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 22066 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22067 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[4]
.sym 22069 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[6]
.sym 22070 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 22072 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 22076 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[5]
.sym 22080 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 22082 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22083 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 22086 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 22088 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22089 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22092 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 22094 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 22095 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 22098 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 22100 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22101 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 22104 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[4]
.sym 22106 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[4]
.sym 22107 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 22110 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[5]
.sym 22112 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 22113 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[5]
.sym 22116 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[6]
.sym 22118 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[6]
.sym 22119 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 22122 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[7]
.sym 22124 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 22125 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 22147 ballvga:39[1]
.sym 22148 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22150 ballvga.temp_SB_LUT4_I3_O[2]
.sym 22155 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 22165 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 22166 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[7]
.sym 22175 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[5]
.sym 22176 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 22177 row[9]
.sym 22178 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[8]
.sym 22179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 22184 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[6]
.sym 22187 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 22193 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 22203 $nextpnr_ICESTORM_LC_140$I3
.sym 22205 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[8]
.sym 22206 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 22213 $nextpnr_ICESTORM_LC_140$I3
.sym 22222 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 22223 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 22225 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[5]
.sym 22240 row[9]
.sym 22241 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[8]
.sym 22242 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[6]
.sym 22243 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 22269 start$SB_IO_IN
.sym 22734 left$SB_IO_IN
.sym 22764 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 22765 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 22766 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[3]
.sym 22768 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 22770 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 22771 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 22774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 22775 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 22776 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[2]
.sym 22777 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[6]
.sym 22785 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 22786 left_SB_LUT4_I2_I0[0]
.sym 22790 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 22791 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22792 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 22796 $nextpnr_ICESTORM_LC_17$O
.sym 22799 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 22802 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 22804 left_SB_LUT4_I2_I0[0]
.sym 22805 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 22808 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 22810 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[2]
.sym 22811 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22814 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 22816 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[3]
.sym 22817 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 22820 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 22822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 22823 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 22826 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 22828 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 22829 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 22832 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 22834 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 22835 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[6]
.sym 22838 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 22840 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 22841 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 22870 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 22884 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 22887 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 22889 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 22891 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 22900 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 22906 ballvga.inverty
.sym 22922 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 22927 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[9]
.sym 22945 paddlevga.paddlex[4]
.sym 22946 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 22948 paddlevga.paddlex[2]
.sym 22950 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 22952 $PACKER_VCC_NET
.sym 22954 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 22955 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 22957 paddlevga.paddlex[7]
.sym 22959 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 22961 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 22962 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 22965 $nextpnr_ICESTORM_LC_18$I3
.sym 22967 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[9]
.sym 22968 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 22975 $nextpnr_ICESTORM_LC_18$I3
.sym 22980 paddlevga.paddlex[2]
.sym 22984 $PACKER_VCC_NET
.sym 22985 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 22987 paddlevga.paddlex[2]
.sym 22998 paddlevga.paddlex[4]
.sym 23004 paddlevga.paddlex[7]
.sym 23027 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 23028 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 23037 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 23038 right_SB_LUT4_I2_I0[7]
.sym 23041 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 23042 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 23043 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 23053 right_SB_LUT4_I2_I0[0]
.sym 23054 $PACKER_VCC_NET
.sym 23056 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 23057 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 23059 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 23061 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 23062 $PACKER_VCC_NET
.sym 23063 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 23064 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 23065 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 23082 $nextpnr_ICESTORM_LC_128$O
.sym 23084 right_SB_LUT4_I2_I0[0]
.sym 23088 right_SB_LUT4_I2_I0[1]
.sym 23090 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 23094 right_SB_LUT4_I2_I0[2]
.sym 23096 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 23097 $PACKER_VCC_NET
.sym 23100 right_SB_LUT4_I2_I0[3]
.sym 23102 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 23103 $PACKER_VCC_NET
.sym 23106 right_SB_LUT4_I2_I0[4]
.sym 23109 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 23112 right_SB_LUT4_I2_I0[5]
.sym 23115 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 23118 right_SB_LUT4_I2_I0[6]
.sym 23121 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 23124 $nextpnr_ICESTORM_LC_129$I3
.sym 23126 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 23156 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 23159 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 23164 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23168 $nextpnr_ICESTORM_LC_129$I3
.sym 23176 $PACKER_VCC_NET
.sym 23178 left_SB_LUT4_I2_I0[5]
.sym 23179 left_SB_LUT4_I2_I1[5]
.sym 23186 left_SB_LUT4_I2_I0[0]
.sym 23189 paddlevga.paddlex[9]
.sym 23190 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 23196 left$SB_IO_IN
.sym 23198 paddlevga.paddlex[5]
.sym 23200 right_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 23201 paddlevga.paddlex[3]
.sym 23204 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 23205 $nextpnr_ICESTORM_LC_129$COUT
.sym 23207 $PACKER_VCC_NET
.sym 23209 $nextpnr_ICESTORM_LC_129$I3
.sym 23212 left$SB_IO_IN
.sym 23213 left_SB_LUT4_I2_I1[5]
.sym 23214 left_SB_LUT4_I2_I0[5]
.sym 23215 $nextpnr_ICESTORM_LC_129$COUT
.sym 23220 left_SB_LUT4_I2_I0[0]
.sym 23224 paddlevga.paddlex[3]
.sym 23232 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 23237 paddlevga.paddlex[9]
.sym 23242 paddlevga.paddlex[5]
.sym 23250 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 23252 right_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 23253 clk_pxl$SB_IO_OUT
.sym 23270 $PACKER_VCC_NET
.sym 23280 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 23285 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 23288 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 23299 paddlevga.paddlex[2]
.sym 23300 paddlevga.paddlex[8]
.sym 23301 paddlevga.paddlex[4]
.sym 23303 paddlevga.paddlex[6]
.sym 23305 paddlevga.paddlex[3]
.sym 23306 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 23307 paddlevga.paddlex[5]
.sym 23309 paddlevga.paddlex[7]
.sym 23315 $PACKER_VCC_NET
.sym 23323 $PACKER_VCC_NET
.sym 23328 $nextpnr_ICESTORM_LC_95$O
.sym 23330 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 23334 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 23337 paddlevga.paddlex[2]
.sym 23340 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 23343 paddlevga.paddlex[3]
.sym 23344 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 23346 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 23348 $PACKER_VCC_NET
.sym 23349 paddlevga.paddlex[4]
.sym 23350 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 23352 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 23354 $PACKER_VCC_NET
.sym 23355 paddlevga.paddlex[5]
.sym 23356 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 23358 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 23361 paddlevga.paddlex[6]
.sym 23362 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 23364 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 23367 paddlevga.paddlex[7]
.sym 23368 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 23370 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 23372 paddlevga.paddlex[8]
.sym 23374 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 23392 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 23395 paddlevga.paddlex[2]
.sym 23396 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 23398 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 23400 left_SB_LUT4_I2_I0[0]
.sym 23401 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 23403 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 23408 ballvga.inverty
.sym 23410 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 23412 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 23414 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 23419 brickvga.lvl[2]
.sym 23420 paddlevga.paddlex[9]
.sym 23421 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 23424 brickvga.curr4[4]
.sym 23426 brickvga.curr4[6]
.sym 23433 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 23434 brickvga.curr2[0]
.sym 23435 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 23436 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 23437 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 23438 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 23439 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 23440 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 23441 brickvga.curr2[2]
.sym 23442 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 23445 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 23446 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 23447 brickvga.lvl[1]
.sym 23448 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 23449 brickvga.curr2[2]
.sym 23450 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 23453 paddlevga.paddlex[9]
.sym 23455 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 23458 brickvga.lvl[1]
.sym 23459 brickvga.lvl[2]
.sym 23460 brickvga.curr4[6]
.sym 23461 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 23464 brickvga.lvl[2]
.sym 23465 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 23466 brickvga.curr2[2]
.sym 23467 brickvga.lvl[1]
.sym 23476 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 23477 brickvga.curr4[4]
.sym 23478 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 23479 brickvga.curr4[6]
.sym 23482 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 23483 brickvga.curr2[0]
.sym 23484 brickvga.curr2[2]
.sym 23485 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 23488 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 23489 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 23490 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 23491 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 23494 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 23495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 23496 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 23497 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 23499 clk_pxl$SB_IO_OUT
.sym 23513 brickvga.lvl[2]
.sym 23516 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 23523 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 23531 right_SB_LUT4_I2_O[0]
.sym 23544 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 23546 brickvga.curr2[9]
.sym 23547 brickvga.curr4[4]
.sym 23548 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 23549 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 23550 brickvga.curr2[8]
.sym 23551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 23552 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23553 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 23554 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 23555 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 23557 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 23558 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 23559 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 23560 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 23562 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 23563 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 23564 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 23566 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 23567 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 23568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 23569 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 23570 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 23571 brickvga.573.B_AND_S[10]
.sym 23572 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 23573 brickvga.curr2[3]
.sym 23575 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 23576 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23577 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 23578 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 23581 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 23582 brickvga.curr2[3]
.sym 23583 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 23587 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 23589 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 23590 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 23594 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 23595 brickvga.curr4[4]
.sym 23596 brickvga.573.B_AND_S[10]
.sym 23599 brickvga.curr2[9]
.sym 23600 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 23601 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 23602 brickvga.curr2[8]
.sym 23605 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 23606 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 23607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 23608 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 23611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 23613 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 23617 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 23618 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 23619 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 23620 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 23622 clk_pxl$SB_IO_OUT
.sym 23635 left$SB_IO_IN
.sym 23648 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23650 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23652 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 23653 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 23657 brickvga.573.B_AND_S[10]
.sym 23659 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 23666 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 23668 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 23669 brickvga.curr2[7]
.sym 23670 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 23671 brickvga.curr4[7]
.sym 23672 brickvga.curr2[3]
.sym 23673 brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 23675 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 23677 brickvga.curr2[5]
.sym 23678 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 23679 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 23680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 23681 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 23682 brickvga.curr1[3]
.sym 23684 brickvga.curr4[5]
.sym 23685 brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 23687 brickvga.curr2[1]
.sym 23689 brickvga.curr1[1]
.sym 23690 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 23692 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 23695 brickvga.curr2[1]
.sym 23696 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 23698 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 23700 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 23704 brickvga.curr2[5]
.sym 23705 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 23706 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 23707 brickvga.curr2[7]
.sym 23710 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 23711 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 23712 brickvga.curr2[1]
.sym 23713 brickvga.curr2[3]
.sym 23716 brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 23717 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 23718 brickvga.curr4[5]
.sym 23719 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 23723 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 23725 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 23728 brickvga.curr1[1]
.sym 23729 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 23730 brickvga.curr1[3]
.sym 23731 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 23734 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 23735 brickvga.curr2[1]
.sym 23736 brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 23737 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 23740 brickvga.curr4[5]
.sym 23741 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 23742 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 23743 brickvga.curr4[7]
.sym 23745 clk_pxl$SB_IO_OUT
.sym 23761 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 23765 brickvga.curr2[7]
.sym 23767 $PACKER_VCC_NET
.sym 23768 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 23770 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[9]
.sym 23773 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 23775 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23777 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 23779 brickvga.lvl[2]
.sym 23781 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 23788 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 23789 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 23790 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 23792 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 23793 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 23794 brickvga.curr1[5]
.sym 23796 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 23797 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 23798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 23800 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 23801 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 23803 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 23804 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 23806 brickvga.curr1[7]
.sym 23807 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 23810 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23812 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 23813 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 23814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 23816 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 23821 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 23822 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 23823 brickvga.curr1[5]
.sym 23828 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 23829 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 23830 brickvga.curr1[7]
.sym 23833 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 23834 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 23835 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 23836 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 23839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 23840 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23841 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 23845 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 23848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 23851 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 23852 brickvga.curr1[5]
.sym 23853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 23854 brickvga.curr1[7]
.sym 23857 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 23858 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 23859 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 23860 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 23863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 23864 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 23865 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 23866 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 23868 clk_pxl$SB_IO_OUT
.sym 23881 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 23890 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 23893 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 23896 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 23897 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 23900 ballvga.inverty
.sym 23902 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 23903 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 23904 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 23913 $PACKER_VCC_NET
.sym 23915 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 23920 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 23921 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 23922 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 23924 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 23935 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23937 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 23941 $PACKER_VCC_NET
.sym 23943 $nextpnr_ICESTORM_LC_115$O
.sym 23945 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 23949 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 23952 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 23955 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 23957 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23961 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 23963 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 23964 $PACKER_VCC_NET
.sym 23967 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[4]
.sym 23970 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 23973 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[5]
.sym 23975 $PACKER_VCC_NET
.sym 23976 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 23979 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[6]
.sym 23981 $PACKER_VCC_NET
.sym 23982 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 23985 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 23987 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 24007 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 24008 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 24011 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 24012 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 24013 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 24014 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 24015 brickvga.lvl[2]
.sym 24018 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24023 right_SB_LUT4_I2_O[0]
.sym 24025 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I3[1]
.sym 24028 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24029 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 24035 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[9]
.sym 24036 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I3[1]
.sym 24037 $PACKER_VCC_NET
.sym 24038 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 24039 brickvga.curr0[7]
.sym 24040 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[9]
.sym 24045 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 24047 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24049 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 24051 brickvga.lvl[2]
.sym 24052 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24054 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 24055 brickvga.lvl[1]
.sym 24056 brickvga.curr0[8]
.sym 24057 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 24058 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 24059 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[9]
.sym 24062 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 24063 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 24064 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 24066 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[8]
.sym 24068 $PACKER_VCC_NET
.sym 24069 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24072 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[9]
.sym 24074 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24079 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[9]
.sym 24080 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[9]
.sym 24081 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[9]
.sym 24082 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[9]
.sym 24085 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 24086 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 24087 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 24088 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I3[1]
.sym 24091 brickvga.curr0[8]
.sym 24092 brickvga.lvl[1]
.sym 24093 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 24094 brickvga.lvl[2]
.sym 24097 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 24098 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 24099 brickvga.curr0[7]
.sym 24100 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 24103 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 24104 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 24105 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 24106 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 24109 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 24110 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 24114 clk_pxl$SB_IO_OUT
.sym 24127 right_SB_LUT4_I1_O[2]
.sym 24130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24132 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 24134 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24139 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[9]
.sym 24140 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 24142 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 24143 brickvga.curr0[3]
.sym 24144 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 24146 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24149 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 24151 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 24158 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24163 $PACKER_VCC_NET
.sym 24166 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 24170 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 24171 $PACKER_VCC_NET
.sym 24177 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24178 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24181 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 24183 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24188 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24189 $nextpnr_ICESTORM_LC_36$O
.sym 24191 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24195 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 24197 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24201 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 24203 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24207 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 24209 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 24210 $PACKER_VCC_NET
.sym 24213 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[4]
.sym 24215 $PACKER_VCC_NET
.sym 24216 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 24219 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[5]
.sym 24221 $PACKER_VCC_NET
.sym 24222 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24225 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[6]
.sym 24228 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24231 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[7]
.sym 24233 $PACKER_VCC_NET
.sym 24234 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 24249 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 24252 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24254 VSYNC1_SB_DFFE_Q_E
.sym 24258 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 24259 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 24262 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 24264 brickvga.lvl[2]
.sym 24265 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 24267 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 24268 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 24269 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24270 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24271 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24275 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[7]
.sym 24281 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 24282 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 24284 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 24285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 24286 brickvga.curr5[9]
.sym 24287 brickvga.lvl[2]
.sym 24288 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 24291 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 24292 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 24293 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 24294 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24295 $PACKER_VCC_NET
.sym 24299 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 24302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 24303 brickvga.curr0[3]
.sym 24304 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 24306 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24307 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 24309 brickvga.lvl[1]
.sym 24310 brickvga.curr5[8]
.sym 24312 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[8]
.sym 24314 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24315 $PACKER_VCC_NET
.sym 24318 $nextpnr_ICESTORM_LC_37$I3
.sym 24321 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24328 $nextpnr_ICESTORM_LC_37$I3
.sym 24331 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 24332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 24333 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 24337 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 24338 brickvga.curr0[3]
.sym 24340 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 24343 brickvga.lvl[2]
.sym 24344 brickvga.lvl[1]
.sym 24345 brickvga.curr5[8]
.sym 24346 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 24349 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 24350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 24351 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 24352 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 24355 brickvga.curr5[8]
.sym 24356 brickvga.curr5[9]
.sym 24357 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 24358 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 24360 clk_pxl$SB_IO_OUT
.sym 24370 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24373 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24375 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[9]
.sym 24376 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24377 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 24378 brick_display
.sym 24379 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 24380 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 24381 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24382 brickvga.curr5[9]
.sym 24384 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 24385 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 24387 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 24388 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 24391 ballvga.inverty
.sym 24407 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24408 $PACKER_VCC_NET
.sym 24413 $PACKER_VCC_NET
.sym 24416 $PACKER_VCC_NET
.sym 24423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24425 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 24427 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 24428 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 24429 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24431 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24433 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24435 $nextpnr_ICESTORM_LC_170$O
.sym 24438 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24441 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 24443 $PACKER_VCC_NET
.sym 24444 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24447 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 24449 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24453 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 24455 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 24459 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[4]
.sym 24461 $PACKER_VCC_NET
.sym 24462 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 24465 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 24468 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24471 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 24473 $PACKER_VCC_NET
.sym 24474 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24477 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 24479 $PACKER_VCC_NET
.sym 24480 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 24497 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 24498 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 24500 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 24501 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 24504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 24506 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 24508 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 24509 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24513 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24520 right_SB_LUT4_I2_O[0]
.sym 24521 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 24530 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24531 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 24532 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 24533 brickvga.curr1[4]
.sym 24534 brickvga.lvl[2]
.sym 24537 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 24538 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24540 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 24541 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 24548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 24554 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 24555 brickvga.lvl[1]
.sym 24557 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 24558 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 24560 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24564 $nextpnr_ICESTORM_LC_171$I3
.sym 24566 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24574 $nextpnr_ICESTORM_LC_171$I3
.sym 24583 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 24584 brickvga.curr1[4]
.sym 24585 brickvga.lvl[1]
.sym 24586 brickvga.lvl[2]
.sym 24595 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 24597 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 24598 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 24601 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 24602 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 24603 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 24604 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 24606 clk_pxl$SB_IO_OUT
.sym 24621 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 24625 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 24626 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 24628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 24629 VSYNC1_SB_DFFE_Q_E
.sym 24631 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 24633 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 24635 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 24637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 24638 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24639 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 24641 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 24643 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 24651 $PACKER_VCC_NET
.sym 24653 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24657 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 24659 $PACKER_VCC_NET
.sym 24661 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 24663 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24669 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24675 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24679 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 24681 $nextpnr_ICESTORM_LC_47$O
.sym 24683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24687 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 24690 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24693 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 24695 $PACKER_VCC_NET
.sym 24696 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24699 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 24701 $PACKER_VCC_NET
.sym 24702 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 24705 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 24707 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 24708 $PACKER_VCC_NET
.sym 24711 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 24713 $PACKER_VCC_NET
.sym 24714 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24717 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 24719 $PACKER_VCC_NET
.sym 24720 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24723 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 24726 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 24744 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24749 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 24750 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24751 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24752 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24753 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 24754 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24755 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24756 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24757 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 24759 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 24760 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 24761 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24763 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24764 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 24765 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 24766 col[9]
.sym 24767 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 24772 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 24775 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 24777 col[3]
.sym 24779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24782 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 24785 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24788 $PACKER_VCC_NET
.sym 24790 right_SB_LUT4_I2_O[0]
.sym 24795 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 24798 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24801 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24803 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 24804 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 24806 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24807 $PACKER_VCC_NET
.sym 24810 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 24812 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24817 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 24818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 24819 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 24820 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 24841 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24842 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24843 right_SB_LUT4_I2_O[0]
.sym 24844 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 24847 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 24849 col[3]
.sym 24866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 24867 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 24870 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 24872 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 24873 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 24875 col[3]
.sym 24876 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 24877 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24878 ballvga.inverty
.sym 24884 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24897 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24902 $PACKER_VCC_NET
.sym 24915 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24916 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24917 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 24918 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24919 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 24923 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24925 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 24927 $nextpnr_ICESTORM_LC_127$O
.sym 24929 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24933 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 24936 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24939 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 24941 $PACKER_VCC_NET
.sym 24942 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24945 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 24948 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 24951 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 24953 $PACKER_VCC_NET
.sym 24954 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 24957 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 24960 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24963 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 24965 $PACKER_VCC_NET
.sym 24966 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24969 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 24972 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 24992 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 24994 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 24997 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25001 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25003 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25006 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25007 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25008 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 25009 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25013 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 25020 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 25021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 25022 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25023 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 25025 $PACKER_VCC_NET
.sym 25026 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 25029 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 25030 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 25033 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25041 col[3]
.sym 25043 col[3]
.sym 25047 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 25049 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25050 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 25052 $PACKER_VCC_NET
.sym 25053 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25056 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 25058 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25063 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25064 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 25065 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 25066 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 25069 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 25070 col[3]
.sym 25071 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 25072 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 25075 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25076 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 25077 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 25078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 25093 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 25095 col[3]
.sym 25108 left$SB_IO_IN
.sym 25116 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 25120 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 25122 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 25125 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25127 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 25128 ball_display_SB_LUT4_I2_O[0]
.sym 25129 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 25131 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 25132 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25133 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 25135 frame_update
.sym 25143 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 25146 $PACKER_VCC_NET
.sym 25147 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25149 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25154 $PACKER_VCC_NET
.sym 25161 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25166 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25168 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 25169 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25173 $nextpnr_ICESTORM_LC_0$O
.sym 25176 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25179 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 25182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25185 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 25187 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25188 $PACKER_VCC_NET
.sym 25191 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 25193 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25197 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 25199 $PACKER_VCC_NET
.sym 25200 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 25203 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 25205 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25206 $PACKER_VCC_NET
.sym 25209 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 25211 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25215 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 25217 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 25218 $PACKER_VCC_NET
.sym 25244 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 25247 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 25248 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25250 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 25252 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 25253 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25254 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 25255 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25256 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25258 col[9]
.sym 25259 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 25266 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 25268 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 25269 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 25270 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25271 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 25272 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 25273 col[3]
.sym 25275 col[9]
.sym 25276 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 25277 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 25278 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 25283 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[3]
.sym 25285 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25286 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 25288 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 25290 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 25292 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25293 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 25296 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 25298 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25302 $nextpnr_ICESTORM_LC_1$I3
.sym 25305 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25312 $nextpnr_ICESTORM_LC_1$I3
.sym 25315 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 25316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 25317 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 25318 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 25321 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 25323 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 25324 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[3]
.sym 25327 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 25328 col[9]
.sym 25329 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 25330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 25333 col[3]
.sym 25334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 25335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25336 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[3]
.sym 25339 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 25340 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 25341 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 25342 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25362 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 25364 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 25365 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 25378 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 25387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 25388 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 25389 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 25391 right$SB_IO_IN
.sym 25392 right_SB_LUT4_I1_O[1]
.sym 25393 right_SB_LUT4_I1_O[0]
.sym 25394 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 25395 row[9]
.sym 25398 right_SB_LUT4_I1_O[3]
.sym 25399 row[8]
.sym 25400 left$SB_IO_IN
.sym 25401 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 25402 frame_update_SB_LUT4_I3_I1[2]
.sym 25403 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 25404 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 25405 frame_update
.sym 25406 right_SB_LUT4_I1_O[2]
.sym 25410 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 25412 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 25413 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25414 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 25417 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 25418 col[9]
.sym 25420 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 25421 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 25422 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 25423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 25426 row[8]
.sym 25427 frame_update_SB_LUT4_I3_I1[2]
.sym 25428 row[9]
.sym 25429 frame_update
.sym 25432 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 25433 right_SB_LUT4_I1_O[1]
.sym 25434 right_SB_LUT4_I1_O[0]
.sym 25435 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 25438 row[8]
.sym 25439 left$SB_IO_IN
.sym 25440 row[9]
.sym 25441 right$SB_IO_IN
.sym 25450 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 25452 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25453 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 25456 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 25457 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 25458 col[9]
.sym 25459 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 25462 right_SB_LUT4_I1_O[1]
.sym 25463 right_SB_LUT4_I1_O[3]
.sym 25464 right_SB_LUT4_I1_O[2]
.sym 25465 right_SB_LUT4_I1_O[0]
.sym 25481 row[9]
.sym 25485 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 25487 row[8]
.sym 25490 frame_update_SB_LUT4_I3_I1[2]
.sym 25504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 25512 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25515 $PACKER_VCC_NET
.sym 25516 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25518 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25520 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 25521 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 25523 $PACKER_VCC_NET
.sym 25525 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25526 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25542 $nextpnr_ICESTORM_LC_184$O
.sym 25545 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25548 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 25550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25551 $PACKER_VCC_NET
.sym 25554 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 25556 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25557 $PACKER_VCC_NET
.sym 25560 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 25562 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25566 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 25568 $PACKER_VCC_NET
.sym 25569 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 25572 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 25575 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25578 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[6]
.sym 25580 $PACKER_VCC_NET
.sym 25581 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25584 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[7]
.sym 25586 $PACKER_VCC_NET
.sym 25587 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 25604 right_SB_LUT4_I1_O_SB_LUT4_I2_I0[3]
.sym 25613 left$SB_IO_IN
.sym 25617 ball_display
.sym 25619 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 25620 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 25624 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 25628 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[7]
.sym 25633 $PACKER_VCC_NET
.sym 25634 right_SB_LUT4_I1_O[0]
.sym 25635 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 25638 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25642 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25646 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 25648 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 25650 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 25657 lives_display_SB_LUT4_I2_O[2]
.sym 25660 right_SB_LUT4_I1_O_SB_LUT4_I2_I0[3]
.sym 25665 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[8]
.sym 25667 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25668 $PACKER_VCC_NET
.sym 25671 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 25673 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25678 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 25679 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 25680 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 25681 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 25690 right_SB_LUT4_I1_O_SB_LUT4_I2_I0[3]
.sym 25691 right_SB_LUT4_I1_O[0]
.sym 25692 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 25693 lives_display_SB_LUT4_I2_O[2]
.sym 25733 lives_display_SB_DFFSR_Q_R
.sym 25739 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 25741 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 25743 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[4]
.sym 25747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 25750 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25758 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25761 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 25764 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 25767 ball_display_SB_DFFE_Q_E
.sym 25770 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 25772 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 25780 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 25781 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 25795 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 25796 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25797 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 25798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 25825 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25826 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 25827 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 25828 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 25835 ball_display_SB_DFFE_Q_E
.sym 25836 clk_pxl$SB_IO_OUT
.sym 25850 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 25852 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 25855 ball_display_SB_DFFE_Q_E
.sym 25857 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 25888 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 25889 row[8]
.sym 25890 ballvga.temp_SB_LUT4_I3_O[2]
.sym 25891 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 25894 ballvga:39[1]
.sym 25896 ballvga:39[0]
.sym 25899 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 25901 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 25902 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 25903 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[4]
.sym 25906 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 25907 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 25908 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 25910 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25914 ballvga:39[1]
.sym 25915 ballvga:39[0]
.sym 25920 ballvga:39[0]
.sym 25924 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 25925 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[4]
.sym 25926 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 25927 row[8]
.sym 25936 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 25938 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25939 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 25948 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 25949 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 25950 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 25951 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 25955 ballvga:39[1]
.sym 25956 ballvga:39[0]
.sym 25958 ballvga.temp_SB_LUT4_I3_O[2]
.sym 25959 clk_pxl$SB_IO_OUT
.sym 25960 start_SB_LUT4_I2_O[2]_$glb_sr
.sym 25973 lives_display_SB_LUT4_I2_O[2]
.sym 25977 ballvga:39[0]
.sym 26119 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 26527 ballvga.inverty
.sym 26551 ballvga.inverty
.sym 26631 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[9]
.sym 26632 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 26633 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 26634 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 26635 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 26636 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 26674 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 26678 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 26682 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 26697 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 26699 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26704 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 26705 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 26769 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 26770 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 26771 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 26772 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 26773 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 26774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 26810 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 26813 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 26817 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 26818 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 26822 left_SB_LUT4_I2_I0[0]
.sym 26827 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 26832 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 26869 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 26870 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 26871 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 26872 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 26873 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 26874 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 26875 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 26876 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 26918 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 26924 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 26929 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 26930 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 26931 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26932 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 26971 left_SB_LUT4_I2_I0[0]
.sym 26972 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 26973 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 26974 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 26975 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 26976 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 26977 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 26978 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 27025 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27028 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 27033 row[9]
.sym 27119 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 27127 brickvga.573.B_AND_S[10]
.sym 27130 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 27131 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 27138 brickvga.lvl[1]
.sym 27175 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 27176 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 27177 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 27178 brickvga.curr2[4]
.sym 27179 brickvga.curr2[8]
.sym 27180 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 27181 brickvga.curr2[9]
.sym 27182 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 27230 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 27231 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 27235 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27236 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 27240 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 27277 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 27278 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 27279 brickvga.curr2[5]
.sym 27280 brickvga.curr1[3]
.sym 27281 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 27282 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 27283 brickvga.curr2[7]
.sym 27284 $PACKER_VCC_NET
.sym 27326 brickvga.lvl[2]
.sym 27328 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 27331 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 27332 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 27333 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 27335 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 27336 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 27338 $PACKER_VCC_NET
.sym 27339 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 27340 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 27341 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 27421 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 27425 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 27426 $PACKER_VCC_NET
.sym 27433 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27436 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 27438 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[9]
.sym 27439 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27440 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 27441 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 27442 brickvga.lvl[2]
.sym 27443 $PACKER_VCC_NET
.sym 27482 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 27483 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 27484 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 27485 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 27486 brickvga.curr1[8]
.sym 27487 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 27488 brickvga.curr1[9]
.sym 27537 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 27538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 27539 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 27540 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 27625 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 27628 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 27629 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 27630 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27632 brickvga.lvl[1]
.sym 27638 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 27639 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 27640 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 27641 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 27642 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27644 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 27645 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 27647 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 27648 brickvga.573.B_AND_S[10]
.sym 27686 VSYNC1$SB_IO_OUT
.sym 27687 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 27688 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 27689 brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 27690 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 27691 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 27692 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 27727 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27728 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 27734 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 27736 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 27740 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 27741 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 27742 $PACKER_VCC_NET
.sym 27743 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 27745 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 27746 $PACKER_VCC_NET
.sym 27747 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 27748 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 27749 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 27787 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 27788 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 27789 brickvga.curr5[1]
.sym 27790 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 27791 brickvga.curr5_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 27792 brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 27793 brickvga.curr5[7]
.sym 27794 brickvga.curr5[9]
.sym 27830 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 27832 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 27834 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 27840 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 27844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 27845 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 27846 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[9]
.sym 27847 $PACKER_VCC_NET
.sym 27848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 27849 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 27850 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 27851 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27852 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 27932 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 27934 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 27936 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 27938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 27939 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 27940 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 27943 $PACKER_VCC_NET
.sym 27944 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 27945 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 27946 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 27949 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 27953 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 27993 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[9]
.sym 27994 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 27997 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 27998 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 28033 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 28034 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28037 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 28039 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 28041 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 28043 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 28052 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 28054 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 28055 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28136 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28137 col[9]
.sym 28138 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28140 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 28141 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 28142 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 28143 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 28144 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 28145 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 28146 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28151 $PACKER_VCC_NET
.sym 28153 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28155 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28156 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 28157 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 28197 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 28199 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 28238 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28239 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 28241 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28244 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28249 col[9]
.sym 28250 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28251 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 28252 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 28253 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 28254 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28255 $PACKER_VCC_NET
.sym 28256 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 28257 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28258 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 28301 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 28304 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 28341 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28343 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 28344 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 28347 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 28348 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28353 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28354 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 28357 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 28399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 28404 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 28441 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28445 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 28446 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28450 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 28451 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 28452 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28459 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28461 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 28462 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 28463 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 28543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 28544 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 28546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 28560 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28566 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28605 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 28606 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 28607 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 28608 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 28609 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 28610 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 28652 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28654 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 28661 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 28663 $PACKER_VCC_NET
.sym 28665 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 28748 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28749 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 28753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 28755 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 28757 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28762 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 28763 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 28855 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28861 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28863 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28864 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 28867 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 29013 livevga.livescount_SB_LUT4_I2_I1[9]
.sym 29065 $PACKER_GND_NET
.sym 29072 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 29117 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 29119 $PACKER_GND_NET
.sym 29171 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 29176 row[8]
.sym 29178 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 29222 livevga.livescount_SB_LUT4_I2_I0[6]
.sym 29257 ball_display
.sym 29277 $PACKER_GND_NET
.sym 29369 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 29692 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 29697 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 29710 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 29758 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 29795 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 29796 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 29797 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 29798 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 29800 left_SB_LUT4_I2_I0[0]
.sym 29801 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 29802 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29807 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 29808 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 29810 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29815 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 29816 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 29817 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 29818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 29821 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 29827 $nextpnr_ICESTORM_LC_32$O
.sym 29829 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 29833 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 29835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 29836 left_SB_LUT4_I2_I0[0]
.sym 29839 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 29841 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29842 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29845 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 29847 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 29848 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 29851 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[4]
.sym 29853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 29854 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 29857 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[5]
.sym 29859 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 29860 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 29863 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[6]
.sym 29865 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 29866 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 29869 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[7]
.sym 29871 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 29872 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 29892 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 29893 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 29895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 29896 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29898 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 29900 left_SB_LUT4_I2_I0[0]
.sym 29910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 29915 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 29922 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 29923 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 29925 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 29931 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[9]
.sym 29932 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 29938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 29947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 29950 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29953 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[7]
.sym 29958 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 29960 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 29961 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 29962 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 29963 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 29968 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 29969 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 29970 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 29979 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 29990 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[8]
.sym 29992 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 29993 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 29996 $nextpnr_ICESTORM_LC_33$I3
.sym 29998 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 29999 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30006 $nextpnr_ICESTORM_LC_33$I3
.sym 30011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 30016 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 30018 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 30022 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 30028 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 30036 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 30052 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30054 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30062 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 30064 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 30065 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 30066 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 30067 $PACKER_VCC_NET
.sym 30074 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 30075 $PACKER_VCC_NET
.sym 30082 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30083 $PACKER_VCC_NET
.sym 30089 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 30090 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 30098 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30102 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30104 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 30107 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 30109 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30113 $nextpnr_ICESTORM_LC_96$O
.sym 30115 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 30119 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 30121 $PACKER_VCC_NET
.sym 30122 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 30125 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 30127 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30129 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 30131 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 30133 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 30135 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 30137 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 30139 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 30140 $PACKER_VCC_NET
.sym 30141 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 30143 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 30145 $PACKER_VCC_NET
.sym 30146 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30147 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 30149 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 30151 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30153 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 30155 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 30158 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30159 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 30167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 30168 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 30169 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 30170 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 30173 $PACKER_VCC_NET
.sym 30176 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30188 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30189 $PACKER_VCC_NET
.sym 30191 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 30193 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 30195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 30196 row[8]
.sym 30197 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 30198 col[3]
.sym 30199 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 30206 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30207 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 30208 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 30214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 30218 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 30220 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 30221 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 30223 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 30226 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 30227 $PACKER_VCC_NET
.sym 30228 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30229 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 30235 $PACKER_VCC_NET
.sym 30236 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 30238 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30239 $PACKER_VCC_NET
.sym 30240 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 30242 $nextpnr_ICESTORM_LC_97$I3
.sym 30244 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30246 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 30248 $nextpnr_ICESTORM_LC_97$COUT
.sym 30250 $PACKER_VCC_NET
.sym 30252 $nextpnr_ICESTORM_LC_97$I3
.sym 30256 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 30257 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 30258 $nextpnr_ICESTORM_LC_97$COUT
.sym 30264 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 30267 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 30268 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 30269 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 30270 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 30275 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 30279 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 30281 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 30282 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 30286 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 30306 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 30312 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 30314 col[9]
.sym 30315 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 30316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 30318 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 30319 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[9]
.sym 30327 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 30328 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 30329 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30330 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 30331 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 30332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 30334 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30338 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 30339 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 30340 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 30341 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30342 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 30344 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 30345 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 30346 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 30347 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 30349 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 30350 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30351 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 30352 row[9]
.sym 30354 paddlevga.paddlex[2]
.sym 30355 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 30356 row[8]
.sym 30357 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 30358 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30362 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 30366 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 30367 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 30368 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 30369 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 30372 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 30373 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 30374 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 30375 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 30378 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30379 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30380 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30381 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30384 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 30385 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 30386 row[9]
.sym 30387 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30391 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 30393 paddlevga.paddlex[2]
.sym 30396 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 30397 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 30398 row[8]
.sym 30399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 30402 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 30403 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 30404 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 30405 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 30421 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30422 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 30426 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 30427 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 30430 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30431 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 30436 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 30452 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 30456 $PACKER_VCC_NET
.sym 30465 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 30466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 30468 col[3]
.sym 30472 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 30473 $PACKER_VCC_NET
.sym 30474 col[9]
.sym 30476 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 30477 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 30482 $nextpnr_ICESTORM_LC_29$O
.sym 30485 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 30488 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
.sym 30490 col[3]
.sym 30494 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1[2]
.sym 30496 $PACKER_VCC_NET
.sym 30497 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 30500 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1[3]
.sym 30502 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 30503 $PACKER_VCC_NET
.sym 30506 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1[4]
.sym 30508 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 30509 $PACKER_VCC_NET
.sym 30512 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1[5]
.sym 30514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 30515 $PACKER_VCC_NET
.sym 30518 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1[6]
.sym 30520 $PACKER_VCC_NET
.sym 30521 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 30524 $nextpnr_ICESTORM_LC_30$I3
.sym 30527 col[9]
.sym 30544 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 30547 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 30548 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 30549 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30550 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30552 $PACKER_VCC_NET
.sym 30557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 30558 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 30559 $PACKER_VCC_NET
.sym 30560 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 30561 right$SB_IO_IN
.sym 30568 $nextpnr_ICESTORM_LC_30$I3
.sym 30573 brickvga.lvl[2]
.sym 30574 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 30576 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 30577 brickvga.573.B_AND_S[10]
.sym 30578 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 30580 brickvga.lvl[1]
.sym 30582 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 30584 brickvga.curr2[4]
.sym 30585 brickvga.curr2[8]
.sym 30586 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 30587 brickvga.curr2[9]
.sym 30588 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 30590 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 30591 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 30593 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 30594 brickvga.curr2[6]
.sym 30596 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 30601 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 30602 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 30603 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 30604 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 30609 $nextpnr_ICESTORM_LC_30$I3
.sym 30613 brickvga.573.B_AND_S[10]
.sym 30614 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 30615 brickvga.curr2[4]
.sym 30618 brickvga.curr2[4]
.sym 30619 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 30620 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 30621 brickvga.curr2[6]
.sym 30624 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 30625 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 30626 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 30627 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 30630 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 30631 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 30632 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 30633 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 30636 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 30638 brickvga.curr2[9]
.sym 30639 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 30642 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 30643 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 30644 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 30645 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 30648 brickvga.lvl[1]
.sym 30649 brickvga.lvl[2]
.sym 30650 brickvga.curr2[8]
.sym 30651 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 30653 clk_pxl$SB_IO_OUT
.sym 30657 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[17]
.sym 30660 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 30668 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30670 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 30671 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 30673 row[9]
.sym 30676 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 30680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 30681 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30682 col[3]
.sym 30683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 30684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 30685 $PACKER_VCC_NET
.sym 30686 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 30687 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30688 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 30689 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 30690 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 30698 brickvga.lvl[1]
.sym 30699 brickvga.curr1[3]
.sym 30701 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 30702 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 30703 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 30705 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 30706 brickvga.curr2[5]
.sym 30707 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 30708 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 30709 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 30710 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 30712 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 30713 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 30714 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 30716 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 30717 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 30718 brickvga.curr2[7]
.sym 30719 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 30720 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 30721 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 30723 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 30724 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 30725 brickvga.lvl[2]
.sym 30727 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 30729 brickvga.lvl[1]
.sym 30730 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 30731 brickvga.lvl[2]
.sym 30732 brickvga.curr1[3]
.sym 30735 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 30736 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 30737 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 30738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 30741 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 30742 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 30743 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 30744 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 30747 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 30748 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 30749 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 30750 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 30753 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 30756 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 30760 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 30761 brickvga.curr2[5]
.sym 30762 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 30765 brickvga.curr2[7]
.sym 30766 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 30767 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 30768 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 30776 clk_pxl$SB_IO_OUT
.sym 30792 brickvga.lvl[1]
.sym 30794 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 30796 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 30798 brickvga.curr1[3]
.sym 30801 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30802 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 30803 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 30804 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 30805 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 30806 col[9]
.sym 30807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 30808 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 30809 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 30810 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 30811 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 30812 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[9]
.sym 30813 $PACKER_VCC_NET
.sym 30823 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30826 $PACKER_VCC_NET
.sym 30827 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30828 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 30832 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 30834 $PACKER_VCC_NET
.sym 30841 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30843 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30846 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 30847 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30851 $nextpnr_ICESTORM_LC_54$O
.sym 30854 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 30857 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[1]
.sym 30859 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30860 $PACKER_VCC_NET
.sym 30863 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[2]
.sym 30865 $PACKER_VCC_NET
.sym 30866 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 30869 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[3]
.sym 30871 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 30875 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[4]
.sym 30877 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30878 $PACKER_VCC_NET
.sym 30881 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[5]
.sym 30883 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30884 $PACKER_VCC_NET
.sym 30887 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[6]
.sym 30889 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30893 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[7]
.sym 30895 $PACKER_VCC_NET
.sym 30896 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30903 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[9]
.sym 30904 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 30905 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 30906 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 30922 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30925 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30928 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 30929 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30931 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30932 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 30935 $PACKER_VCC_NET
.sym 30937 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[7]
.sym 30943 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[9]
.sym 30944 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 30946 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 30947 brickvga.curr1[8]
.sym 30948 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30950 brickvga.lvl[1]
.sym 30952 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 30955 brickvga.curr1[8]
.sym 30956 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 30957 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 30958 brickvga.lvl[2]
.sym 30960 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[9]
.sym 30961 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 30962 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 30963 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 30964 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 30965 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 30966 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 30967 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 30968 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 30970 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 30971 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 30973 brickvga.curr1[9]
.sym 30974 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[8]
.sym 30977 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30981 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[9]
.sym 30982 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[9]
.sym 30983 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 30984 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[8]
.sym 30987 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 30988 brickvga.curr1[8]
.sym 30989 brickvga.lvl[2]
.sym 30990 brickvga.lvl[1]
.sym 30993 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 30994 brickvga.curr1[8]
.sym 30995 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 30996 brickvga.curr1[9]
.sym 30999 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 31001 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 31005 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 31006 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 31007 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 31008 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 31011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 31012 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 31013 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 31014 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 31017 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 31018 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 31019 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 31020 brickvga.curr1[9]
.sym 31022 clk_pxl$SB_IO_OUT
.sym 31031 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 31034 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 31036 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31038 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 31040 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 31041 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 31042 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31044 $PACKER_VCC_NET
.sym 31046 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 31048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 31050 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 31051 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 31052 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 31053 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 31054 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 31055 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 31056 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 31057 right$SB_IO_IN
.sym 31058 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 31059 $PACKER_VCC_NET
.sym 31066 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31068 $PACKER_VCC_NET
.sym 31073 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31075 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31076 $PACKER_VCC_NET
.sym 31077 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 31080 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31083 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 31091 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31093 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31097 $nextpnr_ICESTORM_LC_121$O
.sym 31099 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31103 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 31105 $PACKER_VCC_NET
.sym 31106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31109 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31111 $PACKER_VCC_NET
.sym 31112 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31115 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 31118 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 31121 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 31123 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31124 $PACKER_VCC_NET
.sym 31127 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 31129 $PACKER_VCC_NET
.sym 31130 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31133 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 31135 $PACKER_VCC_NET
.sym 31136 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 31139 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 31141 $PACKER_VCC_NET
.sym 31142 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31160 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31162 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31165 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 31166 $PACKER_VCC_NET
.sym 31170 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31172 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 31173 $PACKER_VCC_NET
.sym 31174 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31175 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 31176 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 31177 $PACKER_VCC_NET
.sym 31178 col[3]
.sym 31179 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31180 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 31181 brick_display
.sym 31182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 31183 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 31188 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 31189 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 31190 brickvga.curr5[1]
.sym 31195 brickvga.573.B_AND_S[10]
.sym 31197 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 31198 brickvga.curr5[1]
.sym 31203 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31204 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 31205 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 31207 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 31208 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 31209 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 31210 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 31211 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 31212 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 31214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 31215 VSYNC1_SB_DFFE_Q_E
.sym 31217 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 31218 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 31219 brickvga.curr5[3]
.sym 31220 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 31223 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31227 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 31228 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 31229 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 31230 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 31233 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 31234 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 31236 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 31239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 31240 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 31241 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 31242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 31245 brickvga.curr5[1]
.sym 31246 brickvga.573.B_AND_S[10]
.sym 31248 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 31251 brickvga.curr5[1]
.sym 31252 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 31253 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 31254 brickvga.curr5[3]
.sym 31257 brickvga.curr5[3]
.sym 31258 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 31259 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 31263 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 31264 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 31265 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 31267 VSYNC1_SB_DFFE_Q_E
.sym 31268 clk_pxl$SB_IO_OUT
.sym 31272 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[9]
.sym 31275 lives_display_SB_LUT4_I2_O[3]
.sym 31282 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 31286 VSYNC1$SB_IO_OUT
.sym 31287 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 31289 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 31290 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 31291 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31294 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 31295 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 31296 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 31297 col[9]
.sym 31299 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31300 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 31301 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 31302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 31304 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 31305 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 31311 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 31314 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 31315 brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 31316 brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 31317 brickvga.curr5[7]
.sym 31318 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 31319 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 31321 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 31323 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 31324 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 31325 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 31326 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 31329 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 31330 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 31333 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 31335 brickvga.curr5[5]
.sym 31339 brickvga.curr5_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 31340 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 31341 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 31342 brickvga.curr5[9]
.sym 31344 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 31346 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 31347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 31350 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 31351 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 31352 brickvga.curr5[5]
.sym 31353 brickvga.curr5[7]
.sym 31356 brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 31357 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 31358 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 31359 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 31362 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 31363 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 31364 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 31368 brickvga.curr5[7]
.sym 31369 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 31371 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 31374 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 31376 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 31377 brickvga.curr5[9]
.sym 31380 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 31381 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 31382 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 31383 brickvga.curr5_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 31386 brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 31387 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 31388 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 31389 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 31391 clk_pxl$SB_IO_OUT
.sym 31394 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31395 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 31396 col[3]
.sym 31397 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 31398 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 31399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 31400 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 31405 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31408 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31409 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 31413 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31414 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 31418 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 31420 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 31421 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 31422 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31423 lives_display_SB_LUT4_I2_O[3]
.sym 31424 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 31425 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31427 $PACKER_VCC_NET
.sym 31428 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31436 $PACKER_VCC_NET
.sym 31438 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31440 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31442 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 31449 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31452 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31460 $PACKER_VCC_NET
.sym 31461 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31463 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 31464 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 31466 $nextpnr_ICESTORM_LC_69$O
.sym 31469 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 31472 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[1]
.sym 31474 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31475 $PACKER_VCC_NET
.sym 31478 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[2]
.sym 31480 $PACKER_VCC_NET
.sym 31481 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31484 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[3]
.sym 31486 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31487 $PACKER_VCC_NET
.sym 31490 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[4]
.sym 31492 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 31493 $PACKER_VCC_NET
.sym 31496 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[5]
.sym 31498 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31502 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[6]
.sym 31504 $PACKER_VCC_NET
.sym 31505 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31508 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[7]
.sym 31511 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 31516 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 31517 col[9]
.sym 31518 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 31520 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 31522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 31526 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 31528 $PACKER_VCC_NET
.sym 31529 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 31531 col[3]
.sym 31532 $PACKER_VCC_NET
.sym 31533 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 31537 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31538 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 31540 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 31542 col[3]
.sym 31544 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 31545 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 31546 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31548 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 31550 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 31551 col[9]
.sym 31552 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[7]
.sym 31561 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 31562 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 31568 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 31569 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31572 $PACKER_VCC_NET
.sym 31573 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 31574 col[9]
.sym 31576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 31582 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31589 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[8]
.sym 31591 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31592 $PACKER_VCC_NET
.sym 31595 $nextpnr_ICESTORM_LC_70$I3
.sym 31597 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31605 $nextpnr_ICESTORM_LC_70$I3
.sym 31608 col[9]
.sym 31611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 31627 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 31628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 31629 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 31632 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 31633 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 31634 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 31649 $PACKER_VCC_NET
.sym 31651 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 31655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31657 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 31659 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31660 col[9]
.sym 31662 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31663 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31665 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 31666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 31667 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 31669 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31671 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 31673 brick_display
.sym 31674 $PACKER_VCC_NET
.sym 31681 $PACKER_VCC_NET
.sym 31682 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31685 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 31688 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31689 $PACKER_VCC_NET
.sym 31695 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31699 $PACKER_VCC_NET
.sym 31703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31707 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 31708 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 31712 $nextpnr_ICESTORM_LC_137$O
.sym 31714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 31718 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 31721 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31724 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 31726 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31730 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 31732 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31733 $PACKER_VCC_NET
.sym 31736 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 31738 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 31742 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 31744 $PACKER_VCC_NET
.sym 31745 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31748 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 31750 $PACKER_VCC_NET
.sym 31751 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31754 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 31756 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 31764 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 31769 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 31783 HSYNC1_SB_DFFE_Q_E
.sym 31784 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 31785 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31786 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 31787 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 31788 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 31790 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 31791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 31793 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 31794 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31797 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 31798 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 31805 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31810 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 31811 $PACKER_VCC_NET
.sym 31816 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 31821 col[9]
.sym 31829 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 31835 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 31837 $PACKER_VCC_NET
.sym 31838 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31841 $nextpnr_ICESTORM_LC_138$I3
.sym 31843 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31851 $nextpnr_ICESTORM_LC_138$I3
.sym 31860 col[9]
.sym 31861 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 31862 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 31863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 31899 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 31904 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 31911 lives_display_SB_LUT4_I2_O[3]
.sym 31913 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31914 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 31915 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31916 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 31919 $PACKER_VCC_NET
.sym 31920 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31926 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 31928 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 31931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 31933 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 31936 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 31941 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31948 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 31949 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 31983 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31984 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 31985 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 31986 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 32001 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 32002 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 32003 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 32004 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 32010 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32011 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 32012 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 32013 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 32014 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 32015 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32022 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32023 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 32032 col[9]
.sym 32034 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32035 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 32036 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 32037 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32038 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 32039 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32040 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 32041 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 32042 col[3]
.sym 32043 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 32049 col[3]
.sym 32050 col[9]
.sym 32057 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32058 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 32062 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 32072 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 32083 col[9]
.sym 32112 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32113 col[3]
.sym 32114 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32115 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 32144 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32146 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 32152 $PACKER_VCC_NET
.sym 32154 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32155 $PACKER_VCC_NET
.sym 32158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 32159 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 32161 brick_display
.sym 32162 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 32163 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 32164 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 32165 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 32166 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32172 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32174 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 32176 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32181 $PACKER_VCC_NET
.sym 32185 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32186 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32191 $PACKER_VCC_NET
.sym 32195 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 32196 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32200 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 32204 $nextpnr_ICESTORM_LC_28$O
.sym 32206 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32210 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 32212 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32216 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 32218 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32222 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 32224 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 32225 $PACKER_VCC_NET
.sym 32228 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 32230 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 32234 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 32236 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32240 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 32242 $PACKER_VCC_NET
.sym 32243 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32246 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 32248 $PACKER_VCC_NET
.sym 32249 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 32255 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 32259 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 32260 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 32273 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 32275 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 32281 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 32285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 32286 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32290 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 32296 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32297 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32298 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 32301 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 32302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 32303 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32306 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 32307 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32308 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 32309 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32310 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 32311 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 32313 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 32314 col[3]
.sym 32315 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 32317 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 32321 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 32323 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 32325 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 32327 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[8]
.sym 32330 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32333 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 32336 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32340 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 32342 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 32343 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 32346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 32348 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 32349 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 32352 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 32353 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32354 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 32355 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32358 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 32359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 32360 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 32361 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 32365 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32367 col[3]
.sym 32371 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 32372 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 32373 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 32383 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32390 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32391 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 32393 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32394 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 32398 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32400 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 32401 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32406 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32409 start$SB_IO_IN
.sym 32411 lives_display_SB_LUT4_I2_O[3]
.sym 32516 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 32524 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 32527 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 32529 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32530 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 32531 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32532 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 32535 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 32625 valid1
.sym 32636 $PACKER_VCC_NET
.sym 32643 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 32644 $PACKER_VCC_NET
.sym 32647 right$SB_IO_IN
.sym 32649 brick_display
.sym 32652 $PACKER_VCC_NET
.sym 32655 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 32668 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32669 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 32671 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 32684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 32686 $PACKER_VCC_NET
.sym 32689 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32690 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 32692 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 32694 $PACKER_VCC_NET
.sym 32696 $nextpnr_ICESTORM_LC_93$O
.sym 32698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 32702 livevga.livescount_SB_LUT4_I2_I1[1]
.sym 32704 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 32705 $PACKER_VCC_NET
.sym 32708 livevga.livescount_SB_LUT4_I2_I1[2]
.sym 32710 $PACKER_VCC_NET
.sym 32711 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32714 livevga.livescount_SB_LUT4_I2_I1[3]
.sym 32716 $PACKER_VCC_NET
.sym 32717 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 32720 livevga.livescount_SB_LUT4_I2_I1[4]
.sym 32722 $PACKER_VCC_NET
.sym 32723 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 32726 livevga.livescount_SB_LUT4_I2_I1[5]
.sym 32728 $PACKER_VCC_NET
.sym 32729 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 32732 livevga.livescount_SB_LUT4_I2_I1[6]
.sym 32734 $PACKER_VCC_NET
.sym 32735 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32738 livevga.livescount_SB_LUT4_I2_I1[7]
.sym 32740 $PACKER_VCC_NET
.sym 32741 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32768 row[8]
.sym 32777 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 32782 livevga.livescount_SB_LUT4_I2_I1[7]
.sym 32790 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 32802 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32816 $PACKER_VCC_NET
.sym 32819 livevga.livescount_SB_LUT4_I2_I1[8]
.sym 32821 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 32822 $PACKER_VCC_NET
.sym 32825 $nextpnr_ICESTORM_LC_94$I3
.sym 32827 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32835 $nextpnr_ICESTORM_LC_94$I3
.sym 32870 livevga.livescount_SB_LUT4_I2_1_O[3]
.sym 32872 lives_display
.sym 32881 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 32882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 32893 start$SB_IO_IN
.sym 32903 row[9]
.sym 32904 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 32920 livevga.livescount_SB_LUT4_I2_I1[9]
.sym 32925 livevga.livescount_SB_LUT4_I2_I0[6]
.sym 32932 ballvga:39[1]
.sym 32936 ballvga:39[0]
.sym 32967 ballvga:39[1]
.sym 32968 livevga.livescount_SB_LUT4_I2_I1[9]
.sym 32969 livevga.livescount_SB_LUT4_I2_I0[6]
.sym 32970 ballvga:39[0]
.sym 33007 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 33033 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 33039 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 33046 row[8]
.sym 33047 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 33048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 33050 $PACKER_VCC_NET
.sym 33058 $PACKER_VCC_NET
.sym 33063 row[9]
.sym 33064 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 33065 $nextpnr_ICESTORM_LC_79$O
.sym 33068 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 33071 livevga.livescount_SB_LUT4_I2_I0[1]
.sym 33073 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 33074 $PACKER_VCC_NET
.sym 33077 livevga.livescount_SB_LUT4_I2_I0[2]
.sym 33079 $PACKER_VCC_NET
.sym 33080 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 33083 livevga.livescount_SB_LUT4_I2_I0[3]
.sym 33085 $PACKER_VCC_NET
.sym 33086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 33089 livevga.livescount_SB_LUT4_I2_I0[4]
.sym 33091 $PACKER_VCC_NET
.sym 33092 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 33095 livevga.livescount_SB_LUT4_I2_I0[5]
.sym 33097 row[8]
.sym 33098 $PACKER_VCC_NET
.sym 33101 $nextpnr_ICESTORM_LC_80$I3
.sym 33103 row[9]
.sym 33111 $nextpnr_ICESTORM_LC_80$I3
.sym 33124 $PACKER_VCC_NET
.sym 33137 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 33143 right$SB_IO_IN
.sym 33271 start$SB_IO_IN
.sym 33384 $PACKER_GND_NET
.sym 33389 start$SB_IO_IN
.sym 33484 start$SB_IO_IN
.sym 33486 right$SB_IO_IN
.sym 33492 ballvga.invertx
.sym 33585 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 33594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 33610 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 33639 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 33640 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 33654 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 33657 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 33689 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 33690 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 33691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 33692 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 33724 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 33732 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 33760 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 33761 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 33762 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 33778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 33792 col[3]
.sym 33794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 33795 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 33796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 33798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 33800 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 33801 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 33802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 33803 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 33804 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 33811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 33812 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 33815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 33818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 33820 $PACKER_VCC_NET
.sym 33821 $nextpnr_ICESTORM_LC_106$O
.sym 33824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 33827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 33829 $PACKER_VCC_NET
.sym 33830 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 33833 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 33835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 33836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 33839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 33841 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 33842 col[3]
.sym 33845 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[4]
.sym 33847 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 33848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 33851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[5]
.sym 33853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 33854 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 33857 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[6]
.sym 33859 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 33860 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 33863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[7]
.sym 33865 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 33866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 33887 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 33888 col[3]
.sym 33889 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 33892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 33893 $PACKER_VCC_NET
.sym 33894 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 33897 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 33898 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 33899 col[3]
.sym 33901 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 33907 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[7]
.sym 33917 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 33919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 33925 col[9]
.sym 33930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 33932 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 33934 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 33936 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 33944 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[8]
.sym 33946 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 33947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 33950 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[9]
.sym 33952 col[9]
.sym 33953 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 33956 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[10]
.sym 33959 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 33962 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[11]
.sym 33965 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 33968 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[12]
.sym 33971 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 33974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[13]
.sym 33976 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 33980 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[14]
.sym 33983 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 33986 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[15]
.sym 33988 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 33998 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 33999 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 34000 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 34001 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 34005 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 34006 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 34007 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 34013 col[9]
.sym 34017 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34022 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34023 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34024 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34026 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 34027 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 34029 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 34030 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[15]
.sym 34036 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 34038 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 34045 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 34051 col[9]
.sym 34061 col[3]
.sym 34066 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 34067 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[16]
.sym 34069 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 34073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[17]
.sym 34076 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 34079 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[18]
.sym 34081 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 34085 $nextpnr_ICESTORM_LC_107$I3
.sym 34088 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 34095 $nextpnr_ICESTORM_LC_107$I3
.sym 34098 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 34104 col[9]
.sym 34105 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 34106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 34107 col[3]
.sym 34113 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 34117 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 34118 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 34120 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 34121 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 34122 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 34124 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 34140 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 34141 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 34143 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 34144 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 34150 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 34151 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 34152 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 34176 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 34181 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 34187 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 34191 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 34192 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 34193 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 34242 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 34243 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 34244 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 34245 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 34246 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 34247 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 34256 $PACKER_VCC_NET
.sym 34261 $PACKER_VCC_NET
.sym 34262 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34268 col[9]
.sym 34271 $PACKER_VCC_NET
.sym 34274 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 34285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 34287 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 34289 col[9]
.sym 34291 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 34293 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 34294 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 34295 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 34296 col[3]
.sym 34300 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 34301 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 34302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 34303 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 34307 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 34310 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 34311 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 34312 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 34313 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 34315 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 34316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 34319 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 34321 col[3]
.sym 34322 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 34325 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 34327 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 34328 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 34331 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 34333 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 34334 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 34337 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[4]
.sym 34339 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 34340 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 34343 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[5]
.sym 34345 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 34346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 34349 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[6]
.sym 34351 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 34352 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 34355 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[7]
.sym 34357 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 34358 col[9]
.sym 34363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 34364 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 34365 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 34367 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 34368 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 34369 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 34375 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34378 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 34380 row[8]
.sym 34381 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 34382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 34383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 34384 col[3]
.sym 34386 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 34391 col[3]
.sym 34393 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 34395 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 34397 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 34399 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[7]
.sym 34421 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 34428 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 34430 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 34436 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[8]
.sym 34438 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 34442 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[9]
.sym 34445 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 34448 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[10]
.sym 34450 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 34454 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[11]
.sym 34457 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 34460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[12]
.sym 34462 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 34466 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[13]
.sym 34469 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 34472 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[14]
.sym 34474 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 34478 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[15]
.sym 34481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 34496 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 34497 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 34500 col[9]
.sym 34503 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 34506 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34507 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 34509 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34510 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 34511 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 34512 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 34513 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 34514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 34515 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34516 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 34518 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 34520 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34522 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[15]
.sym 34529 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 34545 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 34549 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 34550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 34559 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[16]
.sym 34562 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 34565 $nextpnr_ICESTORM_LC_126$I3
.sym 34567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 34575 $nextpnr_ICESTORM_LC_126$I3
.sym 34591 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 34592 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 34593 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 34620 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 34623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 34627 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34633 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 34634 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[17]
.sym 34636 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 34637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 34638 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 34642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 34644 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 34652 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34654 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34656 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 34667 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 34672 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 34673 $PACKER_VCC_NET
.sym 34675 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 34681 $PACKER_VCC_NET
.sym 34682 $nextpnr_ICESTORM_LC_61$O
.sym 34684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 34688 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[1]
.sym 34691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 34694 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[2]
.sym 34696 $PACKER_VCC_NET
.sym 34697 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34700 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[3]
.sym 34702 $PACKER_VCC_NET
.sym 34703 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 34706 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[4]
.sym 34708 $PACKER_VCC_NET
.sym 34709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 34712 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[5]
.sym 34714 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34715 $PACKER_VCC_NET
.sym 34718 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[6]
.sym 34720 $PACKER_VCC_NET
.sym 34721 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34724 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[7]
.sym 34726 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34734 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 34743 right$SB_IO_IN
.sym 34748 $PACKER_VCC_NET
.sym 34756 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34757 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 34758 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 34759 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 34761 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 34763 $PACKER_VCC_NET
.sym 34764 col[9]
.sym 34765 VSYNC1_SB_DFFE_Q_E
.sym 34766 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 34768 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[7]
.sym 34775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 34778 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34784 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 34785 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 34788 $PACKER_VCC_NET
.sym 34798 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34799 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 34800 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34801 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 34805 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[8]
.sym 34807 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34808 $PACKER_VCC_NET
.sym 34811 $nextpnr_ICESTORM_LC_62$I3
.sym 34813 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34821 $nextpnr_ICESTORM_LC_62$I3
.sym 34824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 34825 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 34827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 34830 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34831 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 34833 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 34836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 34838 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 34839 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34857 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 34858 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 34859 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 34860 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 34861 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 34862 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 34868 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 34869 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34870 col[3]
.sym 34872 row[9]
.sym 34873 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 34875 brick_display
.sym 34876 $PACKER_VCC_NET
.sym 34879 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 34881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 34882 col[3]
.sym 34884 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 34886 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 34887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 34889 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 34890 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 34897 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 34898 $PACKER_VCC_NET
.sym 34899 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[9]
.sym 34904 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 34906 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34908 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 34913 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34919 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 34921 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 34925 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 34926 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 34928 $nextpnr_ICESTORM_LC_144$O
.sym 34930 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 34934 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 34937 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 34940 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 34943 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 34946 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 34948 $PACKER_VCC_NET
.sym 34949 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 34952 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[4]
.sym 34954 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 34955 $PACKER_VCC_NET
.sym 34958 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[5]
.sym 34960 $PACKER_VCC_NET
.sym 34961 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34964 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 34966 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34971 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 34972 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 34973 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[9]
.sym 34974 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 34978 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 34979 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 34980 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 34981 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 34982 VSYNC1_SB_DFFE_Q_E
.sym 34985 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 34991 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 34992 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34994 col[9]
.sym 34995 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 34997 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 34998 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 35000 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 35001 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 35003 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 35004 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35005 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35006 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 35007 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 35008 col[3]
.sym 35009 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35010 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 35012 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 35013 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 35026 $PACKER_VCC_NET
.sym 35029 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 35031 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35034 $PACKER_VCC_NET
.sym 35036 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35038 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35039 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35040 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35048 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 35050 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35051 $nextpnr_ICESTORM_LC_175$O
.sym 35053 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35057 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35059 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35063 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 35065 $PACKER_VCC_NET
.sym 35066 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35069 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 35071 $PACKER_VCC_NET
.sym 35072 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35075 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[4]
.sym 35077 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 35078 $PACKER_VCC_NET
.sym 35081 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[5]
.sym 35084 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35087 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[6]
.sym 35089 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35090 $PACKER_VCC_NET
.sym 35093 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 35095 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 35096 $PACKER_VCC_NET
.sym 35105 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35113 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 35115 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 35116 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 35120 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 35121 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 35122 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 35125 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 35126 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 35127 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 35128 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 35129 VSYNC1_SB_DFFE_Q_E
.sym 35130 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35132 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35134 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 35135 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 35136 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35137 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 35154 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35156 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 35160 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 35167 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35173 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 35174 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[8]
.sym 35176 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35180 $nextpnr_ICESTORM_LC_176$I3
.sym 35182 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35190 $nextpnr_ICESTORM_LC_176$I3
.sym 35205 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 35206 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 35208 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 35222 clk_pxl$SB_IO_OUT
.sym 35234 col[3]
.sym 35235 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35237 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35239 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 35240 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 35242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 35247 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 35248 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35249 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 35250 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35251 VSYNC1_SB_DFFE_Q_E
.sym 35252 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35253 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35254 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35255 col[9]
.sym 35256 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35257 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35258 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 35267 VSYNC1_SB_DFFE_Q_E
.sym 35269 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 35270 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 35275 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 35276 col[3]
.sym 35279 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 35280 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 35285 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 35287 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 35295 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 35297 $nextpnr_ICESTORM_LC_195$O
.sym 35300 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 35303 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 35306 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 35307 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 35309 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 35311 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 35313 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 35315 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 35317 col[3]
.sym 35319 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 35321 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 35324 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 35325 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 35327 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 35330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 35331 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 35333 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 35335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 35337 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 35339 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 35341 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 35343 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 35344 VSYNC1_SB_DFFE_Q_E
.sym 35345 clk_pxl$SB_IO_OUT
.sym 35346 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 35348 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 35349 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35350 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 35351 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 35352 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35353 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35354 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35360 $PACKER_VCC_NET
.sym 35364 $PACKER_VCC_NET
.sym 35365 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 35366 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 35367 col[3]
.sym 35368 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35370 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35371 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 35372 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 35373 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 35374 col[3]
.sym 35376 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35377 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 35378 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 35379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 35380 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 35382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 35383 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 35388 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 35389 col[9]
.sym 35392 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 35393 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 35399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 35400 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 35402 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 35403 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 35405 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 35406 VSYNC1_SB_DFFE_Q_E
.sym 35408 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 35410 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 35420 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 35423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 35424 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 35429 col[9]
.sym 35430 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 35436 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 35439 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 35440 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 35445 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 35446 col[9]
.sym 35447 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 35448 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 35457 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 35458 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 35459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 35460 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 35467 VSYNC1_SB_DFFE_Q_E
.sym 35468 clk_pxl$SB_IO_OUT
.sym 35469 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 35485 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 35486 col[9]
.sym 35487 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35488 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35493 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35494 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35495 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35496 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 35498 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 35499 row[9]
.sym 35500 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35501 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 35502 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35503 row[8]
.sym 35504 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35513 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35514 $PACKER_VCC_NET
.sym 35515 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 35516 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35518 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35522 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 35524 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35525 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35526 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35543 $nextpnr_ICESTORM_LC_113$O
.sym 35546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35549 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 35551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35555 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 35557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35561 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 35564 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35567 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[4]
.sym 35570 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 35573 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[5]
.sym 35576 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35579 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[6]
.sym 35581 $PACKER_VCC_NET
.sym 35582 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35585 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 35587 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 35594 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 35611 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 35620 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 35622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35623 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 35626 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 35629 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 35634 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35635 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 35641 $PACKER_VCC_NET
.sym 35644 col[3]
.sym 35645 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 35649 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 35654 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35666 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 35668 $PACKER_VCC_NET
.sym 35669 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35672 $nextpnr_ICESTORM_LC_114$I3
.sym 35674 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35682 $nextpnr_ICESTORM_LC_114$I3
.sym 35709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 35710 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 35711 col[3]
.sym 35712 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 35730 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 35731 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 35739 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 35740 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35741 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35744 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35745 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35746 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 35747 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35748 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35749 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 35760 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35762 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35766 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35767 $PACKER_VCC_NET
.sym 35768 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 35770 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 35772 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35774 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35776 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35789 $nextpnr_ICESTORM_LC_167$O
.sym 35791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35795 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 35798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35801 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 35804 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35807 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 35810 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35813 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 35815 $PACKER_VCC_NET
.sym 35816 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 35819 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 35822 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35825 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 35828 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35831 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 35833 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 35834 $PACKER_VCC_NET
.sym 35841 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 35853 $PACKER_VCC_NET
.sym 35856 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 35862 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 35864 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 35865 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 35868 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 35869 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 35871 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 35872 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 35873 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 35874 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 35875 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 35881 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35883 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 35885 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 35886 $PACKER_VCC_NET
.sym 35887 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35888 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 35889 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 35890 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 35891 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 35892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 35893 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 35894 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 35895 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 35896 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 35897 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 35899 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 35900 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 35907 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 35909 col[3]
.sym 35910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35912 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 35914 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35915 $PACKER_VCC_NET
.sym 35918 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 35921 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35925 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 35926 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 35927 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 35928 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 35931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 35932 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 35933 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 35934 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 35937 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 35938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 35939 col[3]
.sym 35940 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 35943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 35944 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 35945 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35949 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 35950 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 35951 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 35952 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 35955 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 35956 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 35957 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 35958 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 35974 row[8]
.sym 35977 row[9]
.sym 35980 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 35982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 35984 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 35987 row[9]
.sym 35988 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 35991 row[9]
.sym 35992 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35994 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 35996 row[8]
.sym 36006 $PACKER_VCC_NET
.sym 36008 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 36010 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36012 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36016 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36017 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 36018 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 36020 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36028 $PACKER_VCC_NET
.sym 36032 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 36035 $nextpnr_ICESTORM_LC_77$O
.sym 36038 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36041 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 36044 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36047 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 36049 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 36053 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 36055 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 36059 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 36061 $PACKER_VCC_NET
.sym 36062 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36065 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 36067 $PACKER_VCC_NET
.sym 36068 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 36071 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 36073 $PACKER_VCC_NET
.sym 36074 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 36077 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 36080 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36086 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 36092 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36101 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 36105 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 36110 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36114 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 36119 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 36121 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 36131 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 36132 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 36133 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 36137 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 36138 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36141 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36145 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 36151 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 36158 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 36160 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36165 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 36166 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 36168 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 36189 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 36190 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 36192 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36197 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 36198 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 36219 right$SB_IO_IN
.sym 36224 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 36226 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 36229 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 36231 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36232 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36234 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36235 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 36236 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36237 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36241 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 36243 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 36252 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 36264 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 36318 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 36321 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 36333 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 36338 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36346 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 36347 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 36348 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 36349 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36352 $PACKER_VCC_NET
.sym 36356 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 36359 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 36366 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 36374 $PACKER_VCC_NET
.sym 36380 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36382 $PACKER_VCC_NET
.sym 36391 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 36392 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36395 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 36397 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36400 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 36403 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 36404 $nextpnr_ICESTORM_LC_19$O
.sym 36407 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36410 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 36412 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36416 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 36418 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36422 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 36425 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 36428 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 36431 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 36434 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 36436 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36437 $PACKER_VCC_NET
.sym 36440 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 36442 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 36443 $PACKER_VCC_NET
.sym 36446 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 36448 $PACKER_VCC_NET
.sym 36449 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 36457 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 36458 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 36460 valid1_SB_LUT4_I3_O
.sym 36461 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 36475 row[9]
.sym 36476 row[8]
.sym 36480 row[9]
.sym 36481 row[8]
.sym 36483 row[9]
.sym 36484 row[8]
.sym 36485 livevga.livescount_SB_LUT4_I2_1_I1[7]
.sym 36488 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36489 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 36490 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 36504 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36508 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36512 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 36522 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 36523 $PACKER_VCC_NET
.sym 36527 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 36529 $PACKER_VCC_NET
.sym 36530 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36533 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 36535 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36540 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 36541 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 36543 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 36575 clk_pxl$SB_IO_OUT
.sym 36591 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 36592 lives_display_SB_LUT4_I2_O[3]
.sym 36596 row[9]
.sym 36599 row[8]
.sym 36602 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 36609 valid1_SB_LUT4_I3_O
.sym 36619 $PACKER_VCC_NET
.sym 36620 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 36626 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 36627 $PACKER_VCC_NET
.sym 36628 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 36630 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 36631 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 36632 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36636 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 36644 row[8]
.sym 36650 $nextpnr_ICESTORM_LC_78$O
.sym 36653 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 36656 livevga.livescount_SB_LUT4_I2_1_I3[1]
.sym 36658 $PACKER_VCC_NET
.sym 36659 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36662 livevga.livescount_SB_LUT4_I2_1_I3[2]
.sym 36664 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 36665 $PACKER_VCC_NET
.sym 36668 livevga.livescount_SB_LUT4_I2_1_I3[3]
.sym 36670 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 36674 livevga.livescount_SB_LUT4_I2_1_I3[4]
.sym 36676 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 36677 $PACKER_VCC_NET
.sym 36680 livevga.livescount_SB_LUT4_I2_1_I3[5]
.sym 36682 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 36683 $PACKER_VCC_NET
.sym 36686 livevga.livescount_SB_LUT4_I2_1_I3[6]
.sym 36688 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 36689 $PACKER_VCC_NET
.sym 36692 livevga.livescount_SB_LUT4_I2_1_I3[7]
.sym 36694 $PACKER_VCC_NET
.sym 36695 row[8]
.sym 36701 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 36702 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 36703 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36704 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 36705 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 36706 lives_display_SB_LUT4_I2_O[0]
.sym 36707 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 36716 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 36720 start_SB_LUT4_I2_O[2]
.sym 36729 lives_display_SB_DFFSR_Q_R
.sym 36736 livevga.livescount_SB_LUT4_I2_1_I3[7]
.sym 36744 ballvga:39[1]
.sym 36745 lives_display_SB_DFFSR_Q_R
.sym 36752 row[9]
.sym 36753 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 36755 livevga.livescount_SB_LUT4_I2_1_I1[7]
.sym 36761 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 36767 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 36773 livevga.livescount_SB_LUT4_I2_1_I3[8]
.sym 36776 row[9]
.sym 36780 livevga.livescount_SB_LUT4_I2_1_I1[7]
.sym 36782 ballvga:39[1]
.sym 36783 livevga.livescount_SB_LUT4_I2_1_I3[8]
.sym 36792 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 36794 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 36795 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 36821 clk_pxl$SB_IO_OUT
.sym 36822 lives_display_SB_DFFSR_Q_R
.sym 36829 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[5]
.sym 36836 lives_display_SB_LUT4_I2_O[0]
.sym 36838 ballvga:39[1]
.sym 36846 brick_display
.sym 36848 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 36959 row[8]
.sym 36960 row[9]
.sym 36961 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 36965 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 37197 clk_pxl$SB_IO_OUT
.sym 37355 right$SB_IO_IN
.sym 37385 start$SB_IO_IN
.sym 37438 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 37473 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 37475 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 37497 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 37499 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 37562 col[3]
.sym 37571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 37572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 37578 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 37582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 37584 col[9]
.sym 37585 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 37586 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 37596 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 37609 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 37620 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 37621 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 37622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 37623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 37625 $PACKER_VCC_NET
.sym 37626 col[3]
.sym 37628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 37629 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 37631 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 37638 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 37642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 37643 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 37646 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 37648 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 37650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 37652 $nextpnr_ICESTORM_LC_31$O
.sym 37654 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 37658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 37660 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 37661 $PACKER_VCC_NET
.sym 37664 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 37666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 37667 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 37670 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 37672 col[3]
.sym 37673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 37676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[4]
.sym 37678 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 37679 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 37682 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[5]
.sym 37684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 37685 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 37688 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[6]
.sym 37690 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 37691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 37694 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[7]
.sym 37696 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 37697 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 37706 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[19]
.sym 37708 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 37709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 37718 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 37719 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 37724 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 37725 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 37726 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 37729 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 37731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[5]
.sym 37734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 37738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[7]
.sym 37743 col[9]
.sym 37750 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 37752 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 37757 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 37766 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 37769 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 37772 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 37775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[8]
.sym 37777 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 37778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 37781 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[9]
.sym 37783 col[9]
.sym 37784 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 37787 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[10]
.sym 37790 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 37793 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[11]
.sym 37796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 37799 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[12]
.sym 37801 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 37805 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[13]
.sym 37808 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 37811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[14]
.sym 37813 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 37817 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[15]
.sym 37820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 37825 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 37827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 37830 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 37838 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 37850 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[11]
.sym 37851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 37852 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 37853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 37856 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 37857 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 37858 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 37860 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 37861 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[15]
.sym 37868 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 37870 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 37878 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 37885 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[6]
.sym 37895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[8]
.sym 37896 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[9]
.sym 37898 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[16]
.sym 37901 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 37904 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[17]
.sym 37906 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 37910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[18]
.sym 37913 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 37916 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 37918 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 37923 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 37924 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 37926 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 37931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[6]
.sym 37937 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[8]
.sym 37941 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[9]
.sym 37950 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[5]
.sym 37951 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[6]
.sym 37952 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 37953 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[8]
.sym 37954 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[9]
.sym 37955 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[10]
.sym 37966 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 37968 $PACKER_VCC_NET
.sym 37976 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 37977 col[9]
.sym 37982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 37989 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 37993 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 37996 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 37997 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 37999 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38000 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 38001 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38005 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38006 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 38008 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[6]
.sym 38009 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 38010 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[8]
.sym 38011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[9]
.sym 38013 col[9]
.sym 38014 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 38015 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 38016 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 38018 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 38022 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 38023 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 38024 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 38028 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38029 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38030 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38040 col[9]
.sym 38041 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[9]
.sym 38042 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[6]
.sym 38043 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 38048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 38052 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 38053 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 38054 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 38055 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 38064 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[8]
.sym 38065 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 38066 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 38067 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 38071 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[11]
.sym 38072 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 38073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 38076 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 38077 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 38097 $PACKER_VCC_NET
.sym 38101 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 38103 $PACKER_VCC_NET
.sym 38116 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 38117 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38124 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 38125 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 38126 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 38128 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 38130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 38134 $PACKER_VCC_NET
.sym 38140 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 38142 $PACKER_VCC_NET
.sym 38144 $nextpnr_ICESTORM_LC_98$O
.sym 38146 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38150 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 38152 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 38153 $PACKER_VCC_NET
.sym 38156 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 38158 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 38160 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 38162 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 38165 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 38166 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 38168 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 38171 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 38172 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 38174 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 38176 $PACKER_VCC_NET
.sym 38177 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 38178 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 38180 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 38183 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 38184 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 38186 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 38188 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 38190 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 38195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 38206 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 38212 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 38218 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 38220 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38221 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 38223 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 38230 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 38240 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38246 $PACKER_VCC_NET
.sym 38252 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 38256 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 38257 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38260 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 38263 $PACKER_VCC_NET
.sym 38265 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38267 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 38269 $PACKER_VCC_NET
.sym 38270 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 38271 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 38273 $nextpnr_ICESTORM_LC_99$I3
.sym 38275 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38277 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 38283 $nextpnr_ICESTORM_LC_99$I3
.sym 38293 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 38298 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38305 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 38306 $PACKER_VCC_NET
.sym 38307 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38319 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[9]
.sym 38323 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38324 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 38330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 38331 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 38333 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 38334 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 38338 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 38339 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 38341 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 38342 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 38343 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38345 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 38348 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38349 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 38352 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 38358 col[3]
.sym 38359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 38363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38368 col[9]
.sym 38374 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 38376 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 38377 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 38378 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 38379 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 38380 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 38382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 38383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38384 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 38386 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 38387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 38389 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 38390 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 38392 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38393 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38396 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 38398 col[3]
.sym 38399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 38402 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 38404 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 38405 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 38408 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 38410 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 38411 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 38414 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[4]
.sym 38416 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 38417 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 38420 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[5]
.sym 38422 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 38423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 38426 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[6]
.sym 38428 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 38429 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 38432 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[7]
.sym 38434 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 38435 col[9]
.sym 38442 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 38443 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 38444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 38445 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 38446 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 38447 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 38450 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 38453 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38456 col[9]
.sym 38463 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[9]
.sym 38464 col[9]
.sym 38467 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 38470 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38472 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38473 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 38476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[7]
.sym 38497 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 38506 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 38512 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 38513 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[8]
.sym 38516 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 38519 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[9]
.sym 38521 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 38525 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[10]
.sym 38528 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 38531 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[11]
.sym 38533 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 38537 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[12]
.sym 38540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 38543 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[13]
.sym 38545 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 38549 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[14]
.sym 38552 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 38555 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[15]
.sym 38557 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 38563 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 38564 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 38569 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 38574 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 38589 $PACKER_VCC_NET
.sym 38593 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 38598 HSYNC1_SB_DFFE_Q_E
.sym 38599 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[15]
.sym 38617 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[17]
.sym 38621 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 38628 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38636 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[16]
.sym 38638 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 38642 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[17]
.sym 38645 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 38650 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38651 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[17]
.sym 38652 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[17]
.sym 38696 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 38698 col[3]
.sym 38699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 38700 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38701 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 38703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 38704 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 38705 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 38709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 38710 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 38713 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 38717 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38721 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 38730 $PACKER_VCC_NET
.sym 38739 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 38744 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 38745 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38748 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 38749 $PACKER_VCC_NET
.sym 38750 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 38751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 38752 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 38754 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 38759 $nextpnr_ICESTORM_LC_108$O
.sym 38762 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38765 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 38768 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 38771 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 38773 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 38775 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 38777 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 38779 $PACKER_VCC_NET
.sym 38780 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 38781 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 38783 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 38785 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 38786 $PACKER_VCC_NET
.sym 38787 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 38789 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 38791 $PACKER_VCC_NET
.sym 38792 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 38793 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 38795 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 38798 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 38799 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 38801 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 38803 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 38804 $PACKER_VCC_NET
.sym 38805 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 38824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38825 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 38828 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 38829 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 38833 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 38834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 38835 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 38837 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 38840 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 38841 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38843 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 38845 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 38850 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 38852 VSYNC1_SB_DFFE_Q_E
.sym 38853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 38854 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 38855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 38857 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 38859 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 38864 $PACKER_VCC_NET
.sym 38874 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 38879 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 38881 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38882 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 38884 $PACKER_VCC_NET
.sym 38885 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 38886 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 38888 $nextpnr_ICESTORM_LC_109$I3
.sym 38890 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38892 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 38898 $nextpnr_ICESTORM_LC_109$I3
.sym 38903 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 38907 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 38908 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 38909 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 38925 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 38927 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 38929 VSYNC1_SB_DFFE_Q_E
.sym 38930 clk_pxl$SB_IO_OUT
.sym 38931 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 38935 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[18]
.sym 38937 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 38938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 38939 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38942 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38944 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38947 col[9]
.sym 38948 VSYNC1_SB_DFFE_Q_E
.sym 38951 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 38952 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 38954 VSYNC1_SB_DFFE_Q_E
.sym 38956 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 38957 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38958 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 38959 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 38960 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 38961 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 38962 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 38963 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38964 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 38966 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 38967 col[9]
.sym 38980 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 38984 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 39031 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 39039 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 39066 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39067 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 39068 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 39070 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[18]
.sym 39071 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 39072 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 39074 brick_display
.sym 39075 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 39080 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39081 $PACKER_VCC_NET
.sym 39082 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 39084 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39085 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 39086 $PACKER_VCC_NET
.sym 39087 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 39088 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39089 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39090 HSYNC1_SB_DFFE_Q_E
.sym 39100 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 39102 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39106 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39107 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 39108 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39109 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39110 $PACKER_VCC_NET
.sym 39111 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 39112 $PACKER_VCC_NET
.sym 39114 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39128 $nextpnr_ICESTORM_LC_105$O
.sym 39130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39134 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39136 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39140 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39143 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 39146 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 39148 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 39152 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 39155 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 39160 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39164 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 39166 $PACKER_VCC_NET
.sym 39167 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 39170 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 39172 $PACKER_VCC_NET
.sym 39173 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39180 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 39190 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 39191 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39192 row[9]
.sym 39193 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39194 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 39197 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39198 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 39200 row[8]
.sym 39201 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 39202 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 39204 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39205 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 39206 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39208 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 39209 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 39210 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39212 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 39213 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 39214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 39219 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 39237 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 39245 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 39246 col[3]
.sym 39247 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 39248 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 39249 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39250 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 39251 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39253 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39260 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 39261 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39266 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 39270 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 39276 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 39285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 39288 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 39295 col[3]
.sym 39306 HSYNC1_SB_DFFE_Q_E
.sym 39307 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39315 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39316 VSYNC1_SB_DFFE_Q_E
.sym 39319 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39321 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 39323 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 39325 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39326 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39328 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 39330 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39331 row[9]
.sym 39332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 39333 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 39334 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39335 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 39336 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 39344 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39345 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 39346 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 39347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39348 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39353 $PACKER_VCC_NET
.sym 39355 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39356 $PACKER_VCC_NET
.sym 39357 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 39360 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39374 $nextpnr_ICESTORM_LC_12$O
.sym 39377 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39380 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[1]
.sym 39382 $PACKER_VCC_NET
.sym 39383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39386 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2]
.sym 39388 $PACKER_VCC_NET
.sym 39389 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 39392 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 39394 $PACKER_VCC_NET
.sym 39395 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 39398 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[4]
.sym 39400 $PACKER_VCC_NET
.sym 39401 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39404 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[5]
.sym 39406 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39410 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 39413 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 39416 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[7]
.sym 39418 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39419 $PACKER_VCC_NET
.sym 39436 col[9]
.sym 39437 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39438 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 39445 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39449 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 39450 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 39451 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39452 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 39453 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39454 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39456 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 39457 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39458 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 39460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[7]
.sym 39479 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39497 $nextpnr_ICESTORM_LC_13$I3
.sym 39499 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39507 $nextpnr_ICESTORM_LC_13$I3
.sym 39548 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 39565 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 39566 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39572 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39573 $PACKER_VCC_NET
.sym 39574 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 39576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39577 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 39578 $PACKER_VCC_NET
.sym 39579 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 39580 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39581 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39582 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 39590 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 39595 $PACKER_VCC_NET
.sym 39602 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 39603 $PACKER_VCC_NET
.sym 39605 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 39608 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 39609 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 39615 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 39617 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39620 $nextpnr_ICESTORM_LC_145$O
.sym 39623 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39626 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 39628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 39632 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 39634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39635 $PACKER_VCC_NET
.sym 39638 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 39640 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 39641 $PACKER_VCC_NET
.sym 39644 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 39646 $PACKER_VCC_NET
.sym 39647 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 39650 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 39652 $PACKER_VCC_NET
.sym 39653 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 39656 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 39658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 39659 $PACKER_VCC_NET
.sym 39662 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 39664 $PACKER_VCC_NET
.sym 39665 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 39690 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39694 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39695 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39696 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 39699 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 39701 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 39702 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 39704 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 39705 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 39706 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 39716 row[8]
.sym 39717 row[9]
.sym 39720 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39736 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 39738 $PACKER_VCC_NET
.sym 39741 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 39743 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 39745 row[8]
.sym 39746 $PACKER_VCC_NET
.sym 39749 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 39751 row[9]
.sym 39756 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39757 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 39758 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 39759 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 39794 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 39795 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 39796 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 39797 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 39798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 39806 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39811 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 39817 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39818 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39819 row[9]
.sym 39821 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 39823 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 39824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 39826 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39838 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39843 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39845 $PACKER_VCC_NET
.sym 39846 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39848 $PACKER_VCC_NET
.sym 39849 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 39851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39853 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39855 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 39859 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 39866 $nextpnr_ICESTORM_LC_25$O
.sym 39868 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39872 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 39874 $PACKER_VCC_NET
.sym 39875 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39878 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 39880 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 39881 $PACKER_VCC_NET
.sym 39884 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 39886 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 39890 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 39892 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39896 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 39898 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39899 $PACKER_VCC_NET
.sym 39902 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 39904 $PACKER_VCC_NET
.sym 39905 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 39908 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 39910 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39929 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 39932 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 39934 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39942 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 39943 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 39944 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39945 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39946 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 39947 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 39950 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39952 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 39966 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 39969 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 39978 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39986 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 39987 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 39989 $nextpnr_ICESTORM_LC_26$I3
.sym 39991 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39999 $nextpnr_ICESTORM_LC_26$I3
.sym 40032 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 40033 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 40034 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40035 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40041 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I2[9]
.sym 40042 frame_update_SB_LUT4_I3_I1[2]
.sym 40043 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 40044 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 40045 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 40055 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 40057 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 40062 startdisplay_SB_DFFESS_Q_E
.sym 40065 $PACKER_VCC_NET
.sym 40066 $PACKER_VCC_NET
.sym 40069 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40070 $PACKER_VCC_NET
.sym 40071 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 40073 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40081 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40082 $PACKER_VCC_NET
.sym 40090 $PACKER_VCC_NET
.sym 40094 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 40098 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 40102 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 40103 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 40104 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40105 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40109 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 40112 $nextpnr_ICESTORM_LC_151$O
.sym 40115 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40118 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40120 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 40121 $PACKER_VCC_NET
.sym 40124 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40126 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40127 $PACKER_VCC_NET
.sym 40130 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 40132 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 40133 $PACKER_VCC_NET
.sym 40136 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 40138 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40139 $PACKER_VCC_NET
.sym 40142 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 40144 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 40148 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 40150 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 40151 $PACKER_VCC_NET
.sym 40154 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 40156 $PACKER_VCC_NET
.sym 40157 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 40162 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40163 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40164 right_SB_LUT4_I1_O_SB_LUT4_I2_I0[3]
.sym 40165 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 40166 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 40167 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40168 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 40174 livevga.livescount_SB_LUT4_I2_1_I1[7]
.sym 40177 frame_update_SB_LUT4_I3_I1[2]
.sym 40187 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 40189 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 40194 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 40195 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40198 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 40205 row[9]
.sym 40208 row[8]
.sym 40209 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 40225 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40226 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40230 $PACKER_VCC_NET
.sym 40234 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40235 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 40237 row[8]
.sym 40238 $PACKER_VCC_NET
.sym 40241 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 40243 row[9]
.sym 40248 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40249 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40251 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 40279 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40281 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 40297 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 40300 left$SB_IO_IN
.sym 40304 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40308 right_SB_LUT4_I1_O_SB_LUT4_I2_I0[3]
.sym 40309 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40312 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 40313 valid1_SB_LUT4_I3_O
.sym 40316 row[9]
.sym 40318 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 40326 row[9]
.sym 40328 valid1
.sym 40329 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40331 row[8]
.sym 40333 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 40334 row[9]
.sym 40337 $PACKER_VCC_NET
.sym 40341 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 40343 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 40344 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 40358 $nextpnr_ICESTORM_LC_131$O
.sym 40360 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 40364 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 40366 $PACKER_VCC_NET
.sym 40367 row[8]
.sym 40370 $nextpnr_ICESTORM_LC_132$I3
.sym 40373 row[9]
.sym 40380 $nextpnr_ICESTORM_LC_132$I3
.sym 40383 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 40384 row[8]
.sym 40385 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 40386 row[9]
.sym 40397 valid1
.sym 40401 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40403 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 40408 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 40409 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 40410 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 40415 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 40421 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 40424 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 40425 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 40430 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 40434 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 40435 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 40436 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40438 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40441 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40449 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 40451 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 40456 row[8]
.sym 40459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 40460 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 40462 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40464 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 40465 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40477 $PACKER_VCC_NET
.sym 40480 $PACKER_VCC_NET
.sym 40481 $nextpnr_ICESTORM_LC_158$O
.sym 40484 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 40487 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 40489 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40493 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 40495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 40496 $PACKER_VCC_NET
.sym 40499 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 40501 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40502 $PACKER_VCC_NET
.sym 40505 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[4]
.sym 40508 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 40511 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[5]
.sym 40513 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 40514 $PACKER_VCC_NET
.sym 40517 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[6]
.sym 40519 $PACKER_VCC_NET
.sym 40520 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 40523 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[7]
.sym 40525 $PACKER_VCC_NET
.sym 40526 row[8]
.sym 40539 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40554 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 40563 $PACKER_VCC_NET
.sym 40566 $PACKER_VCC_NET
.sym 40567 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[7]
.sym 40572 lives_display_SB_LUT4_I2_O[2]
.sym 40573 livevga.livescount_SB_LUT4_I2_1_O[3]
.sym 40574 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 40575 lives_display
.sym 40576 brick_display
.sym 40579 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 40582 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 40583 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40584 row[9]
.sym 40585 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 40586 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[5]
.sym 40587 row[8]
.sym 40589 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 40593 ball_display
.sym 40594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 40596 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40598 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40599 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 40604 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[8]
.sym 40606 row[9]
.sym 40612 lives_display_SB_LUT4_I2_O[2]
.sym 40613 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[5]
.sym 40614 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[8]
.sym 40617 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40618 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40619 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 40620 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 40623 row[9]
.sym 40624 row[8]
.sym 40625 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40626 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 40629 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 40630 livevga.livescount_SB_LUT4_I2_1_O[3]
.sym 40631 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 40632 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 40635 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 40636 row[8]
.sym 40637 row[9]
.sym 40638 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 40641 brick_display
.sym 40642 lives_display
.sym 40644 ball_display
.sym 40649 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 40655 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 40676 lives_display_SB_LUT4_I2_O[2]
.sym 40702 row[9]
.sym 40703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 40707 row[8]
.sym 40708 $PACKER_VCC_NET
.sym 40709 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 40711 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 40719 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40727 $nextpnr_ICESTORM_LC_154$O
.sym 40729 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40733 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 40735 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 40739 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40741 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 40742 $PACKER_VCC_NET
.sym 40745 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 40747 $PACKER_VCC_NET
.sym 40748 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 40751 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[4]
.sym 40753 row[8]
.sym 40754 $PACKER_VCC_NET
.sym 40757 $nextpnr_ICESTORM_LC_155$I3
.sym 40760 row[9]
.sym 40767 $nextpnr_ICESTORM_LC_155$I3
.sym 40800 valid1_SB_LUT4_I3_O
.sym 41061 clk_pxl$SB_IO_OUT
.sym 41069 clk_pxl$SB_IO_OUT
.sym 41127 clk_pxl$SB_IO_OUT
.sym 41174 clk_12M$SB_IO_IN
.sym 41194 clk_pxl$SB_IO_OUT
.sym 41205 clk_pxl$SB_IO_OUT
.sym 41288 col[3]
.sym 41291 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 41292 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 41297 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 41298 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 41302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 41304 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 41306 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 41311 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 41313 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 41314 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 41315 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 41316 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 41318 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 41319 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 41320 $nextpnr_ICESTORM_LC_85$O
.sym 41323 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 41326 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 41328 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 41329 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 41332 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 41334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 41335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 41338 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 41340 col[3]
.sym 41341 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 41344 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 41346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 41347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 41350 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 41352 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 41353 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 41356 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 41358 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 41359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 41362 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 41364 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 41365 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 41376 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 41377 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 41378 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 41379 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 41380 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 41381 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 41387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 41390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 41407 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 41411 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 41413 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 41422 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 41446 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 41463 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 41464 col[9]
.sym 41471 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 41472 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 41473 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 41482 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 41483 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 41485 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 41486 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 41489 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 41491 col[9]
.sym 41492 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 41495 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 41498 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 41501 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 41503 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 41507 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[12]
.sym 41510 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 41513 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[13]
.sym 41515 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 41519 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[14]
.sym 41522 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 41525 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[15]
.sym 41527 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 41544 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 41549 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 41558 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 41559 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 41562 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 41563 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41567 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 41568 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 41569 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[15]
.sym 41581 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 41582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 41602 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[5]
.sym 41606 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[16]
.sym 41608 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 41612 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[17]
.sym 41615 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 41618 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[18]
.sym 41620 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 41624 $nextpnr_ICESTORM_LC_86$I3
.sym 41627 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 41634 $nextpnr_ICESTORM_LC_86$I3
.sym 41644 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[5]
.sym 41649 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 41678 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[19]
.sym 41680 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 41681 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 41684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 41685 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 41686 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 41687 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 41688 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 41689 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 41691 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 41712 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[10]
.sym 41721 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[11]
.sym 41722 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 41723 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41730 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 41733 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41743 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[11]
.sym 41763 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[10]
.sym 41800 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 41801 $PACKER_VCC_NET
.sym 41805 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 41814 row[9]
.sym 41821 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 41824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 41828 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 41832 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 41838 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 41843 row[8]
.sym 41844 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41846 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 41850 $PACKER_VCC_NET
.sym 41851 $PACKER_VCC_NET
.sym 41852 $nextpnr_ICESTORM_LC_71$O
.sym 41855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 41858 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 41861 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41864 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 41866 $PACKER_VCC_NET
.sym 41867 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 41868 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 41870 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 41872 $PACKER_VCC_NET
.sym 41873 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 41874 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 41876 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 41878 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 41879 $PACKER_VCC_NET
.sym 41880 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 41882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 41884 $PACKER_VCC_NET
.sym 41885 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 41886 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 41888 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 41890 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 41892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 41894 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 41896 $PACKER_VCC_NET
.sym 41897 row[8]
.sym 41898 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 41915 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 41918 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 41925 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 41929 row[8]
.sym 41933 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 41938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 41950 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[10]
.sym 41952 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 41953 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[5]
.sym 41956 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 41957 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 41959 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[11]
.sym 41960 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 41961 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 41962 $PACKER_VCC_NET
.sym 41966 col[3]
.sym 41970 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 41974 row[9]
.sym 41975 $nextpnr_ICESTORM_LC_72$I3
.sym 41977 $PACKER_VCC_NET
.sym 41978 row[9]
.sym 41979 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 41981 $nextpnr_ICESTORM_LC_72$COUT
.sym 41984 $PACKER_VCC_NET
.sym 41985 $nextpnr_ICESTORM_LC_72$I3
.sym 41989 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[10]
.sym 41990 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[11]
.sym 41991 $nextpnr_ICESTORM_LC_72$COUT
.sym 42006 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 42007 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 42008 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 42009 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 42012 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 42013 col[3]
.sym 42014 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 42015 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[5]
.sym 42029 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[19]
.sym 42038 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 42042 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42049 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 42050 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42051 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 42052 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 42054 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 42055 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42071 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42072 $PACKER_VCC_NET
.sym 42079 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42080 $PACKER_VCC_NET
.sym 42089 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 42090 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 42091 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42095 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 42096 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42097 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 42098 $nextpnr_ICESTORM_LC_161$O
.sym 42101 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42104 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 42106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 42107 $PACKER_VCC_NET
.sym 42108 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42110 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 42112 $PACKER_VCC_NET
.sym 42113 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 42116 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 42118 $PACKER_VCC_NET
.sym 42119 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 42122 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 42124 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 42125 $PACKER_VCC_NET
.sym 42128 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 42130 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42134 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 42136 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42137 $PACKER_VCC_NET
.sym 42140 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 42143 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42150 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42151 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42152 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42153 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 42154 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 42155 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 42172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 42173 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 42174 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 42175 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42176 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 42180 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42181 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 42182 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 42183 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 42184 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 42191 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42200 HSYNC1_SB_DFFE_Q_E
.sym 42203 $PACKER_VCC_NET
.sym 42208 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42210 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 42215 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42218 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 42221 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 42223 $PACKER_VCC_NET
.sym 42224 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42227 $nextpnr_ICESTORM_LC_162$I3
.sym 42230 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42237 $nextpnr_ICESTORM_LC_162$I3
.sym 42259 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42264 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42267 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 42268 HSYNC1_SB_DFFE_Q_E
.sym 42269 clk_pxl$SB_IO_OUT
.sym 42270 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 42271 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 42272 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 42273 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 42283 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 42286 $PACKER_VCC_NET
.sym 42288 HSYNC1_SB_DFFE_Q_E
.sym 42291 $PACKER_VCC_NET
.sym 42296 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 42301 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42304 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42306 row[9]
.sym 42316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 42318 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 42321 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 42322 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 42324 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 42327 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42330 $PACKER_VCC_NET
.sym 42338 $PACKER_VCC_NET
.sym 42341 row[8]
.sym 42342 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 42344 $nextpnr_ICESTORM_LC_67$O
.sym 42347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 42350 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 42352 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42356 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 42358 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 42359 $PACKER_VCC_NET
.sym 42360 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 42362 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 42365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 42366 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 42368 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 42370 $PACKER_VCC_NET
.sym 42371 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 42372 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 42374 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 42376 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 42377 $PACKER_VCC_NET
.sym 42378 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 42380 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 42382 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 42384 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 42386 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 42388 row[8]
.sym 42389 $PACKER_VCC_NET
.sym 42390 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 42410 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 42414 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 42427 row[8]
.sym 42428 row[8]
.sym 42430 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 42441 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42451 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 42454 row[9]
.sym 42466 $PACKER_VCC_NET
.sym 42467 $nextpnr_ICESTORM_LC_68$I3
.sym 42469 row[9]
.sym 42470 $PACKER_VCC_NET
.sym 42471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 42477 $nextpnr_ICESTORM_LC_68$I3
.sym 42504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42506 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 42528 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 42537 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 42543 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42546 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42547 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 42548 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 42550 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 42552 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 42560 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 42561 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 42562 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 42564 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 42565 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42569 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 42571 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 42572 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 42573 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 42575 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 42577 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 42581 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 42582 col[3]
.sym 42585 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 42588 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 42589 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 42590 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 42592 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42593 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 42596 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 42598 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 42599 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 42602 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 42604 col[3]
.sym 42605 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 42608 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 42610 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 42611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 42614 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 42616 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 42617 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 42620 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 42622 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 42623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 42626 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 42628 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 42629 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 42632 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 42634 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 42635 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 42642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 42655 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42664 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 42665 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 42666 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 42667 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42668 col[3]
.sym 42670 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 42671 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42672 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 42673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 42674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 42675 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 42676 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 42681 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 42682 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 42691 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 42695 col[9]
.sym 42713 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 42715 col[9]
.sym 42716 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 42719 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 42722 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 42725 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[10]
.sym 42727 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 42731 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[11]
.sym 42734 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 42737 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[12]
.sym 42739 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 42743 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[13]
.sym 42746 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 42749 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[14]
.sym 42751 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 42755 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[15]
.sym 42758 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 42765 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42766 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 42767 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 42768 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 42769 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 42770 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 42787 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42788 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 42789 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 42790 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 42791 $PACKER_VCC_NET
.sym 42792 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 42793 row[9]
.sym 42794 HSYNC1_SB_DFFE_Q_E
.sym 42795 HSYNC1_SB_DFFE_Q_E
.sym 42796 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42797 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42798 $PACKER_VCC_NET
.sym 42799 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[15]
.sym 42806 HSYNC1_SB_DFFE_Q_E
.sym 42818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 42821 row[9]
.sym 42826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 42830 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 42831 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42833 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 42835 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 42836 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[16]
.sym 42838 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 42842 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[17]
.sym 42845 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 42848 $nextpnr_ICESTORM_LC_122$I3
.sym 42850 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 42858 $nextpnr_ICESTORM_LC_122$I3
.sym 42868 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 42870 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 42875 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42876 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 42881 row[9]
.sym 42883 HSYNC1_SB_DFFE_Q_E
.sym 42884 clk_pxl$SB_IO_OUT
.sym 42885 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 42886 row[8]
.sym 42887 row[9]
.sym 42889 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42890 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 42891 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 42892 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42893 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 42895 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 42896 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 42899 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 42901 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 42903 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 42909 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42910 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 42912 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 42914 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 42915 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 42916 HSYNC1_SB_DFFE_Q_E
.sym 42917 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 42918 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 42919 row[8]
.sym 42920 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 42921 row[9]
.sym 42935 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 42947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 42948 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 42949 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 42950 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 42951 $PACKER_VCC_NET
.sym 42954 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 42955 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 42956 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 42958 $PACKER_VCC_NET
.sym 42959 $nextpnr_ICESTORM_LC_100$O
.sym 42961 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 42965 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 42967 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 42968 $PACKER_VCC_NET
.sym 42971 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 42974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 42977 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 42980 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 42983 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 42985 $PACKER_VCC_NET
.sym 42986 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 42989 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[5]
.sym 42991 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 42992 $PACKER_VCC_NET
.sym 42995 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[6]
.sym 42997 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 42998 $PACKER_VCC_NET
.sym 43001 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 43004 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 43017 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 43018 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43019 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43020 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 43021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 43022 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43024 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43029 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43030 row[9]
.sym 43031 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 43034 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43035 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43037 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 43039 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43041 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43042 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 43043 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43044 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 43045 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 43052 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43053 $PACKER_VCC_NET
.sym 43064 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 43084 $PACKER_VCC_NET
.sym 43085 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43088 $nextpnr_ICESTORM_LC_101$I3
.sym 43091 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43098 $nextpnr_ICESTORM_LC_101$I3
.sym 43133 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 43142 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 43144 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43156 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 43157 row[8]
.sym 43158 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43159 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 43160 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43161 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43162 $PACKER_VCC_NET
.sym 43164 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43165 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 43166 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 43167 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43176 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43183 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43184 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43186 col[9]
.sym 43187 $PACKER_VCC_NET
.sym 43193 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 43195 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43201 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43205 $nextpnr_ICESTORM_LC_14$O
.sym 43207 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43211 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 43214 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43217 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 43219 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43223 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 43225 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43226 $PACKER_VCC_NET
.sym 43229 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 43231 $PACKER_VCC_NET
.sym 43232 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43237 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 43239 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 43244 col[9]
.sym 43262 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[6]
.sym 43268 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 43269 HSYNC1_SB_DFFE_Q_E
.sym 43272 $PACKER_VCC_NET
.sym 43274 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43278 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 43280 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 43281 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 43282 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43283 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 43284 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43285 row[9]
.sym 43286 HSYNC1_SB_DFFE_Q_E
.sym 43287 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43288 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43289 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43290 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 43296 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43299 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 43307 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43309 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 43311 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43313 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43316 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 43322 $PACKER_VCC_NET
.sym 43323 $PACKER_VCC_NET
.sym 43324 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43328 $nextpnr_ICESTORM_LC_104$O
.sym 43331 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 43334 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1]
.sym 43336 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43337 $PACKER_VCC_NET
.sym 43340 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2]
.sym 43343 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 43346 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[3]
.sym 43349 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 43352 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[4]
.sym 43354 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43355 $PACKER_VCC_NET
.sym 43358 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[5]
.sym 43360 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43361 $PACKER_VCC_NET
.sym 43364 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[6]
.sym 43366 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43367 $PACKER_VCC_NET
.sym 43370 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[7]
.sym 43372 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43373 $PACKER_VCC_NET
.sym 43391 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 43395 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 43397 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43399 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 43402 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 43403 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 43404 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 43406 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 43407 row[8]
.sym 43408 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 43409 row[9]
.sym 43411 row[8]
.sym 43412 row[8]
.sym 43414 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[7]
.sym 43426 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43434 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[6]
.sym 43436 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 43451 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[8]
.sym 43453 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43458 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 43459 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[6]
.sym 43461 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[8]
.sym 43501 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1[0]
.sym 43523 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43527 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43529 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 43530 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 43531 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43532 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 43533 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43534 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43535 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 43545 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 43547 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43549 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 43552 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43553 $PACKER_VCC_NET
.sym 43554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43555 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 43557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 43559 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43574 $nextpnr_ICESTORM_LC_142$O
.sym 43576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]
.sym 43582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 43586 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 43588 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 43589 $PACKER_VCC_NET
.sym 43592 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 43594 $PACKER_VCC_NET
.sym 43595 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 43598 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I2[4]
.sym 43600 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43604 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I2[5]
.sym 43606 $PACKER_VCC_NET
.sym 43607 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43610 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I2[6]
.sym 43613 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 43616 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I2[7]
.sym 43618 $PACKER_VCC_NET
.sym 43619 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43631 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 43648 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43649 row[8]
.sym 43650 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43651 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 43653 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 43656 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 43660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I2[7]
.sym 43668 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 43670 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 43674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 43676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 43678 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 43679 row[9]
.sym 43680 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 43684 row[8]
.sym 43685 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43691 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 43692 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 43694 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 43695 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43696 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 43697 $nextpnr_ICESTORM_LC_143$I3
.sym 43700 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43707 $nextpnr_ICESTORM_LC_143$I3
.sym 43710 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 43711 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43712 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 43713 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43716 row[8]
.sym 43717 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 43718 row[9]
.sym 43719 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 43722 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 43723 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 43724 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 43725 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 43728 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 43729 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 43759 startdisplay_SB_DFFESS_Q_5_E
.sym 43763 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 43767 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43769 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43770 $PACKER_VCC_NET
.sym 43772 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43775 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 43776 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43777 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43778 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 43780 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 43781 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 43782 row[9]
.sym 43791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 43796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 43797 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 43801 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 43803 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43805 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43807 $PACKER_VCC_NET
.sym 43810 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43811 $PACKER_VCC_NET
.sym 43815 $PACKER_VCC_NET
.sym 43816 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43820 $nextpnr_ICESTORM_LC_135$O
.sym 43822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 43826 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I2[1]
.sym 43828 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 43832 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I2[2]
.sym 43835 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43838 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I2[3]
.sym 43840 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 43841 $PACKER_VCC_NET
.sym 43844 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I2[4]
.sym 43846 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 43850 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I2[5]
.sym 43853 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43856 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I2[6]
.sym 43858 $PACKER_VCC_NET
.sym 43859 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43862 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I2[7]
.sym 43864 $PACKER_VCC_NET
.sym 43865 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43872 frame_update_SB_LUT4_I3_I1[3]
.sym 43873 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 43874 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 43875 frame_update_SB_LUT4_I3_I1[0]
.sym 43876 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 43877 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43884 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 43887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 43895 row[8]
.sym 43899 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43901 row[9]
.sym 43903 row[8]
.sym 43904 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 43905 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 43906 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I2[7]
.sym 43911 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43913 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 43917 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 43919 row[8]
.sym 43921 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 43926 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43931 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 43932 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43938 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 43940 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 43942 row[9]
.sym 43943 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I2[8]
.sym 43946 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43949 $nextpnr_ICESTORM_LC_136$I3
.sym 43951 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43959 $nextpnr_ICESTORM_LC_136$I3
.sym 43963 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 43965 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 43968 row[9]
.sym 43969 row[8]
.sym 43970 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 43974 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43975 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 43976 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 43977 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 43980 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 43982 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 43994 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 43997 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 44014 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 44017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 44020 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 44022 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 44023 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 44024 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 44025 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 44027 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 44028 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44036 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 44037 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 44039 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 44042 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44043 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 44046 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 44048 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 44049 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 44052 row[9]
.sym 44055 row[8]
.sym 44056 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 44058 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 44059 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 44060 right_SB_LUT4_I1_O_SB_LUT4_I2_I0[3]
.sym 44061 row[9]
.sym 44062 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 44063 row[8]
.sym 44064 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 44065 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 44067 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 44068 right_SB_LUT4_I1_O_SB_LUT4_I2_I0[3]
.sym 44069 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 44070 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 44073 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44075 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 44079 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 44080 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 44082 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 44085 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 44086 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 44088 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 44091 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 44092 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 44093 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 44094 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44097 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 44098 row[9]
.sym 44099 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 44100 row[8]
.sym 44103 row[9]
.sym 44104 row[8]
.sym 44105 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 44140 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 44141 row[8]
.sym 44142 frame_update_SB_LUT4_I3_I1[1]
.sym 44144 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 44145 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 44147 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 44151 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 44159 $PACKER_VCC_NET
.sym 44163 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 44167 $PACKER_VCC_NET
.sym 44168 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 44169 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 44171 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 44172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 44184 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 44185 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 44188 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44189 $nextpnr_ICESTORM_LC_83$O
.sym 44192 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44195 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44197 $PACKER_VCC_NET
.sym 44198 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 44201 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 44203 $PACKER_VCC_NET
.sym 44204 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 44207 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44210 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 44213 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 44215 $PACKER_VCC_NET
.sym 44216 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 44219 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 44221 $PACKER_VCC_NET
.sym 44222 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 44225 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 44227 $PACKER_VCC_NET
.sym 44228 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 44231 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 44233 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 44239 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[7]
.sym 44241 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 44246 frame_update_SB_LUT4_I3_I1[1]
.sym 44258 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 44259 $PACKER_VCC_NET
.sym 44263 $PACKER_VCC_NET
.sym 44267 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 44268 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 44269 $PACKER_VCC_NET
.sym 44272 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 44275 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 44288 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44289 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 44290 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 44291 row[9]
.sym 44295 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 44297 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 44298 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 44301 row[8]
.sym 44303 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 44305 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 44311 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 44313 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 44314 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 44315 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 44316 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 44319 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 44320 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 44321 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 44322 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 44325 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 44326 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44355 row[8]
.sym 44356 row[9]
.sym 44357 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 44358 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 44367 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 44374 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 44379 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 44404 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 44412 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 44413 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 44416 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 44417 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 44421 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 44423 $PACKER_VCC_NET
.sym 44427 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 44428 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44429 $PACKER_VCC_NET
.sym 44435 $nextpnr_ICESTORM_LC_91$O
.sym 44438 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 44441 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 44443 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44447 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 44449 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 44453 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 44455 $PACKER_VCC_NET
.sym 44456 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 44459 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 44462 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 44465 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 44467 $PACKER_VCC_NET
.sym 44468 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 44471 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 44473 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 44474 $PACKER_VCC_NET
.sym 44477 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 44479 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 44480 $PACKER_VCC_NET
.sym 44499 rgb[1]$SB_IO_OUT
.sym 44501 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 44504 valid1_SB_LUT4_I3_O
.sym 44507 rgb[0]$SB_IO_OUT
.sym 44521 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 44526 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 44558 $nextpnr_ICESTORM_LC_92$I3
.sym 44561 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 44568 $nextpnr_ICESTORM_LC_92$I3
.sym 44877 clk_12M$SB_IO_IN
.sym 45021 clk_12M$SB_IO_IN
.sym 45032 clk_12M$SB_IO_IN
.sym 45078 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 45079 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 45081 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 45102 row[8]
.sym 45104 row[9]
.sym 45205 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 45206 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45207 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 45208 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 45209 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 45210 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 45211 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 45212 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 45222 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 45246 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 45257 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 45259 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 45266 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 45271 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 45290 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 45293 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 45298 row[8]
.sym 45299 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 45302 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 45303 $PACKER_VCC_NET
.sym 45308 row[9]
.sym 45311 $PACKER_VCC_NET
.sym 45313 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 45314 $nextpnr_ICESTORM_LC_41$O
.sym 45317 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 45320 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 45322 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 45326 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 45328 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 45329 $PACKER_VCC_NET
.sym 45330 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 45332 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 45334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 45336 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 45338 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 45340 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 45341 $PACKER_VCC_NET
.sym 45342 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 45344 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 45346 row[8]
.sym 45347 $PACKER_VCC_NET
.sym 45348 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 45350 $nextpnr_ICESTORM_LC_42$I3
.sym 45352 row[9]
.sym 45353 $PACKER_VCC_NET
.sym 45354 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 45360 $nextpnr_ICESTORM_LC_42$I3
.sym 45365 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 45366 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 45367 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 45368 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 45369 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 45370 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 45371 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 45375 row[8]
.sym 45376 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 45382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 45383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 45388 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 45390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 45394 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 45397 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 45398 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 45399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 45487 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 45488 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 45489 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 45490 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 45491 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 45492 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 45497 row[9]
.sym 45504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 45511 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 45512 row[8]
.sym 45515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 45516 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 45517 col[3]
.sym 45518 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 45519 row[9]
.sym 45520 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 45610 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 45611 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 45613 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 45614 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 45616 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 45617 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 45634 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 45636 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 45637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 45641 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 45642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 45643 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 45644 col[9]
.sym 45645 col[9]
.sym 45651 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 45652 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 45655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 45659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 45660 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 45661 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 45662 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 45664 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 45666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 45670 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 45674 $PACKER_VCC_NET
.sym 45675 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 45676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 45677 col[3]
.sym 45678 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 45683 $nextpnr_ICESTORM_LC_74$O
.sym 45686 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 45689 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[1]
.sym 45691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 45692 $PACKER_VCC_NET
.sym 45695 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[2]
.sym 45697 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 45698 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 45701 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[3]
.sym 45703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 45704 col[3]
.sym 45707 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[4]
.sym 45709 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 45710 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 45713 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[5]
.sym 45715 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 45716 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 45719 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[6]
.sym 45721 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 45722 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 45725 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[7]
.sym 45727 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 45728 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 45734 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[4]
.sym 45735 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 45736 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 45737 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 45738 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 45739 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[9]
.sym 45740 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 45746 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 45749 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 45752 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 45759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 45760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 45762 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 45765 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 45769 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[7]
.sym 45780 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 45782 row[8]
.sym 45786 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 45788 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 45805 col[9]
.sym 45806 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[8]
.sym 45808 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 45809 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 45812 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[9]
.sym 45814 col[9]
.sym 45815 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 45818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[10]
.sym 45820 row[8]
.sym 45824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[11]
.sym 45827 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45830 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[12]
.sym 45832 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[13]
.sym 45839 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[14]
.sym 45844 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[15]
.sym 45851 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45856 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 45857 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 45858 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 45860 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 45861 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 45862 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 45863 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 45872 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 45874 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 45876 $PACKER_VCC_NET
.sym 45884 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 45886 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 45887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 45889 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 45890 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 45892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[15]
.sym 45920 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45929 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[16]
.sym 45931 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45935 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[17]
.sym 45938 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45941 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[18]
.sym 45943 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45947 $nextpnr_ICESTORM_LC_75$I3
.sym 45950 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45957 $nextpnr_ICESTORM_LC_75$I3
.sym 46003 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 46004 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46006 col[3]
.sym 46008 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[19]
.sym 46010 row[9]
.sym 46011 row[8]
.sym 46014 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 46021 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 46022 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46023 $PACKER_VCC_NET
.sym 46024 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 46027 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 46031 $PACKER_VCC_NET
.sym 46034 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46039 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 46041 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 46047 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 46052 $nextpnr_ICESTORM_LC_59$O
.sym 46054 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46058 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 46060 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 46064 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 46066 $PACKER_VCC_NET
.sym 46067 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46068 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 46070 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 46072 $PACKER_VCC_NET
.sym 46073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 46074 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 46076 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 46078 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 46079 $PACKER_VCC_NET
.sym 46080 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 46082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 46084 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 46086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 46088 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 46090 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 46092 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 46094 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 46096 $PACKER_VCC_NET
.sym 46097 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 46098 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 46126 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 46127 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46128 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46129 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 46130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 46133 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 46135 col[9]
.sym 46136 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 46138 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 46166 $PACKER_VCC_NET
.sym 46170 row[9]
.sym 46171 row[8]
.sym 46175 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 46177 row[8]
.sym 46179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 46181 $nextpnr_ICESTORM_LC_60$I3
.sym 46183 row[9]
.sym 46184 $PACKER_VCC_NET
.sym 46185 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 46191 $nextpnr_ICESTORM_LC_60$I3
.sym 46227 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46245 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46250 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 46252 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 46253 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 46254 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46266 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 46267 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 46271 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46275 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 46277 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 46283 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46284 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 46285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 46286 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 46287 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 46290 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 46291 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 46292 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 46293 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 46295 col[9]
.sym 46296 col[3]
.sym 46298 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 46300 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46301 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 46304 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 46306 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 46307 col[3]
.sym 46310 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46312 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46313 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 46316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 46318 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 46319 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 46322 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 46324 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 46325 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 46328 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 46330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 46331 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 46334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 46336 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 46337 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 46340 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 46342 col[9]
.sym 46343 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 46350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 46351 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 46352 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 46353 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 46354 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 46361 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 46364 $PACKER_VCC_NET
.sym 46371 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 46376 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46378 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 46380 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 46381 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 46382 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 46384 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 46409 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 46410 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 46419 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 46421 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 46424 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 46427 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 46430 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 46433 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.sym 46435 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 46439 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.sym 46442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 46445 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.sym 46447 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 46451 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.sym 46454 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 46457 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.sym 46459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 46463 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 46466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 46472 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 46473 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 46474 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 46476 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 46477 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 46478 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 46482 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46487 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46490 $PACKER_VCC_NET
.sym 46493 $PACKER_VCC_NET
.sym 46495 row[8]
.sym 46496 $PACKER_VCC_NET
.sym 46497 row[9]
.sym 46498 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 46500 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46501 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46502 col[3]
.sym 46504 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46505 brick_display
.sym 46506 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 46507 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 46518 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 46544 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.sym 46547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 46550 $nextpnr_ICESTORM_LC_40$I3
.sym 46552 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 46560 $nextpnr_ICESTORM_LC_40$I3
.sym 46604 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 46608 VSYNC1$SB_IO_OUT
.sym 46618 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 46619 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46620 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46621 col[9]
.sym 46622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 46623 row[8]
.sym 46624 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 46625 row[9]
.sym 46626 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46629 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46638 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 46639 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 46640 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 46646 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46649 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 46650 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 46653 HSYNC1_SB_DFFE_Q_E
.sym 46655 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 46661 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46665 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 46667 $nextpnr_ICESTORM_LC_150$O
.sym 46670 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46673 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 46676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 46679 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 46681 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46683 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 46685 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 46688 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 46689 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 46691 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 46694 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 46695 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 46697 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 46700 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 46701 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 46703 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 46705 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 46707 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 46709 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 46711 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 46713 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 46714 HSYNC1_SB_DFFE_Q_E
.sym 46715 clk_pxl$SB_IO_OUT
.sym 46716 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 46717 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 46718 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 46719 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46720 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 46721 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 46722 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 46723 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 46724 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46727 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46731 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 46735 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46737 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 46739 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 46741 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 46742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 46743 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 46744 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 46745 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46748 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46749 row[8]
.sym 46751 row[9]
.sym 46752 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 46753 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 46760 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46769 HSYNC1_SB_DFFE_Q_E
.sym 46772 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 46773 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 46775 row[9]
.sym 46778 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 46782 row[8]
.sym 46788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 46790 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 46792 row[8]
.sym 46794 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 46797 row[9]
.sym 46800 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 46809 row[8]
.sym 46816 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 46824 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46829 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 46833 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 46834 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 46837 HSYNC1_SB_DFFE_Q_E
.sym 46838 clk_pxl$SB_IO_OUT
.sym 46839 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 46851 row[8]
.sym 46852 row[8]
.sym 46853 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 46854 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 46856 row[9]
.sym 46857 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46860 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46861 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 46862 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 46863 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46864 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46867 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46868 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 46869 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 46871 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 46872 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 46873 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46874 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46883 $PACKER_VCC_NET
.sym 46884 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46885 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 46886 $PACKER_VCC_NET
.sym 46887 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46891 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46893 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 46894 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 46895 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 46896 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46913 $nextpnr_ICESTORM_LC_63$O
.sym 46915 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 46919 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46921 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 46925 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 46927 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 46928 $PACKER_VCC_NET
.sym 46931 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 46933 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 46934 $PACKER_VCC_NET
.sym 46937 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 46940 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46943 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 46945 $PACKER_VCC_NET
.sym 46946 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46949 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 46952 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46955 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 46957 $PACKER_VCC_NET
.sym 46958 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46964 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 46965 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 46968 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 46973 row[9]
.sym 46981 $PACKER_VCC_NET
.sym 46987 $PACKER_VCC_NET
.sym 46989 $PACKER_VCC_NET
.sym 46990 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 46991 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 46993 brick_display
.sym 46994 $PACKER_VCC_NET
.sym 46996 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46998 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 46999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 47012 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47036 $nextpnr_ICESTORM_LC_64$I3
.sym 47038 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47046 $nextpnr_ICESTORM_LC_64$I3
.sym 47101 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 47103 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 47105 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 47109 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 47110 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 47111 row[8]
.sym 47112 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 47113 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47114 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47115 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 47117 row[9]
.sym 47118 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47119 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47121 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 47136 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47137 $PACKER_VCC_NET
.sym 47138 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47140 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 47142 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47143 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47144 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 47146 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47159 $nextpnr_ICESTORM_LC_102$O
.sym 47161 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 47165 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[1]
.sym 47167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 47171 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[2]
.sym 47173 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47177 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[3]
.sym 47179 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47180 $PACKER_VCC_NET
.sym 47183 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[4]
.sym 47185 $PACKER_VCC_NET
.sym 47186 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47189 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[5]
.sym 47191 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47192 $PACKER_VCC_NET
.sym 47195 $nextpnr_ICESTORM_LC_103$I3
.sym 47198 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47205 $nextpnr_ICESTORM_LC_103$I3
.sym 47210 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47211 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 47213 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47214 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 47233 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47234 row[8]
.sym 47236 row[9]
.sym 47238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 47240 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 47241 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 47244 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 47251 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47252 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47253 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47254 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 47256 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47259 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 47260 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 47261 $PACKER_VCC_NET
.sym 47279 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47282 $nextpnr_ICESTORM_LC_130$O
.sym 47285 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 47288 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 47290 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 47294 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 47296 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 47297 $PACKER_VCC_NET
.sym 47300 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 47302 $PACKER_VCC_NET
.sym 47303 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 47308 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47309 $PACKER_VCC_NET
.sym 47312 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 47314 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47318 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 47321 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47324 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 47326 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47350 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47357 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 47359 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47360 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 47361 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47362 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47364 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 47368 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 47375 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 47398 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 47401 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 47406 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 47407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 47408 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 47409 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 47456 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 47457 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47458 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47459 startdisplay_SB_DFFESS_Q_5_E
.sym 47460 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 47461 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 47462 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 47471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 47476 $PACKER_VCC_NET
.sym 47479 $PACKER_VCC_NET
.sym 47481 brick_display
.sym 47482 $PACKER_VCC_NET
.sym 47486 $PACKER_VCC_NET
.sym 47488 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 47489 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47490 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 47499 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47500 $PACKER_VCC_NET
.sym 47501 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47503 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 47509 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 47511 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 47512 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 47513 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 47521 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 47524 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47528 $nextpnr_ICESTORM_LC_160$O
.sym 47531 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 47534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 47537 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 47540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 47542 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47546 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 47548 $PACKER_VCC_NET
.sym 47549 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47552 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[4]
.sym 47555 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 47558 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[5]
.sym 47560 $PACKER_VCC_NET
.sym 47561 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47564 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[6]
.sym 47567 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 47571 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 47572 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 47574 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[6]
.sym 47578 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 47579 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 47580 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 47581 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47582 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[1]
.sym 47583 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 47584 startdisplay_SB_DFFESS_Q_E
.sym 47585 startdisplay[3]
.sym 47593 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 47595 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 47596 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 47603 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47605 row[9]
.sym 47606 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47607 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 47608 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 47609 startdisplay[3]
.sym 47611 row[8]
.sym 47612 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 47620 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47624 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 47626 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 47627 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 47631 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47632 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 47633 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 47634 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47639 $PACKER_VCC_NET
.sym 47642 $PACKER_VCC_NET
.sym 47651 $nextpnr_ICESTORM_LC_141$O
.sym 47653 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 47657 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I3[1]
.sym 47660 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 47663 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I3[2]
.sym 47665 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 47669 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I3[3]
.sym 47672 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 47675 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I3[4]
.sym 47677 $PACKER_VCC_NET
.sym 47678 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 47681 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I3[5]
.sym 47683 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47684 $PACKER_VCC_NET
.sym 47687 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I3[6]
.sym 47689 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47690 $PACKER_VCC_NET
.sym 47693 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I3[7]
.sym 47695 $PACKER_VCC_NET
.sym 47696 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47701 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47702 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[3]
.sym 47703 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
.sym 47704 startdisplay[1]
.sym 47705 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 47706 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 47707 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 47708 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[1]
.sym 47724 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 47725 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47726 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47727 row[8]
.sym 47728 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 47729 row[9]
.sym 47731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 47734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 47736 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 47737 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I3[7]
.sym 47744 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I2[9]
.sym 47745 frame_update_SB_LUT4_I3_I1[2]
.sym 47746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 47751 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47752 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47753 frame_update_SB_LUT4_I3_I1[1]
.sym 47754 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 47755 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 47761 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47763 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 47765 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 47767 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 47768 frame_update_SB_LUT4_I3_I1[3]
.sym 47769 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47771 frame_update_SB_LUT4_I3_I1[0]
.sym 47772 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47773 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 47774 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I3[8]
.sym 47776 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47780 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I3[9]
.sym 47782 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47789 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I2[9]
.sym 47790 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I3[9]
.sym 47793 frame_update_SB_LUT4_I3_I1[2]
.sym 47794 frame_update_SB_LUT4_I3_I1[1]
.sym 47795 frame_update_SB_LUT4_I3_I1[3]
.sym 47796 frame_update_SB_LUT4_I3_I1[0]
.sym 47799 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 47800 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47801 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 47802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 47805 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47806 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 47808 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 47811 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 47812 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 47817 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 47819 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47841 frame_update_SB_LUT4_I3_I1[1]
.sym 47850 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 47851 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47852 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 47854 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47856 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 47859 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47865 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 47871 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 47877 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 47878 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 47880 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 47882 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 47888 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 47893 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47904 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47905 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 47906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 47907 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 47922 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 47923 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 47924 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 47925 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 47948 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 47955 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47961 $PACKER_VCC_NET
.sym 47964 $PACKER_VCC_NET
.sym 47966 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 47967 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 47969 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 47972 startdisplay[1]
.sym 47974 $PACKER_VCC_NET
.sym 47978 brick_display
.sym 47979 $PACKER_VCC_NET
.sym 47981 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 47982 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
.sym 47988 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47991 $PACKER_VCC_NET
.sym 47992 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47995 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 47999 $PACKER_VCC_NET
.sym 48006 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 48010 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 48012 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 48014 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 48019 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 48020 $nextpnr_ICESTORM_LC_15$O
.sym 48022 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48026 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 48028 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 48029 $PACKER_VCC_NET
.sym 48032 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 48034 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 48035 $PACKER_VCC_NET
.sym 48038 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[3]
.sym 48040 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 48044 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[4]
.sym 48046 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 48050 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[5]
.sym 48052 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 48053 $PACKER_VCC_NET
.sym 48056 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[6]
.sym 48059 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 48062 $nextpnr_ICESTORM_LC_16$I3
.sym 48064 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 48075 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 48094 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 48095 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 48096 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 48098 row[9]
.sym 48099 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 48101 startdisplay[3]
.sym 48103 row[8]
.sym 48104 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 48106 $nextpnr_ICESTORM_LC_16$I3
.sym 48115 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 48116 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48120 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 48126 frame_update_SB_LUT4_I3_I1[1]
.sym 48132 row[9]
.sym 48135 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[7]
.sym 48138 row[8]
.sym 48141 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 48147 $nextpnr_ICESTORM_LC_16$I3
.sym 48156 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 48157 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[7]
.sym 48158 frame_update_SB_LUT4_I3_I1[1]
.sym 48159 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48186 row[9]
.sym 48187 row[8]
.sym 48188 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 48189 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 48193 rgb[0]$SB_IO_OUT
.sym 48194 rgb[1]$SB_IO_OUT
.sym 48195 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 48196 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 48198 rgb[2]$SB_IO_OUT
.sym 48199 rgb[3]$SB_IO_OUT
.sym 48200 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 48212 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 48222 lives_display_SB_LUT4_I2_O[3]
.sym 48234 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 48235 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 48249 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 48254 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 48256 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 48266 $nextpnr_ICESTORM_LC_38$O
.sym 48269 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 48272 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[1]
.sym 48274 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 48278 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.sym 48281 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 48284 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[3]
.sym 48286 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 48290 $nextpnr_ICESTORM_LC_39$I3
.sym 48292 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 48300 $nextpnr_ICESTORM_LC_39$I3
.sym 48330 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 48347 start_SB_LUT4_I2_O[2]
.sym 48455 rgb[4]$SB_IO_OUT
.sym 48697 $PACKER_GND_NET
.sym 48826 ballvga.invertx
.sym 48836 start_SB_LUT4_I2_O[2]
.sym 48882 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 48900 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 48922 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 48952 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 48968 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 48978 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 48989 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 48995 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 49007 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49066 col[3]
.sym 49067 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 49068 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 49073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 49078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 49081 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 49082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 49088 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 49091 $PACKER_VCC_NET
.sym 49095 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 49098 $PACKER_VCC_NET
.sym 49099 col[9]
.sym 49113 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 49114 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 49115 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 49116 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 49117 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 49121 col[3]
.sym 49123 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49124 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 49125 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 49126 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 49127 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 49131 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 49133 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 49134 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49135 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 49136 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49139 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49144 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 49146 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 49147 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49148 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 49149 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49153 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 49160 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 49161 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49165 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 49170 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 49171 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 49172 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 49173 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 49176 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49177 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 49178 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 49179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 49182 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 49183 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 49184 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 49185 col[3]
.sym 49189 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 49199 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49200 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 49201 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 49202 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 49207 col[3]
.sym 49210 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 49213 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 49225 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 49238 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 49243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 49252 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49255 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 49257 $PACKER_VCC_NET
.sym 49259 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 49261 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 49263 $PACKER_VCC_NET
.sym 49264 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 49268 $nextpnr_ICESTORM_LC_198$O
.sym 49271 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49274 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 49277 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 49278 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49280 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 49283 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49284 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 49286 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 49288 $PACKER_VCC_NET
.sym 49289 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 49290 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 49292 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 49294 $PACKER_VCC_NET
.sym 49295 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 49296 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 49298 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 49301 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 49302 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 49304 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 49307 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 49308 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 49310 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 49312 $PACKER_VCC_NET
.sym 49313 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 49314 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 49343 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 49344 col[3]
.sym 49345 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 49346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 49354 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 49359 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 49363 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 49370 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 49374 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 49375 $PACKER_VCC_NET
.sym 49376 row[9]
.sym 49382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 49383 row[8]
.sym 49384 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 49385 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 49387 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49389 col[9]
.sym 49390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 49391 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 49393 row[8]
.sym 49394 $PACKER_VCC_NET
.sym 49395 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 49397 $nextpnr_ICESTORM_LC_199$I3
.sym 49399 $PACKER_VCC_NET
.sym 49400 row[9]
.sym 49401 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 49407 $nextpnr_ICESTORM_LC_199$I3
.sym 49410 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 49411 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 49413 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 49416 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 49417 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 49418 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 49419 col[9]
.sym 49422 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49423 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 49425 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 49451 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 49465 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 49468 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49469 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 49470 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 49471 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 49473 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 49475 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 49482 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49485 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 49491 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[4]
.sym 49492 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 49493 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 49494 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 49508 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 49512 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 49518 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 49521 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 49536 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[4]
.sym 49540 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 49541 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49551 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[4]
.sym 49552 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 49553 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 49554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 49557 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 49586 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49588 col[9]
.sym 49590 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 49594 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49608 $PACKER_VCC_NET
.sym 49609 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 49613 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49616 $PACKER_VCC_NET
.sym 49617 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 49618 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 49619 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 49620 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 49624 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 49632 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 49637 $nextpnr_ICESTORM_LC_192$O
.sym 49639 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 49643 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 49646 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 49647 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 49649 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 49651 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 49653 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 49655 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 49657 $PACKER_VCC_NET
.sym 49658 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49659 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 49661 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 49663 $PACKER_VCC_NET
.sym 49664 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 49665 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 49667 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 49669 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 49670 $PACKER_VCC_NET
.sym 49671 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 49673 $nextpnr_ICESTORM_LC_193$I3
.sym 49676 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 49677 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 49679 $nextpnr_ICESTORM_LC_193$COUT
.sym 49681 $PACKER_VCC_NET
.sym 49683 $nextpnr_ICESTORM_LC_193$I3
.sym 49690 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 49691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 49692 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 49693 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 49699 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49716 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 49717 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[18]
.sym 49723 $nextpnr_ICESTORM_LC_193$COUT
.sym 49731 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 49732 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 49733 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 49735 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 49736 col[9]
.sym 49737 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 49738 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49740 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 49741 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 49742 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[9]
.sym 49743 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[18]
.sym 49744 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 49748 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 49750 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 49751 col[3]
.sym 49752 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 49755 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 49761 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 49762 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[9]
.sym 49764 $nextpnr_ICESTORM_LC_193$COUT
.sym 49767 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 49768 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 49769 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49770 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[18]
.sym 49773 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 49774 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 49775 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 49776 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 49786 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[9]
.sym 49791 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 49792 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 49793 col[3]
.sym 49794 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49798 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 49803 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 49804 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 49805 col[9]
.sym 49806 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 49832 col[9]
.sym 49834 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 49835 col[3]
.sym 49836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 49838 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 49839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 49842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 49844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 49853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 49854 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49857 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 49858 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 49862 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 49863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 49864 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 49868 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 49869 col[3]
.sym 49870 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 49874 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 49876 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 49878 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 49879 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49880 col[9]
.sym 49881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 49883 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 49885 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49886 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 49889 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 49891 col[3]
.sym 49892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 49897 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 49898 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 49901 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 49903 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 49904 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 49907 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 49909 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 49910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 49913 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 49915 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 49916 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 49919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 49921 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 49922 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 49925 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 49927 col[9]
.sym 49928 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 49943 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 49944 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 49959 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 49960 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 49963 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 49964 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 49966 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49967 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 49969 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 49974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 49983 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 49984 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 50006 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 50009 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 50012 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 50014 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 50018 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[10]
.sym 50020 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 50024 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[11]
.sym 50027 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 50030 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[12]
.sym 50032 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 50036 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[13]
.sym 50039 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 50042 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[14]
.sym 50044 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 50048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[15]
.sym 50051 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 50060 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 50061 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 50062 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 50063 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 50066 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50068 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 50071 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 50075 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50079 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 50081 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 50084 col[9]
.sym 50090 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 50092 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[15]
.sym 50106 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 50115 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 50126 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 50129 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[16]
.sym 50132 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 50135 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[17]
.sym 50137 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 50142 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 50144 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 50145 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[17]
.sym 50180 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 50182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 50183 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 50184 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 50186 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 50192 row[8]
.sym 50193 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[19]
.sym 50194 col[3]
.sym 50201 row[9]
.sym 50202 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 50203 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 50213 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[18]
.sym 50220 $PACKER_VCC_NET
.sym 50223 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50225 $PACKER_VCC_NET
.sym 50233 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50237 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50238 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50247 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50248 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 50252 $nextpnr_ICESTORM_LC_50$O
.sym 50254 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 50258 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 50260 $PACKER_VCC_NET
.sym 50261 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50264 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 50266 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50267 $PACKER_VCC_NET
.sym 50268 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 50270 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 50272 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50273 $PACKER_VCC_NET
.sym 50274 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 50276 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 50278 $PACKER_VCC_NET
.sym 50279 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50280 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 50282 $nextpnr_ICESTORM_LC_51$I3
.sym 50284 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50286 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 50292 $nextpnr_ICESTORM_LC_51$I3
.sym 50314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 50317 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 50318 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 50319 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50321 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50326 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 50328 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 50330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 50331 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 50332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 50333 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 50334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 50345 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 50346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 50347 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50348 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 50349 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 50350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 50351 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 50352 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 50356 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 50357 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 50358 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 50360 row[8]
.sym 50361 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50362 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 50363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 50364 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 50365 col[3]
.sym 50366 col[9]
.sym 50369 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 50370 row[9]
.sym 50371 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 50373 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 50374 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 50382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 50383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 50384 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 50385 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50389 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 50390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 50391 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 50394 row[8]
.sym 50395 row[9]
.sym 50396 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 50397 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50406 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 50407 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 50408 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 50409 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 50412 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 50413 col[9]
.sym 50414 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 50415 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 50418 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 50419 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 50420 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 50421 col[3]
.sym 50432 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 50436 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50441 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 50445 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 50446 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 50447 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 50450 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 50452 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50455 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 50458 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50459 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 50460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 50468 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50471 $PACKER_VCC_NET
.sym 50473 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50478 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 50479 $PACKER_VCC_NET
.sym 50480 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 50488 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50493 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50495 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50496 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50498 $nextpnr_ICESTORM_LC_45$O
.sym 50501 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 50506 $PACKER_VCC_NET
.sym 50507 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 50510 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 50512 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 50516 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 50519 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50522 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[4]
.sym 50525 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50528 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[5]
.sym 50530 $PACKER_VCC_NET
.sym 50531 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[6]
.sym 50536 $PACKER_VCC_NET
.sym 50537 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50540 $nextpnr_ICESTORM_LC_46$I3
.sym 50542 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50551 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 50555 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 50558 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 50572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 50573 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 50576 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 50578 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50582 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 50583 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 50584 $nextpnr_ICESTORM_LC_46$I3
.sym 50598 $PACKER_VCC_NET
.sym 50599 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 50600 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 50601 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 50605 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 50607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 50608 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 50610 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 50611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 50615 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 50616 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 50617 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 50618 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 50620 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 50621 $nextpnr_ICESTORM_LC_46$COUT
.sym 50624 $PACKER_VCC_NET
.sym 50625 $nextpnr_ICESTORM_LC_46$I3
.sym 50628 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 50629 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 50630 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 50631 $nextpnr_ICESTORM_LC_46$COUT
.sym 50636 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 50641 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 50642 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 50649 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 50652 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 50653 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 50654 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 50655 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 50658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 50667 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 50682 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 50693 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 50694 $PACKER_VCC_NET
.sym 50696 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50697 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50699 brick_display
.sym 50700 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 50701 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 50704 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 50705 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 50706 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50713 $PACKER_VCC_NET
.sym 50716 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 50719 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50721 $PACKER_VCC_NET
.sym 50722 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50726 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 50732 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 50734 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50739 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50741 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50744 $nextpnr_ICESTORM_LC_81$O
.sym 50747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 50750 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 50752 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50753 $PACKER_VCC_NET
.sym 50756 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 50758 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 50762 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 50764 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 50765 $PACKER_VCC_NET
.sym 50768 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[4]
.sym 50770 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50771 $PACKER_VCC_NET
.sym 50774 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[5]
.sym 50776 $PACKER_VCC_NET
.sym 50777 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50780 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[6]
.sym 50782 $PACKER_VCC_NET
.sym 50783 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50786 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[7]
.sym 50788 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50794 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 50795 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 50805 startdisplay_SB_DFFESS_Q_E
.sym 50812 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50814 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50820 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 50821 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 50822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 50823 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 50824 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50825 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 50826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 50827 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 50828 livevga.livescount_SB_LUT4_I2_1_I1[7]
.sym 50830 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[7]
.sym 50854 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 50856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 50857 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50860 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 50862 $PACKER_VCC_NET
.sym 50867 $nextpnr_ICESTORM_LC_82$I3
.sym 50870 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50873 $nextpnr_ICESTORM_LC_82$COUT
.sym 50875 $PACKER_VCC_NET
.sym 50877 $nextpnr_ICESTORM_LC_82$I3
.sym 50881 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 50883 $nextpnr_ICESTORM_LC_82$COUT
.sym 50900 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 50901 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 50922 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 50923 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50941 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 50942 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 50943 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 50944 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 50947 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50948 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 50949 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 50950 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 50951 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50952 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50958 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50959 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50961 $PACKER_VCC_NET
.sym 50962 $PACKER_VCC_NET
.sym 50963 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 50964 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50967 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 50968 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50969 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50970 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 50990 $nextpnr_ICESTORM_LC_34$O
.sym 50992 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 50996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 50998 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51002 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 51005 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 51008 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51010 $PACKER_VCC_NET
.sym 51011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 51014 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 51017 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51020 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 51023 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51026 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 51028 $PACKER_VCC_NET
.sym 51029 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51032 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 51035 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51041 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 51046 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51047 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 51056 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51062 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51064 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 51066 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51068 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 51069 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51072 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 51076 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 51082 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51083 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 51084 $PACKER_VCC_NET
.sym 51093 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51095 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 51096 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51097 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 51102 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 51103 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51105 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1[0]
.sym 51107 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 51110 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 51113 $nextpnr_ICESTORM_LC_35$I3
.sym 51115 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51119 $nextpnr_ICESTORM_LC_35$COUT
.sym 51122 $PACKER_VCC_NET
.sym 51123 $nextpnr_ICESTORM_LC_35$I3
.sym 51126 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 51127 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1[0]
.sym 51129 $nextpnr_ICESTORM_LC_35$COUT
.sym 51138 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51139 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 51140 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 51141 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 51144 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 51145 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 51146 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51147 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51163 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 51166 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 51167 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2[1]
.sym 51168 startdisplay[4]
.sym 51169 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 51184 $PACKER_VCC_NET
.sym 51186 $PACKER_VCC_NET
.sym 51189 startdisplay_SB_DFFESS_Q_E
.sym 51190 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 51191 brick_display
.sym 51192 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 51193 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51194 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51197 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 51205 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 51206 $PACKER_VCC_NET
.sym 51208 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51209 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 51214 $PACKER_VCC_NET
.sym 51217 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51221 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51223 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 51230 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51233 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51236 $nextpnr_ICESTORM_LC_180$O
.sym 51238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 51242 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 51244 $PACKER_VCC_NET
.sym 51245 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51248 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 51250 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 51251 $PACKER_VCC_NET
.sym 51254 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 51256 $PACKER_VCC_NET
.sym 51257 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 51260 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 51262 $PACKER_VCC_NET
.sym 51263 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51266 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 51268 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51269 $PACKER_VCC_NET
.sym 51272 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 51275 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51278 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 51281 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51298 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 51300 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51316 livevga.livescount_SB_LUT4_I2_1_I1[7]
.sym 51320 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 51322 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 51327 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 51328 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 51329 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 51332 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 51337 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 51339 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51340 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 51341 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51344 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 51345 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 51346 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51347 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 51349 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 51353 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51354 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51355 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 51356 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51357 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 51358 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 51359 $nextpnr_ICESTORM_LC_181$I3
.sym 51362 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51369 $nextpnr_ICESTORM_LC_181$I3
.sym 51372 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51373 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51374 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 51375 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51378 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 51380 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51384 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 51385 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 51387 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 51390 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51393 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 51396 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 51397 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 51398 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 51399 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 51403 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 51404 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 51405 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 51409 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 51410 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 51413 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 51414 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51415 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 51416 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 51420 rgb[3]$SB_IO_OUT
.sym 51435 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 51436 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 51437 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 51438 startdisplay[4]
.sym 51442 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 51443 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 51451 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[3]
.sym 51452 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 51453 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51455 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 51461 startdisplay_SB_DFFESS_Q_E
.sym 51462 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 51463 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 51464 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 51466 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 51470 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 51472 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 51473 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 51475 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 51476 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 51478 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 51479 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51480 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 51481 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 51484 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 51485 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 51490 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 51492 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 51496 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 51497 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 51501 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 51502 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 51503 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51504 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51507 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 51508 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 51509 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 51510 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 51515 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[3]
.sym 51516 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 51519 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 51520 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 51522 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 51525 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 51526 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 51527 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[3]
.sym 51528 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 51529 startdisplay_SB_DFFESS_Q_E
.sym 51530 clk_pxl$SB_IO_OUT
.sym 51531 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 51538 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[3]
.sym 51539 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 51546 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 51558 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51561 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 51564 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 51565 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 51573 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 51574 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[3]
.sym 51576 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 51577 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 51581 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 51583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 51584 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 51585 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[1]
.sym 51586 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 51587 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 51590 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 51596 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[1]
.sym 51598 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[3]
.sym 51600 startdisplay_SB_DFFESS_Q_E
.sym 51604 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 51606 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 51607 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[3]
.sym 51608 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 51609 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[1]
.sym 51612 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 51614 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 51618 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 51619 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[1]
.sym 51620 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[3]
.sym 51621 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 51625 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 51626 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[1]
.sym 51627 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 51630 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 51636 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 51638 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 51643 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 51645 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 51648 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 51650 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 51652 startdisplay_SB_DFFESS_Q_E
.sym 51653 clk_pxl$SB_IO_OUT
.sym 51654 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 51662 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51669 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 51671 $PACKER_VCC_NET
.sym 51673 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
.sym 51675 startdisplay[1]
.sym 51677 $PACKER_VCC_NET
.sym 51682 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51683 brick_display
.sym 51685 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 51698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 51701 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 51702 $PACKER_VCC_NET
.sym 51703 $PACKER_VCC_NET
.sym 51708 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51709 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51711 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 51714 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51715 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51721 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51728 $nextpnr_ICESTORM_LC_124$O
.sym 51731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 51734 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 51736 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51737 $PACKER_VCC_NET
.sym 51740 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 51742 $PACKER_VCC_NET
.sym 51743 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 51746 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 51748 $PACKER_VCC_NET
.sym 51749 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 51752 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[4]
.sym 51755 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51758 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[5]
.sym 51761 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[6]
.sym 51766 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51770 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[7]
.sym 51772 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51773 $PACKER_VCC_NET
.sym 51782 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 51803 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 51805 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 51814 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[7]
.sym 51842 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51845 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 51851 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[8]
.sym 51853 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51860 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 51861 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[8]
.sym 51906 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 51907 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 51908 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 51916 row[9]
.sym 51918 row[8]
.sym 51929 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 51930 startdisplay[4]
.sym 51935 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 51942 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 51946 $PACKER_VCC_NET
.sym 51950 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 51957 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 51961 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 51965 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 51974 $nextpnr_ICESTORM_LC_185$O
.sym 51976 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 51980 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 51982 $PACKER_VCC_NET
.sym 51983 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 51986 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 51989 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 51992 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 51994 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 51998 $nextpnr_ICESTORM_LC_186$I3
.sym 52000 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 52008 $nextpnr_ICESTORM_LC_186$I3
.sym 52027 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[2]
.sym 52028 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 52029 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 52030 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 52031 lives_display_SB_LUT4_I2_O[1]
.sym 52040 $PACKER_VCC_NET
.sym 52049 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 52065 startdisplay[1]
.sym 52067 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
.sym 52074 lives_display_SB_LUT4_I2_O[0]
.sym 52076 startdisplay[3]
.sym 52081 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 52084 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 52085 lives_display_SB_LUT4_I2_O[3]
.sym 52086 lives_display_SB_LUT4_I2_O[2]
.sym 52091 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 52093 lives_display_SB_LUT4_I2_O[3]
.sym 52094 valid1_SB_LUT4_I3_O
.sym 52095 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 52096 lives_display_SB_LUT4_I2_O[1]
.sym 52099 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 52100 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 52101 lives_display_SB_LUT4_I2_O[2]
.sym 52104 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 52105 startdisplay[1]
.sym 52106 lives_display_SB_LUT4_I2_O[2]
.sym 52110 lives_display_SB_LUT4_I2_O[1]
.sym 52111 lives_display_SB_LUT4_I2_O[3]
.sym 52112 lives_display_SB_LUT4_I2_O[0]
.sym 52113 lives_display_SB_LUT4_I2_O[2]
.sym 52116 lives_display_SB_LUT4_I2_O[2]
.sym 52117 lives_display_SB_LUT4_I2_O[0]
.sym 52118 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 52119 lives_display_SB_LUT4_I2_O[3]
.sym 52128 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 52130 lives_display_SB_LUT4_I2_O[2]
.sym 52131 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
.sym 52134 startdisplay[3]
.sym 52135 lives_display_SB_LUT4_I2_O[2]
.sym 52137 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 52142 lives_display_SB_LUT4_I2_O[3]
.sym 52143 lives_display_SB_LUT4_I2_O[0]
.sym 52145 clk_pxl$SB_IO_OUT
.sym 52146 valid1_SB_LUT4_I3_O
.sym 52148 rgb[5]$SB_IO_OUT
.sym 52152 rgb[4]$SB_IO_OUT
.sym 52161 rgb[2]$SB_IO_OUT
.sym 52167 brick_display
.sym 52169 $PACKER_VCC_NET
.sym 52170 lives_display_SB_LUT4_I2_O[0]
.sym 52294 lives_display_SB_LUT4_I2_O[2]
.sym 52683 start_SB_LUT4_I2_O[2]
.sym 52687 rgb[3]$SB_IO_OUT
.sym 52694 start_SB_LUT4_I2_O[2]
.sym 52696 rgb[3]$SB_IO_OUT
.sym 52709 start$SB_IO_IN
.sym 52713 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 52735 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 52781 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 52782 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 52783 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 52785 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 52788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 52793 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 52795 col[3]
.sym 52800 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 52804 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 52806 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 52807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 52808 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 52809 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 52810 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 52812 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 52813 $nextpnr_ICESTORM_LC_27$O
.sym 52815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 52819 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 52821 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 52822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 52825 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52827 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 52828 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 52831 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 52833 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 52834 col[3]
.sym 52837 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 52839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 52840 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 52843 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 52845 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 52846 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 52849 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 52851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 52852 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 52855 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 52857 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 52858 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 52939 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 52950 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 52951 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 52956 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 52957 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 52961 col[9]
.sym 52973 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 52976 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 52978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 52979 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 52982 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 52984 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 52985 col[9]
.sym 52988 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 52990 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 52994 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 52996 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 53000 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 53003 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 53006 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 53008 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 53012 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 53015 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 53018 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 53020 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 53062 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 53074 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 53083 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 53084 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 53088 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[19]
.sym 53091 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 53093 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 53099 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 53101 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 53105 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 53108 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 53111 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 53113 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 53117 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 53120 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 53125 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[19]
.sym 53126 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 53127 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 53132 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 53139 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 53142 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 53171 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 53313 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 53318 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53319 col[3]
.sym 53320 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 53321 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 53322 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 53324 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 53325 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 53326 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 53328 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 53330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 53332 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 53334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 53336 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 53342 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53344 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 53345 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 53347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 53348 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53351 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 53353 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 53354 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 53357 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 53359 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53360 col[3]
.sym 53363 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 53365 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 53366 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 53369 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[4]
.sym 53371 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 53372 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 53375 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[5]
.sym 53377 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 53378 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 53381 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 53383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 53384 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 53387 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 53389 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 53390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 53413 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 53431 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 53443 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 53456 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 53461 col[9]
.sym 53466 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 53468 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[8]
.sym 53470 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 53471 col[9]
.sym 53474 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[9]
.sym 53476 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 53480 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[10]
.sym 53482 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 53486 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[11]
.sym 53489 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 53492 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[12]
.sym 53494 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 53498 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[13]
.sym 53501 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 53504 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[14]
.sym 53506 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 53510 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[15]
.sym 53513 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 53546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 53551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 53554 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[15]
.sym 53561 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53564 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 53565 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 53566 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 53569 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 53571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 53579 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 53581 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 53582 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 53584 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 53587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 53591 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[16]
.sym 53593 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 53597 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[17]
.sym 53600 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 53603 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 53605 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 53610 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 53611 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 53612 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 53613 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 53616 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53618 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 53622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 53628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 53629 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 53630 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 53631 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 53641 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 53645 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 53647 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 53648 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 53687 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 53694 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53698 col[3]
.sym 53701 $PACKER_VCC_NET
.sym 53702 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 53703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 53704 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 53705 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 53706 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 53707 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 53709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 53710 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 53711 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 53712 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 53713 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 53714 $nextpnr_ICESTORM_LC_76$O
.sym 53716 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 53720 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[1]
.sym 53722 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 53723 $PACKER_VCC_NET
.sym 53726 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[2]
.sym 53728 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53729 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 53732 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[3]
.sym 53734 col[3]
.sym 53735 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 53738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[4]
.sym 53740 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 53741 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 53744 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[5]
.sym 53746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 53747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 53750 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[6]
.sym 53752 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 53753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 53756 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[7]
.sym 53758 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 53759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 53766 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 53767 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 53768 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 53769 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 53770 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 53771 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 53782 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 53793 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 53800 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[7]
.sym 53819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 53821 col[9]
.sym 53823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 53825 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 53826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 53827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 53835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 53837 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[8]
.sym 53839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 53840 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 53843 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[9]
.sym 53845 col[9]
.sym 53846 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 53849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[10]
.sym 53851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 53855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[11]
.sym 53857 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 53861 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[12]
.sym 53864 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 53867 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[13]
.sym 53869 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 53873 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[14]
.sym 53876 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 53879 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[15]
.sym 53881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 53887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 53888 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 53889 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 53890 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 53891 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 53892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 53893 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 53897 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 53900 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 53915 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 53916 $PACKER_VCC_NET
.sym 53918 $PACKER_VCC_NET
.sym 53921 $PACKER_VCC_NET
.sym 53923 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[15]
.sym 53931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 53932 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 53934 col[3]
.sym 53935 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 53938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 53939 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 53941 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 53943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[19]
.sym 53946 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 53949 col[9]
.sym 53955 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 53960 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[16]
.sym 53963 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 53966 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[17]
.sym 53968 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 53972 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[18]
.sym 53975 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 53978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[19]
.sym 53980 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 53985 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 53987 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[19]
.sym 53988 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[19]
.sym 53991 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 53992 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 53993 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 53994 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 53998 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 54003 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 54004 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 54005 col[9]
.sym 54006 col[3]
.sym 54020 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 54025 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 54034 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 54038 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 54042 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 54054 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54055 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 54056 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 54058 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 54060 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 54061 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 54062 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 54063 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 54064 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 54065 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 54066 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 54069 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54074 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54075 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 54076 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 54077 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 54078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 54079 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 54090 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 54091 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 54092 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 54093 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 54102 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54103 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 54104 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 54105 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 54108 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 54109 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 54110 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54111 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 54114 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54115 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 54116 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 54117 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 54126 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 54128 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 54144 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54148 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54156 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 54157 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54167 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54284 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 54303 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54315 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54317 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54319 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 54320 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54321 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 54322 $PACKER_VCC_NET
.sym 54325 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 54327 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54328 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 54329 $nextpnr_ICESTORM_LC_84$O
.sym 54332 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 54335 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 54338 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 54341 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 54343 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54344 $PACKER_VCC_NET
.sym 54347 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 54349 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54353 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 54356 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54359 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 54361 $PACKER_VCC_NET
.sym 54362 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54365 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 54368 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54372 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 54373 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 54375 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 54379 livevga.livescount_SB_LUT4_I2_1_I1[7]
.sym 54399 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54404 $PACKER_VCC_NET
.sym 54406 $PACKER_VCC_NET
.sym 54408 $PACKER_VCC_NET
.sym 54411 $PACKER_VCC_NET
.sym 54427 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 54429 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 54433 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 54434 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 54435 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 54444 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 54472 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 54473 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 54474 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 54495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 54496 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 54497 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 54498 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 54521 livevga.livescount_SB_LUT4_I2_1_I1[7]
.sym 54531 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 54533 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 54535 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 54544 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54554 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54561 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 54564 $PACKER_VCC_NET
.sym 54565 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 54566 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54568 $PACKER_VCC_NET
.sym 54569 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54570 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 54575 $nextpnr_ICESTORM_LC_55$O
.sym 54578 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 54581 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 54583 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 54587 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 54589 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 54593 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 54596 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54599 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 54601 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54602 $PACKER_VCC_NET
.sym 54605 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 54607 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54608 $PACKER_VCC_NET
.sym 54611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 54613 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54617 $nextpnr_ICESTORM_LC_56$I3
.sym 54619 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54626 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 54636 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 54637 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 54641 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54647 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54649 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54653 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 54654 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54659 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54661 $nextpnr_ICESTORM_LC_56$I3
.sym 54667 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 54676 $PACKER_VCC_NET
.sym 54683 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 54693 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54698 $nextpnr_ICESTORM_LC_56$COUT
.sym 54700 $PACKER_VCC_NET
.sym 54702 $nextpnr_ICESTORM_LC_56$I3
.sym 54705 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 54706 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 54708 $nextpnr_ICESTORM_LC_56$COUT
.sym 54773 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 54789 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54790 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 54792 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54794 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54796 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54797 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 54799 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54810 $PACKER_VCC_NET
.sym 54814 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54815 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 54821 $nextpnr_ICESTORM_LC_179$O
.sym 54823 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54827 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3[1]
.sym 54829 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54830 $PACKER_VCC_NET
.sym 54833 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
.sym 54835 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54839 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3[3]
.sym 54842 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54845 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54847 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54852 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 54853 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54854 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 54855 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 54861 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 54896 $PACKER_VCC_NET
.sym 54897 HSYNC1_SB_DFFE_Q_E
.sym 54899 $PACKER_VCC_NET
.sym 54901 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 54902 startdisplay_SB_DFFESS_Q_5_E
.sym 54903 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 54906 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54913 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 54916 $PACKER_VCC_NET
.sym 54918 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54921 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54922 $PACKER_VCC_NET
.sym 54924 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54925 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 54926 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54927 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54933 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54944 $nextpnr_ICESTORM_LC_119$O
.sym 54946 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 54950 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 54952 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54953 $PACKER_VCC_NET
.sym 54954 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 54956 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 54958 $PACKER_VCC_NET
.sym 54959 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54962 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 54964 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54965 $PACKER_VCC_NET
.sym 54968 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_I3[4]
.sym 54970 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54971 $PACKER_VCC_NET
.sym 54974 $nextpnr_ICESTORM_LC_120$I3
.sym 54977 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54980 $nextpnr_ICESTORM_LC_120$COUT
.sym 54983 $PACKER_VCC_NET
.sym 54984 $nextpnr_ICESTORM_LC_120$I3
.sym 54989 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54990 $nextpnr_ICESTORM_LC_120$COUT
.sym 54995 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 54996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 55019 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 55020 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 55021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 55023 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 55024 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 55025 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 55027 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 55028 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55029 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55035 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55037 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 55039 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 55040 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 55042 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 55046 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 55050 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55053 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 55054 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 55055 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 55056 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 55058 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 55061 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 55062 startdisplay_SB_DFFESS_Q_5_E
.sym 55063 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2[1]
.sym 55064 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55065 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 55068 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 55069 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 55070 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 55071 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 55086 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 55087 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55088 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 55089 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 55092 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55093 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 55094 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 55095 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 55098 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2[1]
.sym 55100 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 55101 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 55104 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55105 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 55106 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55114 startdisplay_SB_DFFESS_Q_5_E
.sym 55115 clk_pxl$SB_IO_OUT
.sym 55116 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 55131 startdisplay[4]
.sym 55134 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 55138 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55141 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55144 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 55159 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55166 $PACKER_VCC_NET
.sym 55171 $PACKER_VCC_NET
.sym 55177 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55180 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 55181 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 55182 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55184 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 55185 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 55189 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55190 $nextpnr_ICESTORM_LC_5$O
.sym 55193 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 55196 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 55198 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 55199 $PACKER_VCC_NET
.sym 55202 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 55204 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 55205 $PACKER_VCC_NET
.sym 55208 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 55210 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55214 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2[4]
.sym 55216 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55220 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2[5]
.sym 55222 $PACKER_VCC_NET
.sym 55223 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 55226 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2[6]
.sym 55228 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55232 $nextpnr_ICESTORM_LC_6$I3
.sym 55235 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55276 $nextpnr_ICESTORM_LC_6$I3
.sym 55281 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 55286 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 55287 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[3]
.sym 55288 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 55290 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 55291 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 55294 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55296 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 55298 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 55299 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 55300 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55301 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55302 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 55311 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 55317 $nextpnr_ICESTORM_LC_6$I3
.sym 55320 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 55323 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 55340 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55341 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 55344 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 55345 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 55346 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 55347 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[3]
.sym 55350 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 55351 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 55352 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 55353 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 55356 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55357 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55358 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 55359 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55363 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 55379 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 55389 HSYNC1_SB_DFFE_Q_E
.sym 55391 $PACKER_VCC_NET
.sym 55395 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 55396 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 55404 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 55409 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 55411 $PACKER_VCC_NET
.sym 55412 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55413 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55415 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55417 $PACKER_VCC_NET
.sym 55418 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 55419 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 55424 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55430 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 55436 $nextpnr_ICESTORM_LC_65$O
.sym 55439 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 55442 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 55444 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55445 $PACKER_VCC_NET
.sym 55448 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 55451 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55454 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 55456 $PACKER_VCC_NET
.sym 55457 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 55460 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 55462 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55466 $nextpnr_ICESTORM_LC_66$I3
.sym 55468 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55472 $nextpnr_ICESTORM_LC_66$COUT
.sym 55475 $PACKER_VCC_NET
.sym 55476 $nextpnr_ICESTORM_LC_66$I3
.sym 55479 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 55480 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 55481 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 55482 $nextpnr_ICESTORM_LC_66$COUT
.sym 55511 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 55543 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 55548 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 55549 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 55603 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 55604 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 55605 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 55611 HSYNC1$SB_IO_OUT
.sym 55624 left$SB_IO_IN
.sym 55633 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55662 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55672 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 55674 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55676 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55682 $nextpnr_ICESTORM_LC_20$O
.sym 55684 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55688 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 55690 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 55694 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 55696 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55700 $nextpnr_ICESTORM_LC_21$I3
.sym 55703 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55710 $nextpnr_ICESTORM_LC_21$I3
.sym 55742 rgb[5]$SB_IO_OUT
.sym 55750 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 55777 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 55778 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 55780 $PACKER_VCC_NET
.sym 55781 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55784 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[2]
.sym 55786 brick_display
.sym 55788 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55793 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55794 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 55800 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 55802 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55805 $nextpnr_ICESTORM_LC_48$O
.sym 55808 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55811 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[1]
.sym 55813 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55817 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[2]
.sym 55819 $PACKER_VCC_NET
.sym 55820 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 55823 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[3]
.sym 55826 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55829 $nextpnr_ICESTORM_LC_49$I3
.sym 55832 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55835 $nextpnr_ICESTORM_LC_49$COUT
.sym 55838 $PACKER_VCC_NET
.sym 55839 $nextpnr_ICESTORM_LC_49$I3
.sym 55842 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[2]
.sym 55843 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 55844 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 55845 $nextpnr_ICESTORM_LC_49$COUT
.sym 55849 brick_display
.sym 55850 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 55896 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55900 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 55902 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 55903 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 55904 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 55907 brick_display
.sym 55908 lives_display_SB_LUT4_I2_O[2]
.sym 55909 $PACKER_VCC_NET
.sym 55910 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 55911 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 55915 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[2]
.sym 55917 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 55920 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55922 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 55925 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 55928 $nextpnr_ICESTORM_LC_52$O
.sym 55930 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 55934 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]
.sym 55936 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55940 $nextpnr_ICESTORM_LC_53$I3
.sym 55942 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55946 $nextpnr_ICESTORM_LC_53$COUT
.sym 55948 $PACKER_VCC_NET
.sym 55950 $nextpnr_ICESTORM_LC_53$I3
.sym 55953 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 55954 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 55956 $nextpnr_ICESTORM_LC_53$COUT
.sym 55959 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 55960 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 55961 lives_display_SB_LUT4_I2_O[2]
.sym 55962 brick_display
.sym 55965 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 55966 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 55967 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 55968 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[2]
.sym 55971 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 55972 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 55973 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 55974 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 55996 lives_display_SB_LUT4_I2_O[2]
.sym 56023 startdisplay[4]
.sym 56024 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 56032 valid1_SB_LUT4_I3_O
.sym 56039 lives_display_SB_LUT4_I2_O[2]
.sym 56043 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 56058 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 56060 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 56061 lives_display_SB_LUT4_I2_O[2]
.sym 56083 lives_display_SB_LUT4_I2_O[2]
.sym 56084 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 56085 startdisplay[4]
.sym 56099 clk_pxl$SB_IO_OUT
.sym 56100 valid1_SB_LUT4_I3_O
.sym 56120 valid1_SB_LUT4_I3_O
.sym 56514 start$SB_IO_IN
.sym 56515 rgb[5]$SB_IO_OUT
.sym 56526 rgb[5]$SB_IO_OUT
.sym 56536 start$SB_IO_IN
.sym 57517 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 57522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 57523 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 57524 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 57546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 57571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 57584 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 57589 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 57644 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 57645 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 57647 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 57654 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 57656 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 57657 $PACKER_VCC_NET
.sym 57659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 57660 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 57662 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 57667 $nextpnr_ICESTORM_LC_89$O
.sym 57670 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 57673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 57676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 57679 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 57681 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 57682 $PACKER_VCC_NET
.sym 57683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 57685 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 57687 $PACKER_VCC_NET
.sym 57688 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 57689 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 57691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 57694 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 57695 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 57697 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 57699 $PACKER_VCC_NET
.sym 57700 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 57701 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 57703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 57706 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 57707 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 57709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 57711 $PACKER_VCC_NET
.sym 57712 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 57713 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 57730 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 57733 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 57753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 57764 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 57766 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 57775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 57778 $PACKER_VCC_NET
.sym 57782 row[9]
.sym 57783 row[8]
.sym 57788 $PACKER_VCC_NET
.sym 57790 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 57793 row[8]
.sym 57794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 57796 $nextpnr_ICESTORM_LC_90$I3
.sym 57798 $PACKER_VCC_NET
.sym 57799 row[9]
.sym 57800 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 57802 $nextpnr_ICESTORM_LC_90$COUT
.sym 57804 $PACKER_VCC_NET
.sym 57806 $nextpnr_ICESTORM_LC_90$I3
.sym 57809 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 57811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 57812 $nextpnr_ICESTORM_LC_90$COUT
.sym 57815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 57823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 57828 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 57988 row[8]
.sym 57990 row[9]
.sym 57993 $PACKER_VCC_NET
.sym 58116 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 58128 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 58130 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 58147 $PACKER_VCC_NET
.sym 58148 row[8]
.sym 58150 row[9]
.sym 58152 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 58153 $PACKER_VCC_NET
.sym 58154 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 58156 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 58158 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 58159 $nextpnr_ICESTORM_LC_57$O
.sym 58162 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 58165 livevga.livescount_SB_LUT4_I2_1_I1[1]
.sym 58167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 58171 livevga.livescount_SB_LUT4_I2_1_I1[2]
.sym 58174 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 58177 livevga.livescount_SB_LUT4_I2_1_I1[3]
.sym 58179 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 58180 $PACKER_VCC_NET
.sym 58183 livevga.livescount_SB_LUT4_I2_1_I1[4]
.sym 58185 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 58186 $PACKER_VCC_NET
.sym 58189 livevga.livescount_SB_LUT4_I2_1_I1[5]
.sym 58191 $PACKER_VCC_NET
.sym 58192 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 58195 livevga.livescount_SB_LUT4_I2_1_I1[6]
.sym 58197 row[8]
.sym 58198 $PACKER_VCC_NET
.sym 58201 $nextpnr_ICESTORM_LC_58$I3
.sym 58204 row[9]
.sym 58222 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 58226 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 58245 $nextpnr_ICESTORM_LC_58$I3
.sym 58286 $nextpnr_ICESTORM_LC_58$I3
.sym 58363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 58364 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 58365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 58367 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 58377 $PACKER_VCC_NET
.sym 58378 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58380 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58385 $PACKER_VCC_NET
.sym 58386 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 58389 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 58393 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58395 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 58402 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 58403 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58405 $nextpnr_ICESTORM_LC_117$O
.sym 58408 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 58411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 58413 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 58414 $PACKER_VCC_NET
.sym 58417 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 58420 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 58423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 58425 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 58429 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 58431 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58432 $PACKER_VCC_NET
.sym 58435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 58438 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58441 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 58443 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58444 $PACKER_VCC_NET
.sym 58447 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 58449 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58479 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 58481 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 58482 row[9]
.sym 58483 row[8]
.sym 58485 $PACKER_VCC_NET
.sym 58486 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58487 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58488 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 58490 $PACKER_VCC_NET
.sym 58491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 58497 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58528 $nextpnr_ICESTORM_LC_118$I3
.sym 58530 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58538 $nextpnr_ICESTORM_LC_118$I3
.sym 58591 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58608 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 58727 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 58730 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 58732 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 58733 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 58734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 58736 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 58743 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58745 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 58751 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 58753 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 58756 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58758 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 58759 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58763 $PACKER_VCC_NET
.sym 58771 $PACKER_VCC_NET
.sym 58774 $nextpnr_ICESTORM_LC_147$O
.sym 58777 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 58780 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 58782 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 58783 $PACKER_VCC_NET
.sym 58786 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 58788 $PACKER_VCC_NET
.sym 58789 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 58792 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 58794 $PACKER_VCC_NET
.sym 58795 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 58798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 58800 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58801 $PACKER_VCC_NET
.sym 58804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 58807 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58810 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 58812 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58813 $PACKER_VCC_NET
.sym 58816 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 58818 $PACKER_VCC_NET
.sym 58819 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58848 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 58852 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 58855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 58857 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 58860 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 58872 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58873 $PACKER_VCC_NET
.sym 58887 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 58897 $nextpnr_ICESTORM_LC_148$I3
.sym 58899 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58903 $nextpnr_ICESTORM_LC_148$COUT
.sym 58906 $PACKER_VCC_NET
.sym 58907 $nextpnr_ICESTORM_LC_148$I3
.sym 58910 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 58913 $nextpnr_ICESTORM_LC_148$COUT
.sym 58971 row[8]
.sym 58977 $PACKER_VCC_NET
.sym 58978 $PACKER_VCC_NET
.sym 58982 row[9]
.sym 59096 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59119 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 59120 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 59121 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 59124 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59125 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 59127 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 59131 row[8]
.sym 59137 $PACKER_VCC_NET
.sym 59138 $PACKER_VCC_NET
.sym 59142 row[9]
.sym 59143 $nextpnr_ICESTORM_LC_3$O
.sym 59146 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59149 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59151 $PACKER_VCC_NET
.sym 59152 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 59155 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59158 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 59161 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 59163 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 59167 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 59169 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 59173 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 59176 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 59179 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 59181 $PACKER_VCC_NET
.sym 59182 row[8]
.sym 59185 $nextpnr_ICESTORM_LC_4$I3
.sym 59187 row[9]
.sym 59218 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 59222 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 59224 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 59225 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 59229 $nextpnr_ICESTORM_LC_4$I3
.sym 59270 $nextpnr_ICESTORM_LC_4$I3
.sym 59357 $PACKER_VCC_NET
.sym 59361 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 59365 $PACKER_VCC_NET
.sym 59368 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59372 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59376 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 59378 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 59382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 59384 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 59385 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 59389 $nextpnr_ICESTORM_LC_9$O
.sym 59392 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59395 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59397 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 59401 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59403 $PACKER_VCC_NET
.sym 59404 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59407 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 59409 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 59410 $PACKER_VCC_NET
.sym 59413 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 59416 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 59419 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 59421 $PACKER_VCC_NET
.sym 59422 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 59425 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 59427 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 59428 $PACKER_VCC_NET
.sym 59431 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 59434 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 59475 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 59485 $PACKER_VCC_NET
.sym 59488 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59489 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59491 HSYNC1_SB_DFFE_Q_E
.sym 59499 row[9]
.sym 59507 row[8]
.sym 59511 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59512 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 59514 $PACKER_VCC_NET
.sym 59515 row[8]
.sym 59518 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 59521 row[9]
.sym 59525 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59526 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59527 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59528 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 59559 HSYNC1_SB_DFFE_Q_E
.sym 59560 clk_pxl$SB_IO_OUT
.sym 59587 HSYNC1$SB_IO_OUT
.sym 59828 rgb[1]$SB_IO_OUT
.sym 59830 rgb[0]$SB_IO_OUT
.sym 60084 rgb[4]$SB_IO_OUT
.sym 60200 clk_12M$SB_IO_IN
.sym 60321 $PACKER_GND_NET
.sym 61936 VSYNC1$SB_IO_OUT
.sym 62678 $PACKER_VCC_NET
.sym 63178 $PACKER_VCC_NET
.sym 63773 HSYNC1$SB_IO_OUT
.sym 63787 rgb[2]$SB_IO_OUT
.sym 64144 ballvga.invertx
.sym 64174 $PACKER_GND_NET
.sym 64192 $PACKER_GND_NET
.sym 64201 rgb[4]$SB_IO_OUT
.sym 65265 $PACKER_VCC_NET
.sym 66741 $PACKER_VCC_NET
.sym 67257 left$SB_IO_IN
.sym 67748 left$SB_IO_IN
.sym 67961 left$SB_IO_IN
.sym 67995 rgb[2]$SB_IO_OUT
.sym 68005 $PACKER_VCC_NET
.sym 68006 rgb[2]$SB_IO_OUT
.sym 68009 rgb[4]$SB_IO_OUT
.sym 68020 rgb[4]$SB_IO_OUT
.sym 68021 rgb[2]$SB_IO_OUT
.sym 68025 $PACKER_VCC_NET
.sym 68185 clk_12M$SB_IO_IN
.sym 70450 left$SB_IO_IN
.sym 71329 clk_12M$SB_IO_IN
.sym 71456 rgb[0]$SB_IO_OUT
.sym 71457 rgb[1]$SB_IO_OUT
.sym 71908 clk_12M$SB_IO_IN
.sym 73051 clk_12M$SB_IO_IN
.sym 73563 VSYNC1$SB_IO_OUT
.sym 74056 VSYNC1$SB_IO_OUT
.sym 74527 clk_12M$SB_IO_IN
.sym 74544 VSYNC1$SB_IO_OUT
.sym 75032 VSYNC1$SB_IO_OUT
.sym 75402 HSYNC1$SB_IO_OUT
.sym 75524 VSYNC1$SB_IO_OUT
.sym 75661 rgb[1]$SB_IO_OUT
.sym 75664 rgb[0]$SB_IO_OUT
.sym 75668 rgb[0]$SB_IO_OUT
.sym 75671 rgb[1]$SB_IO_OUT
.sym 75687 rgb[1]$SB_IO_OUT
.sym 75690 rgb[0]$SB_IO_OUT
.sym 78860 ballvga.invertx
.sym 78867 ballvga.invertx
.sym 78868 VSYNC1$SB_IO_OUT
.sym 78871 HSYNC1$SB_IO_OUT
.sym 78878 ballvga.invertx
.sym 78881 VSYNC1$SB_IO_OUT
.sym 78885 HSYNC1$SB_IO_OUT
.sym 103394 brickvga.brick_count2_SB_DFFESR_Q_D[0]
.sym 103399 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[1]
.sym 103403 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 103407 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 103411 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[4]
.sym 103415 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 103419 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 103423 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[7]
.sym 103427 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[8]
.sym 103431 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[9]
.sym 103435 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[10]
.sym 103439 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[11]
.sym 103443 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[12]
.sym 103447 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[13]
.sym 103451 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[14]
.sym 103455 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[15]
.sym 103459 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[16]
.sym 103463 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[17]
.sym 103467 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[18]
.sym 103471 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[19]
.sym 103475 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[20]
.sym 103479 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[21]
.sym 103483 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[22]
.sym 103487 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[23]
.sym 103491 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[24]
.sym 103495 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[25]
.sym 103499 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[26]
.sym 103503 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[27]
.sym 103507 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[28]
.sym 103511 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[29]
.sym 103515 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[30]
.sym 103518 $PACKER_VCC_NET
.sym 103520 $nextpnr_ICESTORM_LC_111$I3
.sym 103523 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[31]
.sym 103524 $nextpnr_ICESTORM_LC_111$COUT
.sym 103528 $nextpnr_ICESTORM_LC_112$I3
.sym 103532 brickvga.brick_count2[20]
.sym 103536 brickvga.brick_count2[4]
.sym 103540 brickvga.brick_count2[25]
.sym 103544 brickvga.brick_count2[27]
.sym 103548 brickvga.brick_count2[26]
.sym 103549 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 103550 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 103551 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 103552 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 103561 $PACKER_VCC_NET
.sym 103568 brickvga.brick_count2[23]
.sym 103588 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[2]
.sym 103589 brickvga.brick_count_SB_DFFESR_Q_D[0]
.sym 103593 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[1]
.sym 103594 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[2]
.sym 103595 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[3]
.sym 103596 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 103600 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 103604 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[3]
.sym 103608 brickvga.brick_count[0]
.sym 103612 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[1]
.sym 103618 brickvga.brick_count[0]
.sym 103622 brickvga.brick_count[1]
.sym 103623 $PACKER_VCC_NET
.sym 103624 brickvga.brick_count[0]
.sym 103626 brickvga.brick_count[2]
.sym 103627 $PACKER_VCC_NET
.sym 103628 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[2]
.sym 103630 brickvga.brick_count[3]
.sym 103631 $PACKER_VCC_NET
.sym 103632 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[3]
.sym 103634 brickvga.brick_count[4]
.sym 103635 $PACKER_VCC_NET
.sym 103636 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[4]
.sym 103638 brickvga.brick_count[5]
.sym 103639 $PACKER_VCC_NET
.sym 103640 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[5]
.sym 103642 brickvga.brick_count[6]
.sym 103643 $PACKER_VCC_NET
.sym 103644 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[6]
.sym 103646 brickvga.brick_count[7]
.sym 103647 $PACKER_VCC_NET
.sym 103648 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[7]
.sym 103650 brickvga.brick_count[8]
.sym 103651 $PACKER_VCC_NET
.sym 103652 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[8]
.sym 103654 brickvga.brick_count[9]
.sym 103655 $PACKER_VCC_NET
.sym 103656 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[9]
.sym 103658 brickvga.brick_count[10]
.sym 103659 $PACKER_VCC_NET
.sym 103660 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[10]
.sym 103662 brickvga.brick_count[11]
.sym 103663 $PACKER_VCC_NET
.sym 103664 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[11]
.sym 103666 brickvga.brick_count[12]
.sym 103667 $PACKER_VCC_NET
.sym 103668 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[12]
.sym 103670 brickvga.brick_count[13]
.sym 103671 $PACKER_VCC_NET
.sym 103672 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[13]
.sym 103674 brickvga.brick_count[14]
.sym 103675 $PACKER_VCC_NET
.sym 103676 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[14]
.sym 103678 brickvga.brick_count[15]
.sym 103679 $PACKER_VCC_NET
.sym 103680 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[15]
.sym 103682 brickvga.brick_count[16]
.sym 103683 $PACKER_VCC_NET
.sym 103684 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[16]
.sym 103686 brickvga.brick_count[17]
.sym 103687 $PACKER_VCC_NET
.sym 103688 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[17]
.sym 103690 brickvga.brick_count[18]
.sym 103691 $PACKER_VCC_NET
.sym 103692 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[18]
.sym 103694 brickvga.brick_count[19]
.sym 103695 $PACKER_VCC_NET
.sym 103696 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[19]
.sym 103698 brickvga.brick_count[20]
.sym 103699 $PACKER_VCC_NET
.sym 103700 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[20]
.sym 103702 brickvga.brick_count[21]
.sym 103703 $PACKER_VCC_NET
.sym 103704 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[21]
.sym 103706 brickvga.brick_count[22]
.sym 103707 $PACKER_VCC_NET
.sym 103708 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[22]
.sym 103710 brickvga.brick_count[23]
.sym 103711 $PACKER_VCC_NET
.sym 103712 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[23]
.sym 103714 brickvga.brick_count[24]
.sym 103715 $PACKER_VCC_NET
.sym 103716 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[24]
.sym 103718 brickvga.brick_count[25]
.sym 103719 $PACKER_VCC_NET
.sym 103720 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[25]
.sym 103722 brickvga.brick_count[26]
.sym 103723 $PACKER_VCC_NET
.sym 103724 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[26]
.sym 103726 brickvga.brick_count[27]
.sym 103727 $PACKER_VCC_NET
.sym 103728 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[27]
.sym 103730 brickvga.brick_count[28]
.sym 103731 $PACKER_VCC_NET
.sym 103732 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[28]
.sym 103734 brickvga.brick_count[29]
.sym 103735 $PACKER_VCC_NET
.sym 103736 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[29]
.sym 103738 brickvga.brick_count[30]
.sym 103739 $PACKER_VCC_NET
.sym 103740 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[30]
.sym 103742 brickvga.brick_count[31]
.sym 103743 $PACKER_VCC_NET
.sym 103744 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3[31]
.sym 103745 brickvga.brick_count[5]
.sym 103746 brickvga.brick_count[6]
.sym 103747 brickvga.brick_count[10]
.sym 103748 brickvga.brick_count[16]
.sym 103749 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 103750 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 103751 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 103752 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 103756 brickvga.brick_count[19]
.sym 103760 brickvga.brick_count[10]
.sym 103761 brickvga.brick_count[17]
.sym 103762 brickvga.brick_count[19]
.sym 103763 brickvga.brick_count[21]
.sym 103764 brickvga.brick_count[24]
.sym 103768 brickvga.brick_count[22]
.sym 103769 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 103770 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 103771 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[2]
.sym 103772 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 103776 brickvga.brick_count[21]
.sym 103778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 103783 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 103787 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 103791 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 103794 $PACKER_VCC_NET
.sym 103795 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 103798 $PACKER_VCC_NET
.sym 103799 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 103803 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 103807 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 103811 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 103816 $nextpnr_ICESTORM_LC_44$I3
.sym 103820 brickvga.brick_count[26]
.sym 103824 brickvga.brick_count[20]
.sym 103828 brickvga.brick_count[24]
.sym 103829 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 103830 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 103831 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 103832 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 103833 brickvga.brick_count[18]
.sym 103834 brickvga.brick_count[20]
.sym 103835 brickvga.brick_count[22]
.sym 103836 brickvga.brick_count[23]
.sym 103837 brickvga.brick_count[26]
.sym 103838 brickvga.brick_count[27]
.sym 103839 brickvga.brick_count[29]
.sym 103840 brickvga.brick_count[0]
.sym 103844 brickvga.brick_count[28]
.sym 103848 brickvga.brick_count[30]
.sym 103852 brickvga.brick_count[25]
.sym 103856 brickvga.brick_count[27]
.sym 103860 brickvga.brick_count[23]
.sym 103861 brickvga.brick_count[25]
.sym 103862 brickvga.brick_count[28]
.sym 103863 brickvga.brick_count[30]
.sym 103864 brickvga.brick_count[31]
.sym 103872 brickvga.brick_count[31]
.sym 103874 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 103879 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 103883 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 103887 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 103890 $PACKER_VCC_NET
.sym 103891 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 103895 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 103898 $PACKER_VCC_NET
.sym 103899 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 103903 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 103907 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 103912 $nextpnr_ICESTORM_LC_88$I3
.sym 103970 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 103974 $PACKER_VCC_NET
.sym 103975 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 103978 $PACKER_VCC_NET
.sym 103979 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 103983 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[3]
.sym 103986 $PACKER_VCC_NET
.sym 103987 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 103990 $PACKER_VCC_NET
.sym 103991 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 103994 $PACKER_VCC_NET
.sym 103995 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 103999 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 104002 $PACKER_VCC_NET
.sym 104004 $nextpnr_ICESTORM_LC_188$I3
.sym 104008 $nextpnr_ICESTORM_LC_188$COUT
.sym 104012 ballvga.bally[5]
.sym 104024 ballvga.bally[6]
.sym 104034 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 104038 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 104040 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 104042 ballvga.bally[3]
.sym 104043 $PACKER_VCC_NET
.sym 104044 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 104046 ballvga.bally[4]
.sym 104047 $PACKER_VCC_NET
.sym 104048 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 104050 ballvga.bally[5]
.sym 104051 $PACKER_VCC_NET
.sym 104052 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 104054 ballvga.bally[6]
.sym 104055 $PACKER_VCC_NET
.sym 104056 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 104058 ballvga.bally[7]
.sym 104059 $PACKER_VCC_NET
.sym 104060 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 104062 ballvga.bally[8]
.sym 104063 $PACKER_VCC_NET
.sym 104064 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 104066 ballvga.bally[9]
.sym 104067 $PACKER_VCC_NET
.sym 104068 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 104085 ballvga.temp_SB_LUT4_I3_O[0]
.sym 104098 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 104102 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 104103 $PACKER_VCC_NET
.sym 104106 ballvga.bally[3]
.sym 104107 $PACKER_VCC_NET
.sym 104108 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 104110 ballvga.bally[4]
.sym 104111 $PACKER_VCC_NET
.sym 104112 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 104114 ballvga.bally[5]
.sym 104115 $PACKER_VCC_NET
.sym 104116 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 104118 ballvga.bally[6]
.sym 104119 $PACKER_VCC_NET
.sym 104120 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 104122 ballvga.bally[7]
.sym 104123 $PACKER_VCC_NET
.sym 104124 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 104126 ballvga.bally[8]
.sym 104127 $PACKER_VCC_NET
.sym 104128 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 104130 ballvga.bally[9]
.sym 104131 $PACKER_VCC_NET
.sym 104132 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 104162 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 104163 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 104166 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 104167 $PACKER_VCC_NET
.sym 104168 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[1]
.sym 104170 ballvga.ballx[3]
.sym 104171 $PACKER_VCC_NET
.sym 104172 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[2]
.sym 104174 ballvga.ballx[4]
.sym 104175 $PACKER_VCC_NET
.sym 104176 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[3]
.sym 104178 ballvga.ballx[5]
.sym 104179 $PACKER_VCC_NET
.sym 104180 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[4]
.sym 104182 ballvga.ballx[6]
.sym 104183 $PACKER_VCC_NET
.sym 104184 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[5]
.sym 104186 ballvga.ballx[7]
.sym 104187 $PACKER_VCC_NET
.sym 104188 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[6]
.sym 104190 ballvga.ballx[8]
.sym 104191 $PACKER_VCC_NET
.sym 104192 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[7]
.sym 104194 ballvga.ballx[9]
.sym 104195 $PACKER_VCC_NET
.sym 104196 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 104197 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 104198 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 104199 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104200 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104202 ballvga.velocity[1]
.sym 104203 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 104205 ballvga.velocity_SB_LUT4_I1_O[1]
.sym 104206 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 104207 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104208 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104210 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 104211 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 104212 $PACKER_VCC_NET
.sym 104213 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 104214 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 104215 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104216 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104217 ballvga.velocity_SB_LUT4_I1_O[0]
.sym 104218 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 104219 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104220 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104224 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 104226 ballvga.velocity[1]
.sym 104227 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 104231 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 104232 ballvga.velocity_SB_CARRY_I0_CO[1]
.sym 104235 ballvga.ballx[3]
.sym 104236 ballvga.velocity_SB_CARRY_I0_CO[2]
.sym 104239 ballvga.ballx[4]
.sym 104240 ballvga.velocity_SB_CARRY_I0_CO[3]
.sym 104243 ballvga.ballx[5]
.sym 104244 ballvga.velocity_SB_CARRY_I0_CO[4]
.sym 104247 ballvga.ballx[6]
.sym 104248 ballvga.velocity_SB_CARRY_I0_CO[5]
.sym 104251 ballvga.ballx[7]
.sym 104252 ballvga.velocity_SB_CARRY_I0_CO[6]
.sym 104255 ballvga.ballx[8]
.sym 104256 ballvga.velocity_SB_CARRY_I0_CO[7]
.sym 104259 ballvga.ballx[9]
.sym 104260 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 104261 ballvga.dirx_SB_DFF_D_Q[0]
.sym 104262 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 104263 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104264 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104265 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 104266 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 104267 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104268 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104273 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 104274 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 104275 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104276 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104281 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 104282 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 104283 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104284 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104285 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 104286 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 104287 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104288 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104324 pll1.clk_locked
.sym 104354 brickvga.brick_count2[0]
.sym 104358 brickvga.brick_count2[1]
.sym 104359 $PACKER_VCC_NET
.sym 104360 brickvga.brick_count2[0]
.sym 104362 brickvga.brick_count2[2]
.sym 104363 $PACKER_VCC_NET
.sym 104364 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[2]
.sym 104366 brickvga.brick_count2[3]
.sym 104367 $PACKER_VCC_NET
.sym 104368 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[3]
.sym 104370 brickvga.brick_count2[4]
.sym 104371 $PACKER_VCC_NET
.sym 104372 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[4]
.sym 104374 brickvga.brick_count2[5]
.sym 104375 $PACKER_VCC_NET
.sym 104376 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[5]
.sym 104378 brickvga.brick_count2[6]
.sym 104379 $PACKER_VCC_NET
.sym 104380 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[6]
.sym 104382 brickvga.brick_count2[7]
.sym 104383 $PACKER_VCC_NET
.sym 104384 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[7]
.sym 104386 brickvga.brick_count2[8]
.sym 104387 $PACKER_VCC_NET
.sym 104388 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[8]
.sym 104390 brickvga.brick_count2[9]
.sym 104391 $PACKER_VCC_NET
.sym 104392 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[9]
.sym 104394 brickvga.brick_count2[10]
.sym 104395 $PACKER_VCC_NET
.sym 104396 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[10]
.sym 104398 brickvga.brick_count2[11]
.sym 104399 $PACKER_VCC_NET
.sym 104400 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[11]
.sym 104402 brickvga.brick_count2[12]
.sym 104403 $PACKER_VCC_NET
.sym 104404 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[12]
.sym 104406 brickvga.brick_count2[13]
.sym 104407 $PACKER_VCC_NET
.sym 104408 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[13]
.sym 104410 brickvga.brick_count2[14]
.sym 104411 $PACKER_VCC_NET
.sym 104412 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[14]
.sym 104414 brickvga.brick_count2[15]
.sym 104415 $PACKER_VCC_NET
.sym 104416 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[15]
.sym 104418 brickvga.brick_count2[16]
.sym 104419 $PACKER_VCC_NET
.sym 104420 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[16]
.sym 104422 brickvga.brick_count2[17]
.sym 104423 $PACKER_VCC_NET
.sym 104424 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[17]
.sym 104426 brickvga.brick_count2[18]
.sym 104427 $PACKER_VCC_NET
.sym 104428 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[18]
.sym 104430 brickvga.brick_count2[19]
.sym 104431 $PACKER_VCC_NET
.sym 104432 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[19]
.sym 104434 brickvga.brick_count2[20]
.sym 104435 $PACKER_VCC_NET
.sym 104436 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[20]
.sym 104438 brickvga.brick_count2[21]
.sym 104439 $PACKER_VCC_NET
.sym 104440 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[21]
.sym 104442 brickvga.brick_count2[22]
.sym 104443 $PACKER_VCC_NET
.sym 104444 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[22]
.sym 104446 brickvga.brick_count2[23]
.sym 104447 $PACKER_VCC_NET
.sym 104448 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[23]
.sym 104450 brickvga.brick_count2[24]
.sym 104451 $PACKER_VCC_NET
.sym 104452 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[24]
.sym 104454 brickvga.brick_count2[25]
.sym 104455 $PACKER_VCC_NET
.sym 104456 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[25]
.sym 104458 brickvga.brick_count2[26]
.sym 104459 $PACKER_VCC_NET
.sym 104460 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[26]
.sym 104462 brickvga.brick_count2[27]
.sym 104463 $PACKER_VCC_NET
.sym 104464 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[27]
.sym 104466 brickvga.brick_count2[28]
.sym 104467 $PACKER_VCC_NET
.sym 104468 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[28]
.sym 104470 brickvga.brick_count2[29]
.sym 104471 $PACKER_VCC_NET
.sym 104472 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[29]
.sym 104474 brickvga.brick_count2[30]
.sym 104475 $PACKER_VCC_NET
.sym 104476 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[30]
.sym 104478 brickvga.brick_count2[31]
.sym 104479 $PACKER_VCC_NET
.sym 104480 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O_I3[31]
.sym 104484 brickvga.brick_count2[16]
.sym 104488 brickvga.brick_count2[17]
.sym 104489 brickvga.brick_count2[28]
.sym 104490 brickvga.brick_count2[29]
.sym 104491 brickvga.brick_count2[30]
.sym 104492 brickvga.brick_count2[4]
.sym 104496 brickvga.brick_count2[29]
.sym 104497 brickvga.brick_count2[22]
.sym 104498 brickvga.brick_count2[23]
.sym 104499 brickvga.brick_count2[25]
.sym 104500 brickvga.brick_count2[26]
.sym 104504 brickvga.brick_count2[28]
.sym 104505 brickvga.brick_count2[16]
.sym 104506 brickvga.brick_count2[17]
.sym 104507 brickvga.brick_count2[19]
.sym 104508 brickvga.brick_count2[20]
.sym 104512 brickvga.brick_count2[30]
.sym 104516 brickvga.brick_count2[22]
.sym 104522 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 104523 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 104524 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 104530 brickvga.lvl[2]
.sym 104531 brickvga.lvl[1]
.sym 104532 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 104536 brickvga.brick_count2[19]
.sym 104540 brickvga.brick_count2[31]
.sym 104545 brickvga.curr3[4]
.sym 104546 brickvga.curr3[6]
.sym 104547 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 104548 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 104549 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 104550 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 104551 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 104552 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 104553 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 104554 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 104555 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 104556 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 104562 brickvga.curr3[4]
.sym 104563 brickvga.573.B_AND_S[10]
.sym 104564 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 104565 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 104566 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 104567 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 104568 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 104570 brickvga.curr3[6]
.sym 104571 brickvga.573.B_AND_S[10]
.sym 104572 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 104573 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 104574 brickvga.curr3[9]
.sym 104575 brickvga.lvl[2]
.sym 104576 brickvga.lvl[1]
.sym 104577 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 104578 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 104579 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 104580 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 104581 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 104582 brickvga.curr3[8]
.sym 104583 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 104584 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 104587 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 104588 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 104592 brickvga.brick_count[5]
.sym 104595 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 104596 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 104597 brickvga.curr3[3]
.sym 104598 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 104599 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 104600 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 104602 brickvga.curr3[7]
.sym 104603 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 104604 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 104608 brickvga.brick_count[6]
.sym 104609 brickvga.brick_count[7]
.sym 104610 brickvga.brick_count[8]
.sym 104611 brickvga.brick_count[9]
.sym 104612 brickvga.brick_count[11]
.sym 104616 brickvga.brick_count[12]
.sym 104617 brickvga.brick_count[12]
.sym 104618 brickvga.brick_count[13]
.sym 104619 brickvga.brick_count[14]
.sym 104620 brickvga.brick_count[15]
.sym 104624 brickvga.brick_count[7]
.sym 104628 brickvga.brick_count[8]
.sym 104632 brickvga.brick_count[11]
.sym 104636 brickvga.brick_count[9]
.sym 104640 brickvga.brick_count[15]
.sym 104642 brickvga.brick_count_SB_DFFESR_Q_D[0]
.sym 104647 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[1]
.sym 104651 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[2]
.sym 104655 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[3]
.sym 104659 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[4]
.sym 104663 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[5]
.sym 104667 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[6]
.sym 104671 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[7]
.sym 104675 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[8]
.sym 104679 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[9]
.sym 104683 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[10]
.sym 104687 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[11]
.sym 104691 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[12]
.sym 104695 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[13]
.sym 104699 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[14]
.sym 104703 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[15]
.sym 104707 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[16]
.sym 104711 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[17]
.sym 104715 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[18]
.sym 104719 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[19]
.sym 104723 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[20]
.sym 104727 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[21]
.sym 104731 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[22]
.sym 104735 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[23]
.sym 104739 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[24]
.sym 104743 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[25]
.sym 104747 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[26]
.sym 104751 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[27]
.sym 104755 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[28]
.sym 104759 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[29]
.sym 104763 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[30]
.sym 104765 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[31]
.sym 104767 brickvga.574.Y_B_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFESR_E_Q[31]
.sym 104768 brickvga.lvl_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[30]
.sym 104772 $nextpnr_ICESTORM_LC_166$I3
.sym 104776 brickvga.brick_count[18]
.sym 104780 brickvga.brick_count[29]
.sym 104781 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104782 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 104783 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 104784 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 104785 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 104786 brickvga.lvl[1]
.sym 104787 brickvga.lvl[2]
.sym 104788 brickvga.curr5[4]
.sym 104789 brickvga.curr5[4]
.sym 104790 brickvga.curr5[6]
.sym 104791 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 104792 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 104793 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 104794 brickvga.lvl[1]
.sym 104795 brickvga.lvl[2]
.sym 104796 brickvga.curr5[6]
.sym 104797 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104798 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 104799 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 104800 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 104802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104806 $PACKER_VCC_NET
.sym 104807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104810 $PACKER_VCC_NET
.sym 104811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 104814 $PACKER_VCC_NET
.sym 104815 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 104818 $PACKER_VCC_NET
.sym 104819 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 104822 $PACKER_VCC_NET
.sym 104823 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 104827 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 104830 $PACKER_VCC_NET
.sym 104831 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 104835 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 104839 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104841 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 104842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 104843 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 104844 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[9]
.sym 104866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104871 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 104875 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 104879 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 104883 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 104887 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 104890 $PACKER_VCC_NET
.sym 104891 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 104895 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 104899 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104904 $nextpnr_ICESTORM_LC_169$I3
.sym 104905 ball_display_SB_LUT4_I2_O[2]
.sym 104906 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 104907 ball_display_SB_LUT4_I2_O[1]
.sym 104908 frame_update
.sym 104909 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 104910 ball_display_SB_LUT4_I2_O[1]
.sym 104911 frame_update
.sym 104912 ball_display_SB_LUT4_I2_O[2]
.sym 104917 $PACKER_VCC_NET
.sym 104922 ball_display_SB_LUT4_I2_O[0]
.sym 104923 ball_display_SB_LUT4_I2_O[1]
.sym 104924 ball_display_SB_LUT4_I2_O[2]
.sym 104926 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 104927 frame_update
.sym 104928 ball_display_SB_LUT4_I2_O[2]
.sym 104930 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[1]
.sym 104934 $PACKER_VCC_NET
.sym 104935 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 104939 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 104943 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 104947 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[3]
.sym 104951 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 104955 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 104959 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 104963 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 104968 $nextpnr_ICESTORM_LC_178$I3
.sym 104972 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 104976 ballvga.bally[9]
.sym 104980 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 104984 ballvga.bally[3]
.sym 104987 start$SB_IO_IN
.sym 104988 ballvga.temp
.sym 104989 $PACKER_VCC_NET
.sym 104994 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[1]
.sym 104995 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104998 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[2]
.sym 104999 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105002 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[3]
.sym 105003 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 105006 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[4]
.sym 105007 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 105010 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[5]
.sym 105011 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 105014 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[6]
.sym 105015 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 105018 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[7]
.sym 105019 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 105022 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[8]
.sym 105023 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105026 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I0[9]
.sym 105027 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105032 $nextpnr_ICESTORM_LC_134$I3
.sym 105035 start_SB_LUT4_I2_O[2]
.sym 105036 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 105037 $PACKER_GND_NET
.sym 105044 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 105047 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 105048 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 105052 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.sym 105056 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 105057 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 105058 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 105059 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105060 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105061 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 105062 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 105063 start_SB_LUT4_I2_O[2]
.sym 105064 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 105065 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 105066 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 105067 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105068 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105071 ballvga.diry_SB_LUT4_O_I3[0]
.sym 105072 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 105073 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 105074 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 105075 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105076 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105077 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 105078 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 105079 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105080 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105081 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 105082 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 105083 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105084 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105085 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 105086 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 105087 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105088 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105090 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 105094 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105095 $PACKER_VCC_NET
.sym 105098 ballvga.ballx[3]
.sym 105102 ballvga.ballx[4]
.sym 105106 ballvga.ballx[5]
.sym 105110 ballvga.ballx[6]
.sym 105114 ballvga.ballx[7]
.sym 105115 $PACKER_VCC_NET
.sym 105118 ballvga.ballx[8]
.sym 105119 $PACKER_VCC_NET
.sym 105122 ballvga.ballx[9]
.sym 105128 $nextpnr_ICESTORM_LC_164$I3
.sym 105136 ballvga.ballx[3]
.sym 105142 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 105143 start_SB_LUT4_I2_O[2]
.sym 105144 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 105148 ballvga.ballx[7]
.sym 105152 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 105154 ballvga.ballx_SB_LUT4_O_1_I3[0]
.sym 105158 $PACKER_VCC_NET
.sym 105159 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105163 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 105167 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 105171 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 105175 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 105179 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 105183 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 105187 ballvga.ballx_SB_LUT4_O_1_I3[8]
.sym 105189 start$SB_IO_IN
.sym 105190 ballvga.dirx_SB_DFF_D_Q[3]
.sym 105191 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 105192 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[8]
.sym 105196 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 105197 ballvga.ballx[7]
.sym 105198 ballvga.ballx[4]
.sym 105199 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 105200 ballvga.ballx[3]
.sym 105202 ballvga.changex_SB_LUT4_I2_I1[0]
.sym 105203 changex
.sym 105204 ballvga.changex_SB_LUT4_I2_I1[2]
.sym 105205 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 105206 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1]
.sym 105207 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[2]
.sym 105208 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 105212 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 105214 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105215 ballvga.ballx[9]
.sym 105216 ballvga.ballx[5]
.sym 105224 ballvga.ballx[9]
.sym 105248 ballvga.dirx_SB_DFF_D_Q[3]
.sym 105316 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 105317 brickvga.brick_count2[0]
.sym 105324 brickvga.brick_count2[2]
.sym 105328 brickvga.brick_count2_SB_DFFESR_Q_D[0]
.sym 105332 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 105336 brickvga.brick_count2[1]
.sym 105337 brickvga.brick_count2[1]
.sym 105338 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 105339 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 105340 brickvga.brick_count2_SB_DFFESR_Q_D[0]
.sym 105344 brickvga.brick_count2[5]
.sym 105346 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 105351 paddlevga.paddlex[2]
.sym 105355 paddlevga.paddlex[3]
.sym 105356 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 105359 paddlevga.paddlex[4]
.sym 105360 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 105363 paddlevga.paddlex[5]
.sym 105364 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 105367 paddlevga.paddlex[6]
.sym 105368 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 105371 paddlevga.paddlex[7]
.sym 105372 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 105375 paddlevga.paddlex[8]
.sym 105376 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[7]
.sym 105379 paddlevga.paddlex[9]
.sym 105380 left_SB_LUT4_I2_I1_SB_LUT4_O_I3[8]
.sym 105384 brickvga.brick_count2[10]
.sym 105388 brickvga.brick_count2[13]
.sym 105392 brickvga.brick_count2[11]
.sym 105393 brickvga.brick_count2[9]
.sym 105394 brickvga.brick_count2[10]
.sym 105395 brickvga.brick_count2[14]
.sym 105396 brickvga.brick_count2[15]
.sym 105400 brickvga.brick_count2[9]
.sym 105404 brickvga.brick_count2[21]
.sym 105405 brickvga.brick_count2[11]
.sym 105406 brickvga.brick_count2[12]
.sym 105407 brickvga.brick_count2[13]
.sym 105408 brickvga.brick_count2[18]
.sym 105410 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 105414 paddlevga.paddlex[2]
.sym 105418 paddlevga.paddlex[3]
.sym 105422 paddlevga.paddlex[4]
.sym 105423 $PACKER_VCC_NET
.sym 105426 paddlevga.paddlex[5]
.sym 105427 $PACKER_VCC_NET
.sym 105430 paddlevga.paddlex[6]
.sym 105434 paddlevga.paddlex[7]
.sym 105435 $PACKER_VCC_NET
.sym 105438 paddlevga.paddlex[8]
.sym 105439 $PACKER_VCC_NET
.sym 105442 paddlevga.paddlex[9]
.sym 105445 right_SB_LUT4_I2_I0[7]
.sym 105446 left$SB_IO_IN
.sym 105447 right$SB_IO_IN
.sym 105448 right_SB_LUT4_I2_I3[8]
.sym 105451 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 105452 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105453 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 105454 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 105455 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 105456 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 105460 brickvga.brick_count2[24]
.sym 105461 $PACKER_VCC_NET
.sym 105465 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 105466 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 105467 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 105468 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 105469 brickvga.brick_count2[21]
.sym 105470 brickvga.brick_count2[24]
.sym 105471 brickvga.brick_count2[27]
.sym 105472 brickvga.brick_count2[31]
.sym 105474 brickvga.lvl[1]
.sym 105475 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 105476 brickvga.lvl[2]
.sym 105477 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 105478 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 105479 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 105480 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 105483 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 105484 brickvga.573.S[0]
.sym 105486 brickvga.curr3[0]
.sym 105487 brickvga.573.B_AND_S[10]
.sym 105488 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 105491 brickvga.573.S[0]
.sym 105492 brickvga.573.B_AND_S[10]
.sym 105493 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 105494 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 105495 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 105496 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 105498 brickvga.curr3[2]
.sym 105499 brickvga.573.B_AND_S[10]
.sym 105500 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 105501 brickvga.curr3[0]
.sym 105502 brickvga.curr3[2]
.sym 105503 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 105504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 105506 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105507 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 105508 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 105511 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 105512 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105515 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 105516 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105519 brickvga.574.Y_B_SB_LUT4_I0_O[0]
.sym 105520 brickvga.574.Y_B_SB_LUT4_I0_O[1]
.sym 105522 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105523 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 105524 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105526 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 105527 brickvga.lvl[1]
.sym 105528 brickvga.lvl[2]
.sym 105529 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 105530 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 105531 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 105532 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 105535 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 105536 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 105537 brickvga.573.S[0]
.sym 105538 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 105539 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 105540 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 105541 brickvga.curr3[9]
.sym 105542 brickvga.curr3[8]
.sym 105543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 105544 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 105546 brickvga.curr1[1]
.sym 105547 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 105548 brickvga.573.B_AND_S[10]
.sym 105549 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 105550 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 105551 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 105552 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 105553 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105554 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 105555 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 105556 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 105557 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105558 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 105560 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105561 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 105562 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 105563 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105564 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 105565 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 105566 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 105567 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105568 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 105569 brickvga.curr3[5]
.sym 105570 brickvga.curr3[7]
.sym 105571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105572 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 105574 brickvga.curr3[5]
.sym 105575 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 105576 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 105577 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 105578 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 105579 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 105581 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 105582 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 105583 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 105584 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 105585 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105586 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 105587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105588 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 105589 brickvga.curr3[1]
.sym 105590 brickvga.curr3[3]
.sym 105591 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105592 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 105593 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 105594 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 105595 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 105596 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 105598 brickvga.curr3[1]
.sym 105599 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 105600 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 105603 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 105604 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105606 brickvga.curr0[4]
.sym 105607 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 105608 brickvga.573.B_AND_S[10]
.sym 105609 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 105610 brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 105611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 105612 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 105613 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 105614 brickvga.curr0[5]
.sym 105615 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 105616 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 105619 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 105620 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 105622 brickvga.curr0[9]
.sym 105623 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 105624 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 105625 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 105626 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 105627 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 105628 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 105629 brickvga.curr0[4]
.sym 105630 brickvga.curr0[6]
.sym 105631 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 105632 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 105636 brickvga.brick_count[13]
.sym 105640 brickvga.brick_count[14]
.sym 105644 brickvga.brick_count[16]
.sym 105645 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 105646 brickvga.curr0[6]
.sym 105647 brickvga.lvl[2]
.sym 105648 brickvga.lvl[1]
.sym 105651 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105652 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 105657 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 105658 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 105659 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 105660 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 105664 brickvga.brick_count[17]
.sym 105665 brickvga.curr5[0]
.sym 105666 brickvga.curr5[2]
.sym 105667 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 105668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 105669 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 105670 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[1]
.sym 105671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 105672 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 105675 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 105676 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 105678 brickvga.curr0[0]
.sym 105679 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 105680 brickvga.573.B_AND_S[10]
.sym 105682 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105683 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 105684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105685 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 105686 brickvga.curr5[2]
.sym 105687 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105688 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 105689 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 105690 brickvga.curr5[0]
.sym 105691 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105692 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 105695 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105696 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105707 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 105711 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 105714 $PACKER_VCC_NET
.sym 105715 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 105719 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 105723 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 105727 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105731 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105736 $nextpnr_ICESTORM_LC_8$I3
.sym 105737 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105738 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 105739 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 105740 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 105741 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[0]
.sym 105742 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 105743 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105744 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[3]
.sym 105747 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 105748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 105750 brickvga.curr5[5]
.sym 105751 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 105752 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 105755 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 105756 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 105759 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 105760 brickvga.curr1[0]
.sym 105762 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105766 $PACKER_VCC_NET
.sym 105767 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105770 $PACKER_VCC_NET
.sym 105771 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105774 $PACKER_VCC_NET
.sym 105775 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 105778 $PACKER_VCC_NET
.sym 105779 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 105782 $PACKER_VCC_NET
.sym 105783 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 105787 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 105791 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 105795 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105799 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105801 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 105802 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 105803 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[8]
.sym 105804 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[9]
.sym 105813 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 105814 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 105815 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 105816 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 105819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105820 ball_display_SB_LUT4_I2_O[2]
.sym 105826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105830 $PACKER_VCC_NET
.sym 105831 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105834 $PACKER_VCC_NET
.sym 105835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105838 $PACKER_VCC_NET
.sym 105839 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 105842 $PACKER_VCC_NET
.sym 105843 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 105847 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 105851 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 105854 $PACKER_VCC_NET
.sym 105855 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 105859 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105863 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105865 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 105866 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 105867 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 105868 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 105871 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 105872 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 105875 brick_display
.sym 105876 ball_display
.sym 105879 ball_display
.sym 105880 lives_display_SB_LUT4_I2_O[3]
.sym 105881 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 105882 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 105883 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 105884 ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 105885 ball_display_SB_LUT4_I2_O[2]
.sym 105890 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105894 $PACKER_VCC_NET
.sym 105895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105898 $PACKER_VCC_NET
.sym 105899 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105902 $PACKER_VCC_NET
.sym 105903 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 105906 $PACKER_VCC_NET
.sym 105907 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 105911 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 105915 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 105919 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 105923 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105927 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105932 $nextpnr_ICESTORM_LC_174$I3
.sym 105934 ballvga.temp_SB_LUT4_I3_O[0]
.sym 105935 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 105936 ballvga.temp_SB_LUT4_I3_O[2]
.sym 105942 start_SB_LUT4_I2_O[0]
.sym 105943 start_SB_LUT4_I2_O[1]
.sym 105944 start_SB_LUT4_I2_O[2]
.sym 105945 start$SB_IO_IN
.sym 105946 ballvga.diry_SB_LUT4_O_I3[0]
.sym 105947 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 105948 changey
.sym 105954 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105959 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105962 $PACKER_VCC_NET
.sym 105963 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105966 $PACKER_VCC_NET
.sym 105967 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 105971 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 105975 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 105978 $PACKER_VCC_NET
.sym 105979 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 105982 $PACKER_VCC_NET
.sym 105983 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 105986 $PACKER_VCC_NET
.sym 105987 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105991 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105996 $nextpnr_ICESTORM_LC_183$I3
.sym 106000 ballvga.diry_SB_LUT4_O_I3[0]
.sym 106018 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 106023 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 106027 ballvga.bally[3]
.sym 106028 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106031 ballvga.bally[4]
.sym 106032 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106035 ballvga.bally[5]
.sym 106036 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 106039 ballvga.bally[6]
.sym 106040 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 106043 ballvga.bally[7]
.sym 106044 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 106047 ballvga.bally[8]
.sym 106048 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 106051 ballvga.bally[9]
.sym 106052 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 106055 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 106056 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 106057 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 106058 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 106059 ballvga.dirx_SB_DFF_D_Q[2]
.sym 106060 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 106062 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 106063 $PACKER_VCC_NET
.sym 106064 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 106065 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 106066 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 106067 ballvga.dirx_SB_DFF_D_Q[2]
.sym 106068 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 106071 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 106072 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 106079 ballvga.dirx_SB_DFF_D_Q[2]
.sym 106080 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 106082 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106086 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 106088 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106090 ballvga.ballx[3]
.sym 106091 $PACKER_VCC_NET
.sym 106092 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[2]
.sym 106094 ballvga.ballx[4]
.sym 106095 $PACKER_VCC_NET
.sym 106096 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[3]
.sym 106098 ballvga.ballx[5]
.sym 106099 $PACKER_VCC_NET
.sym 106100 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[4]
.sym 106102 ballvga.ballx[6]
.sym 106103 $PACKER_VCC_NET
.sym 106104 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[5]
.sym 106106 ballvga.ballx[7]
.sym 106107 $PACKER_VCC_NET
.sym 106108 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[6]
.sym 106110 ballvga.ballx[8]
.sym 106111 $PACKER_VCC_NET
.sym 106112 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[7]
.sym 106114 ballvga.ballx[9]
.sym 106115 $PACKER_VCC_NET
.sym 106116 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[8]
.sym 106127 ballvga.ballx[3]
.sym 106128 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 106132 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 106140 ballvga.ballx[5]
.sym 106144 ballvga.ballx[4]
.sym 106146 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 106151 ballvga.ballx[3]
.sym 106155 ballvga.ballx[4]
.sym 106156 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 106159 ballvga.ballx[5]
.sym 106160 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 106163 ballvga.ballx[6]
.sym 106164 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 106167 ballvga.ballx[7]
.sym 106168 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 106171 ballvga.ballx[8]
.sym 106172 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 106175 ballvga.ballx[9]
.sym 106176 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 106274 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 106278 paddlevga.paddlex[2]
.sym 106279 $PACKER_VCC_NET
.sym 106280 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 106282 paddlevga.paddlex[3]
.sym 106283 $PACKER_VCC_NET
.sym 106284 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 106286 paddlevga.paddlex[4]
.sym 106288 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 106290 paddlevga.paddlex[5]
.sym 106292 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 106294 paddlevga.paddlex[6]
.sym 106295 $PACKER_VCC_NET
.sym 106296 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 106298 paddlevga.paddlex[7]
.sym 106299 $PACKER_VCC_NET
.sym 106300 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 106302 paddlevga.paddlex[8]
.sym 106303 $PACKER_VCC_NET
.sym 106304 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 106306 paddlevga.paddlex[9]
.sym 106307 $PACKER_VCC_NET
.sym 106308 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 106312 brickvga.brick_count2[14]
.sym 106316 brickvga.brick_count2[15]
.sym 106320 brickvga.brick_count2[7]
.sym 106324 brickvga.brick_count2[8]
.sym 106325 brickvga.brick_count2[2]
.sym 106326 brickvga.brick_count2[5]
.sym 106327 brickvga.brick_count2[7]
.sym 106328 brickvga.brick_count2[8]
.sym 106332 brickvga.brick_count2[12]
.sym 106335 paddlevga.paddlex[2]
.sym 106336 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 106337 left_SB_LUT4_I2_I0[8]
.sym 106338 left_SB_LUT4_I2_I1[8]
.sym 106339 left$SB_IO_IN
.sym 106340 right_SB_LUT4_I2_I0[7]
.sym 106341 left_SB_LUT4_I2_I0[4]
.sym 106342 left_SB_LUT4_I2_I1[4]
.sym 106343 left$SB_IO_IN
.sym 106344 right_SB_LUT4_I2_I0[7]
.sym 106345 left_SB_LUT4_I2_I0[3]
.sym 106346 left_SB_LUT4_I2_I1[3]
.sym 106347 left$SB_IO_IN
.sym 106348 right_SB_LUT4_I2_I0[7]
.sym 106352 brickvga.brick_count2[18]
.sym 106353 left_SB_LUT4_I2_I0[2]
.sym 106354 left_SB_LUT4_I2_I1[2]
.sym 106355 left$SB_IO_IN
.sym 106356 right_SB_LUT4_I2_I0[7]
.sym 106357 left_SB_LUT4_I2_I0[1]
.sym 106358 left_SB_LUT4_I2_I1[1]
.sym 106359 left$SB_IO_IN
.sym 106360 right_SB_LUT4_I2_I0[7]
.sym 106361 left_SB_LUT4_I2_I0[6]
.sym 106362 left_SB_LUT4_I2_I1[6]
.sym 106363 left$SB_IO_IN
.sym 106364 right_SB_LUT4_I2_I0[7]
.sym 106365 left_SB_LUT4_I2_I0[7]
.sym 106366 left_SB_LUT4_I2_I1[7]
.sym 106367 left$SB_IO_IN
.sym 106368 right_SB_LUT4_I2_I0[7]
.sym 106370 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 106374 paddlevga.paddlex[2]
.sym 106375 $PACKER_VCC_NET
.sym 106378 paddlevga.paddlex[3]
.sym 106379 $PACKER_VCC_NET
.sym 106380 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[2]
.sym 106382 paddlevga.paddlex[4]
.sym 106383 $PACKER_VCC_NET
.sym 106384 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[3]
.sym 106386 paddlevga.paddlex[5]
.sym 106387 $PACKER_VCC_NET
.sym 106388 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[4]
.sym 106390 paddlevga.paddlex[6]
.sym 106391 $PACKER_VCC_NET
.sym 106392 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[5]
.sym 106394 paddlevga.paddlex[7]
.sym 106395 $PACKER_VCC_NET
.sym 106396 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[6]
.sym 106398 paddlevga.paddlex[8]
.sym 106399 $PACKER_VCC_NET
.sym 106400 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[7]
.sym 106402 paddlevga.paddlex[9]
.sym 106403 $PACKER_VCC_NET
.sym 106404 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[8]
.sym 106409 $PACKER_VCC_NET
.sym 106430 brickvga.curr4[0]
.sym 106431 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 106432 brickvga.573.B_AND_S[10]
.sym 106433 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 106434 brickvga.curr4[2]
.sym 106435 brickvga.lvl[2]
.sym 106436 brickvga.lvl[1]
.sym 106437 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 106438 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 106439 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 106440 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 106442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 106443 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 106444 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 106449 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 106450 brickvga.curr2[0]
.sym 106451 brickvga.lvl[2]
.sym 106452 brickvga.lvl[1]
.sym 106453 brickvga.curr4[0]
.sym 106454 brickvga.curr4[2]
.sym 106455 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 106456 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 106457 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 106458 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 106459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 106460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 106461 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 106462 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 106463 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 106464 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[3]
.sym 106466 brickvga.curr4[9]
.sym 106467 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 106468 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 106469 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106470 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 106471 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 106472 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 106473 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 106474 brickvga.curr2[6]
.sym 106475 brickvga.lvl[2]
.sym 106476 brickvga.lvl[1]
.sym 106477 brickvga.curr4[9]
.sym 106478 brickvga.curr4[8]
.sym 106479 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 106480 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 106481 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 106482 brickvga.curr2_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 106483 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 106484 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 106485 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 106486 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 106487 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 106488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 106489 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 106490 brickvga.curr4[8]
.sym 106491 brickvga.lvl[2]
.sym 106492 brickvga.lvl[1]
.sym 106493 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 106494 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 106495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 106496 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 106499 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 106500 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 106501 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 106502 brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 106503 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 106504 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 106505 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 106506 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 106507 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 106508 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 106510 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 106511 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 106512 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 106513 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 106514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 106516 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 106517 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 106518 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 106519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 106520 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 106521 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 106522 brickvga.curr4[7]
.sym 106523 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 106524 brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 106525 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 106526 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 106527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 106528 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 106530 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106535 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106536 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106538 $PACKER_VCC_NET
.sym 106539 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106540 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 106541 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 106542 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 106544 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 106546 brickvga.curr0[1]
.sym 106547 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 106548 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 106549 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 106550 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 106551 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 106552 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 106553 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 106554 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 106555 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 106556 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 106557 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 106558 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 106559 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 106560 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 106562 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 106563 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 106564 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 106565 brickvga.573.B_AND_S[10]
.sym 106566 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 106567 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 106568 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 106569 brickvga.curr0[1]
.sym 106570 brickvga.curr0[3]
.sym 106571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 106572 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 106575 brickvga.944.Y_B_SB_LUT4_O_I2[0]
.sym 106576 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 106578 brickvga.944.Y_B_SB_LUT4_O_I2[0]
.sym 106579 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 106580 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106581 brickvga.curr0[5]
.sym 106582 brickvga.curr0[7]
.sym 106583 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 106584 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 106585 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106586 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 106587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 106588 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 106589 brickvga.curr0[9]
.sym 106590 brickvga.curr0[8]
.sym 106591 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 106592 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 106594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106598 $PACKER_VCC_NET
.sym 106599 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106603 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 106606 $PACKER_VCC_NET
.sym 106607 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106610 $PACKER_VCC_NET
.sym 106611 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106614 $PACKER_VCC_NET
.sym 106615 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 106618 $PACKER_VCC_NET
.sym 106619 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106623 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106628 $nextpnr_ICESTORM_LC_23$I3
.sym 106629 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 106630 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 106631 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 106632 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 106633 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 106634 brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 106635 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 106636 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 106637 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 106638 brickvga.curr0[2]
.sym 106639 brickvga.lvl[2]
.sym 106640 brickvga.lvl[1]
.sym 106641 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106642 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 106643 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 106644 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 106645 brickvga.curr0[0]
.sym 106646 brickvga.curr0[2]
.sym 106647 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 106648 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 106650 brickvga.curr1[6]
.sym 106651 brickvga.573.B_AND_S[10]
.sym 106652 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 106653 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 106654 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 106655 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 106656 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 106658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106663 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106667 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106671 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 106675 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106678 $PACKER_VCC_NET
.sym 106679 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106683 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 106687 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106691 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106696 $nextpnr_ICESTORM_LC_11$I3
.sym 106698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 106699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 106700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 106702 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 106703 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 106704 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 106705 brickvga.curr1[0]
.sym 106706 brickvga.curr1[2]
.sym 106707 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 106708 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 106709 brickvga.curr1[4]
.sym 106710 brickvga.curr1[6]
.sym 106711 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 106712 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 106714 brickvga.curr1[2]
.sym 106715 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 106716 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 106717 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 106718 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 106719 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 106720 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 106722 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 106726 $PACKER_VCC_NET
.sym 106727 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106730 $PACKER_VCC_NET
.sym 106731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106734 $PACKER_VCC_NET
.sym 106735 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106738 $PACKER_VCC_NET
.sym 106739 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 106742 $PACKER_VCC_NET
.sym 106743 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106746 $PACKER_VCC_NET
.sym 106747 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106751 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 106755 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106761 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 106762 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 106763 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[8]
.sym 106764 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[9]
.sym 106773 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 106774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 106775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 106776 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 106777 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 106778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 106779 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 106780 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 106781 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 106782 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 106783 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 106784 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 106786 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 106790 $PACKER_VCC_NET
.sym 106791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106794 $PACKER_VCC_NET
.sym 106795 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106798 $PACKER_VCC_NET
.sym 106799 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106802 $PACKER_VCC_NET
.sym 106803 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 106807 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106810 $PACKER_VCC_NET
.sym 106811 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106815 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 106819 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106823 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106825 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 106826 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 106827 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 106828 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 106833 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 106834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 106835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 106836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 106837 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 106838 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 106839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 106840 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 106850 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 106855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106858 $PACKER_VCC_NET
.sym 106859 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106862 $PACKER_VCC_NET
.sym 106863 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106867 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 106870 $PACKER_VCC_NET
.sym 106871 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106875 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106879 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 106882 $PACKER_VCC_NET
.sym 106883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106887 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106892 $nextpnr_ICESTORM_LC_157$I3
.sym 106893 ballvga.dirx_SB_DFF_D_Q[2]
.sym 106899 ballvga.bally[3]
.sym 106900 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 106914 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 106915 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106918 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 106919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106922 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 106923 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106926 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 106927 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 106930 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 106931 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106934 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 106935 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106938 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 106939 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 106942 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 106943 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106946 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 106947 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106949 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 106950 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 106951 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[8]
.sym 106952 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I3[9]
.sym 106953 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 106954 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 106955 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 106956 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 106957 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 106958 col[3]
.sym 106959 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 106960 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 106961 col[3]
.sym 106962 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 106963 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 106964 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 106965 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 106966 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 106967 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 106968 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 106969 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 106970 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 106971 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 106972 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 106973 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 106974 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 106975 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 106976 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 106978 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 106983 ballvga.bally[3]
.sym 106987 ballvga.bally[4]
.sym 106988 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 106991 ballvga.bally[5]
.sym 106992 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 106995 ballvga.bally[6]
.sym 106996 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 106999 ballvga.bally[7]
.sym 107000 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 107003 ballvga.bally[8]
.sym 107004 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 107007 ballvga.bally[9]
.sym 107008 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 107010 ballvga.ballx_SB_LUT4_O_1_I3[0]
.sym 107011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 107014 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[2]
.sym 107015 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107018 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[3]
.sym 107019 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 107022 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[4]
.sym 107023 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 107026 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[5]
.sym 107027 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 107030 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[6]
.sym 107031 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107034 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[7]
.sym 107035 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107038 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[8]
.sym 107039 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107042 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[9]
.sym 107043 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107048 $nextpnr_ICESTORM_LC_139$I3
.sym 107051 lives_display_SB_LUT4_I2_O[2]
.sym 107052 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 107058 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 107059 start$SB_IO_IN
.sym 107060 lives_display_SB_LUT4_I2_O[2]
.sym 107063 start$SB_IO_IN
.sym 107064 lives_display_SB_LUT4_I2_O[2]
.sym 107074 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 107075 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 107078 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107079 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107082 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 107083 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 107086 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107087 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 107090 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[4]
.sym 107091 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 107094 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[5]
.sym 107095 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107098 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[6]
.sym 107099 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107102 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 107103 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107106 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[8]
.sym 107107 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107112 $nextpnr_ICESTORM_LC_140$I3
.sym 107118 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 107119 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[5]
.sym 107120 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 107129 row[9]
.sym 107130 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[8]
.sym 107131 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[6]
.sym 107132 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 107234 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 107238 left_SB_LUT4_I2_I0[0]
.sym 107239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 107242 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[2]
.sym 107243 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107246 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[3]
.sym 107247 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 107250 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 107251 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 107254 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 107255 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 107258 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[6]
.sym 107259 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107262 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 107263 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107266 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 107267 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107270 paddlevga.paddlex_SB_DFFE_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[9]
.sym 107271 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107276 $nextpnr_ICESTORM_LC_18$I3
.sym 107280 paddlevga.paddlex[2]
.sym 107282 paddlevga.paddlex[2]
.sym 107283 $PACKER_VCC_NET
.sym 107284 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 107292 paddlevga.paddlex[4]
.sym 107296 paddlevga.paddlex[7]
.sym 107298 right_SB_LUT4_I2_I0[0]
.sym 107303 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 107306 $PACKER_VCC_NET
.sym 107307 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 107310 $PACKER_VCC_NET
.sym 107311 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 107315 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 107319 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 107323 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 107327 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 107330 $PACKER_VCC_NET
.sym 107332 $nextpnr_ICESTORM_LC_129$I3
.sym 107333 left_SB_LUT4_I2_I0[5]
.sym 107334 left_SB_LUT4_I2_I1[5]
.sym 107335 left$SB_IO_IN
.sym 107336 $nextpnr_ICESTORM_LC_129$COUT
.sym 107337 left_SB_LUT4_I2_I0[0]
.sym 107344 paddlevga.paddlex[3]
.sym 107348 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 107352 paddlevga.paddlex[9]
.sym 107356 paddlevga.paddlex[5]
.sym 107360 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 107362 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 107367 paddlevga.paddlex[2]
.sym 107371 paddlevga.paddlex[3]
.sym 107372 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107374 $PACKER_VCC_NET
.sym 107375 paddlevga.paddlex[4]
.sym 107376 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 107378 $PACKER_VCC_NET
.sym 107379 paddlevga.paddlex[5]
.sym 107380 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 107383 paddlevga.paddlex[6]
.sym 107384 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 107387 paddlevga.paddlex[7]
.sym 107388 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 107391 paddlevga.paddlex[8]
.sym 107392 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 107395 paddlevga.paddlex[9]
.sym 107396 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 107397 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 107398 brickvga.curr4[6]
.sym 107399 brickvga.lvl[2]
.sym 107400 brickvga.lvl[1]
.sym 107401 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 107402 brickvga.curr2[2]
.sym 107403 brickvga.lvl[2]
.sym 107404 brickvga.lvl[1]
.sym 107409 brickvga.curr4[4]
.sym 107410 brickvga.curr4[6]
.sym 107411 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 107412 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 107413 brickvga.curr2[0]
.sym 107414 brickvga.curr2[2]
.sym 107415 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 107416 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 107417 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 107418 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 107419 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 107420 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 107421 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 107422 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 107423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 107424 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 107425 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 107426 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 107427 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 107428 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 107430 brickvga.curr2[3]
.sym 107431 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 107432 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 107434 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 107435 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 107436 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 107438 brickvga.curr4[4]
.sym 107439 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 107440 brickvga.573.B_AND_S[10]
.sym 107441 brickvga.curr2[9]
.sym 107442 brickvga.curr2[8]
.sym 107443 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 107444 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 107445 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 107446 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 107447 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 107448 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 107451 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 107452 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 107453 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 107454 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 107455 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 107456 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 107459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 107460 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 107461 brickvga.curr2[5]
.sym 107462 brickvga.curr2[7]
.sym 107463 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 107464 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 107465 brickvga.curr2[1]
.sym 107466 brickvga.curr2[3]
.sym 107467 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 107468 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 107469 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 107470 brickvga.curr4[5]
.sym 107471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 107472 brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 107475 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 107476 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 107477 brickvga.curr1[1]
.sym 107478 brickvga.curr1[3]
.sym 107479 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 107480 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 107481 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 107482 brickvga.curr2[1]
.sym 107483 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 107484 brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 107485 brickvga.curr4[5]
.sym 107486 brickvga.curr4[7]
.sym 107487 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 107488 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 107490 brickvga.curr1[5]
.sym 107491 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 107492 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 107494 brickvga.curr1[7]
.sym 107495 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 107496 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 107497 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 107498 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 107499 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 107500 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 107502 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 107503 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 107504 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107507 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 107508 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 107509 brickvga.curr1[5]
.sym 107510 brickvga.curr1[7]
.sym 107511 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 107512 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 107513 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 107514 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 107515 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 107516 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 107517 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107518 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 107519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 107520 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 107522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 107527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 107531 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107534 $PACKER_VCC_NET
.sym 107535 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 107539 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 107542 $PACKER_VCC_NET
.sym 107543 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 107546 $PACKER_VCC_NET
.sym 107547 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107551 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107554 $PACKER_VCC_NET
.sym 107555 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107559 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107561 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I0[9]
.sym 107562 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I1[9]
.sym 107563 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I2[9]
.sym 107564 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[9]
.sym 107565 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 107566 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I3[1]
.sym 107567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 107568 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 107569 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 107570 brickvga.curr0[8]
.sym 107571 brickvga.lvl[2]
.sym 107572 brickvga.lvl[1]
.sym 107573 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 107574 brickvga.curr0[7]
.sym 107575 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 107576 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 107577 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[0]
.sym 107578 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 107579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 107580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 107583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O[2]
.sym 107584 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 107586 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107591 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107595 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107598 $PACKER_VCC_NET
.sym 107599 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107602 $PACKER_VCC_NET
.sym 107603 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 107606 $PACKER_VCC_NET
.sym 107607 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107611 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107614 $PACKER_VCC_NET
.sym 107615 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 107618 $PACKER_VCC_NET
.sym 107619 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107623 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107628 $nextpnr_ICESTORM_LC_37$I3
.sym 107630 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 107631 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 107632 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 107634 brickvga.curr0[3]
.sym 107635 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 107636 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 107637 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 107638 brickvga.lvl[1]
.sym 107639 brickvga.lvl[2]
.sym 107640 brickvga.curr5[8]
.sym 107641 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 107642 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 107643 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 107644 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 107645 brickvga.curr5[9]
.sym 107646 brickvga.curr5[8]
.sym 107647 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 107648 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 107650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107654 $PACKER_VCC_NET
.sym 107655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107663 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107666 $PACKER_VCC_NET
.sym 107667 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 107671 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107674 $PACKER_VCC_NET
.sym 107675 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107678 $PACKER_VCC_NET
.sym 107679 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 107683 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107687 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107692 $nextpnr_ICESTORM_LC_171$I3
.sym 107697 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 107698 brickvga.lvl[1]
.sym 107699 brickvga.lvl[2]
.sym 107700 brickvga.curr1[4]
.sym 107706 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 107707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 107708 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 107709 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 107710 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 107711 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 107712 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 107714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107719 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107722 $PACKER_VCC_NET
.sym 107723 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107726 $PACKER_VCC_NET
.sym 107727 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107730 $PACKER_VCC_NET
.sym 107731 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 107734 $PACKER_VCC_NET
.sym 107735 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107738 $PACKER_VCC_NET
.sym 107739 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107743 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 107746 $PACKER_VCC_NET
.sym 107747 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107751 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 107754 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 107755 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 107756 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 107769 right_SB_LUT4_I2_O[0]
.sym 107770 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 107771 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107772 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 107776 col[3]
.sym 107778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107783 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107786 $PACKER_VCC_NET
.sym 107787 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107791 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107794 $PACKER_VCC_NET
.sym 107795 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 107799 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107802 $PACKER_VCC_NET
.sym 107803 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107807 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 107810 $PACKER_VCC_NET
.sym 107811 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107815 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107817 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 107818 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 107819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107820 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 107821 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 107822 col[3]
.sym 107823 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 107824 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 107825 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 107826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 107828 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 107839 col[3]
.sym 107840 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 107842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107847 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107850 $PACKER_VCC_NET
.sym 107851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107855 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107858 $PACKER_VCC_NET
.sym 107859 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 107862 $PACKER_VCC_NET
.sym 107863 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107867 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107870 $PACKER_VCC_NET
.sym 107871 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 107875 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107879 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107884 $nextpnr_ICESTORM_LC_1$I3
.sym 107885 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 107886 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 107887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 107888 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 107890 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 107891 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[3]
.sym 107892 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 107893 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 107894 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 107895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 107896 col[9]
.sym 107897 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 107898 col[3]
.sym 107899 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 107900 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[3]
.sym 107901 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 107902 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 107903 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 107904 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 107905 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 107906 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 107907 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 107908 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 107909 row[8]
.sym 107910 frame_update_SB_LUT4_I3_I1[2]
.sym 107911 row[9]
.sym 107912 frame_update
.sym 107913 right_SB_LUT4_I1_O[0]
.sym 107914 right_SB_LUT4_I1_O[1]
.sym 107915 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 107916 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 107917 left$SB_IO_IN
.sym 107918 right$SB_IO_IN
.sym 107919 row[8]
.sym 107920 row[9]
.sym 107926 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107927 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 107928 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 107929 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 107930 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 107931 col[9]
.sym 107932 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 107933 right_SB_LUT4_I1_O[0]
.sym 107934 right_SB_LUT4_I1_O[1]
.sym 107935 right_SB_LUT4_I1_O[2]
.sym 107936 right_SB_LUT4_I1_O[3]
.sym 107938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107942 $PACKER_VCC_NET
.sym 107943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107946 $PACKER_VCC_NET
.sym 107947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107951 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107954 $PACKER_VCC_NET
.sym 107955 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 107959 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107962 $PACKER_VCC_NET
.sym 107963 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107966 $PACKER_VCC_NET
.sym 107967 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 107970 $PACKER_VCC_NET
.sym 107971 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107975 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107977 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 107978 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 107979 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 107980 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 107985 lives_display_SB_LUT4_I2_O[2]
.sym 107986 right_SB_LUT4_I1_O[0]
.sym 107987 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 107988 right_SB_LUT4_I1_O_SB_LUT4_I2_I0[3]
.sym 108005 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108006 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 108007 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 108008 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 108025 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108026 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 108027 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 108028 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 108035 ballvga:39[1]
.sym 108036 ballvga:39[0]
.sym 108040 ballvga:39[0]
.sym 108041 row[8]
.sym 108042 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 108043 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[4]
.sym 108044 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 108050 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 108051 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 108052 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108057 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 108058 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 108059 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 108060 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 108063 ballvga:39[1]
.sym 108064 ballvga:39[0]
.sym 108194 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 108198 left_SB_LUT4_I2_I0[0]
.sym 108199 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 108202 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 108203 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108206 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 108207 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 108210 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 108211 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 108214 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 108215 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108218 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 108219 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108222 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 108223 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108226 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 108227 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108230 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 108231 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108236 $nextpnr_ICESTORM_LC_33$I3
.sym 108240 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 108243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 108244 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 108248 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 108252 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 108256 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 108258 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 108262 $PACKER_VCC_NET
.sym 108263 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 108267 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108268 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 108271 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 108272 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 108274 $PACKER_VCC_NET
.sym 108275 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 108276 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 108278 $PACKER_VCC_NET
.sym 108279 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108280 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 108283 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108284 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 108287 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108288 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 108290 $PACKER_VCC_NET
.sym 108291 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108292 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 108295 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108296 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 108298 $PACKER_VCC_NET
.sym 108300 $nextpnr_ICESTORM_LC_97$I3
.sym 108302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 108303 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 108304 $nextpnr_ICESTORM_LC_97$COUT
.sym 108308 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 108309 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 108310 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 108311 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 108312 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 108316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 108318 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 108319 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 108320 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 108324 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 108325 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 108326 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 108327 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108328 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 108329 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 108330 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 108331 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 108332 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 108333 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108334 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 108335 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 108336 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 108337 row[9]
.sym 108338 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 108339 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 108340 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108343 paddlevga.paddlex[2]
.sym 108344 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 108345 row[8]
.sym 108346 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 108347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 108348 left_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 108349 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 108350 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 108351 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 108352 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 108354 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 108358 col[3]
.sym 108362 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 108363 $PACKER_VCC_NET
.sym 108366 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 108367 $PACKER_VCC_NET
.sym 108370 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 108371 $PACKER_VCC_NET
.sym 108374 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 108375 $PACKER_VCC_NET
.sym 108378 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 108379 $PACKER_VCC_NET
.sym 108382 col[9]
.sym 108388 $nextpnr_ICESTORM_LC_30$I3
.sym 108390 brickvga.curr2[4]
.sym 108391 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 108392 brickvga.573.B_AND_S[10]
.sym 108393 brickvga.curr2[4]
.sym 108394 brickvga.curr2[6]
.sym 108395 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 108396 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 108397 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 108398 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 108399 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 108400 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 108401 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 108402 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 108403 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 108404 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 108406 brickvga.curr2[9]
.sym 108407 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 108408 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 108409 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 108410 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 108411 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 108412 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 108413 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 108414 brickvga.curr2[8]
.sym 108415 brickvga.lvl[2]
.sym 108416 brickvga.lvl[1]
.sym 108417 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 108418 brickvga.curr1[3]
.sym 108419 brickvga.lvl[2]
.sym 108420 brickvga.lvl[1]
.sym 108421 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 108422 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 108423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 108424 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 108425 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 108426 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 108427 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 108428 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 108429 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 108430 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 108431 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 108432 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 108435 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 108436 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 108438 brickvga.curr2[5]
.sym 108439 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 108440 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 108441 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 108442 brickvga.curr2[7]
.sym 108443 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 108444 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 108450 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 108454 $PACKER_VCC_NET
.sym 108455 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108458 $PACKER_VCC_NET
.sym 108459 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 108463 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 108466 $PACKER_VCC_NET
.sym 108467 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108470 $PACKER_VCC_NET
.sym 108471 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108478 $PACKER_VCC_NET
.sym 108479 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108483 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108485 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I0[9]
.sym 108486 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[9]
.sym 108487 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 108488 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[8]
.sym 108489 brickvga.574.Y_B_SB_DFFE_E_Q[1]
.sym 108490 brickvga.lvl[1]
.sym 108491 brickvga.lvl[2]
.sym 108492 brickvga.curr1[8]
.sym 108493 brickvga.curr1[9]
.sym 108494 brickvga.curr1[8]
.sym 108495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 108496 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 108499 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 108500 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 108501 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 108502 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 108503 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 108504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 108505 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 108506 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 108507 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 108508 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 108509 brickvga.curr1[9]
.sym 108510 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 108511 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 108512 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 108514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108518 $PACKER_VCC_NET
.sym 108519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108522 $PACKER_VCC_NET
.sym 108523 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108527 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 108530 $PACKER_VCC_NET
.sym 108531 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108534 $PACKER_VCC_NET
.sym 108535 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108538 $PACKER_VCC_NET
.sym 108539 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 108542 $PACKER_VCC_NET
.sym 108543 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108547 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108549 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 108550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 108551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 108552 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 108554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 108555 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 108556 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 108557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 108558 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 108559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 108560 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 108562 brickvga.curr5[1]
.sym 108563 brickvga.574.Y_B_SB_LUT4_I3_O[2]
.sym 108564 brickvga.573.B_AND_S[10]
.sym 108565 brickvga.curr5[1]
.sym 108566 brickvga.curr5[3]
.sym 108567 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 108568 brickvga.944.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 108570 brickvga.curr5[3]
.sym 108571 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 108572 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 108574 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 108575 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 108576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 108578 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 108579 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 108580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 108581 brickvga.curr5[5]
.sym 108582 brickvga.curr5[7]
.sym 108583 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 108584 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 108585 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 108586 brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 108587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 108588 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 108590 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 108591 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 108592 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 108594 brickvga.curr5[7]
.sym 108595 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 108596 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 108598 brickvga.curr5[9]
.sym 108599 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I0[1]
.sym 108600 brickvga.574.Y_B_SB_LUT4_I2_O[2]
.sym 108601 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 108602 brickvga.curr5_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 108603 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 108604 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 108605 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 108606 brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 108607 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 108608 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 108610 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 108614 $PACKER_VCC_NET
.sym 108615 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108618 $PACKER_VCC_NET
.sym 108619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108622 $PACKER_VCC_NET
.sym 108623 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108626 $PACKER_VCC_NET
.sym 108627 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 108631 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108634 $PACKER_VCC_NET
.sym 108635 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108639 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 108642 $PACKER_VCC_NET
.sym 108643 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108647 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108652 $nextpnr_ICESTORM_LC_70$I3
.sym 108655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 108656 col[9]
.sym 108666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 108667 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 108668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 108670 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 108671 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 108672 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 108674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 108679 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108686 $PACKER_VCC_NET
.sym 108687 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108691 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 108694 $PACKER_VCC_NET
.sym 108695 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108698 $PACKER_VCC_NET
.sym 108699 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108703 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 108706 $PACKER_VCC_NET
.sym 108707 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108711 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108716 $nextpnr_ICESTORM_LC_138$I3
.sym 108721 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 108722 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 108723 col[9]
.sym 108724 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 108753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 108754 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 108755 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108756 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 108765 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 108766 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 108767 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 108768 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 108771 col[9]
.sym 108772 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 108789 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 108790 col[3]
.sym 108791 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 108792 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 108802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 108807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108814 $PACKER_VCC_NET
.sym 108815 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108819 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 108823 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108826 $PACKER_VCC_NET
.sym 108827 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108830 $PACKER_VCC_NET
.sym 108831 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 108835 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108839 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108842 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 108843 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 108844 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 108846 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 108847 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 108848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 108849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 108850 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 108851 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 108852 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 108853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 108854 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 108855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 108856 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 108859 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 108860 col[3]
.sym 108862 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 108863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 108864 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 108930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 108934 $PACKER_VCC_NET
.sym 108935 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 108938 $PACKER_VCC_NET
.sym 108939 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108942 $PACKER_VCC_NET
.sym 108943 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 108946 $PACKER_VCC_NET
.sym 108947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 108950 $PACKER_VCC_NET
.sym 108951 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108954 $PACKER_VCC_NET
.sym 108955 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108958 $PACKER_VCC_NET
.sym 108959 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108962 $PACKER_VCC_NET
.sym 108963 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108967 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108972 $nextpnr_ICESTORM_LC_94$I3
.sym 109009 livevga.livescount_SB_LUT4_I2_I0[6]
.sym 109010 livevga.livescount_SB_LUT4_I2_I1[9]
.sym 109011 ballvga:39[1]
.sym 109012 ballvga:39[0]
.sym 109026 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 109030 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 109031 $PACKER_VCC_NET
.sym 109034 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 109035 $PACKER_VCC_NET
.sym 109038 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 109039 $PACKER_VCC_NET
.sym 109042 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 109043 $PACKER_VCC_NET
.sym 109046 row[8]
.sym 109047 $PACKER_VCC_NET
.sym 109050 row[9]
.sym 109056 $nextpnr_ICESTORM_LC_80$I3
.sym 109173 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 109174 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 109175 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 109176 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 109186 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 109190 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 109191 $PACKER_VCC_NET
.sym 109194 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 109195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 109198 col[3]
.sym 109199 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 109202 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 109203 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 109206 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 109207 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 109210 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 109211 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 109214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 109215 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 109218 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 109219 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 109222 col[9]
.sym 109223 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 109227 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 109231 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 109235 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 109239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 109243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 109247 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 109251 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 109255 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 109259 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 109263 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 109268 $nextpnr_ICESTORM_LC_107$I3
.sym 109272 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 109273 col[3]
.sym 109274 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 109275 col[9]
.sym 109276 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 109280 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 109282 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 109283 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 109284 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 109314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 109315 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 109318 col[3]
.sym 109319 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 109322 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 109323 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 109326 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 109327 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 109330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 109331 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 109334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 109335 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 109338 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 109339 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 109342 col[9]
.sym 109343 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 109347 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 109351 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 109355 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 109359 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 109363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 109367 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 109371 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 109375 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 109379 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 109383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 109388 $nextpnr_ICESTORM_LC_126$I3
.sym 109398 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 109399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 109400 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 109410 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 109415 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 109418 $PACKER_VCC_NET
.sym 109419 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109422 $PACKER_VCC_NET
.sym 109423 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 109426 $PACKER_VCC_NET
.sym 109427 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 109430 $PACKER_VCC_NET
.sym 109431 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 109434 $PACKER_VCC_NET
.sym 109435 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 109439 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 109442 $PACKER_VCC_NET
.sym 109443 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 109447 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109452 $nextpnr_ICESTORM_LC_62$I3
.sym 109454 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 109455 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 109456 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 109458 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 109459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 109460 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109462 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 109463 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109464 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 109474 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 109479 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 109483 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109486 $PACKER_VCC_NET
.sym 109487 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109490 $PACKER_VCC_NET
.sym 109491 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 109494 $PACKER_VCC_NET
.sym 109495 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109499 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109501 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 109502 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 109503 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[9]
.sym 109504 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 109506 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109511 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109514 $PACKER_VCC_NET
.sym 109515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109518 $PACKER_VCC_NET
.sym 109519 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 109522 $PACKER_VCC_NET
.sym 109523 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 109527 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109530 $PACKER_VCC_NET
.sym 109531 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109534 $PACKER_VCC_NET
.sym 109535 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 109539 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109543 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109548 $nextpnr_ICESTORM_LC_176$I3
.sym 109558 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 109559 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 109560 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 109570 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 109575 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 109576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 109579 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 109580 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 109583 col[3]
.sym 109584 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 109587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 109588 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 109591 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 109592 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 109595 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 109596 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 109599 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 109600 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 109603 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 109604 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 109607 col[9]
.sym 109608 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 109612 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 109615 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 109616 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 109617 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 109618 col[9]
.sym 109619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 109620 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 109625 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 109626 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 109627 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 109628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 109634 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109639 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109643 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109647 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 109651 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 109655 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109658 $PACKER_VCC_NET
.sym 109659 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109663 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 109666 $PACKER_VCC_NET
.sym 109667 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109671 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109676 $nextpnr_ICESTORM_LC_114$I3
.sym 109693 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 109694 col[3]
.sym 109695 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 109696 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 109698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109707 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109711 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 109714 $PACKER_VCC_NET
.sym 109715 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 109719 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109723 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109726 $PACKER_VCC_NET
.sym 109727 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 109730 $PACKER_VCC_NET
.sym 109731 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109735 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109737 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 109738 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 109739 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 109740 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 109741 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 109742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 109743 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 109744 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 109745 col[3]
.sym 109746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 109747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 109748 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 109750 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 109751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 109752 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 109753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 109754 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 109755 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 109756 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 109757 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 109758 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 109759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 109760 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 109762 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109767 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109771 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 109775 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 109778 $PACKER_VCC_NET
.sym 109779 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109782 $PACKER_VCC_NET
.sym 109783 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109786 $PACKER_VCC_NET
.sym 109787 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 109791 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109795 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109798 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 109799 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 109800 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 109814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 109815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 109816 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 109819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 109820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 109851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 109852 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 109858 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109867 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109871 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 109875 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 109878 $PACKER_VCC_NET
.sym 109879 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109882 $PACKER_VCC_NET
.sym 109883 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109886 $PACKER_VCC_NET
.sym 109887 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 109890 $PACKER_VCC_NET
.sym 109891 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109895 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109898 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 109899 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 109900 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 109922 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 109926 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109927 $PACKER_VCC_NET
.sym 109930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 109931 $PACKER_VCC_NET
.sym 109934 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 109938 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 109939 $PACKER_VCC_NET
.sym 109942 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 109943 $PACKER_VCC_NET
.sym 109946 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 109947 $PACKER_VCC_NET
.sym 109950 row[8]
.sym 109951 $PACKER_VCC_NET
.sym 109954 row[9]
.sym 109958 livevga.livescount_SB_LUT4_I2_1_I1[7]
.sym 109959 ballvga:39[1]
.sym 109960 livevga.livescount_SB_LUT4_I2_1_I3[8]
.sym 109966 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 109967 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 109968 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 110118 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 110120 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 110146 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 110150 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 110151 $PACKER_VCC_NET
.sym 110154 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110155 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 110158 col[3]
.sym 110159 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 110162 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 110163 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 110166 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 110167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 110170 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 110171 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 110174 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 110175 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 110178 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 110179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 110182 col[9]
.sym 110183 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 110187 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 110191 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 110195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 110199 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 110203 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 110207 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 110211 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 110215 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 110219 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 110223 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 110226 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 110227 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 110228 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 110232 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[6]
.sym 110236 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[8]
.sym 110240 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[9]
.sym 110242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 110243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 110244 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 110246 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110247 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110248 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110253 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 110254 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[6]
.sym 110255 col[9]
.sym 110256 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[9]
.sym 110260 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 110261 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110262 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110263 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110264 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 110269 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 110270 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[8]
.sym 110271 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 110272 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 110274 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 110278 $PACKER_VCC_NET
.sym 110279 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 110283 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110284 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 110287 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 110288 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 110291 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 110292 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 110294 $PACKER_VCC_NET
.sym 110295 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 110296 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 110299 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 110300 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 110303 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 110304 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 110306 $PACKER_VCC_NET
.sym 110307 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 110308 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 110311 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110312 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 110316 $nextpnr_ICESTORM_LC_99$I3
.sym 110324 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 110328 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110330 $PACKER_VCC_NET
.sym 110331 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 110332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 110338 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110339 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 110342 col[3]
.sym 110343 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 110346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 110347 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 110350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 110351 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 110354 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 110355 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 110358 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 110359 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 110362 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 110363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 110366 col[9]
.sym 110367 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 110371 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 110375 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 110379 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 110383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 110387 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 110391 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 110395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 110399 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 110403 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 110407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 110410 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[17]
.sym 110412 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[17]
.sym 110434 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 110439 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 110443 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110444 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 110446 $PACKER_VCC_NET
.sym 110447 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 110448 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 110450 $PACKER_VCC_NET
.sym 110451 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 110452 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 110454 $PACKER_VCC_NET
.sym 110455 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 110456 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 110459 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 110460 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 110462 $PACKER_VCC_NET
.sym 110463 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 110464 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 110466 $PACKER_VCC_NET
.sym 110467 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 110468 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 110471 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110472 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 110476 $nextpnr_ICESTORM_LC_109$I3
.sym 110477 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 110482 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 110483 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 110484 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 110495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 110496 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 110516 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 110520 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 110530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110535 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110539 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 110543 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 110547 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110551 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110554 $PACKER_VCC_NET
.sym 110555 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 110558 $PACKER_VCC_NET
.sym 110559 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110563 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110567 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 110568 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 110572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 110576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 110580 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 110584 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110588 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 110592 col[3]
.sym 110594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110598 $PACKER_VCC_NET
.sym 110599 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110602 $PACKER_VCC_NET
.sym 110603 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 110606 $PACKER_VCC_NET
.sym 110607 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 110610 $PACKER_VCC_NET
.sym 110611 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110615 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110619 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 110622 $PACKER_VCC_NET
.sym 110623 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110627 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110632 $nextpnr_ICESTORM_LC_13$I3
.sym 110658 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110662 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 110666 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110667 $PACKER_VCC_NET
.sym 110670 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 110671 $PACKER_VCC_NET
.sym 110674 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 110675 $PACKER_VCC_NET
.sym 110678 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 110679 $PACKER_VCC_NET
.sym 110682 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 110683 $PACKER_VCC_NET
.sym 110686 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 110687 $PACKER_VCC_NET
.sym 110690 row[8]
.sym 110691 $PACKER_VCC_NET
.sym 110694 row[9]
.sym 110697 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 110698 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 110699 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110700 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 110722 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110726 $PACKER_VCC_NET
.sym 110727 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110730 $PACKER_VCC_NET
.sym 110731 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 110735 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 110739 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110742 $PACKER_VCC_NET
.sym 110743 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110746 $PACKER_VCC_NET
.sym 110747 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 110751 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110755 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110760 $nextpnr_ICESTORM_LC_26$I3
.sym 110781 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 110782 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 110783 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 110784 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110786 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110790 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 110791 $PACKER_VCC_NET
.sym 110794 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110795 $PACKER_VCC_NET
.sym 110798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 110799 $PACKER_VCC_NET
.sym 110802 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 110803 $PACKER_VCC_NET
.sym 110806 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 110810 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 110811 $PACKER_VCC_NET
.sym 110814 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 110815 $PACKER_VCC_NET
.sym 110818 row[8]
.sym 110819 $PACKER_VCC_NET
.sym 110822 row[9]
.sym 110826 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 110827 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110828 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 110847 right_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110848 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 110850 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 110854 row[8]
.sym 110855 $PACKER_VCC_NET
.sym 110858 row[9]
.sym 110864 $nextpnr_ICESTORM_LC_132$I3
.sym 110865 row[8]
.sym 110866 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 110867 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 110868 row[9]
.sym 110876 valid1
.sym 110879 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110880 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 110882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 110886 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110890 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 110891 $PACKER_VCC_NET
.sym 110894 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 110895 $PACKER_VCC_NET
.sym 110898 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 110902 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 110903 $PACKER_VCC_NET
.sym 110906 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 110907 $PACKER_VCC_NET
.sym 110910 row[8]
.sym 110911 $PACKER_VCC_NET
.sym 110914 row[9]
.sym 110918 lives_display_SB_LUT4_I2_O[2]
.sym 110919 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[5]
.sym 110920 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[8]
.sym 110921 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 110922 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110923 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110924 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 110925 row[8]
.sym 110926 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110927 row[9]
.sym 110928 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 110929 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 110930 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 110931 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110932 livevga.livescount_SB_LUT4_I2_1_O[3]
.sym 110933 row[8]
.sym 110934 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 110935 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 110936 row[9]
.sym 110938 brick_display
.sym 110939 lives_display
.sym 110940 ball_display
.sym 110943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 110944 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110946 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 110950 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 110954 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 110955 $PACKER_VCC_NET
.sym 110958 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 110959 $PACKER_VCC_NET
.sym 110962 row[8]
.sym 110963 $PACKER_VCC_NET
.sym 110966 row[9]
.sym 110972 $nextpnr_ICESTORM_LC_155$I3
.sym 111064 clk_pxl$SB_IO_OUT
.sym 111074 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 111078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 111079 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 111082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 111083 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 111086 col[3]
.sym 111087 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111090 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 111091 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 111094 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 111095 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 111098 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 111099 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 111102 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 111103 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 111106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 111107 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 111110 col[9]
.sym 111111 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 111115 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 111119 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 111123 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 111127 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 111131 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 111135 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 111139 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 111143 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 111147 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 111151 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 111156 $nextpnr_ICESTORM_LC_86$I3
.sym 111164 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[5]
.sym 111168 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 111170 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 111180 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[11]
.sym 111192 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[10]
.sym 111202 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 111206 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111210 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 111211 $PACKER_VCC_NET
.sym 111212 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111214 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 111215 $PACKER_VCC_NET
.sym 111216 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 111218 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 111219 $PACKER_VCC_NET
.sym 111220 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 111222 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 111223 $PACKER_VCC_NET
.sym 111224 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 111226 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 111228 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 111230 row[8]
.sym 111231 $PACKER_VCC_NET
.sym 111232 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 111234 row[9]
.sym 111235 $PACKER_VCC_NET
.sym 111236 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 111238 $PACKER_VCC_NET
.sym 111240 $nextpnr_ICESTORM_LC_72$I3
.sym 111242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[10]
.sym 111243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[11]
.sym 111244 $nextpnr_ICESTORM_LC_72$COUT
.sym 111253 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 111254 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 111255 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 111256 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 111257 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 111258 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 111259 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[5]
.sym 111260 col[3]
.sym 111266 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 111270 $PACKER_VCC_NET
.sym 111271 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 111272 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 111274 $PACKER_VCC_NET
.sym 111275 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111278 $PACKER_VCC_NET
.sym 111279 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 111282 $PACKER_VCC_NET
.sym 111283 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 111287 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111290 $PACKER_VCC_NET
.sym 111291 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111295 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111298 $PACKER_VCC_NET
.sym 111299 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111303 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111308 $nextpnr_ICESTORM_LC_162$I3
.sym 111321 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 111326 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111328 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 111330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 111334 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111338 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 111339 $PACKER_VCC_NET
.sym 111340 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 111342 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 111344 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 111346 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 111347 $PACKER_VCC_NET
.sym 111348 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 111350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 111351 $PACKER_VCC_NET
.sym 111352 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 111354 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 111356 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 111358 row[8]
.sym 111359 $PACKER_VCC_NET
.sym 111360 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 111362 row[9]
.sym 111363 $PACKER_VCC_NET
.sym 111364 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 111368 $nextpnr_ICESTORM_LC_68$I3
.sym 111387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 111388 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 111394 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 111395 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 111398 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 111399 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 111402 col[3]
.sym 111403 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 111406 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 111407 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 111410 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 111411 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 111414 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 111415 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 111418 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 111419 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 111422 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 111423 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 111426 col[9]
.sym 111427 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 111431 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 111435 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 111439 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 111443 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 111447 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 111451 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 111455 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 111459 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 111463 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 111467 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 111472 $nextpnr_ICESTORM_LC_122$I3
.sym 111479 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 111480 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 111483 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 111484 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111488 row[9]
.sym 111490 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 111494 $PACKER_VCC_NET
.sym 111495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 111499 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 111503 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 111506 $PACKER_VCC_NET
.sym 111507 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 111510 $PACKER_VCC_NET
.sym 111511 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111514 $PACKER_VCC_NET
.sym 111515 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111519 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 111522 $PACKER_VCC_NET
.sym 111523 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111527 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111532 $nextpnr_ICESTORM_LC_101$I3
.sym 111554 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111559 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111563 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111566 $PACKER_VCC_NET
.sym 111567 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111570 $PACKER_VCC_NET
.sym 111571 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111575 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 111576 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 111580 col[9]
.sym 111586 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 111590 $PACKER_VCC_NET
.sym 111591 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111595 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 111599 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 111602 $PACKER_VCC_NET
.sym 111603 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111606 $PACKER_VCC_NET
.sym 111607 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111610 $PACKER_VCC_NET
.sym 111611 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111614 $PACKER_VCC_NET
.sym 111615 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111619 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111622 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 111623 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[6]
.sym 111624 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[8]
.sym 111650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 111655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 111658 $PACKER_VCC_NET
.sym 111659 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 111662 $PACKER_VCC_NET
.sym 111663 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 111667 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111670 $PACKER_VCC_NET
.sym 111671 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111675 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 111678 $PACKER_VCC_NET
.sym 111679 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111683 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111688 $nextpnr_ICESTORM_LC_143$I3
.sym 111689 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 111690 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111691 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111692 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 111693 row[8]
.sym 111694 row[9]
.sym 111695 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 111696 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 111697 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 111698 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 111699 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 111700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 111703 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 111704 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 111714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 111719 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 111723 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111726 $PACKER_VCC_NET
.sym 111727 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 111731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 111735 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111738 $PACKER_VCC_NET
.sym 111739 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111742 $PACKER_VCC_NET
.sym 111743 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111747 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111751 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111756 $nextpnr_ICESTORM_LC_136$I3
.sym 111759 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 111760 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 111762 row[9]
.sym 111763 row[8]
.sym 111764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 111765 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111766 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 111767 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 111768 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 111771 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 111772 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 111777 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 111778 right_SB_LUT4_I1_O_SB_LUT4_I2_I0[3]
.sym 111779 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 111780 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 111783 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 111784 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111786 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 111787 right_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 111788 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 111790 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 111791 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 111792 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 111793 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111794 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 111795 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 111796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 111797 row[9]
.sym 111798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 111799 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111800 row[8]
.sym 111802 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 111803 row[8]
.sym 111804 row[9]
.sym 111810 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111814 $PACKER_VCC_NET
.sym 111815 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 111818 $PACKER_VCC_NET
.sym 111819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 111823 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111826 $PACKER_VCC_NET
.sym 111827 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111830 $PACKER_VCC_NET
.sym 111831 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111834 $PACKER_VCC_NET
.sym 111835 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111839 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111841 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 111842 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 111843 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 111844 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 111845 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 111846 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 111847 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 111848 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 111851 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111852 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 111869 row[9]
.sym 111870 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 111871 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 111872 row[8]
.sym 111874 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 111879 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111883 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 111886 $PACKER_VCC_NET
.sym 111887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 111891 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111894 $PACKER_VCC_NET
.sym 111895 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111898 $PACKER_VCC_NET
.sym 111899 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111902 $PACKER_VCC_NET
.sym 111903 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111907 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111912 $nextpnr_ICESTORM_LC_92$I3
.sym 112066 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 112070 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 112074 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 112075 $PACKER_VCC_NET
.sym 112076 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 112078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 112080 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 112082 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 112083 $PACKER_VCC_NET
.sym 112084 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 112086 row[8]
.sym 112087 $PACKER_VCC_NET
.sym 112088 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 112090 row[9]
.sym 112091 $PACKER_VCC_NET
.sym 112092 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 112096 $nextpnr_ICESTORM_LC_42$I3
.sym 112162 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 112166 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 112167 $PACKER_VCC_NET
.sym 112170 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112171 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112174 col[3]
.sym 112175 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 112178 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 112179 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 112183 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 112186 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 112187 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 112190 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 112191 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 112194 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 112195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 112198 col[9]
.sym 112199 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 112203 row[8]
.sym 112207 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112211 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112215 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112219 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112223 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112227 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112231 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112235 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112239 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112244 $nextpnr_ICESTORM_LC_75$I3
.sym 112258 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112262 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 112266 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112267 $PACKER_VCC_NET
.sym 112268 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 112270 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 112271 $PACKER_VCC_NET
.sym 112272 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 112274 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 112275 $PACKER_VCC_NET
.sym 112276 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 112278 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 112280 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 112282 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 112284 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 112286 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 112287 $PACKER_VCC_NET
.sym 112288 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 112290 row[8]
.sym 112292 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 112294 row[9]
.sym 112295 $PACKER_VCC_NET
.sym 112296 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 112300 $nextpnr_ICESTORM_LC_60$I3
.sym 112322 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112323 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112326 col[3]
.sym 112327 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 112330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 112331 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 112335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 112338 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 112339 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 112342 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 112343 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 112346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 112347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 112350 col[9]
.sym 112351 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 112355 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 112359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 112363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 112367 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 112371 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 112375 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 112379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 112383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 112387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 112391 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 112396 $nextpnr_ICESTORM_LC_40$I3
.sym 112418 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 112427 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112428 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 112431 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 112432 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 112435 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 112436 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 112439 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 112440 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 112443 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 112444 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 112447 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 112448 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 112451 row[8]
.sym 112452 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 112455 row[9]
.sym 112456 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 112464 row[8]
.sym 112468 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 112472 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112476 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 112479 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 112480 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 112482 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 112487 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112490 $PACKER_VCC_NET
.sym 112491 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 112494 $PACKER_VCC_NET
.sym 112495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 112499 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112502 $PACKER_VCC_NET
.sym 112503 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112507 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112510 $PACKER_VCC_NET
.sym 112511 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112515 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112520 $nextpnr_ICESTORM_LC_64$I3
.sym 112546 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 112551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 112555 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112558 $PACKER_VCC_NET
.sym 112559 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112562 $PACKER_VCC_NET
.sym 112563 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112566 $PACKER_VCC_NET
.sym 112567 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112571 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112576 $nextpnr_ICESTORM_LC_103$I3
.sym 112578 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112583 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 112586 $PACKER_VCC_NET
.sym 112587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 112590 $PACKER_VCC_NET
.sym 112591 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112594 $PACKER_VCC_NET
.sym 112595 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112599 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112603 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112607 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112609 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 112610 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 112611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 112612 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 112642 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 112647 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 112651 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 112654 $PACKER_VCC_NET
.sym 112655 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 112659 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 112662 $PACKER_VCC_NET
.sym 112663 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 112667 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 112670 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 112671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 112672 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[6]
.sym 112674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 112679 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 112683 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112687 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 112690 $PACKER_VCC_NET
.sym 112691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 112694 $PACKER_VCC_NET
.sym 112695 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112698 $PACKER_VCC_NET
.sym 112699 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112702 $PACKER_VCC_NET
.sym 112703 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112707 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112711 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112715 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I2[9]
.sym 112716 frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2_I3[9]
.sym 112717 frame_update_SB_LUT4_I3_I1[0]
.sym 112718 frame_update_SB_LUT4_I3_I1[1]
.sym 112719 frame_update_SB_LUT4_I3_I1[2]
.sym 112720 frame_update_SB_LUT4_I3_I1[3]
.sym 112721 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112722 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 112723 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 112724 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 112725 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112726 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 112727 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112728 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 112731 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 112732 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 112735 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112736 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 112741 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 112742 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 112743 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112744 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 112753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 112754 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 112755 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 112756 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 112770 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112774 $PACKER_VCC_NET
.sym 112775 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 112778 $PACKER_VCC_NET
.sym 112779 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 112783 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112787 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112790 $PACKER_VCC_NET
.sym 112791 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112795 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112799 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112804 $nextpnr_ICESTORM_LC_16$I3
.sym 112809 frame_update_SB_LUT4_I3_I1[1]
.sym 112810 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 112811 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[7]
.sym 112812 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112829 row[8]
.sym 112830 row[9]
.sym 112831 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 112832 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 112834 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 112839 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 112843 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 112847 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 112851 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 112856 $nextpnr_ICESTORM_LC_39$I3
.sym 113000 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 113004 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 113012 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 113025 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113026 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 113027 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 113028 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113032 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 113034 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 113036 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113040 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 113041 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 113042 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 113043 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 113044 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 113045 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 113046 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 113047 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 113048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 113049 col[3]
.sym 113050 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 113051 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 113052 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 113056 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 113058 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113062 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 113064 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113066 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113068 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 113070 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 113071 $PACKER_VCC_NET
.sym 113072 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 113074 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 113075 $PACKER_VCC_NET
.sym 113076 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 113078 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 113080 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 113082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 113084 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 113086 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 113087 $PACKER_VCC_NET
.sym 113088 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 113090 row[8]
.sym 113091 $PACKER_VCC_NET
.sym 113092 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 113094 row[9]
.sym 113095 $PACKER_VCC_NET
.sym 113096 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 113100 $nextpnr_ICESTORM_LC_199$I3
.sym 113102 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 113103 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 113104 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 113105 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 113106 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 113107 col[9]
.sym 113108 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 113110 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 113111 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 113112 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 113124 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 113128 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 113136 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[4]
.sym 113139 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113140 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 113145 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 113146 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[4]
.sym 113147 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 113148 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 113152 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 113154 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 113159 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 113160 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 113163 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113164 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 113166 $PACKER_VCC_NET
.sym 113167 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113168 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113170 $PACKER_VCC_NET
.sym 113171 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113172 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 113174 $PACKER_VCC_NET
.sym 113175 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113176 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 113179 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113180 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 113182 $PACKER_VCC_NET
.sym 113184 $nextpnr_ICESTORM_LC_193$I3
.sym 113186 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 113187 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[9]
.sym 113188 $nextpnr_ICESTORM_LC_193$COUT
.sym 113189 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[18]
.sym 113190 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 113191 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 113192 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 113193 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 113194 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 113195 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 113196 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 113204 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[9]
.sym 113205 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 113206 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 113207 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113208 col[3]
.sym 113212 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 113213 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 113214 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 113215 col[9]
.sym 113216 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 113218 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 113219 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113222 col[3]
.sym 113223 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113226 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 113227 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113230 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 113231 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113234 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 113235 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 113239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 113242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 113243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 113246 col[9]
.sym 113247 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 113251 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 113255 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 113259 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 113263 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 113267 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 113271 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 113275 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 113279 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 113283 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 113287 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 113290 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 113291 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 113292 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[17]
.sym 113314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 113318 $PACKER_VCC_NET
.sym 113319 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113322 $PACKER_VCC_NET
.sym 113323 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113324 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 113326 $PACKER_VCC_NET
.sym 113327 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113328 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 113330 $PACKER_VCC_NET
.sym 113331 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 113335 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113336 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 113340 $nextpnr_ICESTORM_LC_51$I3
.sym 113349 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 113351 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 113352 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 113354 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 113355 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 113356 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 113357 row[9]
.sym 113358 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 113360 row[8]
.sym 113365 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 113366 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 113367 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 113368 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 113369 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 113370 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 113371 col[9]
.sym 113372 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 113373 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 113374 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 113375 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 113376 col[3]
.sym 113378 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113382 $PACKER_VCC_NET
.sym 113383 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 113387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 113391 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113395 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113398 $PACKER_VCC_NET
.sym 113399 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113402 $PACKER_VCC_NET
.sym 113403 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113407 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113410 $PACKER_VCC_NET
.sym 113412 $nextpnr_ICESTORM_LC_46$I3
.sym 113413 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 113414 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 113415 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 113416 $nextpnr_ICESTORM_LC_46$COUT
.sym 113420 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 113423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 113424 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113428 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 113429 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 113430 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 113431 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 113432 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 113436 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 113440 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 113442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 113446 $PACKER_VCC_NET
.sym 113447 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113451 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 113454 $PACKER_VCC_NET
.sym 113455 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 113458 $PACKER_VCC_NET
.sym 113459 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113462 $PACKER_VCC_NET
.sym 113463 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113466 $PACKER_VCC_NET
.sym 113467 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113471 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113478 $PACKER_VCC_NET
.sym 113480 $nextpnr_ICESTORM_LC_82$I3
.sym 113483 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 113484 $nextpnr_ICESTORM_LC_82$COUT
.sym 113495 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 113496 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 113506 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 113511 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113515 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 113518 $PACKER_VCC_NET
.sym 113519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 113523 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113527 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113530 $PACKER_VCC_NET
.sym 113531 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113535 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113539 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113542 $PACKER_VCC_NET
.sym 113544 $nextpnr_ICESTORM_LC_35$I3
.sym 113546 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1[0]
.sym 113547 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 113548 $nextpnr_ICESTORM_LC_35$COUT
.sym 113553 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 113554 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 113555 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113556 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 113557 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 113558 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113559 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 113560 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 113570 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 113574 $PACKER_VCC_NET
.sym 113575 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113578 $PACKER_VCC_NET
.sym 113579 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 113582 $PACKER_VCC_NET
.sym 113583 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 113586 $PACKER_VCC_NET
.sym 113587 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113590 $PACKER_VCC_NET
.sym 113591 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113595 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113599 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113603 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113608 $nextpnr_ICESTORM_LC_181$I3
.sym 113609 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113610 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 113611 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 113612 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 113615 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113616 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 113618 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 113619 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 113620 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 113623 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 113624 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 113625 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 113626 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 113627 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 113628 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 113630 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 113631 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 113632 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 113635 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 113636 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 113639 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 113640 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 113643 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 113644 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 113645 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 113646 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 113647 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113648 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 113649 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 113650 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 113651 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 113652 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 113655 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 113656 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[3]
.sym 113658 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 113659 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 113660 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 113661 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 113662 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 113663 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 113664 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[3]
.sym 113665 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 113666 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[1]
.sym 113667 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[3]
.sym 113668 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 113671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 113672 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 113673 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 113674 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[1]
.sym 113675 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 113676 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[3]
.sym 113678 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[1]
.sym 113679 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 113680 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 113681 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 113687 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 113688 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 113691 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 113692 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 113695 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 113696 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 113698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 113702 $PACKER_VCC_NET
.sym 113703 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113706 $PACKER_VCC_NET
.sym 113707 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 113710 $PACKER_VCC_NET
.sym 113711 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 113715 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113719 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113723 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113726 $PACKER_VCC_NET
.sym 113727 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113731 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113735 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 113736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[8]
.sym 113762 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 113766 $PACKER_VCC_NET
.sym 113767 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 113771 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 113775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 113779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 113784 $nextpnr_ICESTORM_LC_186$I3
.sym 113794 lives_display_SB_LUT4_I2_O[2]
.sym 113795 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 113796 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 113798 lives_display_SB_LUT4_I2_O[2]
.sym 113799 startdisplay[1]
.sym 113800 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 113801 lives_display_SB_LUT4_I2_O[0]
.sym 113802 lives_display_SB_LUT4_I2_O[1]
.sym 113803 lives_display_SB_LUT4_I2_O[2]
.sym 113804 lives_display_SB_LUT4_I2_O[3]
.sym 113805 lives_display_SB_LUT4_I2_O[0]
.sym 113806 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 113807 lives_display_SB_LUT4_I2_O[2]
.sym 113808 lives_display_SB_LUT4_I2_O[3]
.sym 113814 lives_display_SB_LUT4_I2_O[2]
.sym 113815 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
.sym 113816 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 113818 lives_display_SB_LUT4_I2_O[2]
.sym 113819 startdisplay[3]
.sym 113820 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 113823 lives_display_SB_LUT4_I2_O[3]
.sym 113824 lives_display_SB_LUT4_I2_O[0]
.sym 113954 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 113958 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 113959 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113962 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 113963 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113966 col[3]
.sym 113967 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113970 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 113971 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 113975 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 113978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 113979 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 113982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 113983 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 113986 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 113987 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 113990 col[9]
.sym 113991 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 113995 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 113999 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 114003 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 114007 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 114011 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 114015 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 114019 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 114023 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 114027 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 114031 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 114034 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[19]
.sym 114035 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114036 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114040 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114044 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 114048 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 114082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 114083 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114087 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 114090 col[3]
.sym 114091 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114094 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 114095 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 114098 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 114099 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 114102 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 114103 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 114106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 114107 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 114110 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 114111 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 114114 col[9]
.sym 114115 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 114119 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 114123 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 114127 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 114131 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 114135 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 114139 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 114143 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 114147 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 114151 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 114155 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 114157 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 114158 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 114159 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 114160 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 114162 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 114164 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114168 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 114169 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 114170 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 114171 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 114172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114178 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 114182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 114183 $PACKER_VCC_NET
.sym 114186 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114187 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114190 col[3]
.sym 114191 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 114194 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 114195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 114198 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 114199 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 114202 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 114203 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 114206 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 114207 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 114210 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 114211 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 114214 col[9]
.sym 114215 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 114219 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 114223 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 114227 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114231 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114235 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114247 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114251 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114255 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 114258 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 114259 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[19]
.sym 114260 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[19]
.sym 114261 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 114262 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 114263 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 114264 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 114268 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 114269 col[3]
.sym 114270 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 114271 col[9]
.sym 114272 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 114277 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 114278 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 114279 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 114280 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 114285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114286 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 114287 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 114288 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114289 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114290 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.sym 114291 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 114292 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114293 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 114294 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 114295 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114296 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 114303 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 114304 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 114338 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 114343 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 114346 $PACKER_VCC_NET
.sym 114347 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114351 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114355 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114358 $PACKER_VCC_NET
.sym 114359 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114363 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114366 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 114367 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 114368 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 114382 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 114383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 114384 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 114397 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 114398 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 114399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 114400 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 114402 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114407 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 114411 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 114415 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114418 $PACKER_VCC_NET
.sym 114419 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114422 $PACKER_VCC_NET
.sym 114423 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114427 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114431 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114434 $PACKER_VCC_NET
.sym 114436 $nextpnr_ICESTORM_LC_56$I3
.sym 114437 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 114438 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 114439 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114440 $nextpnr_ICESTORM_LC_56$COUT
.sym 114466 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114470 $PACKER_VCC_NET
.sym 114471 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114479 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114483 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114485 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114486 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114487 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114488 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 114491 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114492 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 114498 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 114502 $PACKER_VCC_NET
.sym 114503 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 114506 $PACKER_VCC_NET
.sym 114507 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114510 $PACKER_VCC_NET
.sym 114511 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114514 $PACKER_VCC_NET
.sym 114515 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114519 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114522 $PACKER_VCC_NET
.sym 114524 $nextpnr_ICESTORM_LC_120$I3
.sym 114527 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114528 $nextpnr_ICESTORM_LC_120$COUT
.sym 114529 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 114530 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 114531 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 114532 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 114541 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 114542 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 114543 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 114544 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 114545 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 114546 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 114547 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 114548 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 114550 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 114551 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2[1]
.sym 114552 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 114554 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114555 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 114556 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 114562 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 114566 $PACKER_VCC_NET
.sym 114567 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 114570 $PACKER_VCC_NET
.sym 114571 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 114575 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 114579 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114582 $PACKER_VCC_NET
.sym 114583 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 114587 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 114591 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 114596 $nextpnr_ICESTORM_LC_6$I3
.sym 114599 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 114600 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 114611 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114612 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 114613 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 114614 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 114615 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 114616 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[3]
.sym 114617 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 114618 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 114619 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 114620 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 114621 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114622 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114623 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 114624 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114626 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 114630 $PACKER_VCC_NET
.sym 114631 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 114635 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114638 $PACKER_VCC_NET
.sym 114639 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 114643 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 114647 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 114650 $PACKER_VCC_NET
.sym 114652 $nextpnr_ICESTORM_LC_66$I3
.sym 114653 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 114654 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 114655 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 114656 $nextpnr_ICESTORM_LC_66$COUT
.sym 114686 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 114687 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 114688 right_SB_LUT4_I1_O_SB_LUT4_I2_I1[3]
.sym 114690 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114695 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 114699 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 114703 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 114708 $nextpnr_ICESTORM_LC_21$I3
.sym 114722 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 114727 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114730 $PACKER_VCC_NET
.sym 114731 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 114735 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 114739 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 114742 $PACKER_VCC_NET
.sym 114744 $nextpnr_ICESTORM_LC_49$I3
.sym 114745 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 114746 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[2]
.sym 114747 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 114748 $nextpnr_ICESTORM_LC_49$COUT
.sym 114751 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 114752 brick_display
.sym 114754 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]
.sym 114759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 114763 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 114766 $PACKER_VCC_NET
.sym 114768 $nextpnr_ICESTORM_LC_53$I3
.sym 114770 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 114771 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 114772 $nextpnr_ICESTORM_LC_53$COUT
.sym 114773 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 114774 brick_display
.sym 114775 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 114776 lives_display_SB_LUT4_I2_O[2]
.sym 114777 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_I0[2]
.sym 114778 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 114779 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 114780 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 114781 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 114782 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 114783 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 114784 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 114790 lives_display_SB_LUT4_I2_O[2]
.sym 114791 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 114792 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 114806 lives_display_SB_LUT4_I2_O[2]
.sym 114807 startdisplay[4]
.sym 114808 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 115140 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 115156 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 115164 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 115168 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 115170 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 115174 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 115178 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115179 $PACKER_VCC_NET
.sym 115180 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 115182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 115183 $PACKER_VCC_NET
.sym 115184 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 115186 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 115188 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 115190 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 115191 $PACKER_VCC_NET
.sym 115192 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 115194 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 115196 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 115198 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 115199 $PACKER_VCC_NET
.sym 115200 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 115202 row[8]
.sym 115204 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 115206 row[9]
.sym 115207 $PACKER_VCC_NET
.sym 115208 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 115210 $PACKER_VCC_NET
.sym 115212 $nextpnr_ICESTORM_LC_90$I3
.sym 115214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 115215 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 115216 $nextpnr_ICESTORM_LC_90$COUT
.sym 115220 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 115224 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 115228 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 115298 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 115306 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 115310 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 115311 $PACKER_VCC_NET
.sym 115314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 115315 $PACKER_VCC_NET
.sym 115318 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 115319 $PACKER_VCC_NET
.sym 115322 row[8]
.sym 115323 $PACKER_VCC_NET
.sym 115326 row[9]
.sym 115332 $nextpnr_ICESTORM_LC_58$I3
.sym 115362 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 115366 $PACKER_VCC_NET
.sym 115367 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115371 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 115375 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 115378 $PACKER_VCC_NET
.sym 115379 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 115383 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115386 $PACKER_VCC_NET
.sym 115387 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115391 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115395 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115400 $nextpnr_ICESTORM_LC_118$I3
.sym 115458 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 115462 $PACKER_VCC_NET
.sym 115463 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115466 $PACKER_VCC_NET
.sym 115467 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[0]
.sym 115470 $PACKER_VCC_NET
.sym 115471 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 115474 $PACKER_VCC_NET
.sym 115475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 115479 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115482 $PACKER_VCC_NET
.sym 115483 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115486 $PACKER_VCC_NET
.sym 115487 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115491 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115494 $PACKER_VCC_NET
.sym 115496 $nextpnr_ICESTORM_LC_148$I3
.sym 115499 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 115500 $nextpnr_ICESTORM_LC_148$COUT
.sym 115554 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115558 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 115559 $PACKER_VCC_NET
.sym 115562 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 115566 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 115570 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 115574 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 115578 row[8]
.sym 115579 $PACKER_VCC_NET
.sym 115582 row[9]
.sym 115588 $nextpnr_ICESTORM_LC_4$I3
.sym 115618 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 115622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 115626 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115627 $PACKER_VCC_NET
.sym 115630 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 115631 $PACKER_VCC_NET
.sym 115634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 115638 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 115639 $PACKER_VCC_NET
.sym 115642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 115643 $PACKER_VCC_NET
.sym 115646 right_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1[0]
.sym 115650 row[8]
.sym 115651 $PACKER_VCC_NET
.sym 115654 row[9]
.sym 115657 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 115658 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 115659 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 115660 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
