
*** Running vivado
    with args -log CORDIC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CORDIC.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source CORDIC.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 376.777 ; gain = 58.887
Command: read_checkpoint -auto_incremental -incremental D:/schemotechnika/testik/testik.srcs/utils_1/imports/synth_1/maklaren.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/schemotechnika/testik/testik.srcs/utils_1/imports/synth_1/maklaren.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CORDIC -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18436
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 817.727 ; gain = 409.629
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CORDIC' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:2]
INFO: [Synth 8-6157] synthesizing module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:2]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree' (0#1) [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'q' does not match port width (33) of module 'adder_tree' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'adder_tree' is unconnected for instance 'nolabel_line52' [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
WARNING: [Synth 8-7023] instance 'nolabel_line52' of module 'adder_tree' has 4 connections declared, but only 3 given [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:52]
INFO: [Synth 8-6155] done synthesizing module 'CORDIC' (0#1) [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:2]
WARNING: [Synth 8-6014] Unused sequential element genblk1.genblk2[31].genblk1[0].c_reg was removed.  [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
WARNING: [Synth 8-6014] Unused sequential element genblk1[30].RES_ACC_reg[31] was removed.  [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:51]
WARNING: [Synth 8-7129] Port q[32] in module adder_tree is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 944.008 ; gain = 535.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 944.008 ; gain = 535.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 944.008 ; gain = 535.910
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[30].X_reg[31]' and it is trimmed from '32' to '17' bits. [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[30].Y_reg[31]' and it is trimmed from '32' to '17' bits. [D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 944.008 ; gain = 535.910
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 60    
	   3 Input   17 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 15376 
	   2 Input    1 Bit       Adders := 1922  
+---Registers : 
	               32 Bit    Registers := 93    
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 32674 
+---Muxes : 
	   2 Input   32 Bit        Muxes := 90    
	   3 Input   32 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 1385.520 ; gain = 977.422
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:13 . Memory (MB): peak = 1399.305 ; gain = 991.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\genblk1[12].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[12].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[13].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[13].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[14].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[14].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[15].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[15].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[16].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[16].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[17].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[17].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[18].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[18].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[19].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[19].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[20].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[20].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[21].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[21].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[22].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[22].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[23].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[23].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[24].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[24].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[25].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[25].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[26].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[26].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[27].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[27].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[28].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[28].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[29].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[29].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[11].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[11].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[10].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[10].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[9].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[9].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[8].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[8].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[7].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[7].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[6].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[6].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[5].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[5].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[4].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[4].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[3].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[3].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[2].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[2].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[1].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[1].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].nolabel_line52/genblk1.genblk2[31].genblk1[0].s_reg[0] ) from module (CORDIC) as it is equivalent to (\genblk1[0].nolabel_line52/genblk1.genblk2[31].c_grand_reg[29] ) and driving same net [D:/schemotechnika/testik/testik.srcs/sources_1/new/adder_tree.v:31]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:14 . Memory (MB): peak = 1408.535 ; gain = 1000.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1408.535 ; gain = 1000.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1408.535 ; gain = 1000.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1408.535 ; gain = 1000.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1408.535 ; gain = 1000.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1408.535 ; gain = 1000.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1408.535 ; gain = 1000.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   498|
|3     |LUT1   |    33|
|4     |LUT2   |  1890|
|5     |LUT3   |    66|
|6     |LUT4   |     2|
|7     |LUT5   |    30|
|8     |FDRE   |  1963|
|9     |IBUF   |    35|
|10    |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4552|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1408.535 ; gain = 1000.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 99 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1408.535 ; gain = 1000.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1408.535 ; gain = 1000.438
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1409.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 498 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CORDIC' is not ideal for floorplanning, since the cellview 'CORDIC' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1429.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fec448ff
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:01:21 . Memory (MB): peak = 1429.762 ; gain = 1028.098
INFO: [Common 17-1381] The checkpoint 'D:/schemotechnika/testik/testik.runs/synth_1/CORDIC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CORDIC_utilization_synth.rpt -pb CORDIC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 18:13:59 2024...
