

================================================================
== Vitis HLS Report for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2'
================================================================
* Date:           Wed Jan  3 23:39:00 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       44|  50.000 ns|  0.440 us|    5|   44|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_61_2  |        3|       41|         2|          2|          1|  1 ~ 20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      24|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      52|    -|
|Register         |        -|    -|      37|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      37|      76|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln61_fu_114_p2    |         +|   0|  0|   7|           5|           1|
    |add_ln62_1_fu_124_p2  |         +|   0|  0|  11|          11|          11|
    |icmp_ln61_fu_108_p2   |      icmp|   0|  0|   2|           5|           5|
    |icmp_ln62_fu_134_p2   |      icmp|   0|  0|   4|           8|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|          29|          25|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  25|          6|    1|          6|
    |ap_phi_mux_UnifiedRetVal_phi_fu_88_p4  |   9|          2|    1|          2|
    |ap_return                              |   9|          2|    1|          2|
    |i_fu_48                                |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  52|         12|    8|         20|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_84    |   1|   0|    1|          0|
    |add_ln61_reg_164        |   5|   0|    5|          0|
    |add_ln62_1_reg_169      |  11|   0|   11|          0|
    |ap_CS_fsm               |   5|   0|    5|          0|
    |ap_return_preg          |   1|   0|    1|          0|
    |i_fu_48                 |   5|   0|    5|          0|
    |icmp_ln61_reg_160       |   1|   0|    1|          0|
    |sext_ln71_cast_reg_155  |   8|   0|    8|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  37|   0|   37|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+--------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2|  return value|
|ap_return                             |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2|  return value|
|add_ln62                              |   in|   11|     ap_none|                                                      add_ln62|        scalar|
|sext_ln71                             |   in|    7|     ap_none|                                                     sext_ln71|        scalar|
|add_ln62_1_out                        |  out|   11|      ap_vld|                                                add_ln62_1_out|       pointer|
|add_ln62_1_out_ap_vld                 |  out|    1|      ap_vld|                                                add_ln62_1_out|       pointer|
|dependency_successor_values_address0  |  out|   11|   ap_memory|                                   dependency_successor_values|         array|
|dependency_successor_values_ce0       |  out|    1|   ap_memory|                                   dependency_successor_values|         array|
|dependency_successor_values_q0        |   in|    8|   ap_memory|                                   dependency_successor_values|         array|
+--------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 2 
4 --> 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln71_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln71"   --->   Operation 7 'read' 'sext_ln71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln62_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln62"   --->   Operation 8 'read' 'add_ln62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln71_cast = sext i7 %sext_ln71_read"   --->   Operation 9 'sext' 'sext_ln71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_24 = load i5 %i" [DynMap/DynMap_4HLS.cpp:61]   --->   Operation 12 'load' 'i_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.97ns)   --->   "%icmp_ln61 = icmp_ult  i5 %i_24, i5 20" [DynMap/DynMap_4HLS.cpp:61]   --->   Operation 14 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 20, i64 10"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.02ns)   --->   "%add_ln61 = add i5 %i_24, i5 1" [DynMap/DynMap_4HLS.cpp:61]   --->   Operation 16 'add' 'add_ln61' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.loopexit23.loopexit.exitStub, void %.split39" [DynMap/DynMap_4HLS.cpp:61]   --->   Operation 17 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %i_24" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 18 'zext' 'zext_ln62' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.48ns)   --->   "%add_ln62_1 = add i11 %add_ln62_read, i11 %zext_ln62" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 19 'add' 'add_ln62_1' <Predicate = (icmp_ln61)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i11 %add_ln62_1" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 20 'zext' 'zext_ln62_1' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%dependency_successor_values_addr = getelementptr i8 %dependency_successor_values, i64 0, i64 %zext_ln62_1" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 21 'getelementptr' 'dependency_successor_values_addr' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.77ns)   --->   "%dependency_successor_values_load = load i11 %dependency_successor_values_addr" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 22 'load' 'dependency_successor_values_load' <Predicate = (icmp_ln61)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>

State 3 <SV = 2> <Delay = 5.38>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_62" [DynMap/DynMap_4HLS.cpp:60]   --->   Operation 23 'specloopname' 'specloopname_ln60' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (2.77ns)   --->   "%dependency_successor_values_load = load i11 %dependency_successor_values_addr" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 24 'load' 'dependency_successor_values_load' <Predicate = (icmp_ln61)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_3 : Operation 25 [1/1] (1.31ns)   --->   "%icmp_ln62 = icmp_eq  i8 %dependency_successor_values_load, i8 %sext_ln71_cast" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 25 'icmp' 'icmp_ln62' <Predicate = (icmp_ln61)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void, void %.exitStub" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 26 'br' 'br_ln62' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln61 = store i5 %add_ln61, i5 %i" [DynMap/DynMap_4HLS.cpp:61]   --->   Operation 27 'store' 'store_ln61' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 1.29>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %add_ln62_1_out, i11 %add_ln62_1" [DynMap/DynMap_4HLS.cpp:62]   --->   Operation 29 'write' 'write_ln62' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 30 'br' 'br_ln0' <Predicate = (icmp_ln61)> <Delay = 1.29>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %.loopexit23.loopexit.exitStub, i1 0, void %.exitStub"   --->   Operation 31 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.29>
ST_5 : Operation 33 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln62]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln71]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln62_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dependency_successor_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                (alloca           ) [ 011100]
sext_ln71_read                   (read             ) [ 000000]
add_ln62_read                    (read             ) [ 001100]
sext_ln71_cast                   (sext             ) [ 001100]
store_ln0                        (store            ) [ 000000]
br_ln0                           (br               ) [ 000000]
i_24                             (load             ) [ 000000]
specpipeline_ln0                 (specpipeline     ) [ 000000]
icmp_ln61                        (icmp             ) [ 001111]
empty                            (speclooptripcount) [ 000000]
add_ln61                         (add              ) [ 000100]
br_ln61                          (br               ) [ 000000]
zext_ln62                        (zext             ) [ 000000]
add_ln62_1                       (add              ) [ 000111]
zext_ln62_1                      (zext             ) [ 000000]
dependency_successor_values_addr (getelementptr    ) [ 000100]
specloopname_ln60                (specloopname     ) [ 000000]
dependency_successor_values_load (load             ) [ 000000]
icmp_ln62                        (icmp             ) [ 001100]
br_ln62                          (br               ) [ 000000]
store_ln61                       (store            ) [ 000000]
br_ln0                           (br               ) [ 000000]
write_ln62                       (write            ) [ 000000]
br_ln0                           (br               ) [ 000000]
UnifiedRetVal                    (phi              ) [ 000010]
ret_ln0                          (ret              ) [ 000000]
br_ln0                           (br               ) [ 000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln62">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln62"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln71">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln62_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln62_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dependency_successor_values">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_successor_values"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln71_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="7" slack="0"/>
<pin id="54" dir="0" index="1" bw="7" slack="0"/>
<pin id="55" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln71_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add_ln62_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="0"/>
<pin id="60" dir="0" index="1" bw="11" slack="0"/>
<pin id="61" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln62_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln62_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="11" slack="0"/>
<pin id="67" dir="0" index="2" bw="11" slack="2"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="dependency_successor_values_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="11" slack="0"/>
<pin id="75" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dependency_successor_values_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="11" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dependency_successor_values_load/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="UnifiedRetVal_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="UnifiedRetVal_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln71_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71_cast/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="5" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_24_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="1"/>
<pin id="107" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_24/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln61_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln61_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln62_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln62_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="1"/>
<pin id="126" dir="0" index="1" bw="5" slack="0"/>
<pin id="127" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln62_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln62_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="2"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln61_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="1"/>
<pin id="141" dir="0" index="1" bw="5" slack="2"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/3 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="150" class="1005" name="add_ln62_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="1"/>
<pin id="152" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_read "/>
</bind>
</comp>

<comp id="155" class="1005" name="sext_ln71_cast_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="2"/>
<pin id="157" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln71_cast "/>
</bind>
</comp>

<comp id="160" class="1005" name="icmp_ln61_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="164" class="1005" name="add_ln61_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="1"/>
<pin id="166" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="169" class="1005" name="add_ln62_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="2"/>
<pin id="171" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln62_1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="dependency_successor_values_addr_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="1"/>
<pin id="176" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dependency_successor_values_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="42" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="36" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="52" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="105" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="105" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="124" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="138"><net_src comp="78" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="48" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="153"><net_src comp="58" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="158"><net_src comp="96" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="163"><net_src comp="108" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="114" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="172"><net_src comp="124" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="177"><net_src comp="71" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add_ln62_1_out | {4 }
	Port: dependency_successor_values | {}
 - Input state : 
	Port: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 : add_ln62 | {1 }
	Port: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 : sext_ln71 | {1 }
	Port: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2 : dependency_successor_values | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln61 : 1
		add_ln61 : 1
		br_ln61 : 2
		zext_ln62 : 1
		add_ln62_1 : 2
		zext_ln62_1 : 3
		dependency_successor_values_addr : 4
		dependency_successor_values_load : 5
	State 3
		icmp_ln62 : 1
		br_ln62 : 2
	State 4
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln61_fu_114      |    0    |    7    |
|          |     add_ln62_1_fu_124     |    0    |    11   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln61_fu_108     |    0    |    2    |
|          |      icmp_ln62_fu_134     |    0    |    4    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln71_read_read_fu_52 |    0    |    0    |
|          |  add_ln62_read_read_fu_58 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln62_write_fu_64  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln71_cast_fu_96   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln62_fu_120     |    0    |    0    |
|          |     zext_ln62_1_fu_129    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    24   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|          UnifiedRetVal_reg_84          |    1   |
|            add_ln61_reg_164            |    5   |
|           add_ln62_1_reg_169           |   11   |
|          add_ln62_read_reg_150         |   11   |
|dependency_successor_values_addr_reg_174|   11   |
|                i_reg_143               |    5   |
|            icmp_ln61_reg_160           |    1   |
|         sext_ln71_cast_reg_155         |    8   |
+----------------------------------------+--------+
|                  Total                 |   53   |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  1.298  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   53   |   33   |
+-----------+--------+--------+--------+
