# OpenFile D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_step6/src/test001/vsim.wlf
add wave -position end  vsim:/tb/u_dut/u_z80/reset_n
add wave -position end  vsim:/tb/u_dut/u_z80/clk_n
add wave -position end  vsim:/tb/u_dut/u_z80/enable
add wave -position end  vsim:/tb/u_dut/u_z80/int_n
add wave -position end  vsim:/tb/u_dut/u_z80/m1_n
add wave -position end  vsim:/tb/u_dut/u_z80/mreq_n
add wave -position end  vsim:/tb/u_dut/u_z80/iorq_n
add wave -position end  vsim:/tb/u_dut/u_z80/rd_n
add wave -position end  vsim:/tb/u_dut/u_z80/wr_n
add wave -position end  vsim:/tb/u_dut/u_z80/rfsh_n
add wave -position end  vsim:/tb/u_dut/u_z80/a
add wave -position end  vsim:/tb/u_dut/u_z80/d
add wave -position end  vsim:/tb/u_dut/u_z80/u_cz80/pc
add wave -position end  vsim:/tb/u_dut/u_z80/u_cz80/sp
add wave -position end  vsim:/tb/u_dut/u_z80/u_cz80/acc
add wave -position end  vsim:/tb/u_dut/u_z80/u_cz80/f
add wave -position end  vsim:/tb/u_dut/u_v9918/u_v9918_core/u_vdp_color_bus/p_dram_address
add wave -position end vsim:/tb/u_dut/u_vram/*
add wave -position end  vsim:/tb/u_dut/u_v9918/u_v9918_core/u_vdp_register/enable
add wave -position end  vsim:/tb/u_dut/u_v9918/u_v9918_core/u_vdp_register/wr_n
add wave -position end  vsim:/tb/u_dut/u_v9918/u_v9918_core/u_vdp_register/rd_n
add wave -position end  vsim:/tb/u_dut/u_v9918/u_v9918_core/u_vdp_register/rdata
add wave -position end  vsim:/tb/u_dut/u_v9918/u_v9918_core/u_vdp_register/rdata_en
