Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jun 14 08:57:19 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    98 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1848 |          577 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             110 |           37 |
| Yes          | No                    | No                     |             554 |          186 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                        Enable Signal                                                        |                                                                                  Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_strb_V_U/load_p1                                                         |                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034/load_p2_0                                            | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_keep_V_U/data_p2[3]_i_1__0_n_5                                                                                                  |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_keep_V_U/load_p1                                                         |                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034/load_p2                                              | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_strb_V_U/data_p2[3]_i_1_n_5                                                                                                     |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029/flow_control_loop_pipe_sequential_init_U/i_fu_300    |                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                  | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_5                                                                                                                              |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034/flow_control_loop_pipe_sequential_init_U/i_fu_64     |                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/flow_control_loop_pipe_sequential_init_U/x_fu_1580   |                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  ap_clk      |                                                                                                                             | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/flow_control_loop_pipe_sequential_init_U/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg |                1 |              5 |         5.00 |
|  ap_clk      |                                                                                                                             | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604/flow_control_loop_pipe_sequential_init_U/grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg   |                2 |              5 |         2.50 |
|  ap_clk      |                                                                                                                             | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888/flow_control_loop_pipe_sequential_init_U/grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg_reg |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880/flow_control_loop_pipe_sequential_init_U/i_3_fu_440  |                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/flow_control_loop_pipe_sequential_init_U/x_1_fu_3040 |                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604/flow_control_loop_pipe_sequential_init_U/i_fu_380     |                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888/flow_control_loop_pipe_sequential_init_U/i_4_fu_3080 |                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610/flow_control_loop_pipe_sequential_init_U/i_2_fu_5460 |                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034/E[0]                                                 |                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/flow_control_loop_pipe_sequential_init_U/x_fu_16040   |                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/load_p1                                                         |                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/flow_control_loop_pipe_sequential_init_U/i_fu_3184    |                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/E[0]                                                             |                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/load_p2                                                          |                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/load_p1                                                          |                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/layer3_activations_U/layer3_activations_ce1                                                            |                                                                                                                                                                                    |               13 |             31 |         2.38 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034/ap_enable_reg_pp0_iter1_reg_0[0]                     |                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/load_p1                                                         |                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/E[0]                                                            |                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034/output_stream_TDATA_reg1                             |                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/p_0_in__3                                            |                                                                                                                                                                                    |                9 |             63 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/p_0_in__1                                            |                                                                                                                                                                                    |                9 |             63 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/p_0_in__2                                            |                                                                                                                                                                                    |                9 |             63 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/p_0_in__0                                            |                                                                                                                                                                                    |                9 |             63 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/p_0_in                                                          |                                                                                                                                                                                    |                9 |             63 |         7.00 |
|  ap_clk      |                                                                                                                             | bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                  |               32 |             95 |         2.97 |
|  ap_clk      | bd_0_i/hls_inst/inst/layer2_activations_U/E[0]                                                                              |                                                                                                                                                                                    |               50 |            124 |         2.48 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880/layer2_activations_ce0                               |                                                                                                                                                                                    |               36 |            128 |         3.56 |
|  ap_clk      |                                                                                                                             |                                                                                                                                                                                    |              577 |           1855 |         3.21 |
+--------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


