# do QUESTAO_1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:20 on Oct 24,2018
# vcom -work work QUESTAO_1.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity registrador_tipo_d
# -- Compiling architecture structure of registrador_tipo_d
# End time: 14:47:20 on Oct 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:20 on Oct 24,2018
# vcom -work work registrador_tipo_d.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registrador_tipo_d_vhd_vec_tst
# -- Compiling architecture registrador_tipo_d_arch of registrador_tipo_d_vhd_vec_tst
# End time: 14:47:21 on Oct 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.registrador_tipo_d_vhd_vec_tst 
# Start time: 14:47:21 on Oct 24,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador_tipo_d_vhd_vec_tst(registrador_tipo_d_arch)
# Loading altera_lnsim.altera_lnsim_components
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.registrador_tipo_d(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# after#30
# End time: 14:47:22 on Oct 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
