Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct  3 00:02:31 2023
| Host         : Nikon-DSLR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           18 |
| Yes          | No                    | No                     |              11 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              83 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | lcd/wr_i_1_n_0           |                              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | lcd/cs_i_1_n_0           |                              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | lcd/dc_i_1_n_0           |                              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | key_hs_OBUF[1]           | FSM_onehot_key_hs[6]_i_1_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | key_hs_OBUF[3]           | FSM_onehot_key_hs[6]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | key_hs_OBUF[4]           | FSM_onehot_key_hs[6]_i_1_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | key_hs_OBUF[2]           | FSM_onehot_key_hs[6]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | key_hs_OBUF[0]           | FSM_onehot_key_hs[6]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | lcd/cmd_ptr[6]_i_2_n_0   | lcd/cmd_ptr_0                |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | lcd/data_ctr[7]_i_1_n_0  |                              |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | lcd/data_buf[7]_i_1_n_0  | lcd/cmd_ptr_0                |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG |                          |                              |                7 |             13 |         1.86 |
|  clk_IBUF_BUFG | lcd/ctr[17]_i_2_n_0      | lcd/ctr[17]_i_1_n_0          |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | lcd/wait_ctr[25]_i_2_n_0 | lcd/wait_ctr[25]_i_1_n_0     |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                          | FSM_onehot_key_hs[6]_i_1_n_0 |               18 |             62 |         3.44 |
+----------------+--------------------------+------------------------------+------------------+----------------+--------------+


