# Reading E:/Myexe/modelsim19/modelsim_ase/tcl/vsim/pref.tcl
# do oled_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Copying E:/Myexe/modelsim19/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {e:/myexe/quartus21/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:03 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work altera_ver e:/myexe/quartus21/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 23:03:04 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {e:/myexe/quartus21/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:04 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work lpm_ver e:/myexe/quartus21/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 23:03:04 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {e:/myexe/quartus21/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:04 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work sgate_ver e:/myexe/quartus21/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 23:03:05 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {e:/myexe/quartus21/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:05 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver e:/myexe/quartus21/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 23:03:06 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {e:/myexe/quartus21/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:06 on Nov 29,2021
# vlog -reportprogress 300 -sv -work altera_lnsim_ver e:/myexe/quartus21/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 23:03:07 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclone10lp_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclone10lp_ver".
# vmap cyclone10lp_ver ./verilog_libs/cyclone10lp_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cyclone10lp_ver ./verilog_libs/cyclone10lp_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclone10lp_ver {e:/myexe/quartus21/quartus/eda/sim_lib/cyclone10lp_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:07 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work cyclone10lp_ver e:/myexe/quartus21/quartus/eda/sim_lib/cyclone10lp_atoms.v 
# -- Compiling UDP CYCLONE10LP_PRIM_DFFE
# -- Compiling UDP CYCLONE10LP_PRIM_DFFEAS
# -- Compiling UDP CYCLONE10LP_PRIM_DFFEAS_HIGH
# -- Compiling module cyclone10lp_dffe
# -- Compiling module cyclone10lp_mux21
# -- Compiling module cyclone10lp_mux41
# -- Compiling module cyclone10lp_and1
# -- Compiling module cyclone10lp_and16
# -- Compiling module cyclone10lp_bmux21
# -- Compiling module cyclone10lp_b17mux21
# -- Compiling module cyclone10lp_nmux21
# -- Compiling module cyclone10lp_b5mux21
# -- Compiling module cyclone10lp_latch
# -- Compiling module cyclone10lp_routing_wire
# -- Compiling module cyclone10lp_m_cntr
# -- Compiling module cyclone10lp_n_cntr
# -- Compiling module cyclone10lp_scale_cntr
# -- Compiling module cyclone10lp_pll_reg
# -- Compiling module cyclone10lp_pll
# -- Compiling module cyclone10lp_lcell_comb
# -- Compiling module cyclone10lp_ff
# -- Compiling module cyclone10lp_ram_pulse_generator
# -- Compiling module cyclone10lp_ram_register
# -- Compiling module cyclone10lp_ram_block
# -- Compiling module cyclone10lp_mac_data_reg
# -- Compiling module cyclone10lp_mac_sign_reg
# -- Compiling module cyclone10lp_mac_mult_internal
# -- Compiling module cyclone10lp_mac_mult
# -- Compiling module cyclone10lp_mac_out
# -- Compiling module cyclone10lp_io_ibuf
# -- Compiling module cyclone10lp_io_obuf
# -- Compiling module cyclone10lp_ddio_out
# -- Compiling module cyclone10lp_ddio_oe
# -- Compiling module cyclone10lp_pseudo_diff_out
# -- Compiling module cyclone10lp_io_pad
# -- Compiling module cyclone10lp_asmiblock
# -- Compiling module cyclone10lp_ena_reg
# -- Compiling module cyclone10lp_clkctrl
# -- Compiling module cyclone10lp_rublock
# -- Compiling module cyclone10lp_apfcontroller
# -- Compiling module cyclone10lp_termination_ctrl
# -- Compiling module cyclone10lp_termination_rupdn
# -- Compiling module cyclone10lp_termination
# -- Compiling module cyclone10lp_jtag
# -- Compiling module cyclone10lp_crcblock
# -- Compiling module cyclone10lp_oscillator
# 
# Top level modules:
# 	cyclone10lp_dffe
# 	cyclone10lp_and1
# 	cyclone10lp_and16
# 	cyclone10lp_bmux21
# 	cyclone10lp_b17mux21
# 	cyclone10lp_nmux21
# 	cyclone10lp_b5mux21
# 	cyclone10lp_pll_reg
# 	cyclone10lp_pll
# 	cyclone10lp_lcell_comb
# 	cyclone10lp_ff
# 	cyclone10lp_ram_block
# 	cyclone10lp_mac_mult
# 	cyclone10lp_mac_out
# 	cyclone10lp_io_ibuf
# 	cyclone10lp_io_obuf
# 	cyclone10lp_ddio_out
# 	cyclone10lp_ddio_oe
# 	cyclone10lp_pseudo_diff_out
# 	cyclone10lp_io_pad
# 	cyclone10lp_asmiblock
# 	cyclone10lp_clkctrl
# 	cyclone10lp_rublock
# 	cyclone10lp_apfcontroller
# 	cyclone10lp_termination
# 	cyclone10lp_jtag
# 	cyclone10lp_crcblock
# 	cyclone10lp_oscillator
# End time: 23:03:07 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA_Study/MyStudy2/OLED/rtl {E:/FPGA_Study/MyStudy2/OLED/rtl/spi_writebyte.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:08 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA_Study/MyStudy2/OLED/rtl" E:/FPGA_Study/MyStudy2/OLED/rtl/spi_writebyte.v 
# -- Compiling module spi_writebyte
# 
# Top level modules:
# 	spi_writebyte
# End time: 23:03:08 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA_Study/MyStudy2/OLED/rtl {E:/FPGA_Study/MyStudy2/OLED/rtl/ram_write.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:08 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA_Study/MyStudy2/OLED/rtl" E:/FPGA_Study/MyStudy2/OLED/rtl/ram_write.v 
# -- Compiling module ram_write
# 
# Top level modules:
# 	ram_write
# End time: 23:03:08 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA_Study/MyStudy2/OLED/rtl {E:/FPGA_Study/MyStudy2/OLED/rtl/ram_read.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:08 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA_Study/MyStudy2/OLED/rtl" E:/FPGA_Study/MyStudy2/OLED/rtl/ram_read.v 
# -- Compiling module ram_read
# 
# Top level modules:
# 	ram_read
# End time: 23:03:08 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA_Study/MyStudy2/OLED/rtl {E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:08 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA_Study/MyStudy2/OLED/rtl" E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v 
# -- Compiling module oled_show_char
# 
# Top level modules:
# 	oled_show_char
# End time: 23:03:08 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA_Study/MyStudy2/OLED/rtl {E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:08 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA_Study/MyStudy2/OLED/rtl" E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v 
# -- Compiling module oled_init
# 
# Top level modules:
# 	oled_init
# End time: 23:03:08 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA_Study/MyStudy2/OLED/rtl {E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:08 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA_Study/MyStudy2/OLED/rtl" E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v 
# -- Compiling module oled_drive
# 
# Top level modules:
# 	oled_drive
# End time: 23:03:08 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA_Study/MyStudy2/OLED/rtl {E:/FPGA_Study/MyStudy2/OLED/rtl/clk_fenpin.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:08 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA_Study/MyStudy2/OLED/rtl" E:/FPGA_Study/MyStudy2/OLED/rtl/clk_fenpin.v 
# -- Compiling module clk_fenpin
# 
# Top level modules:
# 	clk_fenpin
# End time: 23:03:08 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA_Study/MyStudy2/OLED/ip {E:/FPGA_Study/MyStudy2/OLED/ip/zm_24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:08 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA_Study/MyStudy2/OLED/ip" E:/FPGA_Study/MyStudy2/OLED/ip/zm_24.v 
# -- Compiling module zm_24
# 
# Top level modules:
# 	zm_24
# End time: 23:03:09 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA_Study/MyStudy2/OLED/ip {E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:09 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA_Study/MyStudy2/OLED/ip" E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v 
# -- Compiling module zm_16
# 
# Top level modules:
# 	zm_16
# End time: 23:03:09 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA_Study/MyStudy2/OLED/ip {E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:09 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA_Study/MyStudy2/OLED/ip" E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v 
# -- Compiling module zm_12
# 
# Top level modules:
# 	zm_12
# End time: 23:03:09 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA_Study/MyStudy2/OLED/ip {E:/FPGA_Study/MyStudy2/OLED/ip/ram_show.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:09 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA_Study/MyStudy2/OLED/ip" E:/FPGA_Study/MyStudy2/OLED/ip/ram_show.v 
# -- Compiling module ram_show
# 
# Top level modules:
# 	ram_show
# End time: 23:03:09 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA_Study/MyStudy2/OLED {E:/FPGA_Study/MyStudy2/OLED/oled_drive_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:09 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA_Study/MyStudy2/OLED" E:/FPGA_Study/MyStudy2/OLED/oled_drive_tb.v 
# ** Error: (vlog-7) Failed to open design unit file "E:/FPGA_Study/MyStudy2/OLED/oled_drive_tb.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 23:03:09 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/Myexe/modelsim19/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./oled_run_msim_rtl_verilog.do line 48
# E:/Myexe/modelsim19/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/FPGA_Study/MyStudy2/OLED {E:/FPGA_Study/MyStudy2/OLED/oled_drive_tb.v}"
vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/220model.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:58 on Nov 29,2021
# vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 23:03:58 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/altera_mf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:58 on Nov 29,2021
# vlog -reportprogress 30 -work work E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 23:03:59 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/sgate.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:59 on Nov 29,2021
# vlog -reportprogress 30 -work work E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 23:03:59 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:05 on Nov 29,2021
# vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v 
# -- Compiling module oled_show_char_tb
# 
# Top level modules:
# 	oled_show_char_tb
# End time: 23:04:05 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.oled_show_char_tb
# vsim work.oled_show_char_tb 
# Start time: 23:04:12 on Nov 29,2021
# Loading work.oled_show_char_tb
# Loading work.oled_show_char
# Loading work.zm_12
# Loading work.altsyncram
# Loading work.zm_16
# Loading work.zm_24
# Loading work.altsyncram_body
# Loading work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst File: E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_x'.
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_y'.
add wave -position insertpoint  \
sim:/oled_show_char_tb/oled_show_char_inst/ram_zm
add wave -position insertpoint  \
sim:/oled_show_char_tb/oled_show_char_inst/zm
add wave -position insertpoint  \
sim:/oled_show_char_tb/oled_show_char_inst/zm12_data
add wave -position insertpoint  \
sim:/oled_show_char_tb/y \
sim:/oled_show_char_tb/x \
sim:/oled_show_char_tb/wren \
sim:/oled_show_char_tb/wraddress \
sim:/oled_show_char_tb/rst_n \
sim:/oled_show_char_tb/font_size \
sim:/oled_show_char_tb/en_ram_wr \
sim:/oled_show_char_tb/data \
sim:/oled_show_char_tb/clk \
sim:/oled_show_char_tb/ascll
run 20us
# ** Warning: (vsim-PLI-3412) Memory address read on line 2049 of file "E:/FPGA_Study/MyStudy2/OLED/mif/zm_12.ver" is out of bounds specified for readmem command.  (Current address [1024], address range [0:1023])    : E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst/zm_12_inst/altsyncram_component/m_default/altsyncram_inst
add wave -position insertpoint  \
sim:/oled_show_char_tb/oled_show_char_inst/zm_w_cnt \
sim:/oled_show_char_tb/oled_show_char_inst/zm_cnty \
sim:/oled_show_char_tb/oled_show_char_inst/zm_cnt
restart -f
# ** Warning: (vsim-3017) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst File: E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_x'.
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_y'.
run 20us
# GetModuleFileName: 找不到指定的模块。
# 
# 
# ** Warning: (vsim-PLI-3412) Memory address read on line 2049 of file "E:/FPGA_Study/MyStudy2/OLED/mif/zm_12.ver" is out of bounds specified for readmem command.  (Current address [1024], address range [0:1023])    : E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst/zm_12_inst/altsyncram_component/m_default/altsyncram_inst
add wave -position insertpoint  \
sim:/oled_show_char_tb/oled_show_char_inst/state
restart -f
# ** Warning: (vsim-3017) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst File: E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_x'.
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_y'.
run 20us
# GetModuleFileName: 找不到指定的模块。
# 
# 
# ** Warning: (vsim-PLI-3412) Memory address read on line 2049 of file "E:/FPGA_Study/MyStudy2/OLED/mif/zm_12.ver" is out of bounds specified for readmem command.  (Current address [1024], address range [0:1023])    : E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst/zm_12_inst/altsyncram_component/m_default/altsyncram_inst
restart -f
# ** Warning: (vsim-3017) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst File: E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_x'.
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_y'.
vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:46 on Nov 29,2021
# vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v 
# -- Compiling module oled_show_char
# 
# Top level modules:
# 	oled_show_char
# End time: 23:23:46 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run 20us
# GetModuleFileName: 找不到指定的模块。
# 
# 
# ** Warning: (vsim-PLI-3412) Memory address read on line 2049 of file "E:/FPGA_Study/MyStudy2/OLED/mif/zm_12.ver" is out of bounds specified for readmem command.  (Current address [1024], address range [0:1023])    : E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst/zm_12_inst/altsyncram_component/m_default/altsyncram_inst
restart -f
# Loading work.oled_show_char
# ** Warning: (vsim-3017) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst File: E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_x'.
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_y'.
vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:52 on Nov 29,2021
# vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v 
# -- Compiling module oled_show_char
# 
# Top level modules:
# 	oled_show_char
# End time: 23:24:53 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
run 20us
# GetModuleFileName: 找不到指定的模块。
# 
# 
# ** Warning: (vsim-PLI-3412) Memory address read on line 2049 of file "E:/FPGA_Study/MyStudy2/OLED/mif/zm_12.ver" is out of bounds specified for readmem command.  (Current address [1024], address range [0:1023])    : E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst/zm_12_inst/altsyncram_component/m_default/altsyncram_inst
restart -f
# Loading work.oled_show_char
# ** Warning: (vsim-3017) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst File: E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_x'.
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_y'.
vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:20 on Nov 29,2021
# vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v 
# -- Compiling module oled_show_char
# 
# Top level modules:
# 	oled_show_char
# End time: 23:26:20 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run 20us
# GetModuleFileName: 找不到指定的模块。
# 
# 
# ** Warning: (vsim-PLI-3412) Memory address read on line 2049 of file "E:/FPGA_Study/MyStudy2/OLED/mif/zm_12.ver" is out of bounds specified for readmem command.  (Current address [1024], address range [0:1023])    : E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst/zm_12_inst/altsyncram_component/m_default/altsyncram_inst
vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:47 on Nov 29,2021
# vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v 
# -- Compiling module oled_show_char
# 
# Top level modules:
# 	oled_show_char
# End time: 23:26:47 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.oled_show_char
# ** Warning: (vsim-3017) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst File: E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_x'.
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_y'.
run 20us
# GetModuleFileName: 找不到指定的模块。
# 
# 
# ** Warning: (vsim-PLI-3412) Memory address read on line 2049 of file "E:/FPGA_Study/MyStudy2/OLED/mif/zm_12.ver" is out of bounds specified for readmem command.  (Current address [1024], address range [0:1023])    : E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst/zm_12_inst/altsyncram_component/m_default/altsyncram_inst
# Load canceled
vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:50 on Nov 29,2021
# vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v 
# -- Compiling module oled_show_char
# 
# Top level modules:
# 	oled_show_char
# End time: 23:28:50 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.oled_show_char
# ** Warning: (vsim-3017) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst File: E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_x'.
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_y'.
run 20us
# GetModuleFileName: 找不到指定的模块。
# 
# 
# ** Warning: (vsim-PLI-3412) Memory address read on line 2049 of file "E:/FPGA_Study/MyStudy2/OLED/mif/zm_12.ver" is out of bounds specified for readmem command.  (Current address [1024], address range [0:1023])    : E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst/zm_12_inst/altsyncram_component/m_default/altsyncram_inst
vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:31 on Nov 29,2021
# vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v 
# -- Compiling module oled_show_char
# ** Error: E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v(56): (vlog-2730) Undefined variable: 'SaveData'.
# End time: 23:38:31 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:51 on Nov 29,2021
# vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v 
# -- Compiling module oled_show_char
# 
# Top level modules:
# 	oled_show_char
# End time: 23:38:51 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.oled_show_char
# ** Warning: (vsim-3017) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst File: E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_x'.
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_y'.
run 20us
# GetModuleFileName: 找不到指定的模块。
# 
# 
# ** Warning: (vsim-PLI-3412) Memory address read on line 2049 of file "E:/FPGA_Study/MyStudy2/OLED/mif/zm_12.ver" is out of bounds specified for readmem command.  (Current address [1024], address range [0:1023])    : E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst/zm_12_inst/altsyncram_component/m_default/altsyncram_inst
vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:53 on Nov 29,2021
# vlog -reportprogress 300 -work work E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v 
# -- Compiling module oled_show_char
# 
# Top level modules:
# 	oled_show_char
# End time: 23:43:53 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.oled_show_char
# ** Warning: (vsim-3017) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst File: E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_x'.
# ** Warning: (vsim-3722) E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v(17): [TFMPC] - Missing connection for port 'add_dec_y'.
run 20us
# GetModuleFileName: 找不到指定的模块。
# 
# 
# ** Warning: (vsim-PLI-3412) Memory address read on line 2049 of file "E:/FPGA_Study/MyStudy2/OLED/mif/zm_12.ver" is out of bounds specified for readmem command.  (Current address [1024], address range [0:1023])    : E:/FPGA_Study/MyStudy2/OLED/simulation/modelsim/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /oled_show_char_tb/oled_show_char_inst/zm_12_inst/altsyncram_component/m_default/altsyncram_inst
# End time: 00:21:09 on Nov 30,2021, Elapsed time: 1:16:57
# Errors: 2, Warnings: 40
