# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mini_prj.gen/sources_1/ip/x_bram_8/sim/x_bram_8.v" \
"../../../../mini_prj.gen/sources_1/ip/x_bram_7/sim/x_bram_7.v" \
"../../../../mini_prj.gen/sources_1/ip/x_bram_6/sim/x_bram_6.v" \
"../../../../mini_prj.gen/sources_1/ip/x_bram_5/sim/x_bram_5.v" \
"../../../../mini_prj.gen/sources_1/ip/x_bram_4/sim/x_bram_4.v" \
"../../../../mini_prj.gen/sources_1/ip/x_bram_3/sim/x_bram_3.v" \
"../../../../mini_prj.gen/sources_1/ip/x_bram_2/sim/x_bram_2.v" \
"../../../../mini_prj.gen/sources_1/ip/x_bram_1/sim/x_bram_1.v" \
"../../../../mini_prj.gen/sources_1/ip/w_bram_8/sim/w_bram_8.v" \
"../../../../mini_prj.gen/sources_1/ip/w_bram_7/sim/w_bram_7.v" \
"../../../../mini_prj.gen/sources_1/ip/w_bram_6/sim/w_bram_6.v" \
"../../../../mini_prj.gen/sources_1/ip/w_bram_5/sim/w_bram_5.v" \
"../../../../mini_prj.gen/sources_1/ip/w_bram_4/sim/w_bram_4.v" \
"../../../../mini_prj.gen/sources_1/ip/w_bram_3/sim/w_bram_3.v" \
"../../../../mini_prj.gen/sources_1/ip/w_bram_2/sim/w_bram_2.v" \
"../../../../mini_prj.gen/sources_1/ip/w_bram_1/sim/w_bram_1.v" \
"../../../../mini_prj.srcs/sources_1/new/fc1.v" \
"../../../../mini_prj.srcs/sources_1/new/fc1_controller.v" \
"../../../../mini_prj.srcs/sources_1/new/single_pe.v" \
"../../../../mini_prj.srcs/sources_1/new/top_module.v" \
"../../../../mini_prj.srcs/sim_1/new/tb_top_module.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
