====================================================================================================
Lint Check Report
Questa Lint  Version 2021.1 4558100 win64 28-Jan-2021

Timestamp            : Tue Jul 15 14:15:49 2025
Description          : Report for referring checks count, check violations details, and  design information
Design               : ripple_counter
Database             : D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/Linting/lint.db
Design Quality Score : 99.1%

Sections:
   Section 1 : Check Summary
   Section 2 : Check Details
   Section 3 : Design Information
====================================================================================================


====================================================================================================
Section 1 : Check Summary
====================================================================================================
-------------
| Error (0) |
-------------

---------------
| Warning (4) |
---------------
  clk_port_conn_complex                   : 4

------------
| Info (6) |
------------
  re_entrant_output                       : 4
  multi_ports_in_single_line              : 2

----------------
| Resolved (0) |
----------------


====================================================================================================
Section 2 : Check Details
====================================================================================================
-------------
| Error (0) |
-------------


---------------
| Warning (4) |
---------------

Check: clk_port_conn_complex [Category: Clock] (4)
       [Message: Clock port is connected to a complex expression. Instance '<instance>', Expression '<expression>', Clock '<clock>', Module '<module>', File '<file>', Line '<line>'.]
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_port_conn_complex: [uninspected] Clock port is connected to a complex expression. Instance 'u_dff', Expression 'clk_chain[0]', Clock 'clk', Module 'ripple_counter', File 'D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v', Line '18'.

clk_port_conn_complex: [uninspected] Clock port is connected to a complex expression. Instance 'u_dff', Expression 'clk_chain[1]', Clock 'clk', Module 'ripple_counter', File 'D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v', Line '18'.

clk_port_conn_complex: [uninspected] Clock port is connected to a complex expression. Instance 'u_dff', Expression 'clk_chain[2]', Clock 'clk', Module 'ripple_counter', File 'D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v', Line '18'.

clk_port_conn_complex: [uninspected] Clock port is connected to a complex expression. Instance 'u_dff', Expression 'clk_chain[3]', Clock 'clk', Module 'ripple_counter', File 'D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v', Line '18'.



------------
| Info (6) |
------------

Check: re_entrant_output [Category: Connectivity] (4)
       [Message: Instance has a path connecting an output port to an input port. Instance '<instance>', Output signal '<signal1>', Input Signal '<signal2>', Module '<module>', File '<file>', Line '<line>'.]
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
re_entrant_output: [uninspected] Instance has a path connecting an output port to an input port. Instance 'genblk1[0].u_dff', Output signal 'genblk1[0].d_q_bar', Input Signal 'genblk1[0].d_q_bar', Module 'ripple_counter', File 'D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v', Line '18'.

re_entrant_output: [uninspected] Instance has a path connecting an output port to an input port. Instance 'genblk1[1].u_dff', Output signal 'genblk1[1].d_q_bar', Input Signal 'genblk1[1].d_q_bar', Module 'ripple_counter', File 'D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v', Line '18'.

re_entrant_output: [uninspected] Instance has a path connecting an output port to an input port. Instance 'genblk1[2].u_dff', Output signal 'genblk1[2].d_q_bar', Input Signal 'genblk1[2].d_q_bar', Module 'ripple_counter', File 'D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v', Line '18'.

re_entrant_output: [uninspected] Instance has a path connecting an output port to an input port. Instance 'genblk1[3].u_dff', Output signal 'genblk1[3].d_q_bar', Input Signal 'genblk1[3].d_q_bar', Module 'ripple_counter', File 'D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v', Line '18'.


Check: multi_ports_in_single_line [Category: Rtl Design Style] (2)
       [Message: Multiple ports are declared in one line. Module '<module>', File '<file>', Line '<line>'.]
------------------------------------------------------------------------------------------------------------
multi_ports_in_single_line: [uninspected] Multiple ports are declared in one line. Module 'dff', File 'D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ff.v', Line '18'.
    1 more occurrence at: line 19.

multi_ports_in_single_line: [uninspected] Multiple ports are declared in one line. Module 'ripple_counter', File 'D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v', Line '6'.



----------------
| Resolved (0) |
----------------



====================================================================================================
Section 3 : Design Information
====================================================================================================
-----------
| Summary |
-----------
  Register Bits                           : 8
  Latch Bits                              : 0
  User-specified Blackboxes               : 0
  Inferred Blackboxes                     : 0
  Empty Modules                           : 0
  Unresolved Modules                      : 0
  Hierarchical IPs                        : 0

