
---------- Begin Simulation Statistics ----------
final_tick                               129496349200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 286095                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407896                       # Number of bytes of host memory used
host_op_rate                                   626685                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1856.72                       # Real time elapsed on the host
host_tick_rate                               69744736                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   531197648                       # Number of instructions simulated
sim_ops                                    1163576925                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.129496                       # Number of seconds simulated
sim_ticks                                129496349200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            106187943                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            141834                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         209179764                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits          104639913                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups       106187943                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1548030                       # Number of indirect misses.
system.cpu.branchPred.lookups               209743832                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  272652                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        72494                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                1047929867                       # number of cc regfile reads
system.cpu.cc_regfile_writes                629628579                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            141931                       # The number of times a branch was mispredicted
system.cpu.commit.branches                  209065683                       # Number of branches committed
system.cpu.commit.bw_lim_events             212194004                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             799                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         3134783                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            531197648                       # Number of instructions committed
system.cpu.commit.committedOps             1163576925                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    322707116                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.605675                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.645561                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3083696      0.96%      0.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2717953      0.84%      1.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2051433      0.64%      2.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    102660030     31.81%     34.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    212194004     65.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    322707116                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    1073336                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               262317                       # Number of function calls committed.
system.cpu.commit.int_insts                1162675286                       # Number of committed integer instructions.
system.cpu.commit.loads                     106577498                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       128875      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       1053652273     90.55%     90.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          161160      0.01%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38058      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          38971      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1280      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6268      0.00%     90.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     90.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          227266      0.02%     90.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     90.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          174238      0.01%     90.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         348631      0.03%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1144      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       106450084      9.15%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2181966      0.19%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       127414      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        39297      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1163576925                       # Class of committed instruction
system.cpu.commit.refs                      108798761                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   531197648                       # Number of Instructions Simulated
system.cpu.committedOps                    1163576925                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.609455                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.609455                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued        11251                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33487                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        52491                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4981                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1873735                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts             1168022960                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2859527                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 318392034                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 142075                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                301139                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                   106803669                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2197                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2271506                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           181                       # TLB misses on write requests
system.cpu.fetch.Branches                   209743832                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2616413                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     320607318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 10621                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      533823042                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  142                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           645                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  284150                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.647876                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2818324                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches          104912565                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.648921                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          323568510                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.611939                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.652364                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4471024      1.38%      1.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1044464      0.32%      1.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   473549      0.15%      1.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                103599658     32.02%     33.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                213979815     66.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            323568510                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   1839997                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   948676                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  70363400000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  70363400000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  70363400000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  70363400000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  70363399600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  70363399600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     40670400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     40670000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      4184800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      4184400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      4184400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      4184400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     78451200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     71061200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     78214400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     78401600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)  10917655600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)  10917628400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)  10917628000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)  10917451600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   466254969600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          172364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               172686                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                209222034                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.600096                       # Inst execution rate
system.cpu.iew.exec_refs                    109073409                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2268023                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1197662                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             106951721                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               6828                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7922                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2346390                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1166711654                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             106805386                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            296788                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1165498141                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3369                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 35402                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 142075                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 41756                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           607                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           152176                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          414                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       374221                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       125126                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            165                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       141800                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          30886                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                1276163311                       # num instructions consuming a value
system.cpu.iew.wb_count                    1165427607                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.744760                       # average fanout of values written-back
system.cpu.iew.wb_producers                 950435080                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.599878                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1165449087                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1285337289                       # number of integer regfile reads
system.cpu.int_regfile_writes               953160475                       # number of integer regfile writes
system.cpu.ipc                               1.640811                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.640811                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            157505      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1055450999     90.53%     90.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               161248      0.01%     90.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42103      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               40537      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1308      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6908      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               230939      0.02%     90.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     90.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               176019      0.02%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              349207      0.03%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2248      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            106754622      9.16%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2247055      0.19%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          133640      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          40594      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1165794932                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1090381                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2182110                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1086667                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1132448                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1164547046                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2653052354                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1164340940                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1168714086                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1166692984                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1165794932                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               18670                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3134718                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             76093                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          17871                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4297270                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     323568510                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.602931                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.636064                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3014877      0.93%      0.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2050722      0.63%      1.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2480788      0.77%      2.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           105305858     32.55%     34.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           210716265     65.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       323568510                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.601012                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2616525                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           370                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            133745                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            71084                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            106951721                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2346390                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               527809071                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    720                       # number of misc regfile writes
system.cpu.numCycles                        323740874                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     78                       # Number of system calls
system.cpu.rename.BlockCycles                 1446148                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            1581396957                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               40                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 183486                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3062621                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17947                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4990                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            2869515673                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             1167623916                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          1586457868                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 318455803                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 153323                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 142075                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                441150                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  5060888                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           1875921                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups       1288887906                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20713                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                940                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    617099                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            993                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                   1277224820                       # The number of ROB reads
system.cpu.rob.rob_writes                  2334288971                       # The number of ROB writes
system.cpu.timesIdled                            2190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        21635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          489                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          44550                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              489                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          828                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            829                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               99                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         25234                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 129496349200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12852                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1409                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9153                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1820                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1820                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12852                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        39906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        39906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1029184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1029184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1029184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14672                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14672    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14672                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12391949                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           31837451                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 129496349200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               20137                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          5207                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             27082                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1168                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2778                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2778                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          20137                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        12081                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        55379                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   67460                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       263296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1446016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1709312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11827                       # Total snoops (count)
system.l2bus.snoopTraffic                       90496                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              34737                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014451                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119344                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    34235     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                      502      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                34737                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            22563597                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             22469748                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4936398                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON    129496349200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 129496349200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2611547                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2611547                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2611547                       # number of overall hits
system.cpu.icache.overall_hits::total         2611547                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4864                       # number of overall misses
system.cpu.icache.overall_misses::total          4864                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    198358000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    198358000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    198358000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    198358000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2616411                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2616411                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2616411                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2616411                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001859                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001859                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001859                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001859                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40780.838816                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40780.838816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40780.838816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40780.838816                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          751                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          751                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          751                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          751                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4113                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4113                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4113                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4113                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161813600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161813600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161813600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161813600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001572                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001572                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001572                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001572                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39341.988816                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39341.988816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39341.988816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39341.988816                       # average overall mshr miss latency
system.cpu.icache.replacements                   3857                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2611547                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2611547                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4864                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    198358000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    198358000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2616411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2616411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001859                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001859                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40780.838816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40780.838816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          751                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          751                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161813600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161813600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39341.988816                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39341.988816                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 129496349200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 129496349200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.978640                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1693951                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3857                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            439.188748                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.978640                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5236935                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5236935                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129496349200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 129496349200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 129496349200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108837415                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108837415                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108837415                       # number of overall hits
system.cpu.dcache.overall_hits::total       108837415                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        37503                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37503                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        37503                       # number of overall misses
system.cpu.dcache.overall_misses::total         37503                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1782676800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1782676800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1782676800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1782676800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108874918                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108874918                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108874918                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108874918                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000344                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000344                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47534.245260                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47534.245260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47534.245260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47534.245260                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28690                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               770                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.259740                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2029                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         3795                       # number of writebacks
system.cpu.dcache.writebacks::total              3795                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23686                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23686                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        13817                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13817                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13817                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4985                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18802                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    624001600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    624001600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    624001600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    272945588                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    896947188                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000127                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000127                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000173                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45161.873055                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45161.873055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45161.873055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54753.377733                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47704.881821                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17778                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    106615559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       106615559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34616                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34616                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1639381200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1639381200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    106650175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    106650175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47359.059394                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47359.059394                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        23576                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23576                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    486917200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    486917200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44104.818841                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44104.818841                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2221856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2221856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    143295600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    143295600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2224743                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2224743                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001298                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001298                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49634.776585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49634.776585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2777                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2777                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    137084400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    137084400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49364.205978                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49364.205978                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4985                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4985                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    272945588                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    272945588                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54753.377733                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54753.377733                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 129496349200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129496349200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.612485                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18813757                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17778                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1058.260603                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   622.942028                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   400.670458                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.608342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.391280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          321                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          703                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          544                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.313477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.686523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         217768638                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        217768638                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 129496349200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            2069                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5603                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1225                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                8897                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2069                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5603                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1225                       # number of overall hits
system.l2cache.overall_hits::total               8897                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2042                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          8211                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3760                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             14013                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2042                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         8211                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3760                       # number of overall misses
system.l2cache.overall_misses::total            14013                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    139458400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    559990000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    259772976                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    959221376                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    139458400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    559990000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    259772976                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    959221376                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         4111                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        13814                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4985                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           22910                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         4111                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        13814                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4985                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          22910                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.496716                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.594397                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.754263                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.611654                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.496716                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.594397                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.754263                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.611654                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68295.004897                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68199.975642                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69088.557447                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68452.249768                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68295.004897                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68199.975642                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69088.557447                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68452.249768                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    7                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1409                       # number of writebacks
system.l2cache.writebacks::total                 1409                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           24                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             32                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           24                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            32                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2042                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         8203                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3736                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13981                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2042                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         8203                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3736                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          691                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14672                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    123122400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    493950800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    228919002                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    845992202                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    123122400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    493950800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    228919002                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     42024087                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    888016289                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.496716                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.593818                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.749448                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.610258                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.496716                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.593818                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.749448                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.640419                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60295.004897                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60215.872242                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61273.822805                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60510.135327                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60295.004897                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60215.872242                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61273.822805                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60816.334298                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60524.556230                       # average overall mshr miss latency
system.l2cache.replacements                     10654                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3798                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3798                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3798                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3798                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          397                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          397                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          691                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          691                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     42024087                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     42024087                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60816.334298                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60816.334298                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          956                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              956                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1822                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1822                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    125701600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    125701600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2778                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2778                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.655868                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.655868                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68990.998902                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68990.998902                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1820                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1820                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    110924000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    110924000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.655148                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.655148                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60947.252747                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60947.252747                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         2069                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4647                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1225                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7941                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2042                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6389                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3760                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        12191                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    139458400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    434288400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    259772976                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    833519776                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         4111                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        11036                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4985                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        20132                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.496716                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.578924                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.754263                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.605553                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68295.004897                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67974.393489                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69088.557447                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68371.731277                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           30                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2042                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6383                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3736                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        12161                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    123122400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    383026800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    228919002                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    735068202                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.496716                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.578380                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.749448                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.604063                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60295.004897                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60007.331976                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61273.822805                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60444.716882                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 129496349200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 129496349200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4092.823746                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  29761                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10654                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.793411                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.366072                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   821.732546                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1981.859228                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1020.231038                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   230.634862                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009367                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.200618                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.483852                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.249080                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.056307                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999225                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1179                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2917                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1178                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2852                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.287842                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.712158                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               371030                       # Number of tag accesses
system.l2cache.tags.data_accesses              371030                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 129496349200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          130688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          524992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       239104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        44224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              939008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       130688                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         130688                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        90176                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            90176                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2042                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             8203                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3736                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          691                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14672                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1409                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1409                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1009202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            4054107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      1846415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher       341508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7251231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1009202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1009202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          696359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                696359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          696359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1009202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           4054107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      1846415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher       341508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               7947591                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               193531335200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1051444                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407896                       # Number of bytes of host memory used
host_op_rate                                  2131675                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   733.56                       # Real time elapsed on the host
host_tick_rate                               87293150                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771299767                       # Number of instructions simulated
sim_ops                                    1563717163                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.064035                       # Number of seconds simulated
sim_ticks                                 64034986000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20030435                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6268                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20035032                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           20024086                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        20030435                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6349                       # Number of indirect misses.
system.cpu.branchPred.lookups                20035072                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      13                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 940167355                       # number of cc regfile reads
system.cpu.cc_regfile_writes                160125106                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              6268                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   20016027                       # Number of branches committed
system.cpu.commit.bw_lim_events              60039983                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          176589                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            240102119                       # Number of instructions committed
system.cpu.commit.committedOps              400140238                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    160042371                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.500214                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.323051                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         9265      0.01%      0.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     60001025     37.49%     37.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     19997013     12.49%     49.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     19995085     12.49%     62.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     60039983     37.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    160042371                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    3                       # Number of function calls committed.
system.cpu.commit.int_insts                 400135237                       # Number of committed integer instructions.
system.cpu.commit.loads                      20010036                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        380125182     95.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        20010036      5.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           5020      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         400140238                       # Class of committed instruction
system.cpu.commit.refs                       20015056                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   240102119                       # Number of Instructions Simulated
system.cpu.committedOps                     400140238                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.666747                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.666747                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          115                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            5                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          123                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            21                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              39994160                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              400368179                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 19988244                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  60145922                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6268                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              39952411                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    20023380                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             3                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        5952                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                    20035072                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     14242                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     160065034                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    11                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      240349437                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   12536                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.125151                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              15703                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           20024099                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.501363                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          160087005                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.502050                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.923978                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 58717802     36.68%     36.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1231252      0.77%     37.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      621      0.00%     37.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1236188      0.77%     38.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 98901142     61.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            160087005                       # Number of instructions fetched each cycle (Total)
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  25345775600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  25345775600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  25345775600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  25345775200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  25345775600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  25345775600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   2002966000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   2002961600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   2002968000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   2002968800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   160086517600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                             460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6269                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 20023428                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.499977                       # Inst execution rate
system.cpu.iew.exec_refs                     20029332                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5952                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   38366                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              20023706                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6271                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           400316828                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              20023380                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1300                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             400215002                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6268                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        13670                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1252                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          960                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5309                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 997857168                       # num instructions consuming a value
system.cpu.iew.wb_count                     400209359                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.339676                       # average fanout of values written-back
system.cpu.iew.wb_producers                 338948450                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.499942                       # insts written-back per cycle
system.cpu.iew.wb_sent                      400210290                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                880374325                       # number of integer regfile reads
system.cpu.int_regfile_writes               380174662                       # number of integer regfile writes
system.cpu.ipc                               1.499818                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.499818                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 8      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             380186635     95.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20023397      5.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                6262      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              400216302                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              400216294                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          960519923                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    400209359                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         400493417                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  400316827                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 400216302                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          176589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               314                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedOperandsExamined       572664                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     160087005                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.499992                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.884759                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               41051      0.03%      0.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2486427      1.55%      1.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           114986210     71.83%     73.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2535813      1.58%     74.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            40037504     25.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       160087005                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.499985                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       14242                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 2                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             20023706                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6271                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                60076534                       # number of misc regfile reads
system.cpu.numCycles                        160087465                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   38369                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             540204254                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               19979573                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 39971640                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups            1881345390                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              400343146                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           540480510                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  80114627                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                   6268                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              39956090                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   276254                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        880698935                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles             11                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  1                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  99898802                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    500319215                       # The number of ROB reads
system.cpu.rob.rob_writes                   800678292                       # The number of ROB writes
system.cpu.timesIdled                               8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            320                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             9                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  64034986000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  6                       # Transaction distribution
system.membus.trans_dist::CleanEvict                3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             6                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           15                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           15                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     15                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port          384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total          384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 6                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       6    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   6                       # Request fanout histogram
system.membus.reqLayer2.occupancy                3600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              12600                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  64034986000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 160                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           125                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                41                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            160                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           45                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          435                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     480                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        17280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    18240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 6                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                166                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.018072                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.133616                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      163     98.19%     98.19% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      1.81%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  166                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              174000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               233585                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     64034986000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  64034986000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        14227                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14227                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        14227                       # number of overall hits
system.cpu.icache.overall_hits::total           14227                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           15                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             15                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           15                       # number of overall misses
system.cpu.icache.overall_misses::total            15                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       494800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       494800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       494800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       494800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        14242                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        14242                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        14242                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        14242                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32986.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32986.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32986.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32986.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       482800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       482800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       482800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       482800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32186.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32186.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32186.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32186.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                     15                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        14227                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14227                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           15                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            15                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       494800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       494800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        14242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        14242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32986.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32986.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       482800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       482800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32186.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32186.666667                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  64034986000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  64034986000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               90306                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                15                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6020.400000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             28499                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            28499                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  64034986000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  64034986000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  64034986000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     20028262                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20028262                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     20028262                       # number of overall hits
system.cpu.dcache.overall_hits::total        20028262                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          135                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            135                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          135                       # number of overall misses
system.cpu.dcache.overall_misses::total           135                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1333200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1333200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1333200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1333200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     20028397                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20028397                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     20028397                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20028397                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9875.555556                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9875.555556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9875.555556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9875.555556                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          125                       # number of writebacks
system.cpu.dcache.writebacks::total               125                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           19                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          116                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           29                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          145                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1120800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1120800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1120800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       271177                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1391977                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9662.068966                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9662.068966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9662.068966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9350.931034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9599.841379                       # average overall mshr miss latency
system.cpu.dcache.replacements                    145                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20023242                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20023242                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1333200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1333200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20023377                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20023377                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9875.555556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9875.555556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1120800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1120800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9662.068966                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9662.068966                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         5020                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5020                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           29                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           29                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       271177                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       271177                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9350.931034                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9350.931034                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  64034986000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64034986000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22965717                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               145                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          158384.255172                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   701.839476                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   322.160524                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.685390                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.314610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          317                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          707                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          689                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.309570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.690430                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          40056939                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         40056939                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  64034986000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             116                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           29                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 154                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            116                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           29                       # number of overall hits
system.l2cache.overall_hits::total                154                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst             6                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                 6                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst            6                       # number of overall misses
system.l2cache.overall_misses::total                6                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       388800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total       388800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       388800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total       388800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          116                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             160                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          116                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            160                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.400000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.037500                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.400000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.037500                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        64800                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        64800                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        64800                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        64800                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst            6                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       340800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total       340800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       340800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total       340800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.400000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.037500                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.400000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.037500                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        56800                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        56800                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        56800                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        56800                       # average overall mshr miss latency
system.l2cache.replacements                         6                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          125                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          125                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          125                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          125                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          116                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           29                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          154                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst            6                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total            6                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       388800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total       388800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          116                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          160                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.400000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.037500                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        64800                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        64800                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst            6                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total            6                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       340800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total       340800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.400000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.037500                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        56800                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        56800                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  64034986000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  64034986000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     33                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                    6                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.500000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           42                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   943.999787                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1934.000208                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   938.000005                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          238                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010254                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.230469                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.472168                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229004                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.058105                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1178                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2918                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1178                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2918                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.287598                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.712402                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2566                       # Number of tag accesses
system.l2cache.tags.data_accesses                2566                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  64034986000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                 384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            384                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst                6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                    6                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst               5997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                   5997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst          5997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total              5997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst              5997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                  5997                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               194928447600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               37521206                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413016                       # Number of bytes of host memory used
host_op_rate                                 76048061                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.68                       # Real time elapsed on the host
host_tick_rate                               67574578                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   775752405                       # Number of instructions simulated
sim_ops                                    1572301624                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001397                       # Number of seconds simulated
sim_ticks                                  1397112400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               777360                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             13406                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            810562                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             422582                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          777360                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           354778                       # Number of indirect misses.
system.cpu.branchPred.lookups                  956310                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73901                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7683                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4965192                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2762702                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             13458                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     914169                       # Number of branches committed
system.cpu.commit.bw_lim_events               1330320                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          245805                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4452638                       # Number of instructions committed
system.cpu.commit.committedOps                8584461                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3401845                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.523472                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.454804                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       408066     12.00%     12.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       621113     18.26%     30.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       484970     14.26%     44.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       557376     16.38%     60.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1330320     39.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3401845                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     462551                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                68263                       # Number of function calls committed.
system.cpu.commit.int_insts                   8247425                       # Number of committed integer instructions.
system.cpu.commit.loads                       1077417                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        32279      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6465720     75.32%     75.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           30011      0.35%     76.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              325      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12137      0.14%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             106      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           72172      0.84%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           96268      1.12%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         132219      1.54%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            74      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1004621     11.70%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         640977      7.47%     98.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        72796      0.85%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        24532      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8584461                       # Class of committed instruction
system.cpu.commit.refs                        1742926                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4452638                       # Number of Instructions Simulated
system.cpu.committedOps                       8584461                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.784430                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.784430                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           77                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          165                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          302                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            26                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 68893                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                8942677                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   841418                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2532822                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  13490                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 13319                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1119836                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           414                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      676244                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                      956310                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    747835                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2685118                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1721                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4682948                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           334                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   26980                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.273796                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             770937                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             496483                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.340751                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3469942                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.590925                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.761011                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   899848     25.93%     25.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   279301      8.05%     33.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   143499      4.14%     38.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   165117      4.76%     42.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1982177     57.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3469942                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    769385                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   391101                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    438500400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    438500400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    438500000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    438500400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    438500400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    438500400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      6078000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      6078000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1244400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1244800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1244800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1244800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     30189200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     30143200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     30193600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     30144400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    179693600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    179617200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    179672800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    179658800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3487449600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                16481                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   927325                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.500892                       # Inst execution rate
system.cpu.iew.exec_refs                      1789017                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     673467                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   60737                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1129208                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                252                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                47                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               686355                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             8830255                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1115550                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18381                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               8735069                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     50                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    99                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  13490                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   184                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            47212                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           61                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        51793                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        20846                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             33                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13260                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3221                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9699172                       # num instructions consuming a value
system.cpu.iew.wb_count                       8719886                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.630326                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6113639                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.496545                       # insts written-back per cycle
system.cpu.iew.wb_sent                        8724418                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13031501                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6740280                       # number of integer regfile writes
system.cpu.ipc                               1.274812                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.274812                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             34826      0.40%      0.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6577502     75.14%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                30012      0.34%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   378      0.00%     75.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               12211      0.14%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  135      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                72406      0.83%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                96751      1.11%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              132252      1.51%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                132      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1046888     11.96%     91.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              650061      7.43%     98.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           74936      0.86%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          24721      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8753447                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  466014                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              932203                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       464166                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             472239                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                8252607                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           20049406                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8255720                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           8603854                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    8829818                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   8753447                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 437                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          245805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4770                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            295                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       333730                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3469942                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.522649                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.333224                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              355972     10.26%     10.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              504452     14.54%     24.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              658223     18.97%     43.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              872631     25.15%     68.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1078664     31.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3469942                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.506154                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      747892                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            87                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             29174                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6285                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1129208                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              686355                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3662355                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                          3492781                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     16                       # Number of system calls
system.cpu.rename.BlockCycles                   63493                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9748511                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    521                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   850853                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    527                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   194                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22928812                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                8910325                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10098639                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2535020                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1342                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  13490                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4312                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   350153                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            775167                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         13342710                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2774                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                163                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      9081                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            176                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     10901791                       # The number of ROB reads
system.cpu.rob.rob_writes                    17728713                       # The number of ROB writes
system.cpu.timesIdled                             404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           20                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2623                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               20                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           858                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1397112400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                427                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           39                       # Transaction distribution
system.membus.trans_dist::CleanEvict              386                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           427                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               433                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     433    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 433                       # Request fanout histogram
system.membus.reqLayer2.occupancy              405639                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             934361                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1397112400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1219                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           505                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1243                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 92                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                92                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1220                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2197                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1737                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3934                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        46848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        66880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   113728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               437                       # Total snoops (count)
system.l2bus.snoopTraffic                        2496                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1749                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012579                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.111479                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1727     98.74%     98.74% # Request fanout histogram
system.l2bus.snoop_fanout::1                       22      1.26%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1749                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              695199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1438749                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              878400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1397112400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1397112400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       746993                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           746993                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       746993                       # number of overall hits
system.cpu.icache.overall_hits::total          746993                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          842                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            842                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          842                       # number of overall misses
system.cpu.icache.overall_misses::total           842                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26844000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26844000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26844000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26844000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       747835                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       747835                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       747835                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       747835                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001126                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001126                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001126                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001126                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31881.235154                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31881.235154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31881.235154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31881.235154                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          109                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          733                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          733                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          733                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          733                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21381200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21381200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21381200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21381200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000980                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000980                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000980                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000980                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29169.440655                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29169.440655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29169.440655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29169.440655                       # average overall mshr miss latency
system.cpu.icache.replacements                    732                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       746993                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          746993                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          842                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           842                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26844000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26844000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       747835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       747835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001126                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001126                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31881.235154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31881.235154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          733                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          733                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21381200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21381200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29169.440655                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29169.440655                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1397112400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1397112400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1593370                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               988                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1612.722672                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1496402                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1496402                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1397112400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1397112400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1397112400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1739666                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1739666                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1739666                       # number of overall hits
system.cpu.dcache.overall_hits::total         1739666                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          833                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            833                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          833                       # number of overall misses
system.cpu.dcache.overall_misses::total           833                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     26744000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26744000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     26744000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26744000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1740499                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1740499                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1740499                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1740499                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000479                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000479                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000479                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000479                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32105.642257                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32105.642257                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32105.642257                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32105.642257                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          305                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.888889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 9                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          466                       # number of writebacks
system.cpu.dcache.writebacks::total               466                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          306                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          527                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           52                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          579                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13842800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13842800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13842800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3385949                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17228749                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000303                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000303                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000303                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000333                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26267.172676                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26267.172676                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26267.172676                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65114.403846                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29756.043178                       # average overall mshr miss latency
system.cpu.dcache.replacements                    579                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1071475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1071475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25414800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25414800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1072216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1072216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34297.975709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34297.975709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          306                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          306                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          435                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12587200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12587200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000406                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000406                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28936.091954                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28936.091954                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       668191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         668191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           92                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1329200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1329200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       668283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       668283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 14447.826087                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14447.826087                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           92                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           92                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1255600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1255600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 13647.826087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13647.826087                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           52                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           52                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3385949                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3385949                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65114.403846                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 65114.403846                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1397112400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1397112400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            88845395                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1603                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          55424.451029                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   744.675770                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   279.324230                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.727222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.272778                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          240                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          784                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.234375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3481577                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3481577                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1397112400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             491                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             379                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 878                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            491                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            379                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                878                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           242                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           148                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               434                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          242                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          148                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           44                       # number of overall misses
system.l2cache.overall_misses::total              434                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16371600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9995200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3292756                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29659556                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16371600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9995200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3292756                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29659556                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          733                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          527                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1312                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          733                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          527                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           52                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1312                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.330150                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.280835                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.846154                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.330793                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.330150                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.280835                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.846154                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.330793                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67651.239669                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67535.135135                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 74835.363636                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68339.990783                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67651.239669                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67535.135135                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 74835.363636                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68339.990783                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             39                       # number of writebacks
system.l2cache.writebacks::total                   39                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          242                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          148                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          242                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          148                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           44                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14443600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8811200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2940756                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     26195556                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14443600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8811200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2940756                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     26195556                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.330150                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.280835                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.846154                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.330793                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.330150                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.280835                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.846154                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.330793                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59684.297521                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59535.135135                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66835.363636                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60358.423963                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59684.297521                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59535.135135                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66835.363636                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60358.423963                       # average overall mshr miss latency
system.l2cache.replacements                       437                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          466                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          466                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          466                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          466                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           86                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               86                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       422800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       422800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           92                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           92                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.065217                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.065217                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70466.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70466.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       374800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       374800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.065217                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.065217                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62466.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62466.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          491                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          293                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          792                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          242                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          142                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          428                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16371600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9572400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3292756                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     29236756                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          733                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          435                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1220                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.330150                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.326437                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.846154                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.350820                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67651.239669                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67411.267606                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 74835.363636                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68310.177570                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          242                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          142                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          428                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14443600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8436400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2940756                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     25820756                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.330150                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.326437                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.846154                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.350820                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59684.297521                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59411.267606                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66835.363636                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60328.869159                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1397112400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1397112400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17937                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4533                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.956982                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.980819                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   992.046891                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1908.131544                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   922.887070                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   230.953676                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010249                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.242199                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.465852                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225314                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.056385                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1098                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2998                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1053                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          135                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2607                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.268066                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731934                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                21421                       # Number of tag accesses
system.l2cache.tags.data_accesses               21421                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1397112400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15424                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15424                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2496                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2496                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              241                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              148                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           44                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  433                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            39                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  39                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           11039913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6779698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      2015586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               19835197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      11039913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          11039913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1786542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1786542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1786542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          11039913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6779698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      2015586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              21621739                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
