-- generated by newgenasym Tue Dec 15 10:49:54 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ds1339 is
    port (    
	GND:       INOUT  STD_LOGIC;    
	SCL:       INOUT  STD_LOGIC;    
	SDA:       INOUT  STD_LOGIC;    
	\sqw/int\: INOUT  STD_LOGIC;    
	VBAC:      INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC;    
	X1:        INOUT  STD_LOGIC;    
	X2:        INOUT  STD_LOGIC);
end ds1339;
