- ğŸ‘‹ Hi, Iâ€™m @Teerdala
- ğŸ‘€ Iâ€™m interested in RTL design and Verfication
- ğŸŒ± Iâ€™m currently learning System Verilog & UVM
- ğŸ“« How to reach me : teerdala07@gmail.com

<!---
Teerdala/Teerdala is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
