
 add_fsm_encoding \
       {wr_chnl.GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs} \
       { }  \
       {{000 000} {001 100} {010 011} {011 001} {100 010} }

 add_fsm_encoding \
       {rd_chnl.rlast_sm_cs} \
       { }  \
       {{000 000} {001 010} {010 011} {011 100} {100 001} }

 add_fsm_encoding \
       {mig_7series_v2_3_ddr_phy_ocd_cntlr.sm_r} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} {110 110} {111 111} }

 add_fsm_encoding \
       {mig_7series_v2_3_ddr_phy_dqs_found_cal.fine_adj_state_r} \
       { }  \
       {{0000 0000} {0001 0011} {0010 0100} {0011 0001} {0100 0101} {0101 0110} {0110 0111} {0111 1000} {1000 1001} {1001 1010} {1010 1111} {1011 1011} {1100 1100} {1101 1101} {1110 1110} {1111 0010} }

 add_fsm_encoding \
       {mig_7series_v2_3_ddr_phy_rdlvl.cal1_state_r} \
       { }  \
       {{000000 0000000000000000000000000000000001} {000001 0000000000000000000000000000000100} {000010 0000000000000000000000000000100000} {000011 0000000000000000100000000000000000} {000100 0000000000000100000000000000000000} {000101 0000000000100000000000000000000000} {000110 0000000000010000000000000000000000} {000111 0000000001000000000000000000000000} {001000 0000000000000010000000000000000000} {001001 0000000100000000000000000000000000} {001010 0000001000000000000000000000000000} {001011 0000000010000000000000000000000000} {001100 0000000000000000000000000000010000} {001101 0000010000000000000000000000000000} {001110 0000100000000000000000000000000000} {001111 0010000000000000000000000000000000} {010000 0000000000000000000000000001000000} {010001 0000000000000000000000000010000000} {010010 0000000000000000000000001000000000} {010011 0000000000000000000000100000000000} {010100 0000000000000000000000000100000000} {010101 0000000000000000000001000000000000} {010110 0000000000000000000010000000000000} {010111 0000000000000000000100000000000000} {011000 0000000000000000001000000000000000} {011001 0000000000000000000000010000000000} {011010 0000000000000000010000000000000000} {011011 0100000000000000000000000000000000} {011100 0000000000001000000000000000000000} {011101 0000000000000000000000000000000010} {011110 0000000000000001000000000000000000} {011111 0000000000000000000000000000001000} {100000 0001000000000000000000000000000000} {111111 1000000000000000000000000000000000} }

 add_fsm_encoding \
       {mig_7series_v2_3_axi_mc_r_channel.state} \
       { }  \
       {{00 11} {01 10} {10 00} {11 01} }

 add_fsm_encoding \
       {pcie_gen2x1_sub_sys_pcie_7x_0_0_pipe_reset.fsm} \
       { }  \
       {{00000 00000000000000100} {00001 00000000000000010} {00010 00000000000000001} {00011 00000000001000000} {00100 00000000010000000} {00101 00000000000001000} {00110 00000000000010000} {00111 00000000000100000} {01000 00000001000000000} {01001 00000010000000000} {01010 00000100000000000} {01011 00001000000000000} {01100 00000000100000000} {01101 00010000000000000} {01110 00100000000000000} {01111 01000000000000000} {10000 10000000000000000} }

 add_fsm_encoding \
       {pcie_gen2x1_sub_sys_pcie_7x_0_0_qpll_reset.fsm} \
       { }  \
       {{0001 111} {0010 000} {0011 001} {0100 010} {0101 011} {0110 100} {1011 101} {1100 110} }

 add_fsm_encoding \
       {pcie_gen2x1_sub_sys_pcie_7x_0_0_rxeq_scan.fsm} \
       { }  \
       {{0000 00001} {0001 00010} {0010 00100} {0100 01000} {1000 10000} }

 add_fsm_encoding \
       {pcie_gen2x1_sub_sys_pcie_7x_0_0_pipe_eq.fsm_tx} \
       { }  \
       {{000000 0000001} {000001 0000010} {000010 0000100} {000100 0001000} {001000 0010000} {010000 0100000} {100000 1000000} }

 add_fsm_encoding \
       {pcie_gen2x1_sub_sys_pcie_7x_0_0_pipe_eq.fsm_rx} \
       { }  \
       {{000000 000} {000001 001} {000010 010} {000100 011} {001000 100} {010000 101} {100000 110} }
