# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ALU.srcs/sources_1/new/AdditionModule.v" \
"../../../../ALU.srcs/sources_1/new/AndModule.v" \
"../../../../ALU.srcs/sources_1/new/DesicionModule.v" \
"../../../../ALU.srcs/sources_1/new/OrModule.v" \
"../../../../ALU.srcs/sources_1/new/Main.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
