Classic Timing Analyzer report for dataPath
Tue Dec 01 16:50:01 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                             ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.687 ns                         ; Asel[1]                                                                                          ; dp3:DP3|register:regA|Output[1] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.550 ns                        ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[7]                      ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 13.367 ns                        ; Meminst                                                                                          ; Address[4]                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.583 ns                        ; JMPmux                                                                                           ; dp1:DP1|register:PC|Output[0]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 143.74 MHz ( period = 6.957 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[5] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                  ;                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                             ; To                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 143.74 MHz ( period = 6.957 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.641 ns                ;
; N/A   ; 143.74 MHz ( period = 6.957 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.641 ns                ;
; N/A   ; 143.74 MHz ( period = 6.957 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.641 ns                ;
; N/A   ; 143.74 MHz ( period = 6.957 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.641 ns                ;
; N/A   ; 143.74 MHz ( period = 6.957 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.641 ns                ;
; N/A   ; 144.89 MHz ( period = 6.902 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.585 ns                ;
; N/A   ; 144.89 MHz ( period = 6.902 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.585 ns                ;
; N/A   ; 144.89 MHz ( period = 6.902 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.585 ns                ;
; N/A   ; 144.89 MHz ( period = 6.902 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.585 ns                ;
; N/A   ; 144.89 MHz ( period = 6.902 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.585 ns                ;
; N/A   ; 145.20 MHz ( period = 6.887 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.571 ns                ;
; N/A   ; 145.20 MHz ( period = 6.887 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.571 ns                ;
; N/A   ; 145.20 MHz ( period = 6.887 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.571 ns                ;
; N/A   ; 145.20 MHz ( period = 6.887 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.571 ns                ;
; N/A   ; 145.20 MHz ( period = 6.887 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.571 ns                ;
; N/A   ; 146.93 MHz ( period = 6.806 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.490 ns                ;
; N/A   ; 146.93 MHz ( period = 6.806 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.490 ns                ;
; N/A   ; 146.93 MHz ( period = 6.806 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.490 ns                ;
; N/A   ; 146.93 MHz ( period = 6.806 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.490 ns                ;
; N/A   ; 146.93 MHz ( period = 6.806 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.490 ns                ;
; N/A   ; 148.21 MHz ( period = 6.747 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.430 ns                ;
; N/A   ; 148.21 MHz ( period = 6.747 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.430 ns                ;
; N/A   ; 148.21 MHz ( period = 6.747 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.430 ns                ;
; N/A   ; 148.21 MHz ( period = 6.747 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.430 ns                ;
; N/A   ; 148.21 MHz ( period = 6.747 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.430 ns                ;
; N/A   ; 148.77 MHz ( period = 6.722 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.405 ns                ;
; N/A   ; 148.77 MHz ( period = 6.722 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.405 ns                ;
; N/A   ; 148.77 MHz ( period = 6.722 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.405 ns                ;
; N/A   ; 148.77 MHz ( period = 6.722 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.405 ns                ;
; N/A   ; 148.77 MHz ( period = 6.722 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.405 ns                ;
; N/A   ; 152.46 MHz ( period = 6.559 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.242 ns                ;
; N/A   ; 152.46 MHz ( period = 6.559 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.242 ns                ;
; N/A   ; 152.46 MHz ( period = 6.559 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.242 ns                ;
; N/A   ; 152.46 MHz ( period = 6.559 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.242 ns                ;
; N/A   ; 152.46 MHz ( period = 6.559 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.242 ns                ;
; N/A   ; 160.62 MHz ( period = 6.226 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.909 ns                ;
; N/A   ; 160.62 MHz ( period = 6.226 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.909 ns                ;
; N/A   ; 160.62 MHz ( period = 6.226 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.909 ns                ;
; N/A   ; 160.62 MHz ( period = 6.226 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.909 ns                ;
; N/A   ; 160.62 MHz ( period = 6.226 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.909 ns                ;
; N/A   ; 166.14 MHz ( period = 6.019 ns )               ; dp1:DP1|register:PC|Output[3]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.780 ns                ;
; N/A   ; 170.24 MHz ( period = 5.874 ns )               ; dp1:DP1|register:PC|Output[2]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.635 ns                ;
; N/A   ; 171.03 MHz ( period = 5.847 ns )               ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.608 ns                ;
; N/A   ; 177.34 MHz ( period = 5.639 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.328 ns                ;
; N/A   ; 177.34 MHz ( period = 5.639 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.328 ns                ;
; N/A   ; 177.34 MHz ( period = 5.639 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.328 ns                ;
; N/A   ; 177.34 MHz ( period = 5.639 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.328 ns                ;
; N/A   ; 177.34 MHz ( period = 5.639 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.328 ns                ;
; N/A   ; 182.82 MHz ( period = 5.470 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.159 ns                ;
; N/A   ; 182.82 MHz ( period = 5.470 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.159 ns                ;
; N/A   ; 182.82 MHz ( period = 5.470 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.159 ns                ;
; N/A   ; 182.82 MHz ( period = 5.470 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.159 ns                ;
; N/A   ; 182.82 MHz ( period = 5.470 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.159 ns                ;
; N/A   ; 183.15 MHz ( period = 5.460 ns )               ; dp1:DP1|register:PC|Output[2]                                                                    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.221 ns                ;
; N/A   ; 184.03 MHz ( period = 5.434 ns )               ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.195 ns                ;
; N/A   ; 191.68 MHz ( period = 5.217 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A   ; 191.68 MHz ( period = 5.217 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A   ; 191.68 MHz ( period = 5.217 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A   ; 191.68 MHz ( period = 5.217 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A   ; 191.68 MHz ( period = 5.217 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A   ; 201.53 MHz ( period = 4.962 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.651 ns                ;
; N/A   ; 201.53 MHz ( period = 4.962 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.651 ns                ;
; N/A   ; 201.53 MHz ( period = 4.962 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.651 ns                ;
; N/A   ; 201.53 MHz ( period = 4.962 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.651 ns                ;
; N/A   ; 201.53 MHz ( period = 4.962 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.651 ns                ;
; N/A   ; 204.92 MHz ( period = 4.880 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.569 ns                ;
; N/A   ; 204.92 MHz ( period = 4.880 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.569 ns                ;
; N/A   ; 204.92 MHz ( period = 4.880 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.569 ns                ;
; N/A   ; 204.92 MHz ( period = 4.880 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.569 ns                ;
; N/A   ; 204.92 MHz ( period = 4.880 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.569 ns                ;
; N/A   ; 222.72 MHz ( period = 4.490 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[5]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.179 ns                ;
; N/A   ; 222.72 MHz ( period = 4.490 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[5]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.179 ns                ;
; N/A   ; 222.72 MHz ( period = 4.490 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[5]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.179 ns                ;
; N/A   ; 222.72 MHz ( period = 4.490 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[5]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.179 ns                ;
; N/A   ; 222.72 MHz ( period = 4.490 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[5]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.179 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[7]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.176 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[7]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.176 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[7]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.176 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[7]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.176 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[7]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.176 ns                ;
; N/A   ; 223.21 MHz ( period = 4.480 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[6]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.169 ns                ;
; N/A   ; 223.21 MHz ( period = 4.480 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[6]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.169 ns                ;
; N/A   ; 223.21 MHz ( period = 4.480 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[6]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.169 ns                ;
; N/A   ; 223.21 MHz ( period = 4.480 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[6]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.169 ns                ;
; N/A   ; 223.21 MHz ( period = 4.480 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[6]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.169 ns                ;
; N/A   ; 232.72 MHz ( period = 4.297 ns )               ; dp1:DP1|register:PC|Output[1]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.047 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[3]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.860 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[3]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.860 ns                ;
; N/A   ; 248.69 MHz ( period = 4.021 ns )               ; dp1:DP1|register:IR|Output[2]                                                                    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 3.771 ns                ;
; N/A   ; 257.60 MHz ( period = 3.882 ns )               ; dp1:DP1|register:PC|Output[1]                                                                    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 3.632 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 3.582 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[2]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 3.554 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 3.582 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[2]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 3.554 ns                ;
; N/A   ; 271.00 MHz ( period = 3.690 ns )               ; dp1:DP1|register:PC|Output[3]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 276.24 MHz ( period = 3.620 ns )               ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 3.392 ns                ;
; N/A   ; 279.56 MHz ( period = 3.577 ns )               ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.339 ns                ;
; N/A   ; 284.50 MHz ( period = 3.515 ns )               ; dp1:DP1|register:IR|Output[3]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 3.265 ns                ;
; N/A   ; 285.14 MHz ( period = 3.507 ns )               ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.268 ns                ;
; N/A   ; 285.14 MHz ( period = 3.507 ns )               ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 287.27 MHz ( period = 3.481 ns )               ; dp1:DP1|register:IR|Output[0]                                                                    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 3.231 ns                ;
; N/A   ; 287.60 MHz ( period = 3.477 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.238 ns                ;
; N/A   ; 291.89 MHz ( period = 3.426 ns )               ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 299.85 MHz ( period = 3.335 ns )               ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.096 ns                ;
; N/A   ; 301.02 MHz ( period = 3.322 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 301.30 MHz ( period = 3.319 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.080 ns                ;
; N/A   ; 303.31 MHz ( period = 3.297 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.058 ns                ;
; N/A   ; 303.31 MHz ( period = 3.297 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.059 ns                ;
; N/A   ; 304.14 MHz ( period = 3.288 ns )               ; dp1:DP1|register:PC|Output[2]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A   ; 310.95 MHz ( period = 3.216 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.978 ns                ;
; N/A   ; 311.62 MHz ( period = 3.209 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.971 ns                ;
; N/A   ; 318.57 MHz ( period = 3.139 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.900 ns                ;
; N/A   ; 318.57 MHz ( period = 3.139 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.901 ns                ;
; N/A   ; 319.08 MHz ( period = 3.134 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.895 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.820 ns                ;
; N/A   ; 336.02 MHz ( period = 2.976 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; 341.65 MHz ( period = 2.927 ns )               ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.688 ns                ;
; N/A   ; 354.99 MHz ( period = 2.817 ns )               ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.579 ns                ;
; N/A   ; 355.49 MHz ( period = 2.813 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.574 ns                ;
; N/A   ; 356.76 MHz ( period = 2.803 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.564 ns                ;
; N/A   ; 358.42 MHz ( period = 2.790 ns )               ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 2.562 ns                ;
; N/A   ; 364.03 MHz ( period = 2.747 ns )               ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.508 ns                ;
; N/A   ; 364.03 MHz ( period = 2.747 ns )               ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 375.09 MHz ( period = 2.666 ns )               ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.428 ns                ;
; N/A   ; 378.50 MHz ( period = 2.642 ns )               ; dp3:DP3|register:regA|Output[4]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.404 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[4]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.334 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[4]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[5]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.247 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[5]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.166 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[4]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.980 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[5]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[6]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[3]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[3]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[6]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.505 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[0]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[7]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[0]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.373 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[4]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.373 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[4]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[2]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[2]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[1]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[4]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[3]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 1.153 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[2]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[0]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.151 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[4]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 1.149 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.138 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[1]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 1.143 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[7]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[1]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[4]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:IR|Output[4]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:IR|Output[1]                                                                    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.979 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[6]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 0.840 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[5]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 0.831 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[4]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                         ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                               ; To Clock ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.687 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 6.575 ns   ; Sub       ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 6.523 ns   ; Sub       ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 6.453 ns   ; Sub       ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 6.420 ns   ; Sub       ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 6.395 ns   ; Sub       ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 6.372 ns   ; Sub       ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 6.232 ns   ; Sub       ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 6.185 ns   ; Minput[1] ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 6.027 ns   ; Minput[7] ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 5.948 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 5.899 ns   ; Sub       ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 5.848 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 5.812 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A   ; None         ; 5.745 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 5.709 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A   ; None         ; 5.636 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 5.627 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 5.622 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 5.451 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 5.436 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 5.435 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 5.415 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A   ; None         ; 5.400 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A   ; None         ; 5.400 ns   ; Minput[0] ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 5.399 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A   ; None         ; 5.398 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 5.092 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 5.085 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 5.027 ns   ; Minput[5] ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 4.983 ns   ; Minput[4] ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 4.891 ns   ; PCload    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock    ;
; N/A   ; None         ; 4.891 ns   ; PCload    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock    ;
; N/A   ; None         ; 4.804 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock    ;
; N/A   ; None         ; 4.777 ns   ; Minput[6] ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 4.762 ns   ; IRload    ; dp1:DP1|register:IR|Output[0]                                                                    ; clock    ;
; N/A   ; None         ; 4.762 ns   ; IRload    ; dp1:DP1|register:IR|Output[1]                                                                    ; clock    ;
; N/A   ; None         ; 4.762 ns   ; IRload    ; dp1:DP1|register:IR|Output[2]                                                                    ; clock    ;
; N/A   ; None         ; 4.762 ns   ; IRload    ; dp1:DP1|register:IR|Output[3]                                                                    ; clock    ;
; N/A   ; None         ; 4.762 ns   ; IRload    ; dp1:DP1|register:IR|Output[4]                                                                    ; clock    ;
; N/A   ; None         ; 4.762 ns   ; IRload    ; dp1:DP1|register:IR|Output[5]                                                                    ; clock    ;
; N/A   ; None         ; 4.762 ns   ; IRload    ; dp1:DP1|register:IR|Output[6]                                                                    ; clock    ;
; N/A   ; None         ; 4.762 ns   ; IRload    ; dp1:DP1|register:IR|Output[7]                                                                    ; clock    ;
; N/A   ; None         ; 4.747 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock    ;
; N/A   ; None         ; 4.717 ns   ; Minput[2] ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 4.711 ns   ; Minput[3] ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 4.679 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 4.679 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 4.679 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 4.679 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 4.679 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 4.632 ns   ; Aload     ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 4.632 ns   ; Aload     ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 4.632 ns   ; Aload     ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 4.632 ns   ; Aload     ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 4.632 ns   ; Aload     ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 4.600 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 4.600 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 4.600 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 4.600 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 4.600 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 4.600 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 4.600 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 4.600 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 4.600 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 4.600 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 4.600 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 4.600 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 4.600 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 4.600 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 4.599 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A   ; None         ; 4.599 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A   ; None         ; 4.599 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A   ; None         ; 4.599 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A   ; None         ; 4.599 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A   ; None         ; 4.415 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock    ;
; N/A   ; None         ; 4.409 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 4.409 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 4.409 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 4.341 ns   ; Aload     ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 4.341 ns   ; Aload     ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 4.341 ns   ; Aload     ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 4.061 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock    ;
; N/A   ; None         ; 3.918 ns   ; PCload    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock    ;
; N/A   ; None         ; 3.918 ns   ; PCload    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock    ;
; N/A   ; None         ; 3.918 ns   ; PCload    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock    ;
; N/A   ; None         ; 3.831 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock    ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                             ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                             ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 12.550 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[7]  ; clock      ;
; N/A   ; None         ; 12.550 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[7]  ; clock      ;
; N/A   ; None         ; 12.550 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[7]  ; clock      ;
; N/A   ; None         ; 12.550 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[7]  ; clock      ;
; N/A   ; None         ; 12.550 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[7]  ; clock      ;
; N/A   ; None         ; 12.282 ns  ; dp1:DP1|register:PC|Output[3]                                                                    ; OutIncre[4] ; clock      ;
; N/A   ; None         ; 12.212 ns  ; dp1:DP1|register:PC|Output[0]                                                                    ; OutIncre[4] ; clock      ;
; N/A   ; None         ; 11.926 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[4]  ; clock      ;
; N/A   ; None         ; 11.926 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[4]  ; clock      ;
; N/A   ; None         ; 11.926 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[4]  ; clock      ;
; N/A   ; None         ; 11.926 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[4]  ; clock      ;
; N/A   ; None         ; 11.926 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[4]  ; clock      ;
; N/A   ; None         ; 11.904 ns  ; dp1:DP1|register:PC|Output[3]                                                                    ; OutJMP[3]   ; clock      ;
; N/A   ; None         ; 11.880 ns  ; dp1:DP1|register:PC|Output[2]                                                                    ; OutIncre[4] ; clock      ;
; N/A   ; None         ; 11.759 ns  ; dp1:DP1|register:PC|Output[2]                                                                    ; OutJMP[3]   ; clock      ;
; N/A   ; None         ; 11.732 ns  ; dp1:DP1|register:PC|Output[0]                                                                    ; OutJMP[3]   ; clock      ;
; N/A   ; None         ; 11.703 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[6]  ; clock      ;
; N/A   ; None         ; 11.703 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[6]  ; clock      ;
; N/A   ; None         ; 11.703 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[6]  ; clock      ;
; N/A   ; None         ; 11.703 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[6]  ; clock      ;
; N/A   ; None         ; 11.703 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[6]  ; clock      ;
; N/A   ; None         ; 11.664 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[0]  ; clock      ;
; N/A   ; None         ; 11.664 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[0]  ; clock      ;
; N/A   ; None         ; 11.664 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[0]  ; clock      ;
; N/A   ; None         ; 11.664 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[0]  ; clock      ;
; N/A   ; None         ; 11.664 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[0]  ; clock      ;
; N/A   ; None         ; 11.656 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[2]  ; clock      ;
; N/A   ; None         ; 11.656 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[2]  ; clock      ;
; N/A   ; None         ; 11.656 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[2]  ; clock      ;
; N/A   ; None         ; 11.656 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[2]  ; clock      ;
; N/A   ; None         ; 11.656 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[2]  ; clock      ;
; N/A   ; None         ; 11.583 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[1]  ; clock      ;
; N/A   ; None         ; 11.583 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[1]  ; clock      ;
; N/A   ; None         ; 11.583 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[1]  ; clock      ;
; N/A   ; None         ; 11.583 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[1]  ; clock      ;
; N/A   ; None         ; 11.583 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[1]  ; clock      ;
; N/A   ; None         ; 11.570 ns  ; dp1:DP1|register:PC|Output[3]                                                                    ; OutJMP[4]   ; clock      ;
; N/A   ; None         ; 11.556 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[3]  ; clock      ;
; N/A   ; None         ; 11.556 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[3]  ; clock      ;
; N/A   ; None         ; 11.556 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[3]  ; clock      ;
; N/A   ; None         ; 11.556 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[3]  ; clock      ;
; N/A   ; None         ; 11.556 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[3]  ; clock      ;
; N/A   ; None         ; 11.536 ns  ; dp1:DP1|register:PC|Output[2]                                                                    ; OutJMP[2]   ; clock      ;
; N/A   ; None         ; 11.510 ns  ; dp1:DP1|register:PC|Output[0]                                                                    ; OutJMP[2]   ; clock      ;
; N/A   ; None         ; 11.500 ns  ; dp1:DP1|register:PC|Output[0]                                                                    ; OutJMP[4]   ; clock      ;
; N/A   ; None         ; 11.276 ns  ; dp1:DP1|register:PC|Output[3]                                                                    ; OutIncre[3] ; clock      ;
; N/A   ; None         ; 11.174 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[5]  ; clock      ;
; N/A   ; None         ; 11.174 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[5]  ; clock      ;
; N/A   ; None         ; 11.174 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[5]  ; clock      ;
; N/A   ; None         ; 11.174 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[5]  ; clock      ;
; N/A   ; None         ; 11.174 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[5]  ; clock      ;
; N/A   ; None         ; 11.168 ns  ; dp1:DP1|register:PC|Output[2]                                                                    ; OutJMP[4]   ; clock      ;
; N/A   ; None         ; 11.131 ns  ; dp1:DP1|register:PC|Output[2]                                                                    ; OutIncre[3] ; clock      ;
; N/A   ; None         ; 11.104 ns  ; dp1:DP1|register:PC|Output[0]                                                                    ; OutIncre[3] ; clock      ;
; N/A   ; None         ; 11.082 ns  ; dp1:DP1|register:PC|Output[0]                                                                    ; OutJMP[1]   ; clock      ;
; N/A   ; None         ; 10.911 ns  ; dp1:DP1|register:PC|Output[2]                                                                    ; Address[2]  ; clock      ;
; N/A   ; None         ; 10.839 ns  ; dp1:DP1|register:PC|Output[3]                                                                    ; Address[3]  ; clock      ;
; N/A   ; None         ; 10.721 ns  ; dp3:DP3|register:regA|Output[7]                                                                  ; Aeq0        ; clock      ;
; N/A   ; None         ; 10.682 ns  ; dp1:DP1|register:PC|Output[0]                                                                    ; Address[0]  ; clock      ;
; N/A   ; None         ; 10.545 ns  ; dp1:DP1|register:PC|Output[2]                                                                    ; OutIncre[2] ; clock      ;
; N/A   ; None         ; 10.519 ns  ; dp1:DP1|register:PC|Output[0]                                                                    ; OutIncre[2] ; clock      ;
; N/A   ; None         ; 10.400 ns  ; dp3:DP3|register:regA|Output[6]                                                                  ; Aeq0        ; clock      ;
; N/A   ; None         ; 10.182 ns  ; dp1:DP1|register:PC|Output[1]                                                                    ; OutJMP[3]   ; clock      ;
; N/A   ; None         ; 10.158 ns  ; dp3:DP3|register:regA|Output[5]                                                                  ; Aeq0        ; clock      ;
; N/A   ; None         ; 10.097 ns  ; dp1:DP1|register:IR|Output[2]                                                                    ; OutJMP[2]   ; clock      ;
; N/A   ; None         ; 9.996 ns   ; dp1:DP1|register:IR|Output[0]                                                                    ; OutJMP[0]   ; clock      ;
; N/A   ; None         ; 9.969 ns   ; dp1:DP1|register:PC|Output[1]                                                                    ; OutIncre[4] ; clock      ;
; N/A   ; None         ; 9.958 ns   ; dp1:DP1|register:PC|Output[1]                                                                    ; OutJMP[2]   ; clock      ;
; N/A   ; None         ; 9.850 ns   ; dp3:DP3|register:regA|Output[2]                                                                  ; Aeq0        ; clock      ;
; N/A   ; None         ; 9.814 ns   ; dp3:DP3|register:regA|Output[1]                                                                  ; Aeq0        ; clock      ;
; N/A   ; None         ; 9.813 ns   ; dp3:DP3|register:regA|Output[4]                                                                  ; Aeq0        ; clock      ;
; N/A   ; None         ; 9.576 ns   ; dp3:DP3|register:regA|Output[0]                                                                  ; Aeq0        ; clock      ;
; N/A   ; None         ; 9.554 ns   ; dp1:DP1|register:PC|Output[1]                                                                    ; OutIncre[3] ; clock      ;
; N/A   ; None         ; 9.516 ns   ; dp1:DP1|register:PC|Output[4]                                                                    ; Address[4]  ; clock      ;
; N/A   ; None         ; 9.510 ns   ; dp1:DP1|register:IR|Output[1]                                                                    ; OutJMP[1]   ; clock      ;
; N/A   ; None         ; 9.466 ns   ; dp3:DP3|register:regA|Output[3]                                                                  ; Aeq0        ; clock      ;
; N/A   ; None         ; 9.400 ns   ; dp1:DP1|register:IR|Output[3]                                                                    ; OutJMP[3]   ; clock      ;
; N/A   ; None         ; 9.339 ns   ; dp1:DP1|register:IR|Output[4]                                                                    ; Address[4]  ; clock      ;
; N/A   ; None         ; 9.275 ns   ; dp1:DP1|register:IR|Output[2]                                                                    ; IR40[2]     ; clock      ;
; N/A   ; None         ; 9.272 ns   ; dp1:DP1|register:PC|Output[1]                                                                    ; Address[1]  ; clock      ;
; N/A   ; None         ; 9.257 ns   ; dp1:DP1|register:PC|Output[1]                                                                    ; OutJMP[4]   ; clock      ;
; N/A   ; None         ; 9.140 ns   ; dp1:DP1|register:IR|Output[4]                                                                    ; OutJMP[4]   ; clock      ;
; N/A   ; None         ; 9.069 ns   ; dp1:DP1|register:IR|Output[1]                                                                    ; Address[1]  ; clock      ;
; N/A   ; None         ; 9.037 ns   ; dp1:DP1|register:PC|Output[4]                                                                    ; OutIncre[4] ; clock      ;
; N/A   ; None         ; 9.013 ns   ; dp1:DP1|register:IR|Output[0]                                                                    ; IR40[0]     ; clock      ;
; N/A   ; None         ; 8.985 ns   ; dp1:DP1|register:PC|Output[1]                                                                    ; OutJMP[1]   ; clock      ;
; N/A   ; None         ; 8.967 ns   ; dp1:DP1|register:PC|Output[1]                                                                    ; OutIncre[2] ; clock      ;
; N/A   ; None         ; 8.917 ns   ; dp1:DP1|register:PC|Output[4]                                                                    ; PC40[4]     ; clock      ;
; N/A   ; None         ; 8.871 ns   ; dp1:DP1|register:PC|Output[1]                                                                    ; OutIncre[1] ; clock      ;
; N/A   ; None         ; 8.799 ns   ; dp1:DP1|register:PC|Output[0]                                                                    ; OutIncre[0] ; clock      ;
; N/A   ; None         ; 8.590 ns   ; dp1:DP1|register:IR|Output[0]                                                                    ; Address[0]  ; clock      ;
; N/A   ; None         ; 8.573 ns   ; dp1:DP1|register:PC|Output[4]                                                                    ; OutJMP[4]   ; clock      ;
; N/A   ; None         ; 8.570 ns   ; dp1:DP1|register:IR|Output[3]                                                                    ; Address[3]  ; clock      ;
; N/A   ; None         ; 8.551 ns   ; dp1:DP1|register:IR|Output[2]                                                                    ; Address[2]  ; clock      ;
; N/A   ; None         ; 8.540 ns   ; dp1:DP1|register:PC|Output[0]                                                                    ; PC40[0]     ; clock      ;
; N/A   ; None         ; 8.392 ns   ; dp1:DP1|register:PC|Output[1]                                                                    ; PC40[1]     ; clock      ;
; N/A   ; None         ; 8.369 ns   ; dp3:DP3|register:regA|Output[5]                                                                  ; Moutput[5]  ; clock      ;
; N/A   ; None         ; 8.345 ns   ; dp3:DP3|register:regA|Output[2]                                                                  ; Moutput[2]  ; clock      ;
; N/A   ; None         ; 8.337 ns   ; dp1:DP1|register:IR|Output[3]                                                                    ; IR40[3]     ; clock      ;
; N/A   ; None         ; 8.248 ns   ; dp3:DP3|register:regA|Output[3]                                                                  ; Moutput[3]  ; clock      ;
; N/A   ; None         ; 8.222 ns   ; dp3:DP3|register:regA|Output[4]                                                                  ; Moutput[4]  ; clock      ;
; N/A   ; None         ; 8.010 ns   ; dp3:DP3|register:regA|Output[0]                                                                  ; Moutput[0]  ; clock      ;
; N/A   ; None         ; 8.008 ns   ; dp3:DP3|register:regA|Output[6]                                                                  ; Moutput[6]  ; clock      ;
; N/A   ; None         ; 8.006 ns   ; dp3:DP3|register:regA|Output[1]                                                                  ; Moutput[1]  ; clock      ;
; N/A   ; None         ; 8.001 ns   ; dp3:DP3|register:regA|Output[7]                                                                  ; Moutput[7]  ; clock      ;
; N/A   ; None         ; 7.979 ns   ; dp1:DP1|register:IR|Output[6]                                                                    ; IR75[1]     ; clock      ;
; N/A   ; None         ; 7.973 ns   ; dp1:DP1|register:IR|Output[4]                                                                    ; IR40[4]     ; clock      ;
; N/A   ; None         ; 7.973 ns   ; dp1:DP1|register:IR|Output[1]                                                                    ; IR40[1]     ; clock      ;
; N/A   ; None         ; 7.971 ns   ; dp3:DP3|register:regA|Output[7]                                                                  ; Apos        ; clock      ;
; N/A   ; None         ; 7.914 ns   ; dp1:DP1|register:IR|Output[5]                                                                    ; IR75[0]     ; clock      ;
; N/A   ; None         ; 7.589 ns   ; dp1:DP1|register:PC|Output[0]                                                                    ; OutIncre[1] ; clock      ;
; N/A   ; None         ; 7.459 ns   ; dp1:DP1|register:IR|Output[7]                                                                    ; IR75[2]     ; clock      ;
; N/A   ; None         ; 7.208 ns   ; dp1:DP1|register:PC|Output[0]                                                                    ; OutJMP[0]   ; clock      ;
; N/A   ; None         ; 6.917 ns   ; dp1:DP1|register:PC|Output[3]                                                                    ; PC40[3]     ; clock      ;
; N/A   ; None         ; 6.879 ns   ; dp1:DP1|register:PC|Output[2]                                                                    ; PC40[2]     ; clock      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+-------------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+---------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To         ;
+-------+-------------------+-----------------+---------+------------+
; N/A   ; None              ; 13.367 ns       ; Meminst ; Address[4] ;
; N/A   ; None              ; 13.096 ns       ; JMPmux  ; OutJMP[1]  ;
; N/A   ; None              ; 13.096 ns       ; Meminst ; Address[1] ;
; N/A   ; None              ; 12.627 ns       ; JMPmux  ; OutJMP[4]  ;
; N/A   ; None              ; 12.618 ns       ; Meminst ; Address[0] ;
; N/A   ; None              ; 12.600 ns       ; Meminst ; Address[3] ;
; N/A   ; None              ; 12.581 ns       ; Meminst ; Address[2] ;
; N/A   ; None              ; 10.346 ns       ; JMPmux  ; OutJMP[0]  ;
; N/A   ; None              ; 10.300 ns       ; JMPmux  ; OutJMP[3]  ;
; N/A   ; None              ; 10.137 ns       ; JMPmux  ; OutJMP[2]  ;
+-------+-------------------+-----------------+---------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                               ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.583 ns ; JMPmux    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock    ;
; N/A           ; None        ; -3.670 ns ; PCload    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock    ;
; N/A           ; None        ; -3.670 ns ; PCload    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock    ;
; N/A           ; None        ; -3.670 ns ; PCload    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock    ;
; N/A           ; None        ; -3.813 ns ; JMPmux    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock    ;
; N/A           ; None        ; -3.949 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -4.093 ns ; Aload     ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -4.093 ns ; Aload     ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -4.093 ns ; Aload     ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -4.161 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -4.161 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -4.161 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -4.167 ns ; JMPmux    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock    ;
; N/A           ; None        ; -4.309 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A           ; None        ; -4.309 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A           ; None        ; -4.309 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A           ; None        ; -4.309 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A           ; None        ; -4.309 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A           ; None        ; -4.310 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -4.310 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -4.310 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -4.310 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -4.310 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -4.310 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -4.310 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -4.310 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -4.310 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -4.310 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -4.310 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -4.310 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -4.310 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -4.384 ns ; Aload     ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -4.384 ns ; Aload     ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A           ; None        ; -4.384 ns ; Aload     ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -4.384 ns ; Aload     ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -4.384 ns ; Aload     ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A           ; None        ; -4.431 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -4.431 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A           ; None        ; -4.431 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -4.431 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -4.431 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A           ; None        ; -4.463 ns ; Minput[3] ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -4.469 ns ; Minput[2] ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -4.499 ns ; JMPmux    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock    ;
; N/A           ; None        ; -4.514 ns ; IRload    ; dp1:DP1|register:IR|Output[0]                                                                    ; clock    ;
; N/A           ; None        ; -4.514 ns ; IRload    ; dp1:DP1|register:IR|Output[1]                                                                    ; clock    ;
; N/A           ; None        ; -4.514 ns ; IRload    ; dp1:DP1|register:IR|Output[2]                                                                    ; clock    ;
; N/A           ; None        ; -4.514 ns ; IRload    ; dp1:DP1|register:IR|Output[3]                                                                    ; clock    ;
; N/A           ; None        ; -4.514 ns ; IRload    ; dp1:DP1|register:IR|Output[4]                                                                    ; clock    ;
; N/A           ; None        ; -4.514 ns ; IRload    ; dp1:DP1|register:IR|Output[5]                                                                    ; clock    ;
; N/A           ; None        ; -4.514 ns ; IRload    ; dp1:DP1|register:IR|Output[6]                                                                    ; clock    ;
; N/A           ; None        ; -4.514 ns ; IRload    ; dp1:DP1|register:IR|Output[7]                                                                    ; clock    ;
; N/A           ; None        ; -4.529 ns ; Minput[6] ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -4.556 ns ; JMPmux    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock    ;
; N/A           ; None        ; -4.586 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -4.616 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -4.618 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -4.619 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A           ; None        ; -4.643 ns ; PCload    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock    ;
; N/A           ; None        ; -4.643 ns ; PCload    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock    ;
; N/A           ; None        ; -4.735 ns ; Minput[4] ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A           ; None        ; -4.779 ns ; Minput[5] ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -4.785 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A           ; None        ; -4.832 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -4.832 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -5.109 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A           ; None        ; -5.110 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A           ; None        ; -5.125 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A           ; None        ; -5.145 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -5.146 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -5.152 ns ; Minput[0] ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -5.161 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -5.305 ns ; Sub       ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -5.359 ns ; Sub       ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -5.419 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A           ; None        ; -5.455 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -5.458 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -5.465 ns ; Sub       ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -5.516 ns ; Sub       ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -5.522 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A           ; None        ; -5.558 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -5.597 ns ; Sub       ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A           ; None        ; -5.622 ns ; Sub       ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A           ; None        ; -5.667 ns ; Sub       ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -5.673 ns ; Sub       ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -5.779 ns ; Minput[7] ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -5.937 ns ; Minput[1] ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 01 16:50:01 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 143.74 MHz between source memory "ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "dp3:DP3|register:regA|Output[5]" (period= 6.957 ns)
    Info: + Longest memory to register delay is 6.641 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y13; Fanout = 8; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y13; Fanout = 4; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4'
        Info: 3: + IC(0.797 ns) + CELL(0.178 ns) = 4.349 ns; Loc. = LCCOMB_X15_Y13_N16; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~15'
        Info: 4: + IC(0.539 ns) + CELL(0.495 ns) = 5.383 ns; Loc. = LCCOMB_X16_Y13_N22; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~17'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 5.841 ns; Loc. = LCCOMB_X16_Y13_N24; Fanout = 1; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~19'
        Info: 6: + IC(0.526 ns) + CELL(0.178 ns) = 6.545 ns; Loc. = LCCOMB_X16_Y13_N8; Fanout = 1; COMB Node = 'dp3:DP3|register:regA|Output[5]~5'
        Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.641 ns; Loc. = LCFF_X16_Y13_N9; Fanout = 5; REG Node = 'dp3:DP3|register:regA|Output[5]'
        Info: Total cell delay = 4.779 ns ( 71.96 % )
        Info: Total interconnect delay = 1.862 ns ( 28.04 % )
    Info: - Smallest clock skew is -0.120 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.855 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X16_Y13_N9; Fanout = 5; REG Node = 'dp3:DP3|register:regA|Output[5]'
            Info: Total cell delay = 1.628 ns ( 57.02 % )
            Info: Total interconnect delay = 1.227 ns ( 42.98 % )
        Info: - Longest clock path from clock "clock" to source memory is 2.975 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.928 ns) + CELL(0.783 ns) = 2.975 ns; Loc. = M4K_X17_Y13; Fanout = 8; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.809 ns ( 60.81 % )
            Info: Total interconnect delay = 1.166 ns ( 39.19 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "dp3:DP3|register:regA|Output[1]" (data pin = "Asel[1]", clock pin = "clock") is 6.687 ns
    Info: + Longest pin to register delay is 9.579 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R2; Fanout = 16; PIN Node = 'Asel[1]'
        Info: 2: + IC(6.255 ns) + CELL(0.449 ns) = 7.568 ns; Loc. = LCCOMB_X15_Y13_N2; Fanout = 1; COMB Node = 'dp3:DP3|outAsel[1]~1'
        Info: 3: + IC(1.598 ns) + CELL(0.413 ns) = 9.579 ns; Loc. = LCFF_X15_Y13_N27; Fanout = 5; REG Node = 'dp3:DP3|register:regA|Output[1]'
        Info: Total cell delay = 1.726 ns ( 18.02 % )
        Info: Total interconnect delay = 7.853 ns ( 81.98 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X15_Y13_N27; Fanout = 5; REG Node = 'dp3:DP3|register:regA|Output[1]'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
Info: tco from clock "clock" to destination pin "RamToIR[7]" through memory "ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" is 12.550 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.975 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.928 ns) + CELL(0.783 ns) = 2.975 ns; Loc. = M4K_X17_Y13; Fanout = 8; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.809 ns ( 60.81 % )
        Info: Total interconnect delay = 1.166 ns ( 39.19 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 9.341 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y13; Fanout = 8; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y13; Fanout = 4; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7'
        Info: 3: + IC(3.127 ns) + CELL(2.840 ns) = 9.341 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'RamToIR[7]'
        Info: Total cell delay = 6.214 ns ( 66.52 % )
        Info: Total interconnect delay = 3.127 ns ( 33.48 % )
Info: Longest tpd from source pin "Meminst" to destination pin "Address[4]" is 13.367 ns
    Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_V1; Fanout = 5; PIN Node = 'Meminst'
    Info: 2: + IC(6.128 ns) + CELL(0.521 ns) = 7.523 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 3; COMB Node = 'dp1:DP1|Address[4]~4'
    Info: 3: + IC(3.034 ns) + CELL(2.810 ns) = 13.367 ns; Loc. = PIN_M19; Fanout = 0; PIN Node = 'Address[4]'
    Info: Total cell delay = 4.205 ns ( 31.46 % )
    Info: Total interconnect delay = 9.162 ns ( 68.54 % )
Info: th for register "dp1:DP1|register:PC|Output[0]" (data pin = "JMPmux", clock pin = "clock") is -3.583 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.849 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 9; REG Node = 'dp1:DP1|register:PC|Output[0]'
        Info: Total cell delay = 1.628 ns ( 57.14 % )
        Info: Total interconnect delay = 1.221 ns ( 42.86 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.718 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_H2; Fanout = 5; PIN Node = 'JMPmux'
        Info: 2: + IC(5.214 ns) + CELL(0.544 ns) = 6.622 ns; Loc. = LCCOMB_X1_Y18_N0; Fanout = 2; COMB Node = 'dp1:DP1|outJMP[0]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.718 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 9; REG Node = 'dp1:DP1|register:PC|Output[0]'
        Info: Total cell delay = 1.504 ns ( 22.39 % )
        Info: Total interconnect delay = 5.214 ns ( 77.61 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Tue Dec 01 16:50:01 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


