Analysis & Synthesis report for lab4
Tue Feb 18 13:11:55 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |lab4|lcd:C7|state
  9. State Machine - |lab4|uasend:C4|send_control_logic:C0|state
 10. State Machine - |lab4|uasend:C4|send_control_logic:C0|next_state
 11. State Machine - |lab4|one_shot:C2|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: uasend:C4|send_control_logic:C0
 18. Port Connectivity Checks: "uasend:C4|shift_reg_10_l_en:C1"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 18 13:11:55 2020           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                      ; lab4                                            ;
; Top-level Entity Name              ; lab4                                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 374                                             ;
;     Total combinational functions  ; 294                                             ;
;     Dedicated logic registers      ; 201                                             ;
; Total registers                    ; 201                                             ;
; Total pins                         ; 80                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; lab4               ; lab4               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                  ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                    ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+---------+
; uasend.v                         ; yes             ; User Verilog HDL File  ; C:/Users/asb0034/Desktop/Lab4/uasend.v          ;         ;
; uarec.v                          ; yes             ; User Verilog HDL File  ; C:/Users/asb0034/Desktop/Lab4/uarec.v           ;         ;
; one_shot.v                       ; yes             ; User Verilog HDL File  ; C:/Users/asb0034/Desktop/Lab4/one_shot.v        ;         ;
; lcd.v                            ; yes             ; User Verilog HDL File  ; C:/Users/asb0034/Desktop/Lab4/lcd.v             ;         ;
; lab4.v                           ; yes             ; User Verilog HDL File  ; C:/Users/asb0034/Desktop/Lab4/lab4.v            ;         ;
; keypad_scanner.v                 ; yes             ; User Verilog HDL File  ; C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v  ;         ;
; hex_seven_shift.v                ; yes             ; User Verilog HDL File  ; C:/Users/asb0034/Desktop/Lab4/hex_seven_shift.v ;         ;
; clock_en.v                       ; yes             ; User Verilog HDL File  ; C:/Users/asb0034/Desktop/Lab4/clock_en.v        ;         ;
; bin_to_ascii.v                   ; yes             ; User Verilog HDL File  ; C:/Users/asb0034/Desktop/Lab4/bin_to_ascii.v    ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 374            ;
;                                             ;                ;
; Total combinational functions               ; 294            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 146            ;
;     -- 3 input functions                    ; 39             ;
;     -- <=2 input functions                  ; 109            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 244            ;
;     -- arithmetic mode                      ; 50             ;
;                                             ;                ;
; Total registers                             ; 201            ;
;     -- Dedicated logic registers            ; 201            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 80             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 132            ;
; Total fan-out                               ; 1546           ;
; Average fan-out                             ; 2.36           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                     ;
+--------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                     ; Entity Name        ; Library Name ;
+--------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------+--------------------+--------------+
; |lab4                          ; 294 (0)             ; 201 (0)                   ; 0           ; 0            ; 0       ; 0         ; 80   ; 0            ; |lab4                                                   ; lab4               ; work         ;
;    |bin_to_ascii:C3|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|bin_to_ascii:C3                                   ; bin_to_ascii       ; work         ;
;    |clock_en:C1|               ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|clock_en:C1                                       ; clock_en           ; work         ;
;    |hex_seven_shift:C5|        ; 7 (7)               ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|hex_seven_shift:C5                                ; hex_seven_shift    ; work         ;
;    |keypad_scanner:C0|         ; 31 (0)              ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|keypad_scanner:C0                                 ; keypad_scanner     ; work         ;
;       |clock_gen:C0|           ; 16 (16)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|keypad_scanner:C0|clock_gen:C0                    ; clock_gen          ; work         ;
;       |code_cnv:C3|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|keypad_scanner:C0|code_cnv:C3                     ; code_cnv           ; work         ;
;       |debounce:C2|            ; 4 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|keypad_scanner:C0|debounce:C2                     ; debounce           ; work         ;
;          |jk_ff:FF0|           ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|keypad_scanner:C0|debounce:C2|jk_ff:FF0           ; jk_ff              ; work         ;
;          |shift_reg_8:C0|      ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|keypad_scanner:C0|debounce:C2|shift_reg_8:C0      ; shift_reg_8        ; work         ;
;       |key_scan:C1|            ; 10 (0)              ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|keypad_scanner:C0|key_scan:C1                     ; key_scan           ; work         ;
;          |binary_counter_4:C2| ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|keypad_scanner:C0|key_scan:C1|binary_counter_4:C2 ; binary_counter_4   ; work         ;
;          |decoder_2to4_:C0|    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|keypad_scanner:C0|key_scan:C1|decoder_2to4_:C0    ; decoder_2to4_      ; work         ;
;          |mux_4_1:C1|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|keypad_scanner:C0|key_scan:C1|mux_4_1:C1          ; mux_4_1            ; work         ;
;    |lcd:C7|                    ; 166 (166)           ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|lcd:C7                                            ; lcd                ; work         ;
;    |one_shot:C2|               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|one_shot:C2                                       ; one_shot           ; work         ;
;    |uarec:C6|                  ; 44 (0)              ; 19 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|uarec:C6                                          ; uarec              ; work         ;
;       |cycle_count_16:C1|      ; 13 (13)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|uarec:C6|cycle_count_16:C1                        ; cycle_count_16     ; work         ;
;       |rec_control_logic:C2|   ; 31 (31)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|uarec:C6|rec_control_logic:C2                     ; rec_control_logic  ; work         ;
;       |shift_reg_8_en:C3|      ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|uarec:C6|shift_reg_8_en:C3                        ; shift_reg_8_en     ; work         ;
;    |uasend:C4|                 ; 19 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|uasend:C4                                         ; uasend             ; work         ;
;       |send_control_logic:C0|  ; 6 (6)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|uasend:C4|send_control_logic:C0                   ; send_control_logic ; work         ;
;       |shift_reg_10_l_en:C1|   ; 13 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|uasend:C4|shift_reg_10_l_en:C1                    ; shift_reg_10_l_en  ; work         ;
+--------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab4|lcd:C7|state                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1010 ; state.1001 ; state.1000 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab4|uasend:C4|send_control_logic:C0|state                                                                         ;
+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; state.S10 ; state.S9 ; state.S8 ; state.S7 ; state.S6 ; state.S5 ; state.S4 ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.S0  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.S1  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.S2  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.S3  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.S4  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.S5  ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S6  ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S7  ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S8  ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S9  ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S10 ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab4|uasend:C4|send_control_logic:C0|next_state                                                                                                                                ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name           ; next_state.S10 ; next_state.S9 ; next_state.S8 ; next_state.S7 ; next_state.S6 ; next_state.S5 ; next_state.S4 ; next_state.S3 ; next_state.S2 ; next_state.S1 ; next_state.S0 ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; next_state.S0  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; next_state.S1  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; next_state.S2  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; next_state.S3  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; next_state.S4  ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; next_state.S5  ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.S6  ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.S7  ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.S8  ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.S9  ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.S10 ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------+
; State Machine - |lab4|one_shot:C2|state ;
+---------+-------------------------------+
; Name    ; state.1                       ;
+---------+-------------------------------+
; state.0 ; 0                             ;
; state.1 ; 1                             ;
+---------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                       ;
+----------------------------------------------------+---------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                         ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------------------------+------------------------+
; keypad_scanner:C0|clock_gen:C0|scan_clk            ; keypad_scanner:C0|debounce:C2|jk_ff:FF0|q   ; yes                    ;
; uarec:C6|rec_control_logic:C2|next_state[3]        ; uarec:C6|rec_control_logic:C2|next_state[0] ; yes                    ;
; uarec:C6|rec_control_logic:C2|next_state[2]        ; uarec:C6|rec_control_logic:C2|next_state[0] ; yes                    ;
; uarec:C6|rec_control_logic:C2|next_state[1]        ; uarec:C6|rec_control_logic:C2|next_state[0] ; yes                    ;
; uarec:C6|rec_control_logic:C2|next_state[0]        ; uarec:C6|rec_control_logic:C2|next_state[0] ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                                             ;                        ;
+----------------------------------------------------+---------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+-----------------------------------------------+------------------------------------------------------------+
; Register name                                 ; Reason for Removal                                         ;
+-----------------------------------------------+------------------------------------------------------------+
; lcd:C7|rw                                     ; Stuck at GND due to stuck port data_in                     ;
; lcd:C7|state~13                               ; Lost fanout                                                ;
; lcd:C7|state~14                               ; Lost fanout                                                ;
; lcd:C7|state~15                               ; Lost fanout                                                ;
; lcd:C7|state~16                               ; Lost fanout                                                ;
; uasend:C4|send_control_logic:C0|state~2       ; Lost fanout                                                ;
; uasend:C4|send_control_logic:C0|state~3       ; Lost fanout                                                ;
; uasend:C4|send_control_logic:C0|state~4       ; Lost fanout                                                ;
; uasend:C4|send_control_logic:C0|state~5       ; Lost fanout                                                ;
; uasend:C4|send_control_logic:C0|next_state~24 ; Lost fanout                                                ;
; uasend:C4|send_control_logic:C0|next_state~25 ; Lost fanout                                                ;
; uasend:C4|send_control_logic:C0|next_state~26 ; Lost fanout                                                ;
; uasend:C4|send_control_logic:C0|next_state~27 ; Lost fanout                                                ;
; uasend:C4|send_control_logic:C0|state.S0      ; Merged with uasend:C4|send_control_logic:C0|next_state.S0  ;
; uasend:C4|send_control_logic:C0|state.S10     ; Merged with uasend:C4|send_control_logic:C0|next_state.S10 ;
; uasend:C4|send_control_logic:C0|state.S9      ; Merged with uasend:C4|send_control_logic:C0|next_state.S9  ;
; uasend:C4|send_control_logic:C0|state.S8      ; Merged with uasend:C4|send_control_logic:C0|next_state.S8  ;
; uasend:C4|send_control_logic:C0|state.S7      ; Merged with uasend:C4|send_control_logic:C0|next_state.S7  ;
; uasend:C4|send_control_logic:C0|state.S6      ; Merged with uasend:C4|send_control_logic:C0|next_state.S6  ;
; uasend:C4|send_control_logic:C0|state.S5      ; Merged with uasend:C4|send_control_logic:C0|next_state.S5  ;
; uasend:C4|send_control_logic:C0|state.S4      ; Merged with uasend:C4|send_control_logic:C0|next_state.S4  ;
; uasend:C4|send_control_logic:C0|state.S3      ; Merged with uasend:C4|send_control_logic:C0|next_state.S3  ;
; uasend:C4|send_control_logic:C0|state.S2      ; Merged with uasend:C4|send_control_logic:C0|next_state.S2  ;
; keypad_scanner:C0|clock_gen:C0|count[0]       ; Merged with clock_en:C1|count1[0]                          ;
; Total Number of Removed Registers = 24        ;                                                            ;
+-----------------------------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 201   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 79    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uasend:C4|shift_reg_10_l_en:C1|dout    ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab4|uasend:C4|shift_reg_10_l_en:C1|sendbuf[8]   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |lab4|uasend:C4|shift_reg_10_l_en:C1|sendbuf[3]   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab4|lcd:C7|lcount[1]                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |lab4|lcd:C7|ch_num[2]                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |lab4|lcd:C7|data_out[2]                          ;
; 13:1               ; 21 bits   ; 168 LEs       ; 21 LEs               ; 147 LEs                ; Yes        ; |lab4|lcd:C7|lwait[13]                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |lab4|uasend:C4|send_control_logic:C0|next_state  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab4|uarec:C6|cycle_count_16:C1|count            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab4|lcd:C7|Selector48                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |lab4|uarec:C6|rec_control_logic:C2|next_state[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uasend:C4|send_control_logic:C0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; S0             ; 0     ; Signed Integer                                      ;
; S1             ; 1     ; Signed Integer                                      ;
; S2             ; 2     ; Signed Integer                                      ;
; S3             ; 3     ; Signed Integer                                      ;
; S4             ; 4     ; Signed Integer                                      ;
; S5             ; 5     ; Signed Integer                                      ;
; S6             ; 6     ; Signed Integer                                      ;
; S7             ; 7     ; Signed Integer                                      ;
; S8             ; 8     ; Signed Integer                                      ;
; S9             ; 9     ; Signed Integer                                      ;
; S10            ; 10    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Port Connectivity Checks: "uasend:C4|shift_reg_10_l_en:C1" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; din[9] ; Input ; Info     ; Stuck at VCC                   ;
; din[0] ; Input ; Info     ; Stuck at GND                   ;
+--------+-------+----------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_ff         ; 201                         ;
;     ENA               ; 77                          ;
;     ENA SLD           ; 2                           ;
;     SLD               ; 1                           ;
;     plain             ; 121                         ;
; cycloneiii_lcell_comb ; 300                         ;
;     arith             ; 50                          ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 4                           ;
;     normal            ; 250                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 146                         ;
;                       ;                             ;
; Max LUT depth         ; 9.20                        ;
; Average LUT depth     ; 3.92                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Tue Feb 18 13:11:44 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file uasend.v
    Info (12023): Found entity 1: uasend File: C:/Users/asb0034/Desktop/Lab4/uasend.v Line: 18
    Info (12023): Found entity 2: send_control_logic File: C:/Users/asb0034/Desktop/Lab4/uasend.v Line: 32
    Info (12023): Found entity 3: shift_reg_10_l_en File: C:/Users/asb0034/Desktop/Lab4/uasend.v Line: 114
Info (12021): Found 4 design units, including 4 entities, in source file uarec.v
    Info (12023): Found entity 1: uarec File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 18
    Info (12023): Found entity 2: cycle_count_16 File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 41
    Info (12023): Found entity 3: rec_control_logic File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 62
    Info (12023): Found entity 4: shift_reg_8_en File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 201
Info (12021): Found 1 design units, including 1 entities, in source file one_shot.v
    Info (12023): Found entity 1: one_shot File: C:/Users/asb0034/Desktop/Lab4/one_shot.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file lcd.v
    Info (12023): Found entity 1: lcd File: C:/Users/asb0034/Desktop/Lab4/lcd.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file lab4.v
    Info (12023): Found entity 1: lab4 File: C:/Users/asb0034/Desktop/Lab4/lab4.v Line: 84
Info (12021): Found 10 design units, including 10 entities, in source file keypad_scanner.v
    Info (12023): Found entity 1: keypad_scanner File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 30
    Info (12023): Found entity 2: clock_gen File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 56
    Info (12023): Found entity 3: key_scan File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 76
    Info (12023): Found entity 4: decoder_2to4_ File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 96
    Info (12023): Found entity 5: mux_4_1 File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 117
    Info (12023): Found entity 6: binary_counter_4 File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 130
    Info (12023): Found entity 7: debounce File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 152
    Info (12023): Found entity 8: shift_reg_8 File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 176
    Info (12023): Found entity 9: jk_ff File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 195
    Info (12023): Found entity 10: code_cnv File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 213
Info (12021): Found 1 design units, including 1 entities, in source file hex_seven_shift.v
    Info (12023): Found entity 1: hex_seven_shift File: C:/Users/asb0034/Desktop/Lab4/hex_seven_shift.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file clock_en.v
    Info (12023): Found entity 1: clock_en File: C:/Users/asb0034/Desktop/Lab4/clock_en.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file bin_to_ascii.v
    Info (12023): Found entity 1: bin_to_ascii File: C:/Users/asb0034/Desktop/Lab4/bin_to_ascii.v Line: 11
Info (12127): Elaborating entity "lab4" for the top level hierarchy
Info (12128): Elaborating entity "keypad_scanner" for hierarchy "keypad_scanner:C0" File: C:/Users/asb0034/Desktop/Lab4/lab4.v Line: 95
Info (12128): Elaborating entity "clock_gen" for hierarchy "keypad_scanner:C0|clock_gen:C0" File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 42
Warning (10230): Verilog HDL assignment warning at keypad_scanner.v(66): truncated value with size 32 to match size of target (16) File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 66
Info (10041): Inferred latch for "scan_clk" at keypad_scanner.v(61) File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 61
Info (12128): Elaborating entity "key_scan" for hierarchy "keypad_scanner:C0|key_scan:C1" File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 45
Info (12128): Elaborating entity "decoder_2to4_" for hierarchy "keypad_scanner:C0|key_scan:C1|decoder_2to4_:C0" File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 83
Info (12128): Elaborating entity "mux_4_1" for hierarchy "keypad_scanner:C0|key_scan:C1|mux_4_1:C1" File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 86
Info (12128): Elaborating entity "binary_counter_4" for hierarchy "keypad_scanner:C0|key_scan:C1|binary_counter_4:C2" File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 88
Warning (10230): Verilog HDL assignment warning at keypad_scanner.v(135): truncated value with size 32 to match size of target (4) File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 135
Info (12128): Elaborating entity "debounce" for hierarchy "keypad_scanner:C0|debounce:C2" File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 47
Info (12128): Elaborating entity "shift_reg_8" for hierarchy "keypad_scanner:C0|debounce:C2|shift_reg_8:C0" File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 160
Info (12128): Elaborating entity "jk_ff" for hierarchy "keypad_scanner:C0|debounce:C2|jk_ff:FF0" File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 162
Info (12128): Elaborating entity "code_cnv" for hierarchy "keypad_scanner:C0|code_cnv:C3" File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 49
Warning (10230): Verilog HDL assignment warning at keypad_scanner.v(236): truncated value with size 7 to match size of target (4) File: C:/Users/asb0034/Desktop/Lab4/keypad_scanner.v Line: 236
Info (12128): Elaborating entity "clock_en" for hierarchy "clock_en:C1" File: C:/Users/asb0034/Desktop/Lab4/lab4.v Line: 97
Warning (10230): Verilog HDL assignment warning at clock_en.v(44): truncated value with size 32 to match size of target (4) File: C:/Users/asb0034/Desktop/Lab4/clock_en.v Line: 44
Warning (10230): Verilog HDL assignment warning at clock_en.v(49): truncated value with size 32 to match size of target (9) File: C:/Users/asb0034/Desktop/Lab4/clock_en.v Line: 49
Info (12128): Elaborating entity "one_shot" for hierarchy "one_shot:C2" File: C:/Users/asb0034/Desktop/Lab4/lab4.v Line: 99
Info (12128): Elaborating entity "bin_to_ascii" for hierarchy "bin_to_ascii:C3" File: C:/Users/asb0034/Desktop/Lab4/lab4.v Line: 101
Info (12128): Elaborating entity "uasend" for hierarchy "uasend:C4" File: C:/Users/asb0034/Desktop/Lab4/lab4.v Line: 104
Info (12128): Elaborating entity "send_control_logic" for hierarchy "uasend:C4|send_control_logic:C0" File: C:/Users/asb0034/Desktop/Lab4/uasend.v Line: 22
Info (12128): Elaborating entity "shift_reg_10_l_en" for hierarchy "uasend:C4|shift_reg_10_l_en:C1" File: C:/Users/asb0034/Desktop/Lab4/uasend.v Line: 25
Info (12128): Elaborating entity "hex_seven_shift" for hierarchy "hex_seven_shift:C5" File: C:/Users/asb0034/Desktop/Lab4/lab4.v Line: 108
Info (12128): Elaborating entity "uarec" for hierarchy "uarec:C6" File: C:/Users/asb0034/Desktop/Lab4/lab4.v Line: 111
Info (12128): Elaborating entity "cycle_count_16" for hierarchy "uarec:C6|cycle_count_16:C1" File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 22
Warning (10230): Verilog HDL assignment warning at uarec.v(51): truncated value with size 32 to match size of target (5) File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 51
Info (12128): Elaborating entity "rec_control_logic" for hierarchy "uarec:C6|rec_control_logic:C2" File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 25
Warning (10230): Verilog HDL assignment warning at uarec.v(139): truncated value with size 32 to match size of target (4) File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 139
Warning (10240): Verilog HDL Always Construct warning at uarec.v(74): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 74
Info (10041): Inferred latch for "next_state[0]" at uarec.v(156) File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 156
Info (10041): Inferred latch for "next_state[1]" at uarec.v(156) File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 156
Info (10041): Inferred latch for "next_state[2]" at uarec.v(156) File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 156
Info (10041): Inferred latch for "next_state[3]" at uarec.v(156) File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 156
Info (12128): Elaborating entity "shift_reg_8_en" for hierarchy "uarec:C6|shift_reg_8_en:C3" File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 27
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:C7" File: C:/Users/asb0034/Desktop/Lab4/lab4.v Line: 115
Warning (10230): Verilog HDL assignment warning at lcd.v(285): truncated value with size 32 to match size of target (21) File: C:/Users/asb0034/Desktop/Lab4/lcd.v Line: 285
Warning (10230): Verilog HDL assignment warning at lcd.v(259): truncated value with size 32 to match size of target (6) File: C:/Users/asb0034/Desktop/Lab4/lcd.v Line: 259
Warning (10230): Verilog HDL assignment warning at lcd.v(160): truncated value with size 32 to match size of target (5) File: C:/Users/asb0034/Desktop/Lab4/lcd.v Line: 160
Warning (10230): Verilog HDL assignment warning at lcd.v(198): truncated value with size 32 to match size of target (5) File: C:/Users/asb0034/Desktop/Lab4/lcd.v Line: 198
Warning (13012): Latch uarec:C6|rec_control_logic:C2|next_state[3] has unsafe behavior File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 156
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uarec:C6|rec_control_logic:C2|state[3] File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 184
Warning (13012): Latch uarec:C6|rec_control_logic:C2|next_state[2] has unsafe behavior File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 156
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uarec:C6|rec_control_logic:C2|state[2] File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 184
Warning (13012): Latch uarec:C6|rec_control_logic:C2|next_state[1] has unsafe behavior File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 156
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uarec:C6|rec_control_logic:C2|state[3] File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 184
Warning (13012): Latch uarec:C6|rec_control_logic:C2|next_state[0] has unsafe behavior File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 156
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uarec:C6|rec_control_logic:C2|state[0] File: C:/Users/asb0034/Desktop/Lab4/uarec.v Line: 184
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/asb0034/Desktop/Lab4/lab4.v Line: 86
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: C:/Users/asb0034/Desktop/Lab4/lab4.v Line: 86
    Warning (13410): Pin "LCD_BLON" is stuck at VCC File: C:/Users/asb0034/Desktop/Lab4/lab4.v Line: 86
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/asb0034/Desktop/Lab4/output_files/lab4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 467 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 74 output pins
    Info (21061): Implemented 387 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 646 megabytes
    Info: Processing ended: Tue Feb 18 13:11:55 2020
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/asb0034/Desktop/Lab4/output_files/lab4.map.smsg.


