
day07_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ef4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08001084  08001084  00002084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080010bc  080010bc  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  080010bc  080010bc  000020bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080010c4  080010c4  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080010c4  080010c4  000020c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080010c8  080010c8  000020c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  080010cc  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          00000178  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001cc  200001cc  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000196b  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000006fa  00000000  00000000  000049e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000118  00000000  00000000  000050e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000b7  00000000  00000000  00005200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018620  00000000  00000000  000052b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001cd2  00000000  00000000  0001d8d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c3d9  00000000  00000000  0001f5a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ab982  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000007bc  00000000  00000000  000ab9c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000ac184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000063  00000000  00000000  000ac1a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800106c 	.word	0x0800106c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	0800106c 	.word	0x0800106c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000278:	4b0e      	ldr	r3, [pc, #56]	@ (80002b4 <DelayMs+0x44>)
 800027a:	685b      	ldr	r3, [r3, #4]
 800027c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800027e:	4b0e      	ldr	r3, [pc, #56]	@ (80002b8 <DelayMs+0x48>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	4a0e      	ldr	r2, [pc, #56]	@ (80002bc <DelayMs+0x4c>)
 8000284:	fba2 2303 	umull	r2, r3, r2, r3
 8000288:	099b      	lsrs	r3, r3, #6
 800028a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	68ba      	ldr	r2, [r7, #8]
 8000290:	fb02 f303 	mul.w	r3, r2, r3
 8000294:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000296:	bf00      	nop
 8000298:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <DelayMs+0x44>)
 800029a:	685a      	ldr	r2, [r3, #4]
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	1ad2      	subs	r2, r2, r3
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d3f8      	bcc.n	8000298 <DelayMs+0x28>
}
 80002a6:	bf00      	nop
 80002a8:	bf00      	nop
 80002aa:	3714      	adds	r7, #20
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e0001000 	.word	0xe0001000
 80002b8:	20000000 	.word	0x20000000
 80002bc:	10624dd3 	.word	0x10624dd3

080002c0 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b086      	sub	sp, #24
 80002c4:	af00      	add	r7, sp, #0
	SystemInit();
 80002c6:	f000 f8ef 	bl	80004a8 <SystemInit>
	UartInit(BAUD_9600);
 80002ca:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80002ce:	f000 f93d 	bl	800054c <UartInit>
	SwitchInit(SWITCH);
 80002d2:	2000      	movs	r0, #0
 80002d4:	f000 f83c 	bl	8000350 <SwitchInit>

	int count =0;
 80002d8:	2300      	movs	r3, #0
 80002da:	617b      	str	r3, [r7, #20]
	char str[20];
		while(1) {
			while(exti0_flag ==  0)
 80002dc:	bf00      	nop
 80002de:	4b0c      	ldr	r3, [pc, #48]	@ (8000310 <main+0x50>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d0fb      	beq.n	80002de <main+0x1e>
				;
			count++;
 80002e6:	697b      	ldr	r3, [r7, #20]
 80002e8:	3301      	adds	r3, #1
 80002ea:	617b      	str	r3, [r7, #20]
			DelayMs(200);
 80002ec:	20c8      	movs	r0, #200	@ 0xc8
 80002ee:	f7ff ffbf 	bl	8000270 <DelayMs>
			sprintf(str,"\r\n%d",count);
 80002f2:	463b      	mov	r3, r7
 80002f4:	697a      	ldr	r2, [r7, #20]
 80002f6:	4907      	ldr	r1, [pc, #28]	@ (8000314 <main+0x54>)
 80002f8:	4618      	mov	r0, r3
 80002fa:	f000 fa1f 	bl	800073c <siprintf>
//			itoa(count,str,20);

			UartPuts(str);
 80002fe:	463b      	mov	r3, r7
 8000300:	4618      	mov	r0, r3
 8000302:	f000 f993 	bl	800062c <UartPuts>

			exti0_flag =  0;
 8000306:	4b02      	ldr	r3, [pc, #8]	@ (8000310 <main+0x50>)
 8000308:	2200      	movs	r2, #0
 800030a:	601a      	str	r2, [r3, #0]
			while(exti0_flag ==  0)
 800030c:	e7e6      	b.n	80002dc <main+0x1c>
 800030e:	bf00      	nop
 8000310:	20000070 	.word	0x20000070
 8000314:	08001084 	.word	0x08001084

08000318 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
 800031e:	4603      	mov	r3, r0
 8000320:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000326:	2b00      	cmp	r3, #0
 8000328:	db0b      	blt.n	8000342 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800032a:	79fb      	ldrb	r3, [r7, #7]
 800032c:	f003 021f 	and.w	r2, r3, #31
 8000330:	4906      	ldr	r1, [pc, #24]	@ (800034c <__NVIC_EnableIRQ+0x34>)
 8000332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000336:	095b      	lsrs	r3, r3, #5
 8000338:	2001      	movs	r0, #1
 800033a:	fa00 f202 	lsl.w	r2, r0, r2
 800033e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000342:	bf00      	nop
 8000344:	370c      	adds	r7, #12
 8000346:	46bd      	mov	sp, r7
 8000348:	bc80      	pop	{r7}
 800034a:	4770      	bx	lr
 800034c:	e000e100 	.word	0xe000e100

08000350 <SwitchInit>:
 */

#include "switch.h"


void SwitchInit(uint32_t pin) {
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
	// enable gpio clock (in AHB1ENR)
	RCC->AHB1ENR |= BV(SWITCH_GPIO_EN);
 8000358:	4b2a      	ldr	r3, [pc, #168]	@ (8000404 <SwitchInit+0xb4>)
 800035a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800035c:	4a29      	ldr	r2, [pc, #164]	@ (8000404 <SwitchInit+0xb4>)
 800035e:	f043 0301 	orr.w	r3, r3, #1
 8000362:	6313      	str	r3, [r2, #48]	@ 0x30
	// set gpio pin as input (in MODER)
	SWITCH_GPIO->MODER &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 8000364:	4b28      	ldr	r3, [pc, #160]	@ (8000408 <SwitchInit+0xb8>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	687a      	ldr	r2, [r7, #4]
 800036a:	0052      	lsls	r2, r2, #1
 800036c:	3201      	adds	r2, #1
 800036e:	2101      	movs	r1, #1
 8000370:	4091      	lsls	r1, r2
 8000372:	687a      	ldr	r2, [r7, #4]
 8000374:	0052      	lsls	r2, r2, #1
 8000376:	2001      	movs	r0, #1
 8000378:	fa00 f202 	lsl.w	r2, r0, r2
 800037c:	430a      	orrs	r2, r1
 800037e:	43d2      	mvns	r2, r2
 8000380:	4611      	mov	r1, r2
 8000382:	4a21      	ldr	r2, [pc, #132]	@ (8000408 <SwitchInit+0xb8>)
 8000384:	400b      	ands	r3, r1
 8000386:	6013      	str	r3, [r2, #0]
	// set gpio pin speed to low (in OSPEEDR)
	SWITCH_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 8000388:	4b1f      	ldr	r3, [pc, #124]	@ (8000408 <SwitchInit+0xb8>)
 800038a:	689b      	ldr	r3, [r3, #8]
 800038c:	687a      	ldr	r2, [r7, #4]
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	3201      	adds	r2, #1
 8000392:	2101      	movs	r1, #1
 8000394:	4091      	lsls	r1, r2
 8000396:	687a      	ldr	r2, [r7, #4]
 8000398:	0052      	lsls	r2, r2, #1
 800039a:	2001      	movs	r0, #1
 800039c:	fa00 f202 	lsl.w	r2, r0, r2
 80003a0:	430a      	orrs	r2, r1
 80003a2:	43d2      	mvns	r2, r2
 80003a4:	4611      	mov	r1, r2
 80003a6:	4a18      	ldr	r2, [pc, #96]	@ (8000408 <SwitchInit+0xb8>)
 80003a8:	400b      	ands	r3, r1
 80003aa:	6093      	str	r3, [r2, #8]
	// set gpio pin no pull up, no pull down (in PUPDR)
	SWITCH_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80003ac:	4b16      	ldr	r3, [pc, #88]	@ (8000408 <SwitchInit+0xb8>)
 80003ae:	68db      	ldr	r3, [r3, #12]
 80003b0:	687a      	ldr	r2, [r7, #4]
 80003b2:	0052      	lsls	r2, r2, #1
 80003b4:	3201      	adds	r2, #1
 80003b6:	2101      	movs	r1, #1
 80003b8:	4091      	lsls	r1, r2
 80003ba:	687a      	ldr	r2, [r7, #4]
 80003bc:	0052      	lsls	r2, r2, #1
 80003be:	2001      	movs	r0, #1
 80003c0:	fa00 f202 	lsl.w	r2, r0, r2
 80003c4:	430a      	orrs	r2, r1
 80003c6:	43d2      	mvns	r2, r2
 80003c8:	4611      	mov	r1, r2
 80003ca:	4a0f      	ldr	r2, [pc, #60]	@ (8000408 <SwitchInit+0xb8>)
 80003cc:	400b      	ands	r3, r1
 80003ce:	60d3      	str	r3, [r2, #12]
	// enable falling edge detection (in FTSR)
	EXTI->FTSR |= BV(SWITCH);
 80003d0:	4b0e      	ldr	r3, [pc, #56]	@ (800040c <SwitchInit+0xbc>)
 80003d2:	68db      	ldr	r3, [r3, #12]
 80003d4:	4a0d      	ldr	r2, [pc, #52]	@ (800040c <SwitchInit+0xbc>)
 80003d6:	f043 0301 	orr.w	r3, r3, #1
 80003da:	60d3      	str	r3, [r2, #12]
	// enable (unmask) exti interrupt (in IMR)
	EXTI->IMR |= BV(SWITCH);
 80003dc:	4b0b      	ldr	r3, [pc, #44]	@ (800040c <SwitchInit+0xbc>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a0a      	ldr	r2, [pc, #40]	@ (800040c <SwitchInit+0xbc>)
 80003e2:	f043 0301 	orr.w	r3, r3, #1
 80003e6:	6013      	str	r3, [r2, #0]
	// select exti interrupt (in SYSCFG->EXTICRx)
	SYSCFG->EXTICR[0] &= ~(BV(3) | BV(2) | BV(1) | BV(0));
 80003e8:	4b09      	ldr	r3, [pc, #36]	@ (8000410 <SwitchInit+0xc0>)
 80003ea:	689b      	ldr	r3, [r3, #8]
 80003ec:	4a08      	ldr	r2, [pc, #32]	@ (8000410 <SwitchInit+0xc0>)
 80003ee:	f023 030f 	bic.w	r3, r3, #15
 80003f2:	6093      	str	r3, [r2, #8]
	// enable exti in NVIC (ISER or NVIC_EnableIRQ())
	//NVIC->ISER[0] |= BV(EXTI0_IRQn);
	NVIC_EnableIRQ(EXTI0_IRQn);
 80003f4:	2006      	movs	r0, #6
 80003f6:	f7ff ff8f 	bl	8000318 <__NVIC_EnableIRQ>
}
 80003fa:	bf00      	nop
 80003fc:	3708      	adds	r7, #8
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	40023800 	.word	0x40023800
 8000408:	40020000 	.word	0x40020000
 800040c:	40013c00 	.word	0x40013c00
 8000410:	40013800 	.word	0x40013800

08000414 <EXTI0_IRQHandler>:

// Global flag for interrupt
volatile int exti0_flag = 0;

// Switch EXTT0 IRQ Handler
void EXTI0_IRQHandler(void) {
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0
    // Acknowledge interrupt (in PR)
	EXTI->PR |= BV(SWITCH);
 8000418:	4b06      	ldr	r3, [pc, #24]	@ (8000434 <EXTI0_IRQHandler+0x20>)
 800041a:	695b      	ldr	r3, [r3, #20]
 800041c:	4a05      	ldr	r2, [pc, #20]	@ (8000434 <EXTI0_IRQHandler+0x20>)
 800041e:	f043 0301 	orr.w	r3, r3, #1
 8000422:	6153      	str	r3, [r2, #20]
	// Handle interrupt
	exti0_flag = 1;
 8000424:	4b04      	ldr	r3, [pc, #16]	@ (8000438 <EXTI0_IRQHandler+0x24>)
 8000426:	2201      	movs	r2, #1
 8000428:	601a      	str	r2, [r3, #0]
}
 800042a:	bf00      	nop
 800042c:	46bd      	mov	sp, r7
 800042e:	bc80      	pop	{r7}
 8000430:	4770      	bx	lr
 8000432:	bf00      	nop
 8000434:	40013c00 	.word	0x40013c00
 8000438:	20000070 	.word	0x20000070

0800043c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b086      	sub	sp, #24
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000444:	4a14      	ldr	r2, [pc, #80]	@ (8000498 <_sbrk+0x5c>)
 8000446:	4b15      	ldr	r3, [pc, #84]	@ (800049c <_sbrk+0x60>)
 8000448:	1ad3      	subs	r3, r2, r3
 800044a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800044c:	697b      	ldr	r3, [r7, #20]
 800044e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000450:	4b13      	ldr	r3, [pc, #76]	@ (80004a0 <_sbrk+0x64>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	2b00      	cmp	r3, #0
 8000456:	d102      	bne.n	800045e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000458:	4b11      	ldr	r3, [pc, #68]	@ (80004a0 <_sbrk+0x64>)
 800045a:	4a12      	ldr	r2, [pc, #72]	@ (80004a4 <_sbrk+0x68>)
 800045c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800045e:	4b10      	ldr	r3, [pc, #64]	@ (80004a0 <_sbrk+0x64>)
 8000460:	681a      	ldr	r2, [r3, #0]
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	4413      	add	r3, r2
 8000466:	693a      	ldr	r2, [r7, #16]
 8000468:	429a      	cmp	r2, r3
 800046a:	d207      	bcs.n	800047c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800046c:	f000 f986 	bl	800077c <__errno>
 8000470:	4603      	mov	r3, r0
 8000472:	220c      	movs	r2, #12
 8000474:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000476:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800047a:	e009      	b.n	8000490 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800047c:	4b08      	ldr	r3, [pc, #32]	@ (80004a0 <_sbrk+0x64>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000482:	4b07      	ldr	r3, [pc, #28]	@ (80004a0 <_sbrk+0x64>)
 8000484:	681a      	ldr	r2, [r3, #0]
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	4413      	add	r3, r2
 800048a:	4a05      	ldr	r2, [pc, #20]	@ (80004a0 <_sbrk+0x64>)
 800048c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800048e:	68fb      	ldr	r3, [r7, #12]
}
 8000490:	4618      	mov	r0, r3
 8000492:	3718      	adds	r7, #24
 8000494:	46bd      	mov	sp, r7
 8000496:	bd80      	pop	{r7, pc}
 8000498:	20020000 	.word	0x20020000
 800049c:	00000400 	.word	0x00000400
 80004a0:	20000074 	.word	0x20000074
 80004a4:	200001d0 	.word	0x200001d0

080004a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  DWT_Init();
 80004ac:	f000 f802 	bl	80004b4 <DWT_Init>
}
 80004b0:	bf00      	nop
 80004b2:	bd80      	pop	{r7, pc}

080004b4 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80004b8:	4b14      	ldr	r3, [pc, #80]	@ (800050c <DWT_Init+0x58>)
 80004ba:	68db      	ldr	r3, [r3, #12]
 80004bc:	4a13      	ldr	r2, [pc, #76]	@ (800050c <DWT_Init+0x58>)
 80004be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80004c2:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80004c4:	4b11      	ldr	r3, [pc, #68]	@ (800050c <DWT_Init+0x58>)
 80004c6:	68db      	ldr	r3, [r3, #12]
 80004c8:	4a10      	ldr	r2, [pc, #64]	@ (800050c <DWT_Init+0x58>)
 80004ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80004ce:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80004d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000510 <DWT_Init+0x5c>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a0e      	ldr	r2, [pc, #56]	@ (8000510 <DWT_Init+0x5c>)
 80004d6:	f023 0301 	bic.w	r3, r3, #1
 80004da:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80004dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000510 <DWT_Init+0x5c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a0b      	ldr	r2, [pc, #44]	@ (8000510 <DWT_Init+0x5c>)
 80004e2:	f043 0301 	orr.w	r3, r3, #1
 80004e6:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80004e8:	4b09      	ldr	r3, [pc, #36]	@ (8000510 <DWT_Init+0x5c>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80004ee:	bf00      	nop
    __ASM volatile ("NOP");
 80004f0:	bf00      	nop
    __ASM volatile ("NOP");
 80004f2:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80004f4:	4b06      	ldr	r3, [pc, #24]	@ (8000510 <DWT_Init+0x5c>)
 80004f6:	685b      	ldr	r3, [r3, #4]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	bf0c      	ite	eq
 80004fc:	2301      	moveq	r3, #1
 80004fe:	2300      	movne	r3, #0
 8000500:	b2db      	uxtb	r3, r3
}
 8000502:	4618      	mov	r0, r3
 8000504:	46bd      	mov	sp, r7
 8000506:	bc80      	pop	{r7}
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	e000edf0 	.word	0xe000edf0
 8000510:	e0001000 	.word	0xe0001000

08000514 <__NVIC_EnableIRQ>:
{
 8000514:	b480      	push	{r7}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0
 800051a:	4603      	mov	r3, r0
 800051c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800051e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000522:	2b00      	cmp	r3, #0
 8000524:	db0b      	blt.n	800053e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000526:	79fb      	ldrb	r3, [r7, #7]
 8000528:	f003 021f 	and.w	r2, r3, #31
 800052c:	4906      	ldr	r1, [pc, #24]	@ (8000548 <__NVIC_EnableIRQ+0x34>)
 800052e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000532:	095b      	lsrs	r3, r3, #5
 8000534:	2001      	movs	r0, #1
 8000536:	fa00 f202 	lsl.w	r2, r0, r2
 800053a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800053e:	bf00      	nop
 8000540:	370c      	adds	r7, #12
 8000542:	46bd      	mov	sp, r7
 8000544:	bc80      	pop	{r7}
 8000546:	4770      	bx	lr
 8000548:	e000e100 	.word	0xe000e100

0800054c <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 8000554:	4b32      	ldr	r3, [pc, #200]	@ (8000620 <UartInit+0xd4>)
 8000556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000558:	4a31      	ldr	r2, [pc, #196]	@ (8000620 <UartInit+0xd4>)
 800055a:	f043 0301 	orr.w	r3, r3, #1
 800055e:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 8000560:	4b30      	ldr	r3, [pc, #192]	@ (8000624 <UartInit+0xd8>)
 8000562:	6a1b      	ldr	r3, [r3, #32]
 8000564:	4a2f      	ldr	r2, [pc, #188]	@ (8000624 <UartInit+0xd8>)
 8000566:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800056a:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 800056c:	4b2d      	ldr	r3, [pc, #180]	@ (8000624 <UartInit+0xd8>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a2c      	ldr	r2, [pc, #176]	@ (8000624 <UartInit+0xd8>)
 8000572:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000576:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 8000578:	4b2a      	ldr	r3, [pc, #168]	@ (8000624 <UartInit+0xd8>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a29      	ldr	r2, [pc, #164]	@ (8000624 <UartInit+0xd8>)
 800057e:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8000582:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000584:	4b27      	ldr	r3, [pc, #156]	@ (8000624 <UartInit+0xd8>)
 8000586:	689b      	ldr	r3, [r3, #8]
 8000588:	4a26      	ldr	r2, [pc, #152]	@ (8000624 <UartInit+0xd8>)
 800058a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800058e:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000590:	4b24      	ldr	r3, [pc, #144]	@ (8000624 <UartInit+0xd8>)
 8000592:	68db      	ldr	r3, [r3, #12]
 8000594:	4a23      	ldr	r2, [pc, #140]	@ (8000624 <UartInit+0xd8>)
 8000596:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800059a:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 800059c:	4b21      	ldr	r3, [pc, #132]	@ (8000624 <UartInit+0xd8>)
 800059e:	685b      	ldr	r3, [r3, #4]
 80005a0:	4a20      	ldr	r2, [pc, #128]	@ (8000624 <UartInit+0xd8>)
 80005a2:	f023 030c 	bic.w	r3, r3, #12
 80005a6:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 80005a8:	4b1d      	ldr	r3, [pc, #116]	@ (8000620 <UartInit+0xd4>)
 80005aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005ac:	4a1c      	ldr	r2, [pc, #112]	@ (8000620 <UartInit+0xd4>)
 80005ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005b2:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 80005b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000628 <UartInit+0xdc>)
 80005b6:	220c      	movs	r2, #12
 80005b8:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 80005ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000628 <UartInit+0xdc>)
 80005bc:	2200      	movs	r2, #0
 80005be:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 80005c0:	4b19      	ldr	r3, [pc, #100]	@ (8000628 <UartInit+0xdc>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80005cc:	d016      	beq.n	80005fc <UartInit+0xb0>
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80005d4:	d816      	bhi.n	8000604 <UartInit+0xb8>
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 80005dc:	d004      	beq.n	80005e8 <UartInit+0x9c>
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 80005e4:	d005      	beq.n	80005f2 <UartInit+0xa6>
 80005e6:	e00d      	b.n	8000604 <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 80005e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000628 <UartInit+0xdc>)
 80005ea:	f240 6283 	movw	r2, #1667	@ 0x683
 80005ee:	609a      	str	r2, [r3, #8]
			break;
 80005f0:	e008      	b.n	8000604 <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 80005f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000628 <UartInit+0xdc>)
 80005f4:	f240 12a1 	movw	r2, #417	@ 0x1a1
 80005f8:	609a      	str	r2, [r3, #8]
			break;
 80005fa:	e003      	b.n	8000604 <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 80005fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000628 <UartInit+0xdc>)
 80005fe:	228b      	movs	r2, #139	@ 0x8b
 8000600:	609a      	str	r2, [r3, #8]
			break;
 8000602:	bf00      	nop
	}
	// enable uart interrupt in nvic
	NVIC_EnableIRQ(USART2_IRQn);
 8000604:	2026      	movs	r0, #38	@ 0x26
 8000606:	f7ff ff85 	bl	8000514 <__NVIC_EnableIRQ>
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 800060a:	4b07      	ldr	r3, [pc, #28]	@ (8000628 <UartInit+0xdc>)
 800060c:	68db      	ldr	r3, [r3, #12]
 800060e:	4a06      	ldr	r2, [pc, #24]	@ (8000628 <UartInit+0xdc>)
 8000610:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000614:	60d3      	str	r3, [r2, #12]
}
 8000616:	bf00      	nop
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40023800 	.word	0x40023800
 8000624:	40020000 	.word	0x40020000
 8000628:	40004400 	.word	0x40004400

0800062c <UartPuts>:

char *tx_string;
int tx_index = 0;
int tx_complete = 0;

void UartPuts(char str[]) {
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
	tx_string = str;
 8000634:	4a0e      	ldr	r2, [pc, #56]	@ (8000670 <UartPuts+0x44>)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	6013      	str	r3, [r2, #0]
	// send first char
	tx_index = 0;
 800063a:	4b0e      	ldr	r3, [pc, #56]	@ (8000674 <UartPuts+0x48>)
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
	USART2->DR = tx_string[tx_index];
 8000640:	4b0b      	ldr	r3, [pc, #44]	@ (8000670 <UartPuts+0x44>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a0b      	ldr	r2, [pc, #44]	@ (8000674 <UartPuts+0x48>)
 8000646:	6812      	ldr	r2, [r2, #0]
 8000648:	4413      	add	r3, r2
 800064a:	781a      	ldrb	r2, [r3, #0]
 800064c:	4b0a      	ldr	r3, [pc, #40]	@ (8000678 <UartPuts+0x4c>)
 800064e:	605a      	str	r2, [r3, #4]
	tx_index++;
 8000650:	4b08      	ldr	r3, [pc, #32]	@ (8000674 <UartPuts+0x48>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	3301      	adds	r3, #1
 8000656:	4a07      	ldr	r2, [pc, #28]	@ (8000674 <UartPuts+0x48>)
 8000658:	6013      	str	r3, [r2, #0]
	// enable uart txeie interrupt
	USART2->CR1 |= BV(USART_CR1_TXEIE_Pos);
 800065a:	4b07      	ldr	r3, [pc, #28]	@ (8000678 <UartPuts+0x4c>)
 800065c:	68db      	ldr	r3, [r3, #12]
 800065e:	4a06      	ldr	r2, [pc, #24]	@ (8000678 <UartPuts+0x4c>)
 8000660:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000664:	60d3      	str	r3, [r2, #12]
}
 8000666:	bf00      	nop
 8000668:	370c      	adds	r7, #12
 800066a:	46bd      	mov	sp, r7
 800066c:	bc80      	pop	{r7}
 800066e:	4770      	bx	lr
 8000670:	20000078 	.word	0x20000078
 8000674:	2000007c 	.word	0x2000007c
 8000678:	40004400 	.word	0x40004400

0800067c <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
	// check if last char tx
	if((USART2->SR & BV(USART_SR_TXE_Pos)) != 0) {
 8000680:	4b15      	ldr	r3, [pc, #84]	@ (80006d8 <USART2_IRQHandler+0x5c>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000688:	2b00      	cmp	r3, #0
 800068a:	d021      	beq.n	80006d0 <USART2_IRQHandler+0x54>
		// send next char if available
		if(tx_string[tx_index] != '\0') {
 800068c:	4b13      	ldr	r3, [pc, #76]	@ (80006dc <USART2_IRQHandler+0x60>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a13      	ldr	r2, [pc, #76]	@ (80006e0 <USART2_IRQHandler+0x64>)
 8000692:	6812      	ldr	r2, [r2, #0]
 8000694:	4413      	add	r3, r2
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d00d      	beq.n	80006b8 <USART2_IRQHandler+0x3c>
			USART2->DR = tx_string[tx_index];
 800069c:	4b0f      	ldr	r3, [pc, #60]	@ (80006dc <USART2_IRQHandler+0x60>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a0f      	ldr	r2, [pc, #60]	@ (80006e0 <USART2_IRQHandler+0x64>)
 80006a2:	6812      	ldr	r2, [r2, #0]
 80006a4:	4413      	add	r3, r2
 80006a6:	781a      	ldrb	r2, [r3, #0]
 80006a8:	4b0b      	ldr	r3, [pc, #44]	@ (80006d8 <USART2_IRQHandler+0x5c>)
 80006aa:	605a      	str	r2, [r3, #4]
			tx_index++;
 80006ac:	4b0c      	ldr	r3, [pc, #48]	@ (80006e0 <USART2_IRQHandler+0x64>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	3301      	adds	r3, #1
 80006b2:	4a0b      	ldr	r2, [pc, #44]	@ (80006e0 <USART2_IRQHandler+0x64>)
 80006b4:	6013      	str	r3, [r2, #0]
			tx_complete = 1;
			// disable uart txeie interrupt
			USART2->CR1 &= ~BV(USART_CR1_TXEIE_Pos);
		}
	}
}
 80006b6:	e00b      	b.n	80006d0 <USART2_IRQHandler+0x54>
			tx_string = NULL;
 80006b8:	4b08      	ldr	r3, [pc, #32]	@ (80006dc <USART2_IRQHandler+0x60>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
			tx_complete = 1;
 80006be:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <USART2_IRQHandler+0x68>)
 80006c0:	2201      	movs	r2, #1
 80006c2:	601a      	str	r2, [r3, #0]
			USART2->CR1 &= ~BV(USART_CR1_TXEIE_Pos);
 80006c4:	4b04      	ldr	r3, [pc, #16]	@ (80006d8 <USART2_IRQHandler+0x5c>)
 80006c6:	68db      	ldr	r3, [r3, #12]
 80006c8:	4a03      	ldr	r2, [pc, #12]	@ (80006d8 <USART2_IRQHandler+0x5c>)
 80006ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80006ce:	60d3      	str	r3, [r2, #12]
}
 80006d0:	bf00      	nop
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bc80      	pop	{r7}
 80006d6:	4770      	bx	lr
 80006d8:	40004400 	.word	0x40004400
 80006dc:	20000078 	.word	0x20000078
 80006e0:	2000007c 	.word	0x2000007c
 80006e4:	20000080 	.word	0x20000080

080006e8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006e8:	480d      	ldr	r0, [pc, #52]	@ (8000720 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006ea:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80006ec:	f7ff fedc 	bl	80004a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006f0:	480c      	ldr	r0, [pc, #48]	@ (8000724 <LoopForever+0x6>)
  ldr r1, =_edata
 80006f2:	490d      	ldr	r1, [pc, #52]	@ (8000728 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006f4:	4a0d      	ldr	r2, [pc, #52]	@ (800072c <LoopForever+0xe>)
  movs r3, #0
 80006f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006f8:	e002      	b.n	8000700 <LoopCopyDataInit>

080006fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006fe:	3304      	adds	r3, #4

08000700 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000700:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000702:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000704:	d3f9      	bcc.n	80006fa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000706:	4a0a      	ldr	r2, [pc, #40]	@ (8000730 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000708:	4c0a      	ldr	r4, [pc, #40]	@ (8000734 <LoopForever+0x16>)
  movs r3, #0
 800070a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800070c:	e001      	b.n	8000712 <LoopFillZerobss>

0800070e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800070e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000710:	3204      	adds	r2, #4

08000712 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000712:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000714:	d3fb      	bcc.n	800070e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000716:	f000 f837 	bl	8000788 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800071a:	f7ff fdd1 	bl	80002c0 <main>

0800071e <LoopForever>:

LoopForever:
  b LoopForever
 800071e:	e7fe      	b.n	800071e <LoopForever>
  ldr   r0, =_estack
 8000720:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000724:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000728:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 800072c:	080010cc 	.word	0x080010cc
  ldr r2, =_sbss
 8000730:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000734:	200001cc 	.word	0x200001cc

08000738 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000738:	e7fe      	b.n	8000738 <ADC_IRQHandler>
	...

0800073c <siprintf>:
 800073c:	b40e      	push	{r1, r2, r3}
 800073e:	b500      	push	{lr}
 8000740:	b09c      	sub	sp, #112	@ 0x70
 8000742:	ab1d      	add	r3, sp, #116	@ 0x74
 8000744:	9002      	str	r0, [sp, #8]
 8000746:	9006      	str	r0, [sp, #24]
 8000748:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800074c:	4809      	ldr	r0, [pc, #36]	@ (8000774 <siprintf+0x38>)
 800074e:	9107      	str	r1, [sp, #28]
 8000750:	9104      	str	r1, [sp, #16]
 8000752:	4909      	ldr	r1, [pc, #36]	@ (8000778 <siprintf+0x3c>)
 8000754:	f853 2b04 	ldr.w	r2, [r3], #4
 8000758:	9105      	str	r1, [sp, #20]
 800075a:	6800      	ldr	r0, [r0, #0]
 800075c:	9301      	str	r3, [sp, #4]
 800075e:	a902      	add	r1, sp, #8
 8000760:	f000 f894 	bl	800088c <_svfiprintf_r>
 8000764:	9b02      	ldr	r3, [sp, #8]
 8000766:	2200      	movs	r2, #0
 8000768:	701a      	strb	r2, [r3, #0]
 800076a:	b01c      	add	sp, #112	@ 0x70
 800076c:	f85d eb04 	ldr.w	lr, [sp], #4
 8000770:	b003      	add	sp, #12
 8000772:	4770      	bx	lr
 8000774:	20000004 	.word	0x20000004
 8000778:	ffff0208 	.word	0xffff0208

0800077c <__errno>:
 800077c:	4b01      	ldr	r3, [pc, #4]	@ (8000784 <__errno+0x8>)
 800077e:	6818      	ldr	r0, [r3, #0]
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	20000004 	.word	0x20000004

08000788 <__libc_init_array>:
 8000788:	b570      	push	{r4, r5, r6, lr}
 800078a:	4d0d      	ldr	r5, [pc, #52]	@ (80007c0 <__libc_init_array+0x38>)
 800078c:	4c0d      	ldr	r4, [pc, #52]	@ (80007c4 <__libc_init_array+0x3c>)
 800078e:	1b64      	subs	r4, r4, r5
 8000790:	10a4      	asrs	r4, r4, #2
 8000792:	2600      	movs	r6, #0
 8000794:	42a6      	cmp	r6, r4
 8000796:	d109      	bne.n	80007ac <__libc_init_array+0x24>
 8000798:	4d0b      	ldr	r5, [pc, #44]	@ (80007c8 <__libc_init_array+0x40>)
 800079a:	4c0c      	ldr	r4, [pc, #48]	@ (80007cc <__libc_init_array+0x44>)
 800079c:	f000 fc66 	bl	800106c <_init>
 80007a0:	1b64      	subs	r4, r4, r5
 80007a2:	10a4      	asrs	r4, r4, #2
 80007a4:	2600      	movs	r6, #0
 80007a6:	42a6      	cmp	r6, r4
 80007a8:	d105      	bne.n	80007b6 <__libc_init_array+0x2e>
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80007b0:	4798      	blx	r3
 80007b2:	3601      	adds	r6, #1
 80007b4:	e7ee      	b.n	8000794 <__libc_init_array+0xc>
 80007b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80007ba:	4798      	blx	r3
 80007bc:	3601      	adds	r6, #1
 80007be:	e7f2      	b.n	80007a6 <__libc_init_array+0x1e>
 80007c0:	080010c4 	.word	0x080010c4
 80007c4:	080010c4 	.word	0x080010c4
 80007c8:	080010c4 	.word	0x080010c4
 80007cc:	080010c8 	.word	0x080010c8

080007d0 <__retarget_lock_acquire_recursive>:
 80007d0:	4770      	bx	lr

080007d2 <__retarget_lock_release_recursive>:
 80007d2:	4770      	bx	lr

080007d4 <__ssputs_r>:
 80007d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007d8:	688e      	ldr	r6, [r1, #8]
 80007da:	461f      	mov	r7, r3
 80007dc:	42be      	cmp	r6, r7
 80007de:	680b      	ldr	r3, [r1, #0]
 80007e0:	4682      	mov	sl, r0
 80007e2:	460c      	mov	r4, r1
 80007e4:	4690      	mov	r8, r2
 80007e6:	d82d      	bhi.n	8000844 <__ssputs_r+0x70>
 80007e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80007ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80007f0:	d026      	beq.n	8000840 <__ssputs_r+0x6c>
 80007f2:	6965      	ldr	r5, [r4, #20]
 80007f4:	6909      	ldr	r1, [r1, #16]
 80007f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80007fa:	eba3 0901 	sub.w	r9, r3, r1
 80007fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000802:	1c7b      	adds	r3, r7, #1
 8000804:	444b      	add	r3, r9
 8000806:	106d      	asrs	r5, r5, #1
 8000808:	429d      	cmp	r5, r3
 800080a:	bf38      	it	cc
 800080c:	461d      	movcc	r5, r3
 800080e:	0553      	lsls	r3, r2, #21
 8000810:	d527      	bpl.n	8000862 <__ssputs_r+0x8e>
 8000812:	4629      	mov	r1, r5
 8000814:	f000 f958 	bl	8000ac8 <_malloc_r>
 8000818:	4606      	mov	r6, r0
 800081a:	b360      	cbz	r0, 8000876 <__ssputs_r+0xa2>
 800081c:	6921      	ldr	r1, [r4, #16]
 800081e:	464a      	mov	r2, r9
 8000820:	f000 fbc4 	bl	8000fac <memcpy>
 8000824:	89a3      	ldrh	r3, [r4, #12]
 8000826:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800082a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800082e:	81a3      	strh	r3, [r4, #12]
 8000830:	6126      	str	r6, [r4, #16]
 8000832:	6165      	str	r5, [r4, #20]
 8000834:	444e      	add	r6, r9
 8000836:	eba5 0509 	sub.w	r5, r5, r9
 800083a:	6026      	str	r6, [r4, #0]
 800083c:	60a5      	str	r5, [r4, #8]
 800083e:	463e      	mov	r6, r7
 8000840:	42be      	cmp	r6, r7
 8000842:	d900      	bls.n	8000846 <__ssputs_r+0x72>
 8000844:	463e      	mov	r6, r7
 8000846:	6820      	ldr	r0, [r4, #0]
 8000848:	4632      	mov	r2, r6
 800084a:	4641      	mov	r1, r8
 800084c:	f000 fb84 	bl	8000f58 <memmove>
 8000850:	68a3      	ldr	r3, [r4, #8]
 8000852:	1b9b      	subs	r3, r3, r6
 8000854:	60a3      	str	r3, [r4, #8]
 8000856:	6823      	ldr	r3, [r4, #0]
 8000858:	4433      	add	r3, r6
 800085a:	6023      	str	r3, [r4, #0]
 800085c:	2000      	movs	r0, #0
 800085e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000862:	462a      	mov	r2, r5
 8000864:	f000 fb4a 	bl	8000efc <_realloc_r>
 8000868:	4606      	mov	r6, r0
 800086a:	2800      	cmp	r0, #0
 800086c:	d1e0      	bne.n	8000830 <__ssputs_r+0x5c>
 800086e:	6921      	ldr	r1, [r4, #16]
 8000870:	4650      	mov	r0, sl
 8000872:	f000 fba9 	bl	8000fc8 <_free_r>
 8000876:	230c      	movs	r3, #12
 8000878:	f8ca 3000 	str.w	r3, [sl]
 800087c:	89a3      	ldrh	r3, [r4, #12]
 800087e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000882:	81a3      	strh	r3, [r4, #12]
 8000884:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000888:	e7e9      	b.n	800085e <__ssputs_r+0x8a>
	...

0800088c <_svfiprintf_r>:
 800088c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000890:	4698      	mov	r8, r3
 8000892:	898b      	ldrh	r3, [r1, #12]
 8000894:	061b      	lsls	r3, r3, #24
 8000896:	b09d      	sub	sp, #116	@ 0x74
 8000898:	4607      	mov	r7, r0
 800089a:	460d      	mov	r5, r1
 800089c:	4614      	mov	r4, r2
 800089e:	d510      	bpl.n	80008c2 <_svfiprintf_r+0x36>
 80008a0:	690b      	ldr	r3, [r1, #16]
 80008a2:	b973      	cbnz	r3, 80008c2 <_svfiprintf_r+0x36>
 80008a4:	2140      	movs	r1, #64	@ 0x40
 80008a6:	f000 f90f 	bl	8000ac8 <_malloc_r>
 80008aa:	6028      	str	r0, [r5, #0]
 80008ac:	6128      	str	r0, [r5, #16]
 80008ae:	b930      	cbnz	r0, 80008be <_svfiprintf_r+0x32>
 80008b0:	230c      	movs	r3, #12
 80008b2:	603b      	str	r3, [r7, #0]
 80008b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008b8:	b01d      	add	sp, #116	@ 0x74
 80008ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008be:	2340      	movs	r3, #64	@ 0x40
 80008c0:	616b      	str	r3, [r5, #20]
 80008c2:	2300      	movs	r3, #0
 80008c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80008c6:	2320      	movs	r3, #32
 80008c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80008cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80008d0:	2330      	movs	r3, #48	@ 0x30
 80008d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000a70 <_svfiprintf_r+0x1e4>
 80008d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80008da:	f04f 0901 	mov.w	r9, #1
 80008de:	4623      	mov	r3, r4
 80008e0:	469a      	mov	sl, r3
 80008e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80008e6:	b10a      	cbz	r2, 80008ec <_svfiprintf_r+0x60>
 80008e8:	2a25      	cmp	r2, #37	@ 0x25
 80008ea:	d1f9      	bne.n	80008e0 <_svfiprintf_r+0x54>
 80008ec:	ebba 0b04 	subs.w	fp, sl, r4
 80008f0:	d00b      	beq.n	800090a <_svfiprintf_r+0x7e>
 80008f2:	465b      	mov	r3, fp
 80008f4:	4622      	mov	r2, r4
 80008f6:	4629      	mov	r1, r5
 80008f8:	4638      	mov	r0, r7
 80008fa:	f7ff ff6b 	bl	80007d4 <__ssputs_r>
 80008fe:	3001      	adds	r0, #1
 8000900:	f000 80a7 	beq.w	8000a52 <_svfiprintf_r+0x1c6>
 8000904:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000906:	445a      	add	r2, fp
 8000908:	9209      	str	r2, [sp, #36]	@ 0x24
 800090a:	f89a 3000 	ldrb.w	r3, [sl]
 800090e:	2b00      	cmp	r3, #0
 8000910:	f000 809f 	beq.w	8000a52 <_svfiprintf_r+0x1c6>
 8000914:	2300      	movs	r3, #0
 8000916:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800091a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800091e:	f10a 0a01 	add.w	sl, sl, #1
 8000922:	9304      	str	r3, [sp, #16]
 8000924:	9307      	str	r3, [sp, #28]
 8000926:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800092a:	931a      	str	r3, [sp, #104]	@ 0x68
 800092c:	4654      	mov	r4, sl
 800092e:	2205      	movs	r2, #5
 8000930:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000934:	484e      	ldr	r0, [pc, #312]	@ (8000a70 <_svfiprintf_r+0x1e4>)
 8000936:	f7ff fc4b 	bl	80001d0 <memchr>
 800093a:	9a04      	ldr	r2, [sp, #16]
 800093c:	b9d8      	cbnz	r0, 8000976 <_svfiprintf_r+0xea>
 800093e:	06d0      	lsls	r0, r2, #27
 8000940:	bf44      	itt	mi
 8000942:	2320      	movmi	r3, #32
 8000944:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000948:	0711      	lsls	r1, r2, #28
 800094a:	bf44      	itt	mi
 800094c:	232b      	movmi	r3, #43	@ 0x2b
 800094e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000952:	f89a 3000 	ldrb.w	r3, [sl]
 8000956:	2b2a      	cmp	r3, #42	@ 0x2a
 8000958:	d015      	beq.n	8000986 <_svfiprintf_r+0xfa>
 800095a:	9a07      	ldr	r2, [sp, #28]
 800095c:	4654      	mov	r4, sl
 800095e:	2000      	movs	r0, #0
 8000960:	f04f 0c0a 	mov.w	ip, #10
 8000964:	4621      	mov	r1, r4
 8000966:	f811 3b01 	ldrb.w	r3, [r1], #1
 800096a:	3b30      	subs	r3, #48	@ 0x30
 800096c:	2b09      	cmp	r3, #9
 800096e:	d94b      	bls.n	8000a08 <_svfiprintf_r+0x17c>
 8000970:	b1b0      	cbz	r0, 80009a0 <_svfiprintf_r+0x114>
 8000972:	9207      	str	r2, [sp, #28]
 8000974:	e014      	b.n	80009a0 <_svfiprintf_r+0x114>
 8000976:	eba0 0308 	sub.w	r3, r0, r8
 800097a:	fa09 f303 	lsl.w	r3, r9, r3
 800097e:	4313      	orrs	r3, r2
 8000980:	9304      	str	r3, [sp, #16]
 8000982:	46a2      	mov	sl, r4
 8000984:	e7d2      	b.n	800092c <_svfiprintf_r+0xa0>
 8000986:	9b03      	ldr	r3, [sp, #12]
 8000988:	1d19      	adds	r1, r3, #4
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	9103      	str	r1, [sp, #12]
 800098e:	2b00      	cmp	r3, #0
 8000990:	bfbb      	ittet	lt
 8000992:	425b      	neglt	r3, r3
 8000994:	f042 0202 	orrlt.w	r2, r2, #2
 8000998:	9307      	strge	r3, [sp, #28]
 800099a:	9307      	strlt	r3, [sp, #28]
 800099c:	bfb8      	it	lt
 800099e:	9204      	strlt	r2, [sp, #16]
 80009a0:	7823      	ldrb	r3, [r4, #0]
 80009a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80009a4:	d10a      	bne.n	80009bc <_svfiprintf_r+0x130>
 80009a6:	7863      	ldrb	r3, [r4, #1]
 80009a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80009aa:	d132      	bne.n	8000a12 <_svfiprintf_r+0x186>
 80009ac:	9b03      	ldr	r3, [sp, #12]
 80009ae:	1d1a      	adds	r2, r3, #4
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	9203      	str	r2, [sp, #12]
 80009b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80009b8:	3402      	adds	r4, #2
 80009ba:	9305      	str	r3, [sp, #20]
 80009bc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000a74 <_svfiprintf_r+0x1e8>
 80009c0:	7821      	ldrb	r1, [r4, #0]
 80009c2:	2203      	movs	r2, #3
 80009c4:	4650      	mov	r0, sl
 80009c6:	f7ff fc03 	bl	80001d0 <memchr>
 80009ca:	b138      	cbz	r0, 80009dc <_svfiprintf_r+0x150>
 80009cc:	9b04      	ldr	r3, [sp, #16]
 80009ce:	eba0 000a 	sub.w	r0, r0, sl
 80009d2:	2240      	movs	r2, #64	@ 0x40
 80009d4:	4082      	lsls	r2, r0
 80009d6:	4313      	orrs	r3, r2
 80009d8:	3401      	adds	r4, #1
 80009da:	9304      	str	r3, [sp, #16]
 80009dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80009e0:	4825      	ldr	r0, [pc, #148]	@ (8000a78 <_svfiprintf_r+0x1ec>)
 80009e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80009e6:	2206      	movs	r2, #6
 80009e8:	f7ff fbf2 	bl	80001d0 <memchr>
 80009ec:	2800      	cmp	r0, #0
 80009ee:	d036      	beq.n	8000a5e <_svfiprintf_r+0x1d2>
 80009f0:	4b22      	ldr	r3, [pc, #136]	@ (8000a7c <_svfiprintf_r+0x1f0>)
 80009f2:	bb1b      	cbnz	r3, 8000a3c <_svfiprintf_r+0x1b0>
 80009f4:	9b03      	ldr	r3, [sp, #12]
 80009f6:	3307      	adds	r3, #7
 80009f8:	f023 0307 	bic.w	r3, r3, #7
 80009fc:	3308      	adds	r3, #8
 80009fe:	9303      	str	r3, [sp, #12]
 8000a00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000a02:	4433      	add	r3, r6
 8000a04:	9309      	str	r3, [sp, #36]	@ 0x24
 8000a06:	e76a      	b.n	80008de <_svfiprintf_r+0x52>
 8000a08:	fb0c 3202 	mla	r2, ip, r2, r3
 8000a0c:	460c      	mov	r4, r1
 8000a0e:	2001      	movs	r0, #1
 8000a10:	e7a8      	b.n	8000964 <_svfiprintf_r+0xd8>
 8000a12:	2300      	movs	r3, #0
 8000a14:	3401      	adds	r4, #1
 8000a16:	9305      	str	r3, [sp, #20]
 8000a18:	4619      	mov	r1, r3
 8000a1a:	f04f 0c0a 	mov.w	ip, #10
 8000a1e:	4620      	mov	r0, r4
 8000a20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000a24:	3a30      	subs	r2, #48	@ 0x30
 8000a26:	2a09      	cmp	r2, #9
 8000a28:	d903      	bls.n	8000a32 <_svfiprintf_r+0x1a6>
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d0c6      	beq.n	80009bc <_svfiprintf_r+0x130>
 8000a2e:	9105      	str	r1, [sp, #20]
 8000a30:	e7c4      	b.n	80009bc <_svfiprintf_r+0x130>
 8000a32:	fb0c 2101 	mla	r1, ip, r1, r2
 8000a36:	4604      	mov	r4, r0
 8000a38:	2301      	movs	r3, #1
 8000a3a:	e7f0      	b.n	8000a1e <_svfiprintf_r+0x192>
 8000a3c:	ab03      	add	r3, sp, #12
 8000a3e:	9300      	str	r3, [sp, #0]
 8000a40:	462a      	mov	r2, r5
 8000a42:	4b0f      	ldr	r3, [pc, #60]	@ (8000a80 <_svfiprintf_r+0x1f4>)
 8000a44:	a904      	add	r1, sp, #16
 8000a46:	4638      	mov	r0, r7
 8000a48:	f3af 8000 	nop.w
 8000a4c:	1c42      	adds	r2, r0, #1
 8000a4e:	4606      	mov	r6, r0
 8000a50:	d1d6      	bne.n	8000a00 <_svfiprintf_r+0x174>
 8000a52:	89ab      	ldrh	r3, [r5, #12]
 8000a54:	065b      	lsls	r3, r3, #25
 8000a56:	f53f af2d 	bmi.w	80008b4 <_svfiprintf_r+0x28>
 8000a5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000a5c:	e72c      	b.n	80008b8 <_svfiprintf_r+0x2c>
 8000a5e:	ab03      	add	r3, sp, #12
 8000a60:	9300      	str	r3, [sp, #0]
 8000a62:	462a      	mov	r2, r5
 8000a64:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <_svfiprintf_r+0x1f4>)
 8000a66:	a904      	add	r1, sp, #16
 8000a68:	4638      	mov	r0, r7
 8000a6a:	f000 f91b 	bl	8000ca4 <_printf_i>
 8000a6e:	e7ed      	b.n	8000a4c <_svfiprintf_r+0x1c0>
 8000a70:	08001089 	.word	0x08001089
 8000a74:	0800108f 	.word	0x0800108f
 8000a78:	08001093 	.word	0x08001093
 8000a7c:	00000000 	.word	0x00000000
 8000a80:	080007d5 	.word	0x080007d5

08000a84 <sbrk_aligned>:
 8000a84:	b570      	push	{r4, r5, r6, lr}
 8000a86:	4e0f      	ldr	r6, [pc, #60]	@ (8000ac4 <sbrk_aligned+0x40>)
 8000a88:	460c      	mov	r4, r1
 8000a8a:	6831      	ldr	r1, [r6, #0]
 8000a8c:	4605      	mov	r5, r0
 8000a8e:	b911      	cbnz	r1, 8000a96 <sbrk_aligned+0x12>
 8000a90:	f000 fa7c 	bl	8000f8c <_sbrk_r>
 8000a94:	6030      	str	r0, [r6, #0]
 8000a96:	4621      	mov	r1, r4
 8000a98:	4628      	mov	r0, r5
 8000a9a:	f000 fa77 	bl	8000f8c <_sbrk_r>
 8000a9e:	1c43      	adds	r3, r0, #1
 8000aa0:	d103      	bne.n	8000aaa <sbrk_aligned+0x26>
 8000aa2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000aa6:	4620      	mov	r0, r4
 8000aa8:	bd70      	pop	{r4, r5, r6, pc}
 8000aaa:	1cc4      	adds	r4, r0, #3
 8000aac:	f024 0403 	bic.w	r4, r4, #3
 8000ab0:	42a0      	cmp	r0, r4
 8000ab2:	d0f8      	beq.n	8000aa6 <sbrk_aligned+0x22>
 8000ab4:	1a21      	subs	r1, r4, r0
 8000ab6:	4628      	mov	r0, r5
 8000ab8:	f000 fa68 	bl	8000f8c <_sbrk_r>
 8000abc:	3001      	adds	r0, #1
 8000abe:	d1f2      	bne.n	8000aa6 <sbrk_aligned+0x22>
 8000ac0:	e7ef      	b.n	8000aa2 <sbrk_aligned+0x1e>
 8000ac2:	bf00      	nop
 8000ac4:	200001c0 	.word	0x200001c0

08000ac8 <_malloc_r>:
 8000ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000acc:	1ccd      	adds	r5, r1, #3
 8000ace:	f025 0503 	bic.w	r5, r5, #3
 8000ad2:	3508      	adds	r5, #8
 8000ad4:	2d0c      	cmp	r5, #12
 8000ad6:	bf38      	it	cc
 8000ad8:	250c      	movcc	r5, #12
 8000ada:	2d00      	cmp	r5, #0
 8000adc:	4606      	mov	r6, r0
 8000ade:	db01      	blt.n	8000ae4 <_malloc_r+0x1c>
 8000ae0:	42a9      	cmp	r1, r5
 8000ae2:	d904      	bls.n	8000aee <_malloc_r+0x26>
 8000ae4:	230c      	movs	r3, #12
 8000ae6:	6033      	str	r3, [r6, #0]
 8000ae8:	2000      	movs	r0, #0
 8000aea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000aee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000bc4 <_malloc_r+0xfc>
 8000af2:	f000 f9f7 	bl	8000ee4 <__malloc_lock>
 8000af6:	f8d8 3000 	ldr.w	r3, [r8]
 8000afa:	461c      	mov	r4, r3
 8000afc:	bb44      	cbnz	r4, 8000b50 <_malloc_r+0x88>
 8000afe:	4629      	mov	r1, r5
 8000b00:	4630      	mov	r0, r6
 8000b02:	f7ff ffbf 	bl	8000a84 <sbrk_aligned>
 8000b06:	1c43      	adds	r3, r0, #1
 8000b08:	4604      	mov	r4, r0
 8000b0a:	d158      	bne.n	8000bbe <_malloc_r+0xf6>
 8000b0c:	f8d8 4000 	ldr.w	r4, [r8]
 8000b10:	4627      	mov	r7, r4
 8000b12:	2f00      	cmp	r7, #0
 8000b14:	d143      	bne.n	8000b9e <_malloc_r+0xd6>
 8000b16:	2c00      	cmp	r4, #0
 8000b18:	d04b      	beq.n	8000bb2 <_malloc_r+0xea>
 8000b1a:	6823      	ldr	r3, [r4, #0]
 8000b1c:	4639      	mov	r1, r7
 8000b1e:	4630      	mov	r0, r6
 8000b20:	eb04 0903 	add.w	r9, r4, r3
 8000b24:	f000 fa32 	bl	8000f8c <_sbrk_r>
 8000b28:	4581      	cmp	r9, r0
 8000b2a:	d142      	bne.n	8000bb2 <_malloc_r+0xea>
 8000b2c:	6821      	ldr	r1, [r4, #0]
 8000b2e:	1a6d      	subs	r5, r5, r1
 8000b30:	4629      	mov	r1, r5
 8000b32:	4630      	mov	r0, r6
 8000b34:	f7ff ffa6 	bl	8000a84 <sbrk_aligned>
 8000b38:	3001      	adds	r0, #1
 8000b3a:	d03a      	beq.n	8000bb2 <_malloc_r+0xea>
 8000b3c:	6823      	ldr	r3, [r4, #0]
 8000b3e:	442b      	add	r3, r5
 8000b40:	6023      	str	r3, [r4, #0]
 8000b42:	f8d8 3000 	ldr.w	r3, [r8]
 8000b46:	685a      	ldr	r2, [r3, #4]
 8000b48:	bb62      	cbnz	r2, 8000ba4 <_malloc_r+0xdc>
 8000b4a:	f8c8 7000 	str.w	r7, [r8]
 8000b4e:	e00f      	b.n	8000b70 <_malloc_r+0xa8>
 8000b50:	6822      	ldr	r2, [r4, #0]
 8000b52:	1b52      	subs	r2, r2, r5
 8000b54:	d420      	bmi.n	8000b98 <_malloc_r+0xd0>
 8000b56:	2a0b      	cmp	r2, #11
 8000b58:	d917      	bls.n	8000b8a <_malloc_r+0xc2>
 8000b5a:	1961      	adds	r1, r4, r5
 8000b5c:	42a3      	cmp	r3, r4
 8000b5e:	6025      	str	r5, [r4, #0]
 8000b60:	bf18      	it	ne
 8000b62:	6059      	strne	r1, [r3, #4]
 8000b64:	6863      	ldr	r3, [r4, #4]
 8000b66:	bf08      	it	eq
 8000b68:	f8c8 1000 	streq.w	r1, [r8]
 8000b6c:	5162      	str	r2, [r4, r5]
 8000b6e:	604b      	str	r3, [r1, #4]
 8000b70:	4630      	mov	r0, r6
 8000b72:	f000 f9bd 	bl	8000ef0 <__malloc_unlock>
 8000b76:	f104 000b 	add.w	r0, r4, #11
 8000b7a:	1d23      	adds	r3, r4, #4
 8000b7c:	f020 0007 	bic.w	r0, r0, #7
 8000b80:	1ac2      	subs	r2, r0, r3
 8000b82:	bf1c      	itt	ne
 8000b84:	1a1b      	subne	r3, r3, r0
 8000b86:	50a3      	strne	r3, [r4, r2]
 8000b88:	e7af      	b.n	8000aea <_malloc_r+0x22>
 8000b8a:	6862      	ldr	r2, [r4, #4]
 8000b8c:	42a3      	cmp	r3, r4
 8000b8e:	bf0c      	ite	eq
 8000b90:	f8c8 2000 	streq.w	r2, [r8]
 8000b94:	605a      	strne	r2, [r3, #4]
 8000b96:	e7eb      	b.n	8000b70 <_malloc_r+0xa8>
 8000b98:	4623      	mov	r3, r4
 8000b9a:	6864      	ldr	r4, [r4, #4]
 8000b9c:	e7ae      	b.n	8000afc <_malloc_r+0x34>
 8000b9e:	463c      	mov	r4, r7
 8000ba0:	687f      	ldr	r7, [r7, #4]
 8000ba2:	e7b6      	b.n	8000b12 <_malloc_r+0x4a>
 8000ba4:	461a      	mov	r2, r3
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	42a3      	cmp	r3, r4
 8000baa:	d1fb      	bne.n	8000ba4 <_malloc_r+0xdc>
 8000bac:	2300      	movs	r3, #0
 8000bae:	6053      	str	r3, [r2, #4]
 8000bb0:	e7de      	b.n	8000b70 <_malloc_r+0xa8>
 8000bb2:	230c      	movs	r3, #12
 8000bb4:	6033      	str	r3, [r6, #0]
 8000bb6:	4630      	mov	r0, r6
 8000bb8:	f000 f99a 	bl	8000ef0 <__malloc_unlock>
 8000bbc:	e794      	b.n	8000ae8 <_malloc_r+0x20>
 8000bbe:	6005      	str	r5, [r0, #0]
 8000bc0:	e7d6      	b.n	8000b70 <_malloc_r+0xa8>
 8000bc2:	bf00      	nop
 8000bc4:	200001c4 	.word	0x200001c4

08000bc8 <_printf_common>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	4616      	mov	r6, r2
 8000bce:	4698      	mov	r8, r3
 8000bd0:	688a      	ldr	r2, [r1, #8]
 8000bd2:	690b      	ldr	r3, [r1, #16]
 8000bd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000bd8:	4293      	cmp	r3, r2
 8000bda:	bfb8      	it	lt
 8000bdc:	4613      	movlt	r3, r2
 8000bde:	6033      	str	r3, [r6, #0]
 8000be0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000be4:	4607      	mov	r7, r0
 8000be6:	460c      	mov	r4, r1
 8000be8:	b10a      	cbz	r2, 8000bee <_printf_common+0x26>
 8000bea:	3301      	adds	r3, #1
 8000bec:	6033      	str	r3, [r6, #0]
 8000bee:	6823      	ldr	r3, [r4, #0]
 8000bf0:	0699      	lsls	r1, r3, #26
 8000bf2:	bf42      	ittt	mi
 8000bf4:	6833      	ldrmi	r3, [r6, #0]
 8000bf6:	3302      	addmi	r3, #2
 8000bf8:	6033      	strmi	r3, [r6, #0]
 8000bfa:	6825      	ldr	r5, [r4, #0]
 8000bfc:	f015 0506 	ands.w	r5, r5, #6
 8000c00:	d106      	bne.n	8000c10 <_printf_common+0x48>
 8000c02:	f104 0a19 	add.w	sl, r4, #25
 8000c06:	68e3      	ldr	r3, [r4, #12]
 8000c08:	6832      	ldr	r2, [r6, #0]
 8000c0a:	1a9b      	subs	r3, r3, r2
 8000c0c:	42ab      	cmp	r3, r5
 8000c0e:	dc26      	bgt.n	8000c5e <_printf_common+0x96>
 8000c10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000c14:	6822      	ldr	r2, [r4, #0]
 8000c16:	3b00      	subs	r3, #0
 8000c18:	bf18      	it	ne
 8000c1a:	2301      	movne	r3, #1
 8000c1c:	0692      	lsls	r2, r2, #26
 8000c1e:	d42b      	bmi.n	8000c78 <_printf_common+0xb0>
 8000c20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000c24:	4641      	mov	r1, r8
 8000c26:	4638      	mov	r0, r7
 8000c28:	47c8      	blx	r9
 8000c2a:	3001      	adds	r0, #1
 8000c2c:	d01e      	beq.n	8000c6c <_printf_common+0xa4>
 8000c2e:	6823      	ldr	r3, [r4, #0]
 8000c30:	6922      	ldr	r2, [r4, #16]
 8000c32:	f003 0306 	and.w	r3, r3, #6
 8000c36:	2b04      	cmp	r3, #4
 8000c38:	bf02      	ittt	eq
 8000c3a:	68e5      	ldreq	r5, [r4, #12]
 8000c3c:	6833      	ldreq	r3, [r6, #0]
 8000c3e:	1aed      	subeq	r5, r5, r3
 8000c40:	68a3      	ldr	r3, [r4, #8]
 8000c42:	bf0c      	ite	eq
 8000c44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000c48:	2500      	movne	r5, #0
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	bfc4      	itt	gt
 8000c4e:	1a9b      	subgt	r3, r3, r2
 8000c50:	18ed      	addgt	r5, r5, r3
 8000c52:	2600      	movs	r6, #0
 8000c54:	341a      	adds	r4, #26
 8000c56:	42b5      	cmp	r5, r6
 8000c58:	d11a      	bne.n	8000c90 <_printf_common+0xc8>
 8000c5a:	2000      	movs	r0, #0
 8000c5c:	e008      	b.n	8000c70 <_printf_common+0xa8>
 8000c5e:	2301      	movs	r3, #1
 8000c60:	4652      	mov	r2, sl
 8000c62:	4641      	mov	r1, r8
 8000c64:	4638      	mov	r0, r7
 8000c66:	47c8      	blx	r9
 8000c68:	3001      	adds	r0, #1
 8000c6a:	d103      	bne.n	8000c74 <_printf_common+0xac>
 8000c6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c74:	3501      	adds	r5, #1
 8000c76:	e7c6      	b.n	8000c06 <_printf_common+0x3e>
 8000c78:	18e1      	adds	r1, r4, r3
 8000c7a:	1c5a      	adds	r2, r3, #1
 8000c7c:	2030      	movs	r0, #48	@ 0x30
 8000c7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8000c82:	4422      	add	r2, r4
 8000c84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8000c88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000c8c:	3302      	adds	r3, #2
 8000c8e:	e7c7      	b.n	8000c20 <_printf_common+0x58>
 8000c90:	2301      	movs	r3, #1
 8000c92:	4622      	mov	r2, r4
 8000c94:	4641      	mov	r1, r8
 8000c96:	4638      	mov	r0, r7
 8000c98:	47c8      	blx	r9
 8000c9a:	3001      	adds	r0, #1
 8000c9c:	d0e6      	beq.n	8000c6c <_printf_common+0xa4>
 8000c9e:	3601      	adds	r6, #1
 8000ca0:	e7d9      	b.n	8000c56 <_printf_common+0x8e>
	...

08000ca4 <_printf_i>:
 8000ca4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000ca8:	7e0f      	ldrb	r7, [r1, #24]
 8000caa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000cac:	2f78      	cmp	r7, #120	@ 0x78
 8000cae:	4691      	mov	r9, r2
 8000cb0:	4680      	mov	r8, r0
 8000cb2:	460c      	mov	r4, r1
 8000cb4:	469a      	mov	sl, r3
 8000cb6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8000cba:	d807      	bhi.n	8000ccc <_printf_i+0x28>
 8000cbc:	2f62      	cmp	r7, #98	@ 0x62
 8000cbe:	d80a      	bhi.n	8000cd6 <_printf_i+0x32>
 8000cc0:	2f00      	cmp	r7, #0
 8000cc2:	f000 80d2 	beq.w	8000e6a <_printf_i+0x1c6>
 8000cc6:	2f58      	cmp	r7, #88	@ 0x58
 8000cc8:	f000 80b9 	beq.w	8000e3e <_printf_i+0x19a>
 8000ccc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000cd0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8000cd4:	e03a      	b.n	8000d4c <_printf_i+0xa8>
 8000cd6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8000cda:	2b15      	cmp	r3, #21
 8000cdc:	d8f6      	bhi.n	8000ccc <_printf_i+0x28>
 8000cde:	a101      	add	r1, pc, #4	@ (adr r1, 8000ce4 <_printf_i+0x40>)
 8000ce0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000ce4:	08000d3d 	.word	0x08000d3d
 8000ce8:	08000d51 	.word	0x08000d51
 8000cec:	08000ccd 	.word	0x08000ccd
 8000cf0:	08000ccd 	.word	0x08000ccd
 8000cf4:	08000ccd 	.word	0x08000ccd
 8000cf8:	08000ccd 	.word	0x08000ccd
 8000cfc:	08000d51 	.word	0x08000d51
 8000d00:	08000ccd 	.word	0x08000ccd
 8000d04:	08000ccd 	.word	0x08000ccd
 8000d08:	08000ccd 	.word	0x08000ccd
 8000d0c:	08000ccd 	.word	0x08000ccd
 8000d10:	08000e51 	.word	0x08000e51
 8000d14:	08000d7b 	.word	0x08000d7b
 8000d18:	08000e0b 	.word	0x08000e0b
 8000d1c:	08000ccd 	.word	0x08000ccd
 8000d20:	08000ccd 	.word	0x08000ccd
 8000d24:	08000e73 	.word	0x08000e73
 8000d28:	08000ccd 	.word	0x08000ccd
 8000d2c:	08000d7b 	.word	0x08000d7b
 8000d30:	08000ccd 	.word	0x08000ccd
 8000d34:	08000ccd 	.word	0x08000ccd
 8000d38:	08000e13 	.word	0x08000e13
 8000d3c:	6833      	ldr	r3, [r6, #0]
 8000d3e:	1d1a      	adds	r2, r3, #4
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	6032      	str	r2, [r6, #0]
 8000d44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000d48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	e09d      	b.n	8000e8c <_printf_i+0x1e8>
 8000d50:	6833      	ldr	r3, [r6, #0]
 8000d52:	6820      	ldr	r0, [r4, #0]
 8000d54:	1d19      	adds	r1, r3, #4
 8000d56:	6031      	str	r1, [r6, #0]
 8000d58:	0606      	lsls	r6, r0, #24
 8000d5a:	d501      	bpl.n	8000d60 <_printf_i+0xbc>
 8000d5c:	681d      	ldr	r5, [r3, #0]
 8000d5e:	e003      	b.n	8000d68 <_printf_i+0xc4>
 8000d60:	0645      	lsls	r5, r0, #25
 8000d62:	d5fb      	bpl.n	8000d5c <_printf_i+0xb8>
 8000d64:	f9b3 5000 	ldrsh.w	r5, [r3]
 8000d68:	2d00      	cmp	r5, #0
 8000d6a:	da03      	bge.n	8000d74 <_printf_i+0xd0>
 8000d6c:	232d      	movs	r3, #45	@ 0x2d
 8000d6e:	426d      	negs	r5, r5
 8000d70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8000d74:	4859      	ldr	r0, [pc, #356]	@ (8000edc <_printf_i+0x238>)
 8000d76:	230a      	movs	r3, #10
 8000d78:	e011      	b.n	8000d9e <_printf_i+0xfa>
 8000d7a:	6821      	ldr	r1, [r4, #0]
 8000d7c:	6833      	ldr	r3, [r6, #0]
 8000d7e:	0608      	lsls	r0, r1, #24
 8000d80:	f853 5b04 	ldr.w	r5, [r3], #4
 8000d84:	d402      	bmi.n	8000d8c <_printf_i+0xe8>
 8000d86:	0649      	lsls	r1, r1, #25
 8000d88:	bf48      	it	mi
 8000d8a:	b2ad      	uxthmi	r5, r5
 8000d8c:	2f6f      	cmp	r7, #111	@ 0x6f
 8000d8e:	4853      	ldr	r0, [pc, #332]	@ (8000edc <_printf_i+0x238>)
 8000d90:	6033      	str	r3, [r6, #0]
 8000d92:	bf14      	ite	ne
 8000d94:	230a      	movne	r3, #10
 8000d96:	2308      	moveq	r3, #8
 8000d98:	2100      	movs	r1, #0
 8000d9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8000d9e:	6866      	ldr	r6, [r4, #4]
 8000da0:	60a6      	str	r6, [r4, #8]
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	bfa2      	ittt	ge
 8000da6:	6821      	ldrge	r1, [r4, #0]
 8000da8:	f021 0104 	bicge.w	r1, r1, #4
 8000dac:	6021      	strge	r1, [r4, #0]
 8000dae:	b90d      	cbnz	r5, 8000db4 <_printf_i+0x110>
 8000db0:	2e00      	cmp	r6, #0
 8000db2:	d04b      	beq.n	8000e4c <_printf_i+0x1a8>
 8000db4:	4616      	mov	r6, r2
 8000db6:	fbb5 f1f3 	udiv	r1, r5, r3
 8000dba:	fb03 5711 	mls	r7, r3, r1, r5
 8000dbe:	5dc7      	ldrb	r7, [r0, r7]
 8000dc0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8000dc4:	462f      	mov	r7, r5
 8000dc6:	42bb      	cmp	r3, r7
 8000dc8:	460d      	mov	r5, r1
 8000dca:	d9f4      	bls.n	8000db6 <_printf_i+0x112>
 8000dcc:	2b08      	cmp	r3, #8
 8000dce:	d10b      	bne.n	8000de8 <_printf_i+0x144>
 8000dd0:	6823      	ldr	r3, [r4, #0]
 8000dd2:	07df      	lsls	r7, r3, #31
 8000dd4:	d508      	bpl.n	8000de8 <_printf_i+0x144>
 8000dd6:	6923      	ldr	r3, [r4, #16]
 8000dd8:	6861      	ldr	r1, [r4, #4]
 8000dda:	4299      	cmp	r1, r3
 8000ddc:	bfde      	ittt	le
 8000dde:	2330      	movle	r3, #48	@ 0x30
 8000de0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8000de4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8000de8:	1b92      	subs	r2, r2, r6
 8000dea:	6122      	str	r2, [r4, #16]
 8000dec:	f8cd a000 	str.w	sl, [sp]
 8000df0:	464b      	mov	r3, r9
 8000df2:	aa03      	add	r2, sp, #12
 8000df4:	4621      	mov	r1, r4
 8000df6:	4640      	mov	r0, r8
 8000df8:	f7ff fee6 	bl	8000bc8 <_printf_common>
 8000dfc:	3001      	adds	r0, #1
 8000dfe:	d14a      	bne.n	8000e96 <_printf_i+0x1f2>
 8000e00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e04:	b004      	add	sp, #16
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	6823      	ldr	r3, [r4, #0]
 8000e0c:	f043 0320 	orr.w	r3, r3, #32
 8000e10:	6023      	str	r3, [r4, #0]
 8000e12:	4833      	ldr	r0, [pc, #204]	@ (8000ee0 <_printf_i+0x23c>)
 8000e14:	2778      	movs	r7, #120	@ 0x78
 8000e16:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8000e1a:	6823      	ldr	r3, [r4, #0]
 8000e1c:	6831      	ldr	r1, [r6, #0]
 8000e1e:	061f      	lsls	r7, r3, #24
 8000e20:	f851 5b04 	ldr.w	r5, [r1], #4
 8000e24:	d402      	bmi.n	8000e2c <_printf_i+0x188>
 8000e26:	065f      	lsls	r7, r3, #25
 8000e28:	bf48      	it	mi
 8000e2a:	b2ad      	uxthmi	r5, r5
 8000e2c:	6031      	str	r1, [r6, #0]
 8000e2e:	07d9      	lsls	r1, r3, #31
 8000e30:	bf44      	itt	mi
 8000e32:	f043 0320 	orrmi.w	r3, r3, #32
 8000e36:	6023      	strmi	r3, [r4, #0]
 8000e38:	b11d      	cbz	r5, 8000e42 <_printf_i+0x19e>
 8000e3a:	2310      	movs	r3, #16
 8000e3c:	e7ac      	b.n	8000d98 <_printf_i+0xf4>
 8000e3e:	4827      	ldr	r0, [pc, #156]	@ (8000edc <_printf_i+0x238>)
 8000e40:	e7e9      	b.n	8000e16 <_printf_i+0x172>
 8000e42:	6823      	ldr	r3, [r4, #0]
 8000e44:	f023 0320 	bic.w	r3, r3, #32
 8000e48:	6023      	str	r3, [r4, #0]
 8000e4a:	e7f6      	b.n	8000e3a <_printf_i+0x196>
 8000e4c:	4616      	mov	r6, r2
 8000e4e:	e7bd      	b.n	8000dcc <_printf_i+0x128>
 8000e50:	6833      	ldr	r3, [r6, #0]
 8000e52:	6825      	ldr	r5, [r4, #0]
 8000e54:	6961      	ldr	r1, [r4, #20]
 8000e56:	1d18      	adds	r0, r3, #4
 8000e58:	6030      	str	r0, [r6, #0]
 8000e5a:	062e      	lsls	r6, r5, #24
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	d501      	bpl.n	8000e64 <_printf_i+0x1c0>
 8000e60:	6019      	str	r1, [r3, #0]
 8000e62:	e002      	b.n	8000e6a <_printf_i+0x1c6>
 8000e64:	0668      	lsls	r0, r5, #25
 8000e66:	d5fb      	bpl.n	8000e60 <_printf_i+0x1bc>
 8000e68:	8019      	strh	r1, [r3, #0]
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	6123      	str	r3, [r4, #16]
 8000e6e:	4616      	mov	r6, r2
 8000e70:	e7bc      	b.n	8000dec <_printf_i+0x148>
 8000e72:	6833      	ldr	r3, [r6, #0]
 8000e74:	1d1a      	adds	r2, r3, #4
 8000e76:	6032      	str	r2, [r6, #0]
 8000e78:	681e      	ldr	r6, [r3, #0]
 8000e7a:	6862      	ldr	r2, [r4, #4]
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4630      	mov	r0, r6
 8000e80:	f7ff f9a6 	bl	80001d0 <memchr>
 8000e84:	b108      	cbz	r0, 8000e8a <_printf_i+0x1e6>
 8000e86:	1b80      	subs	r0, r0, r6
 8000e88:	6060      	str	r0, [r4, #4]
 8000e8a:	6863      	ldr	r3, [r4, #4]
 8000e8c:	6123      	str	r3, [r4, #16]
 8000e8e:	2300      	movs	r3, #0
 8000e90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8000e94:	e7aa      	b.n	8000dec <_printf_i+0x148>
 8000e96:	6923      	ldr	r3, [r4, #16]
 8000e98:	4632      	mov	r2, r6
 8000e9a:	4649      	mov	r1, r9
 8000e9c:	4640      	mov	r0, r8
 8000e9e:	47d0      	blx	sl
 8000ea0:	3001      	adds	r0, #1
 8000ea2:	d0ad      	beq.n	8000e00 <_printf_i+0x15c>
 8000ea4:	6823      	ldr	r3, [r4, #0]
 8000ea6:	079b      	lsls	r3, r3, #30
 8000ea8:	d413      	bmi.n	8000ed2 <_printf_i+0x22e>
 8000eaa:	68e0      	ldr	r0, [r4, #12]
 8000eac:	9b03      	ldr	r3, [sp, #12]
 8000eae:	4298      	cmp	r0, r3
 8000eb0:	bfb8      	it	lt
 8000eb2:	4618      	movlt	r0, r3
 8000eb4:	e7a6      	b.n	8000e04 <_printf_i+0x160>
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	4632      	mov	r2, r6
 8000eba:	4649      	mov	r1, r9
 8000ebc:	4640      	mov	r0, r8
 8000ebe:	47d0      	blx	sl
 8000ec0:	3001      	adds	r0, #1
 8000ec2:	d09d      	beq.n	8000e00 <_printf_i+0x15c>
 8000ec4:	3501      	adds	r5, #1
 8000ec6:	68e3      	ldr	r3, [r4, #12]
 8000ec8:	9903      	ldr	r1, [sp, #12]
 8000eca:	1a5b      	subs	r3, r3, r1
 8000ecc:	42ab      	cmp	r3, r5
 8000ece:	dcf2      	bgt.n	8000eb6 <_printf_i+0x212>
 8000ed0:	e7eb      	b.n	8000eaa <_printf_i+0x206>
 8000ed2:	2500      	movs	r5, #0
 8000ed4:	f104 0619 	add.w	r6, r4, #25
 8000ed8:	e7f5      	b.n	8000ec6 <_printf_i+0x222>
 8000eda:	bf00      	nop
 8000edc:	0800109a 	.word	0x0800109a
 8000ee0:	080010ab 	.word	0x080010ab

08000ee4 <__malloc_lock>:
 8000ee4:	4801      	ldr	r0, [pc, #4]	@ (8000eec <__malloc_lock+0x8>)
 8000ee6:	f7ff bc73 	b.w	80007d0 <__retarget_lock_acquire_recursive>
 8000eea:	bf00      	nop
 8000eec:	200001bc 	.word	0x200001bc

08000ef0 <__malloc_unlock>:
 8000ef0:	4801      	ldr	r0, [pc, #4]	@ (8000ef8 <__malloc_unlock+0x8>)
 8000ef2:	f7ff bc6e 	b.w	80007d2 <__retarget_lock_release_recursive>
 8000ef6:	bf00      	nop
 8000ef8:	200001bc 	.word	0x200001bc

08000efc <_realloc_r>:
 8000efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f00:	4680      	mov	r8, r0
 8000f02:	4615      	mov	r5, r2
 8000f04:	460c      	mov	r4, r1
 8000f06:	b921      	cbnz	r1, 8000f12 <_realloc_r+0x16>
 8000f08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000f0c:	4611      	mov	r1, r2
 8000f0e:	f7ff bddb 	b.w	8000ac8 <_malloc_r>
 8000f12:	b92a      	cbnz	r2, 8000f20 <_realloc_r+0x24>
 8000f14:	f000 f858 	bl	8000fc8 <_free_r>
 8000f18:	2400      	movs	r4, #0
 8000f1a:	4620      	mov	r0, r4
 8000f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000f20:	f000 f89c 	bl	800105c <_malloc_usable_size_r>
 8000f24:	4285      	cmp	r5, r0
 8000f26:	4606      	mov	r6, r0
 8000f28:	d802      	bhi.n	8000f30 <_realloc_r+0x34>
 8000f2a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8000f2e:	d8f4      	bhi.n	8000f1a <_realloc_r+0x1e>
 8000f30:	4629      	mov	r1, r5
 8000f32:	4640      	mov	r0, r8
 8000f34:	f7ff fdc8 	bl	8000ac8 <_malloc_r>
 8000f38:	4607      	mov	r7, r0
 8000f3a:	2800      	cmp	r0, #0
 8000f3c:	d0ec      	beq.n	8000f18 <_realloc_r+0x1c>
 8000f3e:	42b5      	cmp	r5, r6
 8000f40:	462a      	mov	r2, r5
 8000f42:	4621      	mov	r1, r4
 8000f44:	bf28      	it	cs
 8000f46:	4632      	movcs	r2, r6
 8000f48:	f000 f830 	bl	8000fac <memcpy>
 8000f4c:	4621      	mov	r1, r4
 8000f4e:	4640      	mov	r0, r8
 8000f50:	f000 f83a 	bl	8000fc8 <_free_r>
 8000f54:	463c      	mov	r4, r7
 8000f56:	e7e0      	b.n	8000f1a <_realloc_r+0x1e>

08000f58 <memmove>:
 8000f58:	4288      	cmp	r0, r1
 8000f5a:	b510      	push	{r4, lr}
 8000f5c:	eb01 0402 	add.w	r4, r1, r2
 8000f60:	d902      	bls.n	8000f68 <memmove+0x10>
 8000f62:	4284      	cmp	r4, r0
 8000f64:	4623      	mov	r3, r4
 8000f66:	d807      	bhi.n	8000f78 <memmove+0x20>
 8000f68:	1e43      	subs	r3, r0, #1
 8000f6a:	42a1      	cmp	r1, r4
 8000f6c:	d008      	beq.n	8000f80 <memmove+0x28>
 8000f6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8000f72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8000f76:	e7f8      	b.n	8000f6a <memmove+0x12>
 8000f78:	4402      	add	r2, r0
 8000f7a:	4601      	mov	r1, r0
 8000f7c:	428a      	cmp	r2, r1
 8000f7e:	d100      	bne.n	8000f82 <memmove+0x2a>
 8000f80:	bd10      	pop	{r4, pc}
 8000f82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8000f86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8000f8a:	e7f7      	b.n	8000f7c <memmove+0x24>

08000f8c <_sbrk_r>:
 8000f8c:	b538      	push	{r3, r4, r5, lr}
 8000f8e:	4d06      	ldr	r5, [pc, #24]	@ (8000fa8 <_sbrk_r+0x1c>)
 8000f90:	2300      	movs	r3, #0
 8000f92:	4604      	mov	r4, r0
 8000f94:	4608      	mov	r0, r1
 8000f96:	602b      	str	r3, [r5, #0]
 8000f98:	f7ff fa50 	bl	800043c <_sbrk>
 8000f9c:	1c43      	adds	r3, r0, #1
 8000f9e:	d102      	bne.n	8000fa6 <_sbrk_r+0x1a>
 8000fa0:	682b      	ldr	r3, [r5, #0]
 8000fa2:	b103      	cbz	r3, 8000fa6 <_sbrk_r+0x1a>
 8000fa4:	6023      	str	r3, [r4, #0]
 8000fa6:	bd38      	pop	{r3, r4, r5, pc}
 8000fa8:	200001c8 	.word	0x200001c8

08000fac <memcpy>:
 8000fac:	440a      	add	r2, r1
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000fb4:	d100      	bne.n	8000fb8 <memcpy+0xc>
 8000fb6:	4770      	bx	lr
 8000fb8:	b510      	push	{r4, lr}
 8000fba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000fbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8000fc2:	4291      	cmp	r1, r2
 8000fc4:	d1f9      	bne.n	8000fba <memcpy+0xe>
 8000fc6:	bd10      	pop	{r4, pc}

08000fc8 <_free_r>:
 8000fc8:	b538      	push	{r3, r4, r5, lr}
 8000fca:	4605      	mov	r5, r0
 8000fcc:	2900      	cmp	r1, #0
 8000fce:	d041      	beq.n	8001054 <_free_r+0x8c>
 8000fd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000fd4:	1f0c      	subs	r4, r1, #4
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	bfb8      	it	lt
 8000fda:	18e4      	addlt	r4, r4, r3
 8000fdc:	f7ff ff82 	bl	8000ee4 <__malloc_lock>
 8000fe0:	4a1d      	ldr	r2, [pc, #116]	@ (8001058 <_free_r+0x90>)
 8000fe2:	6813      	ldr	r3, [r2, #0]
 8000fe4:	b933      	cbnz	r3, 8000ff4 <_free_r+0x2c>
 8000fe6:	6063      	str	r3, [r4, #4]
 8000fe8:	6014      	str	r4, [r2, #0]
 8000fea:	4628      	mov	r0, r5
 8000fec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ff0:	f7ff bf7e 	b.w	8000ef0 <__malloc_unlock>
 8000ff4:	42a3      	cmp	r3, r4
 8000ff6:	d908      	bls.n	800100a <_free_r+0x42>
 8000ff8:	6820      	ldr	r0, [r4, #0]
 8000ffa:	1821      	adds	r1, r4, r0
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf01      	itttt	eq
 8001000:	6819      	ldreq	r1, [r3, #0]
 8001002:	685b      	ldreq	r3, [r3, #4]
 8001004:	1809      	addeq	r1, r1, r0
 8001006:	6021      	streq	r1, [r4, #0]
 8001008:	e7ed      	b.n	8000fe6 <_free_r+0x1e>
 800100a:	461a      	mov	r2, r3
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	b10b      	cbz	r3, 8001014 <_free_r+0x4c>
 8001010:	42a3      	cmp	r3, r4
 8001012:	d9fa      	bls.n	800100a <_free_r+0x42>
 8001014:	6811      	ldr	r1, [r2, #0]
 8001016:	1850      	adds	r0, r2, r1
 8001018:	42a0      	cmp	r0, r4
 800101a:	d10b      	bne.n	8001034 <_free_r+0x6c>
 800101c:	6820      	ldr	r0, [r4, #0]
 800101e:	4401      	add	r1, r0
 8001020:	1850      	adds	r0, r2, r1
 8001022:	4283      	cmp	r3, r0
 8001024:	6011      	str	r1, [r2, #0]
 8001026:	d1e0      	bne.n	8000fea <_free_r+0x22>
 8001028:	6818      	ldr	r0, [r3, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	6053      	str	r3, [r2, #4]
 800102e:	4408      	add	r0, r1
 8001030:	6010      	str	r0, [r2, #0]
 8001032:	e7da      	b.n	8000fea <_free_r+0x22>
 8001034:	d902      	bls.n	800103c <_free_r+0x74>
 8001036:	230c      	movs	r3, #12
 8001038:	602b      	str	r3, [r5, #0]
 800103a:	e7d6      	b.n	8000fea <_free_r+0x22>
 800103c:	6820      	ldr	r0, [r4, #0]
 800103e:	1821      	adds	r1, r4, r0
 8001040:	428b      	cmp	r3, r1
 8001042:	bf04      	itt	eq
 8001044:	6819      	ldreq	r1, [r3, #0]
 8001046:	685b      	ldreq	r3, [r3, #4]
 8001048:	6063      	str	r3, [r4, #4]
 800104a:	bf04      	itt	eq
 800104c:	1809      	addeq	r1, r1, r0
 800104e:	6021      	streq	r1, [r4, #0]
 8001050:	6054      	str	r4, [r2, #4]
 8001052:	e7ca      	b.n	8000fea <_free_r+0x22>
 8001054:	bd38      	pop	{r3, r4, r5, pc}
 8001056:	bf00      	nop
 8001058:	200001c4 	.word	0x200001c4

0800105c <_malloc_usable_size_r>:
 800105c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001060:	1f18      	subs	r0, r3, #4
 8001062:	2b00      	cmp	r3, #0
 8001064:	bfbc      	itt	lt
 8001066:	580b      	ldrlt	r3, [r1, r0]
 8001068:	18c0      	addlt	r0, r0, r3
 800106a:	4770      	bx	lr

0800106c <_init>:
 800106c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800106e:	bf00      	nop
 8001070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001072:	bc08      	pop	{r3}
 8001074:	469e      	mov	lr, r3
 8001076:	4770      	bx	lr

08001078 <_fini>:
 8001078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800107a:	bf00      	nop
 800107c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800107e:	bc08      	pop	{r3}
 8001080:	469e      	mov	lr, r3
 8001082:	4770      	bx	lr
