set_property PACKAGE_PIN AF16 [ get_ports "PMOD0_0" ]
set_property PACKAGE_PIN AG17 [ get_ports "PMOD0_1" ]
set_property PACKAGE_PIN AJ16 [ get_ports "PMOD0_2" ]
set_property PACKAGE_PIN AK17 [ get_ports "PMOD0_3" ]
set_property PACKAGE_PIN AF15 [ get_ports "PMOD0_4" ]
set_property PACKAGE_PIN AF17 [ get_ports "PMOD0_5" ]
set_property PACKAGE_PIN AH17 [ get_ports "PMOD0_6" ]
set_property PACKAGE_PIN AK16 [ get_ports "PMOD0_7" ]
set_property IOSTANDARD LVCMOS18 [ get_ports "PMOD0*"]

set_property PACKAGE_PIN AW13 [ get_ports "PMOD1_0" ]
#set_property PACKAGE_PIN AR13 [ get_ports "PMOD1_1" ]
#set_property PACKAGE_PIN AU13 [ get_ports "PMOD1_2" ]
#set_property PACKAGE_PIN AV13 [ get_ports "PMOD1_3" ]
#set_property PACKAGE_PIN AU15 [ get_ports "PMOD1_4" ]
#set_property PACKAGE_PIN AP14 [ get_ports "PMOD1_5" ]
#set_property PACKAGE_PIN AT15 [ get_ports "PMOD1_6" ]
#set_property PACKAGE_PIN AU14 [ get_ports "PMOD1_7" ]
set_property IOSTANDARD LVCMOS18 [ get_ports "PMOD1*"]

#set_property PACKAGE_PIN AW16 [ get_ports "PMOD01_0" ]
#set_property PACKAGE_PIN AW15 [ get_ports "PMOD01_1" ]
#set_property PACKAGE_PIN AW14 [ get_ports "PMOD01_2" ]
#set_property PACKAGE_PIN AR16 [ get_ports "PMOD01_3" ]
#set_property PACKAGE_PIN AV16 [ get_ports "PMOD01_4" ]
#set_property PACKAGE_PIN AT16 [ get_ports "PMOD01_5" ]
#set_property IOSTANDARD LVCMOS18 [ get_ports "PMOD01*"]

## PL ddr4 from https://github.com/Xilinx/RFSoC-MTS/blob/main/boards/RFSoC4x2/build_mts/mts.xdc
set_property PACKAGE_PIN G13        [get_ports "sys_clk_ddr4_clk_p"]
set_property PACKAGE_PIN B13        [get_ports "ddr4_pl_adr[0]"]
set_property PACKAGE_PIN G6         [get_ports "ddr4_pl_adr[1]"]
set_property PACKAGE_PIN A14        [get_ports "ddr4_pl_adr[2]"]
set_property PACKAGE_PIN F10        [get_ports "ddr4_pl_adr[3]"]
set_property PACKAGE_PIN D14        [get_ports "ddr4_pl_adr[4]"]
set_property PACKAGE_PIN F11        [get_ports "ddr4_pl_adr[5]"]
set_property PACKAGE_PIN J7         [get_ports "ddr4_pl_adr[6]"]
set_property PACKAGE_PIN H13        [get_ports "ddr4_pl_adr[7]"]
set_property PACKAGE_PIN A11        [get_ports "ddr4_pl_adr[8]"]
set_property PACKAGE_PIN H6         [get_ports "ddr4_pl_adr[9]"]
set_property PACKAGE_PIN C15        [get_ports "ddr4_pl_adr[10]"]
set_property PACKAGE_PIN G7         [get_ports "ddr4_pl_adr[11]"]
set_property PACKAGE_PIN D13        [get_ports "ddr4_pl_adr[12]"]
set_property PACKAGE_PIN H11        [get_ports "ddr4_pl_adr[13]"]
set_property PACKAGE_PIN K13        [get_ports "ddr4_pl_adr[14]"]
set_property PACKAGE_PIN F14        [get_ports "ddr4_pl_adr[15]"]
set_property PACKAGE_PIN E13        [get_ports "ddr4_pl_adr[16]"]
set_property PACKAGE_PIN B14        [get_ports {ddr4_pl_act_n}]
set_property PACKAGE_PIN A12        [get_ports "ddr4_pl_ba[0]"]
set_property PACKAGE_PIN H10        [get_ports "ddr4_pl_ba[1]"]
set_property PACKAGE_PIN H12        [get_ports "ddr4_pl_bg[0]"]
set_property PACKAGE_PIN J10        [get_ports "ddr4_pl_ck_c[0]"]
set_property PACKAGE_PIN J11        [get_ports "ddr4_pl_ck_t[0]"]
set_property PACKAGE_PIN F12        [get_ports "ddr4_pl_cke[0]"]
set_property PACKAGE_PIN E11        [get_ports "ddr4_pl_cs_n[0]"]
set_property PACKAGE_PIN J15        [get_ports "ddr4_pl_dm_n[0]"]
set_property PACKAGE_PIN N14        [get_ports "ddr4_pl_dm_n[1]"]
set_property PACKAGE_PIN D18        [get_ports "ddr4_pl_dm_n[2]"]
set_property PACKAGE_PIN G17        [get_ports "ddr4_pl_dm_n[3]"]
set_property PACKAGE_PIN F21        [get_ports "ddr4_pl_dm_n[4]"]
set_property PACKAGE_PIN J23        [get_ports "ddr4_pl_dm_n[5]"]
set_property PACKAGE_PIN C23        [get_ports "ddr4_pl_dm_n[6]"]
set_property PACKAGE_PIN N20        [get_ports "ddr4_pl_dm_n[7]"]
set_property PACKAGE_PIN K17        [get_ports "ddr4_pl_dq[0]"]
set_property PACKAGE_PIN J16        [get_ports "ddr4_pl_dq[1]"]
set_property PACKAGE_PIN H17        [get_ports "ddr4_pl_dq[2]"]
set_property PACKAGE_PIN H16        [get_ports "ddr4_pl_dq[3]"]
set_property PACKAGE_PIN J18        [get_ports "ddr4_pl_dq[4]"]
set_property PACKAGE_PIN K16        [get_ports "ddr4_pl_dq[5]"]
set_property PACKAGE_PIN J19        [get_ports "ddr4_pl_dq[6]"]
set_property PACKAGE_PIN L17        [get_ports "ddr4_pl_dq[7]"]
set_property PACKAGE_PIN N17        [get_ports "ddr4_pl_dq[8]"]
set_property PACKAGE_PIN N13        [get_ports "ddr4_pl_dq[9]"]
set_property PACKAGE_PIN N15        [get_ports "ddr4_pl_dq[10]"]
set_property PACKAGE_PIN L12        [get_ports "ddr4_pl_dq[11]"]
set_property PACKAGE_PIN M17        [get_ports "ddr4_pl_dq[12]"]
set_property PACKAGE_PIN M13        [get_ports "ddr4_pl_dq[13]"]
set_property PACKAGE_PIN M15        [get_ports "ddr4_pl_dq[14]"]
set_property PACKAGE_PIN M12        [get_ports "ddr4_pl_dq[15]"]
set_property PACKAGE_PIN D16        [get_ports "ddr4_pl_dq[16]"]
set_property PACKAGE_PIN A17        [get_ports "ddr4_pl_dq[17]"]
set_property PACKAGE_PIN C17        [get_ports "ddr4_pl_dq[18]"]
set_property PACKAGE_PIN A19        [get_ports "ddr4_pl_dq[19]"]
set_property PACKAGE_PIN D15        [get_ports "ddr4_pl_dq[20]"]
set_property PACKAGE_PIN C16        [get_ports "ddr4_pl_dq[21]"]
set_property PACKAGE_PIN B19        [get_ports "ddr4_pl_dq[22]"]
set_property PACKAGE_PIN A16        [get_ports "ddr4_pl_dq[23]"]
set_property PACKAGE_PIN G18        [get_ports "ddr4_pl_dq[24]"]
set_property PACKAGE_PIN E16        [get_ports "ddr4_pl_dq[25]"]
set_property PACKAGE_PIN F16        [get_ports "ddr4_pl_dq[26]"]
set_property PACKAGE_PIN G15        [get_ports "ddr4_pl_dq[27]"]
set_property PACKAGE_PIN H18        [get_ports "ddr4_pl_dq[28]"]
set_property PACKAGE_PIN E17        [get_ports "ddr4_pl_dq[29]"]
set_property PACKAGE_PIN E18        [get_ports "ddr4_pl_dq[30]"]
set_property PACKAGE_PIN F15        [get_ports "ddr4_pl_dq[31]"]
set_property PACKAGE_PIN E24        [get_ports "ddr4_pl_dq[32]"]
set_property PACKAGE_PIN D21        [get_ports "ddr4_pl_dq[33]"]
set_property PACKAGE_PIN E22        [get_ports "ddr4_pl_dq[34]"]
set_property PACKAGE_PIN E21        [get_ports "ddr4_pl_dq[35]"]
set_property PACKAGE_PIN E23        [get_ports "ddr4_pl_dq[36]"]
set_property PACKAGE_PIN F20        [get_ports "ddr4_pl_dq[37]"]
set_property PACKAGE_PIN F24        [get_ports "ddr4_pl_dq[38]"]
set_property PACKAGE_PIN G20        [get_ports "ddr4_pl_dq[39]"]
set_property PACKAGE_PIN J21        [get_ports "ddr4_pl_dq[40]"]
set_property PACKAGE_PIN G22        [get_ports "ddr4_pl_dq[41]"]
set_property PACKAGE_PIN K24        [get_ports "ddr4_pl_dq[42]"]
set_property PACKAGE_PIN G23        [get_ports "ddr4_pl_dq[43]"]
set_property PACKAGE_PIN L24        [get_ports "ddr4_pl_dq[44]"]
set_property PACKAGE_PIN H22        [get_ports "ddr4_pl_dq[45]"]
set_property PACKAGE_PIN H23        [get_ports "ddr4_pl_dq[46]"]
set_property PACKAGE_PIN H21        [get_ports "ddr4_pl_dq[47]"]
set_property PACKAGE_PIN C21        [get_ports "ddr4_pl_dq[48]"]
set_property PACKAGE_PIN A24        [get_ports "ddr4_pl_dq[49]"]
set_property PACKAGE_PIN B24        [get_ports "ddr4_pl_dq[50]"]
set_property PACKAGE_PIN A20        [get_ports "ddr4_pl_dq[51]"]
set_property PACKAGE_PIN C22        [get_ports "ddr4_pl_dq[52]"]
set_property PACKAGE_PIN A21        [get_ports "ddr4_pl_dq[53]"]
set_property PACKAGE_PIN C20        [get_ports "ddr4_pl_dq[54]"]
set_property PACKAGE_PIN B20        [get_ports "ddr4_pl_dq[55]"]
set_property PACKAGE_PIN M20        [get_ports "ddr4_pl_dq[56]"]
set_property PACKAGE_PIN L20        [get_ports "ddr4_pl_dq[57]"]
set_property PACKAGE_PIN L22        [get_ports "ddr4_pl_dq[58]"]
set_property PACKAGE_PIN L21        [get_ports "ddr4_pl_dq[59]"]
set_property PACKAGE_PIN N19        [get_ports "ddr4_pl_dq[60]"]
set_property PACKAGE_PIN M19        [get_ports "ddr4_pl_dq[61]"]
set_property PACKAGE_PIN L23        [get_ports "ddr4_pl_dq[62]"]
set_property PACKAGE_PIN L19        [get_ports "ddr4_pl_dq[63]"]
set_property PACKAGE_PIN K18        [get_ports "ddr4_pl_dqs_c[0]"]
set_property PACKAGE_PIN L14        [get_ports "ddr4_pl_dqs_c[1]"]
set_property PACKAGE_PIN B17        [get_ports "ddr4_pl_dqs_c[2]"]
set_property PACKAGE_PIN F19        [get_ports "ddr4_pl_dqs_c[3]"]
set_property PACKAGE_PIN D24        [get_ports "ddr4_pl_dqs_c[4]"]
set_property PACKAGE_PIN H20        [get_ports "ddr4_pl_dqs_c[5]"]
set_property PACKAGE_PIN A22        [get_ports "ddr4_pl_dqs_c[6]"]
set_property PACKAGE_PIN K22        [get_ports "ddr4_pl_dqs_c[7]"]
set_property PACKAGE_PIN K19        [get_ports "ddr4_pl_dqs_t[0]"]
set_property PACKAGE_PIN L15        [get_ports "ddr4_pl_dqs_t[1]"]
set_property PACKAGE_PIN B18        [get_ports "ddr4_pl_dqs_t[2]"]
set_property PACKAGE_PIN G19        [get_ports "ddr4_pl_dqs_t[3]"]
set_property PACKAGE_PIN D23        [get_ports "ddr4_pl_dqs_t[4]"]
set_property PACKAGE_PIN J20        [get_ports "ddr4_pl_dqs_t[5]"]
set_property PACKAGE_PIN B22        [get_ports "ddr4_pl_dqs_t[6]"]
set_property PACKAGE_PIN K21        [get_ports "ddr4_pl_dqs_t[7]"]
set_property PACKAGE_PIN A15        [get_ports "ddr4_pl_odt[0]"]
set_property PACKAGE_PIN E14        [get_ports "ddr4_pl_reset_n"]

set_property IOSTANDARD DIFF_SSTL12     [get_ports "sys_clk_ddr4_clk_p"]
set_property IOSTANDARD SSTL12_DCI      [get_ports {ddr4_pl_act_n}]
set_property IOSTANDARD SSTL12_DCI      [get_ports {ddr4_pl_ba[?]}]
set_property IOSTANDARD SSTL12_DCI      [get_ports "ddr4_pl_bg[0]"]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports "ddr4_pl_ck_c[0]"]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports "ddr4_pl_ck_t[0]"]
set_property IOSTANDARD SSTL12_DCI      [get_ports "ddr4_pl_cke[0]"]
set_property IOSTANDARD SSTL12_DCI      [get_ports "ddr4_pl_cs_n[0]"]
set_property IOSTANDARD POD12_DCI       [get_ports {ddr4_pl_dm_n[?]}]
set_property IOSTANDARD SSTL12_DCI      [get_ports {ddr4_pl_adr[?]}]
set_property IOSTANDARD SSTL12_DCI      [get_ports {ddr4_pl_odt[?]}]
set_property IOSTANDARD LVCMOS12        [get_ports {ddr4_pl_reset_n}]
set_property IOSTANDARD DIFF_POD12_DCI  [get_ports {ddr4_pl_dqs_t[?]}]
set_property IOSTANDARD DIFF_POD12_DCI  [get_ports {ddr4_pl_dqs_c[?]}]
set_property IOSTANDARD POD12_DCI       [get_ports {ddr4_pl_dq[?]}]
