#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-top' 'controller' '+acc+1' '+vpi' '-P' 'pli.tab' '+define+COCOTB_SIM=1' '-sverilog' '-timescale=1ns/1ps' '-full64' '-debug' '-load' '/usr/local/lib64/python3.7/site-packages/cocotb/libs/libcocotbvpi_vcs.so' '/projects/hydra/t_arehman/my_cocotb/test_controller/../hdl/controller.sv' 2>&1
