$comment
	File created using the following command:
		vcd file CombDigitalDevices.msim.vcd -direction
$end
$date
	Tue Apr 09 19:36:58 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Main_vlg_vec_tst $end
$var reg 8 ! CD_inData [7:0] $end
$var reg 1 " DMX_inData $end
$var reg 8 # MUX_inData [7:0] $end
$var reg 3 $ addr [2:0] $end
$var wire 1 % CD_outData [2] $end
$var wire 1 & CD_outData [1] $end
$var wire 1 ' CD_outData [0] $end
$var wire 1 ( DMX_outData [7] $end
$var wire 1 ) DMX_outData [6] $end
$var wire 1 * DMX_outData [5] $end
$var wire 1 + DMX_outData [4] $end
$var wire 1 , DMX_outData [3] $end
$var wire 1 - DMX_outData [2] $end
$var wire 1 . DMX_outData [1] $end
$var wire 1 / DMX_outData [0] $end
$var wire 1 0 MUX_outData $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 8 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 9 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 : ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 ; MUX_outData~output_o $end
$var wire 1 < DMX_outData[0]~output_o $end
$var wire 1 = DMX_outData[1]~output_o $end
$var wire 1 > DMX_outData[2]~output_o $end
$var wire 1 ? DMX_outData[3]~output_o $end
$var wire 1 @ DMX_outData[4]~output_o $end
$var wire 1 A DMX_outData[5]~output_o $end
$var wire 1 B DMX_outData[6]~output_o $end
$var wire 1 C DMX_outData[7]~output_o $end
$var wire 1 D CD_outData[0]~output_o $end
$var wire 1 E CD_outData[1]~output_o $end
$var wire 1 F CD_outData[2]~output_o $end
$var wire 1 G MUX_inData[3]~input_o $end
$var wire 1 H MUX_inData[2]~input_o $end
$var wire 1 I addr[1]~input_o $end
$var wire 1 J MUX_inData[1]~input_o $end
$var wire 1 K addr[0]~input_o $end
$var wire 1 L MUX_inData[0]~input_o $end
$var wire 1 M mux|Mux0~2_combout $end
$var wire 1 N mux|Mux0~3_combout $end
$var wire 1 O addr[2]~input_o $end
$var wire 1 P MUX_inData[5]~input_o $end
$var wire 1 Q MUX_inData[7]~input_o $end
$var wire 1 R MUX_inData[4]~input_o $end
$var wire 1 S MUX_inData[6]~input_o $end
$var wire 1 T mux|Mux0~0_combout $end
$var wire 1 U mux|Mux0~1_combout $end
$var wire 1 V mux|Mux0~4_combout $end
$var wire 1 W DMX_inData~input_o $end
$var wire 1 X dmx|outData[0]~0_combout $end
$var wire 1 Y dmx|outData[1]~1_combout $end
$var wire 1 Z dmx|outData[2]~2_combout $end
$var wire 1 [ dmx|outData[3]~3_combout $end
$var wire 1 \ dmx|outData[4]~4_combout $end
$var wire 1 ] dmx|outData[5]~5_combout $end
$var wire 1 ^ dmx|outData[6]~6_combout $end
$var wire 1 _ dmx|outData[7]~7_combout $end
$var wire 1 ` CD_inData[3]~input_o $end
$var wire 1 a CD_inData[5]~input_o $end
$var wire 1 b CD_inData[7]~input_o $end
$var wire 1 c cd|WideOr6~1_combout $end
$var wire 1 d CD_inData[1]~input_o $end
$var wire 1 e CD_inData[6]~input_o $end
$var wire 1 f CD_inData[4]~input_o $end
$var wire 1 g CD_inData[0]~input_o $end
$var wire 1 h CD_inData[2]~input_o $end
$var wire 1 i cd|WideOr6~0_combout $end
$var wire 1 j cd|WideOr6~2_combout $end
$var wire 1 k cd|WideOr0~2_combout $end
$var wire 1 l cd|WideOr0~3_combout $end
$var wire 1 m cd|WideOr0~0_combout $end
$var wire 1 n cd|WideOr0~1_combout $end
$var wire 1 o cd|WideOr0~4_combout $end
$var wire 1 p cd|WideOr0~4clkctrl_outclk $end
$var wire 1 q cd|WideOr4~0_combout $end
$var wire 1 r cd|WideOr4~1_combout $end
$var wire 1 s cd|WideOr4~2_combout $end
$var wire 1 t cd|WideOr2~0_combout $end
$var wire 1 u cd|WideOr2~1_combout $end
$var wire 1 v cd|outData [2] $end
$var wire 1 w cd|outData [1] $end
$var wire 1 x cd|outData [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
0"
b0 #
b0 $
0'
0&
0%
0/
0.
0-
0,
0+
0*
0)
0(
00
01
12
x3
14
15
16
07
z8
z9
z:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
0d
0e
0f
1g
0h
1i
1j
0k
0l
1m
0n
1o
1p
1q
1r
1s
1t
1u
0x
0w
0v
$end
#160000
b11 !
b10 !
1d
0g
1k
0j
0m
0i
1x
1D
1'
#330000
b110 !
b100 !
1h
0d
0r
1i
0q
0s
1j
1w
0x
0D
1E
1&
0'
#510000
b1100 !
b1000 !
1`
0h
1m
0j
0k
0i
1x
1D
1'
#680000
b10001000 !
b10000000 !
1b
0`
0c
0t
0u
1v
1F
1%
#840000
b10100000 !
b100000 !
0b
1a
1r
0m
1q
1k
1s
0w
0E
0&
#990000
b0 !
0a
0q
0k
1c
0s
0o
0p
#1000000
