// Seed: 2245952213
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    input  uwire id_2
    , id_7 = -1,
    input  wire  id_3,
    input  wand  id_4,
    input  wor   id_5
);
  logic id_8;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd88,
    parameter id_2  = 32'd28,
    parameter id_32 = 32'd62
) (
    input wor id_0,
    input supply0 id_1,
    output supply1 _id_2,
    output uwire id_3,
    output wor id_4,
    input tri1 id_5,
    input uwire id_6,
    output wire id_7,
    output tri id_8,
    input supply1 id_9,
    output tri id_10,
    input tri0 id_11,
    output tri _id_12,
    output tri id_13,
    input tri0 id_14,
    input supply1 id_15[1 'b0 : id_12],
    input wire id_16,
    input wor id_17,
    output supply0 id_18,
    input wand id_19,
    input uwire id_20,
    output uwire id_21,
    input supply1 id_22,
    input wire id_23,
    output supply1 id_24,
    output supply1 id_25,
    input tri0 id_26,
    input supply0 id_27,
    output wand id_28,
    input tri1 id_29,
    input tri0 id_30,
    output supply0 id_31,
    input tri0 _id_32,
    input tri id_33,
    output supply0 id_34,
    input tri id_35,
    input wand id_36,
    input tri1 id_37,
    output tri0 id_38,
    input wand id_39,
    input tri id_40
);
  if (1) logic id_42[id_2  ==  id_32 : -1];
  else wire id_43;
  module_0 modCall_1 (
      id_37,
      id_7,
      id_33,
      id_9,
      id_40,
      id_20
  );
endmodule
