<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Dac Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Dac Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___d_a_c.html">Digital Analog Converter</a> &#124; <a class="el" href="group___s_a_m_l21___d_a_c.html">Digital-to-Analog Converter</a> &#124; <a class="el" href="group___s_a_m_r21___d_a_c.html">Digital Analog Converter</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DAC hardware registers.  
 <a href="struct_dac.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html">dac.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a63c3df9047d43c3d162f79612079a025"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___c_t_r_l_a___type.html">DAC_CTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#a63c3df9047d43c3d162f79612079a025">CTRLA</a></td></tr>
<tr class="memdesc:a63c3df9047d43c3d162f79612079a025"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0 (R/W 8) Control A.  <a href="#a63c3df9047d43c3d162f79612079a025">More...</a><br /></td></tr>
<tr class="separator:a63c3df9047d43c3d162f79612079a025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74b22a8638d8b9b2d51e81a07e768280"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___c_t_r_l_b___type.html">DAC_CTRLB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#a74b22a8638d8b9b2d51e81a07e768280">CTRLB</a></td></tr>
<tr class="memdesc:a74b22a8638d8b9b2d51e81a07e768280"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1 (R/W 8) Control B.  <a href="#a74b22a8638d8b9b2d51e81a07e768280">More...</a><br /></td></tr>
<tr class="separator:a74b22a8638d8b9b2d51e81a07e768280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f45347a49f38b08fe4e2b0798acefc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___e_v_c_t_r_l___type.html">DAC_EVCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#aa6f45347a49f38b08fe4e2b0798acefc">EVCTRL</a></td></tr>
<tr class="memdesc:aa6f45347a49f38b08fe4e2b0798acefc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2 (R/W 8) Event Control.  <a href="#aa6f45347a49f38b08fe4e2b0798acefc">More...</a><br /></td></tr>
<tr class="separator:aa6f45347a49f38b08fe4e2b0798acefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090acd0ea687f5a1b4f3e109c9133e77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#a090acd0ea687f5a1b4f3e109c9133e77">Reserved1</a> [0x1]</td></tr>
<tr class="separator:a090acd0ea687f5a1b4f3e109c9133e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b4e072f5171822143662fbe6eeb2685"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___i_n_t_e_n_c_l_r___type.html">DAC_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#a3b4e072f5171822143662fbe6eeb2685">INTENCLR</a></td></tr>
<tr class="memdesc:a3b4e072f5171822143662fbe6eeb2685"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4 (R/W 8) Interrupt Enable Clear.  <a href="#a3b4e072f5171822143662fbe6eeb2685">More...</a><br /></td></tr>
<tr class="separator:a3b4e072f5171822143662fbe6eeb2685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ccd37e8d31bd0b94cce784de8a3700"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___i_n_t_e_n_s_e_t___type.html">DAC_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#ae3ccd37e8d31bd0b94cce784de8a3700">INTENSET</a></td></tr>
<tr class="memdesc:ae3ccd37e8d31bd0b94cce784de8a3700"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x5 (R/W 8) Interrupt Enable Set.  <a href="#ae3ccd37e8d31bd0b94cce784de8a3700">More...</a><br /></td></tr>
<tr class="separator:ae3ccd37e8d31bd0b94cce784de8a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4496ba3ffab30aef60ba2dce5e689ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___i_n_t_f_l_a_g___type.html">DAC_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#ab4496ba3ffab30aef60ba2dce5e689ac">INTFLAG</a></td></tr>
<tr class="memdesc:ab4496ba3ffab30aef60ba2dce5e689ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x6 (R/W 8) Interrupt Flag Status and Clear.  <a href="#ab4496ba3ffab30aef60ba2dce5e689ac">More...</a><br /></td></tr>
<tr class="separator:ab4496ba3ffab30aef60ba2dce5e689ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af742ee08f000b4fa73c1513eb9501e23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_a_c___s_t_a_t_u_s___type.html">DAC_STATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#af742ee08f000b4fa73c1513eb9501e23">STATUS</a></td></tr>
<tr class="memdesc:af742ee08f000b4fa73c1513eb9501e23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x7 (R/ 8) Status.  <a href="#af742ee08f000b4fa73c1513eb9501e23">More...</a><br /></td></tr>
<tr class="separator:af742ee08f000b4fa73c1513eb9501e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7148bbb7404231815d4954ef51204525"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___d_a_t_a___type.html">DAC_DATA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#a7148bbb7404231815d4954ef51204525">DATA</a></td></tr>
<tr class="memdesc:a7148bbb7404231815d4954ef51204525"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x8 (R/W 16) Data.  <a href="#a7148bbb7404231815d4954ef51204525">More...</a><br /></td></tr>
<tr class="separator:a7148bbb7404231815d4954ef51204525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e22156efdbee765577c760f170204da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#a2e22156efdbee765577c760f170204da">Reserved2</a> [0x2]</td></tr>
<tr class="separator:a2e22156efdbee765577c760f170204da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61da94de54928bc3cd8a54ae995d461a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___d_a_t_a_b_u_f___type.html">DAC_DATABUF_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#a61da94de54928bc3cd8a54ae995d461a">DATABUF</a></td></tr>
<tr class="memdesc:a61da94de54928bc3cd8a54ae995d461a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xC (R/W 16) Data Buffer.  <a href="#a61da94de54928bc3cd8a54ae995d461a">More...</a><br /></td></tr>
<tr class="separator:a61da94de54928bc3cd8a54ae995d461a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab5996e3b5d7ea5360d5a13f70b40335"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_a_c___s_y_n_c_b_u_s_y___type.html">DAC_SYNCBUSY_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#aab5996e3b5d7ea5360d5a13f70b40335">SYNCBUSY</a></td></tr>
<tr class="memdesc:aab5996e3b5d7ea5360d5a13f70b40335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/ 32) Synchronization Busy.  <a href="#aab5996e3b5d7ea5360d5a13f70b40335">More...</a><br /></td></tr>
<tr class="separator:aab5996e3b5d7ea5360d5a13f70b40335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a98adbcbcfc0f14710b7bbc4ff6512b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___d_a_c_c_t_r_l___type.html">DAC_DACCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#a3a98adbcbcfc0f14710b7bbc4ff6512b">DACCTRL</a> [2]</td></tr>
<tr class="memdesc:a3a98adbcbcfc0f14710b7bbc4ff6512b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 16) DACx Control.  <a href="#a3a98adbcbcfc0f14710b7bbc4ff6512b">More...</a><br /></td></tr>
<tr class="separator:a3a98adbcbcfc0f14710b7bbc4ff6512b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c8f746a077d862543bec88d31fd5ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_d_a_c___d_a_t_a___type.html">DAC_DATA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#a55c8f746a077d862543bec88d31fd5ba">DATA</a> [2]</td></tr>
<tr class="memdesc:a55c8f746a077d862543bec88d31fd5ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 ( /W 16) Data DAC0.  <a href="#a55c8f746a077d862543bec88d31fd5ba">More...</a><br /></td></tr>
<tr class="separator:a55c8f746a077d862543bec88d31fd5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae481e4453b0c2597f2e00f9115bb0d8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_d_a_c___d_a_t_a_b_u_f___type.html">DAC_DATABUF_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#ae481e4453b0c2597f2e00f9115bb0d8f">DATABUF</a> [2]</td></tr>
<tr class="memdesc:ae481e4453b0c2597f2e00f9115bb0d8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 ( /W 16) Data Buffer DAC0.  <a href="#ae481e4453b0c2597f2e00f9115bb0d8f">More...</a><br /></td></tr>
<tr class="separator:ae481e4453b0c2597f2e00f9115bb0d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272915488ecc5a596a16280380849be7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___d_b_g_c_t_r_l___type.html">DAC_DBGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dac.html#a272915488ecc5a596a16280380849be7">DBGCTRL</a></td></tr>
<tr class="memdesc:a272915488ecc5a596a16280380849be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 8) Debug Control.  <a href="#a272915488ecc5a596a16280380849be7">More...</a><br /></td></tr>
<tr class="separator:a272915488ecc5a596a16280380849be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DAC hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00272">272</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a63c3df9047d43c3d162f79612079a025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c3df9047d43c3d162f79612079a025">&#9670;&nbsp;</a></span>CTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___c_t_r_l_a___type.html">DAC_CTRLA_Type</a> CTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0 (R/W 8) Control A. </p>
<p>Offset: 0x00 (R/W 8) Control A. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00273">273</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a74b22a8638d8b9b2d51e81a07e768280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74b22a8638d8b9b2d51e81a07e768280">&#9670;&nbsp;</a></span>CTRLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___c_t_r_l_b___type.html">DAC_CTRLB_Type</a> CTRLB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1 (R/W 8) Control B. </p>
<p>Offset: 0x01 (R/W 8) Control B. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00274">274</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a3a98adbcbcfc0f14710b7bbc4ff6512b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a98adbcbcfc0f14710b7bbc4ff6512b">&#9670;&nbsp;</a></span>DACCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___d_a_c_c_t_r_l___type.html">DAC_DACCTRL_Type</a> DACCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C (R/W 16) DACx Control. </p>
<p>Offset: 0x0C (R/W 16) DAC n Control. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2component_2dac_8h_source.html#l00462">462</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a7148bbb7404231815d4954ef51204525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7148bbb7404231815d4954ef51204525">&#9670;&nbsp;</a></span>DATA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___d_a_t_a___type.html">DAC_DATA_Type</a> DATA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x8 (R/W 16) Data. </p>
<p>Offset: 0x10 ( /W 16) DAC n Data. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00281">281</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a55c8f746a077d862543bec88d31fd5ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c8f746a077d862543bec88d31fd5ba">&#9670;&nbsp;</a></span>DATA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_d_a_c___d_a_t_a___type.html">DAC_DATA_Type</a> DATA[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 ( /W 16) Data DAC0. </p>
<p>Offset: 0x10 ( /W 16) DAC n Data. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2component_2dac_8h_source.html#l00463">463</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a61da94de54928bc3cd8a54ae995d461a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61da94de54928bc3cd8a54ae995d461a">&#9670;&nbsp;</a></span>DATABUF <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___d_a_t_a_b_u_f___type.html">DAC_DATABUF_Type</a> DATABUF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xC (R/W 16) Data Buffer. </p>
<p>Offset: 0x14 ( /W 16) DAC n Data Buffer. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00283">283</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="ae481e4453b0c2597f2e00f9115bb0d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae481e4453b0c2597f2e00f9115bb0d8f">&#9670;&nbsp;</a></span>DATABUF <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_d_a_c___d_a_t_a_b_u_f___type.html">DAC_DATABUF_Type</a> DATABUF[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x14 ( /W 16) Data Buffer DAC0. </p>
<p>Offset: 0x14 ( /W 16) DAC n Data Buffer. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2component_2dac_8h_source.html#l00464">464</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a272915488ecc5a596a16280380849be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a272915488ecc5a596a16280380849be7">&#9670;&nbsp;</a></span>DBGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___d_b_g_c_t_r_l___type.html">DAC_DBGCTRL_Type</a> DBGCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x18 (R/W 8) Debug Control. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2component_2dac_8h_source.html#l00465">465</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="aa6f45347a49f38b08fe4e2b0798acefc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f45347a49f38b08fe4e2b0798acefc">&#9670;&nbsp;</a></span>EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___e_v_c_t_r_l___type.html">DAC_EVCTRL_Type</a> EVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x2 (R/W 8) Event Control. </p>
<p>Offset: 0x02 (R/W 8) Event Control. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00275">275</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a3b4e072f5171822143662fbe6eeb2685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b4e072f5171822143662fbe6eeb2685">&#9670;&nbsp;</a></span>INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___i_n_t_e_n_c_l_r___type.html">DAC_INTENCLR_Type</a> INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x4 (R/W 8) Interrupt Enable Clear. </p>
<p>Offset: 0x04 (R/W 8) Interrupt Enable Clear. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00277">277</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="ae3ccd37e8d31bd0b94cce784de8a3700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3ccd37e8d31bd0b94cce784de8a3700">&#9670;&nbsp;</a></span>INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___i_n_t_e_n_s_e_t___type.html">DAC_INTENSET_Type</a> INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x5 (R/W 8) Interrupt Enable Set. </p>
<p>Offset: 0x05 (R/W 8) Interrupt Enable Set. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00278">278</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="ab4496ba3ffab30aef60ba2dce5e689ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4496ba3ffab30aef60ba2dce5e689ac">&#9670;&nbsp;</a></span>INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_a_c___i_n_t_f_l_a_g___type.html">DAC_INTFLAG_Type</a> INTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x6 (R/W 8) Interrupt Flag Status and Clear. </p>
<p>Offset: 0x06 (R/W 8) Interrupt Flag Status and Clear. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00279">279</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a090acd0ea687f5a1b4f3e109c9133e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090acd0ea687f5a1b4f3e109c9133e77">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00276">276</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a2e22156efdbee765577c760f170204da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e22156efdbee765577c760f170204da">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00282">282</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="af742ee08f000b4fa73c1513eb9501e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af742ee08f000b4fa73c1513eb9501e23">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_a_c___s_t_a_t_u_s___type.html">DAC_STATUS_Type</a> STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x7 (R/ 8) Status. </p>
<p>Offset: 0x07 (R/ 8) Status. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00280">280</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="aab5996e3b5d7ea5360d5a13f70b40335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab5996e3b5d7ea5360d5a13f70b40335">&#9670;&nbsp;</a></span>SYNCBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_a_c___s_y_n_c_b_u_s_y___type.html">DAC_SYNCBUSY_Type</a> SYNCBUSY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/ 32) Synchronization Busy. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2component_2dac_8h_source.html#l00461">461</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2component_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam0_common/include/cmsis/samd21/include/component/<a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html">dac.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:18 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
