
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__res_high_po_1p41 and Circuit 2 cell sky130_fd_pr__res_high_po_1p41 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_1p41 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_1p41 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_high_po_1p41  |Circuit 2: sky130_fd_pr__res_high_po_1p41  
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_high_po_1p41 and sky130_fd_pr__res_high_po_1p41 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_1 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_1 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_mim_m3_1      |Circuit 2: sky130_fd_pr__cap_mim_m3_1      
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_mim_m3_1 and sky130_fd_pr__cap_mim_m3_1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_TYFUKG in circuit bgr-opamp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_high_po_1p41_Z9HR6K in circuit bgr-opamp (0)(5 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_K99WZJ in circuit bgr-opamp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_PWHT78 in circuit bgr-opamp (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_ES843Y in circuit bgr-opamp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_HGK9NV in circuit bgr-opamp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_68987S in circuit bgr-opamp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_3RG5EU in circuit bgr-opamp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_E2QEAN in circuit bgr-opamp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_73TUV6 in circuit bgr-opamp (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_BQW8Y7 in circuit bgr-opamp (0)(1 instance)

Class bgr-opamp (0):  Merged 43 parallel devices.
Class bgr-opamp (0):  Merged 4 series devices.
Class bgr-opamp (1):  Merged 4 series devices.
Subcircuit summary:
Circuit 1: bgr-opamp                       |Circuit 2: bgr-opamp                       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (16->7)            |sky130_fd_pr__nfet_01v8 (7)                
sky130_fd_pr__res_high_po_1p41 (5->1)      |sky130_fd_pr__res_high_po_1p41 (5->1)      
sky130_fd_pr__pfet_01v8 (36->5)            |sky130_fd_pr__pfet_01v8 (5)                
sky130_fd_pr__cap_mim_m3_1 (4->1)          |sky130_fd_pr__cap_mim_m3_1 (4->1)          
Number of devices: 14                      |Number of devices: 14                      
Number of nets: 13 **Mismatch**            |Number of nets: 11 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: bgr-opamp                       |Circuit 2: bgr-opamp                       

---------------------------------------------------------------------------------------
Net: m1_n2180_n1000#                       |Net: net3                                  
  sky130_fd_pr__nfet_01v8/(1|3) = 2        |  sky130_fd_pr__nfet_01v8/(1|3) = 3        
  sky130_fd_pr__nfet_01v8/2 = 4            |                                           
  sky130_fd_pr__pfet_01v8/(1|3) = 1        |                                           
                                           |                                           
Net: m1_n2200_360#                         |Net: net4                                  
  sky130_fd_pr__nfet_01v8/(1|3) = 2        |  sky130_fd_pr__nfet_01v8/2 = 3            
  sky130_fd_pr__nfet_01v8/2 = 1            |  sky130_fd_pr__nfet_01v8/(1|3) = 2        
  sky130_fd_pr__pfet_01v8/(1|3) = 1        |  sky130_fd_pr__pfet_01v8/(1|3) = 1        
  sky130_fd_pr__pfet_01v8/2 = 2            |  sky130_fd_pr__pfet_01v8/2 = 2            
                                           |                                           
Net: sky130_fd_pr__nfet_01v8_PWHT78_0/a_30 |Net: net5                                  
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |  sky130_fd_pr__nfet_01v8/2 = 2            
                                           |  sky130_fd_pr__pfet_01v8/(1|3) = 1        
                                           |  sky130_fd_pr__nfet_01v8/(1|3) = 2        
                                           |                                           
Net: sky130_fd_pr__nfet_01v8_73TUV6_0/a_30 |(no matching net)                          
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |                                           
                                           |                                           
Net: li_1100_n1000#                        |(no matching net)                          
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |                                           
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.

Subcircuit pins:
Circuit 1: bgr-opamp                       |Circuit 2: bgr-opamp                       
-------------------------------------------|-------------------------------------------
OUT                                        |OUT                                        
VP                                         |VP                                         
VN                                         |VN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes bgr-opamp and bgr-opamp are equivalent.

Final result: Netlists do not match.
Port matching may fail to disambiguate symmetries.
