|RealGame
hsync << VGADriver:driver.port1
vsync << VGADriver:driver.port2
VGAclock << VGADriver:driver.port3
VGAr[0] << PP2VerilogDrawingController:drawings.port7
VGAr[1] << PP2VerilogDrawingController:drawings.port7
VGAr[2] << PP2VerilogDrawingController:drawings.port7
VGAr[3] << PP2VerilogDrawingController:drawings.port7
VGAr[4] << PP2VerilogDrawingController:drawings.port7
VGAr[5] << PP2VerilogDrawingController:drawings.port7
VGAr[6] << PP2VerilogDrawingController:drawings.port7
VGAr[7] << PP2VerilogDrawingController:drawings.port7
VGAg[0] << PP2VerilogDrawingController:drawings.port8
VGAg[1] << PP2VerilogDrawingController:drawings.port8
VGAg[2] << PP2VerilogDrawingController:drawings.port8
VGAg[3] << PP2VerilogDrawingController:drawings.port8
VGAg[4] << PP2VerilogDrawingController:drawings.port8
VGAg[5] << PP2VerilogDrawingController:drawings.port8
VGAg[6] << PP2VerilogDrawingController:drawings.port8
VGAg[7] << PP2VerilogDrawingController:drawings.port8
VGAb[0] << PP2VerilogDrawingController:drawings.port9
VGAb[1] << PP2VerilogDrawingController:drawings.port9
VGAb[2] << PP2VerilogDrawingController:drawings.port9
VGAb[3] << PP2VerilogDrawingController:drawings.port9
VGAb[4] << PP2VerilogDrawingController:drawings.port9
VGAb[5] << PP2VerilogDrawingController:drawings.port9
VGAb[6] << PP2VerilogDrawingController:drawings.port9
VGAb[7] << PP2VerilogDrawingController:drawings.port9
VGAsync << VGADriver:driver.port5
VGAblanck << VGADriver:driver.port4
CLOCK => CLOCK.IN6
sw[0] => ~NO_FANOUT~
sw[1] => ~NO_FANOUT~
sw[2] => ~NO_FANOUT~
sw[3] => ~NO_FANOUT~
sw[4] => ~NO_FANOUT~
sw[5] => ~NO_FANOUT~
sw[6] => ~NO_FANOUT~
sw[7] => ~NO_FANOUT~
sw[8] => ~NO_FANOUT~
sw[9] => ~NO_FANOUT~
sw[10] => ~NO_FANOUT~
sw[11] => ~NO_FANOUT~
sw[12] => ~NO_FANOUT~
sw[13] => ~NO_FANOUT~
sw[14] => ~NO_FANOUT~
sw[15] => ~NO_FANOUT~
sw[16] => ~NO_FANOUT~
sw[17] => ~NO_FANOUT~
leds[0] << ps2Mouse:mouse.port3
leds[1] << ps2Mouse:mouse.port4
leds[2] << <GND>
leds[3] << <GND>
leds[4] << ps2Keyboard:keyboard.port5
leds[5] << ps2Keyboard:keyboard.port6
leds[6] << <GND>
leds[7] << <GND>
leds[8] << placerUpDown:placer.port4
leds[9] << placerUpDown:placer.port4
leds[10] << placerUpDown:placer.port4
leds[11] << placerUpDown:placer.port4
leds[12] << placerUpDown:placer.port4
leds[13] << placerUpDown:placer.port4
leds[14] << placerUpDown:placer.port4
leds[15] << placerUpDown:placer.port4
leds[16] << placerUpDown:placer.port4
leds[17] << placerUpDown:placer.port4
key[0] => _.IN1
key[1] => key[1].IN1
key[2] => key[2].IN1
key[3] => key[3].IN1
ps2ck <> ps2Mouse:mouse.port1
ps2dt <> ps2Mouse:mouse.port2
ps2ck2 <> ps2Keyboard:keyboard.port1
ps2dt2 <> ps2Keyboard:keyboard.port2
RX => RX.IN1
TX << RX.DB_MAX_OUTPUT_PORT_TYPE
GPIO0 << <GND>
GPIO1 => GPIO1.IN1
GPIO2 << <GND>
GPIO3 => ~NO_FANOUT~


|RealGame|UART2:uart
CLOCK => dataAvail~reg0.CLK
CLOCK => dataReceived[0]~reg0.CLK
CLOCK => dataReceived[1]~reg0.CLK
CLOCK => dataReceived[2]~reg0.CLK
CLOCK => dataReceived[3]~reg0.CLK
CLOCK => dataReceived[4]~reg0.CLK
CLOCK => dataReceived[5]~reg0.CLK
CLOCK => dataReceived[6]~reg0.CLK
CLOCK => dataReceived[7]~reg0.CLK
CLOCK => watchgod[0].CLK
CLOCK => watchgod[1].CLK
CLOCK => watchgod[2].CLK
CLOCK => watchgod[3].CLK
CLOCK => watchgod[4].CLK
CLOCK => watchgod[5].CLK
CLOCK => watchgod[6].CLK
CLOCK => watchgod[7].CLK
CLOCK => watchgod[8].CLK
CLOCK => watchgod[9].CLK
CLOCK => watchgod[10].CLK
CLOCK => watchgod[11].CLK
CLOCK => watchgod[12].CLK
CLOCK => watchgod[13].CLK
CLOCK => watchgod[14].CLK
CLOCK => watchgod[15].CLK
CLOCK => watchgod[16].CLK
CLOCK => watchgod[17].CLK
CLOCK => watchgod[18].CLK
CLOCK => watchgod[19].CLK
CLOCK => data[0].CLK
CLOCK => data[1].CLK
CLOCK => data[2].CLK
CLOCK => data[3].CLK
CLOCK => data[4].CLK
CLOCK => data[5].CLK
CLOCK => data[6].CLK
CLOCK => data[7].CLK
CLOCK => RXdataBit[0].CLK
CLOCK => RXdataBit[1].CLK
CLOCK => RXdataBit[2].CLK
CLOCK => RXdataBit[3].CLK
CLOCK => RXdataBit[4].CLK
CLOCK => RXdataBit[5].CLK
CLOCK => RXcount[0].CLK
CLOCK => RXcount[1].CLK
CLOCK => RXcount[2].CLK
CLOCK => RXcount[3].CLK
CLOCK => RXcount[4].CLK
CLOCK => RXcount[5].CLK
CLOCK => RXcount[6].CLK
CLOCK => RXcount[7].CLK
CLOCK => RXcount[8].CLK
CLOCK => RXcount[9].CLK
CLOCK => RXstate~5.DATAIN
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => RXstate.OUTPUTSELECT
RX => RXstate.OUTPUTSELECT
RX => RXstate.OUTPUTSELECT
RX => RXstate.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
reset => always0.IN1
dataReceived[0] <= dataReceived[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[1] <= dataReceived[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[2] <= dataReceived[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[3] <= dataReceived[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[4] <= dataReceived[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[5] <= dataReceived[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[6] <= dataReceived[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[7] <= dataReceived[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataAvail <= dataAvail~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataToSend[0] => ~NO_FANOUT~
dataToSend[1] => ~NO_FANOUT~
dataToSend[2] => ~NO_FANOUT~
dataToSend[3] => ~NO_FANOUT~
dataToSend[4] => ~NO_FANOUT~
dataToSend[5] => ~NO_FANOUT~
dataToSend[6] => ~NO_FANOUT~
dataToSend[7] => ~NO_FANOUT~
sendData => ~NO_FANOUT~


|RealGame|VGADriver:driver
real100clock => animationCLOCK~reg0.CLK
real100clock => yPos[0].CLK
real100clock => yPos[1].CLK
real100clock => yPos[2].CLK
real100clock => yPos[3].CLK
real100clock => yPos[4].CLK
real100clock => yPos[5].CLK
real100clock => yPos[6].CLK
real100clock => yPos[7].CLK
real100clock => yPos[8].CLK
real100clock => yPos[9].CLK
real100clock => yPos[10].CLK
real100clock => xPos[0].CLK
real100clock => xPos[1].CLK
real100clock => xPos[2].CLK
real100clock => xPos[3].CLK
real100clock => xPos[4].CLK
real100clock => xPos[5].CLK
real100clock => xPos[6].CLK
real100clock => xPos[7].CLK
real100clock => xPos[8].CLK
real100clock => xPos[9].CLK
real100clock => xPos[10].CLK
real100clock => downClock.CLK
hsync <= hsync.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync.DB_MAX_OUTPUT_PORT_TYPE
VGAclock <= downClock.DB_MAX_OUTPUT_PORT_TYPE
VGAblanck <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
VGAsync <= <GND>
xPixel[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
yPixel[0] <= yPos[0].DB_MAX_OUTPUT_PORT_TYPE
yPixel[1] <= yPos[1].DB_MAX_OUTPUT_PORT_TYPE
yPixel[2] <= yPos[2].DB_MAX_OUTPUT_PORT_TYPE
yPixel[3] <= yPos[3].DB_MAX_OUTPUT_PORT_TYPE
yPixel[4] <= yPos[4].DB_MAX_OUTPUT_PORT_TYPE
yPixel[5] <= yPos[5].DB_MAX_OUTPUT_PORT_TYPE
yPixel[6] <= yPos[6].DB_MAX_OUTPUT_PORT_TYPE
yPixel[7] <= yPos[7].DB_MAX_OUTPUT_PORT_TYPE
yPixel[8] <= yPos[8].DB_MAX_OUTPUT_PORT_TYPE
animationCLOCK <= animationCLOCK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|PP2VerilogDrawingController:drawings
CLOCK => CLOCK.IN4
reset => reset.IN1
animationCLOCK => animationCLOCK.IN1
wasd[0] => wasd[0].IN1
wasd[1] => wasd[1].IN1
wasd[2] => wasd[2].IN1
wasd[3] => wasd[3].IN1
arrows[0] => arrows[0].IN1
arrows[1] => arrows[1].IN1
arrows[2] => arrows[2].IN1
arrows[3] => arrows[3].IN1
xPixel[0] => LessThan2.IN22
xPixel[0] => LessThan3.IN21
xPixel[0] => LessThan6.IN22
xPixel[0] => LessThan7.IN21
xPixel[0] => LessThan10.IN22
xPixel[0] => LessThan11.IN21
xPixel[0] => LessThan12.IN20
xPixel[0] => LessThan13.IN20
xPixel[0] => LessThan16.IN20
xPixel[0] => LessThan17.IN20
xPixel[0] => LessThan22.IN22
xPixel[0] => LessThan23.IN17
xPixel[0] => Add14.IN20
xPixel[0] => Add19.IN20
xPixel[0] => Add24.IN20
xPixel[0] => Add28.IN20
xPixel[1] => LessThan2.IN21
xPixel[1] => LessThan3.IN20
xPixel[1] => LessThan6.IN21
xPixel[1] => LessThan7.IN20
xPixel[1] => LessThan10.IN21
xPixel[1] => LessThan11.IN20
xPixel[1] => LessThan12.IN19
xPixel[1] => LessThan13.IN19
xPixel[1] => LessThan16.IN19
xPixel[1] => LessThan17.IN19
xPixel[1] => LessThan22.IN21
xPixel[1] => LessThan23.IN16
xPixel[1] => Add14.IN19
xPixel[1] => Add19.IN19
xPixel[1] => Add24.IN19
xPixel[1] => Add28.IN19
xPixel[2] => LessThan2.IN20
xPixel[2] => LessThan3.IN19
xPixel[2] => LessThan6.IN20
xPixel[2] => LessThan7.IN19
xPixel[2] => LessThan10.IN20
xPixel[2] => LessThan11.IN19
xPixel[2] => LessThan12.IN18
xPixel[2] => LessThan13.IN18
xPixel[2] => LessThan16.IN18
xPixel[2] => LessThan17.IN18
xPixel[2] => LessThan22.IN20
xPixel[2] => LessThan23.IN15
xPixel[2] => Add14.IN18
xPixel[2] => Add19.IN18
xPixel[2] => Add24.IN18
xPixel[2] => Add28.IN18
xPixel[3] => LessThan2.IN19
xPixel[3] => LessThan3.IN18
xPixel[3] => LessThan6.IN19
xPixel[3] => LessThan7.IN18
xPixel[3] => LessThan10.IN19
xPixel[3] => LessThan11.IN18
xPixel[3] => LessThan12.IN17
xPixel[3] => LessThan13.IN17
xPixel[3] => LessThan16.IN17
xPixel[3] => LessThan17.IN17
xPixel[3] => LessThan22.IN19
xPixel[3] => LessThan23.IN14
xPixel[3] => Add14.IN17
xPixel[3] => Add19.IN17
xPixel[3] => Add24.IN17
xPixel[3] => Add28.IN17
xPixel[4] => LessThan2.IN18
xPixel[4] => LessThan3.IN17
xPixel[4] => LessThan6.IN18
xPixel[4] => LessThan7.IN17
xPixel[4] => LessThan10.IN18
xPixel[4] => LessThan11.IN17
xPixel[4] => LessThan12.IN16
xPixel[4] => LessThan13.IN16
xPixel[4] => LessThan16.IN16
xPixel[4] => LessThan17.IN16
xPixel[4] => LessThan22.IN18
xPixel[4] => LessThan23.IN13
xPixel[4] => Add14.IN16
xPixel[4] => Add19.IN16
xPixel[4] => Add24.IN16
xPixel[4] => Add28.IN16
xPixel[5] => LessThan2.IN17
xPixel[5] => LessThan3.IN16
xPixel[5] => LessThan6.IN17
xPixel[5] => LessThan7.IN16
xPixel[5] => LessThan10.IN17
xPixel[5] => LessThan11.IN16
xPixel[5] => LessThan12.IN15
xPixel[5] => LessThan13.IN15
xPixel[5] => LessThan16.IN15
xPixel[5] => LessThan17.IN15
xPixel[5] => LessThan22.IN17
xPixel[5] => LessThan23.IN12
xPixel[5] => Add14.IN15
xPixel[5] => Add19.IN15
xPixel[5] => Add24.IN15
xPixel[5] => Add28.IN15
xPixel[6] => LessThan2.IN16
xPixel[6] => LessThan3.IN15
xPixel[6] => LessThan6.IN16
xPixel[6] => LessThan7.IN15
xPixel[6] => LessThan10.IN16
xPixel[6] => LessThan11.IN15
xPixel[6] => LessThan12.IN14
xPixel[6] => LessThan13.IN14
xPixel[6] => LessThan16.IN14
xPixel[6] => LessThan17.IN14
xPixel[6] => LessThan22.IN16
xPixel[6] => LessThan23.IN11
xPixel[6] => Add14.IN14
xPixel[6] => Add19.IN14
xPixel[6] => Add24.IN14
xPixel[6] => Add28.IN14
xPixel[7] => LessThan2.IN15
xPixel[7] => LessThan3.IN14
xPixel[7] => LessThan6.IN15
xPixel[7] => LessThan7.IN14
xPixel[7] => LessThan10.IN15
xPixel[7] => LessThan11.IN14
xPixel[7] => LessThan12.IN13
xPixel[7] => LessThan13.IN13
xPixel[7] => LessThan16.IN13
xPixel[7] => LessThan17.IN13
xPixel[7] => LessThan22.IN15
xPixel[7] => LessThan23.IN10
xPixel[7] => Add14.IN13
xPixel[7] => Add19.IN13
xPixel[7] => Add24.IN13
xPixel[7] => Add28.IN13
xPixel[8] => LessThan2.IN14
xPixel[8] => LessThan3.IN13
xPixel[8] => LessThan6.IN14
xPixel[8] => LessThan7.IN13
xPixel[8] => LessThan10.IN14
xPixel[8] => LessThan11.IN13
xPixel[8] => LessThan12.IN12
xPixel[8] => LessThan13.IN12
xPixel[8] => LessThan16.IN12
xPixel[8] => LessThan17.IN12
xPixel[8] => LessThan22.IN14
xPixel[8] => LessThan23.IN9
xPixel[8] => Add14.IN12
xPixel[8] => Add19.IN12
xPixel[8] => Add24.IN12
xPixel[8] => Add28.IN12
xPixel[9] => LessThan2.IN13
xPixel[9] => LessThan3.IN12
xPixel[9] => LessThan6.IN13
xPixel[9] => LessThan7.IN12
xPixel[9] => LessThan10.IN13
xPixel[9] => LessThan11.IN12
xPixel[9] => LessThan12.IN11
xPixel[9] => LessThan13.IN11
xPixel[9] => LessThan16.IN11
xPixel[9] => LessThan17.IN11
xPixel[9] => LessThan22.IN13
xPixel[9] => LessThan23.IN8
xPixel[9] => Add14.IN11
xPixel[9] => Add19.IN11
xPixel[9] => Add24.IN11
xPixel[9] => Add28.IN11
yPixel[0] => LessThan0.IN10
yPixel[0] => LessThan1.IN21
yPixel[0] => LessThan4.IN10
yPixel[0] => LessThan5.IN21
yPixel[0] => LessThan8.IN10
yPixel[0] => LessThan9.IN21
yPixel[0] => LessThan14.IN18
yPixel[0] => LessThan15.IN18
yPixel[0] => LessThan18.IN18
yPixel[0] => LessThan19.IN18
yPixel[0] => LessThan20.IN10
yPixel[0] => LessThan21.IN18
yPixel[0] => Add12.IN20
yPixel[0] => Add17.IN20
yPixel[0] => Add22.IN20
yPixel[0] => Add27.IN20
yPixel[1] => LessThan0.IN9
yPixel[1] => LessThan1.IN20
yPixel[1] => LessThan4.IN9
yPixel[1] => LessThan5.IN20
yPixel[1] => LessThan8.IN9
yPixel[1] => LessThan9.IN20
yPixel[1] => LessThan14.IN17
yPixel[1] => LessThan15.IN17
yPixel[1] => LessThan18.IN17
yPixel[1] => LessThan19.IN17
yPixel[1] => LessThan20.IN9
yPixel[1] => LessThan21.IN17
yPixel[1] => Add12.IN19
yPixel[1] => Add17.IN19
yPixel[1] => Add22.IN19
yPixel[1] => Add27.IN19
yPixel[2] => LessThan0.IN8
yPixel[2] => LessThan1.IN19
yPixel[2] => LessThan4.IN8
yPixel[2] => LessThan5.IN19
yPixel[2] => LessThan8.IN8
yPixel[2] => LessThan9.IN19
yPixel[2] => LessThan14.IN16
yPixel[2] => LessThan15.IN16
yPixel[2] => LessThan18.IN16
yPixel[2] => LessThan19.IN16
yPixel[2] => LessThan20.IN8
yPixel[2] => LessThan21.IN16
yPixel[2] => Add12.IN18
yPixel[2] => Add17.IN18
yPixel[2] => Add22.IN18
yPixel[2] => Add27.IN18
yPixel[3] => LessThan0.IN7
yPixel[3] => LessThan1.IN18
yPixel[3] => LessThan4.IN7
yPixel[3] => LessThan5.IN18
yPixel[3] => LessThan8.IN7
yPixel[3] => LessThan9.IN18
yPixel[3] => LessThan14.IN15
yPixel[3] => LessThan15.IN15
yPixel[3] => LessThan18.IN15
yPixel[3] => LessThan19.IN15
yPixel[3] => LessThan20.IN7
yPixel[3] => LessThan21.IN15
yPixel[3] => Add12.IN17
yPixel[3] => Add17.IN17
yPixel[3] => Add22.IN17
yPixel[3] => Add27.IN17
yPixel[4] => LessThan0.IN6
yPixel[4] => LessThan1.IN17
yPixel[4] => LessThan4.IN6
yPixel[4] => LessThan5.IN17
yPixel[4] => LessThan8.IN6
yPixel[4] => LessThan9.IN17
yPixel[4] => LessThan14.IN14
yPixel[4] => LessThan15.IN14
yPixel[4] => LessThan18.IN14
yPixel[4] => LessThan19.IN14
yPixel[4] => LessThan20.IN6
yPixel[4] => LessThan21.IN14
yPixel[4] => Add12.IN16
yPixel[4] => Add17.IN16
yPixel[4] => Add22.IN16
yPixel[4] => Add27.IN16
yPixel[5] => LessThan0.IN5
yPixel[5] => LessThan1.IN16
yPixel[5] => LessThan4.IN5
yPixel[5] => LessThan5.IN16
yPixel[5] => LessThan8.IN5
yPixel[5] => LessThan9.IN16
yPixel[5] => LessThan14.IN13
yPixel[5] => LessThan15.IN13
yPixel[5] => LessThan18.IN13
yPixel[5] => LessThan19.IN13
yPixel[5] => LessThan20.IN5
yPixel[5] => LessThan21.IN13
yPixel[5] => Add12.IN15
yPixel[5] => Add17.IN15
yPixel[5] => Add22.IN15
yPixel[5] => Add27.IN15
yPixel[6] => LessThan0.IN4
yPixel[6] => LessThan1.IN15
yPixel[6] => LessThan4.IN4
yPixel[6] => LessThan5.IN15
yPixel[6] => LessThan8.IN4
yPixel[6] => LessThan9.IN15
yPixel[6] => LessThan14.IN12
yPixel[6] => LessThan15.IN12
yPixel[6] => LessThan18.IN12
yPixel[6] => LessThan19.IN12
yPixel[6] => LessThan20.IN4
yPixel[6] => LessThan21.IN12
yPixel[6] => Add12.IN14
yPixel[6] => Add17.IN14
yPixel[6] => Add22.IN14
yPixel[6] => Add27.IN14
yPixel[7] => LessThan0.IN3
yPixel[7] => LessThan1.IN14
yPixel[7] => LessThan4.IN3
yPixel[7] => LessThan5.IN14
yPixel[7] => LessThan8.IN3
yPixel[7] => LessThan9.IN14
yPixel[7] => LessThan14.IN11
yPixel[7] => LessThan15.IN11
yPixel[7] => LessThan18.IN11
yPixel[7] => LessThan19.IN11
yPixel[7] => LessThan20.IN3
yPixel[7] => LessThan21.IN11
yPixel[7] => Add12.IN13
yPixel[7] => Add17.IN13
yPixel[7] => Add22.IN13
yPixel[7] => Add27.IN13
yPixel[8] => LessThan0.IN2
yPixel[8] => LessThan1.IN13
yPixel[8] => LessThan4.IN2
yPixel[8] => LessThan5.IN13
yPixel[8] => LessThan8.IN2
yPixel[8] => LessThan9.IN13
yPixel[8] => LessThan14.IN10
yPixel[8] => LessThan15.IN10
yPixel[8] => LessThan18.IN10
yPixel[8] => LessThan19.IN10
yPixel[8] => LessThan20.IN2
yPixel[8] => LessThan21.IN10
yPixel[8] => Add12.IN12
yPixel[8] => Add17.IN12
yPixel[8] => Add22.IN12
yPixel[8] => Add27.IN12
VGAr[0] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAr[1] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAr[2] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAr[3] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAr[4] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAr[5] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAr[6] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAr[7] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAg[0] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAg[1] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAg[2] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAg[3] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAg[4] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAg[5] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAg[6] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAg[7] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAb[0] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
VGAb[1] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
VGAb[2] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
VGAb[3] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
VGAb[4] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
VGAb[5] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
VGAb[6] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
VGAb[7] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
mouseX[0] => ~NO_FANOUT~
mouseX[1] => ~NO_FANOUT~
mouseX[2] => ~NO_FANOUT~
mouseX[3] => ~NO_FANOUT~
mouseX[4] => ~NO_FANOUT~
mouseX[5] => ~NO_FANOUT~
mouseX[6] => ~NO_FANOUT~
mouseX[7] => ~NO_FANOUT~
mouseX[8] => ~NO_FANOUT~
mouseX[9] => ~NO_FANOUT~
mouseX[10] => ~NO_FANOUT~
mouseY[0] => ~NO_FANOUT~
mouseY[1] => ~NO_FANOUT~
mouseY[2] => ~NO_FANOUT~
mouseY[3] => ~NO_FANOUT~
mouseY[4] => ~NO_FANOUT~
mouseY[5] => ~NO_FANOUT~
mouseY[6] => ~NO_FANOUT~
mouseY[7] => ~NO_FANOUT~
mouseY[8] => ~NO_FANOUT~
mouseY[9] => ~NO_FANOUT~
mouseY[10] => ~NO_FANOUT~
pointX[0] => Add10.IN20
pointX[0] => LessThan23.IN22
pointX[0] => Add28.IN10
pointX[1] => Add10.IN19
pointX[1] => LessThan23.IN21
pointX[1] => Add28.IN9
pointX[2] => Add10.IN18
pointX[2] => LessThan23.IN20
pointX[2] => Add28.IN8
pointX[3] => Add10.IN17
pointX[3] => LessThan23.IN19
pointX[3] => Add28.IN7
pointX[4] => Add10.IN16
pointX[4] => LessThan23.IN18
pointX[4] => Add28.IN6
pointX[5] => Add10.IN15
pointX[5] => Add11.IN10
pointX[5] => Add28.IN5
pointX[6] => Add10.IN14
pointX[6] => Add11.IN9
pointX[6] => Add28.IN4
pointX[7] => Add10.IN13
pointX[7] => Add11.IN8
pointX[7] => Add28.IN3
pointX[8] => Add10.IN12
pointX[8] => Add11.IN7
pointX[8] => Add28.IN2
pointX[9] => Add10.IN11
pointX[9] => Add11.IN6
pointX[9] => Add28.IN1
pointY[0] => LessThan20.IN20
pointY[0] => LessThan21.IN22
pointY[0] => Add27.IN11
pointY[1] => LessThan20.IN19
pointY[1] => LessThan21.IN21
pointY[1] => Add27.IN10
pointY[2] => LessThan20.IN18
pointY[2] => LessThan21.IN20
pointY[2] => Add27.IN9
pointY[3] => LessThan20.IN17
pointY[3] => LessThan21.IN19
pointY[3] => Add27.IN8
pointY[4] => LessThan20.IN16
pointY[4] => Add9.IN12
pointY[4] => Add27.IN7
pointY[5] => LessThan20.IN15
pointY[5] => Add9.IN11
pointY[5] => Add27.IN6
pointY[6] => LessThan20.IN14
pointY[6] => Add9.IN10
pointY[6] => Add27.IN5
pointY[7] => LessThan20.IN13
pointY[7] => Add9.IN9
pointY[7] => Add27.IN4
pointY[8] => LessThan20.IN12
pointY[8] => Add9.IN8
pointY[8] => Add27.IN3
pointY[9] => LessThan20.IN11
pointY[9] => Add9.IN7
pointY[9] => Add27.IN2


|RealGame|PP2VerilogDrawingController:drawings|animations:anim1
animationCLOCK => PIPEDOWN2Y[0]~reg0.CLK
animationCLOCK => PIPEDOWN2Y[1]~reg0.CLK
animationCLOCK => PIPEDOWN2Y[2]~reg0.CLK
animationCLOCK => PIPEDOWN2Y[3]~reg0.CLK
animationCLOCK => PIPEDOWN2Y[4]~reg0.CLK
animationCLOCK => PIPEDOWN2Y[5]~reg0.CLK
animationCLOCK => PIPEDOWN2Y[6]~reg0.CLK
animationCLOCK => PIPEDOWN2Y[7]~reg0.CLK
animationCLOCK => PIPEDOWN2Y[8]~reg0.CLK
animationCLOCK => PIPEDOWN2Y[9]~reg0.CLK
animationCLOCK => PIPEDOWN2X[0]~reg0.CLK
animationCLOCK => PIPEDOWN2X[1]~reg0.CLK
animationCLOCK => PIPEDOWN2X[2]~reg0.CLK
animationCLOCK => PIPEDOWN2X[3]~reg0.CLK
animationCLOCK => PIPEDOWN2X[4]~reg0.CLK
animationCLOCK => PIPEDOWN2X[5]~reg0.CLK
animationCLOCK => PIPEDOWN2X[6]~reg0.CLK
animationCLOCK => PIPEDOWN2X[7]~reg0.CLK
animationCLOCK => PIPEDOWN2X[8]~reg0.CLK
animationCLOCK => PIPEDOWN2X[9]~reg0.CLK
animationCLOCK => PIPEDOWN3Y[0]~reg0.CLK
animationCLOCK => PIPEDOWN3Y[1]~reg0.CLK
animationCLOCK => PIPEDOWN3Y[2]~reg0.CLK
animationCLOCK => PIPEDOWN3Y[3]~reg0.CLK
animationCLOCK => PIPEDOWN3Y[4]~reg0.CLK
animationCLOCK => PIPEDOWN3Y[5]~reg0.CLK
animationCLOCK => PIPEDOWN3Y[6]~reg0.CLK
animationCLOCK => PIPEDOWN3Y[7]~reg0.CLK
animationCLOCK => PIPEDOWN3Y[8]~reg0.CLK
animationCLOCK => PIPEDOWN3Y[9]~reg0.CLK
animationCLOCK => PIPEDOWN3X[0]~reg0.CLK
animationCLOCK => PIPEDOWN3X[1]~reg0.CLK
animationCLOCK => PIPEDOWN3X[2]~reg0.CLK
animationCLOCK => PIPEDOWN3X[3]~reg0.CLK
animationCLOCK => PIPEDOWN3X[4]~reg0.CLK
animationCLOCK => PIPEDOWN3X[5]~reg0.CLK
animationCLOCK => PIPEDOWN3X[6]~reg0.CLK
animationCLOCK => PIPEDOWN3X[7]~reg0.CLK
animationCLOCK => PIPEDOWN3X[8]~reg0.CLK
animationCLOCK => PIPEDOWN3X[9]~reg0.CLK
animationCLOCK => PIPEDOWN1Y[0]~reg0.CLK
animationCLOCK => PIPEDOWN1Y[1]~reg0.CLK
animationCLOCK => PIPEDOWN1Y[2]~reg0.CLK
animationCLOCK => PIPEDOWN1Y[3]~reg0.CLK
animationCLOCK => PIPEDOWN1Y[4]~reg0.CLK
animationCLOCK => PIPEDOWN1Y[5]~reg0.CLK
animationCLOCK => PIPEDOWN1Y[6]~reg0.CLK
animationCLOCK => PIPEDOWN1Y[7]~reg0.CLK
animationCLOCK => PIPEDOWN1Y[8]~reg0.CLK
animationCLOCK => PIPEDOWN1Y[9]~reg0.CLK
animationCLOCK => PIPEDOWN1X[0]~reg0.CLK
animationCLOCK => PIPEDOWN1X[1]~reg0.CLK
animationCLOCK => PIPEDOWN1X[2]~reg0.CLK
animationCLOCK => PIPEDOWN1X[3]~reg0.CLK
animationCLOCK => PIPEDOWN1X[4]~reg0.CLK
animationCLOCK => PIPEDOWN1X[5]~reg0.CLK
animationCLOCK => PIPEDOWN1X[6]~reg0.CLK
animationCLOCK => PIPEDOWN1X[7]~reg0.CLK
animationCLOCK => PIPEDOWN1X[8]~reg0.CLK
animationCLOCK => PIPEDOWN1X[9]~reg0.CLK
reset => ~NO_FANOUT~
wasd[0] => always0.IN1
wasd[0] => always0.IN1
wasd[1] => always0.IN1
wasd[1] => always0.IN1
wasd[2] => always0.IN1
wasd[2] => always0.IN1
wasd[3] => always0.IN1
wasd[3] => always0.IN1
arrows[0] => always0.IN1
arrows[1] => always0.IN1
arrows[2] => always0.IN1
arrows[3] => always0.IN1
PIPEDOWN2X[0] <= PIPEDOWN2X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[1] <= PIPEDOWN2X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[2] <= PIPEDOWN2X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[3] <= PIPEDOWN2X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[4] <= PIPEDOWN2X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[5] <= PIPEDOWN2X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[6] <= PIPEDOWN2X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[7] <= PIPEDOWN2X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[8] <= PIPEDOWN2X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[9] <= PIPEDOWN2X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[0] <= PIPEDOWN2Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[1] <= PIPEDOWN2Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[2] <= PIPEDOWN2Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[3] <= PIPEDOWN2Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[4] <= PIPEDOWN2Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[5] <= PIPEDOWN2Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[6] <= PIPEDOWN2Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[7] <= PIPEDOWN2Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[8] <= PIPEDOWN2Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[9] <= PIPEDOWN2Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[0] <= PIPEDOWN1X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[1] <= PIPEDOWN1X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[2] <= PIPEDOWN1X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[3] <= PIPEDOWN1X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[4] <= PIPEDOWN1X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[5] <= PIPEDOWN1X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[6] <= PIPEDOWN1X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[7] <= PIPEDOWN1X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[8] <= PIPEDOWN1X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[9] <= PIPEDOWN1X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[0] <= PIPEDOWN1Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[1] <= PIPEDOWN1Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[2] <= PIPEDOWN1Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[3] <= PIPEDOWN1Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[4] <= PIPEDOWN1Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[5] <= PIPEDOWN1Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[6] <= PIPEDOWN1Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[7] <= PIPEDOWN1Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[8] <= PIPEDOWN1Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[9] <= PIPEDOWN1Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[0] <= PIPEDOWN3X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[1] <= PIPEDOWN3X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[2] <= PIPEDOWN3X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[3] <= PIPEDOWN3X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[4] <= PIPEDOWN3X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[5] <= PIPEDOWN3X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[6] <= PIPEDOWN3X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[7] <= PIPEDOWN3X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[8] <= PIPEDOWN3X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[9] <= PIPEDOWN3X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[0] <= PIPEDOWN3Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[1] <= PIPEDOWN3Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[2] <= PIPEDOWN3Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[3] <= PIPEDOWN3Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[4] <= PIPEDOWN3Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[5] <= PIPEDOWN3Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[6] <= PIPEDOWN3Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[7] <= PIPEDOWN3Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[8] <= PIPEDOWN3Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[9] <= PIPEDOWN3Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|PP2VerilogDrawingController:drawings|collsMod:mod


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component
wren_a => altsyncram_q6k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q6k1:auto_generated.data_a[0]
data_a[1] => altsyncram_q6k1:auto_generated.data_a[1]
data_a[2] => altsyncram_q6k1:auto_generated.data_a[2]
data_a[3] => altsyncram_q6k1:auto_generated.data_a[3]
data_a[4] => altsyncram_q6k1:auto_generated.data_a[4]
data_a[5] => altsyncram_q6k1:auto_generated.data_a[5]
data_a[6] => altsyncram_q6k1:auto_generated.data_a[6]
data_a[7] => altsyncram_q6k1:auto_generated.data_a[7]
data_a[8] => altsyncram_q6k1:auto_generated.data_a[8]
data_a[9] => altsyncram_q6k1:auto_generated.data_a[9]
data_a[10] => altsyncram_q6k1:auto_generated.data_a[10]
data_a[11] => altsyncram_q6k1:auto_generated.data_a[11]
data_a[12] => altsyncram_q6k1:auto_generated.data_a[12]
data_a[13] => altsyncram_q6k1:auto_generated.data_a[13]
data_a[14] => altsyncram_q6k1:auto_generated.data_a[14]
data_a[15] => altsyncram_q6k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q6k1:auto_generated.address_a[0]
address_a[1] => altsyncram_q6k1:auto_generated.address_a[1]
address_a[2] => altsyncram_q6k1:auto_generated.address_a[2]
address_a[3] => altsyncram_q6k1:auto_generated.address_a[3]
address_a[4] => altsyncram_q6k1:auto_generated.address_a[4]
address_a[5] => altsyncram_q6k1:auto_generated.address_a[5]
address_a[6] => altsyncram_q6k1:auto_generated.address_a[6]
address_a[7] => altsyncram_q6k1:auto_generated.address_a[7]
address_a[8] => altsyncram_q6k1:auto_generated.address_a[8]
address_a[9] => altsyncram_q6k1:auto_generated.address_a[9]
address_a[10] => altsyncram_q6k1:auto_generated.address_a[10]
address_a[11] => altsyncram_q6k1:auto_generated.address_a[11]
address_a[12] => altsyncram_q6k1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q6k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q6k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q6k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q6k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_q6k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_q6k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_q6k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_q6k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_q6k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_q6k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_q6k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_q6k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_q6k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_q6k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_q6k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_q6k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_q6k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN2:PIPEDOWN2ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN2:PIPEDOWN2ram|altsyncram:altsyncram_component
wren_a => altsyncram_r6k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r6k1:auto_generated.data_a[0]
data_a[1] => altsyncram_r6k1:auto_generated.data_a[1]
data_a[2] => altsyncram_r6k1:auto_generated.data_a[2]
data_a[3] => altsyncram_r6k1:auto_generated.data_a[3]
data_a[4] => altsyncram_r6k1:auto_generated.data_a[4]
data_a[5] => altsyncram_r6k1:auto_generated.data_a[5]
data_a[6] => altsyncram_r6k1:auto_generated.data_a[6]
data_a[7] => altsyncram_r6k1:auto_generated.data_a[7]
data_a[8] => altsyncram_r6k1:auto_generated.data_a[8]
data_a[9] => altsyncram_r6k1:auto_generated.data_a[9]
data_a[10] => altsyncram_r6k1:auto_generated.data_a[10]
data_a[11] => altsyncram_r6k1:auto_generated.data_a[11]
data_a[12] => altsyncram_r6k1:auto_generated.data_a[12]
data_a[13] => altsyncram_r6k1:auto_generated.data_a[13]
data_a[14] => altsyncram_r6k1:auto_generated.data_a[14]
data_a[15] => altsyncram_r6k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r6k1:auto_generated.address_a[0]
address_a[1] => altsyncram_r6k1:auto_generated.address_a[1]
address_a[2] => altsyncram_r6k1:auto_generated.address_a[2]
address_a[3] => altsyncram_r6k1:auto_generated.address_a[3]
address_a[4] => altsyncram_r6k1:auto_generated.address_a[4]
address_a[5] => altsyncram_r6k1:auto_generated.address_a[5]
address_a[6] => altsyncram_r6k1:auto_generated.address_a[6]
address_a[7] => altsyncram_r6k1:auto_generated.address_a[7]
address_a[8] => altsyncram_r6k1:auto_generated.address_a[8]
address_a[9] => altsyncram_r6k1:auto_generated.address_a[9]
address_a[10] => altsyncram_r6k1:auto_generated.address_a[10]
address_a[11] => altsyncram_r6k1:auto_generated.address_a[11]
address_a[12] => altsyncram_r6k1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r6k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r6k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r6k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r6k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_r6k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_r6k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_r6k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_r6k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_r6k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_r6k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_r6k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_r6k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_r6k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_r6k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_r6k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_r6k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_r6k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN2:PIPEDOWN2ram|altsyncram:altsyncram_component|altsyncram_r6k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN3:PIPEDOWN3ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN3:PIPEDOWN3ram|altsyncram:altsyncram_component
wren_a => altsyncram_s6k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s6k1:auto_generated.data_a[0]
data_a[1] => altsyncram_s6k1:auto_generated.data_a[1]
data_a[2] => altsyncram_s6k1:auto_generated.data_a[2]
data_a[3] => altsyncram_s6k1:auto_generated.data_a[3]
data_a[4] => altsyncram_s6k1:auto_generated.data_a[4]
data_a[5] => altsyncram_s6k1:auto_generated.data_a[5]
data_a[6] => altsyncram_s6k1:auto_generated.data_a[6]
data_a[7] => altsyncram_s6k1:auto_generated.data_a[7]
data_a[8] => altsyncram_s6k1:auto_generated.data_a[8]
data_a[9] => altsyncram_s6k1:auto_generated.data_a[9]
data_a[10] => altsyncram_s6k1:auto_generated.data_a[10]
data_a[11] => altsyncram_s6k1:auto_generated.data_a[11]
data_a[12] => altsyncram_s6k1:auto_generated.data_a[12]
data_a[13] => altsyncram_s6k1:auto_generated.data_a[13]
data_a[14] => altsyncram_s6k1:auto_generated.data_a[14]
data_a[15] => altsyncram_s6k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s6k1:auto_generated.address_a[0]
address_a[1] => altsyncram_s6k1:auto_generated.address_a[1]
address_a[2] => altsyncram_s6k1:auto_generated.address_a[2]
address_a[3] => altsyncram_s6k1:auto_generated.address_a[3]
address_a[4] => altsyncram_s6k1:auto_generated.address_a[4]
address_a[5] => altsyncram_s6k1:auto_generated.address_a[5]
address_a[6] => altsyncram_s6k1:auto_generated.address_a[6]
address_a[7] => altsyncram_s6k1:auto_generated.address_a[7]
address_a[8] => altsyncram_s6k1:auto_generated.address_a[8]
address_a[9] => altsyncram_s6k1:auto_generated.address_a[9]
address_a[10] => altsyncram_s6k1:auto_generated.address_a[10]
address_a[11] => altsyncram_s6k1:auto_generated.address_a[11]
address_a[12] => altsyncram_s6k1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s6k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s6k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s6k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s6k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s6k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s6k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s6k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s6k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s6k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_s6k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_s6k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_s6k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_s6k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_s6k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_s6k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_s6k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_s6k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN3:PIPEDOWN3ram|altsyncram:altsyncram_component|altsyncram_s6k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|RealGame|PP2VerilogDrawingController:drawings|rampoint:pointram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component
wren_a => altsyncram_5rj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5rj1:auto_generated.data_a[0]
data_a[1] => altsyncram_5rj1:auto_generated.data_a[1]
data_a[2] => altsyncram_5rj1:auto_generated.data_a[2]
data_a[3] => altsyncram_5rj1:auto_generated.data_a[3]
data_a[4] => altsyncram_5rj1:auto_generated.data_a[4]
data_a[5] => altsyncram_5rj1:auto_generated.data_a[5]
data_a[6] => altsyncram_5rj1:auto_generated.data_a[6]
data_a[7] => altsyncram_5rj1:auto_generated.data_a[7]
data_a[8] => altsyncram_5rj1:auto_generated.data_a[8]
data_a[9] => altsyncram_5rj1:auto_generated.data_a[9]
data_a[10] => altsyncram_5rj1:auto_generated.data_a[10]
data_a[11] => altsyncram_5rj1:auto_generated.data_a[11]
data_a[12] => altsyncram_5rj1:auto_generated.data_a[12]
data_a[13] => altsyncram_5rj1:auto_generated.data_a[13]
data_a[14] => altsyncram_5rj1:auto_generated.data_a[14]
data_a[15] => altsyncram_5rj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5rj1:auto_generated.address_a[0]
address_a[1] => altsyncram_5rj1:auto_generated.address_a[1]
address_a[2] => altsyncram_5rj1:auto_generated.address_a[2]
address_a[3] => altsyncram_5rj1:auto_generated.address_a[3]
address_a[4] => altsyncram_5rj1:auto_generated.address_a[4]
address_a[5] => altsyncram_5rj1:auto_generated.address_a[5]
address_a[6] => altsyncram_5rj1:auto_generated.address_a[6]
address_a[7] => altsyncram_5rj1:auto_generated.address_a[7]
address_a[8] => altsyncram_5rj1:auto_generated.address_a[8]
address_a[9] => altsyncram_5rj1:auto_generated.address_a[9]
address_a[10] => altsyncram_5rj1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5rj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5rj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5rj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5rj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_5rj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_5rj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_5rj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_5rj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_5rj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_5rj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_5rj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_5rj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_5rj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_5rj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_5rj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_5rj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_5rj1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component|altsyncram_5rj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|RealGame|ps2Keyboard:keyboard
CLOCK => CLOCK.IN1
ps2ck <> mouse_Inner_controller:innerMouse.PS2_CLK
ps2dt <> mouse_Inner_controller:innerMouse.PS2_DAT
wasd[0] <= wasd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wasd[1] <= wasd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wasd[2] <= wasd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wasd[3] <= wasd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arrows[0] <= arrows[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arrows[1] <= arrows[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arrows[2] <= arrows[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arrows[3] <= arrows[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
space[0] <= space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
space[1] <= space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
space[2] <= space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
space[3] <= space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enter[0] <= enter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enter[1] <= enter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enter[2] <= enter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enter[3] <= enter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w.DATAB
the_command[1] => the_command_w.DATAB
the_command[2] => the_command_w.DATAB
the_command[3] => the_command_w.DATAB
the_command[4] => the_command_w.DATAB
the_command[5] => the_command_w.DATAB
the_command[6] => the_command_w.DATAB
the_command[7] => the_command_w.DATAB
send_command => send_command_w.DATAB
send_command => always2.IN1
send_command => ns_ps2_transceiver.DATAB
send_command => ns_ps2_transceiver.OUTPUTSELECT
send_command => ns_ps2_transceiver.OUTPUTSELECT
send_command => Selector0.IN2
send_command => ns_ps2_transceiver.DATAB
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.port6
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.port7
command_was_sent <= command_was_sent.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out.DB_MAX_OUTPUT_PORT_TYPE
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.port8


|RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en[0]~reg0.CLK
clk => received_data_en[1]~reg0.CLK
clk => received_data_en[2]~reg0.CLK
clk => received_data_en[3]~reg0.CLK
clk => received_data_en[4]~reg0.CLK
clk => received_data_en[5]~reg0.CLK
clk => received_data_en[6]~reg0.CLK
clk => received_data_en[7]~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[0] <= received_data_en[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[1] <= received_data_en[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[2] <= received_data_en[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[3] <= received_data_en[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[4] <= received_data_en[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[5] <= received_data_en[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[6] <= received_data_en[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[7] <= received_data_en[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always2.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse
CLOCK => CLOCK.IN1
ps2ck => ps2ck.IN1
ps2dt => ps2dt.IN1
M1 <= M1~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2 <= M2~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => reset.IN1
mouseX[0] <= mouseX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[1] <= mouseX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[2] <= mouseX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[3] <= mouseX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[4] <= mouseX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[5] <= mouseX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[6] <= mouseX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[7] <= mouseX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[8] <= mouseX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[9] <= mouseX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[10] <= mouseX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[0] <= mouseY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[1] <= mouseY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[2] <= mouseY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[3] <= mouseY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[4] <= mouseY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[5] <= mouseY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[6] <= mouseY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[7] <= mouseY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[8] <= mouseY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[9] <= mouseY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[10] <= mouseY[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w.DATAB
the_command[1] => the_command_w.DATAB
the_command[2] => the_command_w.DATAB
the_command[3] => the_command_w.DATAB
the_command[4] => the_command_w.DATAB
the_command[5] => the_command_w.DATAB
the_command[6] => the_command_w.DATAB
the_command[7] => the_command_w.DATAB
send_command => send_command_w.DATAB
send_command => always2.IN1
send_command => ns_ps2_transceiver.DATAB
send_command => ns_ps2_transceiver.OUTPUTSELECT
send_command => ns_ps2_transceiver.OUTPUTSELECT
send_command => Selector0.IN2
send_command => ns_ps2_transceiver.DATAB
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.port6
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.port7
command_was_sent <= command_was_sent.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out.DB_MAX_OUTPUT_PORT_TYPE
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.port8


|RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en[0]~reg0.CLK
clk => received_data_en[1]~reg0.CLK
clk => received_data_en[2]~reg0.CLK
clk => received_data_en[3]~reg0.CLK
clk => received_data_en[4]~reg0.CLK
clk => received_data_en[5]~reg0.CLK
clk => received_data_en[6]~reg0.CLK
clk => received_data_en[7]~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[0] <= received_data_en[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[1] <= received_data_en[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[2] <= received_data_en[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[3] <= received_data_en[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[4] <= received_data_en[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[5] <= received_data_en[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[6] <= received_data_en[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[7] <= received_data_en[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always2.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX
in[0] => semiOUT[0].IN1
in[1] => semiOUT[1].IN1
in[2] => semiOUT[2].IN1
in[3] => semiOUT[3].IN1
in[4] => semiOUT[4].IN1
in[5] => semiOUT[5].IN1
in[6] => semiOUT[6].IN1
in[7] => semiOUT[7].IN1
out[0] <= bit8Adder:comb_11.port2
out[1] <= bit8Adder:comb_11.port2
out[2] <= bit8Adder:comb_11.port2
out[3] <= bit8Adder:comb_11.port2
out[4] <= bit8Adder:comb_11.port2
out[5] <= bit8Adder:comb_11.port2
out[6] <= bit8Adder:comb_11.port2
out[7] <= bit8Adder:comb_11.port2


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
out[0] <= fullAdder:bit1.port3
out[1] <= fullAdder:bit2.port3
out[2] <= fullAdder:bit3.port3
out[3] <= fullAdder:bit4.port3
out[4] <= fullAdder:bit5.port3
out[5] <= fullAdder:bit6.port3
out[6] <= fullAdder:bit7.port3
out[7] <= fullAdder:bit8.port3


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit1
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit2
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit3
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit4
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit5
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit6
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit7
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit8
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY
in[0] => semiOUT[0].IN1
in[1] => semiOUT[1].IN1
in[2] => semiOUT[2].IN1
in[3] => semiOUT[3].IN1
in[4] => semiOUT[4].IN1
in[5] => semiOUT[5].IN1
in[6] => semiOUT[6].IN1
in[7] => semiOUT[7].IN1
out[0] <= bit8Adder:comb_11.port2
out[1] <= bit8Adder:comb_11.port2
out[2] <= bit8Adder:comb_11.port2
out[3] <= bit8Adder:comb_11.port2
out[4] <= bit8Adder:comb_11.port2
out[5] <= bit8Adder:comb_11.port2
out[6] <= bit8Adder:comb_11.port2
out[7] <= bit8Adder:comb_11.port2


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
out[0] <= fullAdder:bit1.port3
out[1] <= fullAdder:bit2.port3
out[2] <= fullAdder:bit3.port3
out[3] <= fullAdder:bit4.port3
out[4] <= fullAdder:bit5.port3
out[5] <= fullAdder:bit6.port3
out[6] <= fullAdder:bit7.port3
out[7] <= fullAdder:bit8.port3


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit1
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit2
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit3
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit4
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit5
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit6
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit7
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit8
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|placerUpDown:placer
CLOCK => CLOCK.IN1
pointY[0] <= pointY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[1] <= pointY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[2] <= pointY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[3] <= pointY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[4] <= pointY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[5] <= pointY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[6] <= pointY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[7] <= pointY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[8] <= pointY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[9] <= pointY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX => RX.IN1
reset => reset.IN1
leds[0] <= leds[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= leds[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= leds[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= leds[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= leds[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= leds[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[7] <= leds[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[8] <= leds[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[9] <= leds[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|placerUpDown:placer|UART2:uart
CLOCK => dataAvail~reg0.CLK
CLOCK => dataReceived[0]~reg0.CLK
CLOCK => dataReceived[1]~reg0.CLK
CLOCK => dataReceived[2]~reg0.CLK
CLOCK => dataReceived[3]~reg0.CLK
CLOCK => dataReceived[4]~reg0.CLK
CLOCK => dataReceived[5]~reg0.CLK
CLOCK => dataReceived[6]~reg0.CLK
CLOCK => dataReceived[7]~reg0.CLK
CLOCK => watchgod[0].CLK
CLOCK => watchgod[1].CLK
CLOCK => watchgod[2].CLK
CLOCK => watchgod[3].CLK
CLOCK => watchgod[4].CLK
CLOCK => watchgod[5].CLK
CLOCK => watchgod[6].CLK
CLOCK => watchgod[7].CLK
CLOCK => watchgod[8].CLK
CLOCK => watchgod[9].CLK
CLOCK => watchgod[10].CLK
CLOCK => watchgod[11].CLK
CLOCK => watchgod[12].CLK
CLOCK => watchgod[13].CLK
CLOCK => watchgod[14].CLK
CLOCK => watchgod[15].CLK
CLOCK => watchgod[16].CLK
CLOCK => watchgod[17].CLK
CLOCK => watchgod[18].CLK
CLOCK => watchgod[19].CLK
CLOCK => data[0].CLK
CLOCK => data[1].CLK
CLOCK => data[2].CLK
CLOCK => data[3].CLK
CLOCK => data[4].CLK
CLOCK => data[5].CLK
CLOCK => data[6].CLK
CLOCK => data[7].CLK
CLOCK => RXdataBit[0].CLK
CLOCK => RXdataBit[1].CLK
CLOCK => RXdataBit[2].CLK
CLOCK => RXdataBit[3].CLK
CLOCK => RXdataBit[4].CLK
CLOCK => RXdataBit[5].CLK
CLOCK => RXcount[0].CLK
CLOCK => RXcount[1].CLK
CLOCK => RXcount[2].CLK
CLOCK => RXcount[3].CLK
CLOCK => RXcount[4].CLK
CLOCK => RXcount[5].CLK
CLOCK => RXcount[6].CLK
CLOCK => RXcount[7].CLK
CLOCK => RXcount[8].CLK
CLOCK => RXcount[9].CLK
CLOCK => RXstate~5.DATAIN
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => RXstate.OUTPUTSELECT
RX => RXstate.OUTPUTSELECT
RX => RXstate.OUTPUTSELECT
RX => RXstate.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
reset => always0.IN1
dataReceived[0] <= dataReceived[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[1] <= dataReceived[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[2] <= dataReceived[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[3] <= dataReceived[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[4] <= dataReceived[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[5] <= dataReceived[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[6] <= dataReceived[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[7] <= dataReceived[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataAvail <= dataAvail~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataToSend[0] => ~NO_FANOUT~
dataToSend[1] => ~NO_FANOUT~
dataToSend[2] => ~NO_FANOUT~
dataToSend[3] => ~NO_FANOUT~
dataToSend[4] => ~NO_FANOUT~
dataToSend[5] => ~NO_FANOUT~
dataToSend[6] => ~NO_FANOUT~
dataToSend[7] => ~NO_FANOUT~
sendData => ~NO_FANOUT~


