INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 2/axi_project/axi_project.ip_user_files/ipstatic/hdl/axis_infrastructure_v1_1_vl_rfs.v" into library axis_infrastructure_v1_1_1
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_1_mux_enc
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_1_util_aclken_converter
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_1_util_axis2vector
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_1_util_vector2axis
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_1_clock_synchronizer
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_1_cdc_handshake
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 2/axi_project/axi_project.ip_user_files/ipstatic/hdl/axis_data_fifo_v2_0_vl_rfs.v" into library axis_data_fifo_v2_0_17
INFO: [VRFC 10-311] analyzing module axis_data_fifo_v2_0_17_top
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 2/axi_project/axi_project.srcs/sources_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
