{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 15:38:01 2019 " "Info: Processing started: Wed Jun 12 15:38:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Guess -c Guess " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Guess -c Guess" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guess.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file guess.v" { { "Info" "ISGN_ENTITY_NAME" "1 Guess " "Info: Found entity 1: Guess" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_ " "Info: Found entity 1: clock_" {  } { { "clock_.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/clock_.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file randgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 randGen " "Info: Found entity 1: randGen" {  } { { "randGen.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/randGen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd_to_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_seg " "Info: Found entity 1: BCD_to_seg" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 checker " "Info: Found entity 1: checker" {  } { { "checker.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/checker.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_display Guess.v(21) " "Warning (10236): Verilog HDL Implicit Net warning at Guess.v(21): created implicit net for \"clk_display\"" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Guess.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at Guess.v(15): instance has no name" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Guess.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at Guess.v(16): instance has no name" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Guess.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at Guess.v(17): instance has no name" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Guess.v(18) " "Critical Warning (10846): Verilog HDL Instantiation warning at Guess.v(18): instance has no name" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Guess.v(19) " "Critical Warning (10846): Verilog HDL Instantiation warning at Guess.v(19): instance has no name" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Guess.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at Guess.v(20): instance has no name" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Guess.v(21) " "Critical Warning (10846): Verilog HDL Instantiation warning at Guess.v(21): instance has no name" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Guess.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at Guess.v(22): instance has no name" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Guess.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at Guess.v(23): instance has no name" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Guess " "Info: Elaborating entity \"Guess\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ans Guess.v(33) " "Warning (10855): Verilog HDL warning at Guess.v(33): initial value for variable ans should be constant" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 33 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Guess.v(63) " "Warning (10230): Verilog HDL assignment warning at Guess.v(63): truncated value with size 32 to match size of target (6)" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Guess.v(72) " "Warning (10230): Verilog HDL assignment warning at Guess.v(72): truncated value with size 32 to match size of target (4)" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Guess.v(78) " "Warning (10230): Verilog HDL assignment warning at Guess.v(78): truncated value with size 32 to match size of target (4)" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Guess.v(84) " "Warning (10230): Verilog HDL assignment warning at Guess.v(84): truncated value with size 32 to match size of target (4)" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Guess.v(90) " "Warning (10230): Verilog HDL assignment warning at Guess.v(90): truncated value with size 32 to match size of target (4)" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Guess.v(97) " "Warning (10230): Verilog HDL assignment warning at Guess.v(97): truncated value with size 32 to match size of target (3)" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Guess.v(106) " "Warning (10230): Verilog HDL assignment warning at Guess.v(106): truncated value with size 32 to match size of target (4)" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Guess.v(142) " "Warning (10230): Verilog HDL assignment warning at Guess.v(142): truncated value with size 32 to match size of target (4)" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Guess.v(143) " "Warning (10230): Verilog HDL assignment warning at Guess.v(143): truncated value with size 32 to match size of target (10)" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_seg BCD_to_seg:comb_3 " "Info: Elaborating entity \"BCD_to_seg\" for hierarchy \"BCD_to_seg:comb_3\"" {  } { { "Guess.v" "comb_3" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot BCD_to_seg.v(7) " "Warning (10235): Verilog HDL Always Construct warning at BCD_to_seg.v(7): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot BCD_to_seg.v(8) " "Warning (10235): Verilog HDL Always Construct warning at BCD_to_seg.v(8): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot BCD_to_seg.v(9) " "Warning (10235): Verilog HDL Always Construct warning at BCD_to_seg.v(9): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot BCD_to_seg.v(10) " "Warning (10235): Verilog HDL Always Construct warning at BCD_to_seg.v(10): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot BCD_to_seg.v(11) " "Warning (10235): Verilog HDL Always Construct warning at BCD_to_seg.v(11): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot BCD_to_seg.v(12) " "Warning (10235): Verilog HDL Always Construct warning at BCD_to_seg.v(12): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot BCD_to_seg.v(13) " "Warning (10235): Verilog HDL Always Construct warning at BCD_to_seg.v(13): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot BCD_to_seg.v(14) " "Warning (10235): Verilog HDL Always Construct warning at BCD_to_seg.v(14): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot BCD_to_seg.v(15) " "Warning (10235): Verilog HDL Always Construct warning at BCD_to_seg.v(15): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot BCD_to_seg.v(16) " "Warning (10235): Verilog HDL Always Construct warning at BCD_to_seg.v(16): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot BCD_to_seg.v(17) " "Warning (10235): Verilog HDL Always Construct warning at BCD_to_seg.v(17): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot BCD_to_seg.v(18) " "Warning (10235): Verilog HDL Always Construct warning at BCD_to_seg.v(18): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot BCD_to_seg.v(19) " "Warning (10235): Verilog HDL Always Construct warning at BCD_to_seg.v(19): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot BCD_to_seg.v(20) " "Warning (10235): Verilog HDL Always Construct warning at BCD_to_seg.v(20): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_to_seg.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/BCD_to_seg.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_ clock_:comb_7 " "Info: Elaborating entity \"clock_\" for hierarchy \"clock_:comb_7\"" {  } { { "Guess.v" "comb_7" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randGen randGen:comb_10 " "Info: Elaborating entity \"randGen\" for hierarchy \"randGen:comb_10\"" {  } { { "Guess.v" "comb_10" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 randGen.v(23) " "Warning (10230): Verilog HDL assignment warning at randGen.v(23): truncated value with size 32 to match size of target (4)" {  } { { "randGen.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/randGen.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 randGen.v(31) " "Warning (10230): Verilog HDL assignment warning at randGen.v(31): truncated value with size 32 to match size of target (4)" {  } { { "randGen.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/randGen.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checker checker:comb_11 " "Info: Elaborating entity \"checker\" for hierarchy \"checker:comb_11\"" {  } { { "Guess.v" "comb_11" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~8 " "Info: Register \"state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~9 " "Info: Register \"state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~10 " "Info: Register \"state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~11 " "Info: Register \"state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Warning: Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[8\] " "Warning (15610): No output dependent on input pin \"in\[8\]\"" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[7\] " "Warning (15610): No output dependent on input pin \"in\[7\]\"" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[6\] " "Warning (15610): No output dependent on input pin \"in\[6\]\"" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[5\] " "Warning (15610): No output dependent on input pin \"in\[5\]\"" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[4\] " "Warning (15610): No output dependent on input pin \"in\[4\]\"" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[3\] " "Warning (15610): No output dependent on input pin \"in\[3\]\"" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[2\] " "Warning (15610): No output dependent on input pin \"in\[2\]\"" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[1\] " "Warning (15610): No output dependent on input pin \"in\[1\]\"" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[0\] " "Warning (15610): No output dependent on input pin \"in\[0\]\"" {  } { { "Guess.v" "" { Text "D:/University(D)/1072/數位實驗/ProjectX/Guess.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "773 " "Info: Implemented 773 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "717 " "Info: Implemented 717 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 15:38:07 2019 " "Info: Processing ended: Wed Jun 12 15:38:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
