Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 18 13:16:10 2018
| Host         : HP running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tfgg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 82
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                       | 5          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain    | 20         |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal         | 2          |
| TIMING-2  | Warning  | Invalid primary clock source pin                   | 1          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                  | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                   | 1          |
| TIMING-11 | Warning  | Inappropriate max delay with datapath only option  | 16         |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects        | 15         |
| XDCH-2    | Warning  | Same min and max delay values on IO port           | 20         |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell infra/eth/mac_i_1, with 2 or more inputs, drives asynchronous reset pin(s) infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_tx_clk/async_rst0_reg/CLR, infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_tx_clk/async_rst1_reg/CLR, infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_tx_clk/async_rst2_reg/CLR, infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_tx_clk/async_rst3_reg/CLR, infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg/CLR, infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_rx_clk/async_rst0_reg/CLR, infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_rx_clk/async_rst1_reg/CLR, infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_rx_clk/async_rst2_reg/CLR, infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_rx_clk/async_rst3_reg/CLR, infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1, with 2 or more inputs, drives asynchronous reset pin(s) infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE, infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3, with 2 or more inputs, drives asynchronous reset pin(s) neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[0]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[10]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[11]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[1]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[2]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[3]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[4]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[5]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[6]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[7]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[8]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst_i_1, with 2 or more inputs, drives asynchronous reset pin(s) neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[0]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[1]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[2]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[3]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[4]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_2, with 2 or more inputs, drives asynchronous reset pin(s) neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_reg/CLR, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_sel_reg[0]/PRE, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_sel_reg[1]/PRE, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_sel_reg[2]/PRE, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[0]/PRE, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[1]/PRE, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[2]/PRE, neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDCE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg in site SLICE_X39Y78 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDCE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg in site SLICE_X39Y81 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDCE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg in site SLICE_X40Y81 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDCE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_axi_rstn_tx_clk/async_rst4_reg in site SLICE_X41Y81 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4_reg in site SLICE_X38Y76 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4_reg in site SLICE_X38Y81 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5 in site SLICE_X52Y108 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5 in site SLICE_X38Y105 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5 in site SLICE_X50Y110 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync5 in site SLICE_X51Y110 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5 in site SLICE_X53Y113 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5 in site SLICE_X48Y111 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5 in site SLICE_X52Y98 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X39Y79 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X39Y82 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X40Y82 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X38Y77 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X38Y82 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X41Y82 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2 in site SLICE_X34Y104 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3 is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock clk_dc is created on an inappropriate pin infra/eth/dc_buf/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clk_dc is defined downstream of clock eth_refclk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-11#1 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#2 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#3 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#4 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#5 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#6 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#7 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#8 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#9 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#10 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#11 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#12 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#13 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#14 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#15 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#16 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C and infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/count_set_reg/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter { name =~ */gtwizard_inst/*/gt0_rxresetfsm_i/sync_*/*D }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '6' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc (Line: 42)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter { name =~ */gtwizard_inst/*/gt0_txresetfsm_i/sync_*/*D }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '5' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc (Line: 41)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter { name =~ */gtwizard_inst/*/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_*/*D }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '8' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc (Line: 46)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter { name =~ */gtwizard_inst/*/sync_*/*D }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '7' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc (Line: 44)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/CLR}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '18' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc (Line: 48)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '17' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc (Line: 47)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {name =~  *core_resets_i/pma_reset_pipe*[0]/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '4' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc (Line: 20)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {name =~  *core_resets_i/pma_reset_pipe_reg*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '3' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc (Line: 19)
Related violations: <none>

XDCB-5#9 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {name =~ *SYNC_*/data_sync*/D }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '9' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc (Line: 51)
Related violations: <none>

XDCB-5#10 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {name =~ *pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync*/D }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '10' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc (Line: 52)
Related violations: <none>

XDCB-5#11 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {name =~ *reset_sync*/PRE }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '13' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc (Line: 58)
Related violations: <none>

XDCB-5#12 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {name =~ *sync_block_rx_reset_done/data_sync*/D }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '12' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc (Line: 54)
Related violations: <none>

XDCB-5#13 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {name =~ *sync_block_tx_reset_done/data_sync*/D }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '11' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc (Line: 53)
Related violations: <none>

XDCB-5#14 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter { name =~ *pcs_pma_block_i/transceiver_inst/gtwizard_inst/*/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '2' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc (Line: 15)
Related violations: <none>

XDCB-5#15 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name =~  *pcs_pma_block_i/transceiver_inst/gtwizard_inst/*/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '1' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc (Line: 8)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'dip_sw[0]' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks eth_refclk] 0.000 [get_ports {dip_sw[*]} -filter {direction != out}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 58)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'dip_sw[1]' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks eth_refclk] 0.000 [get_ports {dip_sw[*]} -filter {direction != out}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 58)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'dip_sw[2]' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks eth_refclk] 0.000 [get_ports {dip_sw[*]} -filter {direction != out}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 58)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'dip_sw[3]' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks eth_refclk] 0.000 [get_ports {dip_sw[*]} -filter {direction != out}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 58)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_los' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks eth_refclk] 0.000 [get_ports sfp_* -filter {direction != out}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 36)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'uart_rxd_i' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks eth_refclk] 0.000 [get_ports uart_* -filter {direction != out}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 68)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'uid_scl' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks eth_refclk] 0.000 [get_ports uid_* -filter {direction != out}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 63)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'uid_sda' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks eth_refclk] 0.000 [get_ports uid_* -filter {direction != out}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 63)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leds[0]' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks eth_refclk] 0.000 [get_ports {leds[*]} -filter {direction != in}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 47)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leds[1]' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks eth_refclk] 0.000 [get_ports {leds[*]} -filter {direction != in}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 47)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leds[2]' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks eth_refclk] 0.000 [get_ports {leds[*]} -filter {direction != in}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 47)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leds[3]' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks eth_refclk] 0.000 [get_ports {leds[*]} -filter {direction != in}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 47)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leds[4]' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks eth_refclk] 0.000 [get_ports {leds[*]} -filter {direction != in}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 47)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leds[5]' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks eth_refclk] 0.000 [get_ports {leds[*]} -filter {direction != in}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 47)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leds[6]' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks eth_refclk] 0.000 [get_ports {leds[*]} -filter {direction != in}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 47)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leds[7]' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks eth_refclk] 0.000 [get_ports {leds[*]} -filter {direction != in}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 47)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_tx_disable' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks eth_refclk] 0.000 [get_ports sfp_* -filter {direction != in}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 36)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'uart_txd_o' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks eth_refclk] 0.000 [get_ports uart_* -filter {direction != in}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 68)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'uid_scl' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks eth_refclk] 0.000 [get_ports uid_* -filter {direction != in}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 63)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'uid_sda' relative to clock eth_refclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks eth_refclk] 0.000 [get_ports uid_* -filter {direction != in}]
C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl (Line: 63)
Related violations: <none>


