{
  "Top": "tiled_conv",
  "RtlTop": "tiled_conv",
  "RtlPrefix": "",
  "RtlSubPrefix": "tiled_conv_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_feature_map": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_fm",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_feature_map_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_feature_map_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "layer_weights": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_wt",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "layer_weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "layer_weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "layer_bias": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_wt",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "layer_bias_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "layer_bias_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output_feature_map": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_fm",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_feature_map_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_feature_map_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_latency=0",
      "config_schedule -enable_dsp_full_reg=0"
    ],
    "DirectiveTcl": [
      "set_directive_top tiled_conv -name tiled_conv",
      "set_directive_top tiled_conv -name tiled_conv",
      "set_directive_top tiled_conv -name tiled_conv"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "tiled_conv"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "64262178",
    "Latency": "64262177"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "tiled_conv",
    "Version": "1.0",
    "DisplayName": "Tiled_conv",
    "Revision": "2112958267",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_tiled_conv_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/tiled_conv.cpp",
      "..\/..\/conv_7x7.cpp",
      "..\/..\/utils.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/tiled_conv_acc_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_1_1.vhd",
      "impl\/vhdl\/tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1.vhd",
      "impl\/vhdl\/tiled_conv_control_s_axi.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_BIAS_KERN_BIAS_HEIGHT_BIAS_WIDTH.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_CHANNEL.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_CHANNEL_COMB.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_CHANNEL_KERN_I.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_KERNEL_HEIGHT_WIDTH.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH2.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH3.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH4.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH5.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH6.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH7.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH8.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH9.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH10.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH11.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH12.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH13.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH14.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH15.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH16.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH17.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH18.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH19.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH20.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH21.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH22.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_WIDTH23.vhd",
      "impl\/vhdl\/tiled_conv_conv_7x7_Pipeline_ZERO_KERN_ZERO_HEIGHT_ZERO_WIDTH.vhd",
      "impl\/vhdl\/tiled_conv_conv_in_buf3_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/tiled_conv_conv_in_buf_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/tiled_conv_conv_in_buf_45_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/tiled_conv_conv_in_buf_V_7_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/tiled_conv_conv_in_buf_V_45_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/tiled_conv_conv_in_buf_V_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/tiled_conv_conv_out_buf4_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/tiled_conv_conv_out_buf5_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/tiled_conv_conv_wt_buf_V_1_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/tiled_conv_conv_wt_buf_V_6_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/tiled_conv_conv_wt_buf_V_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/tiled_conv_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/tiled_conv_fm_m_axi.vhd",
      "impl\/vhdl\/tiled_conv_load_input_tile_block_from_DRAM.vhd",
      "impl\/vhdl\/tiled_conv_load_input_tile_block_from_DRAM_0_0.vhd",
      "impl\/vhdl\/tiled_conv_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI.vhd",
      "impl\/vhdl\/tiled_conv_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT.vhd",
      "impl\/vhdl\/tiled_conv_load_layer_params_from_DRAM.vhd",
      "impl\/vhdl\/tiled_conv_load_layer_params_from_DRAM_Pipeline_BIAS.vhd",
      "impl\/vhdl\/tiled_conv_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG.vhd",
      "impl\/vhdl\/tiled_conv_mac_muladd_2ns_6ns_6ns_8_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mac_muladd_2ns_6ns_6ns_8_4_1.vhd",
      "impl\/vhdl\/tiled_conv_mac_muladd_2ns_21ns_20s_23_4_1.vhd",
      "impl\/vhdl\/tiled_conv_mac_muladd_3ns_5ns_5ns_7_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mac_muladd_3ns_5ns_5ns_7_4_1.vhd",
      "impl\/vhdl\/tiled_conv_mac_muladd_3ns_5ns_5ns_8_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1.vhd",
      "impl\/vhdl\/tiled_conv_mac_muladd_5ns_6ns_3s_11_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1.vhd",
      "impl\/vhdl\/tiled_conv_mac_muladd_16s_16s_29ns_29_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mac_muladd_16s_16s_29ns_29_4_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_2ns_7ns_8_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_2ns_22ns_23_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_3ns_6ns_7_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_3ns_6ns_8_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_3ns_9ns_11_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_4ns_7ns_10_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_5ns_6ns_9_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_5ns_7ns_10_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_5ns_7ns_11_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_6ns_7ns_12_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_6ns_8ns_13_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_6ns_10ns_15_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_7s_7ns_14_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_8ns_7ns_13_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_mul_5ns_11ns_16_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_mul_5ns_11ns_16_4_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_mul_6ns_19ns_25_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_mul_6ns_19ns_25_4_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_mul_16s_16s_28_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_mul_16s_16s_29_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mul_mul_16s_16s_29_4_1.vhd",
      "impl\/vhdl\/tiled_conv_mux_42_16_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mux_43_16_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mux_73_16_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mux_74_16_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mux_75_16_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mux_205_16_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mux_235_16_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mux_396_16_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mux_416_16_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mux_426_16_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mux_436_16_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mux_446_16_1_1.vhd",
      "impl\/vhdl\/tiled_conv_mux_456_16_1_1.vhd",
      "impl\/vhdl\/tiled_conv_store_output_tile_to_DRAM.vhd",
      "impl\/vhdl\/tiled_conv_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT.vhd",
      "impl\/vhdl\/tiled_conv_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP.vhd",
      "impl\/vhdl\/tiled_conv_tiled_conv_Pipeline_BIAS.vhd",
      "impl\/vhdl\/tiled_conv_tiled_conv_Pipeline_CHANNEL.vhd",
      "impl\/vhdl\/tiled_conv_tiled_conv_Pipeline_CHANNEL_KERN_I.vhd",
      "impl\/vhdl\/tiled_conv_tiled_conv_Pipeline_CHANNEL_KERN_I_KERN_J.vhd",
      "impl\/vhdl\/tiled_conv_tiled_conv_Pipeline_INIT_I_INIT_J_INIT_K.vhd",
      "impl\/vhdl\/tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT.vhd",
      "impl\/vhdl\/tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.vhd",
      "impl\/vhdl\/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT.vhd",
      "impl\/vhdl\/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.vhd",
      "impl\/vhdl\/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.vhd",
      "impl\/vhdl\/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.vhd",
      "impl\/vhdl\/tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.vhd",
      "impl\/vhdl\/tiled_conv_urem_5ns_4ns_3_9_seq_1.vhd",
      "impl\/vhdl\/tiled_conv_urem_5ns_4ns_5_9_1.vhd",
      "impl\/vhdl\/tiled_conv_urem_11ns_6ns_11_15_1.vhd",
      "impl\/vhdl\/tiled_conv_wt_m_axi.vhd",
      "impl\/vhdl\/tiled_conv.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/tiled_conv_acc_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/tiled_conv_acc_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_1_1.v",
      "impl\/verilog\/tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1.v",
      "impl\/verilog\/tiled_conv_control_s_axi.v",
      "impl\/verilog\/tiled_conv_conv_7x7.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_BIAS_KERN_BIAS_HEIGHT_BIAS_WIDTH.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_CHANNEL.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_CHANNEL_COMB.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_CHANNEL_KERN_I.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_KERNEL_HEIGHT_WIDTH.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH2.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH3.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH4.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH5.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH6.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH7.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH8.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH9.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH10.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH11.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH12.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH13.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH14.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH15.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH16.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH17.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH18.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH19.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH20.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH21.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH22.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_WIDTH23.v",
      "impl\/verilog\/tiled_conv_conv_7x7_Pipeline_ZERO_KERN_ZERO_HEIGHT_ZERO_WIDTH.v",
      "impl\/verilog\/tiled_conv_conv_in_buf3_RAM_AUTO_1R1W.v",
      "impl\/verilog\/tiled_conv_conv_in_buf_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/tiled_conv_conv_in_buf_45_RAM_AUTO_0R0W.v",
      "impl\/verilog\/tiled_conv_conv_in_buf_V_7_RAM_AUTO_1R1W.v",
      "impl\/verilog\/tiled_conv_conv_in_buf_V_45_RAM_AUTO_0R0W.v",
      "impl\/verilog\/tiled_conv_conv_in_buf_V_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/tiled_conv_conv_out_buf4_RAM_AUTO_1R1W.v",
      "impl\/verilog\/tiled_conv_conv_out_buf5_RAM_AUTO_1R1W.v",
      "impl\/verilog\/tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/tiled_conv_conv_wt_buf_V_1_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/tiled_conv_conv_wt_buf_V_6_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/tiled_conv_conv_wt_buf_V_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W.v",
      "impl\/verilog\/tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/tiled_conv_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/tiled_conv_fm_m_axi.v",
      "impl\/verilog\/tiled_conv_load_input_tile_block_from_DRAM.v",
      "impl\/verilog\/tiled_conv_load_input_tile_block_from_DRAM_0_0.v",
      "impl\/verilog\/tiled_conv_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI.v",
      "impl\/verilog\/tiled_conv_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT.v",
      "impl\/verilog\/tiled_conv_load_layer_params_from_DRAM.v",
      "impl\/verilog\/tiled_conv_load_layer_params_from_DRAM_Pipeline_BIAS.v",
      "impl\/verilog\/tiled_conv_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG.v",
      "impl\/verilog\/tiled_conv_mac_muladd_2ns_6ns_6ns_8_1_1.v",
      "impl\/verilog\/tiled_conv_mac_muladd_2ns_6ns_6ns_8_4_1.v",
      "impl\/verilog\/tiled_conv_mac_muladd_2ns_21ns_20s_23_4_1.v",
      "impl\/verilog\/tiled_conv_mac_muladd_3ns_5ns_5ns_7_1_1.v",
      "impl\/verilog\/tiled_conv_mac_muladd_3ns_5ns_5ns_7_4_1.v",
      "impl\/verilog\/tiled_conv_mac_muladd_3ns_5ns_5ns_8_1_1.v",
      "impl\/verilog\/tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1.v",
      "impl\/verilog\/tiled_conv_mac_muladd_5ns_6ns_3s_11_1_1.v",
      "impl\/verilog\/tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1.v",
      "impl\/verilog\/tiled_conv_mac_muladd_16s_16s_29ns_29_1_1.v",
      "impl\/verilog\/tiled_conv_mac_muladd_16s_16s_29ns_29_4_1.v",
      "impl\/verilog\/tiled_conv_mul_2ns_7ns_8_1_1.v",
      "impl\/verilog\/tiled_conv_mul_2ns_22ns_23_1_1.v",
      "impl\/verilog\/tiled_conv_mul_3ns_6ns_7_1_1.v",
      "impl\/verilog\/tiled_conv_mul_3ns_6ns_8_1_1.v",
      "impl\/verilog\/tiled_conv_mul_3ns_9ns_11_1_1.v",
      "impl\/verilog\/tiled_conv_mul_4ns_7ns_10_1_1.v",
      "impl\/verilog\/tiled_conv_mul_5ns_6ns_9_1_1.v",
      "impl\/verilog\/tiled_conv_mul_5ns_7ns_10_1_1.v",
      "impl\/verilog\/tiled_conv_mul_5ns_7ns_11_1_1.v",
      "impl\/verilog\/tiled_conv_mul_6ns_7ns_12_1_1.v",
      "impl\/verilog\/tiled_conv_mul_6ns_8ns_13_1_1.v",
      "impl\/verilog\/tiled_conv_mul_6ns_10ns_15_1_1.v",
      "impl\/verilog\/tiled_conv_mul_7s_7ns_14_1_1.v",
      "impl\/verilog\/tiled_conv_mul_8ns_7ns_13_1_1.v",
      "impl\/verilog\/tiled_conv_mul_mul_5ns_11ns_16_1_1.v",
      "impl\/verilog\/tiled_conv_mul_mul_5ns_11ns_16_4_1.v",
      "impl\/verilog\/tiled_conv_mul_mul_6ns_19ns_25_1_1.v",
      "impl\/verilog\/tiled_conv_mul_mul_6ns_19ns_25_4_1.v",
      "impl\/verilog\/tiled_conv_mul_mul_16s_16s_28_1_1.v",
      "impl\/verilog\/tiled_conv_mul_mul_16s_16s_29_1_1.v",
      "impl\/verilog\/tiled_conv_mul_mul_16s_16s_29_4_1.v",
      "impl\/verilog\/tiled_conv_mux_42_16_1_1.v",
      "impl\/verilog\/tiled_conv_mux_43_16_1_1.v",
      "impl\/verilog\/tiled_conv_mux_73_16_1_1.v",
      "impl\/verilog\/tiled_conv_mux_74_16_1_1.v",
      "impl\/verilog\/tiled_conv_mux_75_16_1_1.v",
      "impl\/verilog\/tiled_conv_mux_205_16_1_1.v",
      "impl\/verilog\/tiled_conv_mux_235_16_1_1.v",
      "impl\/verilog\/tiled_conv_mux_396_16_1_1.v",
      "impl\/verilog\/tiled_conv_mux_416_16_1_1.v",
      "impl\/verilog\/tiled_conv_mux_426_16_1_1.v",
      "impl\/verilog\/tiled_conv_mux_436_16_1_1.v",
      "impl\/verilog\/tiled_conv_mux_446_16_1_1.v",
      "impl\/verilog\/tiled_conv_mux_456_16_1_1.v",
      "impl\/verilog\/tiled_conv_store_output_tile_to_DRAM.v",
      "impl\/verilog\/tiled_conv_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT.v",
      "impl\/verilog\/tiled_conv_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP.v",
      "impl\/verilog\/tiled_conv_tiled_conv_Pipeline_BIAS.v",
      "impl\/verilog\/tiled_conv_tiled_conv_Pipeline_CHANNEL.v",
      "impl\/verilog\/tiled_conv_tiled_conv_Pipeline_CHANNEL_KERN_I.v",
      "impl\/verilog\/tiled_conv_tiled_conv_Pipeline_CHANNEL_KERN_I_KERN_J.v",
      "impl\/verilog\/tiled_conv_tiled_conv_Pipeline_INIT_I_INIT_J_INIT_K.v",
      "impl\/verilog\/tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT.v",
      "impl\/verilog\/tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.v",
      "impl\/verilog\/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT.v",
      "impl\/verilog\/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.v",
      "impl\/verilog\/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.v",
      "impl\/verilog\/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.v",
      "impl\/verilog\/tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.v",
      "impl\/verilog\/tiled_conv_urem_5ns_4ns_3_9_seq_1.v",
      "impl\/verilog\/tiled_conv_urem_5ns_4ns_5_9_1.v",
      "impl\/verilog\/tiled_conv_urem_11ns_6ns_11_15_1.v",
      "impl\/verilog\/tiled_conv_wt_m_axi.v",
      "impl\/verilog\/tiled_conv.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/tiled_conv_v1_0\/data\/tiled_conv.mdd",
      "impl\/misc\/drivers\/tiled_conv_v1_0\/data\/tiled_conv.tcl",
      "impl\/misc\/drivers\/tiled_conv_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/tiled_conv_v1_0\/src\/xtiled_conv.c",
      "impl\/misc\/drivers\/tiled_conv_v1_0\/src\/xtiled_conv.h",
      "impl\/misc\/drivers\/tiled_conv_v1_0\/src\/xtiled_conv_hw.h",
      "impl\/misc\/drivers\/tiled_conv_v1_0\/src\/xtiled_conv_linux.c",
      "impl\/misc\/drivers\/tiled_conv_v1_0\/src\/xtiled_conv_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/tiled_conv.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_feature_map_1",
          "access": "W",
          "description": "Data signal of input_feature_map",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_feature_map",
              "access": "W",
              "description": "Bit 31 to 0 of input_feature_map"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_feature_map_2",
          "access": "W",
          "description": "Data signal of input_feature_map",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_feature_map",
              "access": "W",
              "description": "Bit 63 to 32 of input_feature_map"
            }]
        },
        {
          "offset": "0x1c",
          "name": "layer_weights_1",
          "access": "W",
          "description": "Data signal of layer_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "layer_weights",
              "access": "W",
              "description": "Bit 31 to 0 of layer_weights"
            }]
        },
        {
          "offset": "0x20",
          "name": "layer_weights_2",
          "access": "W",
          "description": "Data signal of layer_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "layer_weights",
              "access": "W",
              "description": "Bit 63 to 32 of layer_weights"
            }]
        },
        {
          "offset": "0x28",
          "name": "layer_bias_1",
          "access": "W",
          "description": "Data signal of layer_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "layer_bias",
              "access": "W",
              "description": "Bit 31 to 0 of layer_bias"
            }]
        },
        {
          "offset": "0x2c",
          "name": "layer_bias_2",
          "access": "W",
          "description": "Data signal of layer_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "layer_bias",
              "access": "W",
              "description": "Bit 63 to 32 of layer_bias"
            }]
        },
        {
          "offset": "0x34",
          "name": "output_feature_map_1",
          "access": "W",
          "description": "Data signal of output_feature_map",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_feature_map",
              "access": "W",
              "description": "Bit 31 to 0 of output_feature_map"
            }]
        },
        {
          "offset": "0x38",
          "name": "output_feature_map_2",
          "access": "W",
          "description": "Data signal of output_feature_map",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_feature_map",
              "access": "W",
              "description": "Bit 63 to 32 of output_feature_map"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input_feature_map"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "layer_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "layer_bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "output_feature_map"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_fm:m_axi_wt",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_fm": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_fm_",
      "paramPrefix": "C_M_AXI_FM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_fm_ARADDR",
        "m_axi_fm_ARBURST",
        "m_axi_fm_ARCACHE",
        "m_axi_fm_ARID",
        "m_axi_fm_ARLEN",
        "m_axi_fm_ARLOCK",
        "m_axi_fm_ARPROT",
        "m_axi_fm_ARQOS",
        "m_axi_fm_ARREADY",
        "m_axi_fm_ARREGION",
        "m_axi_fm_ARSIZE",
        "m_axi_fm_ARUSER",
        "m_axi_fm_ARVALID",
        "m_axi_fm_AWADDR",
        "m_axi_fm_AWBURST",
        "m_axi_fm_AWCACHE",
        "m_axi_fm_AWID",
        "m_axi_fm_AWLEN",
        "m_axi_fm_AWLOCK",
        "m_axi_fm_AWPROT",
        "m_axi_fm_AWQOS",
        "m_axi_fm_AWREADY",
        "m_axi_fm_AWREGION",
        "m_axi_fm_AWSIZE",
        "m_axi_fm_AWUSER",
        "m_axi_fm_AWVALID",
        "m_axi_fm_BID",
        "m_axi_fm_BREADY",
        "m_axi_fm_BRESP",
        "m_axi_fm_BUSER",
        "m_axi_fm_BVALID",
        "m_axi_fm_RDATA",
        "m_axi_fm_RID",
        "m_axi_fm_RLAST",
        "m_axi_fm_RREADY",
        "m_axi_fm_RRESP",
        "m_axi_fm_RUSER",
        "m_axi_fm_RVALID",
        "m_axi_fm_WDATA",
        "m_axi_fm_WID",
        "m_axi_fm_WLAST",
        "m_axi_fm_WREADY",
        "m_axi_fm_WSTRB",
        "m_axi_fm_WUSER",
        "m_axi_fm_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "input_feature_map"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "input_feature_map"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "output_feature_map"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "output_feature_map"
        }
      ]
    },
    "m_axi_wt": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_wt_",
      "paramPrefix": "C_M_AXI_WT_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_wt_ARADDR",
        "m_axi_wt_ARBURST",
        "m_axi_wt_ARCACHE",
        "m_axi_wt_ARID",
        "m_axi_wt_ARLEN",
        "m_axi_wt_ARLOCK",
        "m_axi_wt_ARPROT",
        "m_axi_wt_ARQOS",
        "m_axi_wt_ARREADY",
        "m_axi_wt_ARREGION",
        "m_axi_wt_ARSIZE",
        "m_axi_wt_ARUSER",
        "m_axi_wt_ARVALID",
        "m_axi_wt_AWADDR",
        "m_axi_wt_AWBURST",
        "m_axi_wt_AWCACHE",
        "m_axi_wt_AWID",
        "m_axi_wt_AWLEN",
        "m_axi_wt_AWLOCK",
        "m_axi_wt_AWPROT",
        "m_axi_wt_AWQOS",
        "m_axi_wt_AWREADY",
        "m_axi_wt_AWREGION",
        "m_axi_wt_AWSIZE",
        "m_axi_wt_AWUSER",
        "m_axi_wt_AWVALID",
        "m_axi_wt_BID",
        "m_axi_wt_BREADY",
        "m_axi_wt_BRESP",
        "m_axi_wt_BUSER",
        "m_axi_wt_BVALID",
        "m_axi_wt_RDATA",
        "m_axi_wt_RID",
        "m_axi_wt_RLAST",
        "m_axi_wt_RREADY",
        "m_axi_wt_RRESP",
        "m_axi_wt_RUSER",
        "m_axi_wt_RVALID",
        "m_axi_wt_WDATA",
        "m_axi_wt_WID",
        "m_axi_wt_WLAST",
        "m_axi_wt_WREADY",
        "m_axi_wt_WSTRB",
        "m_axi_wt_WUSER",
        "m_axi_wt_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "layer_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "layer_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "layer_bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "layer_bias"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_fm_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_fm_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_fm_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_fm_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_fm_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_fm_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_fm_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_fm_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_fm_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_fm_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_fm_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_fm_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_fm_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_fm_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_fm_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_fm_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_fm_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_fm_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_fm_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_fm_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_fm_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_fm_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_fm_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_fm_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_fm_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_fm_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_fm_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_fm_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_fm_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_fm_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_fm_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_fm_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_fm_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_fm_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_fm_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_fm_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_fm_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_fm_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_fm_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_fm_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_fm_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_fm_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_fm_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_fm_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_fm_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_wt_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_wt_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_wt_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_wt_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_wt_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_wt_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_wt_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_wt_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_wt_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_wt_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_wt_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_wt_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_wt_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_wt_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_wt_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_wt_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_wt_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_wt_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_wt_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_wt_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_wt_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_wt_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_wt_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_wt_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_wt_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_wt_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_wt_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_wt_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_wt_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_wt_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_wt_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_wt_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_wt_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_wt_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_wt_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_wt_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_wt_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_wt_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_wt_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_wt_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_wt_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_wt_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_wt_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_wt_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_wt_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "tiled_conv",
      "Instances": [
        {
          "ModuleName": "load_input_tile_block_from_DRAM",
          "InstanceName": "grp_load_input_tile_block_from_DRAM_fu_424",
          "Instances": [{
              "ModuleName": "load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT",
              "InstanceName": "grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_254"
            }]
        },
        {
          "ModuleName": "load_layer_params_from_DRAM",
          "InstanceName": "grp_load_layer_params_from_DRAM_fu_479",
          "Instances": [
            {
              "ModuleName": "load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG",
              "InstanceName": "grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170"
            },
            {
              "ModuleName": "load_layer_params_from_DRAM_Pipeline_BIAS",
              "InstanceName": "grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191"
            }
          ]
        },
        {
          "ModuleName": "conv_7x7",
          "InstanceName": "grp_conv_7x7_fu_515"
        },
        {
          "ModuleName": "store_output_tile_to_DRAM",
          "InstanceName": "grp_store_output_tile_to_DRAM_fu_573",
          "Instances": [{
              "ModuleName": "store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP",
              "InstanceName": "grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102"
            }]
        }
      ]
    },
    "Info": {
      "load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_input_tile_block_from_DRAM": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_layer_params_from_DRAM_Pipeline_BIAS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_layer_params_from_DRAM": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_7x7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "store_output_tile_to_DRAM": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "tiled_conv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT": {
        "Latency": {
          "LatencyBest": "7188",
          "LatencyAvg": "7188",
          "LatencyWorst": "7188",
          "PipelineII": "7188",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT",
            "TripCount": "156",
            "Latency": "7186",
            "PipelineII": "46",
            "PipelineDepth": "57"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "4405",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "6783",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_input_tile_block_from_DRAM": {
        "Latency": {
          "LatencyBest": "7190",
          "LatencyAvg": "7190",
          "LatencyWorst": "7190",
          "PipelineII": "7190",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "7396",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "10823",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "20",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG": {
        "Latency": {
          "LatencyBest": "591",
          "LatencyAvg": "591",
          "LatencyWorst": "591",
          "PipelineII": "591",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH",
            "TripCount": "588",
            "Latency": "589",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "74",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "354",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_layer_params_from_DRAM_Pipeline_BIAS": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "BIAS",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "76",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_layer_params_from_DRAM": {
        "Latency": {
          "LatencyBest": "617",
          "LatencyAvg": "617",
          "LatencyWorst": "617",
          "PipelineII": "617",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "378",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1060",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_7x7": {
        "Latency": {
          "LatencyBest": "5527",
          "LatencyAvg": "5527",
          "LatencyWorst": "5527",
          "PipelineII": "5527",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.289"
        },
        "Loops": [{
            "Name": "HEIGHT_WIDTH_KERNEL",
            "TripCount": "1840",
            "Latency": "5525",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "757",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2156",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP": {
        "Latency": {
          "LatencyBest": "1862",
          "LatencyAvg": "1862",
          "LatencyWorst": "1862",
          "PipelineII": "1862",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH",
            "TripCount": "1840",
            "Latency": "1860",
            "PipelineII": "1",
            "PipelineDepth": "22"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1388",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1600",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "store_output_tile_to_DRAM": {
        "Latency": {
          "LatencyBest": "1864",
          "LatencyAvg": "1864",
          "LatencyWorst": "1864",
          "PipelineII": "1864",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1455",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1730",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "tiled_conv": {
        "Latency": {
          "LatencyBest": "64262177",
          "LatencyAvg": "64262177",
          "LatencyWorst": "64262177",
          "PipelineII": "64262178",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "TILE_ROW",
            "TripCount": "16",
            "Latency": "64262176",
            "PipelineII": "",
            "PipelineDepth": "4016386",
            "Loops": [{
                "Name": "TILE_COL",
                "TripCount": "32",
                "Latency": "4016384",
                "PipelineII": "",
                "PipelineDepth": "125512"
              }]
          }],
        "Area": {
          "BRAM_18K": "58",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "20",
          "DSP": "10",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "12276",
          "AVAIL_FF": "106400",
          "UTIL_FF": "11",
          "LUT": "21821",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "41",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-03-25 14:07:50 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1.2"
  }
}
