{"Source Block": ["hdl/library/axi_mc_controller/axi_mc_controller.v@153:163@HdlIdDef", "wire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire    [31:0]  rdata_c0_s;\nwire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\n"], "Clone Blocks": [["hdl/library/axi_mc_controller/axi_mc_controller.v@156:166", "wire    [31:0]  up_control_rdata_s;\nwire    [31:0]  rdata_c0_s;\nwire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\nwire            up_adc_common_wack_s;\nwire            up_adc_common_rack_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@150:160", "wire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire    [31:0]  rdata_c0_s;\nwire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@157:167", "wire    [31:0]  rdata_c0_s;\nwire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\nwire            up_adc_common_wack_s;\nwire            up_adc_common_rack_s;\nwire            up_control_wack_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@158:168", "wire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\nwire            up_adc_common_wack_s;\nwire            up_adc_common_rack_s;\nwire            up_control_wack_s;\nwire            up_control_rack_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@149:159", "\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire    [31:0]  rdata_c0_s;\nwire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@155:165", "wire    [31:0]  up_adc_common_rdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire    [31:0]  rdata_c0_s;\nwire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\nwire            up_adc_common_wack_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@151:161", "wire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire    [31:0]  rdata_c0_s;\nwire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@152:162", "wire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire    [31:0]  rdata_c0_s;\nwire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@154:164", "wire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire    [31:0]  rdata_c0_s;\nwire    [31:0]  rdata_c1_s;\nwire    [31:0]  rdata_c2_s;\nwire    [31:0]  rdata_c3_s;\nwire    [31:0]  rdata_c4_s;\nwire    [31:0]  rdata_c5_s;\nwire    [31:0]  rdata_c6_s;\nwire    [31:0]  rdata_c7_s;\n"]], "Diff Content": {"Delete": [[158, "wire    [31:0]  rdata_c1_s;\n"]], "Add": []}}