/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire [7:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [25:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 5'h00;
    else _00_ <= in_data[82:78];
  assign celloutsig_1_17z = celloutsig_1_2z[14:12] % { 1'h1, celloutsig_1_16z[2:1] };
  assign celloutsig_0_4z = in_data[74:67] % { 1'h1, celloutsig_0_2z[6:5], _00_ };
  assign celloutsig_0_9z = { celloutsig_0_2z[9:8], celloutsig_0_5z } % { 1'h1, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_2z = in_data[170:152] % { 1'h1, in_data[158:147], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_4z[4:1] % { 1'h1, celloutsig_1_4z[3:2], in_data[96] };
  assign celloutsig_1_7z = { in_data[152:140], celloutsig_1_5z } % { 1'h1, celloutsig_1_2z[15:4], in_data[96] };
  assign celloutsig_0_2z = { celloutsig_0_0z[2:1], celloutsig_0_0z } % { 1'h1, in_data[45], celloutsig_0_0z[7:1], in_data[0] };
  assign celloutsig_1_4z = { celloutsig_1_3z[4], celloutsig_1_0z } % { 1'h1, celloutsig_1_0z[4:1], in_data[96] };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_5z } % { 1'h1, celloutsig_1_3z[7:3] };
  assign celloutsig_1_10z = { celloutsig_1_0z[4:2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z } % { 1'h1, in_data[148:135] };
  assign celloutsig_1_13z = { in_data[101:97], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_4z } % { 1'h1, celloutsig_1_0z[2:0], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_0z = in_data[7:0] * in_data[31:24];
  assign celloutsig_1_0z = in_data[179:175] * in_data[173:169];
  assign celloutsig_1_8z = { celloutsig_1_0z[4:2], celloutsig_1_4z } * { celloutsig_1_7z[7:5], celloutsig_1_4z };
  assign celloutsig_1_16z = celloutsig_1_9z[3:0] >>> celloutsig_1_13z[16:13];
  assign celloutsig_1_18z = celloutsig_1_0z[3:0] >>> { celloutsig_1_0z[4], celloutsig_1_17z };
  assign celloutsig_1_19z = { celloutsig_1_7z[9:7], celloutsig_1_6z } >>> { celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_14z };
  assign celloutsig_1_3z = { celloutsig_1_2z[16], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >>> { celloutsig_1_2z[17:15], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z = ~((celloutsig_0_0z[2] & celloutsig_0_2z[0]) | (in_data[27] & celloutsig_0_2z[3]));
  assign celloutsig_0_5z = ~((_00_[4] & celloutsig_0_4z[0]) | (celloutsig_0_2z[9] & celloutsig_0_2z[5]));
  assign celloutsig_0_6z = ~((_00_[1] & celloutsig_0_2z[2]) | (celloutsig_0_5z & celloutsig_0_5z));
  assign celloutsig_0_7z = ~((celloutsig_0_5z & celloutsig_0_3z) | (celloutsig_0_4z[4] & celloutsig_0_2z[8]));
  assign celloutsig_0_8z = ~((celloutsig_0_2z[9] & celloutsig_0_7z) | (celloutsig_0_4z[7] & celloutsig_0_6z));
  assign celloutsig_1_1z = ~((in_data[126] & in_data[172]) | (celloutsig_1_0z[2] & in_data[129]));
  assign celloutsig_1_5z = ~((in_data[179] & celloutsig_1_3z[1]) | (celloutsig_1_2z[9] & in_data[186]));
  assign celloutsig_1_11z = ~((celloutsig_1_0z[2] & celloutsig_1_10z[5]) | (celloutsig_1_5z & celloutsig_1_4z[1]));
  assign celloutsig_1_12z = ~((celloutsig_1_2z[3] & celloutsig_1_0z[2]) | (celloutsig_1_8z[8] & celloutsig_1_8z[3]));
  assign celloutsig_1_14z = ~((celloutsig_1_9z[1] & celloutsig_1_4z[1]) | (celloutsig_1_9z[0] & celloutsig_1_5z));
  assign { out_data[131:128], out_data[102:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
