

================================================================
== Vivado HLS Report for 'processImage'
================================================================
* Date:           Thu Dec 19 03:48:26 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        base1
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.283|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  786953|  786953|  786953|  786953|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  786437|  786437|         9|          3|          1|  262144|    yes   |
        |- Loop 2  |     513|     513|         1|          -|          -|     513|    no    |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	11  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
	12  / true
12 --> 
	12  / (!exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i6* %outStream_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %outStream_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %outStream_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i2* %outStream_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %outStream_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %outStream_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %outStream_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(i6* %inStream_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %inStream_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %inStream_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(i2* %inStream_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %inStream_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %inStream_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_8), !map !103"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_7), !map !109"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_6), !map !115"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_5), !map !121"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_4), !map !127"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_3), !map !133"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_2), !map !139"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_1), !map !145"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_0), !map !151"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !157"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !161"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !165"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !169"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !173"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !177"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !181"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_data_V), !map !185"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_keep_V), !map !189"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_strb_V), !map !193"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !197"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !201"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !205"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !209"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @processImage_str) nounwind"   --->   Operation 50 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%lineBuff_val_0 = alloca [512 x i8], align 1" [core_base.cpp:11]   --->   Operation 51 'alloca' 'lineBuff_val_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%lineBuff_val_1 = alloca [512 x i8], align 1" [core_base.cpp:11]   --->   Operation 52 'alloca' 'lineBuff_val_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%lineBuff_val_2 = alloca [512 x i8], align 1" [core_base.cpp:11]   --->   Operation 53 'alloca' 'lineBuff_val_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->core_base.cpp:11]   --->   Operation 54 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->core_base.cpp:11]   --->   Operation 55 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "br label %1" [core_base.cpp:30]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = phi i5 [ undef, %0 ], [ %tmp_id_V, %._crit_edge3 ]"   --->   Operation 57 'phi' 'tmp_id_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = phi i2 [ undef, %0 ], [ %tmp_user_V, %._crit_edge3 ]"   --->   Operation 58 'phi' 'tmp_user_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = phi i1 [ undef, %0 ], [ %tmp_strb_V, %._crit_edge3 ]"   --->   Operation 59 'phi' 'tmp_strb_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i1 [ undef, %0 ], [ %tmp_keep_V, %._crit_edge3 ]"   --->   Operation 60 'phi' 'tmp_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = phi i6 [ undef, %0 ], [ %tmp_dest_V, %._crit_edge3 ]"   --->   Operation 61 'phi' 'tmp_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%idxRow = phi i32 [ 0, %0 ], [ %idxRow_1, %._crit_edge3 ]"   --->   Operation 62 'phi' 'idxRow' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%idxCol_assign = phi i32 [ 0, %0 ], [ %idxCol_1, %._crit_edge3 ]"   --->   Operation 63 'phi' 'idxCol_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%pixConvolved_assign = phi i32 [ 0, %0 ], [ %pixConvolved_2, %._crit_edge3 ]" [core_base.cpp:53]   --->   Operation 64 'phi' 'pixConvolved_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%countWait = phi i19 [ 1, %0 ], [ %phitmp, %._crit_edge3 ]" [core_base.cpp:30]   --->   Operation 65 'phi' 'countWait' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.43ns)   --->   "%exitcond2 = icmp eq i19 %countWait, -262143" [core_base.cpp:30]   --->   Operation 66 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)"   --->   Operation 67 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %._crit_edge.i.i.i_ifconv" [core_base.cpp:30]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %idxCol_assign to i64" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 69 'zext' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_s" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 70 'getelementptr' 'lineBuff_val_1_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 71 'load' 'lineBuff_val_1_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_s" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 72 'getelementptr' 'lineBuff_val_2_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 73 'load' 'lineBuff_val_2_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)" [core_base.cpp:45]   --->   Operation 74 'partselect' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_2, 0" [core_base.cpp:45]   --->   Operation 75 'icmp' 'icmp' <Predicate = (!exitcond2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxCol_assign, i32 1, i32 31)" [core_base.cpp:45]   --->   Operation 76 'partselect' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%icmp3 = icmp sgt i31 %tmp_4, 0" [core_base.cpp:45]   --->   Operation 77 'icmp' 'icmp3' <Predicate = (!exitcond2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.97ns)   --->   "%or_cond = and i1 %icmp, %icmp3" [core_base.cpp:45]   --->   Operation 78 'and' 'or_cond' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (2.47ns)   --->   "%tmp_12 = icmp slt i32 %idxCol_assign, 511" [core_base.cpp:53]   --->   Operation 79 'icmp' 'tmp_12' <Predicate = (!exitcond2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (2.55ns)   --->   "%idxCol = add nsw i32 1, %idxCol_assign" [core_base.cpp:54]   --->   Operation 80 'add' 'idxCol' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (2.55ns)   --->   "%idxRow_2 = add nsw i32 1, %idxRow" [core_base.cpp:57]   --->   Operation 81 'add' 'idxRow_2' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.69ns)   --->   "%idxRow_1 = select i1 %tmp_12, i32 %idxRow, i32 %idxRow_2" [core_base.cpp:53]   --->   Operation 82 'select' 'idxRow_1' <Predicate = (!exitcond2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.43ns)   --->   "%tmp_13 = icmp ugt i19 %countWait, 513" [core_base.cpp:63]   --->   Operation 83 'icmp' 'tmp_13' <Predicate = (!exitcond2)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %2, label %._crit_edge3" [core_base.cpp:63]   --->   Operation 84 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 85 [1/1] (3.63ns)   --->   "%empty_28 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [core_base.cpp:34]   --->   Operation 85 'read' 'empty_28' <Predicate = (!exitcond2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 0" [core_base.cpp:34]   --->   Operation 86 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 1" [core_base.cpp:34]   --->   Operation 87 'extractvalue' 'tmp_keep_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 2" [core_base.cpp:34]   --->   Operation 88 'extractvalue' 'tmp_strb_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 3" [core_base.cpp:34]   --->   Operation 89 'extractvalue' 'tmp_user_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 5" [core_base.cpp:34]   --->   Operation 90 'extractvalue' 'tmp_id_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 6" [core_base.cpp:34]   --->   Operation 91 'extractvalue' 'tmp_dest_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 92 'load' 'lineBuff_val_1_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_s" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 93 'getelementptr' 'lineBuff_val_0_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_1_load, i8* %lineBuff_val_0_addr, align 1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 94 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 95 'load' 'lineBuff_val_2_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 96 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_2_load, i8* %lineBuff_val_1_addr, align 1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 96 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 97 [1/1] (3.25ns)   --->   "store i8 %tmp_data_V_1, i8* %lineBuff_val_2_addr, align 1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:765->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:883->core_base.cpp:81->core_base.cpp:38]   --->   Operation 97 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [core_base.cpp:30]   --->   Operation 98 'specregionbegin' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_3 = zext i32 %pixConvolved_assign to i64" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 99 'zext' 'tmp_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_1 = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_3" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 100 'getelementptr' 'lineBuff_val_0_addr_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 101 'load' 'lineBuff_val_0_load' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%kernel_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_0)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 102 'read' 'kernel_0_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%pixConvolved = add nsw i32 1, %pixConvolved_assign" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 103 'add' 'pixConvolved' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_19_0_1 = zext i32 %pixConvolved to i64" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 104 'zext' 'tmp_19_0_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_2 = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_19_0_1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 105 'getelementptr' 'lineBuff_val_0_addr_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 106 'load' 'lineBuff_val_0_load_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%kernel_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_1)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 107 'read' 'kernel_1_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.55ns)   --->   "%col_assign_1_0_2 = add nsw i32 2, %pixConvolved_assign" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 108 'add' 'col_assign_1_0_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%kernel_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_2)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 109 'read' 'kernel_2_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_1 = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_3" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 110 'getelementptr' 'lineBuff_val_1_addr_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 111 'load' 'lineBuff_val_1_load_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%kernel_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_3)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 112 'read' 'kernel_3_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_2 = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_19_0_1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 113 'getelementptr' 'lineBuff_val_1_addr_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 114 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 114 'load' 'lineBuff_val_1_load_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%kernel_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_4)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 115 'read' 'kernel_4_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%kernel_5_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_5)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 116 'read' 'kernel_5_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_1 = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_3" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 117 'getelementptr' 'lineBuff_val_2_addr_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 118 'load' 'lineBuff_val_2_load_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%kernel_6_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_6)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 119 'read' 'kernel_6_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_2 = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_19_0_1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 120 'getelementptr' 'lineBuff_val_2_addr_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 121 'load' 'lineBuff_val_2_load_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%kernel_7_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_7)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 122 'read' 'kernel_7_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%kernel_8_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_8)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 123 'read' 'kernel_8_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node pixConvolved_2)   --->   "%pixConvolved_1 = select i1 %or_cond, i32 %pixConvolved, i32 %pixConvolved_assign" [core_base.cpp:45]   --->   Operation 124 'select' 'pixConvolved_1' <Predicate = (!exitcond2 & tmp_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.69ns)   --->   "%idxCol_1 = select i1 %tmp_12, i32 %idxCol, i32 0" [core_base.cpp:53]   --->   Operation 125 'select' 'idxCol_1' <Predicate = (!exitcond2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.69ns) (out node of the LUT)   --->   "%pixConvolved_2 = select i1 %tmp_12, i32 %pixConvolved_1, i32 0" [core_base.cpp:53]   --->   Operation 126 'select' 'pixConvolved_2' <Predicate = (!exitcond2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [core_base.cpp:67]   --->   Operation 127 'specregionend' 'empty_29' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (2.16ns)   --->   "%phitmp = add i19 %countWait, 1" [core_base.cpp:30]   --->   Operation 128 'add' 'phitmp' <Predicate = (!exitcond2)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "br label %1" [core_base.cpp:30]   --->   Operation 129 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.42>
ST_5 : Operation 130 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 130 'load' 'lineBuff_val_0_load' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%val = zext i8 %lineBuff_val_0_load to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 131 'zext' 'val' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_1 = sext i8 %kernel_0_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 132 'sext' 'tmp_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (4.17ns)   --->   "%window_val_0_0 = mul i16 %tmp_1, %val" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 133 'mul' 'window_val_0_0' <Predicate = (!exitcond2 & or_cond)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 134 'load' 'lineBuff_val_0_load_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_19_0_2 = zext i32 %col_assign_1_0_2 to i64" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 135 'zext' 'tmp_19_0_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_3 = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_19_0_2" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 136 'getelementptr' 'lineBuff_val_0_addr_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 137 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 137 'load' 'lineBuff_val_0_load_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 138 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 138 'load' 'lineBuff_val_1_load_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 139 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 139 'load' 'lineBuff_val_1_load_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%val_1_1 = zext i8 %lineBuff_val_1_load_2 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 140 'zext' 'val_1_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_23_1_1 = sext i8 %kernel_4_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 141 'sext' 'tmp_23_1_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (4.17ns)   --->   "%window_val_1_1 = mul i16 %tmp_23_1_1, %val_1_1" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 142 'mul' 'window_val_1_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_3 = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_19_0_2" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 143 'getelementptr' 'lineBuff_val_1_addr_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 144 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 144 'load' 'lineBuff_val_1_load_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 145 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 145 'load' 'lineBuff_val_2_load_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 146 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 146 'load' 'lineBuff_val_2_load_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_3 = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_19_0_2" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 147 'getelementptr' 'lineBuff_val_2_addr_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 148 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 148 'load' 'lineBuff_val_2_load_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 7.42>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%val_0_1 = zext i8 %lineBuff_val_0_load_1 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 149 'zext' 'val_0_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_23_0_1 = sext i8 %kernel_1_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 150 'sext' 'tmp_23_0_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (3.36ns) (grouped into DSP with root node tmp1)   --->   "%window_val_0_1 = mul i16 %tmp_23_0_1, %val_0_1" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 151 'mul' 'window_val_0_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 152 'load' 'lineBuff_val_0_load_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 153 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 153 'load' 'lineBuff_val_1_load_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%val_s = zext i8 %lineBuff_val_2_load_1 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 154 'zext' 'val_s' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_23_2 = sext i8 %kernel_6_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 155 'sext' 'tmp_23_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (3.36ns) (grouped into DSP with root node tmp8)   --->   "%window_val_2_0 = mul i16 %tmp_23_2, %val_s" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 156 'mul' 'window_val_2_0' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%val_233_1 = zext i8 %lineBuff_val_2_load_2 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 157 'zext' 'val_233_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_23_2_1 = sext i8 %kernel_7_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 158 'sext' 'tmp_23_2_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (4.17ns)   --->   "%window_val_2_1 = mul i16 %tmp_23_2_1, %val_233_1" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 159 'mul' 'window_val_2_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 160 'load' 'lineBuff_val_2_load_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%val_233_2 = zext i8 %lineBuff_val_2_load_3 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 161 'zext' 'val_233_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_23_2_2 = sext i8 %kernel_8_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 162 'sext' 'tmp_23_2_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (4.17ns)   --->   "%window_val_2_2 = mul i16 %tmp_23_2_2, %val_233_2" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 163 'mul' 'window_val_2_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp8 = add i16 %window_val_2_1, %window_val_2_0" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 164 'add' 'tmp8' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 165 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp1 = add i16 %window_val_0_0, %window_val_0_1" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 165 'add' 'tmp1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 8.45>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%val_0_2 = zext i8 %lineBuff_val_0_load_2 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 166 'zext' 'val_0_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_23_0_2 = sext i8 %kernel_2_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 167 'sext' 'tmp_23_0_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (3.36ns) (grouped into DSP with root node tmp2)   --->   "%window_val_0_2 = mul i16 %tmp_23_0_2, %val_0_2" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 168 'mul' 'window_val_0_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%val_1_2 = zext i8 %lineBuff_val_1_load_3 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 169 'zext' 'val_1_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_23_1_2 = sext i8 %kernel_5_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 170 'sext' 'tmp_23_1_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%window_val_1_2 = mul i16 %tmp_23_1_2, %val_1_2" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 171 'mul' 'window_val_1_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 172 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp9 = add i16 %window_val_1_1, %window_val_1_2" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 172 'add' 'tmp9' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 173 [1/1] (2.07ns)   --->   "%tmp7 = add i16 %tmp8, %tmp9" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 173 'add' 'tmp7' <Predicate = (!exitcond2 & or_cond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp2 = add i16 %window_val_2_2, %window_val_0_2" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 174 'add' 'tmp2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 10.2>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%val_1 = zext i8 %lineBuff_val_1_load_1 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 175 'zext' 'val_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_23_1 = sext i8 %kernel_3_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 176 'sext' 'tmp_23_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (3.36ns) (grouped into DSP with root node tmp3)   --->   "%window_val_1_0 = mul i16 %tmp_23_1, %val_1" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 177 'mul' 'window_val_1_0' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 178 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp3 = add i16 %window_val_1_0, %tmp2" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 178 'add' 'tmp3' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i16 %tmp1, %tmp3" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 179 'add' 'tmp4' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 180 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%valOutput = add i16 %tmp7, %tmp4" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 180 'add' 'valOutput' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %valOutput, i32 15)" [core_base.cpp:47]   --->   Operation 181 'bitselect' 'tmp_5' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_7 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %valOutput, i32 3, i32 15)" [core_base.cpp:47]   --->   Operation 182 'partselect' 'tmp_7' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.89>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [core_base.cpp:31]   --->   Operation 183 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_7_tr = sext i16 %valOutput to i17" [core_base.cpp:47]   --->   Operation 184 'sext' 'tmp_7_tr' <Predicate = (!exitcond2 & tmp_5 & or_cond)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (2.07ns)   --->   "%p_neg = sub i17 0, %tmp_7_tr" [core_base.cpp:47]   --->   Operation 185 'sub' 'p_neg' <Predicate = (!exitcond2 & tmp_5 & or_cond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %p_neg, i32 3, i32 16)" [core_base.cpp:47]   --->   Operation 186 'partselect' 'tmp_6' <Predicate = (!exitcond2 & tmp_5 & or_cond)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i14 %tmp_6 to i15" [core_base.cpp:47]   --->   Operation 187 'zext' 'tmp_3_cast' <Predicate = (!exitcond2 & tmp_5 & or_cond)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_8 = sext i13 %tmp_7 to i14" [core_base.cpp:47]   --->   Operation 188 'sext' 'tmp_8' <Predicate = (!exitcond2 & !tmp_5 & or_cond)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (1.81ns)   --->   "%tmp_9 = sub i15 0, %tmp_3_cast" [core_base.cpp:47]   --->   Operation 189 'sub' 'tmp_9' <Predicate = (!exitcond2 & tmp_5 & or_cond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i14 %tmp_8 to i15" [core_base.cpp:47]   --->   Operation 190 'zext' 'tmp_10_cast' <Predicate = (!exitcond2 & !tmp_5 & or_cond)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.75ns)   --->   "%valOutput_1 = select i1 %tmp_5, i15 %tmp_9, i15 %tmp_10_cast" [core_base.cpp:47]   --->   Operation 191 'select' 'valOutput_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%tmp_10 = trunc i15 %valOutput_1 to i8" [core_base.cpp:50]   --->   Operation 192 'trunc' 'tmp_10' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %valOutput_1, i32 14)" [core_base.cpp:48]   --->   Operation 193 'bitselect' 'tmp_11' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%phitmp8 = select i1 %tmp_11, i8 0, i8 %tmp_10" [core_base.cpp:50]   --->   Operation 194 'select' 'phitmp8' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_data_V = select i1 %or_cond, i8 %phitmp8, i8 0" [core_base.cpp:45]   --->   Operation 195 'select' 'tmp_data_V' <Predicate = (!exitcond2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.63>
ST_10 : Operation 196 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V, i1 %tmp_strb_V, i2 %tmp_user_V, i1 false, i5 %tmp_id_V, i6 %tmp_dest_V)" [core_base.cpp:114->core_base.cpp:64]   --->   Operation 196 'write' <Predicate = (tmp_13)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "br label %._crit_edge3" [core_base.cpp:66]   --->   Operation 197 'br' <Predicate = (tmp_13)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 1.76>
ST_11 : Operation 198 [1/1] (1.76ns)   --->   "br label %.preheader" [core_base.cpp:70]   --->   Operation 198 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 3> <Delay = 3.63>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%countWait_1 = phi i10 [ %countWait_2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 199 'phi' 'countWait_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %countWait_1, -511" [core_base.cpp:70]   --->   Operation 200 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 513, i64 513, i64 513)"   --->   Operation 201 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (1.73ns)   --->   "%countWait_2 = add i10 %countWait_1, 1" [core_base.cpp:70]   --->   Operation 202 'add' 'countWait_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [core_base.cpp:70]   --->   Operation 203 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 0, i1 %tmp_keep_V_1, i1 %tmp_strb_V_1, i2 %tmp_user_V_1, i1 true, i5 %tmp_id_V_1, i6 %tmp_dest_V_1)" [core_base.cpp:114->core_base.cpp:71]   --->   Operation 204 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader" [core_base.cpp:70]   --->   Operation 205 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "ret void" [core_base.cpp:73]   --->   Operation 206 'ret' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specinterface    ) [ 0000000000000]
empty_14              (specinterface    ) [ 0000000000000]
empty_15              (specinterface    ) [ 0000000000000]
empty_16              (specinterface    ) [ 0000000000000]
empty_17              (specinterface    ) [ 0000000000000]
empty_18              (specinterface    ) [ 0000000000000]
empty_19              (specinterface    ) [ 0000000000000]
empty_20              (specinterface    ) [ 0000000000000]
empty_21              (specinterface    ) [ 0000000000000]
empty_22              (specinterface    ) [ 0000000000000]
empty_23              (specinterface    ) [ 0000000000000]
empty_24              (specinterface    ) [ 0000000000000]
empty_25              (specinterface    ) [ 0000000000000]
empty_26              (specinterface    ) [ 0000000000000]
StgValue_27           (specbitsmap      ) [ 0000000000000]
StgValue_28           (specbitsmap      ) [ 0000000000000]
StgValue_29           (specbitsmap      ) [ 0000000000000]
StgValue_30           (specbitsmap      ) [ 0000000000000]
StgValue_31           (specbitsmap      ) [ 0000000000000]
StgValue_32           (specbitsmap      ) [ 0000000000000]
StgValue_33           (specbitsmap      ) [ 0000000000000]
StgValue_34           (specbitsmap      ) [ 0000000000000]
StgValue_35           (specbitsmap      ) [ 0000000000000]
StgValue_36           (specbitsmap      ) [ 0000000000000]
StgValue_37           (specbitsmap      ) [ 0000000000000]
StgValue_38           (specbitsmap      ) [ 0000000000000]
StgValue_39           (specbitsmap      ) [ 0000000000000]
StgValue_40           (specbitsmap      ) [ 0000000000000]
StgValue_41           (specbitsmap      ) [ 0000000000000]
StgValue_42           (specbitsmap      ) [ 0000000000000]
StgValue_43           (specbitsmap      ) [ 0000000000000]
StgValue_44           (specbitsmap      ) [ 0000000000000]
StgValue_45           (specbitsmap      ) [ 0000000000000]
StgValue_46           (specbitsmap      ) [ 0000000000000]
StgValue_47           (specbitsmap      ) [ 0000000000000]
StgValue_48           (specbitsmap      ) [ 0000000000000]
StgValue_49           (specbitsmap      ) [ 0000000000000]
StgValue_50           (spectopmodule    ) [ 0000000000000]
lineBuff_val_0        (alloca           ) [ 0011111111100]
lineBuff_val_1        (alloca           ) [ 0011111111100]
lineBuff_val_2        (alloca           ) [ 0011111111100]
rbegin_i              (specregionbegin  ) [ 0000000000000]
rend_i                (specregionend    ) [ 0000000000000]
StgValue_56           (br               ) [ 0111111111100]
tmp_id_V_1            (phi              ) [ 0011111111111]
tmp_user_V_1          (phi              ) [ 0011111111111]
tmp_strb_V_1          (phi              ) [ 0011111111111]
tmp_keep_V_1          (phi              ) [ 0011111111111]
tmp_dest_V_1          (phi              ) [ 0011111111111]
idxRow                (phi              ) [ 0011111111100]
idxCol_assign         (phi              ) [ 0011111111100]
pixConvolved_assign   (phi              ) [ 0011111111100]
countWait             (phi              ) [ 0011111111100]
exitcond2             (icmp             ) [ 0011111111100]
empty_27              (speclooptripcount) [ 0000000000000]
StgValue_68           (br               ) [ 0000000000000]
tmp_s                 (zext             ) [ 0001000000000]
lineBuff_val_1_addr   (getelementptr    ) [ 0001000000000]
lineBuff_val_2_addr   (getelementptr    ) [ 0001000000000]
tmp_2                 (partselect       ) [ 0000000000000]
icmp                  (icmp             ) [ 0000000000000]
tmp_4                 (partselect       ) [ 0000000000000]
icmp3                 (icmp             ) [ 0000000000000]
or_cond               (and              ) [ 0011111111000]
tmp_12                (icmp             ) [ 0001100000000]
idxCol                (add              ) [ 0001100000000]
idxRow_2              (add              ) [ 0000000000000]
idxRow_1              (select           ) [ 0111111111100]
tmp_13                (icmp             ) [ 0011111111100]
StgValue_84           (br               ) [ 0000000000000]
empty_28              (read             ) [ 0000000000000]
tmp_data_V_1          (extractvalue     ) [ 0000000000000]
tmp_keep_V            (extractvalue     ) [ 0111111111100]
tmp_strb_V            (extractvalue     ) [ 0111111111100]
tmp_user_V            (extractvalue     ) [ 0111111111100]
tmp_id_V              (extractvalue     ) [ 0111111111100]
tmp_dest_V            (extractvalue     ) [ 0111111111100]
lineBuff_val_1_load   (load             ) [ 0000000000000]
lineBuff_val_0_addr   (getelementptr    ) [ 0000000000000]
StgValue_94           (store            ) [ 0000000000000]
lineBuff_val_2_load   (load             ) [ 0000000000000]
StgValue_96           (store            ) [ 0000000000000]
StgValue_97           (store            ) [ 0000000000000]
tmp                   (specregionbegin  ) [ 0000000000000]
tmp_3                 (zext             ) [ 0000000000000]
lineBuff_val_0_addr_1 (getelementptr    ) [ 0010010000000]
kernel_0_read         (read             ) [ 0010010000000]
pixConvolved          (add              ) [ 0000000000000]
tmp_19_0_1            (zext             ) [ 0000000000000]
lineBuff_val_0_addr_2 (getelementptr    ) [ 0010010000000]
kernel_1_read         (read             ) [ 0011011000000]
col_assign_1_0_2      (add              ) [ 0010010000000]
kernel_2_read         (read             ) [ 0011111100000]
lineBuff_val_1_addr_1 (getelementptr    ) [ 0010010000000]
kernel_3_read         (read             ) [ 0011111110000]
lineBuff_val_1_addr_2 (getelementptr    ) [ 0010010000000]
kernel_4_read         (read             ) [ 0010010000000]
kernel_5_read         (read             ) [ 0011111100000]
lineBuff_val_2_addr_1 (getelementptr    ) [ 0010010000000]
kernel_6_read         (read             ) [ 0011011000000]
lineBuff_val_2_addr_2 (getelementptr    ) [ 0010010000000]
kernel_7_read         (read             ) [ 0011011000000]
kernel_8_read         (read             ) [ 0011011000000]
pixConvolved_1        (select           ) [ 0000000000000]
idxCol_1              (select           ) [ 0111111111100]
pixConvolved_2        (select           ) [ 0111111111100]
empty_29              (specregionend    ) [ 0000000000000]
phitmp                (add              ) [ 0111111111100]
StgValue_129          (br               ) [ 0111111111100]
lineBuff_val_0_load   (load             ) [ 0000000000000]
val                   (zext             ) [ 0000000000000]
tmp_1                 (sext             ) [ 0000000000000]
window_val_0_0        (mul              ) [ 0001001000000]
lineBuff_val_0_load_1 (load             ) [ 0001001000000]
tmp_19_0_2            (zext             ) [ 0000000000000]
lineBuff_val_0_addr_3 (getelementptr    ) [ 0001001000000]
lineBuff_val_1_load_1 (load             ) [ 0011101110000]
lineBuff_val_1_load_2 (load             ) [ 0000000000000]
val_1_1               (zext             ) [ 0000000000000]
tmp_23_1_1            (sext             ) [ 0000000000000]
window_val_1_1        (mul              ) [ 0001101100000]
lineBuff_val_1_addr_3 (getelementptr    ) [ 0001001000000]
lineBuff_val_2_load_1 (load             ) [ 0001001000000]
lineBuff_val_2_load_2 (load             ) [ 0001001000000]
lineBuff_val_2_addr_3 (getelementptr    ) [ 0001001000000]
val_0_1               (zext             ) [ 0000000000000]
tmp_23_0_1            (sext             ) [ 0000000000000]
window_val_0_1        (mul              ) [ 0000000000000]
lineBuff_val_0_load_2 (load             ) [ 0000100100000]
lineBuff_val_1_load_3 (load             ) [ 0000100100000]
val_s                 (zext             ) [ 0000000000000]
tmp_23_2              (sext             ) [ 0000000000000]
window_val_2_0        (mul              ) [ 0000000000000]
val_233_1             (zext             ) [ 0000000000000]
tmp_23_2_1            (sext             ) [ 0000000000000]
window_val_2_1        (mul              ) [ 0000000000000]
lineBuff_val_2_load_3 (load             ) [ 0000000000000]
val_233_2             (zext             ) [ 0000000000000]
tmp_23_2_2            (sext             ) [ 0000000000000]
window_val_2_2        (mul              ) [ 0000100100000]
tmp8                  (add              ) [ 0000100100000]
tmp1                  (add              ) [ 0010100110000]
val_0_2               (zext             ) [ 0000000000000]
tmp_23_0_2            (sext             ) [ 0000000000000]
window_val_0_2        (mul              ) [ 0000000000000]
val_1_2               (zext             ) [ 0000000000000]
tmp_23_1_2            (sext             ) [ 0000000000000]
window_val_1_2        (mul              ) [ 0000000000000]
tmp9                  (add              ) [ 0000000000000]
tmp7                  (add              ) [ 0010000010000]
tmp2                  (add              ) [ 0010000010000]
val_1                 (zext             ) [ 0000000000000]
tmp_23_1              (sext             ) [ 0000000000000]
window_val_1_0        (mul              ) [ 0000000000000]
tmp3                  (add              ) [ 0000000000000]
tmp4                  (add              ) [ 0000000000000]
valOutput             (add              ) [ 0001000001000]
tmp_5                 (bitselect        ) [ 0001000001000]
tmp_7                 (partselect       ) [ 0001000001000]
StgValue_183          (specpipeline     ) [ 0000000000000]
tmp_7_tr              (sext             ) [ 0000000000000]
p_neg                 (sub              ) [ 0000000000000]
tmp_6                 (partselect       ) [ 0000000000000]
tmp_3_cast            (zext             ) [ 0000000000000]
tmp_8                 (sext             ) [ 0000000000000]
tmp_9                 (sub              ) [ 0000000000000]
tmp_10_cast           (zext             ) [ 0000000000000]
valOutput_1           (select           ) [ 0000000000000]
tmp_10                (trunc            ) [ 0000000000000]
tmp_11                (bitselect        ) [ 0000000000000]
phitmp8               (select           ) [ 0000000000000]
tmp_data_V            (select           ) [ 0000100000100]
StgValue_196          (write            ) [ 0000000000000]
StgValue_197          (br               ) [ 0000000000000]
StgValue_198          (br               ) [ 0000000000011]
countWait_1           (phi              ) [ 0000000000001]
exitcond              (icmp             ) [ 0000000000001]
empty_30              (speclooptripcount) [ 0000000000000]
countWait_2           (add              ) [ 0000000000011]
StgValue_203          (br               ) [ 0000000000000]
StgValue_204          (write            ) [ 0000000000000]
StgValue_205          (br               ) [ 0000000000011]
StgValue_206          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="processImage_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="lineBuff_val_0_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="lineBuff_val_1_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="lineBuff_val_2_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_28_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="24" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="1" slack="0"/>
<pin id="163" dir="0" index="4" bw="2" slack="0"/>
<pin id="164" dir="0" index="5" bw="1" slack="0"/>
<pin id="165" dir="0" index="6" bw="5" slack="0"/>
<pin id="166" dir="0" index="7" bw="6" slack="0"/>
<pin id="167" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_28/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="kernel_0_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_read/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="kernel_1_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_read/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="kernel_2_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_read/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="kernel_3_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_3_read/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="kernel_4_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_4_read/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="kernel_5_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_5_read/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="kernel_6_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_6_read/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="kernel_7_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_7_read/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="kernel_8_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_8_read/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="0" index="3" bw="1" slack="0"/>
<pin id="235" dir="0" index="4" bw="2" slack="0"/>
<pin id="236" dir="0" index="5" bw="1" slack="0"/>
<pin id="237" dir="0" index="6" bw="5" slack="0"/>
<pin id="238" dir="0" index="7" bw="6" slack="0"/>
<pin id="239" dir="0" index="8" bw="8" slack="0"/>
<pin id="240" dir="0" index="9" bw="1" slack="2"/>
<pin id="241" dir="0" index="10" bw="1" slack="2"/>
<pin id="242" dir="0" index="11" bw="2" slack="2"/>
<pin id="243" dir="0" index="12" bw="1" slack="0"/>
<pin id="244" dir="0" index="13" bw="5" slack="2"/>
<pin id="245" dir="0" index="14" bw="6" slack="2"/>
<pin id="246" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_196/10 StgValue_204/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="lineBuff_val_1_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="0" slack="0"/>
<pin id="320" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="321" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="322" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
<pin id="323" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lineBuff_val_1_load/2 StgValue_96/3 lineBuff_val_1_load_1/4 lineBuff_val_1_load_2/4 lineBuff_val_1_load_3/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="lineBuff_val_2_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="0" index="2" bw="0" slack="0"/>
<pin id="338" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="339" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="340" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
<pin id="341" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lineBuff_val_2_load/2 StgValue_97/3 lineBuff_val_2_load_1/4 lineBuff_val_2_load_2/4 lineBuff_val_2_load_3/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="lineBuff_val_0_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="32" slack="1"/>
<pin id="286" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="9" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="0" index="2" bw="0" slack="0"/>
<pin id="309" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="310" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="311" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
<pin id="312" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_94/3 lineBuff_val_0_load/4 lineBuff_val_0_load_1/4 lineBuff_val_0_load_2/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="lineBuff_val_0_addr_1_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_1/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="lineBuff_val_0_addr_2_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_2/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="lineBuff_val_1_addr_1_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_1/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="lineBuff_val_1_addr_2_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_2/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="lineBuff_val_2_addr_1_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_1/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="lineBuff_val_2_addr_2_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="32" slack="0"/>
<pin id="347" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_2/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="lineBuff_val_0_addr_3_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="32" slack="0"/>
<pin id="354" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_3/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="lineBuff_val_1_addr_3_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="32" slack="0"/>
<pin id="361" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_3/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="lineBuff_val_2_addr_3_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="32" slack="0"/>
<pin id="368" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_3/5 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_id_V_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="1"/>
<pin id="373" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_id_V_1_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="5" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_1/2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_user_V_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="1"/>
<pin id="386" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_user_V_1_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="2" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_1/2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_strb_V_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_strb_V_1_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="1" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_strb_V_1/2 "/>
</bind>
</comp>

<comp id="410" class="1005" name="tmp_keep_V_1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_keep_V_1_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="1" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_1/2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_dest_V_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="1"/>
<pin id="425" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 (phireg) "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_dest_V_1_phi_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="6" slack="1"/>
<pin id="432" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_dest_V_1/2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="idxRow_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idxRow (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="idxRow_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="32" slack="0"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxRow/2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="idxCol_assign_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idxCol_assign (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="idxCol_assign_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="32" slack="1"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxCol_assign/2 "/>
</bind>
</comp>

<comp id="458" class="1005" name="pixConvolved_assign_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixConvolved_assign (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="pixConvolved_assign_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="32" slack="1"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixConvolved_assign/2 "/>
</bind>
</comp>

<comp id="470" class="1005" name="countWait_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="19" slack="1"/>
<pin id="472" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="countWait (phireg) "/>
</bind>
</comp>

<comp id="474" class="1004" name="countWait_phi_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="19" slack="1"/>
<pin id="478" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="countWait/2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="countWait_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="1"/>
<pin id="484" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="countWait_1 (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="countWait_1_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="0"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="1" slack="1"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="countWait_1/12 "/>
</bind>
</comp>

<comp id="493" class="1005" name="reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="1"/>
<pin id="495" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_load_1 lineBuff_val_0_load_2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="exitcond2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="19" slack="0"/>
<pin id="500" dir="0" index="1" bw="19" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_s_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="31" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="0" index="3" bw="6" slack="0"/>
<pin id="515" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="31" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_4_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="31" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="0" index="3" bw="6" slack="0"/>
<pin id="531" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="31" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="or_cond_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_12_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="10" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="idxCol_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="0"/>
<pin id="557" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxCol/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="idxRow_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxRow_2/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="idxRow_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="32" slack="0"/>
<pin id="570" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idxRow_1/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_13_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="19" slack="0"/>
<pin id="576" dir="0" index="1" bw="11" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_data_V_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="24" slack="0"/>
<pin id="582" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_keep_V_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="24" slack="0"/>
<pin id="587" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_strb_V_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="24" slack="0"/>
<pin id="591" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_user_V_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="24" slack="0"/>
<pin id="595" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_id_V_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="24" slack="0"/>
<pin id="599" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_dest_V_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="24" slack="0"/>
<pin id="603" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_3_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="2"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="pixConvolved_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="2"/>
<pin id="615" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixConvolved/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_19_0_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_0_1/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="col_assign_1_0_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="2"/>
<pin id="628" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_1_0_2/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="pixConvolved_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="2"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="0" index="2" bw="32" slack="2"/>
<pin id="635" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixConvolved_1/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="idxCol_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="2"/>
<pin id="640" dir="0" index="1" bw="32" slack="2"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idxCol_1/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="pixConvolved_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="2"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="0" index="2" bw="1" slack="0"/>
<pin id="648" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixConvolved_2/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="phitmp_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="19" slack="2"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="val_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="1"/>
<pin id="663" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="window_val_0_0_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_0_0/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_19_0_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_0_2/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="val_1_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_1_1/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_23_1_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="1"/>
<pin id="682" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_1_1/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="window_val_1_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="0" index="1" bw="8" slack="0"/>
<pin id="686" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_1_1/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="val_0_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="1"/>
<pin id="691" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_0_1/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_23_0_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="2"/>
<pin id="695" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_0_1/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="val_s_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="1"/>
<pin id="698" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_s/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_23_2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="2"/>
<pin id="701" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_2/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="val_233_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="1"/>
<pin id="704" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_233_1/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_23_2_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="2"/>
<pin id="707" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_2_1/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="window_val_2_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="8" slack="0"/>
<pin id="711" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_2_1/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="val_233_2_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_233_2/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_23_2_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="2"/>
<pin id="720" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_2_2/6 "/>
</bind>
</comp>

<comp id="721" class="1004" name="window_val_2_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="0" index="1" bw="8" slack="0"/>
<pin id="724" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_2_2/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="val_0_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="1"/>
<pin id="729" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_0_2/7 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_23_0_2_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="3"/>
<pin id="733" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_0_2/7 "/>
</bind>
</comp>

<comp id="734" class="1004" name="val_1_2_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="1"/>
<pin id="736" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_1_2/7 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_23_1_2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="3"/>
<pin id="739" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_1_2/7 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp7_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="1"/>
<pin id="742" dir="0" index="1" bw="16" slack="0"/>
<pin id="743" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="val_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="3"/>
<pin id="746" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_1/8 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_23_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="4"/>
<pin id="749" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_1/8 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp4_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="2"/>
<pin id="752" dir="0" index="1" bw="16" slack="0"/>
<pin id="753" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/8 "/>
</bind>
</comp>

<comp id="754" class="1004" name="valOutput_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="1"/>
<pin id="756" dir="0" index="1" bw="16" slack="0"/>
<pin id="757" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="valOutput/8 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_5_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="16" slack="0"/>
<pin id="762" dir="0" index="2" bw="5" slack="0"/>
<pin id="763" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_7_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="13" slack="0"/>
<pin id="769" dir="0" index="1" bw="16" slack="0"/>
<pin id="770" dir="0" index="2" bw="3" slack="0"/>
<pin id="771" dir="0" index="3" bw="5" slack="0"/>
<pin id="772" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_7_tr_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="1"/>
<pin id="779" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_tr/9 "/>
</bind>
</comp>

<comp id="780" class="1004" name="p_neg_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="16" slack="0"/>
<pin id="783" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/9 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_6_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="14" slack="0"/>
<pin id="788" dir="0" index="1" bw="17" slack="0"/>
<pin id="789" dir="0" index="2" bw="3" slack="0"/>
<pin id="790" dir="0" index="3" bw="6" slack="0"/>
<pin id="791" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_3_cast_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="14" slack="0"/>
<pin id="798" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_8_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="13" slack="1"/>
<pin id="802" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_9_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="14" slack="0"/>
<pin id="806" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_10_cast_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="13" slack="0"/>
<pin id="811" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/9 "/>
</bind>
</comp>

<comp id="813" class="1004" name="valOutput_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="1"/>
<pin id="815" dir="0" index="1" bw="15" slack="0"/>
<pin id="816" dir="0" index="2" bw="14" slack="0"/>
<pin id="817" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valOutput_1/9 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_10_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="15" slack="0"/>
<pin id="822" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_11_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="15" slack="0"/>
<pin id="827" dir="0" index="2" bw="5" slack="0"/>
<pin id="828" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="832" class="1004" name="phitmp8_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="0" index="2" bw="8" slack="0"/>
<pin id="836" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp8/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_data_V_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="7"/>
<pin id="842" dir="0" index="1" bw="8" slack="0"/>
<pin id="843" dir="0" index="2" bw="1" slack="0"/>
<pin id="844" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V/9 "/>
</bind>
</comp>

<comp id="847" class="1004" name="exitcond_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="10" slack="0"/>
<pin id="849" dir="0" index="1" bw="10" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="853" class="1004" name="countWait_2_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="10" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="countWait_2/12 "/>
</bind>
</comp>

<comp id="859" class="1007" name="grp_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="0"/>
<pin id="862" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="863" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="window_val_0_1/6 tmp1/6 "/>
</bind>
</comp>

<comp id="866" class="1007" name="grp_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="0"/>
<pin id="868" dir="0" index="1" bw="8" slack="0"/>
<pin id="869" dir="0" index="2" bw="16" slack="0"/>
<pin id="870" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="window_val_2_0/6 tmp8/6 "/>
</bind>
</comp>

<comp id="874" class="1007" name="grp_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="0"/>
<pin id="877" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="878" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="window_val_0_2/7 tmp2/7 "/>
</bind>
</comp>

<comp id="881" class="1007" name="grp_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="0"/>
<pin id="883" dir="0" index="1" bw="8" slack="0"/>
<pin id="884" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="885" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="window_val_1_2/7 tmp9/7 "/>
</bind>
</comp>

<comp id="889" class="1007" name="grp_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="0"/>
<pin id="891" dir="0" index="1" bw="8" slack="0"/>
<pin id="892" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="893" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="window_val_1_0/8 tmp3/8 "/>
</bind>
</comp>

<comp id="897" class="1005" name="exitcond2_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="1"/>
<pin id="899" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="901" class="1005" name="tmp_s_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="1"/>
<pin id="903" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="906" class="1005" name="lineBuff_val_1_addr_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="9" slack="1"/>
<pin id="908" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr "/>
</bind>
</comp>

<comp id="911" class="1005" name="lineBuff_val_2_addr_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="9" slack="1"/>
<pin id="913" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr "/>
</bind>
</comp>

<comp id="916" class="1005" name="or_cond_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="2"/>
<pin id="918" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_12_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="2"/>
<pin id="924" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="928" class="1005" name="idxCol_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="2"/>
<pin id="930" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="idxCol "/>
</bind>
</comp>

<comp id="933" class="1005" name="idxRow_1_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="0"/>
<pin id="935" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idxRow_1 "/>
</bind>
</comp>

<comp id="938" class="1005" name="tmp_13_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="8"/>
<pin id="940" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="942" class="1005" name="tmp_keep_V_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp_strb_V_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_user_V_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="2" slack="1"/>
<pin id="956" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp_id_V_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="5" slack="1"/>
<pin id="962" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="966" class="1005" name="tmp_dest_V_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="6" slack="1"/>
<pin id="968" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="972" class="1005" name="lineBuff_val_0_addr_1_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="9" slack="1"/>
<pin id="974" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_1 "/>
</bind>
</comp>

<comp id="977" class="1005" name="kernel_0_read_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="1"/>
<pin id="979" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_read "/>
</bind>
</comp>

<comp id="982" class="1005" name="lineBuff_val_0_addr_2_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="9" slack="1"/>
<pin id="984" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_2 "/>
</bind>
</comp>

<comp id="987" class="1005" name="kernel_1_read_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="2"/>
<pin id="989" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kernel_1_read "/>
</bind>
</comp>

<comp id="992" class="1005" name="col_assign_1_0_2_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_1_0_2 "/>
</bind>
</comp>

<comp id="997" class="1005" name="kernel_2_read_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="3"/>
<pin id="999" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_read "/>
</bind>
</comp>

<comp id="1002" class="1005" name="lineBuff_val_1_addr_1_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="9" slack="1"/>
<pin id="1004" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_1 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="kernel_3_read_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="4"/>
<pin id="1009" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="kernel_3_read "/>
</bind>
</comp>

<comp id="1012" class="1005" name="lineBuff_val_1_addr_2_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="9" slack="1"/>
<pin id="1014" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_2 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="kernel_4_read_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="1"/>
<pin id="1019" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_4_read "/>
</bind>
</comp>

<comp id="1022" class="1005" name="kernel_5_read_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="3"/>
<pin id="1024" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_5_read "/>
</bind>
</comp>

<comp id="1027" class="1005" name="lineBuff_val_2_addr_1_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="9" slack="1"/>
<pin id="1029" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="kernel_6_read_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="2"/>
<pin id="1034" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kernel_6_read "/>
</bind>
</comp>

<comp id="1037" class="1005" name="lineBuff_val_2_addr_2_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="9" slack="1"/>
<pin id="1039" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_2 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="kernel_7_read_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="2"/>
<pin id="1044" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kernel_7_read "/>
</bind>
</comp>

<comp id="1047" class="1005" name="kernel_8_read_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="2"/>
<pin id="1049" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kernel_8_read "/>
</bind>
</comp>

<comp id="1052" class="1005" name="idxCol_1_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="1"/>
<pin id="1054" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idxCol_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="pixConvolved_2_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="1"/>
<pin id="1059" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixConvolved_2 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="phitmp_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="19" slack="1"/>
<pin id="1064" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="1067" class="1005" name="window_val_0_0_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="1"/>
<pin id="1069" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_val_0_0 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="lineBuff_val_0_addr_3_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="9" slack="1"/>
<pin id="1074" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_3 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="lineBuff_val_1_load_1_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="3"/>
<pin id="1079" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_load_1 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="window_val_1_1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="2"/>
<pin id="1084" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="window_val_1_1 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="lineBuff_val_1_addr_3_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="9" slack="1"/>
<pin id="1089" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_3 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="lineBuff_val_2_load_1_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="8" slack="1"/>
<pin id="1094" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_load_1 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="lineBuff_val_2_load_2_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="8" slack="1"/>
<pin id="1099" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_load_2 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="lineBuff_val_2_addr_3_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="9" slack="1"/>
<pin id="1104" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_3 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="lineBuff_val_1_load_3_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="1"/>
<pin id="1109" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_load_3 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="window_val_2_2_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="1"/>
<pin id="1114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_val_2_2 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="tmp8_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="16" slack="1"/>
<pin id="1119" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="tmp1_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="16" slack="2"/>
<pin id="1124" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="tmp7_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="16" slack="1"/>
<pin id="1129" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="tmp2_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="16" slack="1"/>
<pin id="1134" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="valOutput_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="16" slack="1"/>
<pin id="1139" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="valOutput "/>
</bind>
</comp>

<comp id="1142" class="1005" name="tmp_5_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="1"/>
<pin id="1144" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="tmp_7_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="13" slack="1"/>
<pin id="1149" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="tmp_data_V_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="1"/>
<pin id="1154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="1160" class="1005" name="countWait_2_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="10" slack="0"/>
<pin id="1162" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="countWait_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="64" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="64" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="64" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="102" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="180"><net_src comp="106" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="106" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="106" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="106" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="106" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="106" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="106" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="106" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="106" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="247"><net_src comp="132" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="230" pin=4"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="230" pin=5"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="230" pin=6"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="230" pin=7"/></net>

<net id="255"><net_src comp="134" pin="0"/><net_sink comp="230" pin=12"/></net>

<net id="256"><net_src comp="130" pin="0"/><net_sink comp="230" pin=8"/></net>

<net id="257"><net_src comp="144" pin="0"/><net_sink comp="230" pin=12"/></net>

<net id="263"><net_src comp="88" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="88" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="88" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="264" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="276" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="301"><net_src comp="88" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="296" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="308"><net_src comp="88" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="3"/><net_sink comp="288" pin=2"/></net>

<net id="319"><net_src comp="88" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="330"><net_src comp="88" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="325" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="337"><net_src comp="88" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="348"><net_src comp="88" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="343" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="355"><net_src comp="88" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="356"><net_src comp="350" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="362"><net_src comp="88" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="357" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="369"><net_src comp="88" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="370"><net_src comp="364" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="374"><net_src comp="72" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="230" pin=13"/></net>

<net id="382"><net_src comp="371" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="376" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="387"><net_src comp="74" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="230" pin=11"/></net>

<net id="395"><net_src comp="384" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="389" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="230" pin=10"/></net>

<net id="408"><net_src comp="397" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="402" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="413"><net_src comp="76" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="230" pin=9"/></net>

<net id="421"><net_src comp="410" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="415" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="426"><net_src comp="78" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="230" pin=14"/></net>

<net id="434"><net_src comp="423" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="428" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="439"><net_src comp="50" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="50" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="50" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="462" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="473"><net_src comp="80" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="474" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="485"><net_src comp="136" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="496"><net_src comp="288" pin="7"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="288" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="474" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="82" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="451" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="516"><net_src comp="90" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="440" pin="4"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="92" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="94" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="524"><net_src comp="510" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="96" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="532"><net_src comp="90" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="451" pin="4"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="92" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="94" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="540"><net_src comp="526" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="96" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="520" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="451" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="98" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="92" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="451" pin="4"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="92" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="440" pin="4"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="548" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="440" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="560" pin="2"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="474" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="100" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="158" pin="8"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="588"><net_src comp="158" pin="8"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="158" pin="8"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="158" pin="8"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="158" pin="8"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="158" pin="8"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="458" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="616"><net_src comp="92" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="458" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="629"><net_src comp="54" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="458" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="612" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="637"><net_src comp="458" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="50" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="649"><net_src comp="631" pin="3"/><net_sink comp="644" pin=1"/></net>

<net id="650"><net_src comp="50" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="470" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="80" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="288" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="668"><net_src comp="661" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="657" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="670" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="679"><net_src comp="264" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="687"><net_src comp="680" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="676" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="493" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="712"><net_src comp="705" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="702" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="276" pin="7"/><net_sink comp="714" pin=0"/></net>

<net id="725"><net_src comp="718" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="714" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="493" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="758"><net_src comp="750" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="108" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="754" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="110" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="773"><net_src comp="112" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="754" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="114" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="110" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="784"><net_src comp="120" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="777" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="792"><net_src comp="122" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="780" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="794"><net_src comp="114" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="795"><net_src comp="56" pin="0"/><net_sink comp="786" pin=3"/></net>

<net id="799"><net_src comp="786" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="807"><net_src comp="124" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="796" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="800" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="818"><net_src comp="803" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="819"><net_src comp="809" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="823"><net_src comp="813" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="829"><net_src comp="126" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="813" pin="3"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="128" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="837"><net_src comp="824" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="130" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="820" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="845"><net_src comp="832" pin="3"/><net_sink comp="840" pin=1"/></net>

<net id="846"><net_src comp="130" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="851"><net_src comp="486" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="138" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="486" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="142" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="864"><net_src comp="693" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="689" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="871"><net_src comp="699" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="696" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="708" pin="2"/><net_sink comp="866" pin=2"/></net>

<net id="879"><net_src comp="731" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="727" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="886"><net_src comp="737" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="734" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="881" pin="3"/><net_sink comp="740" pin=1"/></net>

<net id="894"><net_src comp="747" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="744" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="896"><net_src comp="889" pin="3"/><net_sink comp="750" pin=1"/></net>

<net id="900"><net_src comp="498" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="504" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="909"><net_src comp="258" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="914"><net_src comp="270" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="919"><net_src comp="542" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="925"><net_src comp="548" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="931"><net_src comp="554" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="936"><net_src comp="566" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="941"><net_src comp="574" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="585" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="230" pin=9"/></net>

<net id="951"><net_src comp="589" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="230" pin=10"/></net>

<net id="957"><net_src comp="593" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="230" pin=11"/></net>

<net id="963"><net_src comp="597" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="230" pin=13"/></net>

<net id="969"><net_src comp="601" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="230" pin=14"/></net>

<net id="975"><net_src comp="296" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="980"><net_src comp="176" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="985"><net_src comp="303" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="990"><net_src comp="182" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="995"><net_src comp="625" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1000"><net_src comp="188" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1005"><net_src comp="314" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1010"><net_src comp="194" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1015"><net_src comp="325" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1020"><net_src comp="200" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1025"><net_src comp="206" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1030"><net_src comp="332" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1035"><net_src comp="212" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1040"><net_src comp="343" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1045"><net_src comp="218" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1050"><net_src comp="224" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1055"><net_src comp="638" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1060"><net_src comp="644" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1065"><net_src comp="651" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1070"><net_src comp="664" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1075"><net_src comp="350" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1080"><net_src comp="264" pin="7"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1085"><net_src comp="683" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1090"><net_src comp="357" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1095"><net_src comp="276" pin="7"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1100"><net_src comp="276" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1105"><net_src comp="364" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1110"><net_src comp="264" pin="7"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1115"><net_src comp="721" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1120"><net_src comp="866" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1125"><net_src comp="859" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1130"><net_src comp="740" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1135"><net_src comp="874" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1140"><net_src comp="754" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1145"><net_src comp="759" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1150"><net_src comp="767" pin="4"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1155"><net_src comp="840" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="230" pin=8"/></net>

<net id="1163"><net_src comp="853" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="486" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {10 12 }
	Port: outStream_V_keep_V | {10 12 }
	Port: outStream_V_strb_V | {10 12 }
	Port: outStream_V_user_V | {10 12 }
	Port: outStream_V_last_V | {10 12 }
	Port: outStream_V_id_V | {10 12 }
	Port: outStream_V_dest_V | {10 12 }
 - Input state : 
	Port: processImage : inStream_V_data_V | {3 }
	Port: processImage : inStream_V_keep_V | {3 }
	Port: processImage : inStream_V_strb_V | {3 }
	Port: processImage : inStream_V_user_V | {3 }
	Port: processImage : inStream_V_last_V | {3 }
	Port: processImage : inStream_V_id_V | {3 }
	Port: processImage : inStream_V_dest_V | {3 }
	Port: processImage : kernel_0 | {4 }
	Port: processImage : kernel_1 | {4 }
	Port: processImage : kernel_2 | {4 }
	Port: processImage : kernel_3 | {4 }
	Port: processImage : kernel_4 | {4 }
	Port: processImage : kernel_5 | {4 }
	Port: processImage : kernel_6 | {4 }
	Port: processImage : kernel_7 | {4 }
	Port: processImage : kernel_8 | {4 }
  - Chain level:
	State 1
		rend_i : 1
	State 2
		exitcond2 : 1
		StgValue_68 : 2
		tmp_s : 1
		lineBuff_val_1_addr : 2
		lineBuff_val_1_load : 3
		lineBuff_val_2_addr : 2
		lineBuff_val_2_load : 3
		tmp_2 : 1
		icmp : 2
		tmp_4 : 1
		icmp3 : 2
		or_cond : 3
		tmp_12 : 1
		idxCol : 1
		idxRow_2 : 1
		idxRow_1 : 2
		tmp_13 : 1
		StgValue_84 : 2
	State 3
		StgValue_94 : 1
		StgValue_96 : 1
		StgValue_97 : 1
	State 4
		lineBuff_val_0_addr_1 : 1
		lineBuff_val_0_load : 2
		tmp_19_0_1 : 1
		lineBuff_val_0_addr_2 : 2
		lineBuff_val_0_load_1 : 3
		lineBuff_val_1_addr_1 : 1
		lineBuff_val_1_load_1 : 2
		lineBuff_val_1_addr_2 : 2
		lineBuff_val_1_load_2 : 3
		lineBuff_val_2_addr_1 : 1
		lineBuff_val_2_load_1 : 2
		lineBuff_val_2_addr_2 : 2
		lineBuff_val_2_load_2 : 3
		pixConvolved_1 : 1
		pixConvolved_2 : 2
		empty_29 : 1
	State 5
		val : 1
		window_val_0_0 : 2
		lineBuff_val_0_addr_3 : 1
		lineBuff_val_0_load_2 : 2
		val_1_1 : 1
		window_val_1_1 : 2
		lineBuff_val_1_addr_3 : 1
		lineBuff_val_1_load_3 : 2
		lineBuff_val_2_addr_3 : 1
		lineBuff_val_2_load_3 : 2
	State 6
		window_val_0_1 : 1
		window_val_2_0 : 1
		window_val_2_1 : 1
		val_233_2 : 1
		window_val_2_2 : 2
		tmp8 : 2
		tmp1 : 2
	State 7
		window_val_0_2 : 1
		window_val_1_2 : 1
		tmp9 : 2
		tmp7 : 3
		tmp2 : 2
	State 8
		window_val_1_0 : 1
		tmp3 : 2
		tmp4 : 3
		valOutput : 4
		tmp_5 : 5
		tmp_7 : 5
	State 9
		p_neg : 1
		tmp_6 : 2
		tmp_3_cast : 3
		tmp_9 : 4
		tmp_10_cast : 1
		valOutput_1 : 5
		tmp_10 : 6
		tmp_11 : 6
		phitmp8 : 7
		tmp_data_V : 8
	State 10
	State 11
	State 12
		exitcond : 1
		countWait_2 : 1
		StgValue_203 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |       idxCol_fu_554       |    0    |    0    |    39   |
|          |      idxRow_2_fu_560      |    0    |    0    |    39   |
|          |    pixConvolved_fu_612    |    0    |    0    |    39   |
|          |  col_assign_1_0_2_fu_625  |    0    |    0    |    39   |
|    add   |       phitmp_fu_651       |    0    |    0    |    26   |
|          |        tmp7_fu_740        |    0    |    0    |    23   |
|          |        tmp4_fu_750        |    0    |    0    |    16   |
|          |      valOutput_fu_754     |    0    |    0    |    16   |
|          |     countWait_2_fu_853    |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|          |   window_val_0_0_fu_664   |    0    |    0    |    41   |
|    mul   |   window_val_1_1_fu_683   |    0    |    0    |    41   |
|          |   window_val_2_1_fu_708   |    0    |    0    |    41   |
|          |   window_val_2_2_fu_721   |    0    |    0    |    41   |
|----------|---------------------------|---------|---------|---------|
|          |      idxRow_1_fu_566      |    0    |    0    |    32   |
|          |   pixConvolved_1_fu_631   |    0    |    0    |    32   |
|          |      idxCol_1_fu_638      |    0    |    0    |    32   |
|  select  |   pixConvolved_2_fu_644   |    0    |    0    |    32   |
|          |     valOutput_1_fu_813    |    0    |    0    |    15   |
|          |       phitmp8_fu_832      |    0    |    0    |    8    |
|          |     tmp_data_V_fu_840     |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |      exitcond2_fu_498     |    0    |    0    |    18   |
|          |        icmp_fu_520        |    0    |    0    |    18   |
|   icmp   |        icmp3_fu_536       |    0    |    0    |    18   |
|          |       tmp_12_fu_548       |    0    |    0    |    18   |
|          |       tmp_13_fu_574       |    0    |    0    |    18   |
|          |      exitcond_fu_847      |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|    sub   |        p_neg_fu_780       |    0    |    0    |    23   |
|          |        tmp_9_fu_803       |    0    |    0    |    19   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_859        |    1    |    0    |    0    |
|          |         grp_fu_866        |    1    |    0    |    0    |
|  muladd  |         grp_fu_874        |    1    |    0    |    0    |
|          |         grp_fu_881        |    1    |    0    |    0    |
|          |         grp_fu_889        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|    and   |       or_cond_fu_542      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |    empty_28_read_fu_158   |    0    |    0    |    0    |
|          | kernel_0_read_read_fu_176 |    0    |    0    |    0    |
|          | kernel_1_read_read_fu_182 |    0    |    0    |    0    |
|          | kernel_2_read_read_fu_188 |    0    |    0    |    0    |
|   read   | kernel_3_read_read_fu_194 |    0    |    0    |    0    |
|          | kernel_4_read_read_fu_200 |    0    |    0    |    0    |
|          | kernel_5_read_read_fu_206 |    0    |    0    |    0    |
|          | kernel_6_read_read_fu_212 |    0    |    0    |    0    |
|          | kernel_7_read_read_fu_218 |    0    |    0    |    0    |
|          | kernel_8_read_read_fu_224 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |      grp_write_fu_230     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_s_fu_504       |    0    |    0    |    0    |
|          |        tmp_3_fu_605       |    0    |    0    |    0    |
|          |     tmp_19_0_1_fu_618     |    0    |    0    |    0    |
|          |         val_fu_657        |    0    |    0    |    0    |
|          |     tmp_19_0_2_fu_670     |    0    |    0    |    0    |
|          |       val_1_1_fu_676      |    0    |    0    |    0    |
|          |       val_0_1_fu_689      |    0    |    0    |    0    |
|   zext   |        val_s_fu_696       |    0    |    0    |    0    |
|          |      val_233_1_fu_702     |    0    |    0    |    0    |
|          |      val_233_2_fu_714     |    0    |    0    |    0    |
|          |       val_0_2_fu_727      |    0    |    0    |    0    |
|          |       val_1_2_fu_734      |    0    |    0    |    0    |
|          |        val_1_fu_744       |    0    |    0    |    0    |
|          |     tmp_3_cast_fu_796     |    0    |    0    |    0    |
|          |     tmp_10_cast_fu_809    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_2_fu_510       |    0    |    0    |    0    |
|partselect|        tmp_4_fu_526       |    0    |    0    |    0    |
|          |        tmp_7_fu_767       |    0    |    0    |    0    |
|          |        tmp_6_fu_786       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    tmp_data_V_1_fu_580    |    0    |    0    |    0    |
|          |     tmp_keep_V_fu_585     |    0    |    0    |    0    |
|extractvalue|     tmp_strb_V_fu_589     |    0    |    0    |    0    |
|          |     tmp_user_V_fu_593     |    0    |    0    |    0    |
|          |      tmp_id_V_fu_597      |    0    |    0    |    0    |
|          |     tmp_dest_V_fu_601     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_1_fu_661       |    0    |    0    |    0    |
|          |     tmp_23_1_1_fu_680     |    0    |    0    |    0    |
|          |     tmp_23_0_1_fu_693     |    0    |    0    |    0    |
|          |      tmp_23_2_fu_699      |    0    |    0    |    0    |
|          |     tmp_23_2_1_fu_705     |    0    |    0    |    0    |
|   sext   |     tmp_23_2_2_fu_718     |    0    |    0    |    0    |
|          |     tmp_23_0_2_fu_731     |    0    |    0    |    0    |
|          |     tmp_23_1_2_fu_737     |    0    |    0    |    0    |
|          |      tmp_23_1_fu_747      |    0    |    0    |    0    |
|          |      tmp_7_tr_fu_777      |    0    |    0    |    0    |
|          |        tmp_8_fu_800       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|        tmp_5_fu_759       |    0    |    0    |    0    |
|          |       tmp_11_fu_824       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |       tmp_10_fu_820       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |    0    |   721   |
|----------|---------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|lineBuff_val_0|    1   |    0   |    0   |
|lineBuff_val_1|    1   |    0   |    0   |
|lineBuff_val_2|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    3   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   col_assign_1_0_2_reg_992   |   32   |
|      countWait_1_reg_482     |   10   |
|     countWait_2_reg_1160     |   10   |
|       countWait_reg_470      |   19   |
|       exitcond2_reg_897      |    1   |
|       idxCol_1_reg_1052      |   32   |
|     idxCol_assign_reg_447    |   32   |
|        idxCol_reg_928        |   32   |
|       idxRow_1_reg_933       |   32   |
|        idxRow_reg_436        |   32   |
|     kernel_0_read_reg_977    |    8   |
|     kernel_1_read_reg_987    |    8   |
|     kernel_2_read_reg_997    |    8   |
|    kernel_3_read_reg_1007    |    8   |
|    kernel_4_read_reg_1017    |    8   |
|    kernel_5_read_reg_1022    |    8   |
|    kernel_6_read_reg_1032    |    8   |
|    kernel_7_read_reg_1042    |    8   |
|    kernel_8_read_reg_1047    |    8   |
| lineBuff_val_0_addr_1_reg_972|    9   |
| lineBuff_val_0_addr_2_reg_982|    9   |
|lineBuff_val_0_addr_3_reg_1072|    9   |
|lineBuff_val_1_addr_1_reg_1002|    9   |
|lineBuff_val_1_addr_2_reg_1012|    9   |
|lineBuff_val_1_addr_3_reg_1087|    9   |
|  lineBuff_val_1_addr_reg_906 |    9   |
|lineBuff_val_1_load_1_reg_1077|    8   |
|lineBuff_val_1_load_3_reg_1107|    8   |
|lineBuff_val_2_addr_1_reg_1027|    9   |
|lineBuff_val_2_addr_2_reg_1037|    9   |
|lineBuff_val_2_addr_3_reg_1102|    9   |
|  lineBuff_val_2_addr_reg_911 |    9   |
|lineBuff_val_2_load_1_reg_1092|    8   |
|lineBuff_val_2_load_2_reg_1097|    8   |
|        or_cond_reg_916       |    1   |
|        phitmp_reg_1062       |   19   |
|    pixConvolved_2_reg_1057   |   32   |
|  pixConvolved_assign_reg_458 |   32   |
|            reg_493           |    8   |
|         tmp1_reg_1122        |   16   |
|         tmp2_reg_1132        |   16   |
|         tmp7_reg_1127        |   16   |
|         tmp8_reg_1117        |   16   |
|        tmp_12_reg_922        |    1   |
|        tmp_13_reg_938        |    1   |
|        tmp_5_reg_1142        |    1   |
|        tmp_7_reg_1147        |   13   |
|      tmp_data_V_reg_1152     |    8   |
|     tmp_dest_V_1_reg_423     |    6   |
|      tmp_dest_V_reg_966      |    6   |
|      tmp_id_V_1_reg_371      |    5   |
|       tmp_id_V_reg_960       |    5   |
|     tmp_keep_V_1_reg_410     |    1   |
|      tmp_keep_V_reg_942      |    1   |
|         tmp_s_reg_901        |   64   |
|     tmp_strb_V_1_reg_397     |    1   |
|      tmp_strb_V_reg_948      |    1   |
|     tmp_user_V_1_reg_384     |    2   |
|      tmp_user_V_reg_954      |    2   |
|      valOutput_reg_1137      |   16   |
|    window_val_0_0_reg_1067   |   16   |
|    window_val_1_1_reg_1082   |   16   |
|    window_val_2_2_reg_1112   |   16   |
+------------------------------+--------+
|             Total            |   773  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_230      |  p8  |   2  |   8  |   16   ||    9    |
|       grp_write_fu_230      |  p9  |   2  |   1  |    2   ||    9    |
|       grp_write_fu_230      |  p10 |   2  |   1  |    2   ||    9    |
|       grp_write_fu_230      |  p11 |   2  |   2  |    4   ||    9    |
|       grp_write_fu_230      |  p12 |   2  |   1  |    2   |
|       grp_write_fu_230      |  p13 |   2  |   5  |   10   ||    9    |
|       grp_write_fu_230      |  p14 |   2  |   6  |   12   ||    9    |
|      grp_access_fu_264      |  p0  |   4  |   9  |   36   ||    21   |
|      grp_access_fu_264      |  p2  |   4  |   0  |    0   ||    21   |
|      grp_access_fu_276      |  p0  |   4  |   9  |   36   ||    21   |
|      grp_access_fu_276      |  p2  |   4  |   0  |    0   ||    21   |
|      grp_access_fu_288      |  p0  |   5  |   9  |   45   ||    27   |
|      grp_access_fu_288      |  p2  |   2  |   0  |    0   ||    9    |
|      tmp_id_V_1_reg_371     |  p0  |   2  |   5  |   10   ||    9    |
|     tmp_user_V_1_reg_384    |  p0  |   2  |   2  |    4   ||    9    |
|     tmp_strb_V_1_reg_397    |  p0  |   2  |   1  |    2   ||    9    |
|     tmp_keep_V_1_reg_410    |  p0  |   2  |   1  |    2   ||    9    |
|     tmp_dest_V_1_reg_423    |  p0  |   2  |   6  |   12   ||    9    |
| pixConvolved_assign_reg_458 |  p0  |   2  |  32  |   64   ||    9    |
|      countWait_reg_470      |  p0  |   2  |  19  |   38   ||    9    |
|           reg_493           |  p0  |   2  |   8  |   16   ||    9    |
|          grp_fu_859         |  p0  |   2  |   8  |   16   ||    9    |
|          grp_fu_874         |  p0  |   2  |   8  |   16   ||    9    |
|          grp_fu_881         |  p0  |   2  |   8  |   16   ||    9    |
|          grp_fu_889         |  p1  |   2  |   8  |   16   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   377  || 44.7282 ||   282   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |    0   |   721  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   44   |    -   |   282  |
|  Register |    -   |    -   |    -   |   773  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   44   |   773  |  1003  |
+-----------+--------+--------+--------+--------+--------+
