// Seed: 2922157887
module module_0 #(
    parameter id_12 = 32'd71
) (
    output tri1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    output tri1 id_4,
    output wor id_5,
    output wor id_6,
    output tri1 id_7,
    input tri0 id_8
);
  logic [7:0]
      id_10,
      id_11,
      _id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34;
  wire id_35;
  wire id_36;
  wire id_37;
  assign id_28 = id_20[id_12];
  parameter id_38 = 1'h0;
  logic id_39;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output wire id_2,
    input wor id_3,
    input supply0 id_4
);
  logic ["" -  -1 : (  -1  )] id_6;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_3,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_3
  );
endmodule
