Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 15:55:12 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_0/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.204       -1.197                      8                  765       -0.087       -0.189                     13                  765        1.725        0.000                       0                   766  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.204       -1.197                      8                  765       -0.087       -0.189                     13                  765        1.725        0.000                       0                   766  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            8  Failing Endpoints,  Worst Slack       -0.204ns,  Total Violation       -1.197ns
Hold  :           13  Failing Endpoints,  Worst Slack       -0.087ns,  Total Violation       -0.189ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.204ns  (required time - arrival time)
  Source:                 demux/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.663ns (40.571%)  route 2.436ns (59.429%))
  Logic Levels:           15  (CARRY8=8 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 5.702 - 4.000 ) 
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.210ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.190ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=765, estimated)      1.211     2.172    demux/CLK
    SLICE_X115Y491       FDRE                                         r  demux/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y491       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.251 r  demux/sel_reg[0]/Q
                         net (fo=44, estimated)       0.314     2.565    demux/sel[0]
    SLICE_X117Y493       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.228     2.793 f  demux/sel_reg[7]_i_6/O[5]
                         net (fo=27, estimated)       0.306     3.099    demux/O[5]
    SLICE_X116Y494       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     3.136 r  demux/sel[7]_i_172/O
                         net (fo=1, routed)           0.016     3.152    demux/sel[7]_i_172_n_0
    SLICE_X116Y494       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213     3.365 r  demux/sel_reg[7]_i_88/CO[4]
                         net (fo=41, estimated)       0.240     3.605    demux/CO[0]
    SLICE_X116Y496       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     3.657 r  demux/sel[7]_i_125/O
                         net (fo=1, routed)           0.016     3.673    demux/sel[7]_i_125_n_0
    SLICE_X116Y496       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     3.897 r  demux/sel_reg[7]_i_58/O[6]
                         net (fo=3, estimated)        0.139     4.036    demux/sel_reg[7]_i_58_n_9
    SLICE_X116Y498       LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.100     4.136 r  demux/sel[7]_i_79/O
                         net (fo=2, estimated)        0.182     4.318    demux/sel[7]_i_79_n_0
    SLICE_X116Y495       LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     4.457 r  demux/sel[7]_i_39/O
                         net (fo=2, estimated)        0.171     4.628    demux/sel[7]_i_39_n_0
    SLICE_X115Y496       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     4.663 r  demux/sel[7]_i_47/O
                         net (fo=1, routed)           0.008     4.671    demux/sel[7]_i_47_n_0
    SLICE_X115Y496       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.786 r  demux/sel_reg[7]_i_21/CO[7]
                         net (fo=1, estimated)        0.026     4.812    demux/sel_reg[7]_i_21_n_0
    SLICE_X115Y497       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.915 r  demux/sel_reg[7]_i_18/O[6]
                         net (fo=1, estimated)        0.373     5.288    demux_n_28
    SLICE_X116Y499       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     5.384 r  sel_reg[7]_i_17/O[1]
                         net (fo=1, estimated)        0.292     5.676    sel_reg[7]_i_17_n_14
    SLICE_X115Y492       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.712 r  sel[7]_i_8/O
                         net (fo=1, routed)           0.010     5.722    demux/sel_reg[1]_0[6]
    SLICE_X115Y492       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.837 r  demux/sel_reg[7]_i_4/CO[7]
                         net (fo=1, estimated)        0.026     5.863    demux/sel_reg[7]_i_4_n_0
    SLICE_X115Y493       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.919 r  demux/sel_reg[7]_i_5/O[0]
                         net (fo=8, estimated)        0.267     6.186    demux/sel_reg[7]_i_5_n_15
    SLICE_X118Y493       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     6.221 r  demux/sel[3]_i_1/O
                         net (fo=1, routed)           0.050     6.271    demux/sel20_in[3]
    SLICE_X118Y493       FDRE                                         r  demux/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=765, estimated)      1.032     5.702    demux/CLK
    SLICE_X118Y493       FDRE                                         r  demux/sel_reg[3]/C
                         clock pessimism              0.376     6.078    
                         clock uncertainty           -0.035     6.043    
    SLICE_X118Y493       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.068    demux/sel_reg[3]
  -------------------------------------------------------------------
                         required time                          6.068    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                 -0.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 demux/genblk1[26].z_reg[26][7]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[26].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.060ns (44.776%)  route 0.074ns (55.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.035ns (routing 0.190ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.210ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=765, estimated)      1.035     1.705    demux/CLK
    SLICE_X115Y479       FDRE                                         r  demux/genblk1[26].z_reg[26][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y479       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.765 r  demux/genblk1[26].z_reg[26][7]/Q
                         net (fo=1, estimated)        0.074     1.839    genblk1[26].reg_in/D[7]
    SLICE_X115Y481       FDRE                                         r  genblk1[26].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=765, estimated)      1.214     2.175    genblk1[26].reg_in/CLK
    SLICE_X115Y481       FDRE                                         r  genblk1[26].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.311     1.864    
    SLICE_X115Y481       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.926    genblk1[26].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                 -0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X112Y489  demux/genblk1[32].z_reg[32][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X114Y493  demux/genblk1[31].z_reg[31][1]/C



