
quicc_asm.S,117
#define ASMINCLUDE38,1305
|	} quicc_interrupt_t;quicc_interrupt_t52,1550
	movl    d0, a3@			| Clear CISR 89,2628
