vendor_name = ModelSim
source_file = 1, /home/nicolas/Desktop/VHDL/projects/PORTA_AND/PORT_AND.vhd
source_file = 1, /home/nicolas/Desktop/VHDL/projects/PORTA_AND/db/PORT_AND.cbx.xml
source_file = 1, /home/nicolas/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/nicolas/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/nicolas/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/nicolas/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = PORT_AND
instance = comp, \C~output\, C~output, PORT_AND, 1
instance = comp, \B~input\, B~input, PORT_AND, 1
instance = comp, \A~input\, A~input, PORT_AND, 1
instance = comp, \C~0\, C~0, PORT_AND, 1
