Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 12:06:17 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file div2_timing_summary_routed.rpt -pb div2_timing_summary_routed.pb -rpx div2_timing_summary_routed.rpx -warn_on_violation
| Design       : div2
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.457        0.000                      0                  290        0.081        0.000                      0                  290        0.343        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.457        0.000                      0                  290        0.081        0.000                      0                  290        0.343        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.406ns (89.125%)  route 0.050ns (10.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.672     0.672    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y49          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.406     1.078 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[0]
                         net (fo=1, routed)           0.050     1.128    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0[0]
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=160, unset)          0.638     3.138    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.519     1.584    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          1.584    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.406ns (89.125%)  route 0.050ns (10.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.672     0.672    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y49          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.406     1.078 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[10]
                         net (fo=1, routed)           0.050     1.128    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0[10]
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=160, unset)          0.638     3.138    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.519     1.584    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          1.584    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.406ns (89.125%)  route 0.050ns (10.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.672     0.672    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y49          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.406     1.078 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[11]
                         net (fo=1, routed)           0.050     1.128    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0[11]
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=160, unset)          0.638     3.138    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.519     1.584    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          1.584    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.406ns (89.125%)  route 0.050ns (10.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.672     0.672    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y49          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.406     1.078 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[12]
                         net (fo=1, routed)           0.050     1.128    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0[12]
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=160, unset)          0.638     3.138    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.519     1.584    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          1.584    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.406ns (89.125%)  route 0.050ns (10.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.672     0.672    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y49          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.406     1.078 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[13]
                         net (fo=1, routed)           0.050     1.128    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0[13]
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=160, unset)          0.638     3.138    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.519     1.584    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          1.584    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.406ns (89.125%)  route 0.050ns (10.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.672     0.672    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y49          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.406     1.078 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[14]
                         net (fo=1, routed)           0.050     1.128    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0[14]
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=160, unset)          0.638     3.138    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.519     1.584    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          1.584    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.406ns (89.125%)  route 0.050ns (10.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.672     0.672    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y49          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.406     1.078 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[15]
                         net (fo=1, routed)           0.050     1.128    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0[15]
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=160, unset)          0.638     3.138    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.519     1.584    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          1.584    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.406ns (89.125%)  route 0.050ns (10.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.672     0.672    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y49          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.406     1.078 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[16]
                         net (fo=1, routed)           0.050     1.128    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0[16]
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=160, unset)          0.638     3.138    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.519     1.584    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          1.584    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.406ns (89.125%)  route 0.050ns (10.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.672     0.672    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y49          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.406     1.078 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[17]
                         net (fo=1, routed)           0.050     1.128    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0[17]
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=160, unset)          0.638     3.138    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.519     1.584    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          1.584    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.406ns (89.125%)  route 0.050ns (10.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.672     0.672    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y49          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.406     1.078 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[18]
                         net (fo=1, routed)           0.050     1.128    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0[18]
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=160, unset)          0.638     3.138    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X3Y50          DSP48E1                                      r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.519     1.584    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          1.584    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                  0.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.283     0.283    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/aclk
    SLICE_X69Y127        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y127        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.055     0.439    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[2]
    SLICE_X68Y127        LUT3 (Prop_lut3_I0_O)        0.028     0.467 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.000     0.467    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X68Y127        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.298     0.298    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X68Y127        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.000     0.298    
    SLICE_X68Y127        FDRE (Hold_fdre_C_D)         0.087     0.385    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.283     0.283    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X69Y127        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y127        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.055     0.438    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/first_q[1]
    SLICE_X69Y127        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.298     0.298    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X69Y127        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X69Y127        FDRE (Hold_fdre_C_D)         0.047     0.345    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.283     0.283    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/aclk
    SLICE_X68Y125        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.055     0.456    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/first_q
    SLICE_X68Y125        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.298     0.298    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/aclk
    SLICE_X68Y125        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X68Y125        FDRE (Hold_fdre_C_D)         0.042     0.340    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/SEL_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.171ns (72.698%)  route 0.064ns (27.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.283     0.283    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/aclk
    SLICE_X66Y126        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.107     0.390 f  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.064     0.454    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ZERO_DETECT[0]
    SLICE_X66Y126        LUT6 (Prop_lut6_I1_O)        0.064     0.518 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.518    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/SEL_DEL/i_pipe/plus2_sel_ip
    SLICE_X66Y126        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/SEL_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.298     0.298    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/SEL_DEL/i_pipe/aclk
    SLICE_X66Y126        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/SEL_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X66Y126        FDRE (Hold_fdre_C_D)         0.087     0.385    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/SEL_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.649%)  route 0.052ns (36.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.283     0.283    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/aclk
    SLICE_X69Y129        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y129        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.052     0.426    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.first_q_reg_n_0_[4]
    SLICE_X69Y129        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.298     0.298    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/aclk
    SLICE_X69Y129        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X69Y129        FDRE (Hold_fdre_C_D)        -0.006     0.292    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.970%)  route 0.100ns (50.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.283     0.283    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X69Y129        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y129        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/Q
                         net (fo=1, routed)           0.100     0.483    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg_n_0_[2][3]
    SLICE_X70Y128        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.298     0.298    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X70Y128        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X70Y128        FDRE (Hold_fdre_C_D)         0.045     0.343    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.283     0.283    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X69Y130        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.101     0.484    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg_n_0_[2][0]
    SLICE_X68Y130        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.298     0.298    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X68Y130        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X68Y130        FDRE (Hold_fdre_C_D)         0.042     0.340    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.157ns (70.100%)  route 0.067ns (29.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.283     0.283    ap_clk
    SLICE_X56Y124        FDRE                                         r  ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y124        FDRE (Prop_fdre_C_Q)         0.091     0.374 f  ap_CS_fsm_reg[5]/Q
                         net (fo=2, routed)           0.067     0.441    ap_CS_fsm_reg_n_0_[5]
    SLICE_X56Y124        LUT5 (Prop_lut5_I1_O)        0.066     0.507 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.507    ap_NS_fsm[1]
    SLICE_X56Y124        FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.298     0.298    ap_clk
    SLICE_X56Y124        FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X56Y124        FDRE (Hold_fdre_C_D)         0.060     0.358    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.176%)  route 0.108ns (51.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.283     0.283    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/aclk
    SLICE_X69Y130        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/Q
                         net (fo=2, routed)           0.108     0.491    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7][0]
    SLICE_X69Y129        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.298     0.298    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/aclk
    SLICE_X69Y129        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X69Y129        FDRE (Hold_fdre_C_D)         0.043     0.341    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.283     0.283    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/aclk
    SLICE_X69Y129        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y129        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.109     0.492    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/opt_has_pipe.first_q_reg_n_0_[0]
    SLICE_X69Y129        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.298     0.298    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/aclk
    SLICE_X69Y129        FDRE                                         r  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X69Y129        FDRE (Hold_fdre_C_D)         0.044     0.342    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.EXP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.157         2.500       0.343      DSP48_X3Y50    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.157         2.500       0.343      DSP48_X3Y49    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X3Y51    div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CLK
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X57Y124  ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X56Y124  ap_CS_fsm_reg[5]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X66Y126  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X67Y129  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X67Y129  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X67Y125  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X67Y125  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         1.250       0.850      SLICE_X57Y124  ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         1.250       0.850      SLICE_X56Y124  ap_CS_fsm_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         1.250       0.850      SLICE_X66Y126  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         1.250       0.850      SLICE_X67Y129  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         1.250       0.850      SLICE_X67Y129  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         1.250       0.850      SLICE_X67Y125  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         1.250       0.850      SLICE_X67Y125  div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         1.250       0.850      SLICE_X67Y122  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         1.250       0.850      SLICE_X67Y122  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[21]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         1.250       0.850      SLICE_X70Y128  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[23]/C
High Pulse Width  Slow    FDSE/C       n/a            0.350         1.250       0.900      SLICE_X57Y124  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         1.250       0.900      SLICE_X56Y124  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         1.250       0.900      SLICE_X57Y124  ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         1.250       0.900      SLICE_X57Y124  ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         1.250       0.900      SLICE_X57Y124  ap_CS_fsm_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         1.250       0.900      SLICE_X56Y124  ap_CS_fsm_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         1.250       0.900      SLICE_X56Y124  ap_CS_fsm_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         1.250       0.900      SLICE_X56Y124  ap_CS_fsm_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         1.250       0.900      SLICE_X67Y121  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         1.250       0.900      SLICE_X67Y122  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[10]/C



