0.7
2020.2
Oct 14 2022
05:20:55
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/MSc_Control_and_Computing-UoA/PROJECTS/Project_2/Processor_Multicycle/Processor_Multicycle.sim/sim_1/impl/func/xsim/Processor_tb_func_impl.vhd,1711123021,vhdl,,,,\Rg__parameterized1\;\Rg__parameterized4\;add_sub;adder;adder_p4;alu;control;datapath;fsm;processor;ram;regfile;regfile_core;rg;rg_0;rg_1;rg_2;rg_3;rg_4;rg_5;rg_6;rom,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/MSc_Control_and_Computing-UoA/PROJECTS/Project_2/Processor_Multicycle/Processor_Multicycle.srcs/sim_1/imports/ALU_tb.vhd,1709910087,vhdl,,,,alu_tb,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/MSc_Control_and_Computing-UoA/PROJECTS/Project_2/Processor_Multicycle/Processor_Multicycle.srcs/sim_1/imports/Control_tb.vhd,1710751282,vhdl,,,,control_tb,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/MSc_Control_and_Computing-UoA/PROJECTS/Project_2/Processor_Multicycle/Processor_Multicycle.srcs/sim_1/imports/regfile_tb.vhd,1711108101,vhdl,,,,regfile_tb,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/MSc_Control_and_Computing-UoA/PROJECTS/Project_2/Processor_Multicycle/Processor_Multicycle.srcs/sim_1/new/Processor_tb.vhd,1711122744,vhdl,,,,processor_tb,,,,,,,,
