# ğŸš€ RISC-V Processor - CS61C Style

## ğŸ“š MÃ´ táº£ dá»± Ã¡n

ÄÃ¢y lÃ  má»™t bá»™ xá»­ lÃ½ RISC-V Ä‘Æ¡n chu ká»³ Ä‘Æ°á»£c xÃ¢y dá»±ng theo phong cÃ¡ch kiáº¿n trÃºc giáº£ng dáº¡y cá»§a khÃ³a há»c [CS61C](https://inst.eecs.berkeley.edu/~cs61c/) táº¡i UC Berkeley. Má»¥c tiÃªu cá»§a dá»± Ã¡n lÃ  cung cáº¥p má»™t mÃ´ hÃ¬nh trá»±c quan, Ä‘Æ¡n giáº£n nhÆ°ng Ä‘áº§y Ä‘á»§ chá»©c nÄƒng cá»§a má»™t bá»™ xá»­ lÃ½ thá»±c hiá»‡n cÃ¡c lá»‡nh cÆ¡ báº£n trong táº­p lá»‡nh [RV32I](https://en.wikipedia.org/wiki/RISC-V#Base_instruction_formats).

## ğŸ§  Kiáº¿n trÃºc há»— trá»£

- Kiáº¿n trÃºc: `RV32I`
- Thiáº¿t káº¿: **Single-cycle (Ä‘Æ¡n chu ká»³)**
- CÃ¡c thÃ nh pháº§n chÃ­nh:
  - `Program Counter (PC)`
  - `Instruction Memory`
  - `Register File`
  - `ALU (Arithmetic Logic Unit)`
  - `Immediate Generator`
  - `Control Unit`
  - `MUXes`
  - `Data Memory`

> Thiáº¿t káº¿ nÃ y tÆ°Æ¡ng thÃ­ch vá»›i cÃ¡c lab CS61C (lab 4~7) vÃ  tuÃ¢n thá»§ sÆ¡ Ä‘á»“ datapath tiÃªu chuáº©n trong sÃ¡ch *Computer Organization and Design - Patterson & Hennessy*.

## âœ… CÃ¡c lá»‡nh há»— trá»£

- **R-type**: `add`, `sub`, `sll`, `slt`, `sltu`, `xor`, `srl`, `sra`, `or`, `and`
- **I-type**: `addi`, `andi`, `ori`, `lw`, `jalr`
- **S-type**: `sw`
- **B-type**: `beq`, `bne`, `blt`, `bge`
- **U-type**: `lui`, `auipc`
- **J-type**: `jal`

## ğŸ“ Cáº¥u trÃºc thÆ° má»¥c

```plaintext
.
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ ALU.v
â”‚   â”œâ”€â”€ ALUControl.v
â”‚   â”œâ”€â”€ ControlUnit.v
â”‚   â”œâ”€â”€ Datapath.v
â”‚   â”œâ”€â”€ RegisterFile.v
â”‚   â”œâ”€â”€ Memory.v
â”‚   â”œâ”€â”€ Top.v
â”‚   â””â”€â”€ ...
â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ tb_RISCV.v
â”œâ”€â”€ programs/
â”‚   â””â”€â”€ test_program.mem
â”œâ”€â”€ README.md
