arch = "AArch64"
name = "RWC+dmb.sy+dmb.sylp+L"
hash = "899c8739bc150794454eb70aea7bfcb9"
cycle = "DMB.SYdRR FrePL DMB.SYdWRLP FrePL RfeLP"
relax = "DMB.SYdWRLP"
safe = "Fre DMB.SYdRR [FrePL,RfeLP]"
prefetch = "1:x=F,1:y=T,2:y=F,2:x=T"
com = "Rf Fr Fr"
orig = "RfeLP DMB.SYdRR FrePL DMB.SYdWRLP FrePL"
symbolic = ["x", "y"]

[thread.0]
init = { X1 = "x" }
code = """
	MOV W0,#1
	STLR W0,[X1]
"""

[thread.1]
init = { X3 = "y", X1 = "x" }
code = """
	LDR W0,[X1]
	DMB SY
	LDR W2,[X3]
"""

[thread.2]
init = { X3 = "x", X1 = "y" }
code = """
	MOV W0,#1
	STLR W0,[X1]
	DMB SY
	LDR W2,[X3]
"""

[final]
expect = "sat"
assertion = "1:X0 = 1 & 1:X2 = 0 & 2:X2 = 0"
