Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Nov 29 01:34:57 2018
| Host         : DESKTOP-7MRF67A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               5 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+------------------------+-----------------------------------+------------------+----------------+
|   Clock Signal   |      Enable Signal     |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------+------------------------+-----------------------------------+------------------+----------------+
|  clock_IBUF_BUFG | Multiplexer/segmSelect | Multiplexer/segmSelect[1]_i_1_n_0 |                1 |              1 |
|  clock_IBUF_BUFG | Multiplexer/segmSelect | Multiplexer/segmSelect[3]_i_1_n_0 |                1 |              1 |
|  clock_IBUF_BUFG | Multiplexer/segmSelect | Multiplexer/segmSelect[2]_i_1_n_0 |                1 |              1 |
|  clock_IBUF_BUFG | Multiplexer/segmSelect |                                   |                4 |              5 |
|  clock_IBUF_BUFG |                        |                                   |                6 |             20 |
+------------------+------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 5      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


