17:10:01 **** Incremental Build of configuration Emulation-HW for project L_2_Norm ****
make -j12 all 
/tools/Xilinx/Vitis/2022.1/bin/emconfigutil --od . --nd 1  --platform xilinx_u55c_gen3x16_xdma_3_202210_1
g++ -std=c++1y -DVITIS_PLATFORM=xilinx_u55c_gen3x16_xdma_3_202210_1 -D__USE_XOPEN2K8 -I/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm/libs/common/includes/xcl2 -I/opt/xilinx/xrt/include/ -I/tools/Xilinx/Vitis_HLS/2022.1/include/ -O0 -g -Wall -c -fmessage-length=0 -o "libs/common/includes/xcl2/xcl2.o" "../libs/common/includes/xcl2/xcl2.cpp"
g++ -std=c++1y -DVITIS_PLATFORM=xilinx_u55c_gen3x16_xdma_3_202210_1 -D__USE_XOPEN2K8 -I/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm/libs/common/includes/xcl2 -I/opt/xilinx/xrt/include/ -I/tools/Xilinx/Vitis_HLS/2022.1/include/ -O0 -g -Wall -c -fmessage-length=0 -o "src/host.o" "../src/host.cpp"
g++ -o "L_2_Norm" libs/common/includes/xcl2/xcl2.o src/host.o -lxilinxopencl -lpthread -lrt -lstdc++ -L/opt/xilinx/xrt/lib/ -Wl,-rpath-link,/opt/xilinx/xrt/lib

****** configutil v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [ConfigUtil 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [ConfigUtil 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [ConfigUtil 60-1032] Extracting hardware platform to .
emulation configuration file `emconfig.json` is created in . directory 
17:10:07 **** Incremental Build of configuration Emulation-HW for project L_2_Norm_kernels ****
make -j12 all 
/tools/Xilinx/Vitis/2022.1/bin/v++ --target hw_emu --compile -I"../src" --config vadd-compile.cfg -o"build/vadd.xo" "../src/vadd.cpp"
Option Map File Used: '/tools/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_kernels/Emulation-HW/build/reports/vadd
	Log files: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_kernels/Emulation-HW/build/logs/vadd
Running Dispatch Server on port: 43069
INFO: [v++ 60-1548] Creating build summary session with primary output /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_kernels/Emulation-HW/build/vadd.xo.compile_summary, at Thu Feb 16 17:10:20 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Feb 16 17:10:20 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'vadd'

===>The following messages were generated while  performing high-level synthesis for kernel: vadd Log file: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_kernels/Emulation-HW/build/vadd/vadd/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_80_2'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 371.40 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_kernels/Emulation-HW/build/reports/vadd/system_estimate_vadd.xtxt
INFO: [v++ 60-586] Created build/vadd.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_kernels/Emulation-HW/build/vadd.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 56s
INFO: [v++ 60-1653] Closing dispatch client.
17:11:06 **** Incremental Build of configuration Emulation-HW for project L_2_Norm_system_hw_link ****
make all 
/tools/Xilinx/Vitis/2022.1/bin/v++ --target hw_emu --link --config vadd-link.cfg -o"vadd.xclbin" ../../L_2_Norm_kernels/Emulation-HW/build/vadd.xo
Option Map File Used: '/tools/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/reports/link
	Log files: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/logs/link
Running Dispatch Server on port: 36261
INFO: [v++ 60-1548] Creating build summary session with primary output /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.xclbin.link_summary, at Thu Feb 16 17:11:19 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Feb 16 17:11:19 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw_emu/hw_emu.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [17:11:25] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_kernels/Emulation-HW/build/vadd.xo -keep --config /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target emu --output_dir /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int --temp_dir /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Feb 16 17:11:27 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_kernels/Emulation-HW/build/vadd.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [17:11:27] build_xd_ip_db started: /tools/Xilinx/Vitis/2022.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link/hw_emu.hpfm -clkid 0 -ip /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [17:11:34] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2271.672 ; gain = 0.000 ; free physical = 3841 ; free virtual = 13970
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [17:11:34] cfgen started: /tools/Xilinx/Vitis/2022.1/bin/cfgen  -nk vadd:1:vadd_1 -dmclkid 0 -r /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: vadd, num: 1  {vadd_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument vadd_1.a to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument vadd_1.b to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument vadd_1.out to HBM[0]
INFO: [SYSTEM_LINK 82-37] [17:11:39] cfgen finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.672 ; gain = 0.000 ; free physical = 3836 ; free virtual = 13965
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [17:11:39] cf2bd started: /tools/Xilinx/Vitis/2022.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link/_sysl/.xsd --temp_dir /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link --output_dir /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [17:11:42] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2271.672 ; gain = 0.000 ; free physical = 3826 ; free virtual = 13959
INFO: [v++ 60-1441] [17:11:43] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2210.402 ; gain = 0.000 ; free physical = 3870 ; free virtual = 14004
INFO: [v++ 60-1443] [17:11:43] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/sdsl.dat -rtd /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/cf2sw.rtd -nofilter /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/cf2sw_full.rtd -xclbin /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/xclbin_orig.xml -o /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/run_link
INFO: [v++ 60-1441] [17:11:46] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2210.402 ; gain = 0.000 ; free physical = 3874 ; free virtual = 14008
INFO: [v++ 60-1443] [17:11:46] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/run_link
INFO: [v++ 60-1441] [17:11:47] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2210.402 ; gain = 0.000 ; free physical = 3848 ; free virtual = 13982
INFO: [v++ 60-1443] [17:11:47] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f xilinx_u55c_gen3x16_xdma_3_202210_1 -g --remote_ip_cache /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/ip_cache -s --output_dir /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int --log_dir /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/logs/link --report_dir /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/reports/link --config /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/vplConfig.ini -k /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link --emulation_mode debug_waveform --no-info --iprepo /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/run_link/vpl.pb /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/run_link

****** vpl v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.1
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/vivado/vpl/.local/hw_platform
[17:12:03] Run vpl: Step create_project: Started
Creating Vivado project.
[17:12:25] Run vpl: Step create_project: Completed
[17:12:25] Run vpl: Step create_bd: Started
[17:12:33] Run vpl: Step create_bd: Completed
[17:12:33] Run vpl: Step update_bd: Started
[17:12:36] Run vpl: Step update_bd: Completed
[17:12:36] Run vpl: Step generate_target: Started
[17:13:51] Run vpl: Step generate_target: RUNNING...
[17:14:17] Run vpl: Step generate_target: Completed
[17:14:17] Run vpl: Step config_hw_emu.gen_scripts: Started
[17:14:50] Run vpl: Step config_hw_emu.gen_scripts: Completed
[17:14:50] Run vpl: Step config_hw_emu.compile: Started
[17:15:52] Run vpl: Step config_hw_emu.compile: Completed
[17:15:52] Run vpl: Step config_hw_emu.elaborate: Started
[17:16:31] Run vpl: Step config_hw_emu.elaborate: Completed
[17:16:31] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [17:16:31] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:13 ; elapsed = 00:04:45 . Memory (MB): peak = 2210.402 ; gain = 0.000 ; free physical = 4021 ; free virtual = 12691
INFO: [v++ 60-1443] [17:16:31] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/run_link
INFO: [v++ 60-991] clock name 'kernel_clk/clk' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: kernel_clk/clk = 300, Kernel (KERNEL) clock: kernel_clk/clk = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/address_map.xml -sdsl /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/sdsl.dat -xclbin /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/xclbin_orig.xml -rtd /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/vadd.rtd -o /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/vadd.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: [v++ 60-1455] Debuggable symbols are not generated successfully, clean up /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/consolidated.cf
INFO: [v++ 60-1441] [17:16:38] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2210.402 ; gain = 0.000 ; free physical = 5273 ; free virtual = 14002
INFO: [v++ 60-1443] [17:16:38] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/vadd.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/vadd_xml.rtd --add-section BUILD_METADATA:JSON:/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/vadd_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/vadd.xml --add-section SYSTEM_METADATA:RAW:/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.xclbin
INFO: [v++ 60-1454] Run Directory: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/run_link
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-14 17:43:11
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 728 bytes
Format : JSON
File   : '/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 40461348 bytes
Format : RAW
File   : '/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 274 bytes
Format : JSON
File   : '/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/vadd_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2309 bytes
Format : JSON
File   : '/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/vadd_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 3311 bytes
Format : RAW
File   : '/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/vadd.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 17733 bytes
Format : RAW
File   : '/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (40504196 bytes) to the output file: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [17:16:38] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2210.402 ; gain = 0.000 ; free physical = 5227 ; free virtual = 13996
INFO: [v++ 60-1443] [17:16:38] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.xclbin.info --input /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.xclbin
INFO: [v++ 60-1454] Run Directory: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/run_link
INFO: [v++ 60-1441] [17:16:39] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2210.402 ; gain = 0.000 ; free physical = 5215 ; free virtual = 13984
INFO: [v++ 60-1443] [17:16:39] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/link/run_link
INFO: [v++ 60-1441] [17:16:39] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2210.402 ; gain = 0.000 ; free physical = 5215 ; free virtual = 13984
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/reports/link/system_estimate_vadd.xtxt
INFO: [v++ 60-586] Created vadd.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Steps Log File: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.build/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system_hw_link/Emulation-HW/vadd.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 5m 30s
INFO: [v++ 60-1653] Closing dispatch client.
17:16:39 **** Incremental Build of configuration Emulation-HW for project L_2_Norm_system ****
make all 
/tools/Xilinx/Vitis/2022.1/bin/v++ --package --config package.cfg ../../L_2_Norm_system_hw_link/Emulation-HW/vadd.xclbin -o vadd.xclbin
Option Map File Used: '/tools/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system/Emulation-HW/package.build/reports/package
	Log files: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system/Emulation-HW/package.build/logs/package
Running Dispatch Server on port: 40643
INFO: [v++ 60-1548] Creating build summary session with primary output /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system/Emulation-HW/vadd.xclbin.package_summary, at Thu Feb 16 17:16:52 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Feb 16 17:16:52 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system/Emulation-HW/package.build/reports/package/v++_package_vadd_guidance.html', at Thu Feb 16 17:16:54 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-2256] Packaging for hardware emulation
INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system/Emulation-HW/vadd.xclbin
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/sureshm/EE_4830_GPU/Senior_Design_HPC/FPGA/L_2_Norm_system/Emulation-HW/vadd.xclbin.package_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 18s
INFO: [v++ 60-1653] Closing dispatch client.
cp -f vadd.xclbin ../../L_2_Norm/Emulation-HW
