// Seed: 1697762020
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    output wand id_2,
    output supply1 void id_3,
    input tri0 id_4,
    output supply0 id_5#(
        .id_12(1),
        .id_13(-1),
        .id_14(1),
        .id_15(1),
        .id_16(1),
        .id_17(1),
        .id_18(1'b0)
    ),
    input wire id_6,
    input wand id_7,
    output supply0 id_8,
    input wire id_9,
    output tri id_10
);
  logic [7:0][1  -  -1] id_19;
endmodule
module module_1 #(
    parameter id_2 = 32'd83
) (
    input  uwire id_0,
    input  wand  id_1,
    input  tri   _id_2,
    output tri   id_3,
    output tri1  id_4,
    output wand  id_5,
    input  wire  id_6
);
  logic id_8;
  wire  id_9 [-1 'h0 : id_2];
  module_0 modCall_1 (
      id_3,
      id_6,
      id_5,
      id_3,
      id_0,
      id_5,
      id_6,
      id_6,
      id_4,
      id_0,
      id_4
  );
  wire id_10, id_11;
  tri0 id_12 = 1;
endmodule
