// Seed: 2254041354
module module_0 #(
    parameter id_5 = 32'd46
) (
    output uwire id_0,
    output wor   id_1[1 : -1  > ""]
);
  wire id_3, id_4;
  logic _id_5;
  wire [id_5 : 1 'b0] id_6, id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd82,
    parameter id_4 = 32'd87
) (
    output supply1 id_0,
    output supply0 id_1,
    output wand id_2,
    inout wor _id_3,
    input tri1 _id_4
);
  logic [7:0][id_3 : id_4] id_6;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
