# ğŸš€ Day 2: Timing Libraries, Synthesis Approaches, and Efficient Flip-Flop Coding

Welcome to **Day 2** of the RTL Design & Synthesis Workshop!  
Today, youâ€™ll dive into three critical aspects of digital hardware design:

- ğŸ§  Understanding **timing libraries** in the SKY130 PDK  
- ğŸ—ï¸ Comparing **Hierarchical vs. Flattened Synthesis** approaches  
- ğŸ” Learning **efficient and synthesizable flip-flop coding styles**

This session combines **real-world PDK insights**, **RTL best practices**, and **tool-driven experiments**.

---

## ğŸ“š Contents

- [â±ï¸ Timing Libraries](#â±ï¸-timing-libraries)
  - [ğŸ“¦ SKY130 PDK Overview](#ğŸ“¦-sky130-pdk-overview)
  - [ğŸ” Decoding tt_025C_1v80](#ğŸ”-decoding-tt_025c_1v80)
  - [ğŸ§¾ Opening the .lib File](#ğŸ§¾-opening-and-exploring-the-lib-file)

- [ğŸ—ï¸ Hierarchical vs. Flattened Synthesis](#ğŸ—ï¸-hierarchical-vs-flattened-synthesis)
  - [ğŸ“ Hierarchical Synthesis](#ğŸ“-hierarchical-synthesis)
  - [ğŸ“‰ Flattened Synthesis](#ğŸ“‰-flattened-synthesis)
  - [ğŸ“Š Key Differences](#ğŸ“Š-key-differences)

- [ğŸ” Flip-Flop Coding Styles](#ğŸ”-flip-flop-coding-styles)
  - [ğŸ”„ Async Reset D Flip-Flop](#ğŸ”„-asynchronous-reset-d-flip-flop)
  - [ğŸ†™ Async Set D Flip-Flop](#ğŸ†™-asynchronous-set-d-flip-flop)
  - [â±ï¸ Sync Reset D Flip-Flop](#â±ï¸-synchronous-reset-d-flip-flop)

- [ğŸ§ª Simulation & Synthesis Workflow](#ğŸ§ª-simulation-and-synthesis-workflow)
  - [ğŸ§¬ Simulation using Icarus Verilog](#ğŸ§¬-icarus-verilog-simulation)
  - [ğŸ› ï¸ Synthesis using Yosys](#ğŸ› ï¸-synthesis-with-yosys)

---

## â±ï¸ Timing Libraries

### ğŸ“¦ SKY130 PDK Overview

The **Sky130 Process Design Kit (PDK)** from SkyWater is an open-source CMOS PDK for IC fabrication at 130nm node.

It includes:

- Cell libraries
- Timing models
- Power analysis data
- Process-voltage-temperature (PVT) corners

---

### ğŸ” Decoding `tt_025C_1v80` in SKY130

| Segment         | Meaning                          |
|-----------------|----------------------------------|
| `tt`            | **Typical** process corner        |
| `025C`          | Temperature at **25Â°C**           |
| `1v80`          | Operating voltage at **1.8V**     |

This naming convention tells synthesis tools the **conditions** under which the timing and power data apply.

---

### ğŸ§¾ Opening and Exploring the .lib File

#### ğŸ› ï¸ Step 1: Install GUI Editor

```bash
sudo apt install gedit
```
ğŸ“‚ Step 2: Open the Liberty File
```bash
gedit sky130_fd_sc_hd__tt_025C_1v80.lib
```
<div align="center"> <img src="https://github.com/user-attachments/assets/0c31ddf8-8a95-44a4-acaa-e1c5f0518425" width="70%"> </div>

ğŸ—ï¸ Hierarchical vs. Flattened Synthesis
ğŸ“ Hierarchical Synthesis

Definition: Keeps your module hierarchy intact.

How it Works: Each RTL module is synthesized independently using commands like hierarchy.

âœ… Pros

Modular design & faster synthesis

Easier to debug and trace back to RTL

Scales better for large systems

âŒ Cons

Limits cross-module optimization

Tool reporting might require tweaking
<div align="center"> <img src="https://github.com/user-attachments/assets/91f0244a-2c41-42ea-be6f-468880c3af33" width="70%"> </div>

ğŸ“‰ Flattened Synthesis

Definition: Combines all RTL modules into one flat structure.

How it Works: The flatten command collapses hierarchy in Yosys.

âœ… Pros

Full-chip optimization across modules

Great for final synthesis before layout

âŒ Cons

Slower synthesis time

Harder to debug and trace netlist

Complex, memory-heavy outputs
<div align="center"> <img src="https://github.com/user-attachments/assets/e1d94a5d-d3f7-41ee-8e69-ca0c05be81a3" width="70%"> </div>

ğŸ” Note: Flattening is ideal for final optimization, while hierarchical is great for development and debugging.

ğŸ” Flip-Flop Coding Styles

ğŸ”„ Asynchronous Reset D Flip-Flop
```bash
module dff_asyncres (input clk, input async_reset, input d, output reg q);
  always @ (posedge clk, posedge async_reset)
    if (async_reset)
      q <= 1'b0;
    else
      q <= d;
endmodule
```
Reset acts independent of clock

Good for immediate resets in FSMs

ğŸ†™ Asynchronous Set D Flip-Flop
```bash
module dff_async_set (input clk, input async_set, input d, output reg q);
  always @ (posedge clk, posedge async_set)
    if (async_set)
      q <= 1'b1;
    else
      q <= d;
endmodule
```
Sets output to 1 regardless of clock edge

â±ï¸ Synchronous Reset D Flip-Flop
```bash
module dff_syncres (input clk, input async_reset, input sync_reset, input d, output reg q);
  always @ (posedge clk)
    if (sync_reset)
      q <= 1'b0;
    else
      q <= d;
endmodule
```
Reset happens only on clock edge

Common in pipelined or synchronous systems

ğŸ§ª Simulation and Synthesis Workflow
ğŸ§¬ Icarus Verilog Simulation
Step-by-Step:

Compile:
```bash
iverilog dff_asyncres.v tb_dff_asyncres.v
```
Run:
```bash
./a.out
```
View waveform:
```bash
gtkwave tb_dff_asyncres.vcd
```
<div align="center"> <img src="https://github.com/user-attachments/assets/1176581e-fd6c-4b71-8af5-5d7d5f6dbcda" width="70%"> </div>
ğŸ› ï¸ Synthesis with Yosys
# Step 1: Start Yosys
```bash
yosys
```
# Step 2: Read Liberty timing library
```bash
read_liberty -lib /address/to/your/sky130/file/sky130_fd_sc_hd__tt_025C_1v80.lib
```

# Step 3: Load your Verilog design
```bash
read_verilog /path/to/dff_asyncres.v
```

# Step 4: Run synthesis
```bash
synth -top dff_asyncres
```

# Step 5: Map flip-flops
```bash
dfflibmap -liberty /address/to/your/sky130/file/sky130_fd_sc_hd__tt_025C_1v80.lib
```

# Step 6: Perform tech mapping
```bash
abc -liberty /address/to/your/sky130/file/sky130_fd_sc_hd__tt_025C_1v80.lib
```

# Step 7: View netlist
```bash
show
```
<div align="center"> <img src="https://github.com/user-attachments/assets/fa8337df-e0ec-4b01-9b18-5910768e4421" width="70%"> </div>
âœ… Summary

ğŸ¯ In Day 2, you explored the foundation of real-world synthesis:

ğŸ“˜ Understood .lib files and PVT corners

ğŸ—ï¸ Compared hierarchical vs. flattened synthesis strategies

ğŸ” Wrote synthesizable, real-world flip-flops

ğŸ§ª Simulated with iverilog

ğŸ› ï¸ Synthesized flip-flops

