# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab7.srcs/sources_1/new" \
"../../../../lab7.srcs/sources_1/new/async_fifo.v" \
"../../../../lab7.srcs/sources_1/new/fifo_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
