
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/module_7_segments.v ../design/module_bin_to_bcd.v ../design/module_booth.v ../design/module_col_shift_register.v ../design/module_debouncer.v ../design/module_freq_divider.v ../design/module_FSM_output_control.v ../design/module_input_control.v ../design/module_memoria.v ../design/module_row_scanner.v ../design/module_top.v ; synth_gowin -top module_top -json demo.json' --

1. Executing Verilog-2005 frontend: ../design/module_7_segments.v
Parsing SystemVerilog input from `../design/module_7_segments.v' to AST representation.
Generating RTLIL representation for module `\module_7_segments'.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:52.5-78.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:81.5-97.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/module_bin_to_bcd.v
Parsing SystemVerilog input from `../design/module_bin_to_bcd.v' to AST representation.
Generating RTLIL representation for module `\bin_to_bcd'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/module_booth.v
Parsing SystemVerilog input from `../design/module_booth.v' to AST representation.
Generating RTLIL representation for module `\mult_with_no_fsm'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/module_col_shift_register.v
Parsing SystemVerilog input from `../design/module_col_shift_register.v' to AST representation.
Generating RTLIL representation for module `\col_shift_register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/module_debouncer.v
Parsing SystemVerilog input from `../design/module_debouncer.v' to AST representation.
Generating RTLIL representation for module `\debouncer'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/module_freq_divider.v
Parsing SystemVerilog input from `../design/module_freq_divider.v' to AST representation.
Generating RTLIL representation for module `\freq_divider'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/module_FSM_output_control.v
Parsing SystemVerilog input from `../design/module_FSM_output_control.v' to AST representation.
Generating RTLIL representation for module `\output_control'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../design/module_input_control.v
Parsing SystemVerilog input from `../design/module_input_control.v' to AST representation.
Generating RTLIL representation for module `\input_module'.
../design/module_input_control.v:42: Warning: Identifier `\result' is implicitly declared.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../design/module_memoria.v
Parsing SystemVerilog input from `../design/module_memoria.v' to AST representation.
Generating RTLIL representation for module `\memoria'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../design/module_row_scanner.v
Parsing SystemVerilog input from `../design/module_row_scanner.v' to AST representation.
Generating RTLIL representation for module `\row_scanner'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../design/module_top.v
Parsing SystemVerilog input from `../design/module_top.v' to AST representation.
Generating RTLIL representation for module `\module_top'.
Successfully finished Verilog frontend.

12. Executing SYNTH_GOWIN pass.

12.1. Executing Verilog-2005 frontend: c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

12.2. Executing HIERARCHY pass (managing design hierarchy).

12.2.1. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_to_bcd
Used module:     \output_control
Used module:     \input_module
Used module:     \row_scanner
Used module:     \col_shift_register
Used module:     \freq_divider

12.2.2. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_to_bcd
Used module:     \output_control
Used module:     \input_module
Used module:     \row_scanner
Used module:     \col_shift_register
Used module:     \freq_divider
Removing unused module `\memoria'.
Removing unused module `\mult_with_no_fsm'.
Removed 2 unused modules.

12.3. Executing PROC pass (convert processes to netlists).

12.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$477'.
Found and cleaned up 1 empty switch in `\input_module.$proc$../design/module_input_control.v:18$147'.
Cleaned up 2 empty switches.

12.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$473 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$471 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$469 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$467 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$465 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$463 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$461 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$459 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$453 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$451 in module DFFC.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$449 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$447 in module DFFP.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$445 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$443 in module DFFR.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$441 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$439 in module DFFS.
Marked 6 switch rules as full_case in process $proc$../design/module_row_scanner.v:0$250 in module row_scanner.
Marked 4 switch rules as full_case in process $proc$../design/module_input_control.v:18$147 in module input_module.
Removed 1 dead cases from process $proc$../design/module_FSM_output_control.v:24$133 in module output_control.
Marked 4 switch rules as full_case in process $proc$../design/module_FSM_output_control.v:24$133 in module output_control.
Marked 2 switch rules as full_case in process $proc$../design/module_freq_divider.v:15$127 in module freq_divider.
Marked 3 switch rules as full_case in process $proc$../design/module_debouncer.v:11$122 in module debouncer.
Marked 1 switch rules as full_case in process $proc$../design/module_col_shift_register.v:9$118 in module col_shift_register.
Marked 48 switch rules as full_case in process $proc$../design/module_bin_to_bcd.v:7$12 in module bin_to_bcd.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:81$10 in module module_7_segments.
Removed 1 dead cases from process $proc$../design/module_7_segments.v:52$9 in module module_7_segments.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:52$9 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:37$5 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:19$1 in module module_7_segments.
Removed a total of 2 dead cases.

12.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 15 redundant assignments.
Promoted 35 assignments to connections.

12.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$474'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$472'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$470'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$468'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$466'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$464'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$462'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$460'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$458'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$456'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$454'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$452'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$450'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$448'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$446'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$444'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$442'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$440'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$438'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$436'.
  Set init value: \Q = 1'0
Found init rule in `\freq_divider.$proc$../design/module_freq_divider.v:0$132'.
  Set init value: \slow_clk = 1'0

12.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$473'.
Found async reset \CLEAR in `\DFFNC.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$471'.
Found async reset \PRESET in `\DFFNPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$469'.
Found async reset \PRESET in `\DFFNP.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$467'.
Found async reset \CLEAR in `\DFFCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$453'.
Found async reset \CLEAR in `\DFFC.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$451'.
Found async reset \PRESET in `\DFFPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$449'.
Found async reset \PRESET in `\DFFP.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$447'.
Found async reset \rst in `\input_module.$proc$../design/module_input_control.v:18$147'.
Found async reset \rst in `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
Found async reset \rst in `\debouncer.$proc$../design/module_debouncer.v:11$122'.

12.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~98 debug messages>

12.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$477'.
Creating decoders for process `\DFFNCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$474'.
Creating decoders for process `\DFFNCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$473'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$472'.
Creating decoders for process `\DFFNC.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$471'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$470'.
Creating decoders for process `\DFFNPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$469'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$468'.
Creating decoders for process `\DFFNP.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$467'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$466'.
Creating decoders for process `\DFFNRE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$465'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$464'.
Creating decoders for process `\DFFNR.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$463'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$462'.
Creating decoders for process `\DFFNSE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$461'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$460'.
Creating decoders for process `\DFFNS.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$459'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$458'.
Creating decoders for process `\DFFNE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$457'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$456'.
Creating decoders for process `\DFFN.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$455'.
Creating decoders for process `\DFFCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$454'.
Creating decoders for process `\DFFCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$453'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$452'.
Creating decoders for process `\DFFC.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$451'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$450'.
Creating decoders for process `\DFFPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$449'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$448'.
Creating decoders for process `\DFFP.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$447'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$446'.
Creating decoders for process `\DFFRE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$445'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$444'.
Creating decoders for process `\DFFR.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$443'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$442'.
Creating decoders for process `\DFFSE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$441'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$440'.
Creating decoders for process `\DFFS.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$439'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$438'.
Creating decoders for process `\DFFE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$437'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$436'.
Creating decoders for process `\DFF.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$435'.
Creating decoders for process `\row_scanner.$proc$../design/module_row_scanner.v:0$250'.
     1/7: $1\key_pressed[0:0]
     2/7: $5\key_value[3:0]
     3/7: $4\key_value[3:0]
     4/7: $3\key_value[3:0]
     5/7: $2\key_value[3:0]
     6/7: $1\key_value[3:0]
     7/7: $1\is_sign_key[0:0]
Creating decoders for process `\input_module.$proc$../design/module_input_control.v:18$147'.
     1/5: $0\key_pressed_prev[0:0]
     2/5: $0\load_value[0:0]
     3/5: $0\temp_value[11:0]
     4/5: $0\stored_B[11:0]
     5/5: $0\stored_A[11:0]
Creating decoders for process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
     1/7: $0\key_pressed_prev[0:0]
     2/7: $0\current_state[1:0]
     3/7: $0\count[1:0]
     4/7: $0\next_state[1:0]
     5/7: $0\ready[0:0]
     6/7: $0\state_enableB[0:0]
     7/7: $0\state_enableA[0:0]
Creating decoders for process `\freq_divider.$proc$../design/module_freq_divider.v:0$132'.
Creating decoders for process `\freq_divider.$proc$../design/module_freq_divider.v:15$127'.
     1/2: $0\clk_divider_counter[24:0]
     2/2: $0\slow_clk[0:0]
Creating decoders for process `\debouncer.$proc$../design/module_debouncer.v:11$122'.
     1/3: $0\noisy_signal_reg[0:0]
     2/3: $0\counter[31:0]
     3/3: $0\clean_signal[0:0]
Creating decoders for process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$118'.
     1/2: $0\column_index[1:0]
     2/2: $0\col_shift_reg[3:0]
Creating decoders for process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
     1/48: $48\bcd[15:12]
     2/48: $47\bcd[11:8]
     3/48: $46\bcd[7:4]
     4/48: $45\bcd[3:0]
     5/48: $44\bcd[15:12]
     6/48: $43\bcd[11:8]
     7/48: $42\bcd[7:4]
     8/48: $41\bcd[3:0]
     9/48: $40\bcd[15:12]
    10/48: $39\bcd[11:8]
    11/48: $38\bcd[7:4]
    12/48: $37\bcd[3:0]
    13/48: $36\bcd[15:12]
    14/48: $35\bcd[11:8]
    15/48: $34\bcd[7:4]
    16/48: $33\bcd[3:0]
    17/48: $32\bcd[15:12]
    18/48: $31\bcd[11:8]
    19/48: $30\bcd[7:4]
    20/48: $29\bcd[3:0]
    21/48: $28\bcd[15:12]
    22/48: $27\bcd[11:8]
    23/48: $26\bcd[7:4]
    24/48: $25\bcd[3:0]
    25/48: $24\bcd[15:12]
    26/48: $23\bcd[11:8]
    27/48: $22\bcd[7:4]
    28/48: $21\bcd[3:0]
    29/48: $20\bcd[15:12]
    30/48: $19\bcd[11:8]
    31/48: $18\bcd[7:4]
    32/48: $17\bcd[3:0]
    33/48: $16\bcd[15:12]
    34/48: $15\bcd[11:8]
    35/48: $14\bcd[7:4]
    36/48: $13\bcd[3:0]
    37/48: $12\bcd[15:12]
    38/48: $11\bcd[11:8]
    39/48: $10\bcd[7:4]
    40/48: $9\bcd[3:0]
    41/48: $8\bcd[15:12]
    42/48: $7\bcd[11:8]
    43/48: $6\bcd[7:4]
    44/48: $5\bcd[3:0]
    45/48: $4\bcd[15:12]
    46/48: $3\bcd[11:8]
    47/48: $2\bcd[7:4]
    48/48: $1\bcd[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
     1/1: $1\catodo_o[6:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
     1/2: $1\digito_o[3:0]
     2/2: $1\anodo_o[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
     1/1: $0\contador_digitos[1:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
     1/2: $0\en_conmutador[0:0]
     2/2: $0\cuenta_salida[14:0]

12.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\row_scanner.\key_pressed' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$250'.
No latch inferred for signal `\row_scanner.\key_value' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$250'.
No latch inferred for signal `\row_scanner.\is_sign_key' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$250'.
No latch inferred for signal `\bin_to_bcd.\bcd' from process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
No latch inferred for signal `\bin_to_bcd.\i' from process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
No latch inferred for signal `\module_7_segments.\catodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
No latch inferred for signal `\module_7_segments.\anodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
No latch inferred for signal `\module_7_segments.\digito_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.

12.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$477'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$477'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$473'.
  created $adff cell `$procdff$926' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$471'.
  created $adff cell `$procdff$927' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$469'.
  created $adff cell `$procdff$928' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$467'.
  created $adff cell `$procdff$929' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$465'.
  created $dff cell `$procdff$930' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$463'.
  created $dff cell `$procdff$931' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$461'.
  created $dff cell `$procdff$932' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$459'.
  created $dff cell `$procdff$933' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$457'.
  created $dff cell `$procdff$934' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$455'.
  created $dff cell `$procdff$935' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$453'.
  created $adff cell `$procdff$936' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$451'.
  created $adff cell `$procdff$937' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$449'.
  created $adff cell `$procdff$938' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$447'.
  created $adff cell `$procdff$939' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$445'.
  created $dff cell `$procdff$940' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$443'.
  created $dff cell `$procdff$941' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$441'.
  created $dff cell `$procdff$942' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$439'.
  created $dff cell `$procdff$943' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$437'.
  created $dff cell `$procdff$944' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$435'.
  created $dff cell `$procdff$945' with positive edge clock.
Creating register for signal `\input_module.\key_pressed_prev' using process `\input_module.$proc$../design/module_input_control.v:18$147'.
  created $adff cell `$procdff$946' with positive edge clock and negative level reset.
Creating register for signal `\input_module.\stored_A' using process `\input_module.$proc$../design/module_input_control.v:18$147'.
  created $adff cell `$procdff$947' with positive edge clock and negative level reset.
Creating register for signal `\input_module.\stored_B' using process `\input_module.$proc$../design/module_input_control.v:18$147'.
  created $adff cell `$procdff$948' with positive edge clock and negative level reset.
Creating register for signal `\input_module.\temp_value' using process `\input_module.$proc$../design/module_input_control.v:18$147'.
  created $adff cell `$procdff$949' with positive edge clock and negative level reset.
Creating register for signal `\input_module.\load_value' using process `\input_module.$proc$../design/module_input_control.v:18$147'.
  created $adff cell `$procdff$950' with positive edge clock and negative level reset.
Creating register for signal `\output_control.\state_enableA' using process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
  created $dff cell `$procdff$953' with positive edge clock.
Creating register for signal `\output_control.\state_enableB' using process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
  created $dff cell `$procdff$956' with positive edge clock.
Creating register for signal `\output_control.\ready' using process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
  created $adff cell `$procdff$957' with positive edge clock and negative level reset.
Creating register for signal `\output_control.\current_state' using process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
  created $adff cell `$procdff$958' with positive edge clock and negative level reset.
Creating register for signal `\output_control.\next_state' using process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
  created $dff cell `$procdff$961' with positive edge clock.
Creating register for signal `\output_control.\count' using process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
  created $adff cell `$procdff$962' with positive edge clock and negative level reset.
Creating register for signal `\output_control.\key_pressed_prev' using process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
  created $adff cell `$procdff$963' with positive edge clock and negative level reset.
Creating register for signal `\freq_divider.\slow_clk' using process `\freq_divider.$proc$../design/module_freq_divider.v:15$127'.
  created $dff cell `$procdff$964' with positive edge clock.
Creating register for signal `\freq_divider.\clk_divider_counter' using process `\freq_divider.$proc$../design/module_freq_divider.v:15$127'.
  created $dff cell `$procdff$965' with positive edge clock.
Creating register for signal `\debouncer.\clean_signal' using process `\debouncer.$proc$../design/module_debouncer.v:11$122'.
  created $adff cell `$procdff$966' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\counter' using process `\debouncer.$proc$../design/module_debouncer.v:11$122'.
  created $adff cell `$procdff$967' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\noisy_signal_reg' using process `\debouncer.$proc$../design/module_debouncer.v:11$122'.
  created $adff cell `$procdff$968' with positive edge clock and negative level reset.
Creating register for signal `\col_shift_register.\col_shift_reg' using process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$118'.
  created $dff cell `$procdff$969' with positive edge clock.
Creating register for signal `\col_shift_register.\column_index' using process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$118'.
  created $dff cell `$procdff$970' with positive edge clock.
Creating register for signal `\module_7_segments.\contador_digitos' using process `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
  created $dff cell `$procdff$971' with positive edge clock.
Creating register for signal `\module_7_segments.\cuenta_salida' using process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
  created $dff cell `$procdff$972' with positive edge clock.
Creating register for signal `\module_7_segments.\en_conmutador' using process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
  created $dff cell `$procdff$973' with positive edge clock.

12.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

12.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$477'.
Removing empty process `DFFNCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$474'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$473'.
Removing empty process `DFFNCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$473'.
Removing empty process `DFFNC.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$472'.
Removing empty process `DFFNC.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$471'.
Removing empty process `DFFNPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$470'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$469'.
Removing empty process `DFFNPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$469'.
Removing empty process `DFFNP.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$468'.
Removing empty process `DFFNP.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$467'.
Removing empty process `DFFNRE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$466'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$465'.
Removing empty process `DFFNRE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$465'.
Removing empty process `DFFNR.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$464'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$463'.
Removing empty process `DFFNR.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$463'.
Removing empty process `DFFNSE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$462'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$461'.
Removing empty process `DFFNSE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$461'.
Removing empty process `DFFNS.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$460'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$459'.
Removing empty process `DFFNS.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$459'.
Removing empty process `DFFNE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$458'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$457'.
Removing empty process `DFFNE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$457'.
Removing empty process `DFFN.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$456'.
Removing empty process `DFFN.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$455'.
Removing empty process `DFFCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$454'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$453'.
Removing empty process `DFFCE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$453'.
Removing empty process `DFFC.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$452'.
Removing empty process `DFFC.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$451'.
Removing empty process `DFFPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$450'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$449'.
Removing empty process `DFFPE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$449'.
Removing empty process `DFFP.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$448'.
Removing empty process `DFFP.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$447'.
Removing empty process `DFFRE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$446'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$445'.
Removing empty process `DFFRE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$445'.
Removing empty process `DFFR.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$444'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$443'.
Removing empty process `DFFR.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$443'.
Removing empty process `DFFSE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$442'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$441'.
Removing empty process `DFFSE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$441'.
Removing empty process `DFFS.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$440'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$439'.
Removing empty process `DFFS.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$439'.
Removing empty process `DFFE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$438'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$437'.
Removing empty process `DFFE.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$437'.
Removing empty process `DFF.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$436'.
Removing empty process `DFF.$proc$c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$435'.
Found and cleaned up 6 empty switches in `\row_scanner.$proc$../design/module_row_scanner.v:0$250'.
Removing empty process `row_scanner.$proc$../design/module_row_scanner.v:0$250'.
Found and cleaned up 7 empty switches in `\input_module.$proc$../design/module_input_control.v:18$147'.
Removing empty process `input_module.$proc$../design/module_input_control.v:18$147'.
Found and cleaned up 8 empty switches in `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
Removing empty process `output_control.$proc$../design/module_FSM_output_control.v:24$133'.
Removing empty process `freq_divider.$proc$../design/module_freq_divider.v:0$132'.
Found and cleaned up 2 empty switches in `\freq_divider.$proc$../design/module_freq_divider.v:15$127'.
Removing empty process `freq_divider.$proc$../design/module_freq_divider.v:15$127'.
Found and cleaned up 2 empty switches in `\debouncer.$proc$../design/module_debouncer.v:11$122'.
Removing empty process `debouncer.$proc$../design/module_debouncer.v:11$122'.
Found and cleaned up 2 empty switches in `\col_shift_register.$proc$../design/module_col_shift_register.v:9$118'.
Removing empty process `col_shift_register.$proc$../design/module_col_shift_register.v:9$118'.
Found and cleaned up 48 empty switches in `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
Removing empty process `bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:81$10'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:52$9'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:37$5'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:19$1'.
Cleaned up 99 empty switches.

12.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
Optimizing module row_scanner.
<suppressed ~1 debug messages>
Optimizing module input_module.
<suppressed ~6 debug messages>
Optimizing module output_control.
<suppressed ~4 debug messages>
Optimizing module freq_divider.
<suppressed ~2 debug messages>
Optimizing module debouncer.
Optimizing module col_shift_register.
<suppressed ~4 debug messages>
Optimizing module bin_to_bcd.
<suppressed ~30 debug messages>
Optimizing module module_7_segments.
<suppressed ~7 debug messages>

12.4. Executing FLATTEN pass (flatten design).
Deleting now unused module row_scanner.
Deleting now unused module input_module.
Deleting now unused module output_control.
Deleting now unused module freq_divider.
Deleting now unused module debouncer.
Deleting now unused module col_shift_register.
Deleting now unused module bin_to_bcd.
Deleting now unused module module_7_segments.
<suppressed ~11 debug messages>

12.5. Executing TRIBUF pass.

12.6. Executing DEMINOUT pass (demote inout ports to input or output).

12.7. Executing SYNTH pass.

12.7.1. Executing PROC pass (convert processes to netlists).

12.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

12.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

12.7.1.4. Executing PROC_INIT pass (extract init attributes).

12.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

12.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

12.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

12.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

12.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

12.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

12.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 31 unused cells and 289 unused wires.
<suppressed ~39 debug messages>

12.7.4. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Warning: Wire module_top.\ocontrol_inst.key_pressed is used but has no driver.
Warning: Wire module_top.\input_inst.result is used but has no driver.
Found and reported 2 problems.

12.7.5. Executing OPT pass (performing simple optimizations).

12.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.

12.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$579.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$589.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$600.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$612.
Removed 4 multiplexer ports.
<suppressed ~64 debug messages>

12.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

12.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 34 unused wires.
<suppressed ~4 debug messages>

12.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

12.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

12.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

12.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.5.16. Finished OPT passes. (There is nothing left to do.)

12.7.6. Executing FSM pass (extract and optimize FSM).

12.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking module_top.ocontrol_inst.next_state as FSM state register:
    Users of register don't seem to benefit from recoding.

12.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

12.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

12.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

12.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

12.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

12.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

12.7.7. Executing OPT pass (performing simple optimizations).

12.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

12.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\registro_inst.$procdff$969 ($dff) from module module_top (D = $flatten\registro_inst.$procmux$748_Y, Q = \registro_inst.col_shift_reg, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$974 ($sdff) from module module_top (D = { \registro_inst.col_shift_reg [2:0] \registro_inst.col_shift_reg [3] }, Q = \registro_inst.col_shift_reg).
Adding EN signal on $flatten\ocontrol_inst.$procdff$962 ($adff) from module module_top (D = $flatten\ocontrol_inst.$0\count[1:0], Q = \ocontrol_inst.count).
Adding EN signal on $flatten\ocontrol_inst.$procdff$961 ($dff) from module module_top (D = $flatten\ocontrol_inst.$0\next_state[1:0], Q = \ocontrol_inst.next_state).
Adding EN signal on $flatten\ocontrol_inst.$procdff$953 ($dff) from module module_top (D = 1'1, Q = \ocontrol_inst.state_enableA).
Adding EN signal on $flatten\input_inst.$procdff$950 ($adff) from module module_top (D = $flatten\input_inst.$0\load_value[0:0], Q = \input_inst.load_value).
Adding EN signal on $flatten\input_inst.$procdff$949 ($adff) from module module_top (D = $flatten\input_inst.$procmux$635_Y, Q = \input_inst.temp_value).
Adding SRST signal on $flatten\divisor_inst.$procdff$965 ($dff) from module module_top (D = $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$131_Y [24:0], Q = \divisor_inst.clk_divider_counter, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\divisor_inst.$procdff$964 ($dff) from module module_top (D = $flatten\divisor_inst.$procmux$723_Y, Q = \divisor_inst.slow_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1022 ($sdff) from module module_top (D = $flatten\divisor_inst.$not$../design/module_freq_divider.v:22$130_Y, Q = \divisor_inst.slow_clk).
Adding SRST signal on $flatten\display_inst.$procdff$973 ($dff) from module module_top (D = $flatten\display_inst.$procmux$915_Y, Q = \display_inst.en_conmutador, rval = 1'0).
Adding SRST signal on $flatten\display_inst.$procdff$972 ($dff) from module module_top (D = $flatten\display_inst.$sub$../design/module_7_segments.v:30$4_Y, Q = \display_inst.cuenta_salida, rval = 15'110100101110111).
Adding SRST signal on $flatten\display_inst.$procdff$971 ($dff) from module module_top (D = $flatten\display_inst.$procmux$909_Y, Q = \display_inst.contador_digitos, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$1030 ($sdff) from module module_top (D = $flatten\display_inst.$add$../design/module_7_segments.v:43$8_Y, Q = \display_inst.contador_digitos).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$968 ($adff) from module module_top (D = \row_in [3], Q = \debouncer_loop[3].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$967 ($adff) from module module_top (D = $flatten\debouncer_loop[3].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[3].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$966 ($adff) from module module_top (D = \row_in [3], Q = \debouncer_loop[3].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$968 ($adff) from module module_top (D = \row_in [2], Q = \debouncer_loop[2].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$967 ($adff) from module module_top (D = $flatten\debouncer_loop[2].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[2].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$966 ($adff) from module module_top (D = \row_in [2], Q = \debouncer_loop[2].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$968 ($adff) from module module_top (D = \row_in [1], Q = \debouncer_loop[1].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$967 ($adff) from module module_top (D = $flatten\debouncer_loop[1].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[1].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$966 ($adff) from module module_top (D = \row_in [1], Q = \debouncer_loop[1].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$968 ($adff) from module module_top (D = \row_in [0], Q = \debouncer_loop[0].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$967 ($adff) from module module_top (D = $flatten\debouncer_loop[0].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[0].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$966 ($adff) from module module_top (D = \row_in [0], Q = \debouncer_loop[0].debounce_inst.clean_signal).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$1006 ($dffe) from module module_top.

12.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 69 unused cells and 70 unused wires.
<suppressed ~75 debug messages>

12.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~5 debug messages>

12.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

12.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

12.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

12.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\input_inst.$procdff$947 ($adff) from module module_top (D = $flatten\input_inst.$0\stored_A[11:0], Q = \input_inst.stored_A).

12.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

12.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~1 debug messages>

12.7.7.16. Rerunning OPT passes. (Maybe there is more to do..)

12.7.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

12.7.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.7.20. Executing OPT_DFF pass (perform DFF optimizations).

12.7.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.7.23. Finished OPT passes. (There is nothing left to do.)

12.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port module_top.$flatten\display_inst.$auto$mem.cc:319:emit$524 ($flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522).
Removed top 10 bits (of 25) from port B of cell module_top.$flatten\divisor_inst.$eq$../design/module_freq_divider.v:21$129 ($eq).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$131 ($add).
Removed top 7 bits (of 32) from port Y of cell module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$131 ($add).
Removed top 2 bits (of 3) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$1082 ($ne).
Removed top 3 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$613_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\scanner_inst.$procmux$608 ($pmux).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$601_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$590_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$577_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$576_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$802 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$790 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$778 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$766 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$754 ($mux).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$75 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$67 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$65 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$59 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$57 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$55 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53 ($ge).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$49 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$47 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$45 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$814 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$39 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$37 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$826 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$29 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$853 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$838 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$883 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$868 ($mux).
Removed top 1 bits (of 2) from port B of cell module_top.$flatten\display_inst.$procmux$901_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$10\bcd[7:4].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$15\bcd[11:8].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$20\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$24\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$28\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$32\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$36\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$40\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$44\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$48\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$5\bcd[3:0].
Removed top 2 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32_Y.
Removed top 2 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108_Y.
Removed top 2 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92_Y.
Removed top 7 bits (of 32) from wire module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$131_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\scanner_inst.$2\key_value[3:0].

12.7.9. Executing PEEPOPT pass (run peephole optimizers).

12.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

12.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module module_top:
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
  creating $macc model for $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
  creating $macc model for $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
  creating $macc model for $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
  creating $macc model for $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
  creating $macc model for $flatten\display_inst.$add$../design/module_7_segments.v:43$8 ($add).
  creating $macc model for $flatten\display_inst.$sub$../design/module_7_segments.v:30$4 ($sub).
  creating $macc model for $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$131 ($add).
  creating $macc model for $flatten\input_inst.$add$../design/module_input_control.v:30$154 ($add).
  creating $macc model for $flatten\input_inst.$add$../design/module_input_control.v:30$155 ($add).
  merging $macc model for $flatten\input_inst.$add$../design/module_input_control.v:30$154 into $flatten\input_inst.$add$../design/module_input_control.v:30$155.
  creating $alu model for $macc $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$131.
  creating $alu model for $macc $flatten\display_inst.$sub$../design/module_7_segments.v:30$4.
  creating $alu model for $macc $flatten\display_inst.$add$../design/module_7_segments.v:43$8.
  creating $alu model for $macc $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$126.
  creating $alu model for $macc $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$126.
  creating $alu model for $macc $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$126.
  creating $alu model for $macc $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$126.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102.
  creating $macc cell for $flatten\input_inst.$add$../design/module_input_control.v:30$155: $auto$alumacc.cc:365:replace_macc$1109
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$29 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$37 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$45 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$39 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$47 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$55 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41 ($ge): merged with $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31.
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$49 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$57 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$65 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51 ($ge): merged with $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31.
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$59 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$67 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$75 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99 ($ge): new $alu
  creating $alu model for $flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt): new $alu
  creating $alu cell for $flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$125: $auto$alumacc.cc:485:replace_alu$1150
  creating $alu cell for $flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$125: $auto$alumacc.cc:485:replace_alu$1161
  creating $alu cell for $flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$125: $auto$alumacc.cc:485:replace_alu$1172
  creating $alu cell for $flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$125: $auto$alumacc.cc:485:replace_alu$1183
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99: $auto$alumacc.cc:485:replace_alu$1194
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91: $auto$alumacc.cc:485:replace_alu$1203
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83: $auto$alumacc.cc:485:replace_alu$1212
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$75: $auto$alumacc.cc:485:replace_alu$1221
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$67: $auto$alumacc.cc:485:replace_alu$1230
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$59: $auto$alumacc.cc:485:replace_alu$1239
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107: $auto$alumacc.cc:485:replace_alu$1248
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97: $auto$alumacc.cc:485:replace_alu$1257
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89: $auto$alumacc.cc:485:replace_alu$1266
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81: $auto$alumacc.cc:485:replace_alu$1275
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73: $auto$alumacc.cc:485:replace_alu$1284
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$65: $auto$alumacc.cc:485:replace_alu$1293
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$57: $auto$alumacc.cc:485:replace_alu$1302
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$49: $auto$alumacc.cc:485:replace_alu$1311
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105: $auto$alumacc.cc:485:replace_alu$1320
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95: $auto$alumacc.cc:485:replace_alu$1329
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87: $auto$alumacc.cc:485:replace_alu$1338
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79: $auto$alumacc.cc:485:replace_alu$1347
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71: $auto$alumacc.cc:485:replace_alu$1356
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63: $auto$alumacc.cc:485:replace_alu$1365
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$55: $auto$alumacc.cc:485:replace_alu$1374
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$47: $auto$alumacc.cc:485:replace_alu$1383
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$39: $auto$alumacc.cc:485:replace_alu$1392
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31, $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41, $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51: $auto$alumacc.cc:485:replace_alu$1401
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103: $auto$alumacc.cc:485:replace_alu$1418
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93: $auto$alumacc.cc:485:replace_alu$1427
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85: $auto$alumacc.cc:485:replace_alu$1436
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77: $auto$alumacc.cc:485:replace_alu$1445
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69: $auto$alumacc.cc:485:replace_alu$1454
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61: $auto$alumacc.cc:485:replace_alu$1463
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53: $auto$alumacc.cc:485:replace_alu$1472
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$45: $auto$alumacc.cc:485:replace_alu$1481
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$37: $auto$alumacc.cc:485:replace_alu$1490
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$29: $auto$alumacc.cc:485:replace_alu$1499
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21: $auto$alumacc.cc:485:replace_alu$1508
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101: $auto$alumacc.cc:485:replace_alu$1521
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102: $auto$alumacc.cc:485:replace_alu$1530
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22: $auto$alumacc.cc:485:replace_alu$1533
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30: $auto$alumacc.cc:485:replace_alu$1536
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38: $auto$alumacc.cc:485:replace_alu$1539
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46: $auto$alumacc.cc:485:replace_alu$1542
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54: $auto$alumacc.cc:485:replace_alu$1545
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62: $auto$alumacc.cc:485:replace_alu$1548
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70: $auto$alumacc.cc:485:replace_alu$1551
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78: $auto$alumacc.cc:485:replace_alu$1554
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86: $auto$alumacc.cc:485:replace_alu$1557
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94: $auto$alumacc.cc:485:replace_alu$1560
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104: $auto$alumacc.cc:485:replace_alu$1563
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40: $auto$alumacc.cc:485:replace_alu$1566
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48: $auto$alumacc.cc:485:replace_alu$1569
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56: $auto$alumacc.cc:485:replace_alu$1572
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64: $auto$alumacc.cc:485:replace_alu$1575
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72: $auto$alumacc.cc:485:replace_alu$1578
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80: $auto$alumacc.cc:485:replace_alu$1581
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88: $auto$alumacc.cc:485:replace_alu$1584
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96: $auto$alumacc.cc:485:replace_alu$1587
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106: $auto$alumacc.cc:485:replace_alu$1590
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50: $auto$alumacc.cc:485:replace_alu$1593
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58: $auto$alumacc.cc:485:replace_alu$1596
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66: $auto$alumacc.cc:485:replace_alu$1599
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74: $auto$alumacc.cc:485:replace_alu$1602
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82: $auto$alumacc.cc:485:replace_alu$1605
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90: $auto$alumacc.cc:485:replace_alu$1608
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98: $auto$alumacc.cc:485:replace_alu$1611
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100: $auto$alumacc.cc:485:replace_alu$1614
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108: $auto$alumacc.cc:485:replace_alu$1617
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32: $auto$alumacc.cc:485:replace_alu$1620
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42: $auto$alumacc.cc:485:replace_alu$1623
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52: $auto$alumacc.cc:485:replace_alu$1626
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60: $auto$alumacc.cc:485:replace_alu$1629
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68: $auto$alumacc.cc:485:replace_alu$1632
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76: $auto$alumacc.cc:485:replace_alu$1635
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84: $auto$alumacc.cc:485:replace_alu$1638
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92: $auto$alumacc.cc:485:replace_alu$1641
  creating $alu cell for $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$126: $auto$alumacc.cc:485:replace_alu$1644
  creating $alu cell for $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$126: $auto$alumacc.cc:485:replace_alu$1647
  creating $alu cell for $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$126: $auto$alumacc.cc:485:replace_alu$1650
  creating $alu cell for $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$126: $auto$alumacc.cc:485:replace_alu$1653
  creating $alu cell for $flatten\display_inst.$add$../design/module_7_segments.v:43$8: $auto$alumacc.cc:485:replace_alu$1656
  creating $alu cell for $flatten\display_inst.$sub$../design/module_7_segments.v:30$4: $auto$alumacc.cc:485:replace_alu$1659
  creating $alu cell for $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$131: $auto$alumacc.cc:485:replace_alu$1662
  created 85 $alu and 1 $macc cells.

12.7.12. Executing SHARE pass (SAT-based resource sharing).

12.7.13. Executing OPT pass (performing simple optimizations).

12.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~14 debug messages>

12.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

12.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

12.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

12.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

12.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 1 unused cells and 60 unused wires.
<suppressed ~2 debug messages>

12.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

12.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

12.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

12.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.13.16. Finished OPT passes. (There is nothing left to do.)

12.7.14. Executing MEMORY pass.

12.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

12.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

12.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

12.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

12.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522'[0] in module `\module_top': no output FF found.
Checking read port address `$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522'[0] in module `\module_top': no address FF found.

12.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

12.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

12.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

12.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory module_top.$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522
<suppressed ~6 debug messages>

12.9. Executing TECHMAP pass (map to technology primitives).

12.9.1. Executing Verilog-2005 frontend: c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

12.9.2. Executing Verilog-2005 frontend: c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

12.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

12.10. Executing OPT pass (performing simple optimizations).

12.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~191 debug messages>

12.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.10.3. Executing OPT_DFF pass (perform DFF optimizations).

12.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 37 unused cells and 156 unused wires.
<suppressed ~38 debug messages>

12.10.5. Finished fast OPT passes.

12.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522 in module \module_top:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

12.12. Executing OPT pass (performing simple optimizations).

12.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~4 debug messages>

12.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

12.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][3][2]$2047:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$a$2033
      New ports: A=2'01, B=2'10, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$a$2033 [1:0]
      New connections: $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$a$2033 [6:2] = { 3'001 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$a$2033 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][3][1]$2044:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$2031
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$2031 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$2031 [2] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$2031 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$2031 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$2031 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][3][0]$2041:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$2030
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$2030 [0]
      New connections: $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$2030 [6:1] = { 1'1 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$2030 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$2030 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$2030 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][3][3]$2050:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$2034
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$2034 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$2034 [1] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$2034 [6:4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$2034 [2] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$2034 [0] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$2034 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$2034 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$2034 [3] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$817:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$1303 [0] $auto$alumacc.cc:501:replace_alu$1294 [0] }, B={ 1'0 $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$1222 [0] $flatten\converter_inst.$27\bcd[11:8] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1303 [0] $auto$alumacc.cc:501:replace_alu$1294 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66_Y [2:0], Y=$flatten\converter_inst.$27\bcd[11:8] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1222 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$844:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$1393 [0] $auto$alumacc.cc:501:replace_alu$1384 [0] }, B={ 1'0 $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$1303 [0] $flatten\converter_inst.$18\bcd[7:4] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1393 [0] $auto$alumacc.cc:501:replace_alu$1384 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48_Y [2:0], Y=$flatten\converter_inst.$18\bcd[7:4] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1303 [0] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][3][4]$2053:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][2]$a$2036
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][2]$a$2036 [4]
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][2]$a$2036 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][2]$a$2036 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $flatten\input_inst.$procmux$657:
      Old ports: A=12'00000000000x, B=12'000000000000, Y=$flatten\input_inst.$procmux$657_Y
      New ports: A=1'x, B=1'0, Y=$flatten\input_inst.$procmux$657_Y [0]
      New connections: $flatten\input_inst.$procmux$657_Y [11:1] = 11'00000000000
    Consolidated identical input bits for $pmux cell $flatten\scanner_inst.$procmux$596:
      Old ports: A=4'0000, B=12'001001011000, Y=$flatten\scanner_inst.$3\key_value[3:0]
      New ports: A=3'000, B=9'010001100, Y={ $flatten\scanner_inst.$3\key_value[3:0] [3] $flatten\scanner_inst.$3\key_value[3:0] [1:0] }
      New connections: $flatten\scanner_inst.$3\key_value[3:0] [2] = $flatten\scanner_inst.$3\key_value[3:0] [0]
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][2]$2035:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][2]$a$2036, B=7'1111111, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$2027
      New ports: A={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][2]$a$2036 [4] 1'0 }, B=2'11, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$2027 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$2027 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$2027 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$2027 [3:1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$2027 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$2027 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$2027 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$2027 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$2027 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$2032:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$a$2033, B=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$2034, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$b$2025
      New ports: A={ 2'01 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$a$2033 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$a$2033 [1:0] }, B={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$2034 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$2034 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$2034 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$2034 [1] 1'0 }, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$b$2025 [5:3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$b$2025 [1:0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$b$2025 [6] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$b$2025 [2] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$b$2025 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$2029:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$2030, B=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$2031, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$a$2024
      New ports: A={ 1'1 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$2030 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$2030 [0] 1'0 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$2030 [0] }, B={ 2'01 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$2031 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$2031 [2] 1'0 }, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$a$2024 [6:4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$a$2024 [2] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$a$2024 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$a$2024 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$a$2024 [1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$a$2024 [0] 1'0 }
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$2026:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$2027, B=7'1111111, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$2022
      New ports: A={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$2027 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$2027 [0] }, B=2'11, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$2022 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$2022 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$2022 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$2022 [3:1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$2022 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$2022 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$2022 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$2022 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$2022 [0] }
  Optimizing cells in module \module_top.
Performed a total of 13 changes.

12.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~14 debug messages>
Removed a total of 4 cells.

12.12.6. Executing OPT_DFF pass (perform DFF optimizations).

12.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

12.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~33 debug messages>

12.12.9. Rerunning OPT passes. (Maybe there is more to do..)

12.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

12.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$805:
      Old ports: A={ $flatten\converter_inst.$27\bcd[11:8] [2:0] $auto$alumacc.cc:501:replace_alu$1285 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74_Y, Y={ $auto$alumacc.cc:501:replace_alu$1213 [0] $flatten\converter_inst.$31\bcd[11:8] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1294 [0] $auto$alumacc.cc:501:replace_alu$1285 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74_Y [2:0], Y=$flatten\converter_inst.$31\bcd[11:8] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1213 [0] = 1'0
  Optimizing cells in module \module_top.
Performed a total of 1 changes.

12.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.12.13. Executing OPT_DFF pass (perform DFF optimizations).

12.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 2 unused cells and 27 unused wires.
<suppressed ~3 debug messages>

12.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~17 debug messages>

12.12.16. Rerunning OPT passes. (Maybe there is more to do..)

12.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

12.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.12.20. Executing OPT_DFF pass (perform DFF optimizations).

12.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 1 unused cells and 15 unused wires.
<suppressed ~2 debug messages>

12.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.12.23. Rerunning OPT passes. (Maybe there is more to do..)

12.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

12.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.12.27. Executing OPT_DFF pass (perform DFF optimizations).

12.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.12.30. Finished OPT passes. (There is nothing left to do.)

12.13. Executing TECHMAP pass (map to technology primitives).

12.13.1. Executing Verilog-2005 frontend: c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

12.13.2. Executing Verilog-2005 frontend: c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

12.13.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper maccmap for cells of type $macc.
  add { \input_inst.temp_value [8:0] 3'000 } (12 bits, unsigned)
  add \input_inst.key_value (4 bits, unsigned)
  add { \input_inst.temp_value [10:0] 1'0 } (12 bits, unsigned)
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$67570b4127ce7524f360108b2bcb408862bad8c6\_80_gw1n_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_80_gw1n_alu for cells of type $alu.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_80_gw1n_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_80_gw1n_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_gw1n_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_gw1n_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_80_gw1n_alu for cells of type $alu.
Using template $paramod$c6885379b74fbbf6906b35106e386e521d86cbb2\_80_gw1n_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001100 for cells of type $fa.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1532 debug messages>

12.14. Executing OPT pass (performing simple optimizations).

12.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~1252 debug messages>

12.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

12.14.3. Executing OPT_DFF pass (perform DFF optimizations).

12.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 84 unused cells and 1872 unused wires.
<suppressed ~85 debug messages>

12.14.5. Finished fast OPT passes.

12.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port module_top.anodo_po using OBUF.
Mapping port module_top.catodo_po using OBUF.
Mapping port module_top.clk using IBUF.
Mapping port module_top.col_out using OBUF.
Mapping port module_top.row_in using IBUF.
Mapping port module_top.rst using IBUF.

12.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

12.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

12.18. Executing TECHMAP pass (map to technology primitives).

12.18.1. Executing Verilog-2005 frontend: c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

12.18.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~233 debug messages>

12.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~1 debug messages>

12.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

12.21. Executing ABC pass (technology mapping using ABC).

12.21.1. Extracting gate netlist of module `\module_top' to `<abc-temp-dir>/input.blif'..
Extracted 962 gates and 1435 wires to a netlist network with 471 inputs and 458 outputs.

12.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      566
ABC RESULTS:        internal signals:      506
ABC RESULTS:           input signals:      471
ABC RESULTS:          output signals:      458
Removing temp directory.
Removed 0 unused cells and 2241 unused wires.

12.22. Executing TECHMAP pass (map to technology primitives).

12.22.1. Executing Verilog-2005 frontend: c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

12.22.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$fc24c71b99865a32158914ff2ac6cdcf1b6a0cff\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$376b64e1b363367ba758e2d4a9f90bb42b7b6248\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$c0e6b9b6554fd5ba531cce3cbb3e68c02d28d699\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$8b5cfd51a136f15086c81819c3ac4e80128b684d\$lut for cells of type $lut.
Using template $paramod$9d5b68c8da3340b77f1f858b0659185c5f0c4481\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$1b372cbc15b79410cf4fdcc168c8c694e66f0db0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$548a528b748c13051e6beeb3b524f491250fe2c7\$lut for cells of type $lut.
Using template $paramod$cef9b9f60770bd437227488d02cb5fa249c7fb5d\$lut for cells of type $lut.
Using template $paramod$65647fa5b928b769b016361977dbac0e71820c56\$lut for cells of type $lut.
Using template $paramod$b2a335c8aeb04dca1f2c9fe838fae62aef9b7313\$lut for cells of type $lut.
Using template $paramod$890aa4bf43da5c1aa2675735a695df30d4242c49\$lut for cells of type $lut.
Using template $paramod$e7971887a13e5a5f9afbd748be4f328546ffd47a\$lut for cells of type $lut.
Using template $paramod$a1bfe169d3555f20a4d1fc1579c476b6e2642d2f\$lut for cells of type $lut.
Using template $paramod$3ddb6b5fd891ce962b48a4f676df08f9907ce51e\$lut for cells of type $lut.
Using template $paramod$ed12ce48a62ebeae61f2daa04d1d871232818fc6\$lut for cells of type $lut.
Using template $paramod$e6c52ae3774cbd8351bef720bedd498d3f1980ee\$lut for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$0687a6d9b840383d0433d4263f55432c4da5afc0\$lut for cells of type $lut.
Using template $paramod$436da1ed4df9e383f770e19f097123d7f09097ba\$lut for cells of type $lut.
Using template $paramod$780bc12ca66e4958b20832b73eda9e9daf0119cf\$lut for cells of type $lut.
Using template $paramod$072264ac08b18c58d91366fc87d7a2a32dcfe64b\$lut for cells of type $lut.
Using template $paramod$de1206af766fb0125ed4388ed5f337b987e7c4ab\$lut for cells of type $lut.
Using template $paramod$aade6ca09c7d548a865fa576caff743ec4a1aa7b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$d67618f84cf1d9555a49b1398156ae85f59f8897\$lut for cells of type $lut.
Using template $paramod$eab4cda1d388399808ca8130b6d69cdcaca2fa04\$lut for cells of type $lut.
Using template $paramod$dc8b9e167c5ede8d38370f783836ef5de4139b9a\$lut for cells of type $lut.
Using template $paramod$188ccb25fb089bc750108fcfd2118ce78e8deef6\$lut for cells of type $lut.
Using template $paramod$896a75ec71ac8fe44c58ae77d75aaa3c413b4acd\$lut for cells of type $lut.
Using template $paramod$4bc6144b0b075e8466fa3c46af1f64c37f8a4375\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$df0e01b69498569aea4ae5dc9ce3ee9b57026865\$lut for cells of type $lut.
Using template $paramod$7a387db61e5d640257a739dd940c66e09df49dd4\$lut for cells of type $lut.
Using template $paramod$7511663f570727fc1a8bbf94170bf2f52bc82a65\$lut for cells of type $lut.
Using template $paramod$9d0c7715c364206f0186a984450fed3da5c60832\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$d0d9d2191fa65e67d2bbb2da14e29343210c5dc3\$lut for cells of type $lut.
Using template $paramod$c6c317c70ab6aac43d6cb9e0459abc11a52a6e58\$lut for cells of type $lut.
Using template $paramod$45bdda1403da31e5e4995d1ca9754255f823581e\$lut for cells of type $lut.
Using template $paramod$e990a6d2726cfa6ce6bb5136186fcd2052d94472\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$dde34bc3077e56c3109c66a7dac3f09e01bcd036\$lut for cells of type $lut.
Using template $paramod$1e3b26f414c823402be8163033587bde0d406deb\$lut for cells of type $lut.
Using template $paramod$0736eed7c19ea673411395ef2924bd58a4db1745\$lut for cells of type $lut.
Using template $paramod$08284b47f6e9ec3eefa9ea39d2209edf13a93943\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$66de93a8797a1b1e6711788260ab2af9c401a5ca\$lut for cells of type $lut.
Using template $paramod$1c84382eb1ddcb7e143399099966e70f3e4770d4\$lut for cells of type $lut.
Using template $paramod$cffc32aa148e7f2b736ac83593f1693dc0d60cab\$lut for cells of type $lut.
Using template $paramod$cea8b6ed1335b409ccf7610a545b45a83bdc2358\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$e02d61ad9a3ad4925334337a4a48bbc76de57755\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$6f32b880c9dd6d42706c7b27b53f93933f1b0c8e\$lut for cells of type $lut.
Using template $paramod$0e6f932a43ce9d005e7ed6a71a35677d3bdc71d4\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$1785d0ab73a1e768de601d1be765f7d90d0f96f5\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$458b1cecdb3d4504a1ba8125c1191503a534a8eb\$lut for cells of type $lut.
Using template $paramod$7486ffe51b25e3bb79f13b605cf9877f51fe269c\$lut for cells of type $lut.
Using template $paramod$c1a0f46ddd5a51215bbe9731e48c13d0c6a44b76\$lut for cells of type $lut.
Using template $paramod$34d3c8ba37218c1e36e41daeffb76407a80ff7d3\$lut for cells of type $lut.
Using template $paramod$9867346ec1454fd82f72c1b215880e2b0b459190\$lut for cells of type $lut.
Using template $paramod$f795e832a275d5dbfc1cb20d462f5c213ef3a66f\$lut for cells of type $lut.
Using template $paramod$249996514cb720ec6bb87d2ad75cce22d4687c8f\$lut for cells of type $lut.
Using template $paramod$21daf3e373a433ce9604f358c4e0df85c147218d\$lut for cells of type $lut.
Using template $paramod$8985e7888b0524d0535da3f29e80317651b56fed\$lut for cells of type $lut.
Using template $paramod$70e5098a9b5b9e05c93c6f449285c56919431af0\$lut for cells of type $lut.
Using template $paramod$6b866d7dd68398b38813873e4274c39b671c1e72\$lut for cells of type $lut.
Using template $paramod$dd36dd92a9754daf319b2823a15176320acc5f91\$lut for cells of type $lut.
Using template $paramod$609e5885ea60a39b5435e9a0b9279380a4141328\$lut for cells of type $lut.
Using template $paramod$551bbfda4067dfbcd47039a11f4f34f97ee41406\$lut for cells of type $lut.
Using template $paramod$ad18725890a69c754dcb5f40913d0326fa50d7cd\$lut for cells of type $lut.
Using template $paramod$8ac2ac990707283e11e9211166f4ce3292fdc641\$lut for cells of type $lut.
Using template $paramod$195eaf0ab5191949dbb0f5f7c63fdd30a96bb400\$lut for cells of type $lut.
Using template $paramod$8fe1172215970c5cfaa06557ac89463d76ef7f31\$lut for cells of type $lut.
Using template $paramod$f8b3b5d21f91ff28e946e75efde75e0e569f7815\$lut for cells of type $lut.
Using template $paramod$0b06f3db16bf9a1539c4247eefc7c50ae683dc55\$lut for cells of type $lut.
Using template $paramod$bd37f918ad560b8c87afe4a2c5ddf52f5f464cb0\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$00917ff2fabe55bff0d79e0b5bea70d23a3d20b1\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$775841d092e794aec2a5dffa96f9e5fd22585965\$lut for cells of type $lut.
Using template $paramod$87112c7d511269df645aa80f0e41752d7498bc47\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$62b10256145614519a107613336c12ff4a78856c\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$ff3b04fc04a5df84a70499147f6a962e56652ac9\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$d74cebb93c31a71f7f7f72e41cc7f5a058dc2365\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$3c2c41a3dfa511b9d0c6ddbf4ddb8fe22bb4f3cf\$lut for cells of type $lut.
Using template $paramod$4a3d1b9e8a0767c5f9f36d1bdfe837b8bb96b210\$lut for cells of type $lut.
Using template $paramod$0dd9d789a2a2e6d3f3b7c7d813f2eec2821fced3\$lut for cells of type $lut.
Using template $paramod$26f6f9a2f62f6f9f014362ac0c0fc07b582c0823\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$f25ae0d655bf0d7a0af97c0c90d4486133c793c5\$lut for cells of type $lut.
Using template $paramod$d2512ebe6663c31cb470ffd68fddd80f54bf203a\$lut for cells of type $lut.
Using template $paramod$dfd57607b12cbcfa0282cd45553eece614a60bf8\$lut for cells of type $lut.
Using template $paramod$8383d291062d61b17e5bd2f15faa3abd209eebbb\$lut for cells of type $lut.
Using template $paramod$7c3d4af6dd20a6d54d98d6cd39426f3561a97c91\$lut for cells of type $lut.
Using template $paramod$8888942bff6ede60d365689c42bb552c493730c7\$lut for cells of type $lut.
Using template $paramod$dadff75c617cf87bb5b8cfe47ca6c69fb6925370\$lut for cells of type $lut.
Using template $paramod$9a0bab4a747c7fce8db15910cb66ec5bdde5318c\$lut for cells of type $lut.
Using template $paramod$e9665c5efadaba6f958762b7b0914e6e34ad07f9\$lut for cells of type $lut.
Using template $paramod$6bbd7bd519bdf810bc739079888abc149eff6551\$lut for cells of type $lut.
Using template $paramod$e8cce0c841777a1694093901225263e231d721df\$lut for cells of type $lut.
Using template $paramod$c4eca99febe5713d91e64f936724a65b08596ae7\$lut for cells of type $lut.
Using template $paramod$2335d7a8d5d4410579deb6ed7b7e54980b0a42e6\$lut for cells of type $lut.
Using template $paramod$8c24a47881ebb714957ba4efc70ca161e468d28c\$lut for cells of type $lut.
Using template $paramod$6a9e6a7be18da3b2738a3c440c25aefc246735de\$lut for cells of type $lut.
Using template $paramod$20851b18c9444d00b7d7669530bde57dec139410\$lut for cells of type $lut.
Using template $paramod$d624e388f055d8e895781c5abb710c30aa24cd6e\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$9dc1d9cd7d5be3732eeb0eaa5b4d29f483a033d6\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$9a72434367750a64c9520e7103d707a40253f257\$lut for cells of type $lut.
Using template $paramod$826d0afc32ae9813cb509812fbacfc30d3c8eebd\$lut for cells of type $lut.
Using template $paramod$95109a62fea23d1738324748c3fbb67f85edd1de\$lut for cells of type $lut.
Using template $paramod$a1fb261c4791e5f2263e51595a298951c27d694e\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$d64a71791903437464a4044e1ee10ad57ab2ce5a\$lut for cells of type $lut.
Using template $paramod$1b019fb2691c89746677f175fc508aec5b1beaab\$lut for cells of type $lut.
Using template $paramod$ede761341368efd53bcaebaec83bbf67ed9dec7f\$lut for cells of type $lut.
Using template $paramod$293844410263aba65a1bd6585913bafbb05212f4\$lut for cells of type $lut.
Using template $paramod$ed647fb13d298a1776a5f62ba3576a326ff46dd9\$lut for cells of type $lut.
Using template $paramod$db633829626644f253e422a83a83cacd56636b4b\$lut for cells of type $lut.
Using template $paramod$82ff6a29af9c62178ae37f321e6f59ae905f1f2c\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$f6e38361e06f879961f5a6215fa3730a4bf62c2c\$lut for cells of type $lut.
Using template $paramod$0b72ed9354606aa696f8aeb31940da5721b1eab7\$lut for cells of type $lut.
Using template $paramod$66a6dcc10725e4ac1083ccf27e0d8f49e2c645ce\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$01680b91eb6485823d540038de3b11deb27be490\$lut for cells of type $lut.
Using template $paramod$385ef49e2ba22f9197d0902f1ea50cd4dab400af\$lut for cells of type $lut.
Using template $paramod$93b5f6e7db8efb1537b79dfc1f663f0f74aa48c7\$lut for cells of type $lut.
Using template $paramod$8f2eeac259858a1e8990eb60a56d800e98c9dd1a\$lut for cells of type $lut.
Using template $paramod$87f463b6a2b969f61ba41a329d99b50cca2c32c6\$lut for cells of type $lut.
Using template $paramod$e894218c812d611fb11e02373e450bd0d86d2e01\$lut for cells of type $lut.
Using template $paramod$d062e4f0d96c4f2eeba04fe7c109e2a936524446\$lut for cells of type $lut.
Using template $paramod$623c283ced79d4cc9f5eb815743848c13a3f5fe9\$lut for cells of type $lut.
Using template $paramod$62a13cf862c5a41622ac53b969d09acfb3da2813\$lut for cells of type $lut.
Using template $paramod$62934759188ad6cc6731c88e8988e4d24d3eec52\$lut for cells of type $lut.
Using template $paramod$c35f1a48371d24f258e7f9d0539656fd2e06b622\$lut for cells of type $lut.
Using template $paramod$5d6216ad32792decbe84d5581d8d9d0dc6097461\$lut for cells of type $lut.
Using template $paramod$409c4097513d24698dea0a41adaef88fb5763b1b\$lut for cells of type $lut.
Using template $paramod$6ac63e260ac9358393ce55a25a74c7e990c673c3\$lut for cells of type $lut.
Using template $paramod$a964f8ed466638f11766930007624f9261481a37\$lut for cells of type $lut.
Using template $paramod$dd005dbbf9677582c84cd53ff4b2fa3f2e4e090c\$lut for cells of type $lut.
Using template $paramod$18d933f085b406aa33d4bbf7ebf11430c583d1e9\$lut for cells of type $lut.
Using template $paramod$8a61ee3b0156cb87628487efd2bd8987a3d12193\$lut for cells of type $lut.
Using template $paramod$af463ae021297ebae5ce4d07e180daa8aa4f64a8\$lut for cells of type $lut.
Using template $paramod$c45576938a9b58d891a9ccf0c10041ea33e86e1d\$lut for cells of type $lut.
Using template $paramod$50791eb1f483838b32d813a6298140ef539f09e4\$lut for cells of type $lut.
Using template $paramod$dd699927a568ce21deb69a94c2008634da4a5f64\$lut for cells of type $lut.
Using template $paramod$9d7b7b647bdfb84c8d2e249b3daf583559e1695e\$lut for cells of type $lut.
Using template $paramod$9c83190cb7e48bb3a6ae53b261370c80c7b95001\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$7a304f4cc33557f2483dc5919be108a1249ae1f1\$lut for cells of type $lut.
Using template $paramod$41830bd53c6ed5b0cde14be5b7e6874ea2d99b98\$lut for cells of type $lut.
Using template $paramod$71d6d3d7653dd35f0f0d8d3740edf95dfe9e8e8e\$lut for cells of type $lut.
Using template $paramod$0b85318774852620c0ec5114584faa89f1276fcf\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$c53232beda7fef56b39ae80d6ee86dcca58b5c4e\$lut for cells of type $lut.
Using template $paramod$a305c1f27ac12036e1ee053f6f465794d7c5c73c\$lut for cells of type $lut.
Using template $paramod$7a49f40109f32d57f4e3e2229cfcf989cc49fa35\$lut for cells of type $lut.
Using template $paramod$7da5f58045e7bb02cbbe7e0e0e3bb784d7308c7b\$lut for cells of type $lut.
Using template $paramod$d576db2f1dc073fe83b2826851cbb41dbfbec99d\$lut for cells of type $lut.
Using template $paramod$693b2706ca522f5849d7240532881f8f08ca2f8d\$lut for cells of type $lut.
Using template $paramod$d5704f4493d38b8f4e498edb8e1fdbc20dfc8125\$lut for cells of type $lut.
Using template $paramod$73baa2833534e74cb98ca96b995d2dfaa6d416ad\$lut for cells of type $lut.
Using template $paramod$276082fc154c041363616334fabfb35863499558\$lut for cells of type $lut.
Using template $paramod$12b768d11b4c66ec9f92a3269ddf0b7f1b4db9b3\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$16c6ed5a4d1c79323147a1a72bb4f6db45226e5d\$lut for cells of type $lut.
Using template $paramod$bc103a2426715387447f9df7777fd2d50e220fd7\$lut for cells of type $lut.
Using template $paramod$04ae10f7d848c17f6abdd4c00ba30939b2cb4eb5\$lut for cells of type $lut.
Using template $paramod$c17f783b2672ece4ec8753c85600d76537d11ec4\$lut for cells of type $lut.
Using template $paramod$39c0466fa3f55ae820aafadf59fed24bd0c60a40\$lut for cells of type $lut.
Using template $paramod$58d806574f32fa08aa8bdb1774a536a883d3bd28\$lut for cells of type $lut.
Using template $paramod$f8bf7ce2cfc03a2fcdba016d95c65c16f5a9e768\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4105 debug messages>

12.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in module_top.
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5768.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5964.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5964.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5802.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5798.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5825.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5825.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5827.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5768.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5830.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5798.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5802.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5768.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5974.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5827.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5750.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5964.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5802.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5768.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5798.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5768.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5964.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5804.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5784.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5768.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$6108.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5827.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5964.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5883.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5830.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5830.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5790.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5768.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$6113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5775.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5825.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5964.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5964.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5747$auto$blifparse.cc:525:parse_blif$5963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)

12.24. Executing SETUNDEF pass (replace undef values with defined constants).

12.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 2853 unused wires.

12.26. Executing AUTONAME pass.
Renamed 85016 objects in module module_top (151 iterations).
<suppressed ~3511 debug messages>

12.27. Executing HIERARCHY pass (managing design hierarchy).

12.27.1. Analyzing design hierarchy..
Top module:  \module_top

12.27.2. Analyzing design hierarchy..
Top module:  \module_top
Removed 0 unused modules.

12.28. Printing statistics.

=== module_top ===

   Number of wires:               1496
   Number of wire bits:           3487
   Number of public wires:        1496
   Number of public wire bits:    3487
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2091
     ALU                           467
     DFFC                            1
     DFFCE                         161
     DFFR                           31
     DFFRE                           6
     DFFS                           10
     DFFSE                           1
     GND                             1
     IBUF                            6
     LUT1                          556
     LUT2                          223
     LUT3                           30
     LUT4                          168
     MUX2_LUT5                     252
     MUX2_LUT6                     115
     MUX2_LUT7                      38
     MUX2_LUT8                       9
     OBUF                           15
     VCC                             1

12.29. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Found and reported 0 problems.

12.30. Executing JSON backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 77fa3ccd3d
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 23x opt_expr (0 sec), 1% 21x opt_clean (0 sec), ...
