(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "top_00")
  (DATE "2024-07-22 19:31:17")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_OR////    Pos: x101y30
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (935:1060:1186)(965:1085:1208))
          (PORT IN6 (4893:5242:5600)(5156:5458:5771))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x104y25
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1046:1185:1326)(1032:1150:1272))
          (PORT IN2 (732:845:960)(737:842:948))
          (PORT IN3 (896:1029:1164)(905:1024:1145))
          (PORT IN4 (379:432:486)(353:394:436))
          (PORT IN5 (2294:2554:2818)(2430:2684:2944))
          (PORT IN6 (751:862:976)(765:864:966))
          (PORT IN7 (873:1002:1135)(882:999:1119))
          (PORT IN8 (385:445:506)(358:406:456))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // CLKIN    Pos: x0y0
  (CELL (CELLTYPE "CLKIN")
    (INSTANCE _a3)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (1619:1623:1627)(1515:1521:1528))
    )))
 // C_AND////    Pos: x107y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (848:955:1067)(838:935:1034))
          (PORT IN6 (395:456:519)(363:407:452))
          (PORT IN7 (1131:1283:1439)(1166:1309:1454))
          (PORT IN8 (860:980:1102)(836:935:1036))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x100y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1219:1384:1552)(1267:1432:1601))
          (PORT IN4 (558:640:724)(553:626:700))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x98y26
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a6_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1054:1186:1319)(1044:1163:1286))
          (PORT IN4 (751:854:958)(777:879:983))
          (PORT IN5 (761:874:989)(780:891:1004))
          (PORT IN6 (405:465:525)(398:450:503))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x92y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1596:1771:1953)(1630:1796:1966))
          (PORT IN2 (907:1030:1156)(899:1013:1130))
          (PORT IN3 (569:654:739)(557:628:701))
          (PORT IN5 (565:645:727)(573:647:724))
          (PORT IN6 (576:663:750)(563:635:707))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x93y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (573:659:747)(562:633:705))
          (PORT IN3 (1280:1438:1600)(1305:1455:1610))
          (PORT IN4 (1280:1448:1618)(1321:1481:1644))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x100y8
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a11_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1315:1461:1609)(1380:1510:1644))
          (PORT IN7 (1226:1359:1497)(1237:1359:1484))
          (PORT IN8 (732:843:955)(759:869:980))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a11_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:892:967)(826:890:956))
          (PORT SR (5273:5637:6008)(5550:5876:6209))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x102y12
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (761:872:984)(768:869:972))
          (PORT IN7 (1177:1351:1529)(1190:1345:1505))
          (PORT IN8 (1106:1253:1404)(1099:1220:1343))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x96y14
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a14_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1012:1146:1283)(1006:1123:1244))
          (PORT IN3 (1169:1325:1486)(1215:1354:1495))
          (PORT IN4 (1251:1386:1523)(1254:1369:1487))
          (PORT IN7 (1461:1638:1819)(1513:1679:1847))
          (PORT IN8 (973:1112:1253)(987:1116:1249))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x96y7
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a16_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (375:433:492)(346:390:435))
          (PORT IN4 (565:647:731)(549:618:688))
          (PORT IN6 (954:1084:1215)(988:1114:1242))
          (PORT IN8 (395:455:516)(368:412:458))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x101y8
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a17_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1154:1323:1496)(1173:1325:1479))
          (PORT IN2 (1534:1774:2016)(1608:1819:2034))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x94y7
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a18_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (553:636:721)(541:614:688))
          (PORT IN3 (1116:1241:1367)(1123:1242:1363))
          (PORT IN5 (1091:1244:1400)(1107:1254:1404))
          (PORT IN6 (564:648:734)(557:628:702))
          (PORT IN7 (540:625:711)(529:602:675))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x100y10
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a20_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1241:1387:1538)(1258:1398:1541))
          (PORT IN6 (1423:1609:1800)(1484:1668:1856))
          (PORT IN7 (1083:1229:1379)(1077:1206:1336))
          (PORT IN8 (984:1115:1249)(988:1114:1242))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x95y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a21_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1053:1180:1308)(1101:1224:1349))
          (PORT IN3 (597:686:778)(606:689:772))
          (PORT IN4 (380:440:501)(361:405:451))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x98y13
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a23_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (580:665:752)(579:654:729))
          (PORT IN6 (1255:1425:1598)(1316:1474:1637))
          (PORT IN7 (1107:1238:1372)(1132:1258:1387))
          (PORT IN8 (796:912:1029)(794:895:999))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x102y8
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a25_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1284:1458:1635)(1350:1523:1697))
          (PORT IN7 (1348:1513:1680)(1381:1538:1699))
          (PORT IN8 (943:1077:1214)(955:1077:1203))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR/D//OR/D    Pos: x100y9
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a26_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (570:658:747)(552:625:701))
          (PORT IN6 (1486:1648:1811)(1569:1719:1874))
          (PORT IN8 (718:825:934)(736:843:951))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a26_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (959:1057:1156)(968:1052:1139))
          (PORT SR (5446:5835:6230)(5747:6101:6462))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a26_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (583:661:741)(572:637:703))
          (PORT IN3 (1170:1306:1444)(1229:1355:1485))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a26_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (959:1057:1156)(968:1052:1139))
          (PORT SR (5446:5835:6230)(5747:6101:6462))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4a////    Pos: x97y9
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a27_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (595:681:769)(587:669:752))
          (PORT IN4 (1536:1719:1908)(1570:1750:1936))
          (PORT IN6 (950:1074:1200)(994:1114:1236))
          (PORT IN8 (387:445:504)(362:409:457))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x100y12
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a28_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1512:1690:1871)(1542:1703:1868))
          (PORT IN3 (611:693:778)(605:675:746))
          (PORT IN4 (607:696:786)(615:698:783))
          (PORT IN6 (1360:1530:1704)(1439:1607:1778))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a28_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (912:984:1059)(931:996:1061))
          (PORT SR (5757:6158:6567)(6030:6384:6746))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x96y11
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a29_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1432:1615:1800)(1477:1649:1826))
          (PORT IN7 (377:432:487)(346:389:432))
          (PORT IN8 (750:855:961)(741:839:938))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x90y10
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a30_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (897:1029:1163)(917:1041:1169))
          (PORT IN8 (1553:1763:1976)(1626:1834:2048))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a30_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:962:1041)(889:956:1024))
          (PORT SR (5441:5841:6247)(5760:6121:6491))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a30_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (721:830:941)(720:817:917))
          (PORT IN3 (607:681:756)(599:659:720))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a30_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:962:1041)(889:956:1024))
          (PORT SR (5441:5841:6247)(5760:6121:6491))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////D    Pos: x89y16
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a31_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1282:1431:1585)(1285:1418:1556))
          (PORT IN2 (712:823:936)(709:801:896))
          (PORT IN3 (415:478:542)(392:446:501))
          (PORT IN4 (1482:1663:1847)(1533:1699:1869))
          (PORT IN7 (431:495:559)(407:461:516))
          (PORT IN8 (718:825:935)(708:798:890))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a31_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1084:1178:1276)(1093:1177:1262))
          (PORT EN (5138:5486:5839)(5434:5759:6091))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x90y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a33_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (548:624:702)(544:614:684))
          (PORT IN8 (548:630:713)(542:611:682))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a33_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1371:1490:1613)(1374:1483:1594))
          (PORT SR (4912:5239:5569)(5168:5461:5762))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a33_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (371:424:479)(346:389:432))
          (PORT IN4 (557:634:711)(572:646:722))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a33_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1371:1490:1613)(1374:1483:1594))
          (PORT SR (4912:5239:5569)(5168:5461:5762))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x89y10
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a34_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (729:843:959)(729:829:931))
          (PORT IN8 (359:414:469)(336:380:424))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a34_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (919:992:1067)(938:1003:1069))
          (PORT SR (5497:5891:6292)(5844:6218:6602))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a36_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (897:1029:1163)(916:1040:1168))
          (PORT IN3 (930:1068:1208)(950:1079:1210))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a36_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1371:1492:1616)(1382:1492:1602))
          (PORT SR (5254:5629:6010)(5558:5891:6233))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a38_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1248:1405:1563)(1309:1455:1603))
          (PORT IN3 (382:439:496)(383:432:483))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a38_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1274:1368:1465)(1318:1401:1485))
          (PORT EN (1898:2136:2375)(1996:2230:2467))
          (PORT SR (5200:5550:5906)(5472:5795:6126))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x110y24
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a39_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1275:1434:1595)(1321:1473:1632))
          (PORT IN6 (1255:1410:1568)(1275:1416:1559))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a39_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1506:1632:1761)(1514:1621:1732))
          (PORT EN (1611:1804:2001)(1665:1855:2049))
          (PORT SR (4970:5323:5682)(5266:5574:5888))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a39_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1261:1412:1567)(1303:1452:1605))
          (PORT IN2 (1065:1196:1330)(1063:1176:1290))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a39_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1506:1632:1761)(1514:1621:1732))
          (PORT EN (1611:1804:2001)(1665:1855:2049))
          (PORT SR (4970:5323:5682)(5266:5574:5888))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///OR/D    Pos: x93y14
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a41_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (537:626:716)(523:599:677))
          (PORT IN2 (733:827:921)(732:817:903))
          (PORT IN3 (545:630:715)(527:591:658))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a41_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (918:992:1067)(932:997:1063))
          (PORT SR (5052:5401:5755)(5337:5642:5957))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x93y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a42_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (391:447:505)(387:436:486))
          (PORT IN7 (754:869:985)(762:866:972))
          (PORT IN8 (1103:1236:1372)(1142:1282:1425))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a42_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (725:798:874)(742:805:870))
          (PORT IN3 (991:1104:1218)(1000:1110:1223))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x95y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a45_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1127:1274:1424)(1189:1326:1467))
          (PORT IN8 (744:857:971)(744:847:951))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x95y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a46_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1288:1433:1580)(1320:1448:1582))
          (PORT IN3 (742:853:965)(732:824:918))
          (PORT IN5 (1421:1593:1770)(1522:1691:1865))
          (PORT IN6 (907:1020:1137)(963:1075:1190))
          (PORT IN7 (910:1030:1154)(878:971:1066))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x95y14
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a49_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (922:1054:1189)(928:1043:1161))
          (PORT IN6 (940:1044:1153)(962:1066:1171))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a49_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1399:1586:1777)(1422:1598:1779))
          (PORT IN2 (1013:1145:1280)(1006:1122:1241))
          (PORT IN3 (941:1078:1218)(977:1106:1239))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND/D//AND/D    Pos: x96y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a53_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1045:1172:1301)(1045:1156:1270))
          (PORT IN6 (1495:1670:1847)(1555:1723:1894))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a53_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (948:1024:1103)(963:1028:1095))
          (PORT SR (4814:5124:5437)(5069:5338:5613))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a53_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1242:1394:1548)(1261:1400:1543))
          (PORT IN4 (1093:1232:1373)(1148:1294:1443))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a53_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (948:1024:1103)(963:1028:1095))
          (PORT SR (4814:5124:5437)(5069:5338:5613))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x92y9
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a55_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (762:853:948)(767:842:919))
          (PORT IN6 (1349:1501:1654)(1440:1594:1752))
          (PORT IN7 (1215:1386:1559)(1221:1369:1522))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND/D///    Pos: x97y17
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a56_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (939:1054:1171)(930:1030:1131))
          (PORT IN3 (1228:1386:1547)(1253:1399:1548))
          (PORT IN5 (934:1066:1202)(965:1085:1208))
          (PORT IN6 (1287:1458:1633)(1342:1507:1676))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a56_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1538:1665:1794)(1559:1668:1781))
          (PORT SR (4967:5345:5733)(5226:5573:5927))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x92y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a58_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (690:795:901)(696:788:881))
          (PORT IN3 (1104:1266:1431)(1147:1304:1465))
          (PORT IN4 (363:422:482)(341:389:438))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x101y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a60_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (367:422:479)(336:382:428))
          (PORT IN4 (1431:1619:1810)(1496:1683:1873))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a60_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1449:1572:1697)(1490:1593:1697))
          (PORT EN (568:640:713)(543:603:664))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x102y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a61_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1532:1724:1919)(1643:1839:2038))
          (PORT IN3 (947:1066:1187)(994:1111:1231))
          (PORT IN5 (1794:2006:2223)(1876:2082:2293))
          (PORT IN7 (1376:1534:1693)(1396:1538:1683))
          (PORT IN8 (1491:1655:1823)(1511:1660:1813))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x100y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a62_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (977:1105:1236)(1024:1142:1263))
          (PORT IN8 (723:838:954)(712:808:906))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a62_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (575:656:738)(585:662:740))
          (PORT IN2 (1355:1520:1686)(1434:1591:1751))
          (PORT IN3 (763:875:991)(797:909:1024))
          (PORT IN4 (1094:1244:1397)(1151:1297:1447))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x96y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a63_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1112:1260:1410)(1123:1256:1391))
          (PORT IN6 (598:673:749)(602:668:737))
          (PORT IN7 (1219:1364:1513)(1235:1370:1510))
          (PORT IN8 (556:637:720)(544:618:692))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x104y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a64_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (394:453:514)(384:437:490))
          (PORT IN8 (947:1071:1199)(995:1125:1256))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a64_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1336:1430:1528)(1372:1453:1536))
          (PORT EN (753:837:922)(732:804:878))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a64_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (420:481:543)(399:450:502))
          (PORT IN4 (750:850:954)(776:878:981))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a64_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1336:1430:1528)(1372:1453:1536))
          (PORT EN (753:837:922)(732:804:878))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a65_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (741:847:955)(783:888:994))
          (PORT IN8 (1101:1246:1396)(1178:1335:1493))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a65_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1475:1586:1701)(1507:1607:1708))
          (PORT EN (913:1019:1126)(920:1017:1117))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/D    Pos: x99y29
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a66_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1315:1493:1677)(1354:1523:1696))
          (PORT IN2 (732:842:954)(739:838:938))
          (PORT IN3 (5736:6172:6616)(6066:6477:6896))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a66_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1652:1790:1930)(1724:1855:1989))
          (PORT EN (908:1015:1124)(929:1031:1137))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y24
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a67_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (5043:5449:5862)(5295:5655:6023))
          (PORT IN8 (1033:1170:1308)(1017:1137:1260))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a67_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1130:1225:1323)(1146:1231:1317))
          (PORT EN (1446:1601:1760)(1496:1639:1786))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x100y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a68_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (5756:6210:6672)(6070:6494:6925))
          (PORT IN8 (399:459:520)(390:441:493))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a68_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1305:1393:1484)(1348:1426:1505))
          (PORT EN (1219:1384:1553)(1232:1385:1541))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x97y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a69_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (926:1066:1207)(944:1072:1204))
          (PORT IN4 (4712:5034:5364)(4989:5282:5578))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a69_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1859:1993:2131)(1902:2024:2149))
          (PORT EN (1605:1818:2033)(1616:1802:1995))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a70_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1067:1213:1363)(1109:1243:1380))
          (PORT IN3 (4880:5212:5551)(5153:5455:5763))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a70_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1458:1571:1687)(1496:1597:1699))
          (PORT EN (951:1079:1210)(959:1076:1196))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x103y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a71_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (989:1115:1242)(1011:1133:1257))
          (PORT IN3 (5550:5957:6371)(5830:6203:6586))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a71_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1646:1787:1932)(1725:1853:1984))
          (PORT EN (1171:1305:1441)(1207:1337:1470))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x99y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a72_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (394:449:505)(384:433:482))
          (PORT IN8 (4555:4870:5192)(4778:5045:5316))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a72_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1655:1796:1940)(1718:1847:1978))
          (PORT EN (1287:1443:1603)(1352:1511:1676))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x97y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a73_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (4770:5110:5455)(5042:5352:5667))
          (PORT IN8 (572:657:744)(582:662:742))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a73_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1859:1993:2131)(1902:2024:2149))
          (PORT EN (1605:1818:2033)(1616:1802:1995))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a74_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1032:1174:1318)(1056:1186:1321))
          (PORT IN8 (4699:5041:5390)(4965:5276:5595))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a74_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1442:1560:1680)(1483:1582:1683))
          (PORT EN (1224:1364:1507)(1266:1396:1529))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a75_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (4746:5056:5372)(4986:5263:5545))
          (PORT IN4 (952:1092:1234)(975:1106:1240))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a75_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (975:1051:1128)(993:1059:1127))
          (PORT EN (789:873:960)(790:866:945))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x102y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a76_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1493:1703:1917)(1588:1793:2003))
          (PORT IN4 (5489:5886:6293)(5776:6123:6476))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a76_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1736:1886:2037)(1772:1900:2032))
          (PORT EN (1285:1419:1558)(1296:1417:1543))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a77_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (915:1040:1169)(952:1062:1175))
          (PORT IN3 (5258:5646:6042)(5558:5911:6273))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a77_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1285:1378:1473)(1327:1411:1495))
          (PORT EN (1238:1377:1521)(1279:1409:1543))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x97y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a78_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1296:1463:1633)(1314:1468:1628))
          (PORT IN8 (4906:5270:5642)(5153:5474:5800))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1792:1931:2073)(1820:1942:2067))
          (PORT EN (775:893:1013)(752:846:942))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x99y25
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a79_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (599:675:753)(586:647:710))
          (PORT IN8 (4482:4766:5056)(4706:4949:5197))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a79_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1641:1781:1924)(1714:1845:1979))
          (PORT EN (1144:1283:1426)(1177:1306:1439))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x99y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a80_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1131:1283:1439)(1166:1309:1454))
          (PORT IN8 (4567:4884:5208)(4789:5058:5331))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a80_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1852:1991:2133)(1891:2016:2143))
          (PORT EN (1139:1304:1472)(1160:1307:1458))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a81_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (567:649:733)(544:617:692))
          (PORT IN3 (4518:4831:5147)(4772:5047:5330))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a81_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1303:1397:1492)(1343:1425:1509))
          (PORT EN (1271:1406:1543)(1310:1439:1572))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/DST///    Pos: x91y32
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a82_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1070:1236:1404)(1092:1245:1401))
          (PORT IN2 (1271:1407:1545)(1331:1459:1588))
          (PORT IN3 (744:854:965)(752:852:955))
          (PORT IN4 (556:631:708)(543:607:672))
          (PORT IN5 (913:1036:1160)(947:1061:1177))
          (PORT IN6 (582:663:747)(570:638:709))
          (PORT IN7 (740:857:976)(745:848:953))
          (PORT IN8 (559:632:706)(548:608:670))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a82_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1328:1415:1504)(1361:1435:1513))
          (PORT EN (1818:2020:2226)(1913:2106:2304))
          (PORT SR (4707:5041:5379)(4964:5271:5585))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x92y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a86_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (758:841:928)(760:838:920))
          (PORT IN8 (731:834:939)(729:822:917))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a86_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (701:802:904)(713:808:905))
          (PORT IN3 (996:1115:1236)(1000:1104:1210))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x95y29
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a88_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (553:636:719)(545:614:686))
          (PORT IN6 (552:631:711)(543:612:683))
          (PORT IN7 (931:1051:1175)(950:1064:1180))
          (PORT IN8 (921:1059:1198)(945:1072:1203))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x96y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a89_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1105:1243:1384)(1139:1265:1394))
          (PORT IN8 (423:483:543)(401:453:505))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a89_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (995:1067:1141)(1015:1076:1140))
          (PORT EN (1351:1529:1710)(1345:1503:1665))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a89_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1365:1514:1666)(1421:1569:1721))
          (PORT IN4 (623:708:793)(621:702:783))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a89_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (995:1067:1141)(1015:1076:1140))
          (PORT EN (1351:1529:1710)(1345:1503:1665))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a90_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (738:836:938)(743:828:916))
          (PORT IN4 (686:793:900)(684:772:860))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a90_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1140:1238:1336)(1157:1243:1329))
          (PORT EN (743:832:924)(730:807:887))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a92_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1125:1271:1420)(1181:1323:1470))
          (PORT IN3 (4583:4897:5216)(4834:5113:5398))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a92_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (975:1051:1128)(993:1059:1127))
          (PORT EN (1440:1593:1752)(1493:1636:1783))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x97y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a93_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1326:1463:1603)(1329:1444:1562))
          (PORT IN2 (616:698:783)(618:696:776))
          (PORT IN3 (5196:5575:5961)(5485:5835:6193))
          (PORT IN5 (753:863:975)(759:866:975))
          (PORT IN8 (1421:1592:1767)(1417:1571:1727))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a93_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1900:2035:2173)(1941:2056:2175))
          (PORT EN (1256:1413:1570)(1281:1419:1560))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x89y31
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a96_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (559:640:721)(548:619:691))
          (PORT IN7 (1272:1444:1620)(1322:1493:1666))
          (PORT IN8 (1059:1193:1330)(1052:1173:1299))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a96_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1326:1416:1508)(1359:1439:1521))
          (PORT EN (1597:1785:1976)(1670:1856:2044))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////D    Pos: x105y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a97_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1248:1410:1577)(1286:1437:1593))
          (PORT IN7 (902:1033:1167)(928:1050:1175))
          (PORT IN8 (1192:1340:1490)(1249:1391:1537))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a97_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1097:1199:1304)(1105:1194:1285))
          (PORT SR (6359:6829:7309)(6697:7145:7602))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x93y25
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a98_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (394:452:511)(374:420:468))
          (PORT IN2 (374:432:491)(355:400:447))
          (PORT IN5 (1559:1735:1914)(1599:1763:1931))
          (PORT IN6 (1191:1339:1489)(1255:1396:1540))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN5 OUT (333:356:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a98_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1146:1248:1351)(1162:1254:1347))
          (PORT EN (1556:1742:1932)(1598:1780:1969))
          (PORT SR (4914:5299:5690)(5174:5521:5873))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x96y29
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a99_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (567:643:720)(549:611:675))
          (PORT IN2 (1156:1284:1414)(1154:1264:1378))
          (PORT IN5 (982:1107:1236)(1032:1156:1282))
          (PORT IN6 (1054:1202:1351)(1069:1206:1346))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a99_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1778:1915:2054)(1808:1928:2051))
          (PORT EN (1422:1594:1771)(1482:1649:1820))
          (PORT SR (4960:5332:5707)(5223:5558:5900))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x97y31
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (558:638:720)(538:611:685))
          (PORT IN2 (418:475:534)(398:447:497))
          (PORT IN5 (1015:1147:1282)(1015:1137:1263))
          (PORT IN6 (719:830:942)(727:825:925))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN5 OUT (333:356:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a100_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1672:1813:1956)(1731:1861:1991))
          (PORT EN (1599:1791:1987)(1708:1905:2105))
          (PORT SR (4411:4702:4996)(4643:4899:5161))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x98y27
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (727:836:945)(728:823:919))
          (PORT IN2 (896:1038:1185)(909:1030:1155))
          (PORT IN5 (750:859:970)(768:873:980))
          (PORT IN6 (394:451:509)(387:437:488))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN5 OUT (333:356:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a101_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1851:1988:2130)(1892:2016:2142))
          (PORT EN (1067:1198:1329)(1101:1228:1358))
          (PORT SR (5371:5759:6155)(5662:6017:6381))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x96y30
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (754:854:956)(759:849:941))
          (PORT IN2 (1160:1290:1424)(1159:1272:1388))
          (PORT IN5 (996:1103:1213)(988:1083:1181))
          (PORT IN6 (1023:1169:1318)(1021:1152:1286))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a102_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1503:1621:1743)(1541:1643:1748))
          (PORT EN (1472:1646:1824)(1556:1731:1909))
          (PORT SR (4591:4907:5226)(4839:5122:5412))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x94y29
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (557:642:728)(560:634:710))
          (PORT IN2 (1269:1422:1578)(1292:1441:1592))
          (PORT IN5 (837:934:1033)(851:940:1030))
          (PORT IN6 (1009:1132:1257)(1060:1173:1287))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN5 OUT (333:356:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a103_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1626:1770:1916)(1691:1825:1960))
          (PORT EN (1263:1410:1560)(1325:1470:1618))
          (PORT SR (4787:5130:5476)(5046:5357:5673))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x97y27
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (585:666:747)(566:635:704))
          (PORT IN4 (421:477:535)(400:447:496))
          (PORT IN5 (1023:1156:1292)(1025:1147:1271))
          (PORT IN6 (1508:1702:1901)(1600:1795:1997))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN4 OUT (361:361:363)(290:297:305))  // in 4 out 1
          (IOPATH IN5 OUT (333:356:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a104_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1332:1421:1513)(1372:1455:1539))
          (PORT EN (1127:1256:1388)(1181:1314:1449))
          (PORT SR (5196:5561:5933)(5468:5798:6134))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x95y25
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1297:1482:1671)(1356:1533:1715))
          (PORT IN2 (967:1092:1221)(992:1107:1226))
          (PORT IN5 (998:1142:1287)(1006:1133:1261))
          (PORT IN6 (1046:1196:1347)(1063:1202:1343))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a105_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1629:1772:1918)(1694:1823:1956))
          (PORT EN (596:658:721)(576:629:683))
          (PORT SR (5228:5597:5973)(5491:5824:6164))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x89y8
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a106_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1088:1192:1299)(1106:1200:1295))
          (PORT IN2 (753:864:978)(762:871:982))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/D    Pos: x104y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a107_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (759:861:964)(779:871:965))
          (PORT IN2 (922:1058:1197)(942:1063:1186))
          (PORT IN3 (1487:1690:1897)(1479:1657:1841))
          (PORT IN4 (1417:1627:1840)(1470:1665:1866))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a107_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1010:1086:1165)(1028:1093:1160))
          (PORT EN (1753:1959:2171)(1821:2025:2233))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x98y22
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1474:1653:1839)(1511:1684:1860))
          (PORT IN3 (580:657:737)(564:626:690))
          (PORT IN5 (411:472:534)(391:444:498))
          (PORT IN7 (1040:1180:1323)(1047:1174:1306))
          (PORT IN8 (1247:1415:1587)(1302:1462:1626))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a108_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1023:1097:1173)(1034:1098:1164))
          (PORT EN (953:1094:1238)(953:1074:1198))
          (PORT SR (4880:5229:5584)(5125:5438:5757))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x101y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1020:1149:1280)(1012:1123:1238))
          (PORT IN8 (915:1030:1149)(922:1034:1147))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a110_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1236:1408:1584)(1280:1443:1609))
          (PORT IN3 (766:878:992)(756:850:947))
          (PORT IN4 (559:637:718)(542:612:684))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x98y14
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1329:1472:1619)(1343:1473:1606))
          (PORT IN8 (408:470:532)(390:441:493))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a111_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (945:1075:1208)(977:1095:1216))
          (PORT IN3 (1049:1176:1306)(1095:1211:1329))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x97y18
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (931:1061:1193)(967:1099:1233))
          (PORT IN6 (847:947:1048)(873:964:1056))
          (PORT IN7 (581:662:744)(576:651:727))
          (PORT IN8 (715:817:922)(718:809:902))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x99y16
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (968:1086:1208)(1026:1145:1265))
          (PORT IN6 (1448:1593:1741)(1496:1630:1767))
          (PORT IN7 (1307:1459:1613)(1343:1486:1632))
          (PORT IN8 (941:1055:1172)(973:1078:1184))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a114_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (772:866:963)(807:897:988))
          (PORT IN2 (1640:1809:1982)(1712:1874:2039))
          (PORT IN3 (1505:1682:1862)(1563:1735:1910))
          (PORT IN4 (1134:1272:1414)(1190:1324:1460))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x101y20
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (763:871:980)(781:878:976))
          (PORT IN7 (2110:2354:2605)(2247:2478:2717))
          (PORT IN8 (1178:1348:1524)(1201:1361:1523))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x95y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (778:884:992)(797:903:1010))
          (PORT IN6 (765:863:965)(786:879:975))
          (PORT IN7 (556:638:722)(535:604:674))
          (PORT IN8 (1651:1862:2077)(1715:1925:2139))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a117_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (586:667:750)(584:662:741))
          (PORT IN2 (949:1070:1196)(992:1112:1236))
          (PORT IN3 (749:855:964)(747:844:942))
          (PORT IN4 (1470:1658:1850)(1511:1694:1880))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x97y16
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a118_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (591:677:764)(567:638:710))
          (PORT IN4 (714:821:929)(722:824:929))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x100y18
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1313:1493:1676)(1358:1517:1678))
          (PORT IN8 (864:980:1098)(838:929:1022))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x100y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (594:677:762)(591:669:749))
          (PORT IN6 (385:448:512)(355:400:446))
          (PORT IN7 (781:878:978)(811:903:997))
          (PORT IN8 (378:436:496)(370:420:471))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x104y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1167:1309:1457)(1234:1376:1521))
          (PORT IN7 (1916:2132:2353)(1997:2207:2423))
          (PORT IN8 (1112:1245:1381)(1111:1230:1352))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x102y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (761:869:979)(779:876:973))
          (PORT IN6 (1285:1457:1631)(1283:1422:1566))
          (PORT IN7 (1300:1442:1589)(1308:1438:1571))
          (PORT IN8 (1230:1404:1581)(1239:1397:1559))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a123_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (614:686:758)(621:683:747))
          (PORT IN3 (574:663:753)(582:666:752))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x97y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (768:872:978)(802:906:1010))
          (PORT IN7 (862:967:1074)(848:939:1034))
          (PORT IN8 (1263:1429:1599)(1290:1442:1597))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x97y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (723:839:956)(716:812:910))
          (PORT IN7 (1299:1453:1609)(1300:1437:1576))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x96y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (950:1086:1225)(965:1090:1217))
          (PORT IN3 (1396:1583:1772)(1419:1591:1767))
          (PORT IN4 (1132:1277:1427)(1170:1317:1466))
          (PORT IN6 (558:642:728)(546:614:684))
          (PORT IN7 (1209:1368:1530)(1210:1350:1495))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x97y13
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (988:1111:1236)(1038:1160:1283))
          (PORT IN6 (916:1016:1119)(964:1055:1149))
          (PORT IN7 (1313:1467:1622)(1338:1482:1628))
          (PORT IN8 (1199:1380:1565)(1204:1360:1520))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a130_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (946:1075:1205)(942:1062:1185))
          (PORT IN3 (1400:1550:1705)(1416:1546:1679))
          (PORT IN4 (1206:1384:1566)(1243:1415:1591))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x98y18
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a133_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (737:848:960)(740:838:938))
          (PORT IN2 (584:660:738)(574:638:703))
          (PORT IN4 (751:859:970)(765:867:970))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x97y24
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (711:816:924)(724:817:913))
          (PORT IN8 (748:845:945)(751:843:936))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x105y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1091:1238:1388)(1092:1226:1363))
          (PORT IN6 (1869:2104:2346)(1961:2183:2410))
          (PORT IN7 (776:871:968)(793:882:973))
          (PORT IN8 (1722:1934:2150)(1766:1964:2167))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a136_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1040:1200:1363)(1041:1181:1324))
          (PORT IN4 (845:950:1057)(865:958:1054))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///OR/    Pos: x97y23
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a137_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1078:1224:1372)(1087:1219:1355))
          (PORT IN2 (936:1063:1194)(961:1077:1194))
          (PORT IN3 (1083:1232:1385)(1089:1225:1366))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4a////    Pos: x97y25
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (403:458:514)(372:415:459))
          (PORT IN5 (1321:1509:1702)(1360:1543:1730))
          (PORT IN7 (409:469:529)(378:425:474))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_OR////    Pos: x100y25
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1678:1873:2071)(1750:1940:2135))
          (PORT IN6 (927:1050:1176)(966:1090:1216))
          (PORT IN7 (752:861:971)(763:864:968))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x95y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1320:1517:1717)(1355:1542:1734))
          (PORT IN7 (1146:1297:1450)(1157:1301:1445))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR/D///    Pos: x97y19
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (714:818:923)(720:813:907))
          (PORT IN2 (925:1051:1180)(966:1085:1205))
          (PORT IN3 (784:898:1015)(794:906:1021))
          (PORT IN4 (594:664:737)(574:631:690))
          (PORT IN5 (1020:1158:1300)(1004:1126:1250))
          (PORT IN6 (965:1098:1235)(1002:1126:1252))
          (PORT IN7 (741:849:959)(735:826:919))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a141_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1003:1075:1149)(1022:1089:1157))
          (PORT EN (945:1065:1185)(956:1073:1193))
          (PORT SR (4391:4685:4987)(4624:4885:5152))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x99y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (743:849:958)(748:847:947))
          (PORT IN2 (1460:1605:1754)(1501:1638:1777))
          (PORT IN3 (1051:1185:1323)(1042:1159:1279))
          (PORT IN4 (1380:1583:1792)(1410:1599:1792))
          (PORT IN5 (745:856:970)(743:839:936))
          (PORT IN6 (1649:1862:2080)(1715:1918:2125))
          (PORT IN7 (935:1049:1167)(956:1064:1174))
          (PORT IN8 (1731:1942:2156)(1776:1975:2180))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND///ORAND/    Pos: x95y18
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (589:675:762)(575:647:720))
          (PORT IN6 (739:844:951)(734:830:927))
          (PORT IN7 (1399:1574:1754)(1478:1643:1811))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (561:643:727)(551:625:701))
          (PORT IN2 (746:853:963)(739:837:937))
          (PORT IN3 (1204:1355:1510)(1265:1402:1541))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///OR/    Pos: x99y23
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a146_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1121:1247:1374)(1133:1242:1355))
          (PORT IN2 (1361:1540:1723)(1438:1614:1792))
          (PORT IN3 (607:694:782)(607:690:775))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x98y16
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1147:1285:1427)(1153:1277:1402))
          (PORT IN7 (1697:1908:2123)(1754:1962:2175))
          (PORT IN8 (568:648:729)(585:663:743))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a147_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (577:667:758)(569:645:721))
          (PORT IN4 (743:837:932)(734:821:910))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND///ORAND/    Pos: x102y20
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1428:1595:1766)(1494:1652:1813))
          (PORT IN6 (828:931:1037)(813:897:985))
          (PORT IN7 (1145:1282:1421)(1154:1289:1426))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a148_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1101:1248:1398)(1161:1303:1448))
          (PORT IN2 (1291:1455:1624)(1354:1507:1664))
          (PORT IN3 (834:942:1053)(808:899:992))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x99y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (575:655:736)(585:662:740))
          (PORT IN6 (1339:1504:1671)(1411:1565:1723))
          (PORT IN7 (377:439:503)(370:425:482))
          (PORT IN8 (730:833:939)(744:836:930))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a150_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (384:440:497)(373:422:472))
          (PORT IN2 (1517:1705:1895)(1610:1791:1977))
          (PORT IN3 (565:651:739)(575:658:743))
          (PORT IN4 (914:1040:1169)(948:1067:1189))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x97y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a153_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (935:1053:1173)(984:1101:1221))
          (PORT IN4 (566:646:728)(558:632:707))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x95y24
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (986:1126:1269)(1000:1128:1259))
          (PORT IN6 (1968:2181:2401)(2020:2219:2424))
          (PORT IN7 (1434:1625:1822)(1433:1594:1760))
          (PORT IN8 (1059:1178:1300)(1112:1227:1345))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x102y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (790:899:1011)(815:923:1034))
          (PORT IN8 (1655:1857:2061)(1743:1934:2129))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///OR/    Pos: x102y17
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a156_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1091:1253:1418)(1137:1284:1435))
          (PORT IN4 (1568:1760:1956)(1582:1757:1937))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x101y18
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (376:429:484)(350:391:433))
          (PORT IN5 (383:442:501)(351:396:443))
          (PORT IN6 (1051:1182:1315)(1065:1179:1298))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x100y19
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (381:436:493)(377:426:476))
          (PORT IN2 (548:631:716)(550:629:709))
          (PORT IN4 (380:434:489)(351:392:434))
          (PORT IN5 (1317:1494:1675)(1399:1573:1750))
          (PORT IN6 (986:1117:1252)(1016:1139:1265))
          (PORT IN7 (572:653:735)(565:638:713))
          (PORT IN8 (378:433:490)(351:394:439))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a161_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (972:1042:1113)(995:1057:1120))
          (PORT EN (749:844:940)(753:843:935))
          (PORT SR (4511:4801:5101)(4745:5000:5261))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x100y14
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1054:1190:1329)(1031:1142:1256))
          (PORT IN2 (371:427:483)(343:386:430))
          (PORT IN3 (937:1073:1211)(942:1063:1188))
          (PORT IN4 (376:436:498)(352:399:448))
          (PORT IN5 (932:1069:1210)(937:1064:1193))
          (PORT IN6 (1145:1297:1451)(1185:1322:1460))
          (PORT IN7 (909:1041:1175)(924:1049:1177))
          (PORT IN8 (1051:1207:1364)(1055:1193:1333))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a164_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1087:1191:1297)(1102:1186:1272))
          (PORT EN (963:1070:1181)(978:1080:1186))
          (PORT SR (5632:6013:6403)(5905:6235:6573))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x101y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1111:1270:1433)(1138:1286:1436))
          (PORT IN8 (1244:1407:1573)(1265:1420:1580))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a167_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1091:1193:1296)(1104:1196:1289))
          (PORT EN (747:854:962)(734:823:915))
          (PORT SR (5067:5432:5807)(5325:5654:5991))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x108y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (709:799:889)(720:799:880))
          (PORT IN7 (1814:1993:2176)(1886:2056:2228))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND/D///    Pos: x109y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (742:858:977)(739:838:938))
          (PORT IN2 (611:683:756)(608:671:734))
          (PORT IN3 (1334:1527:1723)(1391:1573:1756))
          (PORT IN4 (920:1040:1163)(944:1065:1188))
          (PORT IN5 (1268:1445:1624)(1330:1495:1663))
          (PORT IN6 (702:811:922)(699:800:903))
          (PORT IN8 (949:1075:1203)(978:1101:1226))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a169_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1281:1400:1522)(1325:1439:1554))
          (PORT EN (580:652:725)(560:628:696))
          (PORT SR (5825:6242:6667)(6164:6530:6907))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x106y14
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (895:1026:1159)(913:1034:1157))
          (PORT IN6 (928:1047:1170)(985:1102:1222))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a171_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1699:1881:2069)(1741:1909:2082))
          (PORT IN2 (1432:1581:1733)(1447:1577:1710))
          (PORT IN3 (1068:1198:1331)(1131:1262:1394))
          (PORT IN4 (1322:1488:1659)(1362:1514:1669))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND///ORAND/    Pos: x100y17
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1373:1571:1771)(1395:1578:1765))
          (PORT IN6 (940:1043:1150)(936:1029:1126))
          (PORT IN7 (769:866:966)(795:887:982))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a173_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (554:631:711)(544:611:679))
          (PORT IN3 (576:649:724)(583:647:713))
          (PORT IN4 (917:1048:1181)(936:1059:1184))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x103y12
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (876:1010:1146)(886:1009:1135))
          (PORT IN3 (957:1090:1224)(990:1110:1234))
          (PORT IN4 (1716:1924:2136)(1798:1998:2202))
          (PORT IN6 (916:1057:1201)(929:1055:1183))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x102y24
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (582:673:766)(572:651:731))
          (PORT IN3 (868:979:1091)(848:943:1042))
          (PORT IN7 (897:1009:1126)(879:974:1072))
          (PORT IN8 (587:671:757)(590:672:755))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x104y21
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1249:1384:1523)(1300:1427:1558))
          (PORT IN3 (783:879:977)(793:883:974))
          (PORT IN5 (1658:1852:2047)(1687:1862:2040))
          (PORT IN6 (1674:1881:2092)(1764:1971:2182))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x103y16
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (704:811:920)(707:799:891))
          (PORT IN3 (1408:1554:1701)(1452:1588:1727))
          (PORT IN5 (593:686:781)(593:684:775))
          (PORT IN6 (1274:1447:1621)(1286:1446:1610))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x107y7
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (790:888:986)(822:915:1009))
          (PORT IN2 (1100:1256:1414)(1139:1276:1417))
          (PORT IN3 (1018:1167:1320)(1024:1161:1299))
          (PORT IN4 (1241:1393:1549)(1305:1449:1596))
          (PORT IN5 (1558:1749:1944)(1617:1794:1974))
          (PORT IN7 (1679:1884:2093)(1718:1908:2101))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a182_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1199:1332:1467)(1189:1306:1425))
          (PORT EN (744:848:952)(728:820:912))
          (PORT SR (5387:5753:6127)(5665:6005:6353))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND///ORAND/    Pos: x103y18
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (568:656:745)(580:665:750))
          (PORT IN6 (896:999:1105)(897:992:1090))
          (PORT IN7 (1193:1332:1473)(1218:1358:1501))
          (PORT IN8 (1575:1766:1962)(1596:1771:1951))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a186_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (383:447:512)(375:432:489))
          (PORT IN2 (1303:1462:1626)(1366:1505:1649))
          (PORT IN3 (781:890:1000)(801:901:1004))
          (PORT IN4 (1391:1559:1731)(1390:1538:1691))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x100y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a187_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (883:979:1078)(914:1003:1093))
          (PORT IN2 (1016:1161:1310)(1033:1173:1315))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x101y10
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (383:442:501)(351:396:443))
          (PORT IN7 (1333:1493:1656)(1376:1524:1677))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x104y20
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (409:472:536)(388:443:498))
          (PORT IN6 (577:655:733)(559:624:690))
          (PORT IN7 (1077:1223:1371)(1079:1214:1351))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR/D///    Pos: x110y11
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (600:677:756)(610:678:747))
          (PORT IN3 (1425:1587:1752)(1495:1649:1805))
          (PORT IN4 (899:1008:1122)(914:1016:1121))
          (PORT IN5 (1611:1801:1996)(1672:1850:2033))
          (PORT IN8 (724:831:940)(738:833:932))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a192_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1413:1540:1669)(1430:1544:1661))
          (PORT EN (719:817:917)(704:791:879))
          (PORT SR (6029:6471:6921)(6376:6769:7173))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x110y15
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1022:1152:1284)(1019:1134:1251))
          (PORT IN2 (1353:1516:1683)(1394:1544:1696))
          (PORT IN3 (1861:2054:2249)(1922:2104:2289))
          (PORT IN4 (767:856:947)(784:859:937))
          (PORT IN5 (973:1108:1245)(984:1112:1240))
          (PORT IN6 (1029:1166:1308)(1010:1121:1236))
          (PORT IN7 (559:640:721)(543:613:685))
          (PORT IN8 (1235:1386:1541)(1265:1406:1551))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a199_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1451:1576:1703)(1464:1573:1685))
          (PORT EN (1448:1643:1840)(1477:1662:1850))
          (PORT SR (6204:6672:7150)(6556:6968:7391))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x100y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a202_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1967:2204:2447)(2040:2274:2517))
          (PORT IN3 (892:997:1104)(904:1000:1098))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x102y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a203_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (568:653:738)(552:621:693))
          (PORT IN7 (1398:1560:1726)(1480:1634:1792))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x110y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a205_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1327:1468:1613)(1347:1476:1607))
          (PORT IN4 (1409:1586:1767)(1473:1644:1818))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x102y18
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a206_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (574:655:737)(571:644:719))
          (PORT IN3 (1089:1242:1399)(1134:1277:1426))
          (PORT IN4 (1365:1554:1748)(1369:1534:1703))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x108y10
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (778:873:969)(789:879:970))
          (PORT IN3 (1152:1321:1492)(1190:1344:1498))
          (PORT IN4 (1087:1230:1376)(1127:1274:1423))
          (PORT IN5 (919:1026:1135)(922:1018:1118))
          (PORT IN6 (875:1009:1145)(889:1019:1152))
          (PORT IN7 (922:1055:1191)(932:1056:1184))
          (PORT IN8 (1118:1268:1420)(1160:1311:1465))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a208_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1054:1154)(968:1052:1139))
          (PORT EN (757:853:951)(749:844:939))
          (PORT SR (5646:6040:6441)(5960:6299:6649))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x103y7
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a210_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1102:1250:1400)(1151:1291:1435))
          (PORT IN2 (559:648:739)(552:627:704))
          (PORT IN3 (798:914:1033)(790:896:1003))
          (PORT IN4 (1466:1656:1850)(1516:1703:1894))
          (PORT IN5 (1367:1528:1691)(1431:1582:1737))
          (PORT IN7 (1533:1712:1894)(1558:1727:1898))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a210_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1223:1360:1502)(1215:1333:1454))
          (PORT EN (1271:1432:1597)(1299:1448:1600))
          (PORT SR (5111:5435:5766)(5361:5641:5928))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x109y10
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (778:879:983)(798:893:989))
          (PORT IN3 (1248:1386:1527)(1296:1423:1551))
          (PORT IN4 (551:638:727)(547:620:695))
          (PORT IN7 (1411:1603:1799)(1441:1619:1797))
          (PORT IN8 (545:629:714)(537:606:678))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a212_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1246:1376:1507)(1294:1415:1538))
          (PORT EN (894:1017:1142)(894:1007:1122))
          (PORT SR (5847:6265:6691)(6176:6542:6918))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x108y16
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1044:1180:1319)(1061:1185:1310))
          (PORT IN2 (1235:1398:1565)(1258:1405:1556))
          (PORT IN3 (1419:1568:1719)(1441:1573:1710))
          (PORT IN4 (931:1053:1179)(958:1076:1196))
          (PORT IN5 (405:466:528)(391:445:500))
          (PORT IN6 (1051:1185:1322)(1051:1170:1292))
          (PORT IN7 (603:680:759)(586:651:718))
          (PORT IN8 (935:1085:1237)(931:1061:1193))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a214_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (947:1022:1098)(956:1020:1087))
          (PORT EN (977:1118:1260)(990:1113:1239))
          (PORT SR (6075:6505:6942)(6417:6787:7168))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ICOMP////D    Pos: x89y23
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a216_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (393:450:508)(384:435:486))
          (PORT IN2 (959:1080:1203)(993:1109:1228))
          (PORT IN3 (386:442:498)(376:425:476))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a216_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (991:1064:1138)(1004:1067:1133))
          (PORT EN (1581:1776:1975)(1604:1792:1985))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x96y25
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1308:1480:1655)(1324:1478:1634))
          (PORT IN7 (1582:1790:1999)(1621:1813:2011))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x90y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a219_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (932:1066:1201)(953:1075:1198))
          (PORT IN2 (537:611:686)(532:599:669))
          (PORT IN3 (762:866:971)(783:889:996))
          (PORT IN4 (888:1022:1158)(896:1018:1142))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x91y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a220_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (766:874:984)(785:889:994))
          (PORT IN6 (914:1054:1198)(936:1066:1198))
          (PORT IN7 (376:433:491)(354:398:444))
          (PORT IN8 (552:634:718)(554:630:707))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/D    Pos: x94y11
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a221_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4762:5166:5580)(5028:5397:5777))
          (PORT IN2 (775:870:967)(811:901:991))
          (PORT IN3 (569:653:738)(581:659:738))
          (PORT IN4 (559:643:728)(553:624:696))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a221_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1413:1540:1669)(1430:1544:1661))
          (PORT SR (5667:6071:6483)(5986:6350:6724))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x94y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a224_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (776:888:1002)(773:871:971))
          (PORT IN4 (825:948:1072)(826:938:1052))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND/D///    Pos: x98y23
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (804:917:1031)(804:906:1012))
          (PORT IN6 (1535:1721:1914)(1583:1769:1961))
          (PORT IN8 (1491:1680:1874)(1523:1705:1892))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a225_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1195:1295:1397)(1203:1284:1369))
          (PORT SR (4680:5006:5336)(4912:5198:5489))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR////DST    Pos: x103y10
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a226_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1381:1562:1748)(1465:1643:1822))
          (PORT IN7 (1005:1127:1253)(1043:1160:1280))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a226_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1419:1541:1666)(1444:1553:1666))
          (PORT EN (1106:1235:1367)(1121:1245:1373))
          (PORT SR (5793:6195:6604)(6091:6452:6823))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x102y13
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (713:817:924)(701:792:886))
          (PORT IN4 (1649:1853:2061)(1697:1897:2103))
          (PORT IN5 (785:878:975)(808:895:984))
          (PORT IN6 (970:1080:1192)(978:1083:1190))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x100y13
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1527:1720:1917)(1625:1820:2018))
          (PORT IN3 (1079:1235:1396)(1103:1252:1405))
          (PORT IN4 (596:691:788)(569:643:719))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x110y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1659:1831:2006)(1708:1869:2034))
          (PORT IN2 (1184:1351:1520)(1162:1295:1431))
          (PORT IN3 (1218:1392:1571)(1232:1389:1546))
          (PORT IN4 (1295:1450:1609)(1334:1483:1633))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x101y25
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a231_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1220:1374:1532)(1271:1412:1556))
          (PORT IN2 (1243:1415:1589)(1285:1440:1599))
          (PORT IN3 (5285:5684:6091)(5576:5946:6322))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x109y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a232_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1407:1569:1733)(1485:1640:1798))
          (PORT IN6 (1522:1735:1951)(1534:1721:1912))
          (PORT IN7 (559:641:724)(565:637:710))
          (PORT IN8 (1295:1450:1607)(1334:1479:1628))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x102y23
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1529:1729:1933)(1548:1728:1915))
          (PORT IN7 (372:431:491)(345:393:441))
          (PORT IN8 (1312:1455:1602)(1336:1467:1602))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a234_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1526:1651:1778)(1544:1653:1765))
          (PORT SR (4713:5018:5331)(4939:5206:5478))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/DST    Pos: x94y19
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a235_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (567:652:739)(565:639:714))
          (PORT IN2 (752:849:949)(753:846:942))
          (PORT IN3 (360:411:463)(332:372:413))
          (PORT IN4 (1280:1453:1628)(1349:1517:1687))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a235_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1428:1561:1694)(1443:1557:1675))
          (PORT SR (4490:4810:5141)(4722:5000:5286))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x106y24
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a236_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (779:881:984)(784:881:978))
          (PORT IN2 (858:970:1085)(835:927:1021))
          (PORT IN3 (597:682:769)(588:666:745))
          (PORT IN4 (926:1044:1164)(922:1033:1145))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND/DST///    Pos: x93y16
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4590:4979:5376)(4890:5247:5616))
          (PORT IN6 (408:465:522)(391:439:488))
          (PORT IN7 (900:1011:1125)(880:975:1073))
          (PORT IN8 (974:1096:1219)(1010:1126:1245))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a237_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1075:1170:1268)(1088:1173:1259))
          (PORT SR (4914:5241:5573)(5208:5496:5792))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x107y22
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a238_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4119:4456:4801)(4347:4640:4943))
          (PORT IN6 (556:641:728)(538:611:684))
          (PORT IN7 (579:656:733)(557:622:687))
          (PORT IN8 (759:873:990)(749:843:940))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a238_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1187:1290:1395)(1203:1285:1370))
          (PORT SR (4937:5287:5644)(5222:5527:5839))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x109y23
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a240_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1159:1332:1507)(1169:1321:1475))
          (PORT IN3 (1590:1814:2043)(1646:1863:2082))
          (PORT IN4 (1239:1407:1579)(1289:1452:1619))
          (PORT IN8 (1260:1438:1619)(1309:1484:1661))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x105y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a242_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (951:1077:1204)(966:1090:1214))
          (PORT IN2 (1029:1164:1302)(1016:1134:1255))
          (PORT IN3 (1118:1249:1384)(1099:1209:1321))
          (PORT IN4 (1181:1318:1458)(1185:1307:1431))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x108y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a245_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1354:1529:1707)(1414:1575:1741))
          (PORT IN2 (1480:1701:1926)(1506:1703:1903))
          (PORT IN3 (1040:1185:1335)(1050:1182:1317))
          (PORT IN4 (1101:1238:1376)(1121:1247:1373))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x106y17
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1475:1642:1816)(1518:1681:1848))
          (PORT IN2 (1426:1596:1771)(1464:1626:1792))
          (PORT IN3 (6349:6818:7297)(6693:7141:7597))
          (PORT IN5 (1265:1427:1592)(1276:1417:1563))
          (PORT IN6 (1619:1813:2012)(1679:1870:2065))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x105y25
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (805:918:1032)(804:908:1015))
          (PORT IN6 (928:1047:1169)(947:1061:1178))
          (PORT IN7 (769:873:979)(774:869:967))
          (PORT IN8 (1163:1296:1432)(1194:1323:1458))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x106y20
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1070:1195:1324)(1062:1171:1283))
          (PORT IN4 (4308:4665:5028)(4538:4870:5210))
          (PORT IN5 (783:895:1009)(823:936:1050))
          (PORT IN6 (929:1068:1211)(938:1070:1203))
          (PORT IN7 (388:441:495)(361:403:446))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND/DST///    Pos: x103y22
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4107:4424:4750)(4315:4610:4913))
          (PORT IN6 (383:439:496)(371:418:465))
          (PORT IN7 (758:862:969)(753:850:949))
          (PORT IN8 (1055:1190:1328)(1054:1176:1302))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a258_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1485:1610:1739)(1504:1618:1734))
          (PORT SR (5030:5380:5737)(5298:5632:5970))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x95y22
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1437:1617:1800)(1483:1654:1829))
          (PORT IN2 (908:1031:1157)(917:1032:1148))
          (PORT IN3 (1112:1256:1404)(1140:1274:1412))
          (PORT IN4 (1075:1220:1369)(1085:1215:1348))
          (PORT IN5 (363:422:482)(340:388:437))
          (PORT IN6 (1091:1237:1387)(1122:1266:1412))
          (PORT IN7 (1369:1544:1725)(1409:1570:1734))
          (PORT IN8 (878:1012:1150)(907:1030:1156))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x97y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a262_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1783:2003:2228)(1839:2061:2291))
          (PORT IN4 (404:464:526)(396:450:504))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x105y10
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1431:1600:1771)(1518:1684:1854))
          (PORT IN5 (944:1070:1198)(943:1059:1177))
          (PORT IN6 (745:840:937)(750:836:924))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////DST    Pos: x108y8
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (939:1064:1190)(958:1075:1195))
          (PORT IN3 (1708:1922:2143)(1717:1910:2108))
          (PORT IN4 (1835:2047:2265)(1900:2103:2310))
          (PORT IN7 (1373:1556:1741)(1436:1602:1770))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a266_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:892:967)(826:890:956))
          (PORT EN (950:1075:1203)(954:1070:1188))
          (PORT SR (5579:5969:6368)(5880:6248:6624))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x107y8
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1242:1386:1532)(1297:1430:1567))
          (PORT IN5 (929:1069:1210)(941:1068:1196))
          (PORT IN6 (943:1055:1167)(979:1079:1181))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x101y31
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a268_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (734:849:966)(748:853:962))
          (PORT IN6 (705:813:923)(697:791:887))
          (PORT IN7 (4685:4994:5308)(4931:5204:5484))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x99y25
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a269_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1092:1244:1400)(1094:1229:1368))
          (PORT IN4 (1555:1762:1972)(1609:1819:2034))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x102y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a270_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (603:687:773)(605:683:764))
          (PORT IN6 (1407:1581:1761)(1438:1614:1793))
          (PORT IN7 (1214:1387:1563)(1258:1428:1603))
          (PORT IN8 (378:435:494)(348:393:438))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x101y22
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1771:1959:2152)(1858:2040:2227))
          (PORT IN3 (945:1060:1177)(970:1078:1189))
          (PORT IN4 (767:870:974)(774:858:944))
          (PORT IN5 (1486:1687:1892)(1484:1667:1854))
          (PORT IN6 (1325:1488:1655)(1351:1498:1648))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x105y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a272_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (576:661:747)(588:668:749))
          (PORT IN4 (1206:1374:1545)(1246:1409:1575))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x107y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (405:467:531)(402:455:510))
          (PORT IN6 (1037:1171:1308)(1051:1174:1300))
          (PORT IN7 (567:646:728)(560:629:699))
          (PORT IN8 (1054:1194:1336)(1044:1168:1293))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x89y8
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1239:1392:1546)(1289:1426:1566))
          (PORT IN8 (1857:2099:2344)(1937:2173:2415))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x101y11
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1101:1245:1392)(1122:1261:1402))
          (PORT IN5 (1042:1190:1341)(1046:1182:1320))
          (PORT IN6 (1031:1175:1323)(1044:1173:1305))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x99y15
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a279_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (612:695:779)(601:678:757))
          (PORT IN5 (590:674:759)(594:674:756))
          (PORT IN6 (951:1071:1193)(969:1079:1191))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////DST    Pos: x106y22
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a280_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1498:1674:1854)(1578:1754:1934))
          (PORT IN3 (909:1043:1179)(916:1036:1157))
          (PORT IN4 (2255:2480:2710)(2340:2549:2763))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a280_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1023:1097:1173)(1034:1098:1164))
          (PORT EN (2039:2261:2489)(2137:2362:2594))
          (PORT SR (5186:5561:5944)(5455:5810:6172))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x89y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a281_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (747:857:971)(753:851:950))
          (PORT IN6 (582:656:731)(584:645:707))
          (PORT IN7 (576:658:742)(566:640:716))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x89y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a282_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (572:660:749)(551:619:689))
          (PORT IN6 (393:455:518)(374:422:472))
          (PORT IN7 (568:652:738)(565:645:725))
          (PORT IN8 (1274:1444:1615)(1328:1485:1646))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x89y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (384:442:501)(360:404:449))
          (PORT IN6 (567:642:718)(559:621:686))
          (PORT IN7 (727:842:959)(752:850:952))
          (PORT IN8 (1017:1166:1319)(1036:1170:1309))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x89y24
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (374:429:486)(353:398:444))
          (PORT IN6 (1237:1398:1561)(1268:1422:1579))
          (PORT IN7 (756:853:951)(793:886:980))
          (PORT IN8 (1767:1958:2153)(1841:2017:2197))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x89y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a285_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (587:662:739)(582:642:704))
          (PORT IN6 (380:434:488)(359:403:447))
          (PORT IN7 (551:628:705)(573:646:722))
          (PORT IN8 (791:885:979)(786:862:941))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x90y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a286_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (744:854:965)(746:840:935))
          (PORT IN6 (353:404:456)(326:366:408))
          (PORT IN7 (577:658:739)(577:655:734))
          (PORT IN8 (707:818:931)(694:788:884))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x90y24
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1075:1224:1377)(1116:1259:1403))
          (PORT IN6 (749:848:948)(763:855:949))
          (PORT IN7 (918:1049:1182)(964:1088:1214))
          (PORT IN8 (1374:1553:1737)(1404:1565:1732))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x108y19
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a288_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1075:1197:1324)(1080:1189:1301))
          (PORT IN3 (1423:1615:1813)(1447:1622:1802))
          (PORT IN4 (1614:1802:1993)(1661:1844:2031))
          (PORT IN6 (1687:1922:2161)(1712:1925:2143))
          (PORT IN8 (1467:1645:1826)(1520:1692:1869))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a288_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (972:1042:1113)(995:1057:1120))
          (PORT SR (6527:7019:7522)(6894:7368:7850))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x89y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (393:452:512)(370:414:460))
          (PORT IN6 (392:448:504)(369:414:460))
          (PORT IN7 (575:654:734)(598:675:753))
          (PORT IN8 (950:1065:1182)(970:1073:1179))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x99y13
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1438:1621:1808)(1451:1614:1780))
          (PORT IN6 (774:879:987)(800:900:1001))
          (PORT IN7 (821:925:1032)(837:936:1037))
          (PORT IN8 (418:479:542)(404:457:512))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x95y26
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a295_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1300:1479:1660)(1315:1482:1653))
          (PORT IN3 (757:860:965)(768:862:957))
          (PORT IN5 (1359:1537:1720)(1406:1572:1742))
          (PORT IN6 (1489:1697:1907)(1572:1788:2007))
          (PORT IN8 (1597:1783:1972)(1649:1823:2002))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a295_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1788:1927:2070)(1837:1960:2087))
          (PORT EN (1956:2197:2444)(2053:2289:2529))
          (PORT SR (5234:5663:6100)(5507:5894:6290))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x97y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a296_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (583:655:728)(574:634:695))
          (PORT IN2 (1324:1496:1673)(1384:1544:1708))
          (PORT IN3 (944:1076:1209)(968:1086:1208))
          (PORT IN4 (1311:1468:1628)(1372:1522:1676))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x107y12
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a297_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1124:1260:1400)(1180:1306:1436))
          (PORT IN5 (1504:1693:1886)(1550:1726:1905))
          (PORT IN6 (753:848:944)(766:852:940))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x107y19
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a299_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1608:1803:2003)(1666:1849:2037))
          (PORT IN8 (1600:1800:2001)(1641:1834:2032))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a299_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1290:1451:1614)(1321:1473:1628))
          (PORT IN6 (1608:1803:2003)(1666:1849:2037))
          (PORT IN8 (1600:1800:2001)(1641:1834:2032))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2/D//ADDF2/    Pos: x92y18
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a303_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1596:1785:1979)(1629:1818:2009))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a303_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1523:1650:1779)(1544:1657:1774))
          (PORT SR (4528:4853:5189)(4768:5061:5360))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a303_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1332:1515:1699)(1394:1569:1747))
          (PORT IN8 (1596:1785:1979)(1629:1818:2009))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x92y19
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a305_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (388:444:502)(376:426:477))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a305_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (972:1042:1113)(995:1057:1120))
          (PORT SR (4330:4628:4937)(4565:4828:5097))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a305_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:865:978)(777:886:998))
          (PORT IN7 (388:444:502)(376:426:477))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x92y20
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a307_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1210:1384:1561)(1260:1429:1601))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a307_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1057:1131)(1008:1072:1137))
          (PORT SR (4714:5044:5383)(4970:5276:5590))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a307_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1815:2057:2301)(1900:2139:2385))
          (PORT IN8 (1210:1384:1561)(1260:1429:1601))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x92y21
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (384:441:498)(355:399:444))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a309_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1148:1250:1353)(1169:1250:1335))
          (PORT SR (4876:5228:5590)(5159:5491:5831))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a309_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (763:857:955)(795:884:976))
          (PORT IN7 (384:441:498)(355:399:444))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x92y22
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1231:1390:1554)(1264:1413:1566))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a311_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1160:1264:1369)(1179:1262:1348))
          (PORT SR (4583:4897:5216)(4834:5114:5399))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a311_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (377:433:490)(347:392:438))
          (PORT IN8 (1231:1390:1554)(1264:1413:1566))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x92y13
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a312_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (887:1017:1150)(902:1022:1142))
          (PORT IN7 (384:441:498)(355:399:444))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a312_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1075:1177:1281)(1092:1174:1259))
          (PORT SR (5232:5606:5985)(5531:5863:6206))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a312_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1210:1364:1520)(1237:1376:1519))
          (PORT IN5 (887:1017:1150)(902:1022:1142))
          (PORT IN7 (384:441:498)(355:399:444))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x92y23
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a314_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (388:445:503)(377:425:473))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a314_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (999:1071:1144)(1017:1079:1143))
          (PORT SR (4398:4686:4980)(4642:4892:5147))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a314_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1101:1233:1367)(1115:1241:1372))
          (PORT IN7 (388:445:503)(377:425:473))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x92y24
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1622:1813:2007)(1654:1835:2020))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a316_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1022:1097:1173)(1036:1100:1167))
          (PORT SR (4710:5069:5434)(4947:5266:5590))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a316_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (892:1016:1144)(920:1034:1150))
          (PORT IN8 (1622:1813:2007)(1654:1835:2020))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x92y25
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (372:424:477)(342:384:428))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a318_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1163:1262:1362)(1178:1262:1350))
          (PORT SR (4889:5266:5649)(5146:5489:5838))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a318_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1037:1177:1320)(1058:1195:1335))
          (PORT IN7 (372:424:477)(342:384:428))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF/D///    Pos: x92y26
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a320_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1547:1743:1942)(1581:1778:1979))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a320_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1159:1259:1360)(1178:1262:1350))
          (PORT SR (4895:5235:5582)(5157:5454:5760))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/    Pos: x92y14
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1245:1419:1599)(1288:1457:1631))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a322_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1087:1191:1297)(1102:1186:1272))
          (PORT SR (4907:5236:5568)(5185:5474:5771))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a322_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (730:826:923)(762:851:941))
          (PORT IN8 (1245:1419:1599)(1288:1457:1631))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x92y15
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a324_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (388:445:503)(377:425:473))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a324_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (924:996:1069)(937:999:1063))
          (PORT SR (4722:5025:5332)(4993:5252:5519))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a324_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (564:636:708)(577:640:705))
          (PORT IN7 (388:445:503)(377:425:473))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x92y16
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a326_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1295:1469:1646)(1374:1544:1719))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a326_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (947:1022:1098)(956:1020:1087))
          (PORT SR (5116:5465:5820)(5393:5713:6042))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a326_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (737:848:961)(737:835:934))
          (PORT IN8 (1295:1469:1646)(1374:1544:1719))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x92y17
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a328_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (372:424:477)(342:384:428))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a328_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1452:1574:1699)(1459:1566:1675))
          (PORT SR (4846:5215:5595)(5109:5443:5785))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a328_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1394:1567:1745)(1395:1547:1702))
          (PORT IN7 (372:424:477)(342:384:428))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x90y17
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a330_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (882:999:1118)(908:1020:1135))
          (PORT IN8 (891:1018:1150)(906:1027:1150))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a330_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1533:1728:1928)(1568:1755:1945))
          (PORT IN6 (882:999:1118)(908:1020:1135))
          (PORT IN8 (891:1018:1150)(906:1027:1150))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x90y12
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (396:454:513)(377:422:468))
          (PORT IN8 (370:432:495)(347:397:447))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a333_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (561:638:717)(583:660:737))
          (PORT IN5 (396:454:513)(377:422:468))
          (PORT IN8 (370:432:495)(347:397:447))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x90y13
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (715:820:927)(730:825:922))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a335_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (944:1076:1211)(963:1089:1219))
          (PORT IN8 (715:820:927)(730:825:922))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x90y14
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (774:865:958)(777:867:959))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:487:528)(448:493:539))  // in 3 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x103y29
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1071:1207:1346)(1067:1186:1308))
          (PORT IN7 (953:1070:1190)(960:1067:1177))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a339_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (860:985:1112)(868:986:1106))
          (PORT IN6 (1071:1207:1346)(1067:1186:1308))
          (PORT IN7 (953:1070:1190)(960:1067:1177))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x103y30
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (601:685:771)(603:680:760))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (509:535:562)(492:530:568))  // in 1 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2/D//ADDF2/    Pos: x108y29
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a344_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (384:441:498)(355:399:444))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a344_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1368:1485:1604)(1403:1497:1595))
          (PORT EN (923:1028:1135)(921:1018:1117))
          (PORT SR (5440:5854:6274)(5788:6159:6538))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (521:600:681)(520:589:659))
          (PORT IN7 (384:441:498)(355:399:444))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x108y30
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a346_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1592:1789:1989)(1632:1822:2016))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a346_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1380:1499:1620)(1413:1509:1608))
          (PORT EN (550:610:671)(522:570:620))
          (PORT SR (5442:5855:6273)(5788:6160:6542))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a346_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (568:650:733)(575:651:727))
          (PORT IN8 (1592:1789:1989)(1632:1822:2016))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2/D//ADDF2/    Pos: x108y24
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1047:1185:1328)(1039:1160:1282))
          (PORT IN8 (1267:1444:1623)(1328:1500:1675))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a348_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1022:1097:1173)(1036:1100:1167))
          (PORT EN (1276:1426:1577)(1316:1452:1590))
          (PORT SR (5190:5564:5947)(5467:5822:6184))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a348_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (768:889:1012)(771:869:969))
          (PORT IN6 (1047:1185:1328)(1039:1160:1282))
          (PORT IN8 (1267:1444:1623)(1328:1500:1675))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x108y25
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (372:424:477)(342:384:428))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a350_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1163:1262:1362)(1178:1262:1350))
          (PORT EN (1264:1406:1550)(1305:1433:1563))
          (PORT SR (5363:5762:6169)(5664:6047:6437))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a350_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (763:852:944)(773:849:926))
          (PORT IN7 (372:424:477)(342:384:428))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x108y26
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1519:1709:1903)(1556:1748:1942))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a352_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1159:1259:1360)(1178:1262:1350))
          (PORT EN (1152:1292:1435)(1166:1290:1418))
          (PORT SR (5273:5673:6079)(5593:5952:6320))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a352_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (893:1025:1159)(917:1042:1170))
          (PORT IN8 (1519:1709:1903)(1556:1748:1942))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x108y27
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (560:642:726)(557:632:709))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a354_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1192:1277:1364)(1229:1304:1380))
          (PORT EN (1206:1372:1539)(1208:1358:1511))
          (PORT SR (5399:5820:6248)(5730:6105:6490))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a354_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (551:632:715)(550:621:693))
          (PORT IN7 (560:642:726)(557:632:709))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x108y28
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1220:1390:1565)(1286:1453:1624))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a356_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1205:1292:1382)(1242:1319:1397))
          (PORT EN (1110:1241:1375)(1124:1251:1380))
          (PORT SR (5413:5834:6261)(5740:6115:6500))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a356_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1048:1188:1331)(1060:1186:1314))
          (PORT IN8 (1220:1390:1565)(1286:1453:1624))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x91y15
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (924:1058:1193)(948:1075:1203))
          (PORT IN7 (801:904:1009)(800:890:983))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a358_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (791:901:1012)(787:883:982))
          (PORT IN6 (924:1058:1193)(948:1075:1203))
          (PORT IN7 (801:904:1009)(800:890:983))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x91y16
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a360_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1129:1254:1383)(1171:1291:1414))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (509:535:562)(492:530:568))  // in 1 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x98y10
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1064:1198:1333)(1086:1215:1346))
          (PORT IN8 (907:1034:1162)(931:1048:1169))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a362_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (413:474:536)(391:445:500))
          (PORT IN5 (1064:1198:1333)(1086:1215:1346))
          (PORT IN8 (907:1034:1162)(931:1048:1169))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x98y11
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (729:838:949)(735:839:944))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_AND/D///    Pos: x90y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (762:873:985)(799:905:1014))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a366_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1376:1505:1639)(1382:1488:1598))
          (PORT EN (1575:1768:1966)(1636:1832:2030))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // GLBOUT    Pos: x0y0
  (CELL (CELLTYPE "GLBOUT")
    (INSTANCE _a367)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_BYP GLB0 (2436:2435:2435)(2395:2394:2393))
    )))
 // C_///AND/D    Pos: x90y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a368_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (927:1071:1217)(935:1059:1184))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a368_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1195:1295:1397)(1203:1284:1369))
          (PORT EN (1417:1590:1766)(1445:1604:1768))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x101y12
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (369:432:496)(347:395:444))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a370_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1073:1174:1276)(1090:1175:1262))
          (PORT EN (1096:1215:1336)(1116:1230:1347))
          (PORT SR (5567:5945:6332)(5829:6157:6492))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a370_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1869:2088:2310)(1965:2172:2385))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a370_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1073:1174:1276)(1090:1175:1262))
          (PORT EN (1096:1215:1336)(1116:1230:1347))
          (PORT SR (5567:5945:6332)(5829:6157:6492))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x106y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a374_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1407:1603:1802)(1431:1613:1801))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a374_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1372:1487:1606)(1391:1490:1592))
          (PORT EN (1791:2010:2230)(1829:2014:2203))
          (PORT SR (5429:5843:6263)(5768:6139:6519))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a374_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4823:5242:5671)(5076:5444:5821))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a374_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1372:1487:1606)(1391:1490:1592))
          (PORT EN (1791:2010:2230)(1829:2014:2203))
          (PORT SR (5429:5843:6263)(5768:6139:6519))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x108y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1218:1383:1552)(1224:1371:1523))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a375_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1057:1131)(1008:1072:1137))
          (PORT EN (1822:2043:2269)(1877:2083:2292))
          (PORT SR (6555:7048:7552)(6922:7396:7879))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a375_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1220:1389:1562)(1222:1372:1525))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a375_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1057:1131)(1008:1072:1137))
          (PORT EN (1822:2043:2269)(1877:2083:2292))
          (PORT SR (6555:7048:7552)(6922:7396:7879))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x106y25
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (529:613:698)(521:591:662))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a376_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1217:1308:1402)(1235:1313:1393))
          (PORT EN (1994:2200:2410)(2015:2194:2377))
          (PORT SR (5393:5814:6243)(5720:6095:6480))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a376_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (563:651:741)(556:629:704))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a376_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1217:1308:1402)(1235:1313:1393))
          (PORT EN (1994:2200:2410)(2015:2194:2377))
          (PORT SR (5393:5814:6243)(5720:6095:6480))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y24
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a378_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (560:645:732)(550:623:699))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a378_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1140:1234:1331)(1152:1235:1320))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a382_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1107:1283:1462)(1132:1287:1444))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a382_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1155:1254:1354)(1168:1256:1345))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x93y9
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a385_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1542:1737:1936)(1584:1764:1946))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a385_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1454:1577:1704)(1458:1569:1681))
          (PORT SR (5385:5761:6145)(5682:6034:6393))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a385_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1256:1418:1583)(1289:1441:1595))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a385_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1454:1577:1704)(1458:1569:1681))
          (PORT SR (5385:5761:6145)(5682:6034:6393))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y10
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (921:1061:1205)(936:1059:1184))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a387_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (905:982:1061)(925:994:1064))
          (PORT SR (5485:5865:6253)(5786:6123:6469))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x92y10
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a389_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (803:904:1007)(825:918:1014))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a389_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1461:1588:1718)(1480:1593:1710))
          (PORT SR (5404:5776:6155)(5719:6075:6439))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y12
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (921:1038:1156)(974:1090:1206))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a391_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1384:1507:1635)(1392:1498:1607))
          (PORT SR (5607:6030:6460)(5956:6342:6738))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x96y12
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1426:1600:1776)(1510:1678:1849))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a393_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (931:1003:1077)(947:1008:1072))
          (PORT SR (5640:6020:6406)(5929:6268:6616))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a395_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (970:1106:1244)(975:1104:1235))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a395_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (920:996:1073)(935:1001:1069))
          (PORT SR (4731:5036:5344)(4998:5258:5526))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a397_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (893:1011:1131)(874:975:1078))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a397_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1097:1199:1304)(1105:1194:1285))
          (PORT SR (4896:5252:5617)(5159:5494:5837))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a399_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1298:1471:1648)(1350:1515:1684))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a399_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1091:1193:1296)(1104:1196:1289))
          (PORT SR (5320:5695:6076)(5620:5968:6325))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a401_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (882:1000:1120)(852:945:1041))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a401_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1091:1193:1296)(1104:1196:1289))
          (PORT SR (5320:5695:6076)(5620:5968:6325))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (378:435:494)(347:393:440))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a403_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1141:1247:1354)(1161:1250:1340))
          (PORT SR (4901:5255:5619)(5179:5512:5854))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x94y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a405_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (987:1111:1238)(991:1106:1223))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a405_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1349:1472:1596)(1394:1508:1624))
          (PORT SR (5090:5469:5858)(5390:5751:6122))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x90y25
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a407_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1071:1208:1348)(1097:1227:1359))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a407_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1217:1308:1402)(1235:1313:1393))
          (PORT SR (4797:5127:5464)(5071:5384:5702))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x90y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a409_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (559:644:731)(547:623:700))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a409_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1023:1097:1173)(1034:1098:1164))
          (PORT SR (5082:5491:5906)(5347:5721:6101))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y14
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a430_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1289:1441:1595)(1314:1455:1600))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a430_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (925:1000:1076)(936:1001:1067))
          (PORT EN (1084:1214:1345)(1116:1243:1373))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x105y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1396:1563:1734)(1442:1599:1759))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a438_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1155:1254:1354)(1168:1256:1345))
          (PORT EN (1537:1707:1879)(1573:1734:1899))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a438_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (922:1039:1159)(956:1065:1177))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a438_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1155:1254:1354)(1168:1256:1345))
          (PORT EN (1537:1707:1879)(1573:1734:1899))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x105y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a442_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (897:1032:1170)(924:1052:1182))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a442_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1316:1408:1501)(1350:1431:1513))
          (PORT EN (935:1043:1153)(972:1075:1183))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a442_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (912:1048:1188)(935:1060:1187))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a442_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1316:1408:1501)(1350:1431:1513))
          (PORT EN (935:1043:1153)(972:1075:1183))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x106y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1080:1218:1360)(1131:1257:1386))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a443_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1015:1089:1165)(1027:1091:1156))
          (PORT EN (1291:1454:1621)(1357:1517:1679))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a443_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (714:822:930)(716:811:906))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a443_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1015:1089:1165)(1027:1091:1156))
          (PORT EN (1291:1454:1621)(1357:1517:1679))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x104y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a444_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1046:1183:1325)(1035:1152:1272))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a444_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1171:1277:1384)(1188:1275:1365))
          (PORT EN (805:905:1006)(807:901:998))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a444_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1408:1593:1784)(1421:1598:1780))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a444_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1171:1277:1384)(1188:1275:1365))
          (PORT EN (805:905:1006)(807:901:998))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x103y9
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a446_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (406:472:539)(392:450:510))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a446_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1260:1386:1514)(1301:1416:1535))
          (PORT EN (1447:1605:1767)(1482:1625:1771))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y9
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a447_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1460:1659:1863)(1505:1700:1899))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a447_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (931:1045:1160)(927:1026:1128))
          (PORT EN (1770:1968:2172)(1813:1995:2182))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x103y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a448_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (375:432:490)(350:393:438))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a448_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1437:1560:1687)(1462:1572:1686))
          (PORT EN (1105:1248:1395)(1105:1237:1371))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (691:798:906)(687:778:871))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a449_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1439:1555:1672)(1478:1578:1678))
          (PORT EN (1584:1764:1949)(1660:1840:2025))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1044:1168:1297)(1048:1150:1254))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a450_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1301:1393:1486)(1340:1421:1503))
          (PORT EN (1437:1582:1732)(1447:1568:1695))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x103y14
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (728:831:935)(737:836:936))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a451_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1259:1380:1504)(1305:1416:1531))
          (PORT EN (1384:1554:1730)(1364:1511:1661))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x102y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a452_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1101:1246:1395)(1091:1223:1359))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a452_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1833:1973:2117)(1874:2000:2129))
          (PORT EN (1763:1990:2225)(1800:2013:2231))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x102y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a453_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1153:1293:1437)(1209:1339:1474))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a453_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1704:1845:1988)(1774:1903:2036))
          (PORT EN (1803:1991:2187)(1860:2046:2236))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y10
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a454_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (570:655:742)(566:645:725))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a454_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (905:982:1061)(925:994:1064))
          (PORT EN (1603:1775:1950)(1680:1841:2005))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x102y10
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a455_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1088:1238:1391)(1100:1239:1381))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a455_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1249:1379:1512)(1298:1419:1542))
          (PORT EN (1429:1576:1726)(1492:1628:1767))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y16
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1062:1209:1361)(1106:1248:1393))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a456_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1138:1239:1343)(1147:1230:1316))
          (PORT EN (944:1062:1184)(934:1032:1133))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x104y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1039:1176:1315)(1030:1149:1273))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a457_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1332:1421:1514)(1373:1450:1530))
          (PORT EN (1488:1654:1823)(1521:1673:1828))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x101y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a458_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (738:855:973)(728:832:939))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a458_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1285:1378:1473)(1327:1411:1495))
          (PORT EN (1407:1560:1717)(1422:1559:1700))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y13
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a459_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1570:1785:2005)(1655:1852:2054))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a459_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1075:1177:1281)(1092:1174:1259))
          (PORT EN (1278:1409:1543)(1334:1458:1586))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a460_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (921:1054:1189)(943:1062:1184))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a460_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1529:1655:1785)(1548:1660:1774))
          (PORT EN (1150:1281:1415)(1175:1305:1439))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a461_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (393:451:509)(372:417:463))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a461_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1669:1811:1957)(1736:1869:2005))
          (PORT EN (1100:1235:1371)(1126:1250:1380))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x105y13
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a462_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (890:1000:1112)(875:970:1068))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a462_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1487:1617:1750)(1502:1614:1728))
          (PORT EN (1415:1586:1760)(1448:1606:1768))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x104y12
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a463_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1466:1667:1871)(1521:1716:1914))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a463_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (931:1003:1077)(947:1008:1072))
          (PORT EN (1599:1796:1996)(1648:1835:2026))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a463_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (936:1060:1187)(980:1095:1214))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a463_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (931:1003:1077)(947:1008:1072))
          (PORT EN (1599:1796:1996)(1648:1835:2026))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a464_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1077:1224:1376)(1129:1271:1416))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a464_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (973:1045:1118)(984:1046:1111))
          (PORT EN (782:867:953)(764:831:900))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x105y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1026:1151:1281)(1019:1125:1235))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a465_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1326:1416:1508)(1359:1439:1521))
          (PORT EN (1463:1618:1776)(1488:1627:1769))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a465_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1014:1147:1283)(1021:1140:1263))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a465_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1326:1416:1508)(1359:1439:1521))
          (PORT EN (1463:1618:1776)(1488:1627:1769))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1297:1461:1630)(1384:1541:1702))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a466_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1506:1639:1775)(1509:1618:1731))
          (PORT EN (581:643:705)(550:599:649))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a468_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1130:1272:1417)(1129:1257:1388))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a468_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1505:1627:1753)(1524:1635:1748))
          (PORT EN (936:1039:1143)(934:1027:1122))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x105y9
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a470_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (923:1057:1194)(928:1053:1182))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a470_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (923:1035:1148)(915:1010:1108))
          (PORT EN (1967:2174:2386)(2016:2219:2426))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y9
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a471_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (904:1018:1135)(888:986:1087))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a471_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (923:1035:1148)(915:1010:1108))
          (PORT EN (1967:2174:2386)(2016:2219:2426))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y16
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a472_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (554:630:709)(553:622:692))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a472_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (960:1031:1103)(971:1032:1096))
          (PORT EN (1647:1835:2027)(1694:1879:2069))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x105y25
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a473_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1460:1645:1837)(1486:1670:1858))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a473_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1153:1255:1359)(1164:1252:1343))
          (PORT EN (1218:1361:1508)(1192:1308:1428))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x104y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a474_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (372:431:492)(341:387:433))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a474_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1314:1401:1490)(1357:1433:1510))
          (PORT EN (2181:2424:2673)(2242:2466:2694))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y16
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a475_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1313:1451:1592)(1327:1444:1564))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a475_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (960:1031:1103)(971:1032:1096))
          (PORT EN (1647:1835:2027)(1694:1879:2069))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y24
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a476_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1113:1271:1431)(1157:1304:1454))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a476_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1030:1104:1180)(1044:1109:1176))
          (PORT EN (1156:1298:1441)(1207:1352:1498))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (575:655:736)(585:662:740))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a477_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1324:1413:1505)(1364:1441:1520))
          (PORT EN (1403:1548:1698)(1449:1588:1727))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y10
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a484_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (747:857:969)(740:838:939))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a484_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1268:1394:1521)(1313:1431:1551))
          (PORT EN (1768:1989:2213)(1846:2063:2286))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y7
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a485_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1596:1800:2008)(1683:1883:2087))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a485_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (786:861:938)(798:863:931))
          (PORT EN (1248:1383:1520)(1276:1399:1524))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y13
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a486_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (879:1007:1137)(917:1032:1150))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a486_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (961:1032:1104)(978:1042:1106))
          (PORT EN (1287:1450:1616)(1326:1487:1652))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a487_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1043:1176:1312)(1024:1140:1258))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a487_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1010:1086:1165)(1028:1093:1160))
          (PORT EN (1623:1828:2036)(1708:1916:2129))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a488_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1059:1210:1367)(1106:1252:1402))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a488_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1390:1508:1631)(1407:1508:1613))
          (PORT EN (1737:1949:2166)(1823:2031:2245))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y13
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1471:1655:1844)(1561:1738:1920))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a489_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (961:1032:1104)(978:1042:1106))
          (PORT EN (1287:1450:1616)(1326:1487:1652))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a490_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (732:841:951)(734:826:922))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a490_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (973:1047:1122)(990:1055:1121))
          (PORT EN (935:1042:1152)(952:1050:1152))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (745:841:938)(749:836:924))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a491_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1431:1548:1666)(1463:1563:1665))
          (PORT EN (1436:1631:1831)(1470:1651:1835))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a492_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (558:655:753)(556:635:715))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a492_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1663:1806:1952)(1733:1864:1998))
          (PORT EN (1543:1752:1968)(1595:1798:2002))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x90y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a493_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (910:1053:1199)(944:1077:1212))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a493_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1358:1484:1614)(1366:1470:1577))
          (PORT EN (1201:1345:1491)(1191:1324:1458))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a494_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1222:1384:1550)(1254:1411:1571))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a494_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1764:1904:2048)(1793:1920:2048))
          (PORT EN (1499:1640:1785)(1500:1620:1744))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x98y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a497_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1360:1523:1688)(1372:1508:1648))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a497_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1452:1571:1693)(1463:1573:1685))
          (PORT EN (903:1018:1136)(943:1055:1171))
          (PORT SR (5534:5963:6405)(5826:6219:6623))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x97y8
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a500_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (757:855:955)(781:874:969))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a500_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (910:1014:1120)(903:993:1085))
          (PORT EN (1106:1248:1392)(1135:1264:1397))
          (PORT SR (5033:5365:5703)(5309:5607:5909))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x95y10
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a501_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1292:1462:1636)(1361:1528:1699))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a501_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1419:1541:1666)(1444:1553:1666))
          (PORT EN (1510:1675:1844)(1534:1684:1840))
          (PORT SR (5824:6228:6639)(6125:6492:6868))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a501_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (361:421:483)(340:385:432))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a501_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1419:1541:1666)(1444:1553:1666))
          (PORT EN (1510:1675:1844)(1534:1684:1840))
          (PORT SR (5824:6228:6639)(6125:6492:6868))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x92y7
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a502_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (375:434:494)(352:396:440))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a502_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (795:866:938)(807:869:932))
          (PORT EN (1698:1889:2085)(1735:1914:2100))
          (PORT SR (4787:5091:5401)(5055:5318:5587))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a502_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1469:1653:1839)(1506:1687:1871))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a502_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (795:866:938)(807:869:932))
          (PORT EN (1698:1889:2085)(1735:1914:2100))
          (PORT SR (4787:5091:5401)(5055:5318:5587))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x96y10
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1165:1300:1440)(1171:1292:1415))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a503_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1437:1559:1684)(1458:1567:1681))
          (PORT EN (776:879:984)(764:852:941))
          (PORT SR (5430:5790:6156)(5700:6019:6345))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y9
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a504_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1207:1375:1545)(1240:1397:1556))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a504_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1249:1372:1498)(1299:1415:1533))
          (PORT EN (1565:1727:1895)(1591:1733:1880))
          (PORT SR (5219:5567:5922)(5520:5849:6185))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x103y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a532_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (375:429:484)(350:394:439))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a532_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1419:1546:1676)(1435:1550:1668))
          (PORT EN (1288:1459:1634)(1331:1499:1671))
          (PORT SR (5814:6213:6622)(6112:6475:6846))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a532_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (386:441:497)(358:401:445))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a532_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1419:1546:1676)(1435:1550:1668))
          (PORT EN (1288:1459:1634)(1331:1499:1671))
          (PORT SR (5814:6213:6622)(6112:6475:6846))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x105y16
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1079:1209:1345)(1119:1253:1390))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a533_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1084:1178:1276)(1093:1177:1262))
          (PORT EN (608:681:754)(591:656:723))
          (PORT SR (6333:6801:7279)(6671:7117:7572))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a533_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (736:844:954)(754:860:968))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a533_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1084:1178:1276)(1093:1177:1262))
          (PORT EN (608:681:754)(591:656:723))
          (PORT SR (6333:6801:7279)(6671:7117:7572))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x110y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a534_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (749:844:941)(755:841:930))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a534_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1706:1848:1992)(1741:1867:1997))
          (PORT EN (1593:1770:1951)(1694:1864:2041))
          (PORT SR (5735:6182:6637)(6074:6510:6955))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (729:822:917)(739:824:910))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a534_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1706:1848:1992)(1741:1867:1997))
          (PORT EN (1593:1770:1951)(1694:1864:2041))
          (PORT SR (5735:6182:6637)(6074:6510:6955))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x105y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a538_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1074:1223:1376)(1080:1220:1362))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a538_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1302:1392:1485)(1343:1424:1506))
          (PORT EN (926:1021:1117)(941:1024:1109))
          (PORT SR (5609:6046:6488)(5961:6357:6764))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a538_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1065:1218:1372)(1073:1217:1362))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a538_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1302:1392:1485)(1343:1424:1506))
          (PORT EN (926:1021:1117)(941:1024:1109))
          (PORT SR (5609:6046:6488)(5961:6357:6764))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x90y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a539_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1222:1383:1548)(1252:1409:1570))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a539_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1351:1442:1535)(1387:1465:1545))
          (PORT EN (1266:1434:1608)(1300:1462:1630))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a540_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (901:1044:1190)(930:1061:1195))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a540_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1280:1371:1464)(1323:1402:1482))
          (PORT EN (1736:1975:2220)(1799:2027:2259))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x93y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a542_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1801:2003:2210)(1858:2050:2248))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a542_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1449:1572:1697)(1490:1593:1697))
          (PORT EN (1366:1503:1647)(1368:1493:1619))
          (PORT SR (4858:5218:5583)(5131:5452:5784))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a542_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1117:1267:1418)(1187:1330:1477))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a542_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1449:1572:1697)(1490:1593:1697))
          (PORT EN (1366:1503:1647)(1368:1493:1619))
          (PORT SR (4858:5218:5583)(5131:5452:5784))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x95y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (925:1061:1198)(945:1075:1207))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a543_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1300:1426:1554)(1345:1464:1583))
          (PORT EN (575:651:730)(572:644:718))
          (PORT SR (4836:5178:5525)(5096:5410:5729))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x95y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a546_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (918:1041:1166)(983:1112:1243))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a546_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1320:1415:1511)(1359:1442:1527))
          (PORT EN (892:986:1082)(905:991:1079))
          (PORT SR (5141:5537:5937)(5416:5778:6147))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a546_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (865:979:1094)(862:958:1057))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a546_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1320:1415:1511)(1359:1442:1527))
          (PORT EN (892:986:1082)(905:991:1079))
          (PORT SR (5141:5537:5937)(5416:5778:6147))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x96y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a547_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1056:1213:1373)(1086:1226:1367))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a547_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1314:1401:1490)(1357:1433:1510))
          (PORT EN (1255:1392:1533)(1289:1418:1549))
          (PORT SR (5433:5887:6350)(5729:6144:6569))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a548_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (558:643:729)(559:640:722))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a548_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1274:1368:1465)(1318:1401:1485))
          (PORT EN (1244:1388:1534)(1285:1426:1571))
          (PORT SR (5079:5480:5887)(5356:5725:6101))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x96y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a550_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (388:455:522)(368:419:471))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a550_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1806:1945:2088)(1851:1974:2102))
          (PORT EN (1471:1610:1755)(1488:1613:1741))
          (PORT SR (5041:5385:5735)(5287:5593:5905))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a550_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (610:700:791)(618:703:788))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a550_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1806:1945:2088)(1851:1974:2102))
          (PORT EN (1471:1610:1755)(1488:1613:1741))
          (PORT SR (5041:5385:5735)(5287:5593:5905))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a556_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (567:663:760)(563:642:722))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a556_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1873:2011:2152)(1910:2033:2159))
          (PORT EN (975:1084:1196)(1001:1106:1213))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x107y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a567_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (701:807:916)(691:780:871))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a567_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1495:1614:1736)(1535:1631:1730))
          (PORT EN (547:604:663)(518:565:614))
          (PORT SR (5374:5804:6241)(5686:6062:6447))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a567_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (542:621:701)(545:619:695))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a567_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1495:1614:1736)(1535:1631:1730))
          (PORT EN (547:604:663)(518:565:614))
          (PORT SR (5374:5804:6241)(5686:6062:6447))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a569_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (750:861:973)(749:848:948))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a569_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1501:1619:1741)(1541:1637:1736))
          (PORT EN (1249:1409:1570)(1287:1438:1593))
          (PORT SR (5385:5817:6255)(5695:6073:6460))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y25
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a573_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (409:470:532)(396:447:500))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a573_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1284:1373:1463)(1315:1392:1471))
          (PORT EN (967:1083:1201)(962:1060:1161))
          (PORT SR (5088:5464:5846)(5394:5726:6066))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x110y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a575_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (540:617:697)(532:603:675))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a575_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1594:1737:1883)(1655:1787:1920))
          (PORT EN (1570:1784:2000)(1614:1818:2026))
          (PORT SR (5766:6234:6710)(6139:6568:7007))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x109y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (579:663:748)(592:671:751))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a577_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1426:1538:1654)(1460:1559:1659))
          (PORT EN (923:1029:1137)(940:1041:1145))
          (PORT SR (5748:6225:6711)(6105:6537:6978))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a577_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (737:831:925)(773:862:954))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a577_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1426:1538:1654)(1460:1559:1659))
          (PORT EN (923:1029:1137)(940:1041:1145))
          (PORT SR (5748:6225:6711)(6105:6537:6978))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a579_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (598:683:770)(603:682:763))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a579_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1501:1619:1741)(1541:1637:1736))
          (PORT EN (1249:1409:1570)(1287:1438:1593))
          (PORT SR (5385:5817:6255)(5695:6073:6460))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2497:2754:3017)(2623:2872:3128))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a581_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1479:1596:1714)(1518:1618:1718))
          (PORT EN (1376:1530:1687)(1434:1576:1722))
          (PORT SR (4608:4927:5249)(4853:5137:5426))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x96y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a582_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2668:2901:3141)(2764:2979:3199))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a582_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1366:1456:1548)(1402:1480:1561))
          (PORT EN (1602:1791:1985)(1675:1857:2043))
          (PORT SR (4685:5021:5360)(4954:5247:5549))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x100y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a583_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2778:3049:3328)(2928:3186:3452))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a583_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1317:1405:1494)(1354:1429:1507))
          (PORT EN (772:860:950)(779:859:940))
          (PORT SR (4496:4779:5067)(4732:4976:5226))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x99y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a584_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2289:2493:2703)(2404:2587:2776))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a584_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1854:1992:2133)(1895:2020:2147))
          (PORT EN (788:886:986)(791:883:977))
          (PORT SR (5389:5794:6207)(5669:6038:6413))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x97y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2870:3146:3429)(3039:3304:3574))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a585_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1693:1832:1974)(1763:1887:2015))
          (PORT EN (1282:1447:1616)(1320:1468:1620))
          (PORT SR (4780:5128:5478)(5026:5334:5649))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x100y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a586_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2862:3126:3394)(3034:3277:3528))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a586_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1317:1405:1494)(1354:1429:1507))
          (PORT EN (772:860:950)(779:859:940))
          (PORT SR (4496:4779:5067)(4732:4976:5226))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x98y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a587_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2830:3071:3319)(2996:3223:3455))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a587_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1913:2051:2192)(1954:2071:2193))
          (PORT EN (1056:1180:1308)(1044:1157:1272))
          (PORT SR (5372:5760:6156)(5667:6023:6386))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x96y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a588_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2325:2509:2696)(2444:2617:2794))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a588_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1166:1267:1370)(1183:1269:1358))
          (PORT EN (1433:1604:1780)(1445:1609:1776))
          (PORT SR (4656:4973:5295)(4901:5188:5480))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/DST///    Pos: x109y8
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a590_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (361:418:477)(332:378:424))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a590_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (941:1035:1133)(951:1035:1121))
          (PORT EN (764:855:948)(773:861:952))
          (PORT SR (5341:5707:6080)(5660:5981:6309))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a591_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2367:2635:2905)(2472:2728:2990))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a591_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1742:1892:2044)(1777:1906:2039))
          (PORT EN (967:1083:1201)(973:1082:1194))
          (PORT SR (5296:5729:6170)(5598:5999:6406))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3020:3299:3587)(3148:3417:3692))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a592_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1478:1598:1719)(1521:1622:1724))
          (PORT EN (1524:1680:1841)(1536:1671:1809))
          (PORT SR (4492:4803:5117)(4736:5001:5275))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x98y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a593_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2943:3238:3541)(3101:3386:3679))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a593_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1309:1400:1494)(1344:1422:1501))
          (PORT EN (1679:1892:2111)(1738:1933:2134))
          (PORT SR (4843:5174:5511)(5106:5402:5706))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x100y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2352:2562:2776)(2492:2686:2885))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a594_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1468:1586:1706)(1509:1604:1703))
          (PORT EN (1778:1989:2206)(1839:2045:2255))
          (PORT SR (5735:6169:6613)(6068:6476:6894))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a595_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2785:3049:3318)(2929:3175:3429))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a595_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1303:1397:1492)(1343:1425:1509))
          (PORT EN (1688:1903:2123)(1754:1950:2152))
          (PORT SR (4505:4790:5079)(4737:4982:5233))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x95y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a596_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2288:2483:2680)(2415:2592:2777))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a596_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1320:1415:1511)(1362:1446:1532))
          (PORT EN (1461:1651:1846)(1506:1676:1850))
          (PORT SR (4771:5112:5456)(5034:5344:5661))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x100y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a597_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2465:2658:2856)(2594:2765:2938))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a597_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1468:1586:1706)(1509:1604:1703))
          (PORT EN (1778:1989:2206)(1839:2045:2255))
          (PORT SR (5735:6169:6613)(6068:6476:6894))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x100y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a598_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2599:2833:3072)(2755:2980:3211))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a598_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1159:1259:1360)(1178:1262:1350))
          (PORT EN (1320:1488:1660)(1352:1500:1653))
          (PORT SR (5292:5657:6031)(5551:5887:6229))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x88y30
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a600_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (548:631:716)(530:600:672))
          (PORT IN4 (1047:1206:1367)(1057:1196:1339))
          (PORT IN5 (913:1057:1204)(923:1055:1191))
          (PORT IN6 (1238:1378:1523)(1221:1346:1475))
          (PORT IN7 (1470:1657:1848)(1495:1674:1856))
          (PORT IN8 (1269:1437:1608)(1304:1470:1640))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x90y31
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a601_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (718:819:924)(720:814:911))
          (PORT IN4 (677:785:895)(661:744:828))
          (PORT IN5 (762:845:928)(758:836:917))
          (PORT IN6 (1533:1717:1908)(1576:1751:1932))
          (PORT IN7 (738:832:928)(749:835:923))
          (PORT IN8 (366:421:477)(346:390:435))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // IBF    Pos: x0y99
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a602)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x0y101
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a603)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IOBF    Pos: x121y0
  (CELL (CELLTYPE "CPE_IOBF")
    (INSTANCE _a604)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
          (PORT EN (228:229:230)(217:226:235))
// internal delay pathes
          (IOPATH O Y (863:864:866)(877:878:880))
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
          (IOPATH EN O (1000:1000:1000)(1000:1000:1000))
    )))
 // IOBF    Pos: x123y0
  (CELL (CELLTYPE "CPE_IOBF")
    (INSTANCE _a605)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
          (PORT EN (228:229:230)(217:226:235))
// internal delay pathes
          (IOPATH O Y (863:864:866)(877:878:880))
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
          (IOPATH EN O (1000:1000:1000)(1000:1000:1000))
    )))
 // IOBF    Pos: x125y0
  (CELL (CELLTYPE "CPE_IOBF")
    (INSTANCE _a606)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
          (PORT EN (228:229:230)(217:226:235))
// internal delay pathes
          (IOPATH O Y (863:864:866)(877:878:880))
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
          (IOPATH EN O (1000:1000:1000)(1000:1000:1000))
    )))
 // IOBF    Pos: x127y0
  (CELL (CELLTYPE "CPE_IOBF")
    (INSTANCE _a607)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
          (PORT EN (228:229:230)(217:226:235))
// internal delay pathes
          (IOPATH O Y (863:864:866)(877:878:880))
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
          (IOPATH EN O (1000:1000:1000)(1000:1000:1000))
    )))
 // IOBF    Pos: x129y0
  (CELL (CELLTYPE "CPE_IOBF")
    (INSTANCE _a608)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
          (PORT EN (228:229:230)(217:226:235))
// internal delay pathes
          (IOPATH O Y (863:864:866)(877:878:880))
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
          (IOPATH EN O (1000:1000:1000)(1000:1000:1000))
    )))
 // IOBF    Pos: x131y0
  (CELL (CELLTYPE "CPE_IOBF")
    (INSTANCE _a609)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
          (PORT EN (228:229:230)(217:226:235))
// internal delay pathes
          (IOPATH O Y (863:864:866)(877:878:880))
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
          (IOPATH EN O (1000:1000:1000)(1000:1000:1000))
    )))
 // IOBF    Pos: x133y0
  (CELL (CELLTYPE "CPE_IOBF")
    (INSTANCE _a610)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
          (PORT EN (228:229:230)(217:226:235))
// internal delay pathes
          (IOPATH O Y (863:864:866)(877:878:880))
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
          (IOPATH EN O (1000:1000:1000)(1000:1000:1000))
    )))
 // IOBF    Pos: x135y0
  (CELL (CELLTYPE "CPE_IOBF")
    (INSTANCE _a611)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
          (PORT EN (228:229:230)(217:226:235))
// internal delay pathes
          (IOPATH O Y (863:864:866)(877:878:880))
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
          (IOPATH EN O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x0y95
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a612)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x117y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a613)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x119y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a614)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x161y73
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a615)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x0y45
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a616)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // IBF    Pos: x0y49
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a617)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x0y51
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a618)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // C_AND////    Pos: x103y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a619_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (861:971:1082)(845:943:1043))
          (PORT IN3 (597:686:778)(606:689:772))
          (PORT IN4 (1440:1626:1816)(1473:1653:1839))
          (PORT IN5 (1085:1237:1392)(1119:1257:1398))
          (PORT IN6 (866:974:1085)(857:953:1052))
          (PORT IN7 (1449:1648:1850)(1487:1674:1866))
          (PORT IN8 (625:711:799)(632:717:803))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/DST    Pos: x91y10
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a620_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1460:1587:1717)(1478:1590:1706))
          (PORT EN (938:1058:1181)(954:1070:1188))
          (PORT SR (5244:5619:6001)(5551:5883:6225))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR////    Pos: x97y11
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a622_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (753:868:985)(753:856:961))
          (PORT IN7 (742:847:954)(739:834:930))
          (PORT IN8 (1441:1622:1807)(1464:1638:1813))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x95y9
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a624_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (963:1100:1242)(986:1115:1247))
          (PORT IN2 (1656:1868:2085)(1746:1955:2168))
          (PORT IN3 (600:684:769)(589:662:737))
          (PORT IN4 (597:678:759)(578:647:716))
          (PORT IN6 (1336:1495:1659)(1355:1502:1652))
          (PORT IN7 (606:688:773)(598:670:743))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x99y11
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a625_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (375:434:494)(354:399:445))
          (PORT IN2 (1720:1937:2160)(1835:2058:2284))
          (PORT IN4 (864:971:1079)(840:927:1015))
          (PORT IN5 (1128:1258:1389)(1118:1224:1333))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
 // C_ORAND////    Pos: x95y13
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1398:1568:1742)(1408:1571:1741))
          (PORT IN3 (1229:1377:1528)(1246:1386:1531))
          (PORT IN4 (1225:1396:1570)(1295:1465:1638))
          (PORT IN5 (1043:1178:1316)(1041:1163:1288))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
 // C_///AND/    Pos: x94y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a630_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:866:981)(745:842:939))
          (PORT IN4 (728:801:877)(748:813:879))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x92y10
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a631_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1228:1388:1554)(1245:1390:1538))
          (PORT IN7 (932:1071:1212)(952:1083:1216))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x94y17
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1152:1278:1406)(1160:1269:1383))
          (PORT IN5 (1432:1606:1786)(1468:1637:1809))
          (PORT IN6 (930:1049:1171)(952:1068:1187))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x94y12
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a634_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1477:1661:1851)(1542:1723:1908))
          (PORT IN3 (918:1024:1134)(921:1017:1115))
          (PORT IN4 (1049:1198:1350)(1099:1243:1390))
          (PORT IN6 (1131:1261:1394)(1136:1243:1352))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x91y12
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (729:824:919)(725:810:896))
          (PORT IN3 (702:810:920)(702:804:908))
          (PORT IN7 (1451:1645:1843)(1504:1685:1870))
          (PORT IN8 (727:828:932)(746:843:941))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x95y16
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a644_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1080:1219:1359)(1124:1262:1401))
          (PORT IN3 (591:672:753)(580:649:720))
          (PORT IN4 (1631:1834:2043)(1726:1933:2142))
          (PORT IN7 (1210:1375:1545)(1255:1418:1584))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x101y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a650_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (953:1079:1206)(983:1101:1221))
          (PORT IN2 (568:641:716)(558:618:678))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x92y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1072:1231:1393)(1084:1225:1370))
          (PORT IN7 (576:663:752)(588:675:762))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a651_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1329:1504:1682)(1414:1590:1768))
          (PORT IN3 (384:441:499)(358:402:448))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x93y20
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a652_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (736:848:962)(730:826:925))
          (PORT IN2 (916:1043:1174)(946:1061:1178))
          (PORT IN3 (1463:1656:1853)(1514:1701:1894))
          (PORT IN5 (1234:1387:1543)(1293:1428:1565))
          (PORT IN7 (1236:1398:1563)(1229:1370:1515))
          (PORT IN8 (1216:1373:1532)(1247:1398:1553))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x93y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (806:923:1041)(802:902:1003))
          (PORT IN7 (1325:1523:1725)(1379:1561:1748))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x89y27
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a656_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (991:1140:1293)(984:1113:1245))
          (PORT IN2 (1012:1129:1249)(1046:1160:1276))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x94y20
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a660_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (728:822:919)(741:827:916))
          (PORT IN7 (933:1067:1204)(959:1087:1217))
          (PORT IN8 (373:428:484)(343:386:430))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x98y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a667_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (392:450:509)(371:414:458))
          (PORT IN4 (1248:1404:1563)(1287:1440:1596))
          (PORT IN5 (905:1024:1147)(917:1027:1140))
          (PORT IN6 (2175:2420:2672)(2263:2511:2763))
          (PORT IN7 (1644:1870:2101)(1681:1892:2109))
          (PORT IN8 (715:820:927)(730:825:922))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x99y26
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a671_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (623:711:800)(613:687:762))
          (PORT IN8 (750:846:944)(756:846:936))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x98y19
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (580:655:732)(579:641:704))
          (PORT IN4 (767:854:943)(766:845:927))
          (PORT IN6 (1094:1232:1372)(1107:1241:1378))
          (PORT IN7 (413:470:528)(395:444:493))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///AND/    Pos: x99y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a680_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1202:1354:1512)(1251:1397:1546))
          (PORT IN2 (718:823:930)(734:833:934))
          (PORT IN3 (617:707:798)(602:679:758))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x101y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a681_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (955:1094:1236)(976:1101:1227))
          (PORT IN4 (729:834:941)(757:859:963))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND///ORAND/    Pos: x101y21
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1255:1431:1610)(1303:1465:1631))
          (PORT IN7 (829:933:1039)(849:944:1042))
          (PORT IN8 (1590:1809:2036)(1658:1871:2088))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a683_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1305:1450:1597)(1309:1435:1563))
          (PORT IN2 (936:1058:1182)(979:1099:1220))
          (PORT IN3 (568:648:730)(586:662:739))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x105y12
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (540:621:704)(560:638:717))
          (PORT IN7 (1301:1451:1604)(1356:1493:1632))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x106y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a686_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1347:1519:1696)(1411:1581:1756))
          (PORT IN6 (1013:1166:1320)(1027:1163:1301))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///OR/    Pos: x105y15
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a694_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2185:2420:2658)(2259:2481:2707))
          (PORT IN4 (1510:1681:1856)(1534:1694:1861))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x107y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1236:1414:1595)(1268:1438:1610))
          (PORT IN8 (1408:1572:1739)(1468:1626:1788))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x105y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a696_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (718:825:933)(737:834:934))
          (PORT IN2 (781:884:988)(797:897:1000))
          (PORT IN3 (611:688:767)(606:675:745))
          (PORT IN4 (1375:1543:1715)(1379:1538:1700))
          (PORT IN5 (758:870:983)(778:874:972))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
 // C_OR////    Pos: x102y14
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a697_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1706:1909:2116)(1782:1987:2197))
          (PORT IN8 (547:623:700)(542:609:677))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x103y13
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a698_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (600:680:761)(602:667:733))
          (PORT IN8 (387:454:521)(382:444:507))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a698_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (586:663:741)(584:649:714))
          (PORT IN4 (382:438:495)(380:428:478))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///OR/    Pos: x108y14
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a702_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (552:634:717)(549:623:697))
          (PORT IN3 (907:1041:1176)(902:1021:1143))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x108y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (749:850:953)(761:850:940))
          (PORT IN7 (779:875:972)(808:897:989))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a703_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1118:1255:1395)(1143:1276:1411))
          (PORT IN4 (1252:1397:1545)(1302:1438:1575))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x104y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a704_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1313:1459:1610)(1372:1517:1666))
          (PORT IN2 (1107:1246:1389)(1115:1242:1373))
          (PORT IN3 (1535:1697:1865)(1607:1765:1929))
          (PORT IN4 (885:1007:1132)(882:996:1112))
          (PORT IN6 (770:875:982)(784:886:991))
          (PORT IN7 (745:855:967)(743:839:938))
          (PORT IN8 (574:659:746)(562:633:707))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR///OR/    Pos: x107y20
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (548:622:698)(542:604:668))
          (PORT IN6 (1046:1192:1342)(1069:1207:1350))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a705_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1547:1731:1921)(1566:1740:1919))
          (PORT IN4 (1208:1342:1480)(1261:1386:1513))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x106y18
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a706_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (599:674:750)(596:662:728))
          (PORT IN8 (589:678:768)(601:684:770))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a706_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1089:1239:1394)(1133:1274:1419))
          (PORT IN3 (605:674:744)(598:660:722))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x109y15
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a710_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1122:1263:1408)(1149:1285:1422))
          (PORT IN8 (745:857:970)(746:849:953))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a710_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (736:846:957)(716:808:902))
          (PORT IN4 (1425:1605:1789)(1478:1653:1832))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x110y14
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a711_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (942:1086:1234)(958:1086:1215))
          (PORT IN4 (1817:2008:2204)(1889:2069:2252))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x108y12
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a713_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (904:1039:1178)(912:1030:1149))
          (PORT IN3 (564:636:709)(561:619:679))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x105y24
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a714_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (424:482:540)(404:453:502))
          (PORT IN2 (1250:1403:1558)(1262:1393:1526))
          (PORT IN3 (1009:1144:1283)(1005:1120:1240))
          (PORT IN6 (564:641:720)(568:642:718))
          (PORT IN8 (1439:1627:1819)(1489:1667:1850))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x105y23
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a715_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1397:1589:1786)(1464:1653:1846))
          (PORT IN8 (692:800:910)(694:789:885))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x103y24
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a716_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1216:1370:1529)(1257:1398:1541))
          (PORT IN6 (762:846:933)(771:842:915))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a716_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1583:1776:1972)(1645:1824:2007))
          (PORT IN2 (779:869:961)(787:862:940))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///OR/    Pos: x111y19
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a718_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1275:1454:1636)(1320:1474:1633))
          (PORT IN3 (1292:1462:1638)(1355:1515:1677))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x109y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1201:1348:1497)(1251:1391:1535))
          (PORT IN7 (835:938:1044)(827:920:1016))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x106y11
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a720_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (916:1022:1129)(922:1016:1112))
          (PORT IN3 (1588:1785:1987)(1612:1793:1978))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x107y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (934:1056:1180)(967:1080:1197))
          (PORT IN8 (839:947:1058)(839:937:1035))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x106y10
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1034:1175:1320)(1036:1165:1296))
          (PORT IN7 (1237:1416:1599)(1254:1414:1578))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x108y9
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a724_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1292:1442:1593)(1327:1474:1625))
          (PORT IN3 (752:840:930)(759:832:908))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x110y13
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a726_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1253:1412:1575)(1284:1438:1596))
          (PORT IN7 (1560:1772:1990)(1590:1783:1982))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x110y14
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a727_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (406:464:524)(394:445:497))
          (PORT IN7 (1114:1257:1403)(1172:1311:1454))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x107y17
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a729_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1084:1208:1334)(1132:1251:1372))
          (PORT IN3 (590:674:758)(584:658:733))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x109y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a730_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (588:674:762)(597:679:761))
          (PORT IN3 (1327:1499:1676)(1365:1534:1705))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x98y13
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a736_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1424:1617:1816)(1477:1665:1856))
          (PORT IN2 (1963:2189:2420)(2051:2274:2499))
          (PORT IN3 (1227:1375:1525)(1285:1427:1571))
          (PORT IN4 (1092:1244:1398)(1089:1221:1355))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x97y14
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a737_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1318:1481:1647)(1390:1545:1703))
          (PORT IN6 (1293:1458:1628)(1295:1435:1579))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a737_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (759:854:951)(785:875:966))
          (PORT IN2 (1981:2196:2416)(2078:2292:2510))
          (PORT IN3 (1481:1657:1836)(1526:1696:1870))
          (PORT IN4 (1109:1246:1386)(1150:1280:1413))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x104y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a746_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (854:970:1090)(840:942:1045))
          (PORT IN2 (747:864:982)(763:868:975))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x94y24
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a752_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (760:866:973)(802:907:1013))
          (PORT IN8 (1534:1720:1909)(1616:1795:1978))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a752_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (918:1026:1135)(915:1012:1111))
          (PORT IN3 (1329:1507:1689)(1411:1586:1764))
          (PORT IN4 (1445:1616:1789)(1471:1630:1793))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x107y9
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a753_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1378:1554:1735)(1449:1610:1776))
          (PORT IN8 (587:669:753)(581:655:730))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x101y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a755_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1330:1496:1666)(1381:1539:1702))
          (PORT IN7 (936:1070:1205)(966:1094:1225))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR////    Pos: x106y31
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a757_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (412:468:525)(392:439:488))
          (PORT IN3 (938:1060:1186)(977:1097:1218))
          (PORT IN4 (771:866:962)(783:872:962))
          (PORT IN6 (734:831:931)(737:825:914))
          (PORT IN8 (560:639:720)(545:614:686))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x108y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (411:469:529)(398:450:502))
          (PORT IN2 (563:646:730)(562:637:713))
          (PORT IN3 (592:676:762)(585:661:739))
          (PORT IN4 (982:1093:1205)(1006:1113:1223))
          (PORT IN5 (596:669:743)(600:665:732))
          (PORT IN6 (566:647:729)(563:634:706))
          (PORT IN7 (1238:1401:1566)(1260:1419:1582))
          (PORT IN8 (546:626:707)(542:613:685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x101y13
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a759_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (847:960:1077)(825:915:1008))
          (PORT IN2 (1230:1376:1528)(1213:1343:1476))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_ORAND////    Pos: x99y19
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a762_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (540:629:720)(517:587:657))
          (PORT IN7 (758:865:974)(791:895:1002))
          (PORT IN8 (1941:2207:2483)(2038:2304:2575))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x101y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1380:1529:1683)(1375:1512:1653))
          (PORT IN2 (1383:1545:1707)(1413:1569:1726))
          (PORT IN3 (1257:1415:1576)(1302:1455:1611))
          (PORT IN4 (1379:1542:1708)(1390:1535:1684))
          (PORT IN5 (1042:1190:1341)(1046:1182:1320))
          (PORT IN6 (1535:1731:1931)(1558:1730:1907))
          (PORT IN7 (570:660:752)(561:638:715))
          (PORT IN8 (548:627:707)(531:601:672))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x121y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a766_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1675:1895:2121)(1715:1913:2116))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a766_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x122y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a767_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1504:1697:1895)(1534:1712:1892))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a767_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x123y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a768_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1836:2053:2276)(1894:2097:2304))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a768_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x124y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a769_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1503:1709:1919)(1553:1744:1940))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a769_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x125y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a770_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1403:1589:1779)(1457:1622:1791))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a770_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x126y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a771_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1659:1892:2128)(1705:1912:2125))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a771_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x127y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a772_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1520:1662:1806)(1605:1735:1867))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a772_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x128y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a773_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1551:1745:1942)(1590:1769:1952))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a773_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x129y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a774_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1695:1865:2037)(1785:1946:2109))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a774_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x130y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a775_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1670:1858:2051)(1697:1867:2039))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a775_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x131y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a776_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1685:1886:2091)(1707:1886:2069))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a776_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x132y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a777_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1792:2034:2279)(1863:2095:2331))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a777_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x133y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a778_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1848:2070:2296)(1957:2162:2371))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a778_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x134y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a779_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1966:2237:2510)(2034:2286:2542))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a779_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x135y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a780_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1936:2099:2266)(2000:2147:2298))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a780_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x136y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a781_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1811:2063:2319)(1869:2095:2325))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a781_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x1y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a782_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4170:4482:4802)(4384:4667:4957))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a782_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x117y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a783_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1550:1719:1893)(1624:1783:1944))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a783_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x119y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a784_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2153:2408:2667)(2266:2503:2742))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a784_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x160y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a785_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3214:3490:3773)(3392:3648:3911))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a785_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x1y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a786_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3513:3812:4119)(3706:3982:4263))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a786_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x1y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a787_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3149:3393:3641)(3336:3553:3775))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a787_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_////Bridge    Pos: x101y28
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a788_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1032:1171:1312)(1055:1189:1327))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x98y7
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a789_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (419:479:540)(402:453:506))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x98y8
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a790_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1096:1240:1387)(1155:1293:1433))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x99y7
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a791_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (379:439:501)(356:404:452))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x92y12
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a792_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (901:1025:1152)(952:1066:1185))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x96y16
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a793_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (588:661:735)(581:643:708))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x89y9
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a794_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1135:1280:1427)(1127:1250:1376))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x102y25
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a795_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (385:445:506)(363:408:454))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x110y19
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a796_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1451:1631:1815)(1488:1658:1832))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x103y25
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a797_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (931:1065:1204)(939:1060:1183))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x108y23
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a798_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (939:1050:1163)(939:1037:1136))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x98y11
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a799_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1484:1653:1826)(1489:1638:1791))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x96y18
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a800_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1308:1467:1630)(1351:1506:1665))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x96y13
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a801_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1069:1221:1373)(1071:1204:1339))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x109y6
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a802_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1584:1755:1928)(1650:1800:1952))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x105y19
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a803_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1573:1764:1958)(1587:1761:1940))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x104y30
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a804_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (585:668:751)(586:663:742))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x88y17
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a805_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1180:1337:1497)(1186:1326:1469))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x104y21
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a806_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (951:1062:1175)(963:1062:1163))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x102y19
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a807_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (773:882:993)(782:882:985))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x101y18
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a808_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1685:1891:2103)(1705:1893:2087))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x102y16
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a809_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (852:958:1066)(834:919:1008))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x99y15
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a810_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1585:1798:2016)(1625:1837:2055))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x106y13
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a811_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1383:1542:1704)(1430:1587:1750))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x106y19
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a812_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1229:1383:1540)(1224:1356:1492))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x102y15
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a813_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1425:1597:1774)(1425:1568:1715))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x99y19
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a814_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (368:427:487)(349:398:447))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x105y18
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a815_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (986:1095:1206)(999:1104:1209))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x103y19
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a816_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1220:1371:1526)(1215:1350:1490))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x104y14
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a817_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (390:450:510)(364:409:455))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x99y21
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a818_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (617:706:797)(622:708:795))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x104y15
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a819_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (723:830:938)(716:808:904))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x102y14
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a820_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (576:647:718)(565:621:679))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x107y15
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a821_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1358:1547:1742)(1391:1563:1736))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x112y15
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a822_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1512:1722:1936)(1586:1792:1999))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x108y17
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a823_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1032:1178:1326)(1056:1197:1341))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x101y16
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a824_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1045:1189:1336)(1082:1213:1347))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x100y20
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a825_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (396:453:510)(384:435:487))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x102y11
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a826_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1655:1876:2104)(1727:1930:2137))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x101y14
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a827_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1252:1394:1541)(1302:1433:1566))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x101y20
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a828_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1365:1528:1694)(1360:1499:1643))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x98y15
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a829_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1577:1772:1972)(1630:1826:2026))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x104y24
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a830_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1462:1657:1858)(1552:1749:1951))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x97y21
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a831_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1190:1343:1501)(1214:1363:1514))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x99y18
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a832_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (586:668:751)(603:680:759))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x104y16
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a833_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1050:1176:1307)(1026:1135:1248))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x111y18
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a834_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1408:1585:1766)(1457:1632:1813))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x90y21
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a835_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (545:625:708)(540:608:678))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x95y23
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a836_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (928:1037:1150)(926:1022:1122))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x95y15
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a837_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (867:978:1091)(842:934:1029))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x112y22
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a838_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (737:833:932)(737:826:915))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x110y21
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a839_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:649:740)(559:633:709))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x109y5
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a840_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (949:1079:1210)(982:1106:1232))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x99y13
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a841_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1304:1450:1599)(1370:1502:1636))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x103y21
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a842_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1834:2061:2294)(1814:2016:2226))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x91y30
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a843_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (737:844:953)(735:827:921))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x89y30
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a844_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1452:1640:1833)(1504:1680:1861))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x110y31
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a845_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (723:829:937)(733:833:934))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x110y32
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a846_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (721:827:934)(740:845:950))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x93y26
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a847_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1388:1573:1762)(1449:1638:1832))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x109y24
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a848_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1190:1359:1533)(1238:1403:1572))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x99y9
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a849_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1387:1556:1726)(1467:1631:1796))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x100y15
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a850_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1139:1262:1387)(1164:1283:1406))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x103y17
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a851_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1373:1568:1769)(1441:1629:1820))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x97y19
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a852_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1550:1744:1942)(1584:1766:1952))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
)
// 
// 
// Min/Max-Timing
//          604/1      2  min:  514  max:  536  skew:   22
//          605/1      2  min:  514  max:  536  skew:   22
//          606/1      2  min:  514  max:  536  skew:   22
//          607/1      2  min:  514  max:  536  skew:   22
//          608/1      2  min:  514  max:  536  skew:   22
//          609/1      2  min:  514  max:  536  skew:   22
//          610/1      2  min:  514  max:  536  skew:   22
//          611/1      2  min:  514  max:  536  skew:   22
//          766/10      1  min:  100  max:  100
//          767/10      1  min:  100  max:  100
//          768/10      1  min:  100  max:  100
//          769/10      1  min:  100  max:  100
//          770/10      1  min:  100  max:  100
//          771/10      1  min:  100  max:  100
//          772/10      1  min:  100  max:  100
//          773/10      1  min:  100  max:  100
//          774/10      1  min:  100  max:  100
//          775/10      1  min:  100  max:  100
//          776/10      1  min:  100  max:  100
//          777/10      1  min:  100  max:  100
//          778/10      1  min:  100  max:  100
//          779/10      1  min:  100  max:  100
//          780/10      1  min:  100  max:  100
//          781/10      1  min:  100  max:  100
//          782/10      1  min:  100  max:  100
//          783/10      1  min:  100  max:  100
//          784/10      1  min:  100  max:  100
//          785/10      1  min:  100  max:  100
//          786/10      1  min:  100  max:  100
//          787/10      1  min:  100  max:  100
