// Seed: 730077312
module module_0 ();
  string id_1;
  assign id_1 = "";
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output supply1 id_2
    , id_6,
    input supply1 id_3,
    input wor id_4
);
  assign id_6[1] = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor  id_0,
    output tri0 id_1,
    input  tri  id_2
);
  tri0 id_4;
  assign id_1 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = "";
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_13;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  xor primCall (id_3, id_5, id_2, id_1, id_7, id_4, id_6);
  module_3 modCall_1 (
      id_4,
      id_2,
      id_7,
      id_3,
      id_6,
      id_4,
      id_2,
      id_2,
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign id_4 = id_6;
endmodule
