Analysis & Synthesis report for IFetch_Stage
Wed Apr 25 07:19:10 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for I_Mem:Inst_Mem|altsyncram:altsyncram_component|altsyncram_sfs3:auto_generated
 15. Source assignments for D_Mem:DataMEM0|altsyncram:altsyncram_component|altsyncram_efs3:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Pipeline
 17. Parameter Settings for User Entity Instance: Reg32en:PC_Reg_1
 18. Parameter Settings for User Entity Instance: Reg32en:PC_plus4
 19. Parameter Settings for User Entity Instance: I_Mem:Inst_Mem|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: IF_ID_REG:IF_ID
 21. Parameter Settings for User Entity Instance: ShiftLeft_2:Shift_L0
 22. Parameter Settings for User Entity Instance: Hazard_Detect:HDU1
 23. Parameter Settings for User Entity Instance: RegisterFile:RegF0
 24. Parameter Settings for User Entity Instance: RegisterFile:RegF0|ReadUnit:READ_U_0
 25. Parameter Settings for User Entity Instance: RegisterFile:RegF0|ReadUnit:READ_U_0|mux32:MUX0_32_1
 26. Parameter Settings for User Entity Instance: RegisterFile:RegF0|ReadUnit:READ_U_0|mux32:MUX1_32_1
 27. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0
 28. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst
 29. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:REG0
 30. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:1:REGS
 31. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:2:REGS
 32. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:3:REGS
 33. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:4:REGS
 34. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:5:REGS
 35. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:6:REGS
 36. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:7:REGS
 37. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:8:REGS
 38. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:9:REGS
 39. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:10:REGS
 40. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:11:REGS
 41. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:12:REGS
 42. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:13:REGS
 43. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:14:REGS
 44. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:15:REGS
 45. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:16:REGS
 46. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:17:REGS
 47. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:18:REGS
 48. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:19:REGS
 49. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:20:REGS
 50. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:21:REGS
 51. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:22:REGS
 52. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:23:REGS
 53. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:24:REGS
 54. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:25:REGS
 55. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:26:REGS
 56. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:27:REGS
 57. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:28:REGS
 58. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:29:REGS
 59. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:30:REGS
 60. Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:31:REGS
 61. Parameter Settings for User Entity Instance: SignExtend:Sign_Ext_0
 62. Parameter Settings for User Entity Instance: ID_EX_REG:ID_EX
 63. Parameter Settings for User Entity Instance: mux_2to1:Mux0_2to1
 64. Parameter Settings for User Entity Instance: mux_2to1:Mux1_2to1
 65. Parameter Settings for User Entity Instance: mux_4to1:Mux0_4to1
 66. Parameter Settings for User Entity Instance: mux_4to1:Mux0_4to1|mux_2to1:MUX0_2_1
 67. Parameter Settings for User Entity Instance: mux_4to1:Mux0_4to1|mux_2to1:MUX1_2_1
 68. Parameter Settings for User Entity Instance: mux_4to1:Mux0_4to1|mux_2to1:MUX2_2_1
 69. Parameter Settings for User Entity Instance: mux_4to1:Mux1_4to1
 70. Parameter Settings for User Entity Instance: mux_4to1:Mux1_4to1|mux_2to1:MUX0_2_1
 71. Parameter Settings for User Entity Instance: mux_4to1:Mux1_4to1|mux_2to1:MUX1_2_1
 72. Parameter Settings for User Entity Instance: mux_4to1:Mux1_4to1|mux_2to1:MUX2_2_1
 73. Parameter Settings for User Entity Instance: FWD_Unit:FWD_U
 74. Parameter Settings for User Entity Instance: alu_1:ALU_exc
 75. Parameter Settings for User Entity Instance: ShiftLeft_2:Shift_L1
 76. Parameter Settings for User Entity Instance: mux_2to1:Mux3_2to1
 77. Parameter Settings for User Entity Instance: EX_MEM_REG:EX_MEM
 78. Parameter Settings for User Entity Instance: mux_2to1:Mux2_2to1
 79. Parameter Settings for User Entity Instance: D_Mem:DataMEM0|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: MEM_WB_REG:MEM_WB
 81. Parameter Settings for User Entity Instance: mux_2to1:Mux4_2to1
 82. altsyncram Parameter Settings by Entity Instance
 83. Port Connectivity Checks: "MEM_WB_REG:MEM_WB"
 84. Port Connectivity Checks: "D_Mem:DataMEM0"
 85. Port Connectivity Checks: "ShiftLeft_2:Shift_L1"
 86. Port Connectivity Checks: "mux_4to1:Mux1_4to1"
 87. Port Connectivity Checks: "mux_4to1:Mux0_4to1"
 88. Port Connectivity Checks: "ID_EX_REG:ID_EX"
 89. Port Connectivity Checks: "RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:REG0"
 90. Port Connectivity Checks: "RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst"
 91. Port Connectivity Checks: "RegisterFile:RegF0|WriteUnit:WRITE_U_0|decoder5_to_32:DECODE0_5_32"
 92. Port Connectivity Checks: "Adder32:Add0"
 93. Port Connectivity Checks: "I_Mem:Inst_Mem"
 94. Port Connectivity Checks: "Reg32en:PC_plus4"
 95. Post-Synthesis Netlist Statistics for Top Partition
 96. Elapsed Time Per Partition
 97. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 25 07:19:10 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; IFetch_Stage                                ;
; Top-level Entity Name              ; MIPS_Pipeline                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,132                                       ;
;     Total combinational functions  ; 2,075                                       ;
;     Dedicated logic registers      ; 1,394                                       ;
; Total registers                    ; 1394                                        ;
; Total pins                         ; 490                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF672C7G     ;                    ;
; Top-level entity name                                                      ; MIPS_Pipeline      ; IFetch_Stage       ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+
; PC_reg_package.vhd               ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/PC_reg_package.vhd                                  ;         ;
; Adder32.vhd                      ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/Adder32.vhd                                         ;         ;
; Adder32_package.vhd              ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/Adder32_package.vhd                                 ;         ;
; proctypes_package.vhd            ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/proctypes_package.vhd                               ;         ;
; mux32.vhd                        ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/mux32.vhd                                           ;         ;
; mux32_package.vhd                ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/mux32_package.vhd                                   ;         ;
; decoder5_to_32.vhd               ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/decoder5_to_32.vhd                                  ;         ;
; decoder5to32_package.vhd         ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/decoder5to32_package.vhd                            ;         ;
; Reg32en.vhd                      ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/Reg32en.vhd                                         ;         ;
; Reg32en_package.vhd              ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/Reg32en_package.vhd                                 ;         ;
; Reg_Bank_32.vhd                  ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/Reg_Bank_32.vhd                                     ;         ;
; RegBank32_package.vhd            ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/RegBank32_package.vhd                               ;         ;
; mux_2to1.vhd                     ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/mux_2to1.vhd                                        ;         ;
; mux_4to1.vhd                     ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/mux_4to1.vhd                                        ;         ;
; mux2to1_package.vhd              ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/mux2to1_package.vhd                                 ;         ;
; mux4to1_package.vhd              ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/mux4to1_package.vhd                                 ;         ;
; mux32to1_package.vhd             ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/mux32to1_package.vhd                                ;         ;
; WriteUnit.vhd                    ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/WriteUnit.vhd                                       ;         ;
; WriteUnit_package.vhd            ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/WriteUnit_package.vhd                               ;         ;
; ReadUnit.vhd                     ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/ReadUnit.vhd                                        ;         ;
; ReadUnit_package.vhd             ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/ReadUnit_package.vhd                                ;         ;
; RegisterFile.vhd                 ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/RegisterFile.vhd                                    ;         ;
; RegisterFile_package.vhd         ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/RegisterFile_package.vhd                            ;         ;
; SignExtend.vhd                   ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/SignExtend.vhd                                      ;         ;
; SignExtend_package.vhd           ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/SignExtend_package.vhd                              ;         ;
; alu_1.vhd                        ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/alu_1.vhd                                           ;         ;
; ALU_package.vhd                  ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/ALU_package.vhd                                     ;         ;
; Data1.mif                        ; yes             ; User Memory Initialization File  ; /home/dennisejorh/Documents/Project_pt1/Data1.mif                                           ;         ;
; Control.vhd                      ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/Control.vhd                                         ;         ;
; ALU_Control.vhd                  ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/ALU_Control.vhd                                     ;         ;
; ALUcontrol_package.vhd           ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/ALUcontrol_package.vhd                              ;         ;
; Control_package.vhd              ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/Control_package.vhd                                 ;         ;
; ShiftLeft_2.vhd                  ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/ShiftLeft_2.vhd                                     ;         ;
; ShiftLeft2_package.vhd           ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/ShiftLeft2_package.vhd                              ;         ;
; IF_ID_REG.vhd                    ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/IF_ID_REG.vhd                                       ;         ;
; IF_ID_package.vhd                ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/IF_ID_package.vhd                                   ;         ;
; ID_EX_REG.vhd                    ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/ID_EX_REG.vhd                                       ;         ;
; ID_EX_package.vhd                ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/ID_EX_package.vhd                                   ;         ;
; EX_MEM_REG.vhd                   ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/EX_MEM_REG.vhd                                      ;         ;
; EX_MEM_package.vhd               ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/EX_MEM_package.vhd                                  ;         ;
; MEM_WB_REG.vhd                   ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/MEM_WB_REG.vhd                                      ;         ;
; MEM_WB_package.vhd               ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/MEM_WB_package.vhd                                  ;         ;
; FWD_Unit.vhd                     ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/FWD_Unit.vhd                                        ;         ;
; FWD_Unit_package.vhd             ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/FWD_Unit_package.vhd                                ;         ;
; Hazard_Detect.vhd                ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/Hazard_Detect.vhd                                   ;         ;
; HDU_1_package.vhd                ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/HDU_1_package.vhd                                   ;         ;
; Hazard_Detect_2.vhd              ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/Hazard_Detect_2.vhd                                 ;         ;
; HDU_2_package.vhd                ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/HDU_2_package.vhd                                   ;         ;
; I_Mem.vhd                        ; yes             ; User Wizard-Generated File       ; /home/dennisejorh/Documents/Project_pt1/I_Mem.vhd                                           ;         ;
; I_Mem_package.vhd                ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/I_Mem_package.vhd                                   ;         ;
; D_Mem.vhd                        ; yes             ; User Wizard-Generated File       ; /home/dennisejorh/Documents/Project_pt1/D_Mem.vhd                                           ;         ;
; D_Mem_package.vhd                ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/D_Mem_package.vhd                                   ;         ;
; MIPS_Pipeline.vhd                ; yes             ; User VHDL File                   ; /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd                                   ;         ;
; IMem1.mif                        ; yes             ; User Memory Initialization File  ; /home/dennisejorh/Documents/Project_pt1/IMem1.mif                                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                     ; /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_sfs3.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/dennisejorh/Documents/Project_pt1/db/altsyncram_sfs3.tdf                              ;         ;
; db/altsyncram_efs3.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/dennisejorh/Documents/Project_pt1/db/altsyncram_efs3.tdf                              ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 3,132       ;
;                                             ;             ;
; Total combinational functions               ; 2075        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1647        ;
;     -- 3 input functions                    ; 353         ;
;     -- <=2 input functions                  ; 75          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1954        ;
;     -- arithmetic mode                      ; 121         ;
;                                             ;             ;
; Total registers                             ; 1394        ;
;     -- Dedicated logic registers            ; 1394        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 490         ;
; Total memory bits                           ; 16384       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 1458        ;
; Total fan-out                               ; 13411       ;
; Average fan-out                             ; 2.97        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                       ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |MIPS_Pipeline                            ; 2075 (5)            ; 1394 (0)                  ; 16384       ; 0          ; 0            ; 0       ; 0         ; 490  ; 0            ; 0          ; |MIPS_Pipeline                                                                                            ; MIPS_Pipeline   ; work         ;
;    |ALU_Control:ALUctrl_0|                ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|ALU_Control:ALUctrl_0                                                                      ; ALU_Control     ; work         ;
;    |Adder32:Add0|                         ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|Adder32:Add0                                                                               ; Adder32         ; work         ;
;    |Control:Control_U|                    ; 14 (14)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|Control:Control_U                                                                          ; Control         ; work         ;
;    |D_Mem:DataMEM0|                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|D_Mem:DataMEM0                                                                             ; D_Mem           ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|D_Mem:DataMEM0|altsyncram:altsyncram_component                                             ; altsyncram      ; work         ;
;          |altsyncram_efs3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|D_Mem:DataMEM0|altsyncram:altsyncram_component|altsyncram_efs3:auto_generated              ; altsyncram_efs3 ; work         ;
;    |EX_MEM_REG:EX_MEM|                    ; 108 (108)           ; 107 (107)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|EX_MEM_REG:EX_MEM                                                                          ; EX_MEM_REG      ; work         ;
;    |FWD_Unit:FWD_U|                       ; 37 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|FWD_Unit:FWD_U                                                                             ; FWD_Unit        ; work         ;
;    |Hazard_Detect:HDU1|                   ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|Hazard_Detect:HDU1                                                                         ; Hazard_Detect   ; work         ;
;    |Hazard_Detect_2:HDU2|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|Hazard_Detect_2:HDU2                                                                       ; Hazard_Detect_2 ; work         ;
;    |ID_EX_REG:ID_EX|                      ; 0 (0)               ; 121 (121)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|ID_EX_REG:ID_EX                                                                            ; ID_EX_REG       ; work         ;
;    |IF_ID_REG:IF_ID|                      ; 63 (63)             ; 63 (63)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|IF_ID_REG:IF_ID                                                                            ; IF_ID_REG       ; work         ;
;    |I_Mem:Inst_Mem|                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|I_Mem:Inst_Mem                                                                             ; I_Mem           ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|I_Mem:Inst_Mem|altsyncram:altsyncram_component                                             ; altsyncram      ; work         ;
;          |altsyncram_sfs3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|I_Mem:Inst_Mem|altsyncram:altsyncram_component|altsyncram_sfs3:auto_generated              ; altsyncram_sfs3 ; work         ;
;    |MEM_WB_REG:MEM_WB|                    ; 0 (0)               ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|MEM_WB_REG:MEM_WB                                                                          ; MEM_WB_REG      ; work         ;
;    |Reg32en:PC_Reg_1|                     ; 0 (0)               ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|Reg32en:PC_Reg_1                                                                           ; Reg32en         ; work         ;
;    |Reg32en:PC_plus4|                     ; 0 (0)               ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|Reg32en:PC_plus4                                                                           ; Reg32en         ; work         ;
;    |RegisterFile:RegF0|                   ; 1321 (0)            ; 992 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0                                                                         ; RegisterFile    ; work         ;
;       |ReadUnit:READ_U_0|                 ; 1290 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|ReadUnit:READ_U_0                                                       ; ReadUnit        ; work         ;
;          |mux32:MUX0_32_1|                ; 645 (645)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|ReadUnit:READ_U_0|mux32:MUX0_32_1                                       ; mux32           ; work         ;
;          |mux32:MUX1_32_1|                ; 645 (645)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|ReadUnit:READ_U_0|mux32:MUX1_32_1                                       ; mux32           ; work         ;
;       |WriteUnit:WRITE_U_0|               ; 31 (31)             ; 992 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0                                                     ; WriteUnit       ; work         ;
;          |Reg_Bank_32:REG_BANK_Inst|      ; 0 (0)               ; 992 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst                           ; Reg_Bank_32     ; work         ;
;             |Reg32en:\GEN_REGS:10:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:10:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:11:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:11:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:12:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:12:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:13:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:13:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:14:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:14:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:15:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:15:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:16:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:16:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:17:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:17:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:18:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:18:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:19:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:19:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:1:REGS|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:1:REGS  ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:20:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:20:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:21:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:21:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:22:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:22:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:23:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:23:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:24:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:24:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:25:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:25:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:26:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:26:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:27:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:27:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:28:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:28:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:29:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:29:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:2:REGS|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:2:REGS  ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:30:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:30:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:31:REGS|   ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:31:REGS ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:3:REGS|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:3:REGS  ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:4:REGS|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:4:REGS  ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:5:REGS|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:5:REGS  ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:6:REGS|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:6:REGS  ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:7:REGS|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:7:REGS  ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:8:REGS|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:8:REGS  ; Reg32en         ; work         ;
;             |Reg32en:\GEN_REGS:9:REGS|    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:9:REGS  ; Reg32en         ; work         ;
;    |alu_1:ALU_exc|                        ; 232 (232)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|alu_1:ALU_exc                                                                              ; alu_1           ; work         ;
;    |mux_2to1:Mux0_2to1|                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|mux_2to1:Mux0_2to1                                                                         ; mux_2to1        ; work         ;
;    |mux_2to1:Mux1_2to1|                   ; 38 (38)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|mux_2to1:Mux1_2to1                                                                         ; mux_2to1        ; work         ;
;    |mux_2to1:Mux3_2to1|                   ; 31 (31)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|mux_2to1:Mux3_2to1                                                                         ; mux_2to1        ; work         ;
;    |mux_2to1:Mux4_2to1|                   ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|mux_2to1:Mux4_2to1                                                                         ; mux_2to1        ; work         ;
;    |mux_4to1:Mux0_4to1|                   ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|mux_4to1:Mux0_4to1                                                                         ; mux_4to1        ; work         ;
;       |mux_2to1:MUX2_2_1|                 ; 67 (67)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|mux_4to1:Mux0_4to1|mux_2to1:MUX2_2_1                                                       ; mux_2to1        ; work         ;
;    |mux_4to1:Mux1_4to1|                   ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|mux_4to1:Mux1_4to1                                                                         ; mux_4to1        ; work         ;
;       |mux_2to1:MUX2_2_1|                 ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Pipeline|mux_4to1:Mux1_4to1|mux_2to1:MUX2_2_1                                                       ; mux_2to1        ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------+
; Name                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF       ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------+
; D_Mem:DataMEM0|altsyncram:altsyncram_component|altsyncram_efs3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; Data1.mif ;
; I_Mem:Inst_Mem|altsyncram:altsyncram_component|altsyncram_sfs3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; IMem1.mif ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |MIPS_Pipeline|D_Mem:DataMEM0 ; D_Mem.vhd       ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |MIPS_Pipeline|I_Mem:Inst_Mem ; I_Mem.vhd       ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; ALU_Control:ALUctrl_0|ALU_Ctrl[2]                  ; GND                 ; yes                    ;
; ALU_Control:ALUctrl_0|ALU_Ctrl[0]                  ; GND                 ; yes                    ;
; ALU_Control:ALUctrl_0|ALU_Ctrl[1]                  ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                           ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------+
; Register name                                                                          ; Reason for Removal                                  ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------+
; RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:REG0|Q[0..31] ; Stuck at GND due to stuck port clear                ;
; ID_EX_REG:ID_EX|ID_EX_extend_value[11]                                                 ; Merged with ID_EX_REG:ID_EX|ID_EX_Rd[0]             ;
; ID_EX_REG:ID_EX|ID_EX_extend_value[15..30]                                             ; Merged with ID_EX_REG:ID_EX|ID_EX_extend_value[31]  ;
; ID_EX_REG:ID_EX|ID_EX_Rd[4]                                                            ; Merged with ID_EX_REG:ID_EX|ID_EX_extend_value[31]  ;
; ID_EX_REG:ID_EX|ID_EX_Rd[3]                                                            ; Merged with ID_EX_REG:ID_EX|ID_EX_extend_value[14]  ;
; ID_EX_REG:ID_EX|ID_EX_Rd[2]                                                            ; Merged with ID_EX_REG:ID_EX|ID_EX_extend_value[13]  ;
; ID_EX_REG:ID_EX|ID_EX_Rd[1]                                                            ; Merged with ID_EX_REG:ID_EX|ID_EX_extend_value[12]  ;
; Control:Control_U|ALUOp[1]                                                             ; Merged with Control:Control_U|RegDst                ;
; Control:Control_U|MemtoReg                                                             ; Merged with Control:Control_U|MemRead               ;
; Reg32en:PC_Reg_1|Q[1]                                                                  ; Merged with Reg32en:PC_Reg_1|Q[0]                   ;
; EX_MEM_REG:EX_MEM|EX_MEM_Branch_Addr[1]                                                ; Merged with EX_MEM_REG:EX_MEM|EX_MEM_Branch_Addr[0] ;
; ID_EX_REG:ID_EX|ID_EX_nextPC[1]                                                        ; Merged with ID_EX_REG:ID_EX|ID_EX_nextPC[0]         ;
; IF_ID_REG:IF_ID|IF_ID_nextPC[1]                                                        ; Merged with IF_ID_REG:IF_ID|IF_ID_nextPC[0]         ;
; Reg32en:PC_plus4|Q[1]                                                                  ; Merged with Reg32en:PC_plus4|Q[0]                   ;
; Total Number of Removed Registers = 60                                                 ;                                                     ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1394  ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 31    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1086  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |MIPS_Pipeline|IF_ID_REG:IF_ID|IF_ID_Instruction[27]                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Pipeline|mux_4to1:Mux0_4to1|mux_2to1:MUX2_2_1|Y[24]                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Pipeline|mux_4to1:Mux1_4to1|mux_2to1:MUX2_2_1|Y[14]                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |MIPS_Pipeline|alu_1:ALU_exc|Mux20                                        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Pipeline|RegisterFile:RegF0|ReadUnit:READ_U_0|mux32:MUX0_32_1|Mux3  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Pipeline|RegisterFile:RegF0|ReadUnit:READ_U_0|mux32:MUX1_32_1|Mux13 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for I_Mem:Inst_Mem|altsyncram:altsyncram_component|altsyncram_sfs3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for D_Mem:DataMEM0|altsyncram:altsyncram_component|altsyncram_efs3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Pipeline ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
; M              ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg32en:PC_Reg_1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg32en:PC_plus4 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I_Mem:Inst_Mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; IMem1.mif            ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_sfs3      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID_REG:IF_ID ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ShiftLeft_2:Shift_L0 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 26    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Hazard_Detect:HDU1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; m              ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|ReadUnit:READ_U_0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|ReadUnit:READ_U_0|mux32:MUX0_32_1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|ReadUnit:READ_U_0|mux32:MUX1_32_1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:REG0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:1:REGS ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:2:REGS ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:3:REGS ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:4:REGS ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:5:REGS ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:6:REGS ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:7:REGS ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:8:REGS ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:9:REGS ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:10:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:11:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:12:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:13:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:14:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:15:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:16:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:17:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:18:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:19:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:20:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:21:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:22:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:23:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:24:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:25:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:26:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:27:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:28:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:29:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:30:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:\GEN_REGS:31:REGS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignExtend:Sign_Ext_0 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_REG:ID_EX ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:Mux0_2to1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:Mux1_2to1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4to1:Mux0_4to1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4to1:Mux0_4to1|mux_2to1:MUX0_2_1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4to1:Mux0_4to1|mux_2to1:MUX1_2_1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4to1:Mux0_4to1|mux_2to1:MUX2_2_1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4to1:Mux1_4to1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4to1:Mux1_4to1|mux_2to1:MUX0_2_1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4to1:Mux1_4to1|mux_2to1:MUX1_2_1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4to1:Mux1_4to1|mux_2to1:MUX2_2_1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FWD_Unit:FWD_U ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; m              ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_1:ALU_exc ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ShiftLeft_2:Shift_L1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:Mux3_2to1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_REG:EX_MEM ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:Mux2_2to1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D_Mem:DataMEM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; Data1.mif            ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_efs3      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_REG:MEM_WB ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:Mux4_2to1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 2                                              ;
; Entity Instance                           ; I_Mem:Inst_Mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 32                                             ;
;     -- NUMWORDS_A                         ; 256                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 0                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; D_Mem:DataMEM0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 32                                             ;
;     -- NUMWORDS_A                         ; 256                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 0                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MEM_WB_REG:MEM_WB" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; reset ; Input ; Info     ; Stuck at GND       ;
+-------+-------+----------+--------------------+


+--------------------------------------------+
; Port Connectivity Checks: "D_Mem:DataMEM0" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; aclr ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ShiftLeft_2:Shift_L1"                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; shift_out[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux_4to1:Mux1_4to1" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; x3   ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux_4to1:Mux0_4to1" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; x3   ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+---------------------------------------------+
; Port Connectivity Checks: "ID_EX_REG:ID_EX" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; reset ; Input ; Info     ; Stuck at GND     ;
+-------+-------+----------+------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst|Reg32en:REG0" ;
+-------+-------+----------+--------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                        ;
+-------+-------+----------+--------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at VCC                                                                   ;
+-------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst" ;
+-------+-------+----------+-------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                           ;
+-------+-------+----------+-------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                      ;
; e[0]  ; Input ; Info     ; Stuck at GND                                                      ;
+-------+-------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegF0|WriteUnit:WRITE_U_0|decoder5_to_32:DECODE0_5_32"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "Adder32:Add0"   ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[31..3] ; Input ; Info     ; Stuck at GND ;
; b[1..0]  ; Input ; Info     ; Stuck at GND ;
; b[2]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "I_Mem:Inst_Mem" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; aclr ; Input ; Info     ; Stuck at GND     ;
; wren ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+----------------------------------------------+
; Port Connectivity Checks: "Reg32en:PC_plus4" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; en    ; Input ; Info     ; Stuck at VCC      ;
; reset ; Input ; Info     ; Stuck at GND      ;
+-------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 490                         ;
; cycloneiii_ff         ; 1394                        ;
;     ENA               ; 1055                        ;
;     ENA CLR           ; 31                          ;
;     SCLR              ; 30                          ;
;     plain             ; 278                         ;
; cycloneiii_lcell_comb ; 2077                        ;
;     arith             ; 121                         ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 91                          ;
;     normal            ; 1956                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 262                         ;
;         4 data inputs ; 1647                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 16.30                       ;
; Average LUT depth     ; 5.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Apr 25 07:17:47 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ECE4120_Project_pt1 -c IFetch_Stage
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file TB_MIPS_Pipe.vhd
    Info (12022): Found design unit 1: TB_MIPS_Pipe-TB_MIPS_Pipe_Arch File: /home/dennisejorh/Documents/Project_pt1/TB_MIPS_Pipe.vhd Line: 11
    Info (12023): Found entity 1: TB_MIPS_Pipe File: /home/dennisejorh/Documents/Project_pt1/TB_MIPS_Pipe.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file Program_Mem.vhd
    Info (12022): Found design unit 1: program_mem-SYN File: /home/dennisejorh/Documents/Project_pt1/Program_Mem.vhd Line: 54
    Info (12023): Found entity 1: Program_Mem File: /home/dennisejorh/Documents/Project_pt1/Program_Mem.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file IFetch_Stage.vhd
    Info (12022): Found design unit 1: IFetch_Stage-Structure File: /home/dennisejorh/Documents/Project_pt1/IFetch_Stage.vhd Line: 18
    Info (12023): Found entity 1: IFetch_Stage File: /home/dennisejorh/Documents/Project_pt1/IFetch_Stage.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file PC_Reg.vhd
    Info (12022): Found design unit 1: PC_Reg-Behavior File: /home/dennisejorh/Documents/Project_pt1/PC_Reg.vhd Line: 11
    Info (12023): Found entity 1: PC_Reg File: /home/dennisejorh/Documents/Project_pt1/PC_Reg.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file ProgMem_package.vhd
    Info (12022): Found design unit 1: ProgMem_package File: /home/dennisejorh/Documents/Project_pt1/ProgMem_package.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file PC_reg_package.vhd
    Info (12022): Found design unit 1: PC_reg_package File: /home/dennisejorh/Documents/Project_pt1/PC_reg_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Adder32.vhd
    Info (12022): Found design unit 1: Adder32-Behavior File: /home/dennisejorh/Documents/Project_pt1/Adder32.vhd Line: 12
    Info (12023): Found entity 1: Adder32 File: /home/dennisejorh/Documents/Project_pt1/Adder32.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file Adder32_package.vhd
    Info (12022): Found design unit 1: Adder32_package File: /home/dennisejorh/Documents/Project_pt1/Adder32_package.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file TB_IFetch.vhd
    Info (12022): Found design unit 1: TB_IFetch-TB_IFetch_Arch File: /home/dennisejorh/Documents/Project_pt1/TB_IFetch.vhd Line: 7
    Info (12023): Found entity 1: TB_IFetch File: /home/dennisejorh/Documents/Project_pt1/TB_IFetch.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file IFetch_package.vhd
    Info (12022): Found design unit 1: IFetch_package File: /home/dennisejorh/Documents/Project_pt1/IFetch_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file RegFile.vhd
    Info (12022): Found design unit 1: RegFile-Behavior File: /home/dennisejorh/Documents/Project_pt1/RegFile.vhd Line: 17
    Info (12023): Found entity 1: RegFile File: /home/dennisejorh/Documents/Project_pt1/RegFile.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file proctypes_package.vhd
    Info (12022): Found design unit 1: proctypes_package File: /home/dennisejorh/Documents/Project_pt1/proctypes_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux32.vhd
    Info (12022): Found design unit 1: mux32-Behavior File: /home/dennisejorh/Documents/Project_pt1/mux32.vhd Line: 23
    Info (12023): Found entity 1: mux32 File: /home/dennisejorh/Documents/Project_pt1/mux32.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file mux32_package.vhd
    Info (12022): Found design unit 1: mux32_package File: /home/dennisejorh/Documents/Project_pt1/mux32_package.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file decoder5_to_32.vhd
    Info (12022): Found design unit 1: decoder5_to_32-Behavior File: /home/dennisejorh/Documents/Project_pt1/decoder5_to_32.vhd Line: 11
    Info (12023): Found entity 1: decoder5_to_32 File: /home/dennisejorh/Documents/Project_pt1/decoder5_to_32.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file decoder5to32_package.vhd
    Info (12022): Found design unit 1: decoder5to32_package File: /home/dennisejorh/Documents/Project_pt1/decoder5to32_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Reg32en.vhd
    Info (12022): Found design unit 1: Reg32en-Behavior File: /home/dennisejorh/Documents/Project_pt1/Reg32en.vhd Line: 14
    Info (12023): Found entity 1: Reg32en File: /home/dennisejorh/Documents/Project_pt1/Reg32en.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file Reg32en_package.vhd
    Info (12022): Found design unit 1: Reg32en_package File: /home/dennisejorh/Documents/Project_pt1/Reg32en_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Reg_Bank_32.vhd
    Info (12022): Found design unit 1: Reg_Bank_32-Structure File: /home/dennisejorh/Documents/Project_pt1/Reg_Bank_32.vhd Line: 21
    Info (12023): Found entity 1: Reg_Bank_32 File: /home/dennisejorh/Documents/Project_pt1/Reg_Bank_32.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file RegBank32_package.vhd
    Info (12022): Found design unit 1: RegBank32_package File: /home/dennisejorh/Documents/Project_pt1/RegBank32_package.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_2to1.vhd
    Info (12022): Found design unit 1: mux_2to1-Behavior File: /home/dennisejorh/Documents/Project_pt1/mux_2to1.vhd Line: 13
    Info (12023): Found entity 1: mux_2to1 File: /home/dennisejorh/Documents/Project_pt1/mux_2to1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_4to1.vhd
    Info (12022): Found design unit 1: mux_4to1-Structure File: /home/dennisejorh/Documents/Project_pt1/mux_4to1.vhd Line: 12
    Info (12023): Found entity 1: mux_4to1 File: /home/dennisejorh/Documents/Project_pt1/mux_4to1.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file mux2to1_package.vhd
    Info (12022): Found design unit 1: mux2to1_package File: /home/dennisejorh/Documents/Project_pt1/mux2to1_package.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file mux4to1_package.vhd
    Info (12022): Found design unit 1: mux4to1_package File: /home/dennisejorh/Documents/Project_pt1/mux4to1_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_8to1.vhd
    Info (12022): Found design unit 1: mux_8to1-Structure File: /home/dennisejorh/Documents/Project_pt1/mux_8to1.vhd Line: 14
    Info (12023): Found entity 1: mux_8to1 File: /home/dennisejorh/Documents/Project_pt1/mux_8to1.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file mux8to1_package.vhd
    Info (12022): Found design unit 1: mux8to1_package File: /home/dennisejorh/Documents/Project_pt1/mux8to1_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_16to1.vhd
    Info (12022): Found design unit 1: mux_16to1-Structure File: /home/dennisejorh/Documents/Project_pt1/mux_16to1.vhd Line: 16
    Info (12023): Found entity 1: mux_16to1 File: /home/dennisejorh/Documents/Project_pt1/mux_16to1.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file mux16to1_package.vhd
    Info (12022): Found design unit 1: mux16to1_package File: /home/dennisejorh/Documents/Project_pt1/mux16to1_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_32to1.vhd
    Info (12022): Found design unit 1: mux_32to1-Structure File: /home/dennisejorh/Documents/Project_pt1/mux_32to1.vhd Line: 17
    Info (12023): Found entity 1: mux_32to1 File: /home/dennisejorh/Documents/Project_pt1/mux_32to1.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file mux32to1_package.vhd
    Info (12022): Found design unit 1: mux32to1_package File: /home/dennisejorh/Documents/Project_pt1/mux32to1_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file WriteUnit.vhd
    Info (12022): Found design unit 1: WriteUnit-Structure File: /home/dennisejorh/Documents/Project_pt1/WriteUnit.vhd Line: 19
    Info (12023): Found entity 1: WriteUnit File: /home/dennisejorh/Documents/Project_pt1/WriteUnit.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file WriteUnit_package.vhd
    Info (12022): Found design unit 1: WriteUnit_package File: /home/dennisejorh/Documents/Project_pt1/WriteUnit_package.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ReadUnit.vhd
    Info (12022): Found design unit 1: ReadUnit-Structure File: /home/dennisejorh/Documents/Project_pt1/ReadUnit.vhd Line: 21
    Info (12023): Found entity 1: ReadUnit File: /home/dennisejorh/Documents/Project_pt1/ReadUnit.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file ReadUnit_package.vhd
    Info (12022): Found design unit 1: ReadUnit_package File: /home/dennisejorh/Documents/Project_pt1/ReadUnit_package.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file RegisterFile.vhd
    Info (12022): Found design unit 1: RegisterFile-Structure File: /home/dennisejorh/Documents/Project_pt1/RegisterFile.vhd Line: 22
    Info (12023): Found entity 1: RegisterFile File: /home/dennisejorh/Documents/Project_pt1/RegisterFile.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file RegisterFile_package.vhd
    Info (12022): Found design unit 1: RegisterFile_package File: /home/dennisejorh/Documents/Project_pt1/RegisterFile_package.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file SignExtend.vhd
    Info (12022): Found design unit 1: SignExtend-Behavior File: /home/dennisejorh/Documents/Project_pt1/SignExtend.vhd Line: 12
    Info (12023): Found entity 1: SignExtend File: /home/dennisejorh/Documents/Project_pt1/SignExtend.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file SignExtend_package.vhd
    Info (12022): Found design unit 1: SignExtend_package File: /home/dennisejorh/Documents/Project_pt1/SignExtend_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file IDecode_Stage.vhd
    Info (12022): Found design unit 1: IDecode_Stage-Structure File: /home/dennisejorh/Documents/Project_pt1/IDecode_Stage.vhd Line: 23
    Info (12023): Found entity 1: IDecode_Stage File: /home/dennisejorh/Documents/Project_pt1/IDecode_Stage.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file IDecode_package.vhd
    Info (12022): Found design unit 1: IDecode_package File: /home/dennisejorh/Documents/Project_pt1/IDecode_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu_1.vhd
    Info (12022): Found design unit 1: alu_1-Behavior File: /home/dennisejorh/Documents/Project_pt1/alu_1.vhd Line: 16
    Info (12023): Found entity 1: alu_1 File: /home/dennisejorh/Documents/Project_pt1/alu_1.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file ALU_package.vhd
    Info (12022): Found design unit 1: ALU_package File: /home/dennisejorh/Documents/Project_pt1/ALU_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file IExecute_Stage.vhd
    Info (12022): Found design unit 1: IExecute_Stage-Structure File: /home/dennisejorh/Documents/Project_pt1/IExecute_Stage.vhd Line: 23
    Info (12023): Found entity 1: IExecute_Stage File: /home/dennisejorh/Documents/Project_pt1/IExecute_Stage.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file IExecute_package.vhd
    Info (12022): Found design unit 1: IExecute_package File: /home/dennisejorh/Documents/Project_pt1/IExecute_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file TB_IF_ID_EX.vhd
    Info (12022): Found design unit 1: TB_IF_ID_EX-TB_IF_ID_EX_Arch File: /home/dennisejorh/Documents/Project_pt1/TB_IF_ID_EX.vhd Line: 11
    Info (12023): Found entity 1: TB_IF_ID_EX File: /home/dennisejorh/Documents/Project_pt1/TB_IF_ID_EX.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file IF_ID_EX.vhd
    Info (12022): Found design unit 1: IF_ID_EX-Structure File: /home/dennisejorh/Documents/Project_pt1/IF_ID_EX.vhd Line: 40
    Info (12023): Found entity 1: IF_ID_EX File: /home/dennisejorh/Documents/Project_pt1/IF_ID_EX.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file Data_Mem.vhd
    Info (12022): Found design unit 1: data_mem-SYN File: /home/dennisejorh/Documents/Project_pt1/Data_Mem.vhd Line: 54
    Info (12023): Found entity 1: Data_Mem File: /home/dennisejorh/Documents/Project_pt1/Data_Mem.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file DataMem_package.vhd
    Info (12022): Found design unit 1: DataMem_package File: /home/dennisejorh/Documents/Project_pt1/DataMem_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Control.vhd
    Info (12022): Found design unit 1: Control-Behavior File: /home/dennisejorh/Documents/Project_pt1/Control.vhd Line: 20
    Info (12023): Found entity 1: Control File: /home/dennisejorh/Documents/Project_pt1/Control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ALU_Control.vhd
    Info (12022): Found design unit 1: ALU_Control-Behavior File: /home/dennisejorh/Documents/Project_pt1/ALU_Control.vhd Line: 10
    Info (12023): Found entity 1: ALU_Control File: /home/dennisejorh/Documents/Project_pt1/ALU_Control.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file ALUcontrol_package.vhd
    Info (12022): Found design unit 1: ALUcontrol_package File: /home/dennisejorh/Documents/Project_pt1/ALUcontrol_package.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file Control_package.vhd
    Info (12022): Found design unit 1: Control_package File: /home/dennisejorh/Documents/Project_pt1/Control_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ShiftLeft_2.vhd
    Info (12022): Found design unit 1: ShiftLeft_2-Behavior File: /home/dennisejorh/Documents/Project_pt1/ShiftLeft_2.vhd Line: 12
    Info (12023): Found entity 1: ShiftLeft_2 File: /home/dennisejorh/Documents/Project_pt1/ShiftLeft_2.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file ShiftLeft2_package.vhd
    Info (12022): Found design unit 1: ShiftLeft2_package File: /home/dennisejorh/Documents/Project_pt1/ShiftLeft2_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file MIPS_Full.vhd
    Info (12022): Found design unit 1: MIPS_Full-Structure File: /home/dennisejorh/Documents/Project_pt1/MIPS_Full.vhd Line: 45
    Info (12023): Found entity 1: MIPS_Full File: /home/dennisejorh/Documents/Project_pt1/MIPS_Full.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file TB_MIPS.vhd
    Info (12022): Found design unit 1: TB_MIPS-TB_MIPS_Arch File: /home/dennisejorh/Documents/Project_pt1/TB_MIPS.vhd Line: 11
    Info (12023): Found entity 1: TB_MIPS File: /home/dennisejorh/Documents/Project_pt1/TB_MIPS.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file MIPS_package.vhd
    Info (12022): Found design unit 1: MIPS_package File: /home/dennisejorh/Documents/Project_pt1/MIPS_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file IF_ID_REG.vhd
    Info (12022): Found design unit 1: IF_ID_REG-Behavior File: /home/dennisejorh/Documents/Project_pt1/IF_ID_REG.vhd Line: 15
    Info (12023): Found entity 1: IF_ID_REG File: /home/dennisejorh/Documents/Project_pt1/IF_ID_REG.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file IF_ID_package.vhd
    Info (12022): Found design unit 1: IF_ID_package File: /home/dennisejorh/Documents/Project_pt1/IF_ID_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ID_EX_REG.vhd
    Info (12022): Found design unit 1: ID_EX_REG-Behavior File: /home/dennisejorh/Documents/Project_pt1/ID_EX_REG.vhd Line: 25
    Info (12023): Found entity 1: ID_EX_REG File: /home/dennisejorh/Documents/Project_pt1/ID_EX_REG.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file ID_EX_package.vhd
    Info (12022): Found design unit 1: ID_EX_package File: /home/dennisejorh/Documents/Project_pt1/ID_EX_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file EX_MEM_REG.vhd
    Info (12022): Found design unit 1: EX_MEM_REG-Behavior File: /home/dennisejorh/Documents/Project_pt1/EX_MEM_REG.vhd Line: 38
    Info (12023): Found entity 1: EX_MEM_REG File: /home/dennisejorh/Documents/Project_pt1/EX_MEM_REG.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file EX_MEM_package.vhd
    Info (12022): Found design unit 1: EX_MEM_package File: /home/dennisejorh/Documents/Project_pt1/EX_MEM_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file MEM_WB_REG.vhd
    Info (12022): Found design unit 1: MEM_WB_REG-Behavior File: /home/dennisejorh/Documents/Project_pt1/MEM_WB_REG.vhd Line: 22
    Info (12023): Found entity 1: MEM_WB_REG File: /home/dennisejorh/Documents/Project_pt1/MEM_WB_REG.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file MEM_WB_package.vhd
    Info (12022): Found design unit 1: MEM_WB_package File: /home/dennisejorh/Documents/Project_pt1/MEM_WB_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file FWD_Unit.vhd
    Info (12022): Found design unit 1: FWD_Unit-Behavior File: /home/dennisejorh/Documents/Project_pt1/FWD_Unit.vhd Line: 15
    Info (12023): Found entity 1: FWD_Unit File: /home/dennisejorh/Documents/Project_pt1/FWD_Unit.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file FWD_Unit_package.vhd
    Info (12022): Found design unit 1: FWD_Unit_package File: /home/dennisejorh/Documents/Project_pt1/FWD_Unit_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Hazard_Detect.vhd
    Info (12022): Found design unit 1: Hazard_Detect-Behavior File: /home/dennisejorh/Documents/Project_pt1/Hazard_Detect.vhd Line: 15
    Info (12023): Found entity 1: Hazard_Detect File: /home/dennisejorh/Documents/Project_pt1/Hazard_Detect.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file HDU_1_package.vhd
    Info (12022): Found design unit 1: HDU_1_package File: /home/dennisejorh/Documents/Project_pt1/HDU_1_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Hazard_Detect_2.vhd
    Info (12022): Found design unit 1: Hazard_Detect_2-Behavior File: /home/dennisejorh/Documents/Project_pt1/Hazard_Detect_2.vhd Line: 16
    Info (12023): Found entity 1: Hazard_Detect_2 File: /home/dennisejorh/Documents/Project_pt1/Hazard_Detect_2.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file HDU_2_package.vhd
    Info (12022): Found design unit 1: HDU_2_package File: /home/dennisejorh/Documents/Project_pt1/HDU_2_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file I_Mem.vhd
    Info (12022): Found design unit 1: i_mem-SYN File: /home/dennisejorh/Documents/Project_pt1/I_Mem.vhd Line: 57
    Info (12023): Found entity 1: I_Mem File: /home/dennisejorh/Documents/Project_pt1/I_Mem.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file I_Mem_package.vhd
    Info (12022): Found design unit 1: I_Mem_package File: /home/dennisejorh/Documents/Project_pt1/I_Mem_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file D_Mem.vhd
    Info (12022): Found design unit 1: d_mem-SYN File: /home/dennisejorh/Documents/Project_pt1/D_Mem.vhd Line: 56
    Info (12023): Found entity 1: D_Mem File: /home/dennisejorh/Documents/Project_pt1/D_Mem.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file D_Mem_package.vhd
    Info (12022): Found design unit 1: D_Mem_package File: /home/dennisejorh/Documents/Project_pt1/D_Mem_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file MIPS_Pipeline.vhd
    Info (12022): Found design unit 1: MIPS_Pipeline-Structure File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 69
    Info (12023): Found entity 1: MIPS_Pipeline File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 28
Info (12127): Elaborating entity "MIPS_Pipeline" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at MIPS_Pipeline.vhd(85): used implicit default value for signal "Data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at MIPS_Pipeline.vhd(92): object "Reg_d_0" assigned a value but never read File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 92
Warning (10541): VHDL Signal Declaration warning at MIPS_Pipeline.vhd(109): used implicit default value for signal "J_immediate" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 109
Warning (10034): Output port "EX_MEM_nextPC" at MIPS_Pipeline.vhd(47) has no driver File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
Info (12128): Elaborating entity "Reg32en" for hierarchy "Reg32en:PC_Reg_1" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 141
Info (12128): Elaborating entity "I_Mem" for hierarchy "I_Mem:Inst_Mem" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 145
Info (12128): Elaborating entity "altsyncram" for hierarchy "I_Mem:Inst_Mem|altsyncram:altsyncram_component" File: /home/dennisejorh/Documents/Project_pt1/I_Mem.vhd Line: 75
Info (12130): Elaborated megafunction instantiation "I_Mem:Inst_Mem|altsyncram:altsyncram_component" File: /home/dennisejorh/Documents/Project_pt1/I_Mem.vhd Line: 75
Info (12133): Instantiated megafunction "I_Mem:Inst_Mem|altsyncram:altsyncram_component" with the following parameter: File: /home/dennisejorh/Documents/Project_pt1/I_Mem.vhd Line: 75
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "IMem1.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sfs3.tdf
    Info (12023): Found entity 1: altsyncram_sfs3 File: /home/dennisejorh/Documents/Project_pt1/db/altsyncram_sfs3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sfs3" for hierarchy "I_Mem:Inst_Mem|altsyncram:altsyncram_component|altsyncram_sfs3:auto_generated" File: /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Adder32" for hierarchy "Adder32:Add0" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 148
Info (12128): Elaborating entity "IF_ID_REG" for hierarchy "IF_ID_REG:IF_ID" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 153
Info (12128): Elaborating entity "ShiftLeft_2" for hierarchy "ShiftLeft_2:Shift_L0" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 157
Info (12128): Elaborating entity "Control" for hierarchy "Control:Control_U" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 159
Info (12128): Elaborating entity "Hazard_Detect" for hierarchy "Hazard_Detect:HDU1" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 163
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RegF0" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 167
Info (12128): Elaborating entity "ReadUnit" for hierarchy "RegisterFile:RegF0|ReadUnit:READ_U_0" File: /home/dennisejorh/Documents/Project_pt1/RegisterFile.vhd Line: 26
Info (12128): Elaborating entity "mux32" for hierarchy "RegisterFile:RegF0|ReadUnit:READ_U_0|mux32:MUX0_32_1" File: /home/dennisejorh/Documents/Project_pt1/ReadUnit.vhd Line: 24
Info (12128): Elaborating entity "WriteUnit" for hierarchy "RegisterFile:RegF0|WriteUnit:WRITE_U_0" File: /home/dennisejorh/Documents/Project_pt1/RegisterFile.vhd Line: 37
Info (12128): Elaborating entity "decoder5_to_32" for hierarchy "RegisterFile:RegF0|WriteUnit:WRITE_U_0|decoder5_to_32:DECODE0_5_32" File: /home/dennisejorh/Documents/Project_pt1/WriteUnit.vhd Line: 22
Info (12128): Elaborating entity "Reg_Bank_32" for hierarchy "RegisterFile:RegF0|WriteUnit:WRITE_U_0|Reg_Bank_32:REG_BANK_Inst" File: /home/dennisejorh/Documents/Project_pt1/WriteUnit.vhd Line: 34
Info (12128): Elaborating entity "SignExtend" for hierarchy "SignExtend:Sign_Ext_0" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 171
Info (12128): Elaborating entity "ID_EX_REG" for hierarchy "ID_EX_REG:ID_EX" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 175
Warning (10541): VHDL Signal Declaration warning at ID_EX_REG.vhd(17): used implicit default value for signal "ID_EX_Jump_Addr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/dennisejorh/Documents/Project_pt1/ID_EX_REG.vhd Line: 17
Info (12128): Elaborating entity "Hazard_Detect_2" for hierarchy "Hazard_Detect_2:HDU2" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 183
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:Mux0_2to1" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 186
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:Mux1_2to1" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 189
Info (12128): Elaborating entity "mux_4to1" for hierarchy "mux_4to1:Mux0_4to1" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 192
Info (12128): Elaborating entity "FWD_Unit" for hierarchy "FWD_Unit:FWD_U" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 200
Info (12128): Elaborating entity "alu_1" for hierarchy "alu_1:ALU_exc" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 204
Warning (10492): VHDL Process Statement warning at alu_1.vhd(35): signal "Ones" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/dennisejorh/Documents/Project_pt1/alu_1.vhd Line: 35
Warning (10492): VHDL Process Statement warning at alu_1.vhd(37): signal "Zeros" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/dennisejorh/Documents/Project_pt1/alu_1.vhd Line: 37
Warning (10492): VHDL Process Statement warning at alu_1.vhd(42): signal "Zeros" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/dennisejorh/Documents/Project_pt1/alu_1.vhd Line: 42
Info (12128): Elaborating entity "ALU_Control" for hierarchy "ALU_Control:ALUctrl_0" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 206
Info (10041): Inferred latch for "ALU_Ctrl[0]" at ALU_Control.vhd(14) File: /home/dennisejorh/Documents/Project_pt1/ALU_Control.vhd Line: 14
Info (10041): Inferred latch for "ALU_Ctrl[1]" at ALU_Control.vhd(14) File: /home/dennisejorh/Documents/Project_pt1/ALU_Control.vhd Line: 14
Info (10041): Inferred latch for "ALU_Ctrl[2]" at ALU_Control.vhd(14) File: /home/dennisejorh/Documents/Project_pt1/ALU_Control.vhd Line: 14
Info (10041): Inferred latch for "ALU_Ctrl[3]" at ALU_Control.vhd(14) File: /home/dennisejorh/Documents/Project_pt1/ALU_Control.vhd Line: 14
Info (12128): Elaborating entity "ShiftLeft_2" for hierarchy "ShiftLeft_2:Shift_L1" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 208
Info (12128): Elaborating entity "EX_MEM_REG" for hierarchy "EX_MEM_REG:EX_MEM" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 223
Info (12128): Elaborating entity "D_Mem" for hierarchy "D_Mem:DataMEM0" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 245
Info (12128): Elaborating entity "altsyncram" for hierarchy "D_Mem:DataMEM0|altsyncram:altsyncram_component" File: /home/dennisejorh/Documents/Project_pt1/D_Mem.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "D_Mem:DataMEM0|altsyncram:altsyncram_component" File: /home/dennisejorh/Documents/Project_pt1/D_Mem.vhd Line: 63
Info (12133): Instantiated megafunction "D_Mem:DataMEM0|altsyncram:altsyncram_component" with the following parameter: File: /home/dennisejorh/Documents/Project_pt1/D_Mem.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Data1.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_efs3.tdf
    Info (12023): Found entity 1: altsyncram_efs3 File: /home/dennisejorh/Documents/Project_pt1/db/altsyncram_efs3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_efs3" for hierarchy "D_Mem:DataMEM0|altsyncram:altsyncram_component|altsyncram_efs3:auto_generated" File: /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "MEM_WB_REG" for hierarchy "MEM_WB_REG:MEM_WB" File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 250
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "EX_MEM_nextPC[0]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[1]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[2]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[3]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[4]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[5]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[6]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[7]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[8]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[9]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[10]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[11]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[12]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[13]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[14]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[15]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[16]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[17]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[18]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[19]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[20]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[21]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[22]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[23]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[24]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[25]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[26]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[27]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[28]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[29]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[30]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
    Warning (13410): Pin "EX_MEM_nextPC[31]" is stuck at GND File: /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd Line: 47
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3845 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 488 output pins
    Info (21061): Implemented 3291 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 1067 megabytes
    Info: Processing ended: Wed Apr 25 07:19:10 2018
    Info: Elapsed time: 00:01:23
    Info: Total CPU time (on all processors): 00:02:00


