library ieee;
use ieee.std_logic_1164.all;

entity lvds_out_map is

  port(
    LVDS_DATA	: in  std_logic_vector(169 downto 0);
    OUTCTR   	: out std_logic_vector(9 downto 0);
    OUT1 			: out std_logic_vector(9 downto 0);
    OUT2 			: out std_logic_vector(9 downto 0);
    OUT3 			: out std_logic_vector(9 downto 0);
    OUT4 			: out std_logic_vector(9 downto 0);
    OUT5 			: out std_logic_vector(9 downto 0);
    OUT6 			: out std_logic_vector(9 downto 0);
    OUT7 			: out std_logic_vector(9 downto 0);
    OUT8 			: out std_logic_vector(9 downto 0);
    OUT9 			: out std_logic_vector(9 downto 0);
    OUT10			: out std_logic_vector(9 downto 0);
    OUT11			: out std_logic_vector(9 downto 0);
    OUT12			: out std_logic_vector(9 downto 0);
    OUT13			: out std_logic_vector(9 downto 0);
    OUT14			: out std_logic_vector(9 downto 0);
    OUT15			: out std_logic_vector(9 downto 0);
    OUT16   	: out std_logic_vector(9 downto 0);
	);

end entity lvds_out_serialize;

architecture lvds_out_serialize_a of lvds_out_serialize is

	begin  
    OUTCTR <= LVDS_CTR(9 downto 0);
    OUT1 	 <= LVDS_CTR(19 downto 10);
    OUT2 	 <= LVDS_CTR(29 downto 20);
    OUT3 	 <= LVDS_CTR(39 downto 30);
    OUT4 	 <= LVDS_CTR(49 downto 40);
    OUT5 	 <= LVDS_CTR(59 downto 50);
    OUT6 	 <= LVDS_CTR(69 downto 60);
    OUT7 	 <= LVDS_CTR(79 downto 70);
    OUT8 	 <= LVDS_CTR(89 downto 80);
    OUT9 	 <= LVDS_CTR(99 downto 90);
    OUT10	 <= LVDS_CTR(100 downto 109);
    OUT11	 <= LVDS_CTR(110 downto 119);
    OUT12	 <= LVDS_CTR(120 downto 129);
    OUT13	 <= LVDS_CTR(130 downto 139);
    OUT14	 <= LVDS_CTR(140 downto 149);
    OUT15	 <= LVDS_CTR(150 downto 159);
    OUT16  <= LVDS_CTR(160 downto 169);

end architecture lvds_out_serialize_a;
