
STM32F103C8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9b0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d8  0800babc  0800babc  0001babc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c094  0800c094  0002034c  2**0
                  CONTENTS
  4 .ARM          00000000  0800c094  0800c094  0002034c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c094  0800c094  0002034c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c094  0800c094  0001c094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c098  0800c098  0001c098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000034c  20000000  0800c09c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bc4  2000034c  0800c3e8  0002034c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f10  0800c3e8  00020f10  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002034c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024480  00000000  00000000  00020375  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004ec2  00000000  00000000  000447f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001a38  00000000  00000000  000496b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001840  00000000  00000000  0004b0f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001abb7  00000000  00000000  0004c930  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001916e  00000000  00000000  000674e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007c9c4  00000000  00000000  00080655  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fd019  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007480  00000000  00000000  000fd094  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000034c 	.word	0x2000034c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800baa4 	.word	0x0800baa4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000350 	.word	0x20000350
 8000148:	0800baa4 	.word	0x0800baa4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <EEPROM24XX_IsConnected>:
#endif

size_t _EEPROM_SIZE_KBIT=64;//容量设置
//##########################################################################
bool		EEPROM24XX_IsConnected(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
	#if	(_EEPROM_USE_WP_PIN==1)
	HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
	#endif
	if(HAL_I2C_IsDeviceReady(&_EEPROM24XX_I2C,0xa0,1,100)==HAL_OK)
 8000160:	2364      	movs	r3, #100	; 0x64
 8000162:	2201      	movs	r2, #1
 8000164:	21a0      	movs	r1, #160	; 0xa0
 8000166:	4805      	ldr	r0, [pc, #20]	; (800017c <EEPROM24XX_IsConnected+0x20>)
 8000168:	f003 f83c 	bl	80031e4 <HAL_I2C_IsDeviceReady>
 800016c:	4603      	mov	r3, r0
 800016e:	2b00      	cmp	r3, #0
 8000170:	d101      	bne.n	8000176 <EEPROM24XX_IsConnected+0x1a>
		return true;
 8000172:	2301      	movs	r3, #1
 8000174:	e000      	b.n	8000178 <EEPROM24XX_IsConnected+0x1c>
	else
		return false;	
 8000176:	2300      	movs	r3, #0
}
 8000178:	4618      	mov	r0, r3
 800017a:	bd80      	pop	{r7, pc}
 800017c:	20000668 	.word	0x20000668

08000180 <EEPROM24XX_Save_No_Page>:
//##########################################################################
//不跨页写
static bool		EEPROM24XX_Save_No_Page(uint16_t Address,void *data,size_t size_of_data)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b08a      	sub	sp, #40	; 0x28
 8000184:	af04      	add	r7, sp, #16
 8000186:	4603      	mov	r3, r0
 8000188:	60b9      	str	r1, [r7, #8]
 800018a:	607a      	str	r2, [r7, #4]
 800018c:	81fb      	strh	r3, [r7, #14]
	uint8_t ret=0;
 800018e:	2300      	movs	r3, #0
 8000190:	75fb      	strb	r3, [r7, #23]
	if ((_EEPROM_SIZE_KBIT==1) || (_EEPROM_SIZE_KBIT==2))
 8000192:	4b62      	ldr	r3, [pc, #392]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 8000194:	681b      	ldr	r3, [r3, #0]
 8000196:	2b01      	cmp	r3, #1
 8000198:	d003      	beq.n	80001a2 <EEPROM24XX_Save_No_Page+0x22>
 800019a:	4b60      	ldr	r3, [pc, #384]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	2b02      	cmp	r3, #2
 80001a0:	d104      	bne.n	80001ac <EEPROM24XX_Save_No_Page+0x2c>
		{
			if(size_of_data > 8)
 80001a2:	687b      	ldr	r3, [r7, #4]
 80001a4:	2b08      	cmp	r3, #8
 80001a6:	d917      	bls.n	80001d8 <EEPROM24XX_Save_No_Page+0x58>
			return false;
 80001a8:	2300      	movs	r3, #0
 80001aa:	e0b3      	b.n	8000314 <EEPROM24XX_Save_No_Page+0x194>
		}
	else if ((_EEPROM_SIZE_KBIT==4) || (_EEPROM_SIZE_KBIT==8) || (_EEPROM_SIZE_KBIT==16))
 80001ac:	4b5b      	ldr	r3, [pc, #364]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	2b04      	cmp	r3, #4
 80001b2:	d007      	beq.n	80001c4 <EEPROM24XX_Save_No_Page+0x44>
 80001b4:	4b59      	ldr	r3, [pc, #356]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	2b08      	cmp	r3, #8
 80001ba:	d003      	beq.n	80001c4 <EEPROM24XX_Save_No_Page+0x44>
 80001bc:	4b57      	ldr	r3, [pc, #348]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	2b10      	cmp	r3, #16
 80001c2:	d104      	bne.n	80001ce <EEPROM24XX_Save_No_Page+0x4e>
		 {
			if(size_of_data > 16)
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	2b10      	cmp	r3, #16
 80001c8:	d906      	bls.n	80001d8 <EEPROM24XX_Save_No_Page+0x58>
			return false;
 80001ca:	2300      	movs	r3, #0
 80001cc:	e0a2      	b.n	8000314 <EEPROM24XX_Save_No_Page+0x194>
		 }
	else
		 {
			if(size_of_data > 32)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	2b20      	cmp	r3, #32
 80001d2:	d901      	bls.n	80001d8 <EEPROM24XX_Save_No_Page+0x58>
			return false;
 80001d4:	2300      	movs	r3, #0
 80001d6:	e09d      	b.n	8000314 <EEPROM24XX_Save_No_Page+0x194>
	
	#if	(_EEPROM_USE_WP_PIN==1)
	HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_RESET);
	#endif
	
	if ((_EEPROM_SIZE_KBIT==1) || (_EEPROM_SIZE_KBIT==2))
 80001d8:	4b50      	ldr	r3, [pc, #320]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	2b01      	cmp	r3, #1
 80001de:	d003      	beq.n	80001e8 <EEPROM24XX_Save_No_Page+0x68>
 80001e0:	4b4e      	ldr	r3, [pc, #312]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	2b02      	cmp	r3, #2
 80001e6:	d113      	bne.n	8000210 <EEPROM24XX_Save_No_Page+0x90>
		{
			if(HAL_I2C_Mem_Write(&_EEPROM24XX_I2C,0xa0,Address,I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	b29b      	uxth	r3, r3
 80001ec:	89f9      	ldrh	r1, [r7, #14]
 80001ee:	2264      	movs	r2, #100	; 0x64
 80001f0:	9202      	str	r2, [sp, #8]
 80001f2:	9301      	str	r3, [sp, #4]
 80001f4:	68bb      	ldr	r3, [r7, #8]
 80001f6:	9300      	str	r3, [sp, #0]
 80001f8:	2301      	movs	r3, #1
 80001fa:	460a      	mov	r2, r1
 80001fc:	21a0      	movs	r1, #160	; 0xa0
 80001fe:	4848      	ldr	r0, [pc, #288]	; (8000320 <EEPROM24XX_Save_No_Page+0x1a0>)
 8000200:	f002 fcc0 	bl	8002b84 <HAL_I2C_Mem_Write>
 8000204:	4603      	mov	r3, r0
 8000206:	2b00      	cmp	r3, #0
 8000208:	d17b      	bne.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
 800020a:	2301      	movs	r3, #1
 800020c:	75fb      	strb	r3, [r7, #23]
 800020e:	e078      	b.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
		}
	else if	(_EEPROM_SIZE_KBIT==4)
 8000210:	4b42      	ldr	r3, [pc, #264]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	2b04      	cmp	r3, #4
 8000216:	d11d      	bne.n	8000254 <EEPROM24XX_Save_No_Page+0xd4>
		{
			if(HAL_I2C_Mem_Write(&_EEPROM24XX_I2C,0xa0|((Address&0x0100>>7)),(Address&0xff),I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 8000218:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800021c:	f003 0302 	and.w	r3, r3, #2
 8000220:	b21b      	sxth	r3, r3
 8000222:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000226:	b21b      	sxth	r3, r3
 8000228:	b299      	uxth	r1, r3
 800022a:	89fb      	ldrh	r3, [r7, #14]
 800022c:	b2db      	uxtb	r3, r3
 800022e:	b298      	uxth	r0, r3
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	b29b      	uxth	r3, r3
 8000234:	2264      	movs	r2, #100	; 0x64
 8000236:	9202      	str	r2, [sp, #8]
 8000238:	9301      	str	r3, [sp, #4]
 800023a:	68bb      	ldr	r3, [r7, #8]
 800023c:	9300      	str	r3, [sp, #0]
 800023e:	2301      	movs	r3, #1
 8000240:	4602      	mov	r2, r0
 8000242:	4837      	ldr	r0, [pc, #220]	; (8000320 <EEPROM24XX_Save_No_Page+0x1a0>)
 8000244:	f002 fc9e 	bl	8002b84 <HAL_I2C_Mem_Write>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d159      	bne.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
 800024e:	2301      	movs	r3, #1
 8000250:	75fb      	strb	r3, [r7, #23]
 8000252:	e056      	b.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
		}
	else if	(_EEPROM_SIZE_KBIT==8)
 8000254:	4b31      	ldr	r3, [pc, #196]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	2b08      	cmp	r3, #8
 800025a:	d11d      	bne.n	8000298 <EEPROM24XX_Save_No_Page+0x118>
		{
			if(HAL_I2C_Mem_Write(&_EEPROM24XX_I2C,0xa0|((Address&0x0300>>7)),(Address&0xff),I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 800025c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000260:	f003 0306 	and.w	r3, r3, #6
 8000264:	b21b      	sxth	r3, r3
 8000266:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800026a:	b21b      	sxth	r3, r3
 800026c:	b299      	uxth	r1, r3
 800026e:	89fb      	ldrh	r3, [r7, #14]
 8000270:	b2db      	uxtb	r3, r3
 8000272:	b298      	uxth	r0, r3
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	b29b      	uxth	r3, r3
 8000278:	2264      	movs	r2, #100	; 0x64
 800027a:	9202      	str	r2, [sp, #8]
 800027c:	9301      	str	r3, [sp, #4]
 800027e:	68bb      	ldr	r3, [r7, #8]
 8000280:	9300      	str	r3, [sp, #0]
 8000282:	2301      	movs	r3, #1
 8000284:	4602      	mov	r2, r0
 8000286:	4826      	ldr	r0, [pc, #152]	; (8000320 <EEPROM24XX_Save_No_Page+0x1a0>)
 8000288:	f002 fc7c 	bl	8002b84 <HAL_I2C_Mem_Write>
 800028c:	4603      	mov	r3, r0
 800028e:	2b00      	cmp	r3, #0
 8000290:	d137      	bne.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
 8000292:	2301      	movs	r3, #1
 8000294:	75fb      	strb	r3, [r7, #23]
 8000296:	e034      	b.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
		}
	else if(_EEPROM_SIZE_KBIT==16)
 8000298:	4b20      	ldr	r3, [pc, #128]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	2b10      	cmp	r3, #16
 800029e:	d11d      	bne.n	80002dc <EEPROM24XX_Save_No_Page+0x15c>
		{
			if(HAL_I2C_Mem_Write(&_EEPROM24XX_I2C,0xa0|((Address&0x0700>>7)),(Address&0xff),I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 80002a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80002a4:	f003 030e 	and.w	r3, r3, #14
 80002a8:	b21b      	sxth	r3, r3
 80002aa:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80002ae:	b21b      	sxth	r3, r3
 80002b0:	b299      	uxth	r1, r3
 80002b2:	89fb      	ldrh	r3, [r7, #14]
 80002b4:	b2db      	uxtb	r3, r3
 80002b6:	b298      	uxth	r0, r3
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	b29b      	uxth	r3, r3
 80002bc:	2264      	movs	r2, #100	; 0x64
 80002be:	9202      	str	r2, [sp, #8]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	68bb      	ldr	r3, [r7, #8]
 80002c4:	9300      	str	r3, [sp, #0]
 80002c6:	2301      	movs	r3, #1
 80002c8:	4602      	mov	r2, r0
 80002ca:	4815      	ldr	r0, [pc, #84]	; (8000320 <EEPROM24XX_Save_No_Page+0x1a0>)
 80002cc:	f002 fc5a 	bl	8002b84 <HAL_I2C_Mem_Write>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d115      	bne.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
 80002d6:	2301      	movs	r3, #1
 80002d8:	75fb      	strb	r3, [r7, #23]
 80002da:	e012      	b.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
		}
	else
		{
			if(HAL_I2C_Mem_Write(&_EEPROM24XX_I2C,0xa0,Address,I2C_MEMADD_SIZE_16BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	b29b      	uxth	r3, r3
 80002e0:	89f9      	ldrh	r1, [r7, #14]
 80002e2:	2264      	movs	r2, #100	; 0x64
 80002e4:	9202      	str	r2, [sp, #8]
 80002e6:	9301      	str	r3, [sp, #4]
 80002e8:	68bb      	ldr	r3, [r7, #8]
 80002ea:	9300      	str	r3, [sp, #0]
 80002ec:	2310      	movs	r3, #16
 80002ee:	460a      	mov	r2, r1
 80002f0:	21a0      	movs	r1, #160	; 0xa0
 80002f2:	480b      	ldr	r0, [pc, #44]	; (8000320 <EEPROM24XX_Save_No_Page+0x1a0>)
 80002f4:	f002 fc46 	bl	8002b84 <HAL_I2C_Mem_Write>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d101      	bne.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
 80002fe:	2301      	movs	r3, #1
 8000300:	75fb      	strb	r3, [r7, #23]
		}


	if(ret)
 8000302:	7dfb      	ldrb	r3, [r7, #23]
 8000304:	2b00      	cmp	r3, #0
 8000306:	d004      	beq.n	8000312 <EEPROM24XX_Save_No_Page+0x192>
	{
		#if (_EEPROM_FREERTOS_IS_ENABLE==1)
		osDelay(7);
		#else
		HAL_Delay(7);
 8000308:	2007      	movs	r0, #7
 800030a:	f001 fec9 	bl	80020a0 <HAL_Delay>
		#endif
		#if	(_EEPROM_USE_WP_PIN==1)
		HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
		#endif
		return true;
 800030e:	2301      	movs	r3, #1
 8000310:	e000      	b.n	8000314 <EEPROM24XX_Save_No_Page+0x194>
	else
	{
		#if	(_EEPROM_USE_WP_PIN==1)
		HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
		#endif
		return false;		
 8000312:	2300      	movs	r3, #0
	}
}
 8000314:	4618      	mov	r0, r3
 8000316:	3718      	adds	r7, #24
 8000318:	46bd      	mov	sp, r7
 800031a:	bd80      	pop	{r7, pc}
 800031c:	20000000 	.word	0x20000000
 8000320:	20000668 	.word	0x20000668

08000324 <EEPROM24XX_Save>:

//##########################################################################
bool		EEPROM24XX_Save(uint16_t Address,void *data,size_t size_of_data)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b08a      	sub	sp, #40	; 0x28
 8000328:	af00      	add	r7, sp, #0
 800032a:	4603      	mov	r3, r0
 800032c:	60b9      	str	r1, [r7, #8]
 800032e:	607a      	str	r2, [r7, #4]
 8000330:	81fb      	strh	r3, [r7, #14]
	bool ret=true;
 8000332:	2301      	movs	r3, #1
 8000334:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	//判断页大小
	size_t page_size=32;
 8000338:	2320      	movs	r3, #32
 800033a:	623b      	str	r3, [r7, #32]
	if ((_EEPROM_SIZE_KBIT==1) || (_EEPROM_SIZE_KBIT==2))
 800033c:	4b48      	ldr	r3, [pc, #288]	; (8000460 <EEPROM24XX_Save+0x13c>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	2b01      	cmp	r3, #1
 8000342:	d003      	beq.n	800034c <EEPROM24XX_Save+0x28>
 8000344:	4b46      	ldr	r3, [pc, #280]	; (8000460 <EEPROM24XX_Save+0x13c>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	2b02      	cmp	r3, #2
 800034a:	d102      	bne.n	8000352 <EEPROM24XX_Save+0x2e>
			{
				page_size = 8;
 800034c:	2308      	movs	r3, #8
 800034e:	623b      	str	r3, [r7, #32]
 8000350:	e010      	b.n	8000374 <EEPROM24XX_Save+0x50>

			}
	else if ((_EEPROM_SIZE_KBIT==4) || (_EEPROM_SIZE_KBIT==8) || (_EEPROM_SIZE_KBIT==16))
 8000352:	4b43      	ldr	r3, [pc, #268]	; (8000460 <EEPROM24XX_Save+0x13c>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	2b04      	cmp	r3, #4
 8000358:	d007      	beq.n	800036a <EEPROM24XX_Save+0x46>
 800035a:	4b41      	ldr	r3, [pc, #260]	; (8000460 <EEPROM24XX_Save+0x13c>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	2b08      	cmp	r3, #8
 8000360:	d003      	beq.n	800036a <EEPROM24XX_Save+0x46>
 8000362:	4b3f      	ldr	r3, [pc, #252]	; (8000460 <EEPROM24XX_Save+0x13c>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	2b10      	cmp	r3, #16
 8000368:	d102      	bne.n	8000370 <EEPROM24XX_Save+0x4c>
			 {
				page_size = 16;
 800036a:	2310      	movs	r3, #16
 800036c:	623b      	str	r3, [r7, #32]
 800036e:	e001      	b.n	8000374 <EEPROM24XX_Save+0x50>
			 }
	else
			 {
				page_size = 32;
 8000370:	2320      	movs	r3, #32
 8000372:	623b      	str	r3, [r7, #32]
			 }

	size_t data_to_write=size_of_data,data_written=0;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	61fb      	str	r3, [r7, #28]
 8000378:	2300      	movs	r3, #0
 800037a:	61bb      	str	r3, [r7, #24]
	uint8_t * buff=(uint8_t *)data;
 800037c:	68bb      	ldr	r3, [r7, #8]
 800037e:	617b      	str	r3, [r7, #20]

	//写开始一页的数据
	data_written=(Address/page_size+1)*page_size-Address;
 8000380:	89fa      	ldrh	r2, [r7, #14]
 8000382:	6a3b      	ldr	r3, [r7, #32]
 8000384:	fbb2 f3f3 	udiv	r3, r2, r3
 8000388:	3301      	adds	r3, #1
 800038a:	6a3a      	ldr	r2, [r7, #32]
 800038c:	fb02 f203 	mul.w	r2, r2, r3
 8000390:	89fb      	ldrh	r3, [r7, #14]
 8000392:	1ad3      	subs	r3, r2, r3
 8000394:	61bb      	str	r3, [r7, #24]
	if(data_written > data_to_write) data_written=data_to_write;
 8000396:	69ba      	ldr	r2, [r7, #24]
 8000398:	69fb      	ldr	r3, [r7, #28]
 800039a:	429a      	cmp	r2, r3
 800039c:	d901      	bls.n	80003a2 <EEPROM24XX_Save+0x7e>
 800039e:	69fb      	ldr	r3, [r7, #28]
 80003a0:	61bb      	str	r3, [r7, #24]
	ret &= EEPROM24XX_Save_No_Page(Address,buff,data_written);
 80003a2:	89fb      	ldrh	r3, [r7, #14]
 80003a4:	69ba      	ldr	r2, [r7, #24]
 80003a6:	6979      	ldr	r1, [r7, #20]
 80003a8:	4618      	mov	r0, r3
 80003aa:	f7ff fee9 	bl	8000180 <EEPROM24XX_Save_No_Page>
 80003ae:	4603      	mov	r3, r0
 80003b0:	461a      	mov	r2, r3
 80003b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80003b6:	4013      	ands	r3, r2
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	bf14      	ite	ne
 80003bc:	2301      	movne	r3, #1
 80003be:	2300      	moveq	r3, #0
 80003c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	data_to_write-=data_written;
 80003c4:	69fa      	ldr	r2, [r7, #28]
 80003c6:	69bb      	ldr	r3, [r7, #24]
 80003c8:	1ad3      	subs	r3, r2, r3
 80003ca:	61fb      	str	r3, [r7, #28]

	//写中间页
	while(data_to_write>page_size)
 80003cc:	e020      	b.n	8000410 <EEPROM24XX_Save+0xec>
	{
		ret &=EEPROM24XX_Save_No_Page(Address+size_of_data-data_to_write,buff+size_of_data-data_to_write,page_size);
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	b29a      	uxth	r2, r3
 80003d2:	89fb      	ldrh	r3, [r7, #14]
 80003d4:	4413      	add	r3, r2
 80003d6:	b29a      	uxth	r2, r3
 80003d8:	69fb      	ldr	r3, [r7, #28]
 80003da:	b29b      	uxth	r3, r3
 80003dc:	1ad3      	subs	r3, r2, r3
 80003de:	b298      	uxth	r0, r3
 80003e0:	687a      	ldr	r2, [r7, #4]
 80003e2:	69fb      	ldr	r3, [r7, #28]
 80003e4:	1ad3      	subs	r3, r2, r3
 80003e6:	697a      	ldr	r2, [r7, #20]
 80003e8:	4413      	add	r3, r2
 80003ea:	6a3a      	ldr	r2, [r7, #32]
 80003ec:	4619      	mov	r1, r3
 80003ee:	f7ff fec7 	bl	8000180 <EEPROM24XX_Save_No_Page>
 80003f2:	4603      	mov	r3, r0
 80003f4:	461a      	mov	r2, r3
 80003f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80003fa:	4013      	ands	r3, r2
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	bf14      	ite	ne
 8000400:	2301      	movne	r3, #1
 8000402:	2300      	moveq	r3, #0
 8000404:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		data_to_write-=page_size;
 8000408:	69fa      	ldr	r2, [r7, #28]
 800040a:	6a3b      	ldr	r3, [r7, #32]
 800040c:	1ad3      	subs	r3, r2, r3
 800040e:	61fb      	str	r3, [r7, #28]
	while(data_to_write>page_size)
 8000410:	69fa      	ldr	r2, [r7, #28]
 8000412:	6a3b      	ldr	r3, [r7, #32]
 8000414:	429a      	cmp	r2, r3
 8000416:	d8da      	bhi.n	80003ce <EEPROM24XX_Save+0xaa>
	}

	//写最后一页
	ret &=EEPROM24XX_Save_No_Page(Address+size_of_data-data_to_write,buff+size_of_data-data_to_write,data_to_write);
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	b29a      	uxth	r2, r3
 800041c:	89fb      	ldrh	r3, [r7, #14]
 800041e:	4413      	add	r3, r2
 8000420:	b29a      	uxth	r2, r3
 8000422:	69fb      	ldr	r3, [r7, #28]
 8000424:	b29b      	uxth	r3, r3
 8000426:	1ad3      	subs	r3, r2, r3
 8000428:	b298      	uxth	r0, r3
 800042a:	687a      	ldr	r2, [r7, #4]
 800042c:	69fb      	ldr	r3, [r7, #28]
 800042e:	1ad3      	subs	r3, r2, r3
 8000430:	697a      	ldr	r2, [r7, #20]
 8000432:	4413      	add	r3, r2
 8000434:	69fa      	ldr	r2, [r7, #28]
 8000436:	4619      	mov	r1, r3
 8000438:	f7ff fea2 	bl	8000180 <EEPROM24XX_Save_No_Page>
 800043c:	4603      	mov	r3, r0
 800043e:	461a      	mov	r2, r3
 8000440:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000444:	4013      	ands	r3, r2
 8000446:	2b00      	cmp	r3, #0
 8000448:	bf14      	ite	ne
 800044a:	2301      	movne	r3, #1
 800044c:	2300      	moveq	r3, #0
 800044e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	return ret;
 8000452:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000456:	4618      	mov	r0, r3
 8000458:	3728      	adds	r7, #40	; 0x28
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	20000000 	.word	0x20000000

08000464 <EEPROM24XX_Load>:

//##########################################################################
bool		EEPROM24XX_Load(uint16_t Address,void *data,size_t size_of_data)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b08a      	sub	sp, #40	; 0x28
 8000468:	af04      	add	r7, sp, #16
 800046a:	4603      	mov	r3, r0
 800046c:	60b9      	str	r1, [r7, #8]
 800046e:	607a      	str	r2, [r7, #4]
 8000470:	81fb      	strh	r3, [r7, #14]

	uint8_t ret=0;
 8000472:	2300      	movs	r3, #0
 8000474:	75fb      	strb	r3, [r7, #23]
	#if	(_EEPROM_USE_WP_PIN==1)
	HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
	#endif

	if ((_EEPROM_SIZE_KBIT==1) || (_EEPROM_SIZE_KBIT==2))
 8000476:	4b4f      	ldr	r3, [pc, #316]	; (80005b4 <EEPROM24XX_Load+0x150>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	2b01      	cmp	r3, #1
 800047c:	d003      	beq.n	8000486 <EEPROM24XX_Load+0x22>
 800047e:	4b4d      	ldr	r3, [pc, #308]	; (80005b4 <EEPROM24XX_Load+0x150>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	2b02      	cmp	r3, #2
 8000484:	d113      	bne.n	80004ae <EEPROM24XX_Load+0x4a>
		{
			if(HAL_I2C_Mem_Read(&_EEPROM24XX_I2C,0xa0,Address,I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	b29b      	uxth	r3, r3
 800048a:	89f9      	ldrh	r1, [r7, #14]
 800048c:	2264      	movs	r2, #100	; 0x64
 800048e:	9202      	str	r2, [sp, #8]
 8000490:	9301      	str	r3, [sp, #4]
 8000492:	68bb      	ldr	r3, [r7, #8]
 8000494:	9300      	str	r3, [sp, #0]
 8000496:	2301      	movs	r3, #1
 8000498:	460a      	mov	r2, r1
 800049a:	21a0      	movs	r1, #160	; 0xa0
 800049c:	4846      	ldr	r0, [pc, #280]	; (80005b8 <EEPROM24XX_Load+0x154>)
 800049e:	f002 fc6b 	bl	8002d78 <HAL_I2C_Mem_Read>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d17b      	bne.n	80005a0 <EEPROM24XX_Load+0x13c>
 80004a8:	2301      	movs	r3, #1
 80004aa:	75fb      	strb	r3, [r7, #23]
 80004ac:	e078      	b.n	80005a0 <EEPROM24XX_Load+0x13c>
		}
	else if (_EEPROM_SIZE_KBIT==4)
 80004ae:	4b41      	ldr	r3, [pc, #260]	; (80005b4 <EEPROM24XX_Load+0x150>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	2b04      	cmp	r3, #4
 80004b4:	d11d      	bne.n	80004f2 <EEPROM24XX_Load+0x8e>
		{
		 	 if(HAL_I2C_Mem_Read(&_EEPROM24XX_I2C,0xa0|((Address&0x0100>>7)),(Address&0xff),I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 80004b6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80004ba:	f003 0302 	and.w	r3, r3, #2
 80004be:	b21b      	sxth	r3, r3
 80004c0:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80004c4:	b21b      	sxth	r3, r3
 80004c6:	b299      	uxth	r1, r3
 80004c8:	89fb      	ldrh	r3, [r7, #14]
 80004ca:	b2db      	uxtb	r3, r3
 80004cc:	b298      	uxth	r0, r3
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	b29b      	uxth	r3, r3
 80004d2:	2264      	movs	r2, #100	; 0x64
 80004d4:	9202      	str	r2, [sp, #8]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	68bb      	ldr	r3, [r7, #8]
 80004da:	9300      	str	r3, [sp, #0]
 80004dc:	2301      	movs	r3, #1
 80004de:	4602      	mov	r2, r0
 80004e0:	4835      	ldr	r0, [pc, #212]	; (80005b8 <EEPROM24XX_Load+0x154>)
 80004e2:	f002 fc49 	bl	8002d78 <HAL_I2C_Mem_Read>
 80004e6:	4603      	mov	r3, r0
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d159      	bne.n	80005a0 <EEPROM24XX_Load+0x13c>
 80004ec:	2301      	movs	r3, #1
 80004ee:	75fb      	strb	r3, [r7, #23]
 80004f0:	e056      	b.n	80005a0 <EEPROM24XX_Load+0x13c>
		}
	else if (_EEPROM_SIZE_KBIT==8)
 80004f2:	4b30      	ldr	r3, [pc, #192]	; (80005b4 <EEPROM24XX_Load+0x150>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	2b08      	cmp	r3, #8
 80004f8:	d11d      	bne.n	8000536 <EEPROM24XX_Load+0xd2>
		{
			if(HAL_I2C_Mem_Read(&_EEPROM24XX_I2C,0xa0|((Address&0x0300>>7)),(Address&0xff),I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 80004fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80004fe:	f003 0306 	and.w	r3, r3, #6
 8000502:	b21b      	sxth	r3, r3
 8000504:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000508:	b21b      	sxth	r3, r3
 800050a:	b299      	uxth	r1, r3
 800050c:	89fb      	ldrh	r3, [r7, #14]
 800050e:	b2db      	uxtb	r3, r3
 8000510:	b298      	uxth	r0, r3
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	b29b      	uxth	r3, r3
 8000516:	2264      	movs	r2, #100	; 0x64
 8000518:	9202      	str	r2, [sp, #8]
 800051a:	9301      	str	r3, [sp, #4]
 800051c:	68bb      	ldr	r3, [r7, #8]
 800051e:	9300      	str	r3, [sp, #0]
 8000520:	2301      	movs	r3, #1
 8000522:	4602      	mov	r2, r0
 8000524:	4824      	ldr	r0, [pc, #144]	; (80005b8 <EEPROM24XX_Load+0x154>)
 8000526:	f002 fc27 	bl	8002d78 <HAL_I2C_Mem_Read>
 800052a:	4603      	mov	r3, r0
 800052c:	2b00      	cmp	r3, #0
 800052e:	d137      	bne.n	80005a0 <EEPROM24XX_Load+0x13c>
 8000530:	2301      	movs	r3, #1
 8000532:	75fb      	strb	r3, [r7, #23]
 8000534:	e034      	b.n	80005a0 <EEPROM24XX_Load+0x13c>
		}
	else if (_EEPROM_SIZE_KBIT==16)
 8000536:	4b1f      	ldr	r3, [pc, #124]	; (80005b4 <EEPROM24XX_Load+0x150>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	2b10      	cmp	r3, #16
 800053c:	d11d      	bne.n	800057a <EEPROM24XX_Load+0x116>
		{
			if(HAL_I2C_Mem_Read(&_EEPROM24XX_I2C,0xa0|((Address&0x0700>>7)),(Address&0xff),I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 800053e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000542:	f003 030e 	and.w	r3, r3, #14
 8000546:	b21b      	sxth	r3, r3
 8000548:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800054c:	b21b      	sxth	r3, r3
 800054e:	b299      	uxth	r1, r3
 8000550:	89fb      	ldrh	r3, [r7, #14]
 8000552:	b2db      	uxtb	r3, r3
 8000554:	b298      	uxth	r0, r3
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	b29b      	uxth	r3, r3
 800055a:	2264      	movs	r2, #100	; 0x64
 800055c:	9202      	str	r2, [sp, #8]
 800055e:	9301      	str	r3, [sp, #4]
 8000560:	68bb      	ldr	r3, [r7, #8]
 8000562:	9300      	str	r3, [sp, #0]
 8000564:	2301      	movs	r3, #1
 8000566:	4602      	mov	r2, r0
 8000568:	4813      	ldr	r0, [pc, #76]	; (80005b8 <EEPROM24XX_Load+0x154>)
 800056a:	f002 fc05 	bl	8002d78 <HAL_I2C_Mem_Read>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d115      	bne.n	80005a0 <EEPROM24XX_Load+0x13c>
 8000574:	2301      	movs	r3, #1
 8000576:	75fb      	strb	r3, [r7, #23]
 8000578:	e012      	b.n	80005a0 <EEPROM24XX_Load+0x13c>
		}
	else
		{
			if(HAL_I2C_Mem_Read(&_EEPROM24XX_I2C,0xa0,Address,I2C_MEMADD_SIZE_16BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	b29b      	uxth	r3, r3
 800057e:	89f9      	ldrh	r1, [r7, #14]
 8000580:	2264      	movs	r2, #100	; 0x64
 8000582:	9202      	str	r2, [sp, #8]
 8000584:	9301      	str	r3, [sp, #4]
 8000586:	68bb      	ldr	r3, [r7, #8]
 8000588:	9300      	str	r3, [sp, #0]
 800058a:	2310      	movs	r3, #16
 800058c:	460a      	mov	r2, r1
 800058e:	21a0      	movs	r1, #160	; 0xa0
 8000590:	4809      	ldr	r0, [pc, #36]	; (80005b8 <EEPROM24XX_Load+0x154>)
 8000592:	f002 fbf1 	bl	8002d78 <HAL_I2C_Mem_Read>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d101      	bne.n	80005a0 <EEPROM24XX_Load+0x13c>
 800059c:	2301      	movs	r3, #1
 800059e:	75fb      	strb	r3, [r7, #23]
		}


	if(ret)
 80005a0:	7dfb      	ldrb	r3, [r7, #23]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <EEPROM24XX_Load+0x146>
		return true;
 80005a6:	2301      	movs	r3, #1
 80005a8:	e000      	b.n	80005ac <EEPROM24XX_Load+0x148>
	else
		return false;		
 80005aa:	2300      	movs	r3, #0
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	3718      	adds	r7, #24
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	20000000 	.word	0x20000000
 80005b8:	20000668 	.word	0x20000668

080005bc <W25qxx_Delay>:
#endif
*/

//使用死循环延时
static void W25qxx_Delay(uint16_t i)
{
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	4603      	mov	r3, r0
 80005c4:	80fb      	strh	r3, [r7, #6]
	size_t count=i*480;//48M时钟
 80005c6:	88fa      	ldrh	r2, [r7, #6]
 80005c8:	4613      	mov	r3, r2
 80005ca:	011b      	lsls	r3, r3, #4
 80005cc:	1a9b      	subs	r3, r3, r2
 80005ce:	015b      	lsls	r3, r3, #5
 80005d0:	60fb      	str	r3, [r7, #12]
	while(count--);
 80005d2:	bf00      	nop
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	1e5a      	subs	r2, r3, #1
 80005d8:	60fa      	str	r2, [r7, #12]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d1fa      	bne.n	80005d4 <W25qxx_Delay+0x18>
}
 80005de:	bf00      	nop
 80005e0:	3714      	adds	r7, #20
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bc80      	pop	{r7}
 80005e6:	4770      	bx	lr

080005e8 <W25qxx_Spi>:

//###################################################################################################################
uint8_t	W25qxx_Spi(uint8_t	Data)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b086      	sub	sp, #24
 80005ec:	af02      	add	r7, sp, #8
 80005ee:	4603      	mov	r3, r0
 80005f0:	71fb      	strb	r3, [r7, #7]
	uint8_t	ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI,&Data,&ret,1,100);
 80005f2:	f107 020f 	add.w	r2, r7, #15
 80005f6:	1df9      	adds	r1, r7, #7
 80005f8:	2364      	movs	r3, #100	; 0x64
 80005fa:	9300      	str	r3, [sp, #0]
 80005fc:	2301      	movs	r3, #1
 80005fe:	4804      	ldr	r0, [pc, #16]	; (8000610 <W25qxx_Spi+0x28>)
 8000600:	f005 f8f6 	bl	80057f0 <HAL_SPI_TransmitReceive>
	return ret;	
 8000604:	7bfb      	ldrb	r3, [r7, #15]
}
 8000606:	4618      	mov	r0, r3
 8000608:	3710      	adds	r7, #16
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	20000700 	.word	0x20000700

08000614 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b084      	sub	sp, #16
 8000618:	af00      	add	r7, sp, #0
  uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 800061a:	2300      	movs	r3, #0
 800061c:	60fb      	str	r3, [r7, #12]
 800061e:	2300      	movs	r3, #0
 8000620:	60bb      	str	r3, [r7, #8]
 8000622:	2300      	movs	r3, #0
 8000624:	607b      	str	r3, [r7, #4]
 8000626:	2300      	movs	r3, #0
 8000628:	603b      	str	r3, [r7, #0]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 800062a:	2200      	movs	r2, #0
 800062c:	2110      	movs	r1, #16
 800062e:	4813      	ldr	r0, [pc, #76]	; (800067c <W25qxx_ReadID+0x68>)
 8000630:	f002 f968 	bl	8002904 <HAL_GPIO_WritePin>
  W25qxx_Spi(0x9F);
 8000634:	209f      	movs	r0, #159	; 0x9f
 8000636:	f7ff ffd7 	bl	80005e8 <W25qxx_Spi>
  Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800063a:	20a5      	movs	r0, #165	; 0xa5
 800063c:	f7ff ffd4 	bl	80005e8 <W25qxx_Spi>
 8000640:	4603      	mov	r3, r0
 8000642:	60bb      	str	r3, [r7, #8]
  Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8000644:	20a5      	movs	r0, #165	; 0xa5
 8000646:	f7ff ffcf 	bl	80005e8 <W25qxx_Spi>
 800064a:	4603      	mov	r3, r0
 800064c:	607b      	str	r3, [r7, #4]
  Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800064e:	20a5      	movs	r0, #165	; 0xa5
 8000650:	f7ff ffca 	bl	80005e8 <W25qxx_Spi>
 8000654:	4603      	mov	r3, r0
 8000656:	603b      	str	r3, [r7, #0]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8000658:	2201      	movs	r2, #1
 800065a:	2110      	movs	r1, #16
 800065c:	4807      	ldr	r0, [pc, #28]	; (800067c <W25qxx_ReadID+0x68>)
 800065e:	f002 f951 	bl	8002904 <HAL_GPIO_WritePin>
  Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8000662:	68bb      	ldr	r3, [r7, #8]
 8000664:	041a      	lsls	r2, r3, #16
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	021b      	lsls	r3, r3, #8
 800066a:	4313      	orrs	r3, r2
 800066c:	683a      	ldr	r2, [r7, #0]
 800066e:	4313      	orrs	r3, r2
 8000670:	60fb      	str	r3, [r7, #12]
  return Temp;
 8000672:	68fb      	ldr	r3, [r7, #12]
}
 8000674:	4618      	mov	r0, r3
 8000676:	3710      	adds	r7, #16
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	40010800 	.word	0x40010800

08000680 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8000680:	b590      	push	{r4, r7, lr}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8000686:	2200      	movs	r2, #0
 8000688:	2110      	movs	r1, #16
 800068a:	4816      	ldr	r0, [pc, #88]	; (80006e4 <W25qxx_ReadUniqID+0x64>)
 800068c:	f002 f93a 	bl	8002904 <HAL_GPIO_WritePin>
  W25qxx_Spi(0x4B);
 8000690:	204b      	movs	r0, #75	; 0x4b
 8000692:	f7ff ffa9 	bl	80005e8 <W25qxx_Spi>
	for(uint8_t	i=0;i<4;i++)
 8000696:	2300      	movs	r3, #0
 8000698:	71fb      	strb	r3, [r7, #7]
 800069a:	e005      	b.n	80006a8 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800069c:	20a5      	movs	r0, #165	; 0xa5
 800069e:	f7ff ffa3 	bl	80005e8 <W25qxx_Spi>
	for(uint8_t	i=0;i<4;i++)
 80006a2:	79fb      	ldrb	r3, [r7, #7]
 80006a4:	3301      	adds	r3, #1
 80006a6:	71fb      	strb	r3, [r7, #7]
 80006a8:	79fb      	ldrb	r3, [r7, #7]
 80006aa:	2b03      	cmp	r3, #3
 80006ac:	d9f6      	bls.n	800069c <W25qxx_ReadUniqID+0x1c>
	for(uint8_t	i=0;i<8;i++)
 80006ae:	2300      	movs	r3, #0
 80006b0:	71bb      	strb	r3, [r7, #6]
 80006b2:	e00b      	b.n	80006cc <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80006b4:	79bc      	ldrb	r4, [r7, #6]
 80006b6:	20a5      	movs	r0, #165	; 0xa5
 80006b8:	f7ff ff96 	bl	80005e8 <W25qxx_Spi>
 80006bc:	4603      	mov	r3, r0
 80006be:	461a      	mov	r2, r3
 80006c0:	4b09      	ldr	r3, [pc, #36]	; (80006e8 <W25qxx_ReadUniqID+0x68>)
 80006c2:	4423      	add	r3, r4
 80006c4:	705a      	strb	r2, [r3, #1]
	for(uint8_t	i=0;i<8;i++)
 80006c6:	79bb      	ldrb	r3, [r7, #6]
 80006c8:	3301      	adds	r3, #1
 80006ca:	71bb      	strb	r3, [r7, #6]
 80006cc:	79bb      	ldrb	r3, [r7, #6]
 80006ce:	2b07      	cmp	r3, #7
 80006d0:	d9f0      	bls.n	80006b4 <W25qxx_ReadUniqID+0x34>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80006d2:	2201      	movs	r2, #1
 80006d4:	2110      	movs	r1, #16
 80006d6:	4803      	ldr	r0, [pc, #12]	; (80006e4 <W25qxx_ReadUniqID+0x64>)
 80006d8:	f002 f914 	bl	8002904 <HAL_GPIO_WritePin>
}
 80006dc:	bf00      	nop
 80006de:	370c      	adds	r7, #12
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd90      	pop	{r4, r7, pc}
 80006e4:	40010800 	.word	0x40010800
 80006e8:	200005fc 	.word	0x200005fc

080006ec <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 80006f0:	2200      	movs	r2, #0
 80006f2:	2110      	movs	r1, #16
 80006f4:	4807      	ldr	r0, [pc, #28]	; (8000714 <W25qxx_WriteEnable+0x28>)
 80006f6:	f002 f905 	bl	8002904 <HAL_GPIO_WritePin>
  W25qxx_Spi(0x06);
 80006fa:	2006      	movs	r0, #6
 80006fc:	f7ff ff74 	bl	80005e8 <W25qxx_Spi>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8000700:	2201      	movs	r2, #1
 8000702:	2110      	movs	r1, #16
 8000704:	4803      	ldr	r0, [pc, #12]	; (8000714 <W25qxx_WriteEnable+0x28>)
 8000706:	f002 f8fd 	bl	8002904 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 800070a:	2001      	movs	r0, #1
 800070c:	f7ff ff56 	bl	80005bc <W25qxx_Delay>
}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40010800 	.word	0x40010800

08000718 <W25qxx_ReadStatusRegister>:
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t	SelectStatusRegister_1_2_3)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	71fb      	strb	r3, [r7, #7]
	uint8_t	status=0;
 8000722:	2300      	movs	r3, #0
 8000724:	73fb      	strb	r3, [r7, #15]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	2110      	movs	r1, #16
 800072a:	481c      	ldr	r0, [pc, #112]	; (800079c <W25qxx_ReadStatusRegister+0x84>)
 800072c:	f002 f8ea 	bl	8002904 <HAL_GPIO_WritePin>
	if(SelectStatusRegister_1_2_3==1)
 8000730:	79fb      	ldrb	r3, [r7, #7]
 8000732:	2b01      	cmp	r3, #1
 8000734:	d10c      	bne.n	8000750 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 8000736:	2005      	movs	r0, #5
 8000738:	f7ff ff56 	bl	80005e8 <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 800073c:	20a5      	movs	r0, #165	; 0xa5
 800073e:	f7ff ff53 	bl	80005e8 <W25qxx_Spi>
 8000742:	4603      	mov	r3, r0
 8000744:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 8000746:	4a16      	ldr	r2, [pc, #88]	; (80007a0 <W25qxx_ReadStatusRegister+0x88>)
 8000748:	7bfb      	ldrb	r3, [r7, #15]
 800074a:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 800074e:	e01b      	b.n	8000788 <W25qxx_ReadStatusRegister+0x70>
	}
	else if(SelectStatusRegister_1_2_3==2)
 8000750:	79fb      	ldrb	r3, [r7, #7]
 8000752:	2b02      	cmp	r3, #2
 8000754:	d10c      	bne.n	8000770 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 8000756:	2035      	movs	r0, #53	; 0x35
 8000758:	f7ff ff46 	bl	80005e8 <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 800075c:	20a5      	movs	r0, #165	; 0xa5
 800075e:	f7ff ff43 	bl	80005e8 <W25qxx_Spi>
 8000762:	4603      	mov	r3, r0
 8000764:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 8000766:	4a0e      	ldr	r2, [pc, #56]	; (80007a0 <W25qxx_ReadStatusRegister+0x88>)
 8000768:	7bfb      	ldrb	r3, [r7, #15]
 800076a:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 800076e:	e00b      	b.n	8000788 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8000770:	2015      	movs	r0, #21
 8000772:	f7ff ff39 	bl	80005e8 <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 8000776:	20a5      	movs	r0, #165	; 0xa5
 8000778:	f7ff ff36 	bl	80005e8 <W25qxx_Spi>
 800077c:	4603      	mov	r3, r0
 800077e:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8000780:	4a07      	ldr	r2, [pc, #28]	; (80007a0 <W25qxx_ReadStatusRegister+0x88>)
 8000782:	7bfb      	ldrb	r3, [r7, #15]
 8000784:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}	
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8000788:	2201      	movs	r2, #1
 800078a:	2110      	movs	r1, #16
 800078c:	4803      	ldr	r0, [pc, #12]	; (800079c <W25qxx_ReadStatusRegister+0x84>)
 800078e:	f002 f8b9 	bl	8002904 <HAL_GPIO_WritePin>
	return status;
 8000792:	7bfb      	ldrb	r3, [r7, #15]
}
 8000794:	4618      	mov	r0, r3
 8000796:	3710      	adds	r7, #16
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	40010800 	.word	0x40010800
 80007a0:	200005fc 	.word	0x200005fc

080007a4 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 80007a8:	2001      	movs	r0, #1
 80007aa:	f7ff ff07 	bl	80005bc <W25qxx_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 80007ae:	2200      	movs	r2, #0
 80007b0:	2110      	movs	r1, #16
 80007b2:	480f      	ldr	r0, [pc, #60]	; (80007f0 <W25qxx_WaitForWriteEnd+0x4c>)
 80007b4:	f002 f8a6 	bl	8002904 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 80007b8:	2005      	movs	r0, #5
 80007ba:	f7ff ff15 	bl	80005e8 <W25qxx_Spi>
  do
  {
    w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80007be:	20a5      	movs	r0, #165	; 0xa5
 80007c0:	f7ff ff12 	bl	80005e8 <W25qxx_Spi>
 80007c4:	4603      	mov	r3, r0
 80007c6:	461a      	mov	r2, r3
 80007c8:	4b0a      	ldr	r3, [pc, #40]	; (80007f4 <W25qxx_WaitForWriteEnd+0x50>)
 80007ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 80007ce:	2001      	movs	r0, #1
 80007d0:	f7ff fef4 	bl	80005bc <W25qxx_Delay>
  }
  while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 80007d4:	4b07      	ldr	r3, [pc, #28]	; (80007f4 <W25qxx_WaitForWriteEnd+0x50>)
 80007d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80007da:	f003 0301 	and.w	r3, r3, #1
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d1ed      	bne.n	80007be <W25qxx_WaitForWriteEnd+0x1a>
 HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80007e2:	2201      	movs	r2, #1
 80007e4:	2110      	movs	r1, #16
 80007e6:	4802      	ldr	r0, [pc, #8]	; (80007f0 <W25qxx_WaitForWriteEnd+0x4c>)
 80007e8:	f002 f88c 	bl	8002904 <HAL_GPIO_WritePin>
}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	40010800 	.word	0x40010800
 80007f4:	200005fc 	.word	0x200005fc

080007f8 <W25qxx_Init>:
//###################################################################################################################
bool	W25qxx_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
	w25qxx.Lock=1;	
 80007fe:	4b60      	ldr	r3, [pc, #384]	; (8000980 <W25qxx_Init+0x188>)
 8000800:	2201      	movs	r2, #1
 8000802:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while(HAL_GetTick()<100)
 8000806:	e002      	b.n	800080e <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8000808:	2001      	movs	r0, #1
 800080a:	f7ff fed7 	bl	80005bc <W25qxx_Delay>
	while(HAL_GetTick()<100)
 800080e:	f001 fc3d 	bl	800208c <HAL_GetTick>
 8000812:	4603      	mov	r3, r0
 8000814:	2b63      	cmp	r3, #99	; 0x63
 8000816:	d9f7      	bls.n	8000808 <W25qxx_Init+0x10>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8000818:	2201      	movs	r2, #1
 800081a:	2110      	movs	r1, #16
 800081c:	4859      	ldr	r0, [pc, #356]	; (8000984 <W25qxx_Init+0x18c>)
 800081e:	f002 f871 	bl	8002904 <HAL_GPIO_WritePin>
  W25qxx_Delay(100);
 8000822:	2064      	movs	r0, #100	; 0x64
 8000824:	f7ff feca 	bl	80005bc <W25qxx_Delay>
	uint32_t	id;
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx Init Begin...\r\n");
	#endif
	id=W25qxx_ReadID();
 8000828:	f7ff fef4 	bl	8000614 <W25qxx_ReadID>
 800082c:	6078      	str	r0, [r7, #4]
	
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx ID:0x%X\r\n",id);
	#endif
	switch(id&0x0000FFFF)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	b29b      	uxth	r3, r3
 8000832:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8000836:	3b11      	subs	r3, #17
 8000838:	2b09      	cmp	r3, #9
 800083a:	d860      	bhi.n	80008fe <W25qxx_Init+0x106>
 800083c:	a201      	add	r2, pc, #4	; (adr r2, 8000844 <W25qxx_Init+0x4c>)
 800083e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000842:	bf00      	nop
 8000844:	080008f1 	.word	0x080008f1
 8000848:	080008e3 	.word	0x080008e3
 800084c:	080008d5 	.word	0x080008d5
 8000850:	080008c7 	.word	0x080008c7
 8000854:	080008b9 	.word	0x080008b9
 8000858:	080008ab 	.word	0x080008ab
 800085c:	0800089d 	.word	0x0800089d
 8000860:	0800088d 	.word	0x0800088d
 8000864:	0800087d 	.word	0x0800087d
 8000868:	0800086d 	.word	0x0800086d
	{
		case 0x401A:	// 	w25q512
			w25qxx.ID=W25Q512;
 800086c:	4b44      	ldr	r3, [pc, #272]	; (8000980 <W25qxx_Init+0x188>)
 800086e:	220a      	movs	r2, #10
 8000870:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=1024;
 8000872:	4b43      	ldr	r3, [pc, #268]	; (8000980 <W25qxx_Init+0x188>)
 8000874:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000878:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q512\r\n");
			#endif
		break;
 800087a:	e046      	b.n	800090a <W25qxx_Init+0x112>
		case 0x4019:	// 	w25q256
			w25qxx.ID=W25Q256;
 800087c:	4b40      	ldr	r3, [pc, #256]	; (8000980 <W25qxx_Init+0x188>)
 800087e:	2209      	movs	r2, #9
 8000880:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=512;
 8000882:	4b3f      	ldr	r3, [pc, #252]	; (8000980 <W25qxx_Init+0x188>)
 8000884:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000888:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q256\r\n");
			#endif
		break;
 800088a:	e03e      	b.n	800090a <W25qxx_Init+0x112>
		case 0x4018:	// 	w25q128
			w25qxx.ID=W25Q128;
 800088c:	4b3c      	ldr	r3, [pc, #240]	; (8000980 <W25qxx_Init+0x188>)
 800088e:	2208      	movs	r2, #8
 8000890:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=256;
 8000892:	4b3b      	ldr	r3, [pc, #236]	; (8000980 <W25qxx_Init+0x188>)
 8000894:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000898:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q128\r\n");
			#endif
		break;
 800089a:	e036      	b.n	800090a <W25qxx_Init+0x112>
		case 0x4017:	//	w25q64
			w25qxx.ID=W25Q64;
 800089c:	4b38      	ldr	r3, [pc, #224]	; (8000980 <W25qxx_Init+0x188>)
 800089e:	2207      	movs	r2, #7
 80008a0:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=128;
 80008a2:	4b37      	ldr	r3, [pc, #220]	; (8000980 <W25qxx_Init+0x188>)
 80008a4:	2280      	movs	r2, #128	; 0x80
 80008a6:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q64\r\n");
			#endif
		break;
 80008a8:	e02f      	b.n	800090a <W25qxx_Init+0x112>
		case 0x4016:	//	w25q32
			w25qxx.ID=W25Q32;
 80008aa:	4b35      	ldr	r3, [pc, #212]	; (8000980 <W25qxx_Init+0x188>)
 80008ac:	2206      	movs	r2, #6
 80008ae:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=64;
 80008b0:	4b33      	ldr	r3, [pc, #204]	; (8000980 <W25qxx_Init+0x188>)
 80008b2:	2240      	movs	r2, #64	; 0x40
 80008b4:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q32\r\n");
			#endif
		break;
 80008b6:	e028      	b.n	800090a <W25qxx_Init+0x112>
		case 0x4015:	//	w25q16
			w25qxx.ID=W25Q16;
 80008b8:	4b31      	ldr	r3, [pc, #196]	; (8000980 <W25qxx_Init+0x188>)
 80008ba:	2205      	movs	r2, #5
 80008bc:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=32;
 80008be:	4b30      	ldr	r3, [pc, #192]	; (8000980 <W25qxx_Init+0x188>)
 80008c0:	2220      	movs	r2, #32
 80008c2:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q16\r\n");
			#endif
		break;
 80008c4:	e021      	b.n	800090a <W25qxx_Init+0x112>
		case 0x4014:	//	w25q80
			w25qxx.ID=W25Q80;
 80008c6:	4b2e      	ldr	r3, [pc, #184]	; (8000980 <W25qxx_Init+0x188>)
 80008c8:	2204      	movs	r2, #4
 80008ca:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=16;
 80008cc:	4b2c      	ldr	r3, [pc, #176]	; (8000980 <W25qxx_Init+0x188>)
 80008ce:	2210      	movs	r2, #16
 80008d0:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q80\r\n");
			#endif
		break;
 80008d2:	e01a      	b.n	800090a <W25qxx_Init+0x112>
		case 0x4013:	//	w25q40
			w25qxx.ID=W25Q40;
 80008d4:	4b2a      	ldr	r3, [pc, #168]	; (8000980 <W25qxx_Init+0x188>)
 80008d6:	2203      	movs	r2, #3
 80008d8:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=8;
 80008da:	4b29      	ldr	r3, [pc, #164]	; (8000980 <W25qxx_Init+0x188>)
 80008dc:	2208      	movs	r2, #8
 80008de:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q40\r\n");
			#endif
		break;
 80008e0:	e013      	b.n	800090a <W25qxx_Init+0x112>
		case 0x4012:	//	w25q20
			w25qxx.ID=W25Q20;
 80008e2:	4b27      	ldr	r3, [pc, #156]	; (8000980 <W25qxx_Init+0x188>)
 80008e4:	2202      	movs	r2, #2
 80008e6:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=4;
 80008e8:	4b25      	ldr	r3, [pc, #148]	; (8000980 <W25qxx_Init+0x188>)
 80008ea:	2204      	movs	r2, #4
 80008ec:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q20\r\n");
			#endif
		break;
 80008ee:	e00c      	b.n	800090a <W25qxx_Init+0x112>
		case 0x4011:	//	w25q10
			w25qxx.ID=W25Q10;
 80008f0:	4b23      	ldr	r3, [pc, #140]	; (8000980 <W25qxx_Init+0x188>)
 80008f2:	2201      	movs	r2, #1
 80008f4:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=2;
 80008f6:	4b22      	ldr	r3, [pc, #136]	; (8000980 <W25qxx_Init+0x188>)
 80008f8:	2202      	movs	r2, #2
 80008fa:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q10\r\n");
			#endif
		break;
 80008fc:	e005      	b.n	800090a <W25qxx_Init+0x112>
		default:
				#if (_W25QXX_DEBUG==1)
				printf("w25qxx Unknown ID\r\n");
				#endif
			w25qxx.Lock=0;	
 80008fe:	4b20      	ldr	r3, [pc, #128]	; (8000980 <W25qxx_Init+0x188>)
 8000900:	2200      	movs	r2, #0
 8000902:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			return false;
 8000906:	2300      	movs	r3, #0
 8000908:	e036      	b.n	8000978 <W25qxx_Init+0x180>
				
	}		
	w25qxx.PageSize=256;
 800090a:	4b1d      	ldr	r3, [pc, #116]	; (8000980 <W25qxx_Init+0x188>)
 800090c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000910:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize=0x1000;
 8000912:	4b1b      	ldr	r3, [pc, #108]	; (8000980 <W25qxx_Init+0x188>)
 8000914:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000918:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount=w25qxx.BlockCount*16;
 800091a:	4b19      	ldr	r3, [pc, #100]	; (8000980 <W25qxx_Init+0x188>)
 800091c:	69db      	ldr	r3, [r3, #28]
 800091e:	011b      	lsls	r3, r3, #4
 8000920:	4a17      	ldr	r2, [pc, #92]	; (8000980 <W25qxx_Init+0x188>)
 8000922:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount=(w25qxx.SectorCount*w25qxx.SectorSize)/w25qxx.PageSize;
 8000924:	4b16      	ldr	r3, [pc, #88]	; (8000980 <W25qxx_Init+0x188>)
 8000926:	695b      	ldr	r3, [r3, #20]
 8000928:	4a15      	ldr	r2, [pc, #84]	; (8000980 <W25qxx_Init+0x188>)
 800092a:	6912      	ldr	r2, [r2, #16]
 800092c:	fb02 f303 	mul.w	r3, r2, r3
 8000930:	4a13      	ldr	r2, [pc, #76]	; (8000980 <W25qxx_Init+0x188>)
 8000932:	8952      	ldrh	r2, [r2, #10]
 8000934:	fbb3 f3f2 	udiv	r3, r3, r2
 8000938:	4a11      	ldr	r2, [pc, #68]	; (8000980 <W25qxx_Init+0x188>)
 800093a:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize=w25qxx.SectorSize*16;
 800093c:	4b10      	ldr	r3, [pc, #64]	; (8000980 <W25qxx_Init+0x188>)
 800093e:	691b      	ldr	r3, [r3, #16]
 8000940:	011b      	lsls	r3, r3, #4
 8000942:	4a0f      	ldr	r2, [pc, #60]	; (8000980 <W25qxx_Init+0x188>)
 8000944:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte=(w25qxx.SectorCount*w25qxx.SectorSize)/1024;
 8000946:	4b0e      	ldr	r3, [pc, #56]	; (8000980 <W25qxx_Init+0x188>)
 8000948:	695b      	ldr	r3, [r3, #20]
 800094a:	4a0d      	ldr	r2, [pc, #52]	; (8000980 <W25qxx_Init+0x188>)
 800094c:	6912      	ldr	r2, [r2, #16]
 800094e:	fb02 f303 	mul.w	r3, r2, r3
 8000952:	0a9b      	lsrs	r3, r3, #10
 8000954:	4a0a      	ldr	r2, [pc, #40]	; (8000980 <W25qxx_Init+0x188>)
 8000956:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8000958:	f7ff fe92 	bl	8000680 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 800095c:	2001      	movs	r0, #1
 800095e:	f7ff fedb 	bl	8000718 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8000962:	2002      	movs	r0, #2
 8000964:	f7ff fed8 	bl	8000718 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8000968:	2003      	movs	r0, #3
 800096a:	f7ff fed5 	bl	8000718 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n",w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n",w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n",w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
	#endif
	w25qxx.Lock=0;	
 800096e:	4b04      	ldr	r3, [pc, #16]	; (8000980 <W25qxx_Init+0x188>)
 8000970:	2200      	movs	r2, #0
 8000972:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8000976:	2301      	movs	r3, #1
}	
 8000978:	4618      	mov	r0, r3
 800097a:	3708      	adds	r7, #8
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	200005fc 	.word	0x200005fc
 8000984:	40010800 	.word	0x40010800

08000988 <W25qxx_EraseChip>:
//###################################################################################################################
void	W25qxx_EraseChip(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
	while(w25qxx.Lock==1)
 800098c:	e002      	b.n	8000994 <W25qxx_EraseChip+0xc>
		W25qxx_Delay(1);
 800098e:	2001      	movs	r0, #1
 8000990:	f7ff fe14 	bl	80005bc <W25qxx_Delay>
	while(w25qxx.Lock==1)
 8000994:	4b11      	ldr	r3, [pc, #68]	; (80009dc <W25qxx_EraseChip+0x54>)
 8000996:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800099a:	2b01      	cmp	r3, #1
 800099c:	d0f7      	beq.n	800098e <W25qxx_EraseChip+0x6>
	w25qxx.Lock=1;	
 800099e:	4b0f      	ldr	r3, [pc, #60]	; (80009dc <W25qxx_EraseChip+0x54>)
 80009a0:	2201      	movs	r2, #1
 80009a2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	#if (_W25QXX_DEBUG==1)
	uint32_t	StartTime=HAL_GetTick();	
	printf("w25qxx EraseChip Begin...\r\n");
	#endif
	W25qxx_WriteEnable();
 80009a6:	f7ff fea1 	bl	80006ec <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2110      	movs	r1, #16
 80009ae:	480c      	ldr	r0, [pc, #48]	; (80009e0 <W25qxx_EraseChip+0x58>)
 80009b0:	f001 ffa8 	bl	8002904 <HAL_GPIO_WritePin>
  W25qxx_Spi(0xC7);
 80009b4:	20c7      	movs	r0, #199	; 0xc7
 80009b6:	f7ff fe17 	bl	80005e8 <W25qxx_Spi>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80009ba:	2201      	movs	r2, #1
 80009bc:	2110      	movs	r1, #16
 80009be:	4808      	ldr	r0, [pc, #32]	; (80009e0 <W25qxx_EraseChip+0x58>)
 80009c0:	f001 ffa0 	bl	8002904 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80009c4:	f7ff feee 	bl	80007a4 <W25qxx_WaitForWriteEnd>
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx EraseBlock done after %d ms!\r\n",HAL_GetTick()-StartTime);
	#endif
	W25qxx_Delay(10);
 80009c8:	200a      	movs	r0, #10
 80009ca:	f7ff fdf7 	bl	80005bc <W25qxx_Delay>
	w25qxx.Lock=0;	
 80009ce:	4b03      	ldr	r3, [pc, #12]	; (80009dc <W25qxx_EraseChip+0x54>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	200005fc 	.word	0x200005fc
 80009e0:	40010800 	.word	0x40010800

080009e4 <W25qxx_WritePage>:
	#endif
	w25qxx.Lock=0;
}
//###################################################################################################################
void 	W25qxx_WritePage(uint8_t *pBuffer	,uint32_t Page_Address,uint32_t OffsetInByte,uint32_t NumByteToWrite_up_to_PageSize)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
 80009f0:	603b      	str	r3, [r7, #0]
	while(w25qxx.Lock==1)
 80009f2:	e002      	b.n	80009fa <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 80009f4:	2001      	movs	r0, #1
 80009f6:	f7ff fde1 	bl	80005bc <W25qxx_Delay>
	while(w25qxx.Lock==1)
 80009fa:	4b37      	ldr	r3, [pc, #220]	; (8000ad8 <W25qxx_WritePage+0xf4>)
 80009fc:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d0f7      	beq.n	80009f4 <W25qxx_WritePage+0x10>
	w25qxx.Lock=1;
 8000a04:	4b34      	ldr	r3, [pc, #208]	; (8000ad8 <W25qxx_WritePage+0xf4>)
 8000a06:	2201      	movs	r2, #1
 8000a08:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if(((NumByteToWrite_up_to_PageSize+OffsetInByte)>w25qxx.PageSize)||(NumByteToWrite_up_to_PageSize==0))
 8000a0c:	683a      	ldr	r2, [r7, #0]
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	4413      	add	r3, r2
 8000a12:	4a31      	ldr	r2, [pc, #196]	; (8000ad8 <W25qxx_WritePage+0xf4>)
 8000a14:	8952      	ldrh	r2, [r2, #10]
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d802      	bhi.n	8000a20 <W25qxx_WritePage+0x3c>
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d105      	bne.n	8000a2c <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize=w25qxx.PageSize-OffsetInByte;
 8000a20:	4b2d      	ldr	r3, [pc, #180]	; (8000ad8 <W25qxx_WritePage+0xf4>)
 8000a22:	895b      	ldrh	r3, [r3, #10]
 8000a24:	461a      	mov	r2, r3
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	1ad3      	subs	r3, r2, r3
 8000a2a:	603b      	str	r3, [r7, #0]
	if((OffsetInByte+NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8000a2c:	687a      	ldr	r2, [r7, #4]
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	4413      	add	r3, r2
 8000a32:	4a29      	ldr	r2, [pc, #164]	; (8000ad8 <W25qxx_WritePage+0xf4>)
 8000a34:	8952      	ldrh	r2, [r2, #10]
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d905      	bls.n	8000a46 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize-OffsetInByte;
 8000a3a:	4b27      	ldr	r3, [pc, #156]	; (8000ad8 <W25qxx_WritePage+0xf4>)
 8000a3c:	895b      	ldrh	r3, [r3, #10]
 8000a3e:	461a      	mov	r2, r3
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	1ad3      	subs	r3, r2, r3
 8000a44:	603b      	str	r3, [r7, #0]
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n",Page_Address,OffsetInByte,NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t	StartTime=HAL_GetTick();
	#endif	
	W25qxx_WaitForWriteEnd();
 8000a46:	f7ff fead 	bl	80007a4 <W25qxx_WaitForWriteEnd>
  W25qxx_WriteEnable();
 8000a4a:	f7ff fe4f 	bl	80006ec <W25qxx_WriteEnable>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2110      	movs	r1, #16
 8000a52:	4822      	ldr	r0, [pc, #136]	; (8000adc <W25qxx_WritePage+0xf8>)
 8000a54:	f001 ff56 	bl	8002904 <HAL_GPIO_WritePin>
  W25qxx_Spi(0x02);
 8000a58:	2002      	movs	r0, #2
 8000a5a:	f7ff fdc5 	bl	80005e8 <W25qxx_Spi>
	Page_Address = (Page_Address*w25qxx.PageSize)+OffsetInByte;	
 8000a5e:	4b1e      	ldr	r3, [pc, #120]	; (8000ad8 <W25qxx_WritePage+0xf4>)
 8000a60:	895b      	ldrh	r3, [r3, #10]
 8000a62:	461a      	mov	r2, r3
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	fb03 f302 	mul.w	r3, r3, r2
 8000a6a:	687a      	ldr	r2, [r7, #4]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	60bb      	str	r3, [r7, #8]
	if(w25qxx.ID>=W25Q256)
 8000a70:	4b19      	ldr	r3, [pc, #100]	; (8000ad8 <W25qxx_WritePage+0xf4>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	2b08      	cmp	r3, #8
 8000a76:	d905      	bls.n	8000a84 <W25qxx_WritePage+0xa0>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	0e1b      	lsrs	r3, r3, #24
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff fdb2 	bl	80005e8 <W25qxx_Spi>
  W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	0c1b      	lsrs	r3, r3, #16
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff fdac 	bl	80005e8 <W25qxx_Spi>
  W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	0a1b      	lsrs	r3, r3, #8
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	4618      	mov	r0, r3
 8000a98:	f7ff fda6 	bl	80005e8 <W25qxx_Spi>
  W25qxx_Spi(Page_Address&0xFF);
 8000a9c:	68bb      	ldr	r3, [r7, #8]
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f7ff fda1 	bl	80005e8 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI,pBuffer,NumByteToWrite_up_to_PageSize,100);	
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	b29a      	uxth	r2, r3
 8000aaa:	2364      	movs	r3, #100	; 0x64
 8000aac:	68f9      	ldr	r1, [r7, #12]
 8000aae:	480c      	ldr	r0, [pc, #48]	; (8000ae0 <W25qxx_WritePage+0xfc>)
 8000ab0:	f004 fc61 	bl	8005376 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	2110      	movs	r1, #16
 8000ab8:	4808      	ldr	r0, [pc, #32]	; (8000adc <W25qxx_WritePage+0xf8>)
 8000aba:	f001 ff23 	bl	8002904 <HAL_GPIO_WritePin>
  W25qxx_WaitForWriteEnd();
 8000abe:	f7ff fe71 	bl	80007a4 <W25qxx_WaitForWriteEnd>
	}	
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n",StartTime);
	W25qxx_Delay(100);
	#endif	
	W25qxx_Delay(1);
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	f7ff fd7a 	bl	80005bc <W25qxx_Delay>
	w25qxx.Lock=0;
 8000ac8:	4b03      	ldr	r3, [pc, #12]	; (8000ad8 <W25qxx_WritePage+0xf4>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8000ad0:	bf00      	nop
 8000ad2:	3710      	adds	r7, #16
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	200005fc 	.word	0x200005fc
 8000adc:	40010800 	.word	0x40010800
 8000ae0:	20000700 	.word	0x20000700

08000ae4 <W25qxx_ReadBytes>:
	#endif
	w25qxx.Lock=0;
}
//###################################################################################################################
void W25qxx_ReadBytes(uint8_t* pBuffer, uint32_t ReadAddr, uint32_t NumByteToRead)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	607a      	str	r2, [r7, #4]
	while(w25qxx.Lock==1)
 8000af0:	e002      	b.n	8000af8 <W25qxx_ReadBytes+0x14>
		W25qxx_Delay(1);
 8000af2:	2001      	movs	r0, #1
 8000af4:	f7ff fd62 	bl	80005bc <W25qxx_Delay>
	while(w25qxx.Lock==1)
 8000af8:	4b23      	ldr	r3, [pc, #140]	; (8000b88 <W25qxx_ReadBytes+0xa4>)
 8000afa:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8000afe:	2b01      	cmp	r3, #1
 8000b00:	d0f7      	beq.n	8000af2 <W25qxx_ReadBytes+0xe>
	w25qxx.Lock=1;
 8000b02:	4b21      	ldr	r3, [pc, #132]	; (8000b88 <W25qxx_ReadBytes+0xa4>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	#if (_W25QXX_DEBUG==1)
	uint32_t	StartTime=HAL_GetTick();
	printf("w25qxx ReadBytes at Address:%d, %d Bytes  begin...\r\n",ReadAddr,NumByteToRead);
	#endif	
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2110      	movs	r1, #16
 8000b0e:	481f      	ldr	r0, [pc, #124]	; (8000b8c <W25qxx_ReadBytes+0xa8>)
 8000b10:	f001 fef8 	bl	8002904 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x0B);
 8000b14:	200b      	movs	r0, #11
 8000b16:	f7ff fd67 	bl	80005e8 <W25qxx_Spi>
	if(w25qxx.ID>=W25Q256)
 8000b1a:	4b1b      	ldr	r3, [pc, #108]	; (8000b88 <W25qxx_ReadBytes+0xa4>)
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	2b08      	cmp	r3, #8
 8000b20:	d905      	bls.n	8000b2e <W25qxx_ReadBytes+0x4a>
		W25qxx_Spi((ReadAddr & 0xFF000000) >> 24);
 8000b22:	68bb      	ldr	r3, [r7, #8]
 8000b24:	0e1b      	lsrs	r3, r3, #24
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f7ff fd5d 	bl	80005e8 <W25qxx_Spi>
  W25qxx_Spi((ReadAddr & 0xFF0000) >> 16);
 8000b2e:	68bb      	ldr	r3, [r7, #8]
 8000b30:	0c1b      	lsrs	r3, r3, #16
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	4618      	mov	r0, r3
 8000b36:	f7ff fd57 	bl	80005e8 <W25qxx_Spi>
  W25qxx_Spi((ReadAddr& 0xFF00) >> 8);
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	0a1b      	lsrs	r3, r3, #8
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff fd51 	bl	80005e8 <W25qxx_Spi>
  W25qxx_Spi(ReadAddr & 0xFF);
 8000b46:	68bb      	ldr	r3, [r7, #8]
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff fd4c 	bl	80005e8 <W25qxx_Spi>
	W25qxx_Spi(0);
 8000b50:	2000      	movs	r0, #0
 8000b52:	f7ff fd49 	bl	80005e8 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,NumByteToRead,2000);	
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	b29a      	uxth	r2, r3
 8000b5a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000b5e:	68f9      	ldr	r1, [r7, #12]
 8000b60:	480b      	ldr	r0, [pc, #44]	; (8000b90 <W25qxx_ReadBytes+0xac>)
 8000b62:	f004 fd3c 	bl	80055de <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8000b66:	2201      	movs	r2, #1
 8000b68:	2110      	movs	r1, #16
 8000b6a:	4808      	ldr	r0, [pc, #32]	; (8000b8c <W25qxx_ReadBytes+0xa8>)
 8000b6c:	f001 feca 	bl	8002904 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadBytes done after %d ms\r\n",StartTime);
	W25qxx_Delay(100);
	#endif	
	W25qxx_Delay(1);
 8000b70:	2001      	movs	r0, #1
 8000b72:	f7ff fd23 	bl	80005bc <W25qxx_Delay>
	w25qxx.Lock=0;
 8000b76:	4b04      	ldr	r3, [pc, #16]	; (8000b88 <W25qxx_ReadBytes+0xa4>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8000b7e:	bf00      	nop
 8000b80:	3710      	adds	r7, #16
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	200005fc 	.word	0x200005fc
 8000b8c:	40010800 	.word	0x40010800
 8000b90:	20000700 	.word	0x20000700

08000b94 <eeprom_bin_read>:
#include "EEPROM.h"
#include "eeprom24xx.h"
#include "main.h"

static void eeprom_bin_read(uint8_t *buf,size_t offset,size_t length)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	60f8      	str	r0, [r7, #12]
 8000b9c:	60b9      	str	r1, [r7, #8]
 8000b9e:	607a      	str	r2, [r7, #4]
	EEPROM24XX_Load(offset,buf,length);
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	b29b      	uxth	r3, r3
 8000ba4:	687a      	ldr	r2, [r7, #4]
 8000ba6:	68f9      	ldr	r1, [r7, #12]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff fc5b 	bl	8000464 <EEPROM24XX_Load>
}
 8000bae:	bf00      	nop
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <eeprom_bin_write>:

static void eeprom_bin_write(uint8_t *buf,size_t offset,size_t length)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b084      	sub	sp, #16
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	60f8      	str	r0, [r7, #12]
 8000bbe:	60b9      	str	r1, [r7, #8]
 8000bc0:	607a      	str	r2, [r7, #4]
	EEPROM24XX_Save(offset,buf,length);
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	68f9      	ldr	r1, [r7, #12]
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f7ff fbaa 	bl	8000324 <EEPROM24XX_Save>
}
 8000bd0:	bf00      	nop
 8000bd2:	3710      	adds	r7, #16
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <eeprom_bin_setsize>:
};

extern size_t _EEPROM_SIZE_KBIT;//容量设置

void eeprom_bin_setsize(uint32_t size)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
	if(size==0)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d103      	bne.n	8000bee <eeprom_bin_setsize+0x16>
	{
		_EEPROM_SIZE_KBIT=64;
 8000be6:	4b17      	ldr	r3, [pc, #92]	; (8000c44 <eeprom_bin_setsize+0x6c>)
 8000be8:	2240      	movs	r2, #64	; 0x40
 8000bea:	601a      	str	r2, [r3, #0]
		return;
 8000bec:	e027      	b.n	8000c3e <eeprom_bin_setsize+0x66>
	}


	uint16_t size_1=0x01;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	81fb      	strh	r3, [r7, #14]
	for(size_t i=0;i<16;i++)
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60bb      	str	r3, [r7, #8]
 8000bf6:	e00d      	b.n	8000c14 <eeprom_bin_setsize+0x3c>
	{
		if(size_1&size)
 8000bf8:	89fa      	ldrh	r2, [r7, #14]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d002      	beq.n	8000c08 <eeprom_bin_setsize+0x30>
		{
			_EEPROM_SIZE_KBIT=size_1;
 8000c02:	89fb      	ldrh	r3, [r7, #14]
 8000c04:	4a0f      	ldr	r2, [pc, #60]	; (8000c44 <eeprom_bin_setsize+0x6c>)
 8000c06:	6013      	str	r3, [r2, #0]
		}
		size_1 <<=1;
 8000c08:	89fb      	ldrh	r3, [r7, #14]
 8000c0a:	005b      	lsls	r3, r3, #1
 8000c0c:	81fb      	strh	r3, [r7, #14]
	for(size_t i=0;i<16;i++)
 8000c0e:	68bb      	ldr	r3, [r7, #8]
 8000c10:	3301      	adds	r3, #1
 8000c12:	60bb      	str	r3, [r7, #8]
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	2b0f      	cmp	r3, #15
 8000c18:	d9ee      	bls.n	8000bf8 <eeprom_bin_setsize+0x20>
	}



	{//写后备寄存器
			RCC->APB1ENR |= (1 << 27 | 1 << 28); 	// 电源接口时钟/备份时钟开启
 8000c1a:	4b0b      	ldr	r3, [pc, #44]	; (8000c48 <eeprom_bin_setsize+0x70>)
 8000c1c:	69db      	ldr	r3, [r3, #28]
 8000c1e:	4a0a      	ldr	r2, [pc, #40]	; (8000c48 <eeprom_bin_setsize+0x70>)
 8000c20:	f043 53c0 	orr.w	r3, r3, #402653184	; 0x18000000
 8000c24:	61d3      	str	r3, [r2, #28]
			PWR->CR |= 1 << 8;	// 允许写入后备寄存器
 8000c26:	4b09      	ldr	r3, [pc, #36]	; (8000c4c <eeprom_bin_setsize+0x74>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a08      	ldr	r2, [pc, #32]	; (8000c4c <eeprom_bin_setsize+0x74>)
 8000c2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c30:	6013      	str	r3, [r2, #0]

			BKP->DR1=_EEPROM_SIZE_KBIT;
 8000c32:	4a07      	ldr	r2, [pc, #28]	; (8000c50 <eeprom_bin_setsize+0x78>)
 8000c34:	4b03      	ldr	r3, [pc, #12]	; (8000c44 <eeprom_bin_setsize+0x6c>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	6053      	str	r3, [r2, #4]
	}

	eeprom_bin_register();
 8000c3a:	f000 f80b 	bl	8000c54 <eeprom_bin_register>

}
 8000c3e:	3710      	adds	r7, #16
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	20000000 	.word	0x20000000
 8000c48:	40021000 	.word	0x40021000
 8000c4c:	40007000 	.word	0x40007000
 8000c50:	40006c00 	.word	0x40006c00

08000c54 <eeprom_bin_register>:

void eeprom_bin_register(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0

	{
		RCC->APB1ENR |= (1 << 27 | 1 << 28); 	// 电源接口时钟/备份时钟开启
 8000c58:	4b18      	ldr	r3, [pc, #96]	; (8000cbc <eeprom_bin_register+0x68>)
 8000c5a:	69db      	ldr	r3, [r3, #28]
 8000c5c:	4a17      	ldr	r2, [pc, #92]	; (8000cbc <eeprom_bin_register+0x68>)
 8000c5e:	f043 53c0 	orr.w	r3, r3, #402653184	; 0x18000000
 8000c62:	61d3      	str	r3, [r2, #28]
		PWR->CR |= 1 << 8;	// 允许写入后备寄存器
 8000c64:	4b16      	ldr	r3, [pc, #88]	; (8000cc0 <eeprom_bin_register+0x6c>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a15      	ldr	r2, [pc, #84]	; (8000cc0 <eeprom_bin_register+0x6c>)
 8000c6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c6e:	6013      	str	r3, [r2, #0]

		if(BKP->DR1!=0)//使用BKP->DR1保存EEPROM大小
 8000c70:	4b14      	ldr	r3, [pc, #80]	; (8000cc4 <eeprom_bin_register+0x70>)
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d003      	beq.n	8000c80 <eeprom_bin_register+0x2c>
		{
			_EEPROM_SIZE_KBIT=BKP->DR1;
 8000c78:	4b12      	ldr	r3, [pc, #72]	; (8000cc4 <eeprom_bin_register+0x70>)
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	4a12      	ldr	r2, [pc, #72]	; (8000cc8 <eeprom_bin_register+0x74>)
 8000c7e:	6013      	str	r3, [r2, #0]
		}
	}

	VirtualFat_Unregister_RootFile(&eeprom);
 8000c80:	4812      	ldr	r0, [pc, #72]	; (8000ccc <eeprom_bin_register+0x78>)
 8000c82:	f000 fd47 	bl	8001714 <VirtualFat_Unregister_RootFile>
	if(!EEPROM24XX_IsConnected()) return;//未连接eeprom
 8000c86:	f7ff fa69 	bl	800015c <EEPROM24XX_IsConnected>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	f083 0301 	eor.w	r3, r3, #1
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d110      	bne.n	8000cb8 <eeprom_bin_register+0x64>
	sprintf(eeprom.FileName,"24X%02d",_EEPROM_SIZE_KBIT);
 8000c96:	4b0c      	ldr	r3, [pc, #48]	; (8000cc8 <eeprom_bin_register+0x74>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	490c      	ldr	r1, [pc, #48]	; (8000cd0 <eeprom_bin_register+0x7c>)
 8000c9e:	480b      	ldr	r0, [pc, #44]	; (8000ccc <eeprom_bin_register+0x78>)
 8000ca0:	f009 fe16 	bl	800a8d0 <siprintf>
	eeprom.size=_EEPROM_SIZE_KBIT*1024/8;
 8000ca4:	4b08      	ldr	r3, [pc, #32]	; (8000cc8 <eeprom_bin_register+0x74>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	029b      	lsls	r3, r3, #10
 8000caa:	08db      	lsrs	r3, r3, #3
 8000cac:	4a07      	ldr	r2, [pc, #28]	; (8000ccc <eeprom_bin_register+0x78>)
 8000cae:	6153      	str	r3, [r2, #20]
	VirtualFat_Register_RootFile(&eeprom);
 8000cb0:	4806      	ldr	r0, [pc, #24]	; (8000ccc <eeprom_bin_register+0x78>)
 8000cb2:	f000 fd0d 	bl	80016d0 <VirtualFat_Register_RootFile>
 8000cb6:	e000      	b.n	8000cba <eeprom_bin_register+0x66>
	if(!EEPROM24XX_IsConnected()) return;//未连接eeprom
 8000cb8:	bf00      	nop

}
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	40021000 	.word	0x40021000
 8000cc0:	40007000 	.word	0x40007000
 8000cc4:	40006c00 	.word	0x40006c00
 8000cc8:	20000000 	.word	0x20000000
 8000ccc:	20000004 	.word	0x20000004
 8000cd0:	0800babc 	.word	0x0800babc

08000cd4 <NameCmp>:
extern const RC_Info_t RC_Info[];
extern const size_t    RC_Info_Size;

//当待比较的数据相同时返回1
static unsigned char NameCmp(const char * Name1,const char *Name2)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b085      	sub	sp, #20
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	6039      	str	r1, [r7, #0]
    unsigned char ret=1;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	73fb      	strb	r3, [r7, #15]
    size_t i=0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	60bb      	str	r3, [r7, #8]
    while(1)
    {
        if(Name1[i]!=Name2[i])
 8000ce6:	687a      	ldr	r2, [r7, #4]
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	4413      	add	r3, r2
 8000cec:	781a      	ldrb	r2, [r3, #0]
 8000cee:	6839      	ldr	r1, [r7, #0]
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	440b      	add	r3, r1
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d001      	beq.n	8000cfe <NameCmp+0x2a>
            ret=0;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	73fb      	strb	r3, [r7, #15]
        if(Name1[i]=='\0' || Name2[i]=='\0')
 8000cfe:	687a      	ldr	r2, [r7, #4]
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	4413      	add	r3, r2
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d009      	beq.n	8000d1e <NameCmp+0x4a>
 8000d0a:	683a      	ldr	r2, [r7, #0]
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	4413      	add	r3, r2
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d003      	beq.n	8000d1e <NameCmp+0x4a>
            break;
        i++;
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	60bb      	str	r3, [r7, #8]
        if(Name1[i]!=Name2[i])
 8000d1c:	e7e3      	b.n	8000ce6 <NameCmp+0x12>
    }
    return ret;
 8000d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3714      	adds	r7, #20
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bc80      	pop	{r7}
 8000d28:	4770      	bx	lr
	...

08000d2c <FindRCInfoByName>:

//获取指定名称的资源的RC_Info,失败返回NULL
static const RC_Info_t * FindRCInfoByName(const char * Name)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
    const RC_Info_t *ret=NULL;
 8000d34:	2300      	movs	r3, #0
 8000d36:	60fb      	str	r3, [r7, #12]
    size_t i=0;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60bb      	str	r3, [r7, #8]
    for(i=0;i<RC_Info_Size;i++)
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	60bb      	str	r3, [r7, #8]
 8000d40:	e017      	b.n	8000d72 <FindRCInfoByName+0x46>
    {
        if(NameCmp(Name,(const char *)&RC_Name[RC_Info[i].name_offset]))
 8000d42:	4a10      	ldr	r2, [pc, #64]	; (8000d84 <FindRCInfoByName+0x58>)
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	011b      	lsls	r3, r3, #4
 8000d48:	4413      	add	r3, r2
 8000d4a:	3308      	adds	r3, #8
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4a0e      	ldr	r2, [pc, #56]	; (8000d88 <FindRCInfoByName+0x5c>)
 8000d50:	4413      	add	r3, r2
 8000d52:	4619      	mov	r1, r3
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff ffbd 	bl	8000cd4 <NameCmp>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d005      	beq.n	8000d6c <FindRCInfoByName+0x40>
        {
            ret=&RC_Info[i];
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	011b      	lsls	r3, r3, #4
 8000d64:	4a07      	ldr	r2, [pc, #28]	; (8000d84 <FindRCInfoByName+0x58>)
 8000d66:	4413      	add	r3, r2
 8000d68:	60fb      	str	r3, [r7, #12]
            break;
 8000d6a:	e006      	b.n	8000d7a <FindRCInfoByName+0x4e>
    for(i=0;i<RC_Info_Size;i++)
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	60bb      	str	r3, [r7, #8]
 8000d72:	2201      	movs	r2, #1
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d3e3      	bcc.n	8000d42 <FindRCInfoByName+0x16>
        }
    }

    return ret;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3710      	adds	r7, #16
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	0800bc64 	.word	0x0800bc64
 8000d88:	0800be74 	.word	0x0800be74

08000d8c <RCGetSize>:


//通过名称获取资源大小
size_t RCGetSize(const char * name)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
    size_t ret=0;
 8000d94:	2300      	movs	r3, #0
 8000d96:	60fb      	str	r3, [r7, #12]
    const RC_Info_t * info=FindRCInfoByName(name);
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff ffc7 	bl	8000d2c <FindRCInfoByName>
 8000d9e:	60b8      	str	r0, [r7, #8]
    if(info!=NULL)
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d002      	beq.n	8000dac <RCGetSize+0x20>
    {
        ret=info->data_size;
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	60fb      	str	r3, [r7, #12]
    }
    return ret;
 8000dac:	68fb      	ldr	r3, [r7, #12]
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3710      	adds	r7, #16
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
	...

08000db8 <RCGetHandle>:

//通过名称获取资源指针
const unsigned char * RCGetHandle(const char * name)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
    const unsigned char * ret=NULL;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	60fb      	str	r3, [r7, #12]
    const RC_Info_t * info=FindRCInfoByName(name);
 8000dc4:	6878      	ldr	r0, [r7, #4]
 8000dc6:	f7ff ffb1 	bl	8000d2c <FindRCInfoByName>
 8000dca:	60b8      	str	r0, [r7, #8]
    if(info!=NULL)
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d004      	beq.n	8000ddc <RCGetHandle+0x24>
    {
        ret=&RC_Data[info->data_offset];
 8000dd2:	68bb      	ldr	r3, [r7, #8]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4a04      	ldr	r2, [pc, #16]	; (8000de8 <RCGetHandle+0x30>)
 8000dd8:	4413      	add	r3, r2
 8000dda:	60fb      	str	r3, [r7, #12]
    }
    return ret;
 8000ddc:	68fb      	ldr	r3, [r7, #12]
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	0800bc74 	.word	0x0800bc74

08000dec <spiflash_bin_read>:
 */
#include "SPIFLASH.h"
#include "w25qxx.h"

static void spiflash_bin_read(uint8_t *buf,size_t offset,size_t length)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	60f8      	str	r0, [r7, #12]
 8000df4:	60b9      	str	r1, [r7, #8]
 8000df6:	607a      	str	r2, [r7, #4]
	//W25qxx_Init();
	W25qxx_ReadBytes(buf,offset,length);
 8000df8:	687a      	ldr	r2, [r7, #4]
 8000dfa:	68b9      	ldr	r1, [r7, #8]
 8000dfc:	68f8      	ldr	r0, [r7, #12]
 8000dfe:	f7ff fe71 	bl	8000ae4 <W25qxx_ReadBytes>
}
 8000e02:	bf00      	nop
 8000e04:	3710      	adds	r7, #16
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
	...

08000e0c <spiflash_bin_write>:

static void spiflash_bin_write(uint8_t *buf,size_t offset,size_t length)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60f8      	str	r0, [r7, #12]
 8000e14:	60b9      	str	r1, [r7, #8]
 8000e16:	607a      	str	r2, [r7, #4]
	//W25qxx_Init();
	//此处未进行擦除操作
	W25qxx_WritePage(buf,offset/w25qxx.PageSize,0,w25qxx.PageSize);
 8000e18:	4b10      	ldr	r3, [pc, #64]	; (8000e5c <spiflash_bin_write+0x50>)
 8000e1a:	895b      	ldrh	r3, [r3, #10]
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	68bb      	ldr	r3, [r7, #8]
 8000e20:	fbb3 f1f2 	udiv	r1, r3, r2
 8000e24:	4b0d      	ldr	r3, [pc, #52]	; (8000e5c <spiflash_bin_write+0x50>)
 8000e26:	895b      	ldrh	r3, [r3, #10]
 8000e28:	2200      	movs	r2, #0
 8000e2a:	68f8      	ldr	r0, [r7, #12]
 8000e2c:	f7ff fdda 	bl	80009e4 <W25qxx_WritePage>
	W25qxx_WritePage(buf+w25qxx.PageSize,offset/w25qxx.PageSize+1,0,w25qxx.PageSize);
 8000e30:	4b0a      	ldr	r3, [pc, #40]	; (8000e5c <spiflash_bin_write+0x50>)
 8000e32:	895b      	ldrh	r3, [r3, #10]
 8000e34:	461a      	mov	r2, r3
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	1898      	adds	r0, r3, r2
 8000e3a:	4b08      	ldr	r3, [pc, #32]	; (8000e5c <spiflash_bin_write+0x50>)
 8000e3c:	895b      	ldrh	r3, [r3, #10]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e46:	1c59      	adds	r1, r3, #1
 8000e48:	4b04      	ldr	r3, [pc, #16]	; (8000e5c <spiflash_bin_write+0x50>)
 8000e4a:	895b      	ldrh	r3, [r3, #10]
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	f7ff fdc9 	bl	80009e4 <W25qxx_WritePage>

}
 8000e52:	bf00      	nop
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	200005fc 	.word	0x200005fc

08000e60 <spiflash_bin_register>:
8*1024*1024/8
};


void spiflash_bin_register(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
	VirtualFat_Unregister_RootFile(&spiflash);
 8000e64:	480c      	ldr	r0, [pc, #48]	; (8000e98 <spiflash_bin_register+0x38>)
 8000e66:	f000 fc55 	bl	8001714 <VirtualFat_Unregister_RootFile>
	if(!W25qxx_Init())
 8000e6a:	f7ff fcc5 	bl	80007f8 <W25qxx_Init>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	f083 0301 	eor.w	r3, r3, #1
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d10c      	bne.n	8000e94 <spiflash_bin_register+0x34>
		return;//未连接spiflash
	if(w25qxx.CapacityInKiloByte!=0)
 8000e7a:	4b08      	ldr	r3, [pc, #32]	; (8000e9c <spiflash_bin_register+0x3c>)
 8000e7c:	6a1b      	ldr	r3, [r3, #32]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d004      	beq.n	8000e8c <spiflash_bin_register+0x2c>
	{
		spiflash.size=w25qxx.CapacityInKiloByte*1024;
 8000e82:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <spiflash_bin_register+0x3c>)
 8000e84:	6a1b      	ldr	r3, [r3, #32]
 8000e86:	029b      	lsls	r3, r3, #10
 8000e88:	4a03      	ldr	r2, [pc, #12]	; (8000e98 <spiflash_bin_register+0x38>)
 8000e8a:	6153      	str	r3, [r2, #20]
	}
	VirtualFat_Register_RootFile(&spiflash);
 8000e8c:	4802      	ldr	r0, [pc, #8]	; (8000e98 <spiflash_bin_register+0x38>)
 8000e8e:	f000 fc1f 	bl	80016d0 <VirtualFat_Register_RootFile>
 8000e92:	e000      	b.n	8000e96 <spiflash_bin_register+0x36>
		return;//未连接spiflash
 8000e94:	bf00      	nop

}
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	2000001c 	.word	0x2000001c
 8000e9c:	200005fc 	.word	0x200005fc

08000ea0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ea4:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000ea8:	4b05      	ldr	r3, [pc, #20]	; (8000ec0 <__NVIC_SystemReset+0x20>)
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000eb0:	4903      	ldr	r1, [pc, #12]	; (8000ec0 <__NVIC_SystemReset+0x20>)
 8000eb2:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <__NVIC_SystemReset+0x24>)
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	60cb      	str	r3, [r1, #12]
 8000eb8:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <__NVIC_SystemReset+0x1c>
 8000ec0:	e000ed00 	.word	0xe000ed00
 8000ec4:	05fa0004 	.word	0x05fa0004

08000ec8 <fsinfo_txt_read>:
//显示VirtualFat信息文件fsinfo.txt

static int8_t errorlevel=0;

static void fsinfo_txt_read(uint8_t *buf,size_t offset,size_t length)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b088      	sub	sp, #32
 8000ecc:	af02      	add	r7, sp, #8
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
	//memset(buf,' ',length);
	{//添加UTF-8 BOM头,以便在windows下打开
		buf[0]=0xef;
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	22ef      	movs	r2, #239	; 0xef
 8000ed8:	701a      	strb	r2, [r3, #0]
		buf[1]=0xbb;
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	3301      	adds	r3, #1
 8000ede:	22bb      	movs	r2, #187	; 0xbb
 8000ee0:	701a      	strb	r2, [r3, #0]
		buf[2]=0xbf;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	3302      	adds	r3, #2
 8000ee6:	22bf      	movs	r2, #191	; 0xbf
 8000ee8:	701a      	strb	r2, [r3, #0]
	}
	sprintf((char *)buf+3,
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	1cd8      	adds	r0, r3, #3
 8000eee:	4b11      	ldr	r3, [pc, #68]	; (8000f34 <fsinfo_txt_read+0x6c>)
 8000ef0:	f993 3000 	ldrsb.w	r3, [r3]
 8000ef4:	9300      	str	r3, [sp, #0]
 8000ef6:	4b10      	ldr	r3, [pc, #64]	; (8000f38 <fsinfo_txt_read+0x70>)
 8000ef8:	4a10      	ldr	r2, [pc, #64]	; (8000f3c <fsinfo_txt_read+0x74>)
 8000efa:	4911      	ldr	r1, [pc, #68]	; (8000f40 <fsinfo_txt_read+0x78>)
 8000efc:	f009 fce8 	bl	800a8d0 <siprintf>
当前可用的命令:\r\n\
RESET\t重启单片机\n\
FE\t擦除Flash\n\
E###  设置EEPROM容量为### Kbits（###为10进制数）","FAT16","何亚红",errorlevel);
	{//用空格填充文本，防止在某些文本编辑器上出现异常
		for(size_t i=0;i<length;i++)
 8000f00:	2300      	movs	r3, #0
 8000f02:	617b      	str	r3, [r7, #20]
 8000f04:	e00d      	b.n	8000f22 <fsinfo_txt_read+0x5a>
		{
			if(buf[i]=='\0')
 8000f06:	68fa      	ldr	r2, [r7, #12]
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d104      	bne.n	8000f1c <fsinfo_txt_read+0x54>
				buf[i]=' ';
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	4413      	add	r3, r2
 8000f18:	2220      	movs	r2, #32
 8000f1a:	701a      	strb	r2, [r3, #0]
		for(size_t i=0;i<length;i++)
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	617b      	str	r3, [r7, #20]
 8000f22:	697a      	ldr	r2, [r7, #20]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d3ed      	bcc.n	8000f06 <fsinfo_txt_read+0x3e>
		}
	}

}
 8000f2a:	bf00      	nop
 8000f2c:	3718      	adds	r7, #24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000378 	.word	0x20000378
 8000f38:	0800bac4 	.word	0x0800bac4
 8000f3c:	0800bad0 	.word	0x0800bad0
 8000f40:	0800bad8 	.word	0x0800bad8

08000f44 <fsinfo_cmd_compare>:

//成功返回1,比较是否写入某命令
static uint8_t fsinfo_cmd_compare(uint8_t *buf,uint8_t *cmd)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
	uint8_t ret=1;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	73fb      	strb	r3, [r7, #15]
	for(size_t i=0;i<strlen((char *)cmd);i++)
 8000f52:	2300      	movs	r3, #0
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	e00e      	b.n	8000f76 <fsinfo_cmd_compare+0x32>
	{
		if(buf[i]!=cmd[i])
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	781a      	ldrb	r2, [r3, #0]
 8000f60:	6839      	ldr	r1, [r7, #0]
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	440b      	add	r3, r1
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d001      	beq.n	8000f70 <fsinfo_cmd_compare+0x2c>
			ret=0;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	73fb      	strb	r3, [r7, #15]
	for(size_t i=0;i<strlen((char *)cmd);i++)
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	3301      	adds	r3, #1
 8000f74:	60bb      	str	r3, [r7, #8]
 8000f76:	6838      	ldr	r0, [r7, #0]
 8000f78:	f7ff f8e8 	bl	800014c <strlen>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d3e9      	bcc.n	8000f58 <fsinfo_cmd_compare+0x14>
	}
	return ret;
 8000f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3710      	adds	r7, #16
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
	...

08000f90 <fsinfo_txt_write>:

static void fsinfo_txt_write(uint8_t *buf,size_t offset,size_t length)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
	errorlevel=-1;
 8000f9c:	4b25      	ldr	r3, [pc, #148]	; (8001034 <fsinfo_txt_write+0xa4>)
 8000f9e:	22ff      	movs	r2, #255	; 0xff
 8000fa0:	701a      	strb	r2, [r3, #0]
	if(buf[0]==0)
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d103      	bne.n	8000fb2 <fsinfo_txt_write+0x22>
	{
		errorlevel=-2;
 8000faa:	4b22      	ldr	r3, [pc, #136]	; (8001034 <fsinfo_txt_write+0xa4>)
 8000fac:	22fe      	movs	r2, #254	; 0xfe
 8000fae:	701a      	strb	r2, [r3, #0]
				NVIC_SystemReset();
				#endif
		}

	}
}
 8000fb0:	e03c      	b.n	800102c <fsinfo_txt_write+0x9c>
		if(fsinfo_cmd_compare(buf,(uint8_t *)"RESET"))//执行复位指令
 8000fb2:	4921      	ldr	r1, [pc, #132]	; (8001038 <fsinfo_txt_write+0xa8>)
 8000fb4:	68f8      	ldr	r0, [r7, #12]
 8000fb6:	f7ff ffc5 	bl	8000f44 <fsinfo_cmd_compare>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d004      	beq.n	8000fca <fsinfo_txt_write+0x3a>
			errorlevel=0;
 8000fc0:	4b1c      	ldr	r3, [pc, #112]	; (8001034 <fsinfo_txt_write+0xa4>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	701a      	strb	r2, [r3, #0]
				NVIC_SystemReset();
 8000fc6:	f7ff ff6b 	bl	8000ea0 <__NVIC_SystemReset>
		if(fsinfo_cmd_compare(buf,(uint8_t *)"FE"))
 8000fca:	491c      	ldr	r1, [pc, #112]	; (800103c <fsinfo_txt_write+0xac>)
 8000fcc:	68f8      	ldr	r0, [r7, #12]
 8000fce:	f7ff ffb9 	bl	8000f44 <fsinfo_cmd_compare>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d00b      	beq.n	8000ff0 <fsinfo_txt_write+0x60>
			if(W25qxx_Init())
 8000fd8:	f7ff fc0e 	bl	80007f8 <W25qxx_Init>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d006      	beq.n	8000ff0 <fsinfo_txt_write+0x60>
				errorlevel=0;
 8000fe2:	4b14      	ldr	r3, [pc, #80]	; (8001034 <fsinfo_txt_write+0xa4>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	701a      	strb	r2, [r3, #0]
				W25qxx_EraseChip();
 8000fe8:	f7ff fcce 	bl	8000988 <W25qxx_EraseChip>
				NVIC_SystemReset();
 8000fec:	f7ff ff58 	bl	8000ea0 <__NVIC_SystemReset>
		if(buf[0]=='E')
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b45      	cmp	r3, #69	; 0x45
 8000ff6:	d119      	bne.n	800102c <fsinfo_txt_write+0x9c>
			char size_buff[4]={};
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	617b      	str	r3, [r7, #20]
			int size=0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	613b      	str	r3, [r7, #16]
			memcpy(size_buff,&buf[1],3);
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	1c59      	adds	r1, r3, #1
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	2203      	movs	r2, #3
 800100a:	4618      	mov	r0, r3
 800100c:	f009 fc4c 	bl	800a8a8 <memcpy>
			sscanf(size_buff,"%d",&size);
 8001010:	f107 0210 	add.w	r2, r7, #16
 8001014:	f107 0314 	add.w	r3, r7, #20
 8001018:	4909      	ldr	r1, [pc, #36]	; (8001040 <fsinfo_txt_write+0xb0>)
 800101a:	4618      	mov	r0, r3
 800101c:	f009 fc78 	bl	800a910 <siscanf>
			eeprom_bin_setsize(size);
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff fdd8 	bl	8000bd8 <eeprom_bin_setsize>
				NVIC_SystemReset();
 8001028:	f7ff ff3a 	bl	8000ea0 <__NVIC_SystemReset>
}
 800102c:	bf00      	nop
 800102e:	3718      	adds	r7, #24
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20000378 	.word	0x20000378
 8001038:	0800bbe8 	.word	0x0800bbe8
 800103c:	0800bbf0 	.word	0x0800bbf0
 8001040:	0800bbf4 	.word	0x0800bbf4

08001044 <init_fatfs>:
};

#endif

static void init_fatfs(FAT_BPB *bpb)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
	//以下均是FAT16的计算方式
	FAT1_START=bpb->BPB_RsvdSecCnt[0]+bpb->BPB_RsvdSecCnt[1]*256;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	7b9b      	ldrb	r3, [r3, #14]
 8001050:	461a      	mov	r2, r3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	7bdb      	ldrb	r3, [r3, #15]
 8001056:	021b      	lsls	r3, r3, #8
 8001058:	4413      	add	r3, r2
 800105a:	461a      	mov	r2, r3
 800105c:	4b1d      	ldr	r3, [pc, #116]	; (80010d4 <init_fatfs+0x90>)
 800105e:	601a      	str	r2, [r3, #0]
	FAT2_START=FAT1_START+bpb->BPB_FATSz16[0]+bpb->BPB_FATSz16[1]*256;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	7d9b      	ldrb	r3, [r3, #22]
 8001064:	461a      	mov	r2, r3
 8001066:	4b1b      	ldr	r3, [pc, #108]	; (80010d4 <init_fatfs+0x90>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4413      	add	r3, r2
 800106c:	687a      	ldr	r2, [r7, #4]
 800106e:	7dd2      	ldrb	r2, [r2, #23]
 8001070:	0212      	lsls	r2, r2, #8
 8001072:	4413      	add	r3, r2
 8001074:	4a18      	ldr	r2, [pc, #96]	; (80010d8 <init_fatfs+0x94>)
 8001076:	6013      	str	r3, [r2, #0]
	RootDir_START=FAT2_START*2-FAT1_START;
 8001078:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <init_fatfs+0x94>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	005a      	lsls	r2, r3, #1
 800107e:	4b15      	ldr	r3, [pc, #84]	; (80010d4 <init_fatfs+0x90>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	1ad3      	subs	r3, r2, r3
 8001084:	4a15      	ldr	r2, [pc, #84]	; (80010dc <init_fatfs+0x98>)
 8001086:	6013      	str	r3, [r2, #0]
	FileData_START=RootDir_START+(bpb->BPB_RootEntCnt[0]+bpb->BPB_RootEntCnt[1]*256)*32/(bpb->BPB_BytsPerSec[0]+bpb->BPB_BytsPerSec[1]*256);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	7c5b      	ldrb	r3, [r3, #17]
 800108c:	461a      	mov	r2, r3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	7c9b      	ldrb	r3, [r3, #18]
 8001092:	021b      	lsls	r3, r3, #8
 8001094:	4413      	add	r3, r2
 8001096:	015a      	lsls	r2, r3, #5
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	7adb      	ldrb	r3, [r3, #11]
 800109c:	4619      	mov	r1, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	7b1b      	ldrb	r3, [r3, #12]
 80010a2:	021b      	lsls	r3, r3, #8
 80010a4:	440b      	add	r3, r1
 80010a6:	fb92 f3f3 	sdiv	r3, r2, r3
 80010aa:	461a      	mov	r2, r3
 80010ac:	4b0b      	ldr	r3, [pc, #44]	; (80010dc <init_fatfs+0x98>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4413      	add	r3, r2
 80010b2:	4a0b      	ldr	r2, [pc, #44]	; (80010e0 <init_fatfs+0x9c>)
 80010b4:	6013      	str	r3, [r2, #0]
#ifdef FAT16_FSINFO_TXT
	VirtualFat_Unregister_RootFile(&fsinfo);
 80010b6:	480b      	ldr	r0, [pc, #44]	; (80010e4 <init_fatfs+0xa0>)
 80010b8:	f000 fb2c 	bl	8001714 <VirtualFat_Unregister_RootFile>
	VirtualFat_Register_RootFile(&fsinfo);
 80010bc:	4809      	ldr	r0, [pc, #36]	; (80010e4 <init_fatfs+0xa0>)
 80010be:	f000 fb07 	bl	80016d0 <VirtualFat_Register_RootFile>
#endif

#ifdef EEPROM_H_
	eeprom_bin_register();
 80010c2:	f7ff fdc7 	bl	8000c54 <eeprom_bin_register>
#endif

#ifdef SPIFLASH_H_
	spiflash_bin_register();
 80010c6:	f7ff fecb 	bl	8000e60 <spiflash_bin_register>
#endif
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	20000034 	.word	0x20000034
 80010d8:	20000038 	.word	0x20000038
 80010dc:	2000003c 	.word	0x2000003c
 80010e0:	20000040 	.word	0x20000040
 80010e4:	20000044 	.word	0x20000044

080010e8 <read_fat_fatfs>:

//处理FAT表
//fat_offset为fat表中的扇区偏移
static void read_fat_fatfs(uint32_t fat_offset,uint8_t *buf)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b089      	sub	sp, #36	; 0x24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6039      	str	r1, [r7, #0]
	if(fat_offset==0)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d10e      	bne.n	8001116 <read_fat_fatfs+0x2e>
	{
		{//处理特殊的项
			//FAT表第一项与第二项
			buf[0]=0xf8;
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	22f8      	movs	r2, #248	; 0xf8
 80010fc:	701a      	strb	r2, [r3, #0]
			buf[1]=0xff;
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	3301      	adds	r3, #1
 8001102:	22ff      	movs	r2, #255	; 0xff
 8001104:	701a      	strb	r2, [r3, #0]
			buf[2]=0xff;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	3302      	adds	r3, #2
 800110a:	22ff      	movs	r2, #255	; 0xff
 800110c:	701a      	strb	r2, [r3, #0]
			buf[3]=0xff;
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	3303      	adds	r3, #3
 8001112:	22ff      	movs	r2, #255	; 0xff
 8001114:	701a      	strb	r2, [r3, #0]
		}
	}
	{//填写文件的FAT表
		size_t fat_start_index=	512*fat_offset/2;//FAT16计算当前FAT扇区起始的簇号
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	025b      	lsls	r3, r3, #9
 800111a:	085b      	lsrs	r3, r3, #1
 800111c:	60fb      	str	r3, [r7, #12]
		size_t file_start=2;//文件起始簇号
 800111e:	2302      	movs	r3, #2
 8001120:	61fb      	str	r3, [r7, #28]
		for(size_t i=0;i<FAT16_Root_File_Number;i++)
 8001122:	2300      	movs	r3, #0
 8001124:	61bb      	str	r3, [r7, #24]
 8001126:	e07b      	b.n	8001220 <read_fat_fatfs+0x138>
		{
			if(root_file_list[i]!=NULL && root_file_list[i]->size!=0)//虚拟文件有效
 8001128:	4a41      	ldr	r2, [pc, #260]	; (8001230 <read_fat_fatfs+0x148>)
 800112a:	69bb      	ldr	r3, [r7, #24]
 800112c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d072      	beq.n	800121a <read_fat_fatfs+0x132>
 8001134:	4a3e      	ldr	r2, [pc, #248]	; (8001230 <read_fat_fatfs+0x148>)
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d06b      	beq.n	800121a <read_fat_fatfs+0x132>
			{
				//计算FAT占用的簇大小
				size_t file_size=root_file_list[i]->size/512;
 8001142:	4a3b      	ldr	r2, [pc, #236]	; (8001230 <read_fat_fatfs+0x148>)
 8001144:	69bb      	ldr	r3, [r7, #24]
 8001146:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800114a:	695b      	ldr	r3, [r3, #20]
 800114c:	0a5b      	lsrs	r3, r3, #9
 800114e:	617b      	str	r3, [r7, #20]
				size_t file_current=0;//当前的簇
 8001150:	2300      	movs	r3, #0
 8001152:	613b      	str	r3, [r7, #16]
				if(root_file_list[i]->size%512 !=0)
 8001154:	4a36      	ldr	r2, [pc, #216]	; (8001230 <read_fat_fatfs+0x148>)
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800115c:	695b      	ldr	r3, [r3, #20]
 800115e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001162:	2b00      	cmp	r3, #0
 8001164:	d002      	beq.n	800116c <read_fat_fatfs+0x84>
				{
					file_size+=1;
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	3301      	adds	r3, #1
 800116a:	617b      	str	r3, [r7, #20]
				}
				for(file_current=0;file_current<file_size;file_current++)
 800116c:	2300      	movs	r3, #0
 800116e:	613b      	str	r3, [r7, #16]
 8001170:	e04b      	b.n	800120a <read_fat_fatfs+0x122>
				{

					if(file_start+file_current>=fat_start_index)//文件的FAT在当前扇区有数据
 8001172:	69fa      	ldr	r2, [r7, #28]
 8001174:	693b      	ldr	r3, [r7, #16]
 8001176:	4413      	add	r3, r2
 8001178:	68fa      	ldr	r2, [r7, #12]
 800117a:	429a      	cmp	r2, r3
 800117c:	d842      	bhi.n	8001204 <read_fat_fatfs+0x11c>
					{
						if((file_start+file_current-fat_start_index)<512/2)//文件数据未超出当前扇区
 800117e:	69fa      	ldr	r2, [r7, #28]
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	441a      	add	r2, r3
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	2bff      	cmp	r3, #255	; 0xff
 800118a:	d83b      	bhi.n	8001204 <read_fat_fatfs+0x11c>
						{
							if(file_current!=file_size-1)//是否为文件结束
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	3b01      	subs	r3, #1
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	429a      	cmp	r2, r3
 8001194:	d021      	beq.n	80011da <read_fat_fatfs+0xf2>
							{//指向下一簇
								buf[(file_start+file_current-fat_start_index)*2]=(file_start+file_current+1)&0xff;
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	b2da      	uxtb	r2, r3
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	b2db      	uxtb	r3, r3
 800119e:	4413      	add	r3, r2
 80011a0:	b2da      	uxtb	r2, r3
 80011a2:	69f9      	ldr	r1, [r7, #28]
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	4419      	add	r1, r3
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	1acb      	subs	r3, r1, r3
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	6839      	ldr	r1, [r7, #0]
 80011b0:	440b      	add	r3, r1
 80011b2:	3201      	adds	r2, #1
 80011b4:	b2d2      	uxtb	r2, r2
 80011b6:	701a      	strb	r2, [r3, #0]
								buf[(file_start+file_current-fat_start_index)*2+1]=((file_start+file_current+1)&0xff00)>>8;
 80011b8:	69fa      	ldr	r2, [r7, #28]
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	4413      	add	r3, r2
 80011be:	3301      	adds	r3, #1
 80011c0:	0a19      	lsrs	r1, r3, #8
 80011c2:	69fa      	ldr	r2, [r7, #28]
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	441a      	add	r2, r3
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	3301      	adds	r3, #1
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	4413      	add	r3, r2
 80011d4:	b2ca      	uxtb	r2, r1
 80011d6:	701a      	strb	r2, [r3, #0]
 80011d8:	e014      	b.n	8001204 <read_fat_fatfs+0x11c>
							}
							else
							{//文件结束
								buf[(file_start+file_current-fat_start_index)*2]=0xff;
 80011da:	69fa      	ldr	r2, [r7, #28]
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	441a      	add	r2, r3
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	683a      	ldr	r2, [r7, #0]
 80011e8:	4413      	add	r3, r2
 80011ea:	22ff      	movs	r2, #255	; 0xff
 80011ec:	701a      	strb	r2, [r3, #0]
								buf[(file_start+file_current-fat_start_index)*2+1]=0xff;
 80011ee:	69fa      	ldr	r2, [r7, #28]
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	441a      	add	r2, r3
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	3301      	adds	r3, #1
 80011fc:	683a      	ldr	r2, [r7, #0]
 80011fe:	4413      	add	r3, r2
 8001200:	22ff      	movs	r2, #255	; 0xff
 8001202:	701a      	strb	r2, [r3, #0]
				for(file_current=0;file_current<file_size;file_current++)
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	3301      	adds	r3, #1
 8001208:	613b      	str	r3, [r7, #16]
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	429a      	cmp	r2, r3
 8001210:	d3af      	bcc.n	8001172 <read_fat_fatfs+0x8a>
							}
						}
					}

				}
				file_start+=file_size;
 8001212:	69fa      	ldr	r2, [r7, #28]
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	4413      	add	r3, r2
 8001218:	61fb      	str	r3, [r7, #28]
		for(size_t i=0;i<FAT16_Root_File_Number;i++)
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	3301      	adds	r3, #1
 800121e:	61bb      	str	r3, [r7, #24]
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	2b03      	cmp	r3, #3
 8001224:	d980      	bls.n	8001128 <read_fat_fatfs+0x40>


			}
		}
	}
}
 8001226:	bf00      	nop
 8001228:	3724      	adds	r7, #36	; 0x24
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr
 8001230:	20000368 	.word	0x20000368

08001234 <read_rootdir_fatfs>:


//处理根目录
//rootdir_offset为扇区偏移
static void read_rootdir_fatfs(uint32_t rootdir_offset,uint8_t *buf)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08a      	sub	sp, #40	; 0x28
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	6039      	str	r1, [r7, #0]
	if(rootdir_offset==0)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d11c      	bne.n	800127e <read_rootdir_fatfs+0x4a>
	{
		{//设置卷标
			FAT_DIR *p=(FAT_DIR *)&(buf[0]);
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	613b      	str	r3, [r7, #16]
			{
				//文件名用0x20填充
				memset(p->DIR_Name,0x20,sizeof(p->DIR_Name));
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	220b      	movs	r2, #11
 800124c:	2120      	movs	r1, #32
 800124e:	4618      	mov	r0, r3
 8001250:	f009 fb35 	bl	800a8be <memset>
				//设置文件名
				memcpy(p->DIR_Name,FAT16_Volume_ID,sizeof(FAT16_Volume_ID)>11?11:sizeof(FAT16_Volume_ID));
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	2208      	movs	r2, #8
 8001258:	496a      	ldr	r1, [pc, #424]	; (8001404 <read_rootdir_fatfs+0x1d0>)
 800125a:	4618      	mov	r0, r3
 800125c:	f009 fb24 	bl	800a8a8 <memcpy>

				p->DIR_Att=0x08;
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	2208      	movs	r2, #8
 8001264:	72da      	strb	r2, [r3, #11]

				p->DIR_WrtDat[0]=0x94;
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	2294      	movs	r2, #148	; 0x94
 800126a:	761a      	strb	r2, [r3, #24]
				p->DIR_WrtDat[1]=0x50;
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	2250      	movs	r2, #80	; 0x50
 8001270:	765a      	strb	r2, [r3, #25]
				p->DIR_WrtTime[0]=0x29;
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	2229      	movs	r2, #41	; 0x29
 8001276:	759a      	strb	r2, [r3, #22]
				p->DIR_WrtTime[1]=0x53;
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	2253      	movs	r2, #83	; 0x53
 800127c:	75da      	strb	r2, [r3, #23]

		}

	}
	{//填写文件
		size_t rootdir_start_index=512*rootdir_offset/32;//当前扇区文件偏移
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	025b      	lsls	r3, r3, #9
 8001282:	095b      	lsrs	r3, r3, #5
 8001284:	60fb      	str	r3, [r7, #12]
		size_t rootdir_start=1;//起始文件偏移
 8001286:	2301      	movs	r3, #1
 8001288:	627b      	str	r3, [r7, #36]	; 0x24
		size_t fat_start=2;//起始文件簇
 800128a:	2302      	movs	r3, #2
 800128c:	623b      	str	r3, [r7, #32]
		for(size_t i=0;i<FAT16_Root_File_Number;i++)
 800128e:	2300      	movs	r3, #0
 8001290:	61fb      	str	r3, [r7, #28]
 8001292:	e0af      	b.n	80013f4 <read_rootdir_fatfs+0x1c0>
		{

			if(root_file_list[i]==NULL || root_file_list[i]->size==0)
 8001294:	4a5c      	ldr	r2, [pc, #368]	; (8001408 <read_rootdir_fatfs+0x1d4>)
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800129c:	2b00      	cmp	r3, #0
 800129e:	f000 80a5 	beq.w	80013ec <read_rootdir_fatfs+0x1b8>
 80012a2:	4a59      	ldr	r2, [pc, #356]	; (8001408 <read_rootdir_fatfs+0x1d4>)
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012aa:	695b      	ldr	r3, [r3, #20]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	f000 809d 	beq.w	80013ec <read_rootdir_fatfs+0x1b8>
				continue;

			if(rootdir_start>=rootdir_start_index)//文件属于当前扇区
 80012b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d37d      	bcc.n	80013b6 <read_rootdir_fatfs+0x182>
			{
				if((rootdir_start-rootdir_start_index)<512/32)//文件未超出当前扇区
 80012ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	2b0f      	cmp	r3, #15
 80012c2:	d878      	bhi.n	80013b6 <read_rootdir_fatfs+0x182>
				{
					FAT_DIR *p=(FAT_DIR *)&(buf[(rootdir_start-rootdir_start_index)*32]);
 80012c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	015b      	lsls	r3, r3, #5
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	4413      	add	r3, r2
 80012d0:	60bb      	str	r3, [r7, #8]
					{//设置文件属性
						//设置文件名
						memset(p->DIR_Name,0x20,11);
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	220b      	movs	r2, #11
 80012d6:	2120      	movs	r1, #32
 80012d8:	4618      	mov	r0, r3
 80012da:	f009 faf0 	bl	800a8be <memset>

						{//设置文件名
							for(uint8_t j=0;j<11;j++)
 80012de:	2300      	movs	r3, #0
 80012e0:	76fb      	strb	r3, [r7, #27]
 80012e2:	e02d      	b.n	8001340 <read_rootdir_fatfs+0x10c>
							{
								if(j<8)
 80012e4:	7efb      	ldrb	r3, [r7, #27]
 80012e6:	2b07      	cmp	r3, #7
 80012e8:	d811      	bhi.n	800130e <read_rootdir_fatfs+0xda>
								{
									if(root_file_list[i]->FileName[j]!='\0')
 80012ea:	4a47      	ldr	r2, [pc, #284]	; (8001408 <read_rootdir_fatfs+0x1d4>)
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012f2:	7efb      	ldrb	r3, [r7, #27]
 80012f4:	5cd3      	ldrb	r3, [r2, r3]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d01f      	beq.n	800133a <read_rootdir_fatfs+0x106>
									{
										p->DIR_Name[j]=root_file_list[i]->FileName[j];
 80012fa:	4a43      	ldr	r2, [pc, #268]	; (8001408 <read_rootdir_fatfs+0x1d4>)
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001302:	7efa      	ldrb	r2, [r7, #27]
 8001304:	7efb      	ldrb	r3, [r7, #27]
 8001306:	5c89      	ldrb	r1, [r1, r2]
 8001308:	68ba      	ldr	r2, [r7, #8]
 800130a:	54d1      	strb	r1, [r2, r3]
 800130c:	e015      	b.n	800133a <read_rootdir_fatfs+0x106>
									}
								}
								else
								{
									if(root_file_list[i]->FileName_sub[j-8]!='\0')
 800130e:	4a3e      	ldr	r2, [pc, #248]	; (8001408 <read_rootdir_fatfs+0x1d4>)
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001316:	7efb      	ldrb	r3, [r7, #27]
 8001318:	3b08      	subs	r3, #8
 800131a:	4413      	add	r3, r2
 800131c:	7a1b      	ldrb	r3, [r3, #8]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d00b      	beq.n	800133a <read_rootdir_fatfs+0x106>
									{
											p->DIR_Name[j]=root_file_list[i]->FileName_sub[j-8];
 8001322:	4a39      	ldr	r2, [pc, #228]	; (8001408 <read_rootdir_fatfs+0x1d4>)
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800132a:	7efb      	ldrb	r3, [r7, #27]
 800132c:	f1a3 0208 	sub.w	r2, r3, #8
 8001330:	7efb      	ldrb	r3, [r7, #27]
 8001332:	440a      	add	r2, r1
 8001334:	7a11      	ldrb	r1, [r2, #8]
 8001336:	68ba      	ldr	r2, [r7, #8]
 8001338:	54d1      	strb	r1, [r2, r3]
							for(uint8_t j=0;j<11;j++)
 800133a:	7efb      	ldrb	r3, [r7, #27]
 800133c:	3301      	adds	r3, #1
 800133e:	76fb      	strb	r3, [r7, #27]
 8001340:	7efb      	ldrb	r3, [r7, #27]
 8001342:	2b0a      	cmp	r3, #10
 8001344:	d9ce      	bls.n	80012e4 <read_rootdir_fatfs+0xb0>
									}
								}
							};
						}
						{//设置文件属性
							p->DIR_Att=0x20;
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	2220      	movs	r2, #32
 800134a:	72da      	strb	r2, [r3, #11]

							//p->DIR_NTRes=0x18;

							p->DIR_CrtTimeTenth=0x7f;
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	227f      	movs	r2, #127	; 0x7f
 8001350:	735a      	strb	r2, [r3, #13]

							p->DIR_CrtTime[0]=0xa2;
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	22a2      	movs	r2, #162	; 0xa2
 8001356:	739a      	strb	r2, [r3, #14]

							p->DIR_CrtTime[1]=0x58;
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	2258      	movs	r2, #88	; 0x58
 800135c:	73da      	strb	r2, [r3, #15]

							p->DIR_CrtDate[0]=0x95;
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	2295      	movs	r2, #149	; 0x95
 8001362:	741a      	strb	r2, [r3, #16]

							p->DIR_CrtDate[1]=0x50;
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	2250      	movs	r2, #80	; 0x50
 8001368:	745a      	strb	r2, [r3, #17]

							p->DIR_WrtTime[0]=0x71;
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	2271      	movs	r2, #113	; 0x71
 800136e:	759a      	strb	r2, [r3, #22]
							p->DIR_WrtTime[1]=0x5a;
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	225a      	movs	r2, #90	; 0x5a
 8001374:	75da      	strb	r2, [r3, #23]

							memcpy(p->DIR_LstAccDate,p->DIR_CrtDate,2);
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	3312      	adds	r3, #18
 800137a:	68ba      	ldr	r2, [r7, #8]
 800137c:	3210      	adds	r2, #16
 800137e:	8812      	ldrh	r2, [r2, #0]
 8001380:	b292      	uxth	r2, r2
 8001382:	801a      	strh	r2, [r3, #0]
							memcpy(p->DIR_WrtDat,p->DIR_CrtDate,2);
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	3318      	adds	r3, #24
 8001388:	68ba      	ldr	r2, [r7, #8]
 800138a:	3210      	adds	r2, #16
 800138c:	8812      	ldrh	r2, [r2, #0]
 800138e:	b292      	uxth	r2, r2
 8001390:	801a      	strh	r2, [r3, #0]


						}

						{//设置文件起始簇
							p->DIR_FstClusLO[0]=fat_start&0xff;
 8001392:	6a3b      	ldr	r3, [r7, #32]
 8001394:	b2da      	uxtb	r2, r3
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	769a      	strb	r2, [r3, #26]
							p->DIR_FstClusLO[1]=(fat_start&0xff00)>>8;
 800139a:	6a3b      	ldr	r3, [r7, #32]
 800139c:	0a1b      	lsrs	r3, r3, #8
 800139e:	b2da      	uxtb	r2, r3
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	76da      	strb	r2, [r3, #27]
						}
						{//设置文件大小
							memcpy(p->DIR_FileSize,&root_file_list[i]->size,4);
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	331c      	adds	r3, #28
 80013a8:	4917      	ldr	r1, [pc, #92]	; (8001408 <read_rootdir_fatfs+0x1d4>)
 80013aa:	69fa      	ldr	r2, [r7, #28]
 80013ac:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80013b0:	3214      	adds	r2, #20
 80013b2:	6812      	ldr	r2, [r2, #0]
 80013b4:	601a      	str	r2, [r3, #0]

					}
				}
			}
			{//增加fat计数
				size_t fat_size=root_file_list[i]->size/512;
 80013b6:	4a14      	ldr	r2, [pc, #80]	; (8001408 <read_rootdir_fatfs+0x1d4>)
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013be:	695b      	ldr	r3, [r3, #20]
 80013c0:	0a5b      	lsrs	r3, r3, #9
 80013c2:	617b      	str	r3, [r7, #20]
				if(root_file_list[i]->size%512!=0)
 80013c4:	4a10      	ldr	r2, [pc, #64]	; (8001408 <read_rootdir_fatfs+0x1d4>)
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013cc:	695b      	ldr	r3, [r3, #20]
 80013ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d002      	beq.n	80013dc <read_rootdir_fatfs+0x1a8>
					fat_size+=1;
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	3301      	adds	r3, #1
 80013da:	617b      	str	r3, [r7, #20]
				fat_start+=fat_size;
 80013dc:	6a3a      	ldr	r2, [r7, #32]
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	4413      	add	r3, r2
 80013e2:	623b      	str	r3, [r7, #32]
			}
			rootdir_start++;
 80013e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e6:	3301      	adds	r3, #1
 80013e8:	627b      	str	r3, [r7, #36]	; 0x24
 80013ea:	e000      	b.n	80013ee <read_rootdir_fatfs+0x1ba>
				continue;
 80013ec:	bf00      	nop
		for(size_t i=0;i<FAT16_Root_File_Number;i++)
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	3301      	adds	r3, #1
 80013f2:	61fb      	str	r3, [r7, #28]
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	2b03      	cmp	r3, #3
 80013f8:	f67f af4c 	bls.w	8001294 <read_rootdir_fatfs+0x60>
		}
	}

}
 80013fc:	bf00      	nop
 80013fe:	3728      	adds	r7, #40	; 0x28
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	0800bbf8 	.word	0x0800bbf8
 8001408:	20000368 	.word	0x20000368

0800140c <read_filedata_fatfs>:

//处理数据文件
//filedata_offset为扇区偏移

static void read_filedata_fatfs(uint32_t filedata_offset,uint8_t *buf)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
	size_t file_blk_start=0;//文件数据区起始
 8001416:	2300      	movs	r3, #0
 8001418:	617b      	str	r3, [r7, #20]
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]
 800141e:	e044      	b.n	80014aa <read_filedata_fatfs+0x9e>
	{
		if(root_file_list[i]!=NULL && root_file_list[i]->size!=0)
 8001420:	4a25      	ldr	r2, [pc, #148]	; (80014b8 <read_filedata_fatfs+0xac>)
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d03b      	beq.n	80014a4 <read_filedata_fatfs+0x98>
 800142c:	4a22      	ldr	r2, [pc, #136]	; (80014b8 <read_filedata_fatfs+0xac>)
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001434:	695b      	ldr	r3, [r3, #20]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d034      	beq.n	80014a4 <read_filedata_fatfs+0x98>
		{
			size_t file_blk_size=root_file_list[i]->size/512;
 800143a:	4a1f      	ldr	r2, [pc, #124]	; (80014b8 <read_filedata_fatfs+0xac>)
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001442:	695b      	ldr	r3, [r3, #20]
 8001444:	0a5b      	lsrs	r3, r3, #9
 8001446:	60fb      	str	r3, [r7, #12]
			if(root_file_list[i]->size%512 !=0)
 8001448:	4a1b      	ldr	r2, [pc, #108]	; (80014b8 <read_filedata_fatfs+0xac>)
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001450:	695b      	ldr	r3, [r3, #20]
 8001452:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001456:	2b00      	cmp	r3, #0
 8001458:	d002      	beq.n	8001460 <read_filedata_fatfs+0x54>
				file_blk_size++;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	3301      	adds	r3, #1
 800145e:	60fb      	str	r3, [r7, #12]
			if(file_blk_start<=filedata_offset && (file_blk_start+file_blk_size)>filedata_offset)
 8001460:	697a      	ldr	r2, [r7, #20]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	429a      	cmp	r2, r3
 8001466:	d819      	bhi.n	800149c <read_filedata_fatfs+0x90>
 8001468:	697a      	ldr	r2, [r7, #20]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	4413      	add	r3, r2
 800146e:	687a      	ldr	r2, [r7, #4]
 8001470:	429a      	cmp	r2, r3
 8001472:	d213      	bcs.n	800149c <read_filedata_fatfs+0x90>
			{//此块在文件内
				if(root_file_list[i]->read !=NULL)
 8001474:	4a10      	ldr	r2, [pc, #64]	; (80014b8 <read_filedata_fatfs+0xac>)
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800147c:	68db      	ldr	r3, [r3, #12]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d00c      	beq.n	800149c <read_filedata_fatfs+0x90>
				{
					root_file_list[i]->read(buf,512*(filedata_offset-file_blk_start),512);
 8001482:	4a0d      	ldr	r2, [pc, #52]	; (80014b8 <read_filedata_fatfs+0xac>)
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	6879      	ldr	r1, [r7, #4]
 800148e:	697a      	ldr	r2, [r7, #20]
 8001490:	1a8a      	subs	r2, r1, r2
 8001492:	0251      	lsls	r1, r2, #9
 8001494:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001498:	6838      	ldr	r0, [r7, #0]
 800149a:	4798      	blx	r3
				}
			}
			file_blk_start+=file_blk_size;
 800149c:	697a      	ldr	r2, [r7, #20]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	4413      	add	r3, r2
 80014a2:	617b      	str	r3, [r7, #20]
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	3301      	adds	r3, #1
 80014a8:	613b      	str	r3, [r7, #16]
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	2b03      	cmp	r3, #3
 80014ae:	d9b7      	bls.n	8001420 <read_filedata_fatfs+0x14>
		}
	}
}
 80014b0:	bf00      	nop
 80014b2:	3718      	adds	r7, #24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20000368 	.word	0x20000368

080014bc <write_filedata_fatfs>:

static void write_filedata_fatfs(uint32_t filedata_offset,uint8_t *buf)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	6039      	str	r1, [r7, #0]

size_t file_blk_start=0;//文件数据区起始
 80014c6:	2300      	movs	r3, #0
 80014c8:	617b      	str	r3, [r7, #20]
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 80014ca:	2300      	movs	r3, #0
 80014cc:	613b      	str	r3, [r7, #16]
 80014ce:	e044      	b.n	800155a <write_filedata_fatfs+0x9e>
	{
		if(root_file_list[i]!=NULL && root_file_list[i]->size!=0)
 80014d0:	4a25      	ldr	r2, [pc, #148]	; (8001568 <write_filedata_fatfs+0xac>)
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d03b      	beq.n	8001554 <write_filedata_fatfs+0x98>
 80014dc:	4a22      	ldr	r2, [pc, #136]	; (8001568 <write_filedata_fatfs+0xac>)
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014e4:	695b      	ldr	r3, [r3, #20]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d034      	beq.n	8001554 <write_filedata_fatfs+0x98>
		{
			size_t file_blk_size=root_file_list[i]->size/512;
 80014ea:	4a1f      	ldr	r2, [pc, #124]	; (8001568 <write_filedata_fatfs+0xac>)
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f2:	695b      	ldr	r3, [r3, #20]
 80014f4:	0a5b      	lsrs	r3, r3, #9
 80014f6:	60fb      	str	r3, [r7, #12]
			if(root_file_list[i]->size%512 !=0)
 80014f8:	4a1b      	ldr	r2, [pc, #108]	; (8001568 <write_filedata_fatfs+0xac>)
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001500:	695b      	ldr	r3, [r3, #20]
 8001502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001506:	2b00      	cmp	r3, #0
 8001508:	d002      	beq.n	8001510 <write_filedata_fatfs+0x54>
				file_blk_size++;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	3301      	adds	r3, #1
 800150e:	60fb      	str	r3, [r7, #12]
			if(file_blk_start<=filedata_offset && (file_blk_start+file_blk_size)>filedata_offset)
 8001510:	697a      	ldr	r2, [r7, #20]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	429a      	cmp	r2, r3
 8001516:	d819      	bhi.n	800154c <write_filedata_fatfs+0x90>
 8001518:	697a      	ldr	r2, [r7, #20]
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	4413      	add	r3, r2
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	429a      	cmp	r2, r3
 8001522:	d213      	bcs.n	800154c <write_filedata_fatfs+0x90>
			{//此块在文件内
				if(root_file_list[i]->write !=NULL)
 8001524:	4a10      	ldr	r2, [pc, #64]	; (8001568 <write_filedata_fatfs+0xac>)
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800152c:	691b      	ldr	r3, [r3, #16]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d00c      	beq.n	800154c <write_filedata_fatfs+0x90>
				{
					root_file_list[i]->write(buf,512*(filedata_offset-file_blk_start),512);
 8001532:	4a0d      	ldr	r2, [pc, #52]	; (8001568 <write_filedata_fatfs+0xac>)
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800153a:	691b      	ldr	r3, [r3, #16]
 800153c:	6879      	ldr	r1, [r7, #4]
 800153e:	697a      	ldr	r2, [r7, #20]
 8001540:	1a8a      	subs	r2, r1, r2
 8001542:	0251      	lsls	r1, r2, #9
 8001544:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001548:	6838      	ldr	r0, [r7, #0]
 800154a:	4798      	blx	r3
				}
			}
			file_blk_start+=file_blk_size;
 800154c:	697a      	ldr	r2, [r7, #20]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	4413      	add	r3, r2
 8001552:	617b      	str	r3, [r7, #20]
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	3301      	adds	r3, #1
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	2b03      	cmp	r3, #3
 800155e:	d9b7      	bls.n	80014d0 <write_filedata_fatfs+0x14>
		}
	}
}
 8001560:	bf00      	nop
 8001562:	3718      	adds	r7, #24
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000368 	.word	0x20000368

0800156c <VirtualFat_Init>:

//定义初始化函数，一般由STORAGE_Init_FS调用
uint8_t VirtualFat_Init(uint8_t lun)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	71fb      	strb	r3, [r7, #7]
	//加载FAT16_DBR.bin
	if(RCGetSize("FAT16_DBR.bin"))
 8001576:	4809      	ldr	r0, [pc, #36]	; (800159c <VirtualFat_Init+0x30>)
 8001578:	f7ff fc08 	bl	8000d8c <RCGetSize>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d006      	beq.n	8001590 <VirtualFat_Init+0x24>
	{
		init_fatfs((FAT_BPB *)RCGetHandle("FAT16_DBR.bin"));
 8001582:	4806      	ldr	r0, [pc, #24]	; (800159c <VirtualFat_Init+0x30>)
 8001584:	f7ff fc18 	bl	8000db8 <RCGetHandle>
 8001588:	4603      	mov	r3, r0
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff fd5a 	bl	8001044 <init_fatfs>
	}
	return 0;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	0800bc00 	.word	0x0800bc00

080015a0 <VirtualFat_Read>:
//定义读函数,一般由STORAGE_Read_FS调用
uint8_t VirtualFat_Read(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 80015a0:	b590      	push	{r4, r7, lr}
 80015a2:	b087      	sub	sp, #28
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60b9      	str	r1, [r7, #8]
 80015a8:	607a      	str	r2, [r7, #4]
 80015aa:	461a      	mov	r2, r3
 80015ac:	4603      	mov	r3, r0
 80015ae:	73fb      	strb	r3, [r7, #15]
 80015b0:	4613      	mov	r3, r2
 80015b2:	81bb      	strh	r3, [r7, #12]
	//清空buf
	memset(buf,0,blk_len*STORAGE_BLK_SIZ);
 80015b4:	89bb      	ldrh	r3, [r7, #12]
 80015b6:	025b      	lsls	r3, r3, #9
 80015b8:	461a      	mov	r2, r3
 80015ba:	2100      	movs	r1, #0
 80015bc:	68b8      	ldr	r0, [r7, #8]
 80015be:	f009 f97e 	bl	800a8be <memset>

	//处理引导扇区与保留扇区
	if(blk_addr<FAT1_START)
 80015c2:	4b2f      	ldr	r3, [pc, #188]	; (8001680 <VirtualFat_Read+0xe0>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d215      	bcs.n	80015f8 <VirtualFat_Read+0x58>
	{  //返回DBR
		if(blk_addr==0)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d112      	bne.n	80015f8 <VirtualFat_Read+0x58>
		{
		//加载FAT16_DBR.bin
		if(RCGetSize("FAT16_DBR.bin"))
 80015d2:	482c      	ldr	r0, [pc, #176]	; (8001684 <VirtualFat_Read+0xe4>)
 80015d4:	f7ff fbda 	bl	8000d8c <RCGetSize>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d00c      	beq.n	80015f8 <VirtualFat_Read+0x58>
			{
				memcpy(buf,RCGetHandle("FAT16_DBR.bin"),RCGetSize("FAT16_DBR.bin"));
 80015de:	4829      	ldr	r0, [pc, #164]	; (8001684 <VirtualFat_Read+0xe4>)
 80015e0:	f7ff fbea 	bl	8000db8 <RCGetHandle>
 80015e4:	4604      	mov	r4, r0
 80015e6:	4827      	ldr	r0, [pc, #156]	; (8001684 <VirtualFat_Read+0xe4>)
 80015e8:	f7ff fbd0 	bl	8000d8c <RCGetSize>
 80015ec:	4603      	mov	r3, r0
 80015ee:	461a      	mov	r2, r3
 80015f0:	4621      	mov	r1, r4
 80015f2:	68b8      	ldr	r0, [r7, #8]
 80015f4:	f009 f958 	bl	800a8a8 <memcpy>
			}
		}
	}

	//处理FAT表
	if(blk_addr>=FAT1_START && blk_addr<RootDir_START)
 80015f8:	4b21      	ldr	r3, [pc, #132]	; (8001680 <VirtualFat_Read+0xe0>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	429a      	cmp	r2, r3
 8001600:	d31a      	bcc.n	8001638 <VirtualFat_Read+0x98>
 8001602:	4b21      	ldr	r3, [pc, #132]	; (8001688 <VirtualFat_Read+0xe8>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	429a      	cmp	r2, r3
 800160a:	d215      	bcs.n	8001638 <VirtualFat_Read+0x98>
	{
		uint32_t fat_offset=blk_addr-FAT1_START;
 800160c:	4b1c      	ldr	r3, [pc, #112]	; (8001680 <VirtualFat_Read+0xe0>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	687a      	ldr	r2, [r7, #4]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	617b      	str	r3, [r7, #20]
		if(blk_addr>=FAT2_START)
 8001616:	4b1d      	ldr	r3, [pc, #116]	; (800168c <VirtualFat_Read+0xec>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	429a      	cmp	r2, r3
 800161e:	d307      	bcc.n	8001630 <VirtualFat_Read+0x90>
				 fat_offset-=(FAT2_START-FAT1_START);
 8001620:	4b17      	ldr	r3, [pc, #92]	; (8001680 <VirtualFat_Read+0xe0>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4b19      	ldr	r3, [pc, #100]	; (800168c <VirtualFat_Read+0xec>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	697a      	ldr	r2, [r7, #20]
 800162c:	4413      	add	r3, r2
 800162e:	617b      	str	r3, [r7, #20]
		read_fat_fatfs(fat_offset,buf);
 8001630:	68b9      	ldr	r1, [r7, #8]
 8001632:	6978      	ldr	r0, [r7, #20]
 8001634:	f7ff fd58 	bl	80010e8 <read_fat_fatfs>
	}

	//处理根目录
	if(blk_addr >=RootDir_START && blk_addr <FileData_START)
 8001638:	4b13      	ldr	r3, [pc, #76]	; (8001688 <VirtualFat_Read+0xe8>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	429a      	cmp	r2, r3
 8001640:	d30c      	bcc.n	800165c <VirtualFat_Read+0xbc>
 8001642:	4b13      	ldr	r3, [pc, #76]	; (8001690 <VirtualFat_Read+0xf0>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	429a      	cmp	r2, r3
 800164a:	d207      	bcs.n	800165c <VirtualFat_Read+0xbc>
	{
		read_rootdir_fatfs(blk_addr-RootDir_START,buf);
 800164c:	4b0e      	ldr	r3, [pc, #56]	; (8001688 <VirtualFat_Read+0xe8>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	68b9      	ldr	r1, [r7, #8]
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff fdec 	bl	8001234 <read_rootdir_fatfs>
	}

	//处理文件数据
	if(blk_addr>=FileData_START)
 800165c:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <VirtualFat_Read+0xf0>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	429a      	cmp	r2, r3
 8001664:	d307      	bcc.n	8001676 <VirtualFat_Read+0xd6>
	{
		 read_filedata_fatfs(blk_addr-FileData_START,buf);
 8001666:	4b0a      	ldr	r3, [pc, #40]	; (8001690 <VirtualFat_Read+0xf0>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	68b9      	ldr	r1, [r7, #8]
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fecb 	bl	800140c <read_filedata_fatfs>
	}
	return 0;
 8001676:	2300      	movs	r3, #0
}
 8001678:	4618      	mov	r0, r3
 800167a:	371c      	adds	r7, #28
 800167c:	46bd      	mov	sp, r7
 800167e:	bd90      	pop	{r4, r7, pc}
 8001680:	20000034 	.word	0x20000034
 8001684:	0800bc00 	.word	0x0800bc00
 8001688:	2000003c 	.word	0x2000003c
 800168c:	20000038 	.word	0x20000038
 8001690:	20000040 	.word	0x20000040

08001694 <VirtualFat_Write>:

//定义写函数，一般由STORAGE_Write_FS调用
uint8_t VirtualFat_Write(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	60b9      	str	r1, [r7, #8]
 800169c:	607a      	str	r2, [r7, #4]
 800169e:	461a      	mov	r2, r3
 80016a0:	4603      	mov	r3, r0
 80016a2:	73fb      	strb	r3, [r7, #15]
 80016a4:	4613      	mov	r3, r2
 80016a6:	81bb      	strh	r3, [r7, #12]
	//处理文件数据
	if(blk_addr>=FileData_START)
 80016a8:	4b08      	ldr	r3, [pc, #32]	; (80016cc <VirtualFat_Write+0x38>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d307      	bcc.n	80016c2 <VirtualFat_Write+0x2e>
	{
		write_filedata_fatfs(blk_addr-FileData_START,buf);
 80016b2:	4b06      	ldr	r3, [pc, #24]	; (80016cc <VirtualFat_Write+0x38>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	687a      	ldr	r2, [r7, #4]
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	68b9      	ldr	r1, [r7, #8]
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff fefd 	bl	80014bc <write_filedata_fatfs>
	}
	return 0;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	20000040 	.word	0x20000040

080016d0 <VirtualFat_Register_RootFile>:

//注册与反注册根目录文件
//成功返回1
//file指针所指的文件必须长期有效，不可使用局部非静态变量
uint8_t VirtualFat_Register_RootFile(VirtualFat_File * file)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 80016d8:	2300      	movs	r3, #0
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	e00f      	b.n	80016fe <VirtualFat_Register_RootFile+0x2e>
	{
		if(root_file_list[i]==NULL)
 80016de:	4a0c      	ldr	r2, [pc, #48]	; (8001710 <VirtualFat_Register_RootFile+0x40>)
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d106      	bne.n	80016f8 <VirtualFat_Register_RootFile+0x28>
		{
			root_file_list[i]=file;
 80016ea:	4909      	ldr	r1, [pc, #36]	; (8001710 <VirtualFat_Register_RootFile+0x40>)
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return 1;
 80016f4:	2301      	movs	r3, #1
 80016f6:	e006      	b.n	8001706 <VirtualFat_Register_RootFile+0x36>
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	3301      	adds	r3, #1
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	2b03      	cmp	r3, #3
 8001702:	d9ec      	bls.n	80016de <VirtualFat_Register_RootFile+0xe>
		}
	}
	return 0;
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3714      	adds	r7, #20
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr
 8001710:	20000368 	.word	0x20000368

08001714 <VirtualFat_Unregister_RootFile>:
uint8_t VirtualFat_Unregister_RootFile(VirtualFat_File * file)
{
 8001714:	b480      	push	{r7}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 800171c:	2300      	movs	r3, #0
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	e010      	b.n	8001744 <VirtualFat_Unregister_RootFile+0x30>
		{
			if(root_file_list[i]==file)
 8001722:	4a0d      	ldr	r2, [pc, #52]	; (8001758 <VirtualFat_Unregister_RootFile+0x44>)
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	429a      	cmp	r2, r3
 800172e:	d106      	bne.n	800173e <VirtualFat_Unregister_RootFile+0x2a>
			{
				root_file_list[i]=NULL;
 8001730:	4a09      	ldr	r2, [pc, #36]	; (8001758 <VirtualFat_Unregister_RootFile+0x44>)
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	2100      	movs	r1, #0
 8001736:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				return 1;
 800173a:	2301      	movs	r3, #1
 800173c:	e006      	b.n	800174c <VirtualFat_Unregister_RootFile+0x38>
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	3301      	adds	r3, #1
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	2b03      	cmp	r3, #3
 8001748:	d9eb      	bls.n	8001722 <VirtualFat_Unregister_RootFile+0xe>
			}
		}
	return 0;
 800174a:	2300      	movs	r3, #0
}
 800174c:	4618      	mov	r0, r3
 800174e:	3714      	adds	r7, #20
 8001750:	46bd      	mov	sp, r7
 8001752:	bc80      	pop	{r7}
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	20000368 	.word	0x20000368

0800175c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	{//复位时断??USB连接,再重新连接USB
		{
		  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001762:	1d3b      	adds	r3, r7, #4
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]

		  /* GPIO Ports Clock Enable */
		  __HAL_RCC_GPIOA_CLK_ENABLE();
 800176e:	4b1f      	ldr	r3, [pc, #124]	; (80017ec <main+0x90>)
 8001770:	699b      	ldr	r3, [r3, #24]
 8001772:	4a1e      	ldr	r2, [pc, #120]	; (80017ec <main+0x90>)
 8001774:	f043 0304 	orr.w	r3, r3, #4
 8001778:	6193      	str	r3, [r2, #24]
 800177a:	4b1c      	ldr	r3, [pc, #112]	; (80017ec <main+0x90>)
 800177c:	699b      	ldr	r3, [r3, #24]
 800177e:	f003 0304 	and.w	r3, r3, #4
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	683b      	ldr	r3, [r7, #0]

		  /*Configure GPIO pin Output Level */
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001786:	2200      	movs	r2, #0
 8001788:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800178c:	4818      	ldr	r0, [pc, #96]	; (80017f0 <main+0x94>)
 800178e:	f001 f8b9 	bl	8002904 <HAL_GPIO_WritePin>

		  /*Configure GPIO pins : PA11 PA12 */
		  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001792:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001796:	607b      	str	r3, [r7, #4]
		  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001798:	2301      	movs	r3, #1
 800179a:	60bb      	str	r3, [r7, #8]
		  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800179c:	2302      	movs	r3, #2
 800179e:	60fb      	str	r3, [r7, #12]
		  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a0:	2302      	movs	r3, #2
 80017a2:	613b      	str	r3, [r7, #16]
		  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a4:	1d3b      	adds	r3, r7, #4
 80017a6:	4619      	mov	r1, r3
 80017a8:	4811      	ldr	r0, [pc, #68]	; (80017f0 <main+0x94>)
 80017aa:	f000 ff51 	bl	8002650 <HAL_GPIO_Init>

		  /*Configure GPIO pin Output Level */
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80017ae:	2200      	movs	r2, #0
 80017b0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80017b4:	480e      	ldr	r0, [pc, #56]	; (80017f0 <main+0x94>)
 80017b6:	f001 f8a5 	bl	8002904 <HAL_GPIO_WritePin>

		}
		{//延时??
			uint32_t count=48000000/100;
 80017ba:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <main+0x98>)
 80017bc:	617b      	str	r3, [r7, #20]
			while(count--);
 80017be:	bf00      	nop
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	1e5a      	subs	r2, r3, #1
 80017c4:	617a      	str	r2, [r7, #20]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1fa      	bne.n	80017c0 <main+0x64>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017ca:	f000 fc37 	bl	800203c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017ce:	f000 f813 	bl	80017f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017d2:	f000 f92f 	bl	8001a34 <MX_GPIO_Init>
  MX_DMA_Init();
 80017d6:	f000 f907 	bl	80019e8 <MX_DMA_Init>
  MX_I2C1_Init();
 80017da:	f000 f865 	bl	80018a8 <MX_I2C1_Init>
  MX_SPI1_Init();
 80017de:	f000 f8a3 	bl	8001928 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80017e2:	f000 f8d7 	bl	8001994 <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 80017e6:	f008 fbdb 	bl	8009fa0 <MX_USB_DEVICE_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80017ea:	e7fe      	b.n	80017ea <main+0x8e>
 80017ec:	40021000 	.word	0x40021000
 80017f0:	40010800 	.word	0x40010800
 80017f4:	00075300 	.word	0x00075300

080017f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b094      	sub	sp, #80	; 0x50
 80017fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001802:	2228      	movs	r2, #40	; 0x28
 8001804:	2100      	movs	r1, #0
 8001806:	4618      	mov	r0, r3
 8001808:	f009 f859 	bl	800a8be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800180c:	f107 0314 	add.w	r3, r7, #20
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]
 8001818:	60da      	str	r2, [r3, #12]
 800181a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800181c:	1d3b      	adds	r3, r7, #4
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	605a      	str	r2, [r3, #4]
 8001824:	609a      	str	r2, [r3, #8]
 8001826:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001828:	2302      	movs	r3, #2
 800182a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800182c:	2301      	movs	r3, #1
 800182e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001830:	2310      	movs	r3, #16
 8001832:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001834:	2302      	movs	r3, #2
 8001836:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001838:	2300      	movs	r3, #0
 800183a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800183c:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 8001840:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001842:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001846:	4618      	mov	r0, r3
 8001848:	f003 f832 	bl	80048b0 <HAL_RCC_OscConfig>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001852:	f000 f93f 	bl	8001ad4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001856:	230f      	movs	r3, #15
 8001858:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800185a:	2302      	movs	r3, #2
 800185c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800185e:	2300      	movs	r3, #0
 8001860:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001862:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001866:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001868:	2300      	movs	r3, #0
 800186a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800186c:	f107 0314 	add.w	r3, r7, #20
 8001870:	2101      	movs	r1, #1
 8001872:	4618      	mov	r0, r3
 8001874:	f003 fa9c 	bl	8004db0 <HAL_RCC_ClockConfig>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800187e:	f000 f929 	bl	8001ad4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001882:	2310      	movs	r3, #16
 8001884:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8001886:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800188a:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	4618      	mov	r0, r3
 8001890:	f003 fc5a 	bl	8005148 <HAL_RCCEx_PeriphCLKConfig>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800189a:	f000 f91b 	bl	8001ad4 <Error_Handler>
  }
}
 800189e:	bf00      	nop
 80018a0:	3750      	adds	r7, #80	; 0x50
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
	...

080018a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  __HAL_RCC_I2C1_CLK_ENABLE();
 80018ae:	4b1a      	ldr	r3, [pc, #104]	; (8001918 <MX_I2C1_Init+0x70>)
 80018b0:	69db      	ldr	r3, [r3, #28]
 80018b2:	4a19      	ldr	r2, [pc, #100]	; (8001918 <MX_I2C1_Init+0x70>)
 80018b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018b8:	61d3      	str	r3, [r2, #28]
 80018ba:	4b17      	ldr	r3, [pc, #92]	; (8001918 <MX_I2C1_Init+0x70>)
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018c2:	607b      	str	r3, [r7, #4]
 80018c4:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018c6:	4b15      	ldr	r3, [pc, #84]	; (800191c <MX_I2C1_Init+0x74>)
 80018c8:	4a15      	ldr	r2, [pc, #84]	; (8001920 <MX_I2C1_Init+0x78>)
 80018ca:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80018cc:	4b13      	ldr	r3, [pc, #76]	; (800191c <MX_I2C1_Init+0x74>)
 80018ce:	4a15      	ldr	r2, [pc, #84]	; (8001924 <MX_I2C1_Init+0x7c>)
 80018d0:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018d2:	4b12      	ldr	r3, [pc, #72]	; (800191c <MX_I2C1_Init+0x74>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018d8:	4b10      	ldr	r3, [pc, #64]	; (800191c <MX_I2C1_Init+0x74>)
 80018da:	2200      	movs	r2, #0
 80018dc:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018de:	4b0f      	ldr	r3, [pc, #60]	; (800191c <MX_I2C1_Init+0x74>)
 80018e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018e6:	4b0d      	ldr	r3, [pc, #52]	; (800191c <MX_I2C1_Init+0x74>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018ec:	4b0b      	ldr	r3, [pc, #44]	; (800191c <MX_I2C1_Init+0x74>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018f2:	4b0a      	ldr	r3, [pc, #40]	; (800191c <MX_I2C1_Init+0x74>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018f8:	4b08      	ldr	r3, [pc, #32]	; (800191c <MX_I2C1_Init+0x74>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018fe:	4807      	ldr	r0, [pc, #28]	; (800191c <MX_I2C1_Init+0x74>)
 8001900:	f001 f818 	bl	8002934 <HAL_I2C_Init>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_I2C1_Init+0x66>
  {
    Error_Handler();
 800190a:	f000 f8e3 	bl	8001ad4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40021000 	.word	0x40021000
 800191c:	20000668 	.word	0x20000668
 8001920:	40005400 	.word	0x40005400
 8001924:	000186a0 	.word	0x000186a0

08001928 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800192c:	4b17      	ldr	r3, [pc, #92]	; (800198c <MX_SPI1_Init+0x64>)
 800192e:	4a18      	ldr	r2, [pc, #96]	; (8001990 <MX_SPI1_Init+0x68>)
 8001930:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001932:	4b16      	ldr	r3, [pc, #88]	; (800198c <MX_SPI1_Init+0x64>)
 8001934:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001938:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800193a:	4b14      	ldr	r3, [pc, #80]	; (800198c <MX_SPI1_Init+0x64>)
 800193c:	2200      	movs	r2, #0
 800193e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001940:	4b12      	ldr	r3, [pc, #72]	; (800198c <MX_SPI1_Init+0x64>)
 8001942:	2200      	movs	r2, #0
 8001944:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001946:	4b11      	ldr	r3, [pc, #68]	; (800198c <MX_SPI1_Init+0x64>)
 8001948:	2200      	movs	r2, #0
 800194a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800194c:	4b0f      	ldr	r3, [pc, #60]	; (800198c <MX_SPI1_Init+0x64>)
 800194e:	2200      	movs	r2, #0
 8001950:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001952:	4b0e      	ldr	r3, [pc, #56]	; (800198c <MX_SPI1_Init+0x64>)
 8001954:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001958:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800195a:	4b0c      	ldr	r3, [pc, #48]	; (800198c <MX_SPI1_Init+0x64>)
 800195c:	2208      	movs	r2, #8
 800195e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001960:	4b0a      	ldr	r3, [pc, #40]	; (800198c <MX_SPI1_Init+0x64>)
 8001962:	2200      	movs	r2, #0
 8001964:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001966:	4b09      	ldr	r3, [pc, #36]	; (800198c <MX_SPI1_Init+0x64>)
 8001968:	2200      	movs	r2, #0
 800196a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800196c:	4b07      	ldr	r3, [pc, #28]	; (800198c <MX_SPI1_Init+0x64>)
 800196e:	2200      	movs	r2, #0
 8001970:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001972:	4b06      	ldr	r3, [pc, #24]	; (800198c <MX_SPI1_Init+0x64>)
 8001974:	220a      	movs	r2, #10
 8001976:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001978:	4804      	ldr	r0, [pc, #16]	; (800198c <MX_SPI1_Init+0x64>)
 800197a:	f003 fc9b 	bl	80052b4 <HAL_SPI_Init>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001984:	f000 f8a6 	bl	8001ad4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001988:	bf00      	nop
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20000700 	.word	0x20000700
 8001990:	40013000 	.word	0x40013000

08001994 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001998:	4b11      	ldr	r3, [pc, #68]	; (80019e0 <MX_USART2_UART_Init+0x4c>)
 800199a:	4a12      	ldr	r2, [pc, #72]	; (80019e4 <MX_USART2_UART_Init+0x50>)
 800199c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800199e:	4b10      	ldr	r3, [pc, #64]	; (80019e0 <MX_USART2_UART_Init+0x4c>)
 80019a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019a6:	4b0e      	ldr	r3, [pc, #56]	; (80019e0 <MX_USART2_UART_Init+0x4c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019ac:	4b0c      	ldr	r3, [pc, #48]	; (80019e0 <MX_USART2_UART_Init+0x4c>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019b2:	4b0b      	ldr	r3, [pc, #44]	; (80019e0 <MX_USART2_UART_Init+0x4c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019b8:	4b09      	ldr	r3, [pc, #36]	; (80019e0 <MX_USART2_UART_Init+0x4c>)
 80019ba:	220c      	movs	r2, #12
 80019bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 80019be:	4b08      	ldr	r3, [pc, #32]	; (80019e0 <MX_USART2_UART_Init+0x4c>)
 80019c0:	f44f 7240 	mov.w	r2, #768	; 0x300
 80019c4:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019c6:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <MX_USART2_UART_Init+0x4c>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019cc:	4804      	ldr	r0, [pc, #16]	; (80019e0 <MX_USART2_UART_Init+0x4c>)
 80019ce:	f004 fb83 	bl	80060d8 <HAL_UART_Init>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 80019d8:	f000 f87c 	bl	8001ad4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019dc:	bf00      	nop
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	20000758 	.word	0x20000758
 80019e4:	40004400 	.word	0x40004400

080019e8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80019ee:	4b10      	ldr	r3, [pc, #64]	; (8001a30 <MX_DMA_Init+0x48>)
 80019f0:	695b      	ldr	r3, [r3, #20]
 80019f2:	4a0f      	ldr	r2, [pc, #60]	; (8001a30 <MX_DMA_Init+0x48>)
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	6153      	str	r3, [r2, #20]
 80019fa:	4b0d      	ldr	r3, [pc, #52]	; (8001a30 <MX_DMA_Init+0x48>)
 80019fc:	695b      	ldr	r3, [r3, #20]
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	607b      	str	r3, [r7, #4]
 8001a04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001a06:	2200      	movs	r2, #0
 8001a08:	2100      	movs	r1, #0
 8001a0a:	2010      	movs	r0, #16
 8001a0c:	f000 fc1f 	bl	800224e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001a10:	2010      	movs	r0, #16
 8001a12:	f000 fc38 	bl	8002286 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001a16:	2200      	movs	r2, #0
 8001a18:	2100      	movs	r1, #0
 8001a1a:	2011      	movs	r0, #17
 8001a1c:	f000 fc17 	bl	800224e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001a20:	2011      	movs	r0, #17
 8001a22:	f000 fc30 	bl	8002286 <HAL_NVIC_EnableIRQ>

}
 8001a26:	bf00      	nop
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40021000 	.word	0x40021000

08001a34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3a:	f107 0308 	add.w	r3, r7, #8
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	605a      	str	r2, [r3, #4]
 8001a44:	609a      	str	r2, [r3, #8]
 8001a46:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a48:	4b17      	ldr	r3, [pc, #92]	; (8001aa8 <MX_GPIO_Init+0x74>)
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	4a16      	ldr	r2, [pc, #88]	; (8001aa8 <MX_GPIO_Init+0x74>)
 8001a4e:	f043 0304 	orr.w	r3, r3, #4
 8001a52:	6193      	str	r3, [r2, #24]
 8001a54:	4b14      	ldr	r3, [pc, #80]	; (8001aa8 <MX_GPIO_Init+0x74>)
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	f003 0304 	and.w	r3, r3, #4
 8001a5c:	607b      	str	r3, [r7, #4]
 8001a5e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a60:	4b11      	ldr	r3, [pc, #68]	; (8001aa8 <MX_GPIO_Init+0x74>)
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	4a10      	ldr	r2, [pc, #64]	; (8001aa8 <MX_GPIO_Init+0x74>)
 8001a66:	f043 0308 	orr.w	r3, r3, #8
 8001a6a:	6193      	str	r3, [r2, #24]
 8001a6c:	4b0e      	ldr	r3, [pc, #56]	; (8001aa8 <MX_GPIO_Init+0x74>)
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	f003 0308 	and.w	r3, r3, #8
 8001a74:	603b      	str	r3, [r7, #0]
 8001a76:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001a78:	2201      	movs	r2, #1
 8001a7a:	2110      	movs	r1, #16
 8001a7c:	480b      	ldr	r0, [pc, #44]	; (8001aac <MX_GPIO_Init+0x78>)
 8001a7e:	f000 ff41 	bl	8002904 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a82:	2310      	movs	r3, #16
 8001a84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a86:	2301      	movs	r3, #1
 8001a88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a92:	f107 0308 	add.w	r3, r7, #8
 8001a96:	4619      	mov	r1, r3
 8001a98:	4804      	ldr	r0, [pc, #16]	; (8001aac <MX_GPIO_Init+0x78>)
 8001a9a:	f000 fdd9 	bl	8002650 <HAL_GPIO_Init>

}
 8001a9e:	bf00      	nop
 8001aa0:	3718      	adds	r7, #24
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	40010800 	.word	0x40010800

08001ab0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a04      	ldr	r2, [pc, #16]	; (8001ad0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d101      	bne.n	8001ac6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001ac2:	f000 fad1 	bl	8002068 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40000800 	.word	0x40000800

08001ad4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001ad8:	bf00      	nop
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bc80      	pop	{r7}
 8001ade:	4770      	bx	lr

08001ae0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ae6:	4b15      	ldr	r3, [pc, #84]	; (8001b3c <HAL_MspInit+0x5c>)
 8001ae8:	699b      	ldr	r3, [r3, #24]
 8001aea:	4a14      	ldr	r2, [pc, #80]	; (8001b3c <HAL_MspInit+0x5c>)
 8001aec:	f043 0301 	orr.w	r3, r3, #1
 8001af0:	6193      	str	r3, [r2, #24]
 8001af2:	4b12      	ldr	r3, [pc, #72]	; (8001b3c <HAL_MspInit+0x5c>)
 8001af4:	699b      	ldr	r3, [r3, #24]
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	60bb      	str	r3, [r7, #8]
 8001afc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001afe:	4b0f      	ldr	r3, [pc, #60]	; (8001b3c <HAL_MspInit+0x5c>)
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	4a0e      	ldr	r2, [pc, #56]	; (8001b3c <HAL_MspInit+0x5c>)
 8001b04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b08:	61d3      	str	r3, [r2, #28]
 8001b0a:	4b0c      	ldr	r3, [pc, #48]	; (8001b3c <HAL_MspInit+0x5c>)
 8001b0c:	69db      	ldr	r3, [r3, #28]
 8001b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b12:	607b      	str	r3, [r7, #4]
 8001b14:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b16:	4b0a      	ldr	r3, [pc, #40]	; (8001b40 <HAL_MspInit+0x60>)
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	4a04      	ldr	r2, [pc, #16]	; (8001b40 <HAL_MspInit+0x60>)
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b32:	bf00      	nop
 8001b34:	3714      	adds	r7, #20
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	40010000 	.word	0x40010000

08001b44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b088      	sub	sp, #32
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b4c:	f107 0310 	add.w	r3, r7, #16
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
 8001b54:	605a      	str	r2, [r3, #4]
 8001b56:	609a      	str	r2, [r3, #8]
 8001b58:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a15      	ldr	r2, [pc, #84]	; (8001bb4 <HAL_I2C_MspInit+0x70>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d123      	bne.n	8001bac <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b64:	4b14      	ldr	r3, [pc, #80]	; (8001bb8 <HAL_I2C_MspInit+0x74>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	4a13      	ldr	r2, [pc, #76]	; (8001bb8 <HAL_I2C_MspInit+0x74>)
 8001b6a:	f043 0308 	orr.w	r3, r3, #8
 8001b6e:	6193      	str	r3, [r2, #24]
 8001b70:	4b11      	ldr	r3, [pc, #68]	; (8001bb8 <HAL_I2C_MspInit+0x74>)
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	f003 0308 	and.w	r3, r3, #8
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b7c:	23c0      	movs	r3, #192	; 0xc0
 8001b7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b80:	2312      	movs	r3, #18
 8001b82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b84:	2303      	movs	r3, #3
 8001b86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b88:	f107 0310 	add.w	r3, r7, #16
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	480b      	ldr	r0, [pc, #44]	; (8001bbc <HAL_I2C_MspInit+0x78>)
 8001b90:	f000 fd5e 	bl	8002650 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b94:	4b08      	ldr	r3, [pc, #32]	; (8001bb8 <HAL_I2C_MspInit+0x74>)
 8001b96:	69db      	ldr	r3, [r3, #28]
 8001b98:	4a07      	ldr	r2, [pc, #28]	; (8001bb8 <HAL_I2C_MspInit+0x74>)
 8001b9a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b9e:	61d3      	str	r3, [r2, #28]
 8001ba0:	4b05      	ldr	r3, [pc, #20]	; (8001bb8 <HAL_I2C_MspInit+0x74>)
 8001ba2:	69db      	ldr	r3, [r3, #28]
 8001ba4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ba8:	60bb      	str	r3, [r7, #8]
 8001baa:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001bac:	bf00      	nop
 8001bae:	3720      	adds	r7, #32
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40005400 	.word	0x40005400
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	40010c00 	.word	0x40010c00

08001bc0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b088      	sub	sp, #32
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc8:	f107 0310 	add.w	r3, r7, #16
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a1b      	ldr	r2, [pc, #108]	; (8001c48 <HAL_SPI_MspInit+0x88>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d12f      	bne.n	8001c40 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001be0:	4b1a      	ldr	r3, [pc, #104]	; (8001c4c <HAL_SPI_MspInit+0x8c>)
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	4a19      	ldr	r2, [pc, #100]	; (8001c4c <HAL_SPI_MspInit+0x8c>)
 8001be6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001bea:	6193      	str	r3, [r2, #24]
 8001bec:	4b17      	ldr	r3, [pc, #92]	; (8001c4c <HAL_SPI_MspInit+0x8c>)
 8001bee:	699b      	ldr	r3, [r3, #24]
 8001bf0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bf4:	60fb      	str	r3, [r7, #12]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf8:	4b14      	ldr	r3, [pc, #80]	; (8001c4c <HAL_SPI_MspInit+0x8c>)
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	4a13      	ldr	r2, [pc, #76]	; (8001c4c <HAL_SPI_MspInit+0x8c>)
 8001bfe:	f043 0304 	orr.w	r3, r3, #4
 8001c02:	6193      	str	r3, [r2, #24]
 8001c04:	4b11      	ldr	r3, [pc, #68]	; (8001c4c <HAL_SPI_MspInit+0x8c>)
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	f003 0304 	and.w	r3, r3, #4
 8001c0c:	60bb      	str	r3, [r7, #8]
 8001c0e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001c10:	23a0      	movs	r3, #160	; 0xa0
 8001c12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c14:	2302      	movs	r3, #2
 8001c16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c1c:	f107 0310 	add.w	r3, r7, #16
 8001c20:	4619      	mov	r1, r3
 8001c22:	480b      	ldr	r0, [pc, #44]	; (8001c50 <HAL_SPI_MspInit+0x90>)
 8001c24:	f000 fd14 	bl	8002650 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c28:	2340      	movs	r3, #64	; 0x40
 8001c2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c34:	f107 0310 	add.w	r3, r7, #16
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4805      	ldr	r0, [pc, #20]	; (8001c50 <HAL_SPI_MspInit+0x90>)
 8001c3c:	f000 fd08 	bl	8002650 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001c40:	bf00      	nop
 8001c42:	3720      	adds	r7, #32
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	40013000 	.word	0x40013000
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	40010800 	.word	0x40010800

08001c54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b088      	sub	sp, #32
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5c:	f107 0310 	add.w	r3, r7, #16
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a4c      	ldr	r2, [pc, #304]	; (8001da0 <HAL_UART_MspInit+0x14c>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	f040 8091 	bne.w	8001d98 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c76:	4b4b      	ldr	r3, [pc, #300]	; (8001da4 <HAL_UART_MspInit+0x150>)
 8001c78:	69db      	ldr	r3, [r3, #28]
 8001c7a:	4a4a      	ldr	r2, [pc, #296]	; (8001da4 <HAL_UART_MspInit+0x150>)
 8001c7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c80:	61d3      	str	r3, [r2, #28]
 8001c82:	4b48      	ldr	r3, [pc, #288]	; (8001da4 <HAL_UART_MspInit+0x150>)
 8001c84:	69db      	ldr	r3, [r3, #28]
 8001c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8e:	4b45      	ldr	r3, [pc, #276]	; (8001da4 <HAL_UART_MspInit+0x150>)
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	4a44      	ldr	r2, [pc, #272]	; (8001da4 <HAL_UART_MspInit+0x150>)
 8001c94:	f043 0304 	orr.w	r3, r3, #4
 8001c98:	6193      	str	r3, [r2, #24]
 8001c9a:	4b42      	ldr	r3, [pc, #264]	; (8001da4 <HAL_UART_MspInit+0x150>)
 8001c9c:	699b      	ldr	r3, [r3, #24]
 8001c9e:	f003 0304 	and.w	r3, r3, #4
 8001ca2:	60bb      	str	r3, [r7, #8]
 8001ca4:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb2:	f107 0310 	add.w	r3, r7, #16
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	483b      	ldr	r0, [pc, #236]	; (8001da8 <HAL_UART_MspInit+0x154>)
 8001cba:	f000 fcc9 	bl	8002650 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001cbe:	2306      	movs	r3, #6
 8001cc0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cca:	f107 0310 	add.w	r3, r7, #16
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4835      	ldr	r0, [pc, #212]	; (8001da8 <HAL_UART_MspInit+0x154>)
 8001cd2:	f000 fcbd 	bl	8002650 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001cd6:	2308      	movs	r3, #8
 8001cd8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce2:	f107 0310 	add.w	r3, r7, #16
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	482f      	ldr	r0, [pc, #188]	; (8001da8 <HAL_UART_MspInit+0x154>)
 8001cea:	f000 fcb1 	bl	8002650 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001cee:	4b2f      	ldr	r3, [pc, #188]	; (8001dac <HAL_UART_MspInit+0x158>)
 8001cf0:	4a2f      	ldr	r2, [pc, #188]	; (8001db0 <HAL_UART_MspInit+0x15c>)
 8001cf2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cf4:	4b2d      	ldr	r3, [pc, #180]	; (8001dac <HAL_UART_MspInit+0x158>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cfa:	4b2c      	ldr	r3, [pc, #176]	; (8001dac <HAL_UART_MspInit+0x158>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d00:	4b2a      	ldr	r3, [pc, #168]	; (8001dac <HAL_UART_MspInit+0x158>)
 8001d02:	2280      	movs	r2, #128	; 0x80
 8001d04:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d06:	4b29      	ldr	r3, [pc, #164]	; (8001dac <HAL_UART_MspInit+0x158>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d0c:	4b27      	ldr	r3, [pc, #156]	; (8001dac <HAL_UART_MspInit+0x158>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001d12:	4b26      	ldr	r3, [pc, #152]	; (8001dac <HAL_UART_MspInit+0x158>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001d18:	4b24      	ldr	r3, [pc, #144]	; (8001dac <HAL_UART_MspInit+0x158>)
 8001d1a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001d1e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001d20:	4822      	ldr	r0, [pc, #136]	; (8001dac <HAL_UART_MspInit+0x158>)
 8001d22:	f000 fabf 	bl	80022a4 <HAL_DMA_Init>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <HAL_UART_MspInit+0xdc>
    {
      Error_Handler();
 8001d2c:	f7ff fed2 	bl	8001ad4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4a1e      	ldr	r2, [pc, #120]	; (8001dac <HAL_UART_MspInit+0x158>)
 8001d34:	635a      	str	r2, [r3, #52]	; 0x34
 8001d36:	4a1d      	ldr	r2, [pc, #116]	; (8001dac <HAL_UART_MspInit+0x158>)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001d3c:	4b1d      	ldr	r3, [pc, #116]	; (8001db4 <HAL_UART_MspInit+0x160>)
 8001d3e:	4a1e      	ldr	r2, [pc, #120]	; (8001db8 <HAL_UART_MspInit+0x164>)
 8001d40:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d42:	4b1c      	ldr	r3, [pc, #112]	; (8001db4 <HAL_UART_MspInit+0x160>)
 8001d44:	2210      	movs	r2, #16
 8001d46:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d48:	4b1a      	ldr	r3, [pc, #104]	; (8001db4 <HAL_UART_MspInit+0x160>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d4e:	4b19      	ldr	r3, [pc, #100]	; (8001db4 <HAL_UART_MspInit+0x160>)
 8001d50:	2280      	movs	r2, #128	; 0x80
 8001d52:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d54:	4b17      	ldr	r3, [pc, #92]	; (8001db4 <HAL_UART_MspInit+0x160>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d5a:	4b16      	ldr	r3, [pc, #88]	; (8001db4 <HAL_UART_MspInit+0x160>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001d60:	4b14      	ldr	r3, [pc, #80]	; (8001db4 <HAL_UART_MspInit+0x160>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d66:	4b13      	ldr	r3, [pc, #76]	; (8001db4 <HAL_UART_MspInit+0x160>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001d6c:	4811      	ldr	r0, [pc, #68]	; (8001db4 <HAL_UART_MspInit+0x160>)
 8001d6e:	f000 fa99 	bl	80022a4 <HAL_DMA_Init>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8001d78:	f7ff feac 	bl	8001ad4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	4a0d      	ldr	r2, [pc, #52]	; (8001db4 <HAL_UART_MspInit+0x160>)
 8001d80:	631a      	str	r2, [r3, #48]	; 0x30
 8001d82:	4a0c      	ldr	r2, [pc, #48]	; (8001db4 <HAL_UART_MspInit+0x160>)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	2026      	movs	r0, #38	; 0x26
 8001d8e:	f000 fa5e 	bl	800224e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d92:	2026      	movs	r0, #38	; 0x26
 8001d94:	f000 fa77 	bl	8002286 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d98:	bf00      	nop
 8001d9a:	3720      	adds	r7, #32
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40004400 	.word	0x40004400
 8001da4:	40021000 	.word	0x40021000
 8001da8:	40010800 	.word	0x40010800
 8001dac:	20000624 	.word	0x20000624
 8001db0:	4002006c 	.word	0x4002006c
 8001db4:	200006bc 	.word	0x200006bc
 8001db8:	40020080 	.word	0x40020080

08001dbc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b08c      	sub	sp, #48	; 0x30
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 8001dcc:	2200      	movs	r2, #0
 8001dce:	6879      	ldr	r1, [r7, #4]
 8001dd0:	201e      	movs	r0, #30
 8001dd2:	f000 fa3c 	bl	800224e <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 8001dd6:	201e      	movs	r0, #30
 8001dd8:	f000 fa55 	bl	8002286 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001ddc:	4b1f      	ldr	r3, [pc, #124]	; (8001e5c <HAL_InitTick+0xa0>)
 8001dde:	69db      	ldr	r3, [r3, #28]
 8001de0:	4a1e      	ldr	r2, [pc, #120]	; (8001e5c <HAL_InitTick+0xa0>)
 8001de2:	f043 0304 	orr.w	r3, r3, #4
 8001de6:	61d3      	str	r3, [r2, #28]
 8001de8:	4b1c      	ldr	r3, [pc, #112]	; (8001e5c <HAL_InitTick+0xa0>)
 8001dea:	69db      	ldr	r3, [r3, #28]
 8001dec:	f003 0304 	and.w	r3, r3, #4
 8001df0:	60fb      	str	r3, [r7, #12]
 8001df2:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001df4:	f107 0210 	add.w	r2, r7, #16
 8001df8:	f107 0314 	add.w	r3, r7, #20
 8001dfc:	4611      	mov	r1, r2
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f003 f954 	bl	80050ac <HAL_RCC_GetClockConfig>
  
  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001e04:	f003 f92a 	bl	800505c <HAL_RCC_GetPCLK1Freq>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e10:	4a13      	ldr	r2, [pc, #76]	; (8001e60 <HAL_InitTick+0xa4>)
 8001e12:	fba2 2303 	umull	r2, r3, r2, r3
 8001e16:	0c9b      	lsrs	r3, r3, #18
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001e1c:	4b11      	ldr	r3, [pc, #68]	; (8001e64 <HAL_InitTick+0xa8>)
 8001e1e:	4a12      	ldr	r2, [pc, #72]	; (8001e68 <HAL_InitTick+0xac>)
 8001e20:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 8001e22:	4b10      	ldr	r3, [pc, #64]	; (8001e64 <HAL_InitTick+0xa8>)
 8001e24:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e28:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001e2a:	4a0e      	ldr	r2, [pc, #56]	; (8001e64 <HAL_InitTick+0xa8>)
 8001e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e2e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001e30:	4b0c      	ldr	r3, [pc, #48]	; (8001e64 <HAL_InitTick+0xa8>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e36:	4b0b      	ldr	r3, [pc, #44]	; (8001e64 <HAL_InitTick+0xa8>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001e3c:	4809      	ldr	r0, [pc, #36]	; (8001e64 <HAL_InitTick+0xa8>)
 8001e3e:	f003 ff53 	bl	8005ce8 <HAL_TIM_Base_Init>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d104      	bne.n	8001e52 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8001e48:	4806      	ldr	r0, [pc, #24]	; (8001e64 <HAL_InitTick+0xa8>)
 8001e4a:	f003 ff81 	bl	8005d50 <HAL_TIM_Base_Start_IT>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	e000      	b.n	8001e54 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3730      	adds	r7, #48	; 0x30
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	431bde83 	.word	0x431bde83
 8001e64:	20000798 	.word	0x20000798
 8001e68:	40000800 	.word	0x40000800

08001e6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bc80      	pop	{r7}
 8001e76:	4770      	bx	lr

08001e78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e7c:	e7fe      	b.n	8001e7c <HardFault_Handler+0x4>

08001e7e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e7e:	b480      	push	{r7}
 8001e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e82:	e7fe      	b.n	8001e82 <MemManage_Handler+0x4>

08001e84 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e88:	e7fe      	b.n	8001e88 <BusFault_Handler+0x4>

08001e8a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e8e:	e7fe      	b.n	8001e8e <UsageFault_Handler+0x4>

08001e90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr

08001e9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ea0:	bf00      	nop
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bc80      	pop	{r7}
 8001ea6:	4770      	bx	lr

08001ea8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eac:	bf00      	nop
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bc80      	pop	{r7}
 8001eb2:	4770      	bx	lr

08001eb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bc80      	pop	{r7}
 8001ebe:	4770      	bx	lr

08001ec0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001ec4:	4802      	ldr	r0, [pc, #8]	; (8001ed0 <DMA1_Channel6_IRQHandler+0x10>)
 8001ec6:	f000 fabd 	bl	8002444 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20000624 	.word	0x20000624

08001ed4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001ed8:	4802      	ldr	r0, [pc, #8]	; (8001ee4 <DMA1_Channel7_IRQHandler+0x10>)
 8001eda:	f000 fab3 	bl	8002444 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	200006bc 	.word	0x200006bc

08001ee8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001eec:	4802      	ldr	r0, [pc, #8]	; (8001ef8 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001eee:	f001 fed8 	bl	8003ca2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20000ca0 	.word	0x20000ca0

08001efc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001f00:	4802      	ldr	r0, [pc, #8]	; (8001f0c <TIM4_IRQHandler+0x10>)
 8001f02:	f003 ff48 	bl	8005d96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	20000798 	.word	0x20000798

08001f10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  if(__HAL_UART_GET_FLAG(&huart2,UART_FLAG_IDLE))
 8001f14:	4b05      	ldr	r3, [pc, #20]	; (8001f2c <USART2_IRQHandler+0x1c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0310 	and.w	r3, r3, #16
 8001f1e:	2b10      	cmp	r3, #16
 8001f20:	d102      	bne.n	8001f28 <USART2_IRQHandler+0x18>

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f22:	4802      	ldr	r0, [pc, #8]	; (8001f2c <USART2_IRQHandler+0x1c>)
 8001f24:	f004 f926 	bl	8006174 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001f28:	bf00      	nop
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	20000758 	.word	0x20000758

08001f30 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001f38:	4b11      	ldr	r3, [pc, #68]	; (8001f80 <_sbrk+0x50>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d102      	bne.n	8001f46 <_sbrk+0x16>
		heap_end = &end;
 8001f40:	4b0f      	ldr	r3, [pc, #60]	; (8001f80 <_sbrk+0x50>)
 8001f42:	4a10      	ldr	r2, [pc, #64]	; (8001f84 <_sbrk+0x54>)
 8001f44:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001f46:	4b0e      	ldr	r3, [pc, #56]	; (8001f80 <_sbrk+0x50>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001f4c:	4b0c      	ldr	r3, [pc, #48]	; (8001f80 <_sbrk+0x50>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4413      	add	r3, r2
 8001f54:	466a      	mov	r2, sp
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d907      	bls.n	8001f6a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001f5a:	f008 fc7b 	bl	800a854 <__errno>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	230c      	movs	r3, #12
 8001f62:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001f64:	f04f 33ff 	mov.w	r3, #4294967295
 8001f68:	e006      	b.n	8001f78 <_sbrk+0x48>
	}

	heap_end += incr;
 8001f6a:	4b05      	ldr	r3, [pc, #20]	; (8001f80 <_sbrk+0x50>)
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4413      	add	r3, r2
 8001f72:	4a03      	ldr	r2, [pc, #12]	; (8001f80 <_sbrk+0x50>)
 8001f74:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001f76:	68fb      	ldr	r3, [r7, #12]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	2000037c 	.word	0x2000037c
 8001f84:	20000f10 	.word	0x20000f10

08001f88 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001f8c:	4b15      	ldr	r3, [pc, #84]	; (8001fe4 <SystemInit+0x5c>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a14      	ldr	r2, [pc, #80]	; (8001fe4 <SystemInit+0x5c>)
 8001f92:	f043 0301 	orr.w	r3, r3, #1
 8001f96:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001f98:	4b12      	ldr	r3, [pc, #72]	; (8001fe4 <SystemInit+0x5c>)
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	4911      	ldr	r1, [pc, #68]	; (8001fe4 <SystemInit+0x5c>)
 8001f9e:	4b12      	ldr	r3, [pc, #72]	; (8001fe8 <SystemInit+0x60>)
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001fa4:	4b0f      	ldr	r3, [pc, #60]	; (8001fe4 <SystemInit+0x5c>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a0e      	ldr	r2, [pc, #56]	; (8001fe4 <SystemInit+0x5c>)
 8001faa:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001fae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fb2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001fb4:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <SystemInit+0x5c>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a0a      	ldr	r2, [pc, #40]	; (8001fe4 <SystemInit+0x5c>)
 8001fba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fbe:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001fc0:	4b08      	ldr	r3, [pc, #32]	; (8001fe4 <SystemInit+0x5c>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	4a07      	ldr	r2, [pc, #28]	; (8001fe4 <SystemInit+0x5c>)
 8001fc6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001fca:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001fcc:	4b05      	ldr	r3, [pc, #20]	; (8001fe4 <SystemInit+0x5c>)
 8001fce:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001fd2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001fd4:	4b05      	ldr	r3, [pc, #20]	; (8001fec <SystemInit+0x64>)
 8001fd6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001fda:	609a      	str	r2, [r3, #8]
#endif 
}
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bc80      	pop	{r7}
 8001fe2:	4770      	bx	lr
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	f8ff0000 	.word	0xf8ff0000
 8001fec:	e000ed00 	.word	0xe000ed00

08001ff0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001ff0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001ff2:	e003      	b.n	8001ffc <LoopCopyDataInit>

08001ff4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001ff4:	4b0b      	ldr	r3, [pc, #44]	; (8002024 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001ff6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001ff8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001ffa:	3104      	adds	r1, #4

08001ffc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001ffc:	480a      	ldr	r0, [pc, #40]	; (8002028 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001ffe:	4b0b      	ldr	r3, [pc, #44]	; (800202c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002000:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002002:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002004:	d3f6      	bcc.n	8001ff4 <CopyDataInit>
  ldr r2, =_sbss
 8002006:	4a0a      	ldr	r2, [pc, #40]	; (8002030 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002008:	e002      	b.n	8002010 <LoopFillZerobss>

0800200a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800200a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800200c:	f842 3b04 	str.w	r3, [r2], #4

08002010 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002010:	4b08      	ldr	r3, [pc, #32]	; (8002034 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002012:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002014:	d3f9      	bcc.n	800200a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002016:	f7ff ffb7 	bl	8001f88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800201a:	f008 fc21 	bl	800a860 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800201e:	f7ff fb9d 	bl	800175c <main>
  bx lr
 8002022:	4770      	bx	lr
  ldr r3, =_sidata
 8002024:	0800c09c 	.word	0x0800c09c
  ldr r0, =_sdata
 8002028:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800202c:	2000034c 	.word	0x2000034c
  ldr r2, =_sbss
 8002030:	2000034c 	.word	0x2000034c
  ldr r3, = _ebss
 8002034:	20000f10 	.word	0x20000f10

08002038 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002038:	e7fe      	b.n	8002038 <ADC1_2_IRQHandler>
	...

0800203c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002040:	4b08      	ldr	r3, [pc, #32]	; (8002064 <HAL_Init+0x28>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a07      	ldr	r2, [pc, #28]	; (8002064 <HAL_Init+0x28>)
 8002046:	f043 0310 	orr.w	r3, r3, #16
 800204a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800204c:	2003      	movs	r0, #3
 800204e:	f000 f8f3 	bl	8002238 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002052:	2000      	movs	r0, #0
 8002054:	f7ff feb2 	bl	8001dbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002058:	f7ff fd42 	bl	8001ae0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	40022000 	.word	0x40022000

08002068 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800206c:	4b05      	ldr	r3, [pc, #20]	; (8002084 <HAL_IncTick+0x1c>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	461a      	mov	r2, r3
 8002072:	4b05      	ldr	r3, [pc, #20]	; (8002088 <HAL_IncTick+0x20>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4413      	add	r3, r2
 8002078:	4a03      	ldr	r2, [pc, #12]	; (8002088 <HAL_IncTick+0x20>)
 800207a:	6013      	str	r3, [r2, #0]
}
 800207c:	bf00      	nop
 800207e:	46bd      	mov	sp, r7
 8002080:	bc80      	pop	{r7}
 8002082:	4770      	bx	lr
 8002084:	20000064 	.word	0x20000064
 8002088:	200007d8 	.word	0x200007d8

0800208c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  return uwTick;
 8002090:	4b02      	ldr	r3, [pc, #8]	; (800209c <HAL_GetTick+0x10>)
 8002092:	681b      	ldr	r3, [r3, #0]
}
 8002094:	4618      	mov	r0, r3
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr
 800209c:	200007d8 	.word	0x200007d8

080020a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020a8:	f7ff fff0 	bl	800208c <HAL_GetTick>
 80020ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b8:	d005      	beq.n	80020c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020ba:	4b09      	ldr	r3, [pc, #36]	; (80020e0 <HAL_Delay+0x40>)
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	461a      	mov	r2, r3
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	4413      	add	r3, r2
 80020c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020c6:	bf00      	nop
 80020c8:	f7ff ffe0 	bl	800208c <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d8f7      	bhi.n	80020c8 <HAL_Delay+0x28>
  {
  }
}
 80020d8:	bf00      	nop
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	20000064 	.word	0x20000064

080020e4 <__NVIC_SetPriorityGrouping>:
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f003 0307 	and.w	r3, r3, #7
 80020f2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020f4:	4b0c      	ldr	r3, [pc, #48]	; (8002128 <__NVIC_SetPriorityGrouping+0x44>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020fa:	68ba      	ldr	r2, [r7, #8]
 80020fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002100:	4013      	ands	r3, r2
 8002102:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800210c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002110:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002114:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002116:	4a04      	ldr	r2, [pc, #16]	; (8002128 <__NVIC_SetPriorityGrouping+0x44>)
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	60d3      	str	r3, [r2, #12]
}
 800211c:	bf00      	nop
 800211e:	3714      	adds	r7, #20
 8002120:	46bd      	mov	sp, r7
 8002122:	bc80      	pop	{r7}
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	e000ed00 	.word	0xe000ed00

0800212c <__NVIC_GetPriorityGrouping>:
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002130:	4b04      	ldr	r3, [pc, #16]	; (8002144 <__NVIC_GetPriorityGrouping+0x18>)
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	0a1b      	lsrs	r3, r3, #8
 8002136:	f003 0307 	and.w	r3, r3, #7
}
 800213a:	4618      	mov	r0, r3
 800213c:	46bd      	mov	sp, r7
 800213e:	bc80      	pop	{r7}
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	e000ed00 	.word	0xe000ed00

08002148 <__NVIC_EnableIRQ>:
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002156:	2b00      	cmp	r3, #0
 8002158:	db0b      	blt.n	8002172 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	f003 021f 	and.w	r2, r3, #31
 8002160:	4906      	ldr	r1, [pc, #24]	; (800217c <__NVIC_EnableIRQ+0x34>)
 8002162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002166:	095b      	lsrs	r3, r3, #5
 8002168:	2001      	movs	r0, #1
 800216a:	fa00 f202 	lsl.w	r2, r0, r2
 800216e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	bc80      	pop	{r7}
 800217a:	4770      	bx	lr
 800217c:	e000e100 	.word	0xe000e100

08002180 <__NVIC_SetPriority>:
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	6039      	str	r1, [r7, #0]
 800218a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800218c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002190:	2b00      	cmp	r3, #0
 8002192:	db0a      	blt.n	80021aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	b2da      	uxtb	r2, r3
 8002198:	490c      	ldr	r1, [pc, #48]	; (80021cc <__NVIC_SetPriority+0x4c>)
 800219a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219e:	0112      	lsls	r2, r2, #4
 80021a0:	b2d2      	uxtb	r2, r2
 80021a2:	440b      	add	r3, r1
 80021a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80021a8:	e00a      	b.n	80021c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	b2da      	uxtb	r2, r3
 80021ae:	4908      	ldr	r1, [pc, #32]	; (80021d0 <__NVIC_SetPriority+0x50>)
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	f003 030f 	and.w	r3, r3, #15
 80021b6:	3b04      	subs	r3, #4
 80021b8:	0112      	lsls	r2, r2, #4
 80021ba:	b2d2      	uxtb	r2, r2
 80021bc:	440b      	add	r3, r1
 80021be:	761a      	strb	r2, [r3, #24]
}
 80021c0:	bf00      	nop
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bc80      	pop	{r7}
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	e000e100 	.word	0xe000e100
 80021d0:	e000ed00 	.word	0xe000ed00

080021d4 <NVIC_EncodePriority>:
{
 80021d4:	b480      	push	{r7}
 80021d6:	b089      	sub	sp, #36	; 0x24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f003 0307 	and.w	r3, r3, #7
 80021e6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	f1c3 0307 	rsb	r3, r3, #7
 80021ee:	2b04      	cmp	r3, #4
 80021f0:	bf28      	it	cs
 80021f2:	2304      	movcs	r3, #4
 80021f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	3304      	adds	r3, #4
 80021fa:	2b06      	cmp	r3, #6
 80021fc:	d902      	bls.n	8002204 <NVIC_EncodePriority+0x30>
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	3b03      	subs	r3, #3
 8002202:	e000      	b.n	8002206 <NVIC_EncodePriority+0x32>
 8002204:	2300      	movs	r3, #0
 8002206:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002208:	f04f 32ff 	mov.w	r2, #4294967295
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	43da      	mvns	r2, r3
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	401a      	ands	r2, r3
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800221c:	f04f 31ff 	mov.w	r1, #4294967295
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	fa01 f303 	lsl.w	r3, r1, r3
 8002226:	43d9      	mvns	r1, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800222c:	4313      	orrs	r3, r2
}
 800222e:	4618      	mov	r0, r3
 8002230:	3724      	adds	r7, #36	; 0x24
 8002232:	46bd      	mov	sp, r7
 8002234:	bc80      	pop	{r7}
 8002236:	4770      	bx	lr

08002238 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7ff ff4f 	bl	80020e4 <__NVIC_SetPriorityGrouping>
}
 8002246:	bf00      	nop
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800224e:	b580      	push	{r7, lr}
 8002250:	b086      	sub	sp, #24
 8002252:	af00      	add	r7, sp, #0
 8002254:	4603      	mov	r3, r0
 8002256:	60b9      	str	r1, [r7, #8]
 8002258:	607a      	str	r2, [r7, #4]
 800225a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800225c:	2300      	movs	r3, #0
 800225e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002260:	f7ff ff64 	bl	800212c <__NVIC_GetPriorityGrouping>
 8002264:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	68b9      	ldr	r1, [r7, #8]
 800226a:	6978      	ldr	r0, [r7, #20]
 800226c:	f7ff ffb2 	bl	80021d4 <NVIC_EncodePriority>
 8002270:	4602      	mov	r2, r0
 8002272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002276:	4611      	mov	r1, r2
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff ff81 	bl	8002180 <__NVIC_SetPriority>
}
 800227e:	bf00      	nop
 8002280:	3718      	adds	r7, #24
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b082      	sub	sp, #8
 800228a:	af00      	add	r7, sp, #0
 800228c:	4603      	mov	r3, r0
 800228e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002294:	4618      	mov	r0, r3
 8002296:	f7ff ff57 	bl	8002148 <__NVIC_EnableIRQ>
}
 800229a:	bf00      	nop
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
	...

080022a4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e043      	b.n	8002342 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	461a      	mov	r2, r3
 80022c0:	4b22      	ldr	r3, [pc, #136]	; (800234c <HAL_DMA_Init+0xa8>)
 80022c2:	4413      	add	r3, r2
 80022c4:	4a22      	ldr	r2, [pc, #136]	; (8002350 <HAL_DMA_Init+0xac>)
 80022c6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ca:	091b      	lsrs	r3, r3, #4
 80022cc:	009a      	lsls	r2, r3, #2
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a1f      	ldr	r2, [pc, #124]	; (8002354 <HAL_DMA_Init+0xb0>)
 80022d6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2202      	movs	r2, #2
 80022dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80022ee:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80022f2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80022fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002308:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	695b      	ldr	r3, [r3, #20]
 800230e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002314:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800231c:	68fa      	ldr	r2, [r7, #12]
 800231e:	4313      	orrs	r3, r2
 8002320:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68fa      	ldr	r2, [r7, #12]
 8002328:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3714      	adds	r7, #20
 8002346:	46bd      	mov	sp, r7
 8002348:	bc80      	pop	{r7}
 800234a:	4770      	bx	lr
 800234c:	bffdfff8 	.word	0xbffdfff8
 8002350:	cccccccd 	.word	0xcccccccd
 8002354:	40020000 	.word	0x40020000

08002358 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002360:	2300      	movs	r3, #0
 8002362:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800236a:	2b02      	cmp	r3, #2
 800236c:	d005      	beq.n	800237a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2204      	movs	r2, #4
 8002372:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	73fb      	strb	r3, [r7, #15]
 8002378:	e051      	b.n	800241e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f022 020e 	bic.w	r2, r2, #14
 8002388:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f022 0201 	bic.w	r2, r2, #1
 8002398:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a22      	ldr	r2, [pc, #136]	; (8002428 <HAL_DMA_Abort_IT+0xd0>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d029      	beq.n	80023f8 <HAL_DMA_Abort_IT+0xa0>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a20      	ldr	r2, [pc, #128]	; (800242c <HAL_DMA_Abort_IT+0xd4>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d022      	beq.n	80023f4 <HAL_DMA_Abort_IT+0x9c>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a1f      	ldr	r2, [pc, #124]	; (8002430 <HAL_DMA_Abort_IT+0xd8>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d01a      	beq.n	80023ee <HAL_DMA_Abort_IT+0x96>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a1d      	ldr	r2, [pc, #116]	; (8002434 <HAL_DMA_Abort_IT+0xdc>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d012      	beq.n	80023e8 <HAL_DMA_Abort_IT+0x90>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a1c      	ldr	r2, [pc, #112]	; (8002438 <HAL_DMA_Abort_IT+0xe0>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d00a      	beq.n	80023e2 <HAL_DMA_Abort_IT+0x8a>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a1a      	ldr	r2, [pc, #104]	; (800243c <HAL_DMA_Abort_IT+0xe4>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d102      	bne.n	80023dc <HAL_DMA_Abort_IT+0x84>
 80023d6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80023da:	e00e      	b.n	80023fa <HAL_DMA_Abort_IT+0xa2>
 80023dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023e0:	e00b      	b.n	80023fa <HAL_DMA_Abort_IT+0xa2>
 80023e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023e6:	e008      	b.n	80023fa <HAL_DMA_Abort_IT+0xa2>
 80023e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ec:	e005      	b.n	80023fa <HAL_DMA_Abort_IT+0xa2>
 80023ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023f2:	e002      	b.n	80023fa <HAL_DMA_Abort_IT+0xa2>
 80023f4:	2310      	movs	r3, #16
 80023f6:	e000      	b.n	80023fa <HAL_DMA_Abort_IT+0xa2>
 80023f8:	2301      	movs	r3, #1
 80023fa:	4a11      	ldr	r2, [pc, #68]	; (8002440 <HAL_DMA_Abort_IT+0xe8>)
 80023fc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2201      	movs	r2, #1
 8002402:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002412:	2b00      	cmp	r3, #0
 8002414:	d003      	beq.n	800241e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	4798      	blx	r3
    } 
  }
  return status;
 800241e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40020008 	.word	0x40020008
 800242c:	4002001c 	.word	0x4002001c
 8002430:	40020030 	.word	0x40020030
 8002434:	40020044 	.word	0x40020044
 8002438:	40020058 	.word	0x40020058
 800243c:	4002006c 	.word	0x4002006c
 8002440:	40020000 	.word	0x40020000

08002444 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002460:	2204      	movs	r2, #4
 8002462:	409a      	lsls	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	4013      	ands	r3, r2
 8002468:	2b00      	cmp	r3, #0
 800246a:	d04f      	beq.n	800250c <HAL_DMA_IRQHandler+0xc8>
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	f003 0304 	and.w	r3, r3, #4
 8002472:	2b00      	cmp	r3, #0
 8002474:	d04a      	beq.n	800250c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0320 	and.w	r3, r3, #32
 8002480:	2b00      	cmp	r3, #0
 8002482:	d107      	bne.n	8002494 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f022 0204 	bic.w	r2, r2, #4
 8002492:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a66      	ldr	r2, [pc, #408]	; (8002634 <HAL_DMA_IRQHandler+0x1f0>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d029      	beq.n	80024f2 <HAL_DMA_IRQHandler+0xae>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a65      	ldr	r2, [pc, #404]	; (8002638 <HAL_DMA_IRQHandler+0x1f4>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d022      	beq.n	80024ee <HAL_DMA_IRQHandler+0xaa>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a63      	ldr	r2, [pc, #396]	; (800263c <HAL_DMA_IRQHandler+0x1f8>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d01a      	beq.n	80024e8 <HAL_DMA_IRQHandler+0xa4>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a62      	ldr	r2, [pc, #392]	; (8002640 <HAL_DMA_IRQHandler+0x1fc>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d012      	beq.n	80024e2 <HAL_DMA_IRQHandler+0x9e>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a60      	ldr	r2, [pc, #384]	; (8002644 <HAL_DMA_IRQHandler+0x200>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d00a      	beq.n	80024dc <HAL_DMA_IRQHandler+0x98>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a5f      	ldr	r2, [pc, #380]	; (8002648 <HAL_DMA_IRQHandler+0x204>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d102      	bne.n	80024d6 <HAL_DMA_IRQHandler+0x92>
 80024d0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80024d4:	e00e      	b.n	80024f4 <HAL_DMA_IRQHandler+0xb0>
 80024d6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80024da:	e00b      	b.n	80024f4 <HAL_DMA_IRQHandler+0xb0>
 80024dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80024e0:	e008      	b.n	80024f4 <HAL_DMA_IRQHandler+0xb0>
 80024e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80024e6:	e005      	b.n	80024f4 <HAL_DMA_IRQHandler+0xb0>
 80024e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024ec:	e002      	b.n	80024f4 <HAL_DMA_IRQHandler+0xb0>
 80024ee:	2340      	movs	r3, #64	; 0x40
 80024f0:	e000      	b.n	80024f4 <HAL_DMA_IRQHandler+0xb0>
 80024f2:	2304      	movs	r3, #4
 80024f4:	4a55      	ldr	r2, [pc, #340]	; (800264c <HAL_DMA_IRQHandler+0x208>)
 80024f6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	f000 8094 	beq.w	800262a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800250a:	e08e      	b.n	800262a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002510:	2202      	movs	r2, #2
 8002512:	409a      	lsls	r2, r3
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	4013      	ands	r3, r2
 8002518:	2b00      	cmp	r3, #0
 800251a:	d056      	beq.n	80025ca <HAL_DMA_IRQHandler+0x186>
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	f003 0302 	and.w	r3, r3, #2
 8002522:	2b00      	cmp	r3, #0
 8002524:	d051      	beq.n	80025ca <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0320 	and.w	r3, r3, #32
 8002530:	2b00      	cmp	r3, #0
 8002532:	d10b      	bne.n	800254c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f022 020a 	bic.w	r2, r2, #10
 8002542:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a38      	ldr	r2, [pc, #224]	; (8002634 <HAL_DMA_IRQHandler+0x1f0>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d029      	beq.n	80025aa <HAL_DMA_IRQHandler+0x166>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a37      	ldr	r2, [pc, #220]	; (8002638 <HAL_DMA_IRQHandler+0x1f4>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d022      	beq.n	80025a6 <HAL_DMA_IRQHandler+0x162>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a35      	ldr	r2, [pc, #212]	; (800263c <HAL_DMA_IRQHandler+0x1f8>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d01a      	beq.n	80025a0 <HAL_DMA_IRQHandler+0x15c>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a34      	ldr	r2, [pc, #208]	; (8002640 <HAL_DMA_IRQHandler+0x1fc>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d012      	beq.n	800259a <HAL_DMA_IRQHandler+0x156>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a32      	ldr	r2, [pc, #200]	; (8002644 <HAL_DMA_IRQHandler+0x200>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d00a      	beq.n	8002594 <HAL_DMA_IRQHandler+0x150>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a31      	ldr	r2, [pc, #196]	; (8002648 <HAL_DMA_IRQHandler+0x204>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d102      	bne.n	800258e <HAL_DMA_IRQHandler+0x14a>
 8002588:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800258c:	e00e      	b.n	80025ac <HAL_DMA_IRQHandler+0x168>
 800258e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002592:	e00b      	b.n	80025ac <HAL_DMA_IRQHandler+0x168>
 8002594:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002598:	e008      	b.n	80025ac <HAL_DMA_IRQHandler+0x168>
 800259a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800259e:	e005      	b.n	80025ac <HAL_DMA_IRQHandler+0x168>
 80025a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025a4:	e002      	b.n	80025ac <HAL_DMA_IRQHandler+0x168>
 80025a6:	2320      	movs	r3, #32
 80025a8:	e000      	b.n	80025ac <HAL_DMA_IRQHandler+0x168>
 80025aa:	2302      	movs	r3, #2
 80025ac:	4a27      	ldr	r2, [pc, #156]	; (800264c <HAL_DMA_IRQHandler+0x208>)
 80025ae:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d034      	beq.n	800262a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80025c8:	e02f      	b.n	800262a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ce:	2208      	movs	r2, #8
 80025d0:	409a      	lsls	r2, r3
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	4013      	ands	r3, r2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d028      	beq.n	800262c <HAL_DMA_IRQHandler+0x1e8>
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	f003 0308 	and.w	r3, r3, #8
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d023      	beq.n	800262c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f022 020e 	bic.w	r2, r2, #14
 80025f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025fc:	2101      	movs	r1, #1
 80025fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002602:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2201      	movs	r2, #1
 800260e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261e:	2b00      	cmp	r3, #0
 8002620:	d004      	beq.n	800262c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	4798      	blx	r3
    }
  }
  return;
 800262a:	bf00      	nop
 800262c:	bf00      	nop
}
 800262e:	3710      	adds	r7, #16
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	40020008 	.word	0x40020008
 8002638:	4002001c 	.word	0x4002001c
 800263c:	40020030 	.word	0x40020030
 8002640:	40020044 	.word	0x40020044
 8002644:	40020058 	.word	0x40020058
 8002648:	4002006c 	.word	0x4002006c
 800264c:	40020000 	.word	0x40020000

08002650 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002650:	b480      	push	{r7}
 8002652:	b08b      	sub	sp, #44	; 0x2c
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800265a:	2300      	movs	r3, #0
 800265c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800265e:	2300      	movs	r3, #0
 8002660:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002662:	e127      	b.n	80028b4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002664:	2201      	movs	r2, #1
 8002666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	69fa      	ldr	r2, [r7, #28]
 8002674:	4013      	ands	r3, r2
 8002676:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	429a      	cmp	r2, r3
 800267e:	f040 8116 	bne.w	80028ae <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2b12      	cmp	r3, #18
 8002688:	d034      	beq.n	80026f4 <HAL_GPIO_Init+0xa4>
 800268a:	2b12      	cmp	r3, #18
 800268c:	d80d      	bhi.n	80026aa <HAL_GPIO_Init+0x5a>
 800268e:	2b02      	cmp	r3, #2
 8002690:	d02b      	beq.n	80026ea <HAL_GPIO_Init+0x9a>
 8002692:	2b02      	cmp	r3, #2
 8002694:	d804      	bhi.n	80026a0 <HAL_GPIO_Init+0x50>
 8002696:	2b00      	cmp	r3, #0
 8002698:	d031      	beq.n	80026fe <HAL_GPIO_Init+0xae>
 800269a:	2b01      	cmp	r3, #1
 800269c:	d01c      	beq.n	80026d8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800269e:	e048      	b.n	8002732 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80026a0:	2b03      	cmp	r3, #3
 80026a2:	d043      	beq.n	800272c <HAL_GPIO_Init+0xdc>
 80026a4:	2b11      	cmp	r3, #17
 80026a6:	d01b      	beq.n	80026e0 <HAL_GPIO_Init+0x90>
          break;
 80026a8:	e043      	b.n	8002732 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80026aa:	4a89      	ldr	r2, [pc, #548]	; (80028d0 <HAL_GPIO_Init+0x280>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d026      	beq.n	80026fe <HAL_GPIO_Init+0xae>
 80026b0:	4a87      	ldr	r2, [pc, #540]	; (80028d0 <HAL_GPIO_Init+0x280>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d806      	bhi.n	80026c4 <HAL_GPIO_Init+0x74>
 80026b6:	4a87      	ldr	r2, [pc, #540]	; (80028d4 <HAL_GPIO_Init+0x284>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d020      	beq.n	80026fe <HAL_GPIO_Init+0xae>
 80026bc:	4a86      	ldr	r2, [pc, #536]	; (80028d8 <HAL_GPIO_Init+0x288>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d01d      	beq.n	80026fe <HAL_GPIO_Init+0xae>
          break;
 80026c2:	e036      	b.n	8002732 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80026c4:	4a85      	ldr	r2, [pc, #532]	; (80028dc <HAL_GPIO_Init+0x28c>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d019      	beq.n	80026fe <HAL_GPIO_Init+0xae>
 80026ca:	4a85      	ldr	r2, [pc, #532]	; (80028e0 <HAL_GPIO_Init+0x290>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d016      	beq.n	80026fe <HAL_GPIO_Init+0xae>
 80026d0:	4a84      	ldr	r2, [pc, #528]	; (80028e4 <HAL_GPIO_Init+0x294>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d013      	beq.n	80026fe <HAL_GPIO_Init+0xae>
          break;
 80026d6:	e02c      	b.n	8002732 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	623b      	str	r3, [r7, #32]
          break;
 80026de:	e028      	b.n	8002732 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	3304      	adds	r3, #4
 80026e6:	623b      	str	r3, [r7, #32]
          break;
 80026e8:	e023      	b.n	8002732 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	3308      	adds	r3, #8
 80026f0:	623b      	str	r3, [r7, #32]
          break;
 80026f2:	e01e      	b.n	8002732 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	330c      	adds	r3, #12
 80026fa:	623b      	str	r3, [r7, #32]
          break;
 80026fc:	e019      	b.n	8002732 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d102      	bne.n	800270c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002706:	2304      	movs	r3, #4
 8002708:	623b      	str	r3, [r7, #32]
          break;
 800270a:	e012      	b.n	8002732 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d105      	bne.n	8002720 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002714:	2308      	movs	r3, #8
 8002716:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	69fa      	ldr	r2, [r7, #28]
 800271c:	611a      	str	r2, [r3, #16]
          break;
 800271e:	e008      	b.n	8002732 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002720:	2308      	movs	r3, #8
 8002722:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	69fa      	ldr	r2, [r7, #28]
 8002728:	615a      	str	r2, [r3, #20]
          break;
 800272a:	e002      	b.n	8002732 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800272c:	2300      	movs	r3, #0
 800272e:	623b      	str	r3, [r7, #32]
          break;
 8002730:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	2bff      	cmp	r3, #255	; 0xff
 8002736:	d801      	bhi.n	800273c <HAL_GPIO_Init+0xec>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	e001      	b.n	8002740 <HAL_GPIO_Init+0xf0>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3304      	adds	r3, #4
 8002740:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	2bff      	cmp	r3, #255	; 0xff
 8002746:	d802      	bhi.n	800274e <HAL_GPIO_Init+0xfe>
 8002748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	e002      	b.n	8002754 <HAL_GPIO_Init+0x104>
 800274e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002750:	3b08      	subs	r3, #8
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	210f      	movs	r1, #15
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	fa01 f303 	lsl.w	r3, r1, r3
 8002762:	43db      	mvns	r3, r3
 8002764:	401a      	ands	r2, r3
 8002766:	6a39      	ldr	r1, [r7, #32]
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	fa01 f303 	lsl.w	r3, r1, r3
 800276e:	431a      	orrs	r2, r3
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800277c:	2b00      	cmp	r3, #0
 800277e:	f000 8096 	beq.w	80028ae <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002782:	4b59      	ldr	r3, [pc, #356]	; (80028e8 <HAL_GPIO_Init+0x298>)
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	4a58      	ldr	r2, [pc, #352]	; (80028e8 <HAL_GPIO_Init+0x298>)
 8002788:	f043 0301 	orr.w	r3, r3, #1
 800278c:	6193      	str	r3, [r2, #24]
 800278e:	4b56      	ldr	r3, [pc, #344]	; (80028e8 <HAL_GPIO_Init+0x298>)
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	60bb      	str	r3, [r7, #8]
 8002798:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800279a:	4a54      	ldr	r2, [pc, #336]	; (80028ec <HAL_GPIO_Init+0x29c>)
 800279c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279e:	089b      	lsrs	r3, r3, #2
 80027a0:	3302      	adds	r3, #2
 80027a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027a6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027aa:	f003 0303 	and.w	r3, r3, #3
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	220f      	movs	r2, #15
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	43db      	mvns	r3, r3
 80027b8:	68fa      	ldr	r2, [r7, #12]
 80027ba:	4013      	ands	r3, r2
 80027bc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a4b      	ldr	r2, [pc, #300]	; (80028f0 <HAL_GPIO_Init+0x2a0>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d013      	beq.n	80027ee <HAL_GPIO_Init+0x19e>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a4a      	ldr	r2, [pc, #296]	; (80028f4 <HAL_GPIO_Init+0x2a4>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d00d      	beq.n	80027ea <HAL_GPIO_Init+0x19a>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a49      	ldr	r2, [pc, #292]	; (80028f8 <HAL_GPIO_Init+0x2a8>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d007      	beq.n	80027e6 <HAL_GPIO_Init+0x196>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a48      	ldr	r2, [pc, #288]	; (80028fc <HAL_GPIO_Init+0x2ac>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d101      	bne.n	80027e2 <HAL_GPIO_Init+0x192>
 80027de:	2303      	movs	r3, #3
 80027e0:	e006      	b.n	80027f0 <HAL_GPIO_Init+0x1a0>
 80027e2:	2304      	movs	r3, #4
 80027e4:	e004      	b.n	80027f0 <HAL_GPIO_Init+0x1a0>
 80027e6:	2302      	movs	r3, #2
 80027e8:	e002      	b.n	80027f0 <HAL_GPIO_Init+0x1a0>
 80027ea:	2301      	movs	r3, #1
 80027ec:	e000      	b.n	80027f0 <HAL_GPIO_Init+0x1a0>
 80027ee:	2300      	movs	r3, #0
 80027f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027f2:	f002 0203 	and.w	r2, r2, #3
 80027f6:	0092      	lsls	r2, r2, #2
 80027f8:	4093      	lsls	r3, r2
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002800:	493a      	ldr	r1, [pc, #232]	; (80028ec <HAL_GPIO_Init+0x29c>)
 8002802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002804:	089b      	lsrs	r3, r3, #2
 8002806:	3302      	adds	r3, #2
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d006      	beq.n	8002828 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800281a:	4b39      	ldr	r3, [pc, #228]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	4938      	ldr	r1, [pc, #224]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	4313      	orrs	r3, r2
 8002824:	600b      	str	r3, [r1, #0]
 8002826:	e006      	b.n	8002836 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002828:	4b35      	ldr	r3, [pc, #212]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	43db      	mvns	r3, r3
 8002830:	4933      	ldr	r1, [pc, #204]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 8002832:	4013      	ands	r3, r2
 8002834:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d006      	beq.n	8002850 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002842:	4b2f      	ldr	r3, [pc, #188]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	492e      	ldr	r1, [pc, #184]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	4313      	orrs	r3, r2
 800284c:	604b      	str	r3, [r1, #4]
 800284e:	e006      	b.n	800285e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002850:	4b2b      	ldr	r3, [pc, #172]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 8002852:	685a      	ldr	r2, [r3, #4]
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	43db      	mvns	r3, r3
 8002858:	4929      	ldr	r1, [pc, #164]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 800285a:	4013      	ands	r3, r2
 800285c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d006      	beq.n	8002878 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800286a:	4b25      	ldr	r3, [pc, #148]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 800286c:	689a      	ldr	r2, [r3, #8]
 800286e:	4924      	ldr	r1, [pc, #144]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	4313      	orrs	r3, r2
 8002874:	608b      	str	r3, [r1, #8]
 8002876:	e006      	b.n	8002886 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002878:	4b21      	ldr	r3, [pc, #132]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	43db      	mvns	r3, r3
 8002880:	491f      	ldr	r1, [pc, #124]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 8002882:	4013      	ands	r3, r2
 8002884:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d006      	beq.n	80028a0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002892:	4b1b      	ldr	r3, [pc, #108]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 8002894:	68da      	ldr	r2, [r3, #12]
 8002896:	491a      	ldr	r1, [pc, #104]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	4313      	orrs	r3, r2
 800289c:	60cb      	str	r3, [r1, #12]
 800289e:	e006      	b.n	80028ae <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028a0:	4b17      	ldr	r3, [pc, #92]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 80028a2:	68da      	ldr	r2, [r3, #12]
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	43db      	mvns	r3, r3
 80028a8:	4915      	ldr	r1, [pc, #84]	; (8002900 <HAL_GPIO_Init+0x2b0>)
 80028aa:	4013      	ands	r3, r2
 80028ac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80028ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b0:	3301      	adds	r3, #1
 80028b2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ba:	fa22 f303 	lsr.w	r3, r2, r3
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f47f aed0 	bne.w	8002664 <HAL_GPIO_Init+0x14>
  }
}
 80028c4:	bf00      	nop
 80028c6:	372c      	adds	r7, #44	; 0x2c
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bc80      	pop	{r7}
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	10210000 	.word	0x10210000
 80028d4:	10110000 	.word	0x10110000
 80028d8:	10120000 	.word	0x10120000
 80028dc:	10310000 	.word	0x10310000
 80028e0:	10320000 	.word	0x10320000
 80028e4:	10220000 	.word	0x10220000
 80028e8:	40021000 	.word	0x40021000
 80028ec:	40010000 	.word	0x40010000
 80028f0:	40010800 	.word	0x40010800
 80028f4:	40010c00 	.word	0x40010c00
 80028f8:	40011000 	.word	0x40011000
 80028fc:	40011400 	.word	0x40011400
 8002900:	40010400 	.word	0x40010400

08002904 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	460b      	mov	r3, r1
 800290e:	807b      	strh	r3, [r7, #2]
 8002910:	4613      	mov	r3, r2
 8002912:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002914:	787b      	ldrb	r3, [r7, #1]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d003      	beq.n	8002922 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800291a:	887a      	ldrh	r2, [r7, #2]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002920:	e003      	b.n	800292a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002922:	887b      	ldrh	r3, [r7, #2]
 8002924:	041a      	lsls	r2, r3, #16
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	611a      	str	r2, [r3, #16]
}
 800292a:	bf00      	nop
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	bc80      	pop	{r7}
 8002932:	4770      	bx	lr

08002934 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e10f      	b.n	8002b66 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d106      	bne.n	8002960 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f7ff f8f2 	bl	8001b44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2224      	movs	r2, #36	; 0x24
 8002964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 0201 	bic.w	r2, r2, #1
 8002976:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002978:	f002 fb70 	bl	800505c <HAL_RCC_GetPCLK1Freq>
 800297c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	4a7b      	ldr	r2, [pc, #492]	; (8002b70 <HAL_I2C_Init+0x23c>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d807      	bhi.n	8002998 <HAL_I2C_Init+0x64>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	4a7a      	ldr	r2, [pc, #488]	; (8002b74 <HAL_I2C_Init+0x240>)
 800298c:	4293      	cmp	r3, r2
 800298e:	bf94      	ite	ls
 8002990:	2301      	movls	r3, #1
 8002992:	2300      	movhi	r3, #0
 8002994:	b2db      	uxtb	r3, r3
 8002996:	e006      	b.n	80029a6 <HAL_I2C_Init+0x72>
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	4a77      	ldr	r2, [pc, #476]	; (8002b78 <HAL_I2C_Init+0x244>)
 800299c:	4293      	cmp	r3, r2
 800299e:	bf94      	ite	ls
 80029a0:	2301      	movls	r3, #1
 80029a2:	2300      	movhi	r3, #0
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e0db      	b.n	8002b66 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	4a72      	ldr	r2, [pc, #456]	; (8002b7c <HAL_I2C_Init+0x248>)
 80029b2:	fba2 2303 	umull	r2, r3, r2, r3
 80029b6:	0c9b      	lsrs	r3, r3, #18
 80029b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	68ba      	ldr	r2, [r7, #8]
 80029ca:	430a      	orrs	r2, r1
 80029cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	6a1b      	ldr	r3, [r3, #32]
 80029d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	4a64      	ldr	r2, [pc, #400]	; (8002b70 <HAL_I2C_Init+0x23c>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d802      	bhi.n	80029e8 <HAL_I2C_Init+0xb4>
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	3301      	adds	r3, #1
 80029e6:	e009      	b.n	80029fc <HAL_I2C_Init+0xc8>
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80029ee:	fb02 f303 	mul.w	r3, r2, r3
 80029f2:	4a63      	ldr	r2, [pc, #396]	; (8002b80 <HAL_I2C_Init+0x24c>)
 80029f4:	fba2 2303 	umull	r2, r3, r2, r3
 80029f8:	099b      	lsrs	r3, r3, #6
 80029fa:	3301      	adds	r3, #1
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	6812      	ldr	r2, [r2, #0]
 8002a00:	430b      	orrs	r3, r1
 8002a02:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	69db      	ldr	r3, [r3, #28]
 8002a0a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002a0e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	4956      	ldr	r1, [pc, #344]	; (8002b70 <HAL_I2C_Init+0x23c>)
 8002a18:	428b      	cmp	r3, r1
 8002a1a:	d80d      	bhi.n	8002a38 <HAL_I2C_Init+0x104>
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	1e59      	subs	r1, r3, #1
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a2a:	3301      	adds	r3, #1
 8002a2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a30:	2b04      	cmp	r3, #4
 8002a32:	bf38      	it	cc
 8002a34:	2304      	movcc	r3, #4
 8002a36:	e04f      	b.n	8002ad8 <HAL_I2C_Init+0x1a4>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d111      	bne.n	8002a64 <HAL_I2C_Init+0x130>
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	1e58      	subs	r0, r3, #1
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6859      	ldr	r1, [r3, #4]
 8002a48:	460b      	mov	r3, r1
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	440b      	add	r3, r1
 8002a4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a52:	3301      	adds	r3, #1
 8002a54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	bf0c      	ite	eq
 8002a5c:	2301      	moveq	r3, #1
 8002a5e:	2300      	movne	r3, #0
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	e012      	b.n	8002a8a <HAL_I2C_Init+0x156>
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	1e58      	subs	r0, r3, #1
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6859      	ldr	r1, [r3, #4]
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	440b      	add	r3, r1
 8002a72:	0099      	lsls	r1, r3, #2
 8002a74:	440b      	add	r3, r1
 8002a76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	bf0c      	ite	eq
 8002a84:	2301      	moveq	r3, #1
 8002a86:	2300      	movne	r3, #0
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d001      	beq.n	8002a92 <HAL_I2C_Init+0x15e>
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e022      	b.n	8002ad8 <HAL_I2C_Init+0x1a4>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d10e      	bne.n	8002ab8 <HAL_I2C_Init+0x184>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	1e58      	subs	r0, r3, #1
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6859      	ldr	r1, [r3, #4]
 8002aa2:	460b      	mov	r3, r1
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	440b      	add	r3, r1
 8002aa8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aac:	3301      	adds	r3, #1
 8002aae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ab2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ab6:	e00f      	b.n	8002ad8 <HAL_I2C_Init+0x1a4>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	1e58      	subs	r0, r3, #1
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6859      	ldr	r1, [r3, #4]
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	0099      	lsls	r1, r3, #2
 8002ac8:	440b      	add	r3, r1
 8002aca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ace:	3301      	adds	r3, #1
 8002ad0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ad4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ad8:	6879      	ldr	r1, [r7, #4]
 8002ada:	6809      	ldr	r1, [r1, #0]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	69da      	ldr	r2, [r3, #28]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a1b      	ldr	r3, [r3, #32]
 8002af2:	431a      	orrs	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b06:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	6911      	ldr	r1, [r2, #16]
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	68d2      	ldr	r2, [r2, #12]
 8002b12:	4311      	orrs	r1, r2
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	6812      	ldr	r2, [r2, #0]
 8002b18:	430b      	orrs	r3, r1
 8002b1a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	695a      	ldr	r2, [r3, #20]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	431a      	orrs	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	430a      	orrs	r2, r1
 8002b36:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f042 0201 	orr.w	r2, r2, #1
 8002b46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2220      	movs	r2, #32
 8002b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3710      	adds	r7, #16
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	000186a0 	.word	0x000186a0
 8002b74:	001e847f 	.word	0x001e847f
 8002b78:	003d08ff 	.word	0x003d08ff
 8002b7c:	431bde83 	.word	0x431bde83
 8002b80:	10624dd3 	.word	0x10624dd3

08002b84 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b088      	sub	sp, #32
 8002b88:	af02      	add	r7, sp, #8
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	4608      	mov	r0, r1
 8002b8e:	4611      	mov	r1, r2
 8002b90:	461a      	mov	r2, r3
 8002b92:	4603      	mov	r3, r0
 8002b94:	817b      	strh	r3, [r7, #10]
 8002b96:	460b      	mov	r3, r1
 8002b98:	813b      	strh	r3, [r7, #8]
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b9e:	f7ff fa75 	bl	800208c <HAL_GetTick>
 8002ba2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	2b20      	cmp	r3, #32
 8002bae:	f040 80d9 	bne.w	8002d64 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	9300      	str	r3, [sp, #0]
 8002bb6:	2319      	movs	r3, #25
 8002bb8:	2201      	movs	r2, #1
 8002bba:	496d      	ldr	r1, [pc, #436]	; (8002d70 <HAL_I2C_Mem_Write+0x1ec>)
 8002bbc:	68f8      	ldr	r0, [r7, #12]
 8002bbe:	f000 fd8d 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d001      	beq.n	8002bcc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002bc8:	2302      	movs	r3, #2
 8002bca:	e0cc      	b.n	8002d66 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d101      	bne.n	8002bda <HAL_I2C_Mem_Write+0x56>
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	e0c5      	b.n	8002d66 <HAL_I2C_Mem_Write+0x1e2>
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0301 	and.w	r3, r3, #1
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d007      	beq.n	8002c00 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f042 0201 	orr.w	r2, r2, #1
 8002bfe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c0e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2221      	movs	r2, #33	; 0x21
 8002c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2240      	movs	r2, #64	; 0x40
 8002c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6a3a      	ldr	r2, [r7, #32]
 8002c2a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002c30:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	4a4d      	ldr	r2, [pc, #308]	; (8002d74 <HAL_I2C_Mem_Write+0x1f0>)
 8002c40:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c42:	88f8      	ldrh	r0, [r7, #6]
 8002c44:	893a      	ldrh	r2, [r7, #8]
 8002c46:	8979      	ldrh	r1, [r7, #10]
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	9301      	str	r3, [sp, #4]
 8002c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c4e:	9300      	str	r3, [sp, #0]
 8002c50:	4603      	mov	r3, r0
 8002c52:	68f8      	ldr	r0, [r7, #12]
 8002c54:	f000 fbe8 	bl	8003428 <I2C_RequestMemoryWrite>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d052      	beq.n	8002d04 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e081      	b.n	8002d66 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c62:	697a      	ldr	r2, [r7, #20]
 8002c64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c66:	68f8      	ldr	r0, [r7, #12]
 8002c68:	f000 fe0e 	bl	8003888 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00d      	beq.n	8002c8e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c76:	2b04      	cmp	r3, #4
 8002c78:	d107      	bne.n	8002c8a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c88:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e06b      	b.n	8002d66 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c92:	781a      	ldrb	r2, [r3, #0]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9e:	1c5a      	adds	r2, r3, #1
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	b29a      	uxth	r2, r3
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	b29a      	uxth	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	695b      	ldr	r3, [r3, #20]
 8002cc4:	f003 0304 	and.w	r3, r3, #4
 8002cc8:	2b04      	cmp	r3, #4
 8002cca:	d11b      	bne.n	8002d04 <HAL_I2C_Mem_Write+0x180>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d017      	beq.n	8002d04 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd8:	781a      	ldrb	r2, [r3, #0]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce4:	1c5a      	adds	r2, r3, #1
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	b29a      	uxth	r2, r3
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	3b01      	subs	r3, #1
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d1aa      	bne.n	8002c62 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f000 fdfa 	bl	800390a <I2C_WaitOnBTFFlagUntilTimeout>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d00d      	beq.n	8002d38 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d20:	2b04      	cmp	r3, #4
 8002d22:	d107      	bne.n	8002d34 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d32:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e016      	b.n	8002d66 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002d60:	2300      	movs	r3, #0
 8002d62:	e000      	b.n	8002d66 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002d64:	2302      	movs	r3, #2
  }
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3718      	adds	r7, #24
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	00100002 	.word	0x00100002
 8002d74:	ffff0000 	.word	0xffff0000

08002d78 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b08c      	sub	sp, #48	; 0x30
 8002d7c:	af02      	add	r7, sp, #8
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	4608      	mov	r0, r1
 8002d82:	4611      	mov	r1, r2
 8002d84:	461a      	mov	r2, r3
 8002d86:	4603      	mov	r3, r0
 8002d88:	817b      	strh	r3, [r7, #10]
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	813b      	strh	r3, [r7, #8]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d92:	f7ff f97b 	bl	800208c <HAL_GetTick>
 8002d96:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	2b20      	cmp	r3, #32
 8002da2:	f040 8218 	bne.w	80031d6 <HAL_I2C_Mem_Read+0x45e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da8:	9300      	str	r3, [sp, #0]
 8002daa:	2319      	movs	r3, #25
 8002dac:	2201      	movs	r2, #1
 8002dae:	4981      	ldr	r1, [pc, #516]	; (8002fb4 <HAL_I2C_Mem_Read+0x23c>)
 8002db0:	68f8      	ldr	r0, [r7, #12]
 8002db2:	f000 fc93 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	e20b      	b.n	80031d8 <HAL_I2C_Mem_Read+0x460>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d101      	bne.n	8002dce <HAL_I2C_Mem_Read+0x56>
 8002dca:	2302      	movs	r3, #2
 8002dcc:	e204      	b.n	80031d8 <HAL_I2C_Mem_Read+0x460>
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0301 	and.w	r3, r3, #1
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d007      	beq.n	8002df4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f042 0201 	orr.w	r2, r2, #1
 8002df2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e02:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2222      	movs	r2, #34	; 0x22
 8002e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2240      	movs	r2, #64	; 0x40
 8002e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2200      	movs	r2, #0
 8002e18:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e1e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002e24:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e2a:	b29a      	uxth	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	4a61      	ldr	r2, [pc, #388]	; (8002fb8 <HAL_I2C_Mem_Read+0x240>)
 8002e34:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e36:	88f8      	ldrh	r0, [r7, #6]
 8002e38:	893a      	ldrh	r2, [r7, #8]
 8002e3a:	8979      	ldrh	r1, [r7, #10]
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3e:	9301      	str	r3, [sp, #4]
 8002e40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e42:	9300      	str	r3, [sp, #0]
 8002e44:	4603      	mov	r3, r0
 8002e46:	68f8      	ldr	r0, [r7, #12]
 8002e48:	f000 fb78 	bl	800353c <I2C_RequestMemoryRead>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d001      	beq.n	8002e56 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e1c0      	b.n	80031d8 <HAL_I2C_Mem_Read+0x460>
    }

    if (hi2c->XferSize == 0U)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d113      	bne.n	8002e86 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e5e:	2300      	movs	r3, #0
 8002e60:	623b      	str	r3, [r7, #32]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	695b      	ldr	r3, [r3, #20]
 8002e68:	623b      	str	r3, [r7, #32]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	623b      	str	r3, [r7, #32]
 8002e72:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	e194      	b.n	80031b0 <HAL_I2C_Mem_Read+0x438>
    }
    else if (hi2c->XferSize == 1U)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d11d      	bne.n	8002eca <HAL_I2C_Mem_Read+0x152>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e9c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e9e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	61fb      	str	r3, [r7, #28]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	695b      	ldr	r3, [r3, #20]
 8002eaa:	61fb      	str	r3, [r7, #28]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	61fb      	str	r3, [r7, #28]
 8002eb4:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ec4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ec6:	b662      	cpsie	i
 8002ec8:	e172      	b.n	80031b0 <HAL_I2C_Mem_Read+0x438>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d11d      	bne.n	8002f0e <HAL_I2C_Mem_Read+0x196>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ee0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ee2:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	61bb      	str	r3, [r7, #24]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	61bb      	str	r3, [r7, #24]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	61bb      	str	r3, [r7, #24]
 8002ef8:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f08:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002f0a:	b662      	cpsie	i
 8002f0c:	e150      	b.n	80031b0 <HAL_I2C_Mem_Read+0x438>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f1c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f1e:	2300      	movs	r3, #0
 8002f20:	617b      	str	r3, [r7, #20]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	695b      	ldr	r3, [r3, #20]
 8002f28:	617b      	str	r3, [r7, #20]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	617b      	str	r3, [r7, #20]
 8002f32:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002f34:	e13c      	b.n	80031b0 <HAL_I2C_Mem_Read+0x438>
    {
      if (hi2c->XferSize <= 3U)
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f3a:	2b03      	cmp	r3, #3
 8002f3c:	f200 80f5 	bhi.w	800312a <HAL_I2C_Mem_Read+0x3b2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d123      	bne.n	8002f90 <HAL_I2C_Mem_Read+0x218>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f4a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	f000 fd1d 	bl	800398c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d001      	beq.n	8002f5c <HAL_I2C_Mem_Read+0x1e4>
          {
            return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e13d      	b.n	80031d8 <HAL_I2C_Mem_Read+0x460>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	691a      	ldr	r2, [r3, #16]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f66:	b2d2      	uxtb	r2, r2
 8002f68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6e:	1c5a      	adds	r2, r3, #1
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	3b01      	subs	r3, #1
 8002f88:	b29a      	uxth	r2, r3
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f8e:	e10f      	b.n	80031b0 <HAL_I2C_Mem_Read+0x438>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d150      	bne.n	800303a <HAL_I2C_Mem_Read+0x2c2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9a:	9300      	str	r3, [sp, #0]
 8002f9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	4906      	ldr	r1, [pc, #24]	; (8002fbc <HAL_I2C_Mem_Read+0x244>)
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	f000 fb9a 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d008      	beq.n	8002fc0 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e112      	b.n	80031d8 <HAL_I2C_Mem_Read+0x460>
 8002fb2:	bf00      	nop
 8002fb4:	00100002 	.word	0x00100002
 8002fb8:	ffff0000 	.word	0xffff0000
 8002fbc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002fc0:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fd0:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	691a      	ldr	r2, [r3, #16]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fdc:	b2d2      	uxtb	r2, r2
 8002fde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe4:	1c5a      	adds	r2, r3, #1
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	b29a      	uxth	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ffa:	b29b      	uxth	r3, r3
 8002ffc:	3b01      	subs	r3, #1
 8002ffe:	b29a      	uxth	r2, r3
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003004:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	691a      	ldr	r2, [r3, #16]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003010:	b2d2      	uxtb	r2, r2
 8003012:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003018:	1c5a      	adds	r2, r3, #1
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003022:	3b01      	subs	r3, #1
 8003024:	b29a      	uxth	r2, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800302e:	b29b      	uxth	r3, r3
 8003030:	3b01      	subs	r3, #1
 8003032:	b29a      	uxth	r2, r3
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003038:	e0ba      	b.n	80031b0 <HAL_I2C_Mem_Read+0x438>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800303a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003040:	2200      	movs	r2, #0
 8003042:	4967      	ldr	r1, [pc, #412]	; (80031e0 <HAL_I2C_Mem_Read+0x468>)
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 fb49 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <HAL_I2C_Mem_Read+0x2dc>
          {
            return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e0c1      	b.n	80031d8 <HAL_I2C_Mem_Read+0x460>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003062:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003064:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	691a      	ldr	r2, [r3, #16]
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003070:	b2d2      	uxtb	r2, r2
 8003072:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003078:	1c5a      	adds	r2, r3, #1
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003082:	3b01      	subs	r3, #1
 8003084:	b29a      	uxth	r2, r3
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800308e:	b29b      	uxth	r3, r3
 8003090:	3b01      	subs	r3, #1
 8003092:	b29a      	uxth	r2, r3
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309a:	9300      	str	r3, [sp, #0]
 800309c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800309e:	2200      	movs	r2, #0
 80030a0:	494f      	ldr	r1, [pc, #316]	; (80031e0 <HAL_I2C_Mem_Read+0x468>)
 80030a2:	68f8      	ldr	r0, [r7, #12]
 80030a4:	f000 fb1a 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <HAL_I2C_Mem_Read+0x33a>
          {
            return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e092      	b.n	80031d8 <HAL_I2C_Mem_Read+0x460>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030c0:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	691a      	ldr	r2, [r3, #16]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030cc:	b2d2      	uxtb	r2, r2
 80030ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d4:	1c5a      	adds	r2, r3, #1
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030de:	3b01      	subs	r3, #1
 80030e0:	b29a      	uxth	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	3b01      	subs	r3, #1
 80030ee:	b29a      	uxth	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80030f4:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	691a      	ldr	r2, [r3, #16]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003100:	b2d2      	uxtb	r2, r2
 8003102:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003108:	1c5a      	adds	r2, r3, #1
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003112:	3b01      	subs	r3, #1
 8003114:	b29a      	uxth	r2, r3
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800311e:	b29b      	uxth	r3, r3
 8003120:	3b01      	subs	r3, #1
 8003122:	b29a      	uxth	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003128:	e042      	b.n	80031b0 <HAL_I2C_Mem_Read+0x438>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800312a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800312c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f000 fc2c 	bl	800398c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <HAL_I2C_Mem_Read+0x3c6>
        {
          return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e04c      	b.n	80031d8 <HAL_I2C_Mem_Read+0x460>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	691a      	ldr	r2, [r3, #16]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003148:	b2d2      	uxtb	r2, r2
 800314a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003150:	1c5a      	adds	r2, r3, #1
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800315a:	3b01      	subs	r3, #1
 800315c:	b29a      	uxth	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003166:	b29b      	uxth	r3, r3
 8003168:	3b01      	subs	r3, #1
 800316a:	b29a      	uxth	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	f003 0304 	and.w	r3, r3, #4
 800317a:	2b04      	cmp	r3, #4
 800317c:	d118      	bne.n	80031b0 <HAL_I2C_Mem_Read+0x438>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	691a      	ldr	r2, [r3, #16]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003188:	b2d2      	uxtb	r2, r2
 800318a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003190:	1c5a      	adds	r2, r3, #1
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800319a:	3b01      	subs	r3, #1
 800319c:	b29a      	uxth	r2, r3
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	3b01      	subs	r3, #1
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	f47f aebe 	bne.w	8002f36 <HAL_I2C_Mem_Read+0x1be>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2220      	movs	r2, #32
 80031be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2200      	movs	r2, #0
 80031ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80031d2:	2300      	movs	r3, #0
 80031d4:	e000      	b.n	80031d8 <HAL_I2C_Mem_Read+0x460>
  }
  else
  {
    return HAL_BUSY;
 80031d6:	2302      	movs	r3, #2
  }
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3728      	adds	r7, #40	; 0x28
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	00010004 	.word	0x00010004

080031e4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b08a      	sub	sp, #40	; 0x28
 80031e8:	af02      	add	r7, sp, #8
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	607a      	str	r2, [r7, #4]
 80031ee:	603b      	str	r3, [r7, #0]
 80031f0:	460b      	mov	r3, r1
 80031f2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80031f4:	f7fe ff4a 	bl	800208c <HAL_GetTick>
 80031f8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80031fa:	2301      	movs	r3, #1
 80031fc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b20      	cmp	r3, #32
 8003208:	f040 8105 	bne.w	8003416 <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	9300      	str	r3, [sp, #0]
 8003210:	2319      	movs	r3, #25
 8003212:	2201      	movs	r2, #1
 8003214:	4982      	ldr	r1, [pc, #520]	; (8003420 <HAL_I2C_IsDeviceReady+0x23c>)
 8003216:	68f8      	ldr	r0, [r7, #12]
 8003218:	f000 fa60 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003222:	2302      	movs	r3, #2
 8003224:	e0f8      	b.n	8003418 <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800322c:	2b01      	cmp	r3, #1
 800322e:	d101      	bne.n	8003234 <HAL_I2C_IsDeviceReady+0x50>
 8003230:	2302      	movs	r3, #2
 8003232:	e0f1      	b.n	8003418 <HAL_I2C_IsDeviceReady+0x234>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b01      	cmp	r3, #1
 8003248:	d007      	beq.n	800325a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f042 0201 	orr.w	r2, r2, #1
 8003258:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003268:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2224      	movs	r2, #36	; 0x24
 800326e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2200      	movs	r2, #0
 8003276:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	4a6a      	ldr	r2, [pc, #424]	; (8003424 <HAL_I2C_IsDeviceReady+0x240>)
 800327c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800328c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	9300      	str	r3, [sp, #0]
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	2200      	movs	r2, #0
 8003296:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800329a:	68f8      	ldr	r0, [r7, #12]
 800329c:	f000 fa1e 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e0b6      	b.n	8003418 <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032aa:	897b      	ldrh	r3, [r7, #10]
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	461a      	mov	r2, r3
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80032b8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80032ba:	f7fe fee7 	bl	800208c <HAL_GetTick>
 80032be:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	f003 0302 	and.w	r3, r3, #2
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	bf0c      	ite	eq
 80032ce:	2301      	moveq	r3, #1
 80032d0:	2300      	movne	r3, #0
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032e4:	bf0c      	ite	eq
 80032e6:	2301      	moveq	r3, #1
 80032e8:	2300      	movne	r3, #0
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80032ee:	e025      	b.n	800333c <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80032f0:	f7fe fecc 	bl	800208c <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	683a      	ldr	r2, [r7, #0]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d302      	bcc.n	8003306 <HAL_I2C_IsDeviceReady+0x122>
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d103      	bne.n	800330e <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	22a0      	movs	r2, #160	; 0xa0
 800330a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	695b      	ldr	r3, [r3, #20]
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b02      	cmp	r3, #2
 800331a:	bf0c      	ite	eq
 800331c:	2301      	moveq	r3, #1
 800331e:	2300      	movne	r3, #0
 8003320:	b2db      	uxtb	r3, r3
 8003322:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800332e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003332:	bf0c      	ite	eq
 8003334:	2301      	moveq	r3, #1
 8003336:	2300      	movne	r3, #0
 8003338:	b2db      	uxtb	r3, r3
 800333a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003342:	b2db      	uxtb	r3, r3
 8003344:	2ba0      	cmp	r3, #160	; 0xa0
 8003346:	d005      	beq.n	8003354 <HAL_I2C_IsDeviceReady+0x170>
 8003348:	7dfb      	ldrb	r3, [r7, #23]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d102      	bne.n	8003354 <HAL_I2C_IsDeviceReady+0x170>
 800334e:	7dbb      	ldrb	r3, [r7, #22]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d0cd      	beq.n	80032f0 <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2220      	movs	r2, #32
 8003358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b02      	cmp	r3, #2
 8003368:	d129      	bne.n	80033be <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003378:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800337a:	2300      	movs	r3, #0
 800337c:	613b      	str	r3, [r7, #16]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	695b      	ldr	r3, [r3, #20]
 8003384:	613b      	str	r3, [r7, #16]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	699b      	ldr	r3, [r3, #24]
 800338c:	613b      	str	r3, [r7, #16]
 800338e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	9300      	str	r3, [sp, #0]
 8003394:	2319      	movs	r3, #25
 8003396:	2201      	movs	r2, #1
 8003398:	4921      	ldr	r1, [pc, #132]	; (8003420 <HAL_I2C_IsDeviceReady+0x23c>)
 800339a:	68f8      	ldr	r0, [r7, #12]
 800339c:	f000 f99e 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e036      	b.n	8003418 <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2220      	movs	r2, #32
 80033ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80033ba:	2300      	movs	r3, #0
 80033bc:	e02c      	b.n	8003418 <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033cc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80033d6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	9300      	str	r3, [sp, #0]
 80033dc:	2319      	movs	r3, #25
 80033de:	2201      	movs	r2, #1
 80033e0:	490f      	ldr	r1, [pc, #60]	; (8003420 <HAL_I2C_IsDeviceReady+0x23c>)
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f000 f97a 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e012      	b.n	8003418 <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	3301      	adds	r3, #1
 80033f6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80033f8:	69ba      	ldr	r2, [r7, #24]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	f4ff af3e 	bcc.w	800327e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2220      	movs	r2, #32
 8003406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e000      	b.n	8003418 <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 8003416:	2302      	movs	r3, #2
  }
}
 8003418:	4618      	mov	r0, r3
 800341a:	3720      	adds	r7, #32
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	00100002 	.word	0x00100002
 8003424:	ffff0000 	.word	0xffff0000

08003428 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b088      	sub	sp, #32
 800342c:	af02      	add	r7, sp, #8
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	4608      	mov	r0, r1
 8003432:	4611      	mov	r1, r2
 8003434:	461a      	mov	r2, r3
 8003436:	4603      	mov	r3, r0
 8003438:	817b      	strh	r3, [r7, #10]
 800343a:	460b      	mov	r3, r1
 800343c:	813b      	strh	r3, [r7, #8]
 800343e:	4613      	mov	r3, r2
 8003440:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003450:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	6a3b      	ldr	r3, [r7, #32]
 8003458:	2200      	movs	r2, #0
 800345a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800345e:	68f8      	ldr	r0, [r7, #12]
 8003460:	f000 f93c 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d001      	beq.n	800346e <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e05f      	b.n	800352e <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800346e:	897b      	ldrh	r3, [r7, #10]
 8003470:	b2db      	uxtb	r3, r3
 8003472:	461a      	mov	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800347c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800347e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003480:	6a3a      	ldr	r2, [r7, #32]
 8003482:	492d      	ldr	r1, [pc, #180]	; (8003538 <I2C_RequestMemoryWrite+0x110>)
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f000 f980 	bl	800378a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d001      	beq.n	8003494 <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e04c      	b.n	800352e <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003494:	2300      	movs	r3, #0
 8003496:	617b      	str	r3, [r7, #20]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	617b      	str	r3, [r7, #20]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	699b      	ldr	r3, [r3, #24]
 80034a6:	617b      	str	r3, [r7, #20]
 80034a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034ac:	6a39      	ldr	r1, [r7, #32]
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	f000 f9ea 	bl	8003888 <I2C_WaitOnTXEFlagUntilTimeout>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d00d      	beq.n	80034d6 <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034be:	2b04      	cmp	r3, #4
 80034c0:	d107      	bne.n	80034d2 <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e02b      	b.n	800352e <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034d6:	88fb      	ldrh	r3, [r7, #6]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d105      	bne.n	80034e8 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034dc:	893b      	ldrh	r3, [r7, #8]
 80034de:	b2da      	uxtb	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	611a      	str	r2, [r3, #16]
 80034e6:	e021      	b.n	800352c <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80034e8:	893b      	ldrh	r3, [r7, #8]
 80034ea:	0a1b      	lsrs	r3, r3, #8
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	b2da      	uxtb	r2, r3
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034f8:	6a39      	ldr	r1, [r7, #32]
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f000 f9c4 	bl	8003888 <I2C_WaitOnTXEFlagUntilTimeout>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d00d      	beq.n	8003522 <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350a:	2b04      	cmp	r3, #4
 800350c:	d107      	bne.n	800351e <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800351c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e005      	b.n	800352e <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003522:	893b      	ldrh	r3, [r7, #8]
 8003524:	b2da      	uxtb	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3718      	adds	r7, #24
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	00010002 	.word	0x00010002

0800353c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b088      	sub	sp, #32
 8003540:	af02      	add	r7, sp, #8
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	4608      	mov	r0, r1
 8003546:	4611      	mov	r1, r2
 8003548:	461a      	mov	r2, r3
 800354a:	4603      	mov	r3, r0
 800354c:	817b      	strh	r3, [r7, #10]
 800354e:	460b      	mov	r3, r1
 8003550:	813b      	strh	r3, [r7, #8]
 8003552:	4613      	mov	r3, r2
 8003554:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003564:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003574:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003578:	9300      	str	r3, [sp, #0]
 800357a:	6a3b      	ldr	r3, [r7, #32]
 800357c:	2200      	movs	r2, #0
 800357e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 f8aa 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e09e      	b.n	80036d0 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003592:	897b      	ldrh	r3, [r7, #10]
 8003594:	b2db      	uxtb	r3, r3
 8003596:	461a      	mov	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80035a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a4:	6a3a      	ldr	r2, [r7, #32]
 80035a6:	494c      	ldr	r1, [pc, #304]	; (80036d8 <I2C_RequestMemoryRead+0x19c>)
 80035a8:	68f8      	ldr	r0, [r7, #12]
 80035aa:	f000 f8ee 	bl	800378a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e08b      	b.n	80036d0 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035b8:	2300      	movs	r3, #0
 80035ba:	617b      	str	r3, [r7, #20]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	617b      	str	r3, [r7, #20]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	617b      	str	r3, [r7, #20]
 80035cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035d0:	6a39      	ldr	r1, [r7, #32]
 80035d2:	68f8      	ldr	r0, [r7, #12]
 80035d4:	f000 f958 	bl	8003888 <I2C_WaitOnTXEFlagUntilTimeout>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00d      	beq.n	80035fa <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e2:	2b04      	cmp	r3, #4
 80035e4:	d107      	bne.n	80035f6 <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e06a      	b.n	80036d0 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035fa:	88fb      	ldrh	r3, [r7, #6]
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d105      	bne.n	800360c <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003600:	893b      	ldrh	r3, [r7, #8]
 8003602:	b2da      	uxtb	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	611a      	str	r2, [r3, #16]
 800360a:	e021      	b.n	8003650 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800360c:	893b      	ldrh	r3, [r7, #8]
 800360e:	0a1b      	lsrs	r3, r3, #8
 8003610:	b29b      	uxth	r3, r3
 8003612:	b2da      	uxtb	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800361a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800361c:	6a39      	ldr	r1, [r7, #32]
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f000 f932 	bl	8003888 <I2C_WaitOnTXEFlagUntilTimeout>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d00d      	beq.n	8003646 <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362e:	2b04      	cmp	r3, #4
 8003630:	d107      	bne.n	8003642 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003640:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e044      	b.n	80036d0 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003646:	893b      	ldrh	r3, [r7, #8]
 8003648:	b2da      	uxtb	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003650:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003652:	6a39      	ldr	r1, [r7, #32]
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f000 f917 	bl	8003888 <I2C_WaitOnTXEFlagUntilTimeout>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00d      	beq.n	800367c <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003664:	2b04      	cmp	r3, #4
 8003666:	d107      	bne.n	8003678 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003676:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e029      	b.n	80036d0 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800368a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800368c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800368e:	9300      	str	r3, [sp, #0]
 8003690:	6a3b      	ldr	r3, [r7, #32]
 8003692:	2200      	movs	r2, #0
 8003694:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f000 f81f 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e013      	b.n	80036d0 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80036a8:	897b      	ldrh	r3, [r7, #10]
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	f043 0301 	orr.w	r3, r3, #1
 80036b0:	b2da      	uxtb	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ba:	6a3a      	ldr	r2, [r7, #32]
 80036bc:	4906      	ldr	r1, [pc, #24]	; (80036d8 <I2C_RequestMemoryRead+0x19c>)
 80036be:	68f8      	ldr	r0, [r7, #12]
 80036c0:	f000 f863 	bl	800378a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e000      	b.n	80036d0 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3718      	adds	r7, #24
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	00010002 	.word	0x00010002

080036dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	603b      	str	r3, [r7, #0]
 80036e8:	4613      	mov	r3, r2
 80036ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036ec:	e025      	b.n	800373a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036f4:	d021      	beq.n	800373a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036f6:	f7fe fcc9 	bl	800208c <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	69bb      	ldr	r3, [r7, #24]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	429a      	cmp	r2, r3
 8003704:	d302      	bcc.n	800370c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d116      	bne.n	800373a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2200      	movs	r2, #0
 8003710:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2220      	movs	r2, #32
 8003716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	f043 0220 	orr.w	r2, r3, #32
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e023      	b.n	8003782 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	0c1b      	lsrs	r3, r3, #16
 800373e:	b2db      	uxtb	r3, r3
 8003740:	2b01      	cmp	r3, #1
 8003742:	d10d      	bne.n	8003760 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	43da      	mvns	r2, r3
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	4013      	ands	r3, r2
 8003750:	b29b      	uxth	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	bf0c      	ite	eq
 8003756:	2301      	moveq	r3, #1
 8003758:	2300      	movne	r3, #0
 800375a:	b2db      	uxtb	r3, r3
 800375c:	461a      	mov	r2, r3
 800375e:	e00c      	b.n	800377a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	43da      	mvns	r2, r3
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	4013      	ands	r3, r2
 800376c:	b29b      	uxth	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	bf0c      	ite	eq
 8003772:	2301      	moveq	r3, #1
 8003774:	2300      	movne	r3, #0
 8003776:	b2db      	uxtb	r3, r3
 8003778:	461a      	mov	r2, r3
 800377a:	79fb      	ldrb	r3, [r7, #7]
 800377c:	429a      	cmp	r2, r3
 800377e:	d0b6      	beq.n	80036ee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003780:	2300      	movs	r3, #0
}
 8003782:	4618      	mov	r0, r3
 8003784:	3710      	adds	r7, #16
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}

0800378a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800378a:	b580      	push	{r7, lr}
 800378c:	b084      	sub	sp, #16
 800378e:	af00      	add	r7, sp, #0
 8003790:	60f8      	str	r0, [r7, #12]
 8003792:	60b9      	str	r1, [r7, #8]
 8003794:	607a      	str	r2, [r7, #4]
 8003796:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003798:	e051      	b.n	800383e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037a8:	d123      	bne.n	80037f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037b8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80037c2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2220      	movs	r2, #32
 80037ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	f043 0204 	orr.w	r2, r3, #4
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e046      	b.n	8003880 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037f8:	d021      	beq.n	800383e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037fa:	f7fe fc47 	bl	800208c <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	429a      	cmp	r2, r3
 8003808:	d302      	bcc.n	8003810 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d116      	bne.n	800383e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2220      	movs	r2, #32
 800381a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382a:	f043 0220 	orr.w	r2, r3, #32
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e020      	b.n	8003880 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	0c1b      	lsrs	r3, r3, #16
 8003842:	b2db      	uxtb	r3, r3
 8003844:	2b01      	cmp	r3, #1
 8003846:	d10c      	bne.n	8003862 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	695b      	ldr	r3, [r3, #20]
 800384e:	43da      	mvns	r2, r3
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	4013      	ands	r3, r2
 8003854:	b29b      	uxth	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	bf14      	ite	ne
 800385a:	2301      	movne	r3, #1
 800385c:	2300      	moveq	r3, #0
 800385e:	b2db      	uxtb	r3, r3
 8003860:	e00b      	b.n	800387a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	699b      	ldr	r3, [r3, #24]
 8003868:	43da      	mvns	r2, r3
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	4013      	ands	r3, r2
 800386e:	b29b      	uxth	r3, r3
 8003870:	2b00      	cmp	r3, #0
 8003872:	bf14      	ite	ne
 8003874:	2301      	movne	r3, #1
 8003876:	2300      	moveq	r3, #0
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d18d      	bne.n	800379a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	3710      	adds	r7, #16
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}

08003888 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003894:	e02d      	b.n	80038f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	f000 f8ce 	bl	8003a38 <I2C_IsAcknowledgeFailed>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e02d      	b.n	8003902 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ac:	d021      	beq.n	80038f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038ae:	f7fe fbed 	bl	800208c <HAL_GetTick>
 80038b2:	4602      	mov	r2, r0
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	68ba      	ldr	r2, [r7, #8]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d302      	bcc.n	80038c4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d116      	bne.n	80038f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2200      	movs	r2, #0
 80038c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2220      	movs	r2, #32
 80038ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038de:	f043 0220 	orr.w	r2, r3, #32
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e007      	b.n	8003902 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	695b      	ldr	r3, [r3, #20]
 80038f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038fc:	2b80      	cmp	r3, #128	; 0x80
 80038fe:	d1ca      	bne.n	8003896 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	3710      	adds	r7, #16
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b084      	sub	sp, #16
 800390e:	af00      	add	r7, sp, #0
 8003910:	60f8      	str	r0, [r7, #12]
 8003912:	60b9      	str	r1, [r7, #8]
 8003914:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003916:	e02d      	b.n	8003974 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003918:	68f8      	ldr	r0, [r7, #12]
 800391a:	f000 f88d 	bl	8003a38 <I2C_IsAcknowledgeFailed>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e02d      	b.n	8003984 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800392e:	d021      	beq.n	8003974 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003930:	f7fe fbac 	bl	800208c <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	68ba      	ldr	r2, [r7, #8]
 800393c:	429a      	cmp	r2, r3
 800393e:	d302      	bcc.n	8003946 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d116      	bne.n	8003974 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2220      	movs	r2, #32
 8003950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003960:	f043 0220 	orr.w	r2, r3, #32
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e007      	b.n	8003984 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	f003 0304 	and.w	r3, r3, #4
 800397e:	2b04      	cmp	r3, #4
 8003980:	d1ca      	bne.n	8003918 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	4618      	mov	r0, r3
 8003986:	3710      	adds	r7, #16
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003998:	e042      	b.n	8003a20 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	695b      	ldr	r3, [r3, #20]
 80039a0:	f003 0310 	and.w	r3, r3, #16
 80039a4:	2b10      	cmp	r3, #16
 80039a6:	d119      	bne.n	80039dc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f06f 0210 	mvn.w	r2, #16
 80039b0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2220      	movs	r2, #32
 80039bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e029      	b.n	8003a30 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039dc:	f7fe fb56 	bl	800208c <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	68ba      	ldr	r2, [r7, #8]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d302      	bcc.n	80039f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d116      	bne.n	8003a20 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2220      	movs	r2, #32
 80039fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0c:	f043 0220 	orr.w	r2, r3, #32
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e007      	b.n	8003a30 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a2a:	2b40      	cmp	r3, #64	; 0x40
 8003a2c:	d1b5      	bne.n	800399a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a4e:	d11b      	bne.n	8003a88 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a58:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2220      	movs	r2, #32
 8003a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a74:	f043 0204 	orr.w	r2, r3, #4
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e000      	b.n	8003a8a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	370c      	adds	r7, #12
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bc80      	pop	{r7}
 8003a92:	4770      	bx	lr

08003a94 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003a94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a96:	b08b      	sub	sp, #44	; 0x2c
 8003a98:	af06      	add	r7, sp, #24
 8003a9a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d101      	bne.n	8003aa6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e0d3      	b.n	8003c4e <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d106      	bne.n	8003ac0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f006 fc18 	bl	800a2f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2203      	movs	r2, #3
 8003ac4:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f002 fe88 	bl	80067e2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	603b      	str	r3, [r7, #0]
 8003ad8:	687e      	ldr	r6, [r7, #4]
 8003ada:	466d      	mov	r5, sp
 8003adc:	f106 0410 	add.w	r4, r6, #16
 8003ae0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ae2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ae4:	6823      	ldr	r3, [r4, #0]
 8003ae6:	602b      	str	r3, [r5, #0]
 8003ae8:	1d33      	adds	r3, r6, #4
 8003aea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003aec:	6838      	ldr	r0, [r7, #0]
 8003aee:	f002 fe51 	bl	8006794 <USB_CoreInit>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d005      	beq.n	8003b04 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2202      	movs	r2, #2
 8003afc:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e0a4      	b.n	8003c4e <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2100      	movs	r1, #0
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f002 fe85 	bl	800681a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b10:	2300      	movs	r3, #0
 8003b12:	73fb      	strb	r3, [r7, #15]
 8003b14:	e035      	b.n	8003b82 <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003b16:	7bfb      	ldrb	r3, [r7, #15]
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	015b      	lsls	r3, r3, #5
 8003b1c:	4413      	add	r3, r2
 8003b1e:	3329      	adds	r3, #41	; 0x29
 8003b20:	2201      	movs	r2, #1
 8003b22:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	015b      	lsls	r3, r3, #5
 8003b2a:	4413      	add	r3, r2
 8003b2c:	3328      	adds	r3, #40	; 0x28
 8003b2e:	7bfa      	ldrb	r2, [r7, #15]
 8003b30:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003b32:	7bfb      	ldrb	r3, [r7, #15]
 8003b34:	7bfa      	ldrb	r2, [r7, #15]
 8003b36:	b291      	uxth	r1, r2
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	015b      	lsls	r3, r3, #5
 8003b3c:	4413      	add	r3, r2
 8003b3e:	3336      	adds	r3, #54	; 0x36
 8003b40:	460a      	mov	r2, r1
 8003b42:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003b44:	7bfb      	ldrb	r3, [r7, #15]
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	015b      	lsls	r3, r3, #5
 8003b4a:	4413      	add	r3, r2
 8003b4c:	332b      	adds	r3, #43	; 0x2b
 8003b4e:	2200      	movs	r2, #0
 8003b50:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003b52:	7bfb      	ldrb	r3, [r7, #15]
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	015b      	lsls	r3, r3, #5
 8003b58:	4413      	add	r3, r2
 8003b5a:	3338      	adds	r3, #56	; 0x38
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003b60:	7bfb      	ldrb	r3, [r7, #15]
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	015b      	lsls	r3, r3, #5
 8003b66:	4413      	add	r3, r2
 8003b68:	333c      	adds	r3, #60	; 0x3c
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003b6e:	7bfb      	ldrb	r3, [r7, #15]
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	3302      	adds	r3, #2
 8003b74:	015b      	lsls	r3, r3, #5
 8003b76:	4413      	add	r3, r2
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b7c:	7bfb      	ldrb	r3, [r7, #15]
 8003b7e:	3301      	adds	r3, #1
 8003b80:	73fb      	strb	r3, [r7, #15]
 8003b82:	7bfa      	ldrb	r2, [r7, #15]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d3c4      	bcc.n	8003b16 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	73fb      	strb	r3, [r7, #15]
 8003b90:	e031      	b.n	8003bf6 <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003b92:	7bfb      	ldrb	r3, [r7, #15]
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	015b      	lsls	r3, r3, #5
 8003b98:	4413      	add	r3, r2
 8003b9a:	f203 1329 	addw	r3, r3, #297	; 0x129
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003ba2:	7bfb      	ldrb	r3, [r7, #15]
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	015b      	lsls	r3, r3, #5
 8003ba8:	4413      	add	r3, r2
 8003baa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003bae:	7bfa      	ldrb	r2, [r7, #15]
 8003bb0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003bb2:	7bfb      	ldrb	r3, [r7, #15]
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	015b      	lsls	r3, r3, #5
 8003bb8:	4413      	add	r3, r2
 8003bba:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003bc2:	7bfb      	ldrb	r3, [r7, #15]
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	015b      	lsls	r3, r3, #5
 8003bc8:	4413      	add	r3, r2
 8003bca:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8003bce:	2200      	movs	r2, #0
 8003bd0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003bd2:	7bfb      	ldrb	r3, [r7, #15]
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	015b      	lsls	r3, r3, #5
 8003bd8:	4413      	add	r3, r2
 8003bda:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8003bde:	2200      	movs	r2, #0
 8003be0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003be2:	7bfb      	ldrb	r3, [r7, #15]
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	330a      	adds	r3, #10
 8003be8:	015b      	lsls	r3, r3, #5
 8003bea:	4413      	add	r3, r2
 8003bec:	2200      	movs	r2, #0
 8003bee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bf0:	7bfb      	ldrb	r3, [r7, #15]
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	73fb      	strb	r3, [r7, #15]
 8003bf6:	7bfa      	ldrb	r2, [r7, #15]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d3c8      	bcc.n	8003b92 <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	603b      	str	r3, [r7, #0]
 8003c06:	687e      	ldr	r6, [r7, #4]
 8003c08:	466d      	mov	r5, sp
 8003c0a:	f106 0410 	add.w	r4, r6, #16
 8003c0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c12:	6823      	ldr	r3, [r4, #0]
 8003c14:	602b      	str	r3, [r5, #0]
 8003c16:	1d33      	adds	r3, r6, #4
 8003c18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c1a:	6838      	ldr	r0, [r7, #0]
 8003c1c:	f002 fe09 	bl	8006832 <USB_DevInit>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d005      	beq.n	8003c32 <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2202      	movs	r2, #2
 8003c2a:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e00d      	b.n	8003c4e <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f003 fe5b 	bl	8007902 <USB_DevDisconnect>

  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3714      	adds	r7, #20
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003c56 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b082      	sub	sp, #8
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d101      	bne.n	8003c6c <HAL_PCD_Start+0x16>
 8003c68:	2302      	movs	r3, #2
 8003c6a:	e016      	b.n	8003c9a <HAL_PCD_Start+0x44>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003c74:	2101      	movs	r1, #1
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f006 fdb5 	bl	800a7e6 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f003 fe34 	bl	80078ee <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f002 fd92 	bl	80067b4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3708      	adds	r7, #8
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}

08003ca2 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003ca2:	b580      	push	{r7, lr}
 8003ca4:	b082      	sub	sp, #8
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f003 fe31 	bl	8007916 <USB_ReadInterrupts>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003cba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cbe:	d102      	bne.n	8003cc6 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f000 fb1f 	bl	8004304 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f003 fe23 	bl	8007916 <USB_ReadInterrupts>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cda:	d112      	bne.n	8003d02 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cee:	b292      	uxth	r2, r2
 8003cf0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f006 fb70 	bl	800a3da <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003cfa:	2100      	movs	r1, #0
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f000 f8de 	bl	8003ebe <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f003 fe05 	bl	8007916 <USB_ReadInterrupts>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d12:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d16:	d10b      	bne.n	8003d30 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003d2a:	b292      	uxth	r2, r2
 8003d2c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f003 fdee 	bl	8007916 <USB_ReadInterrupts>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d44:	d10b      	bne.n	8003d5e <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d58:	b292      	uxth	r2, r2
 8003d5a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f003 fdd7 	bl	8007916 <USB_ReadInterrupts>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d72:	d126      	bne.n	8003dc2 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003d7c:	b29a      	uxth	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f022 0204 	bic.w	r2, r2, #4
 8003d86:	b292      	uxth	r2, r2
 8003d88:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0208 	bic.w	r2, r2, #8
 8003d9e:	b292      	uxth	r2, r2
 8003da0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f006 fb51 	bl	800a44c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003dbc:	b292      	uxth	r2, r2
 8003dbe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f003 fda5 	bl	8007916 <USB_ReadInterrupts>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003dd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003dd6:	d13d      	bne.n	8003e54 <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003de0:	b29a      	uxth	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0208 	orr.w	r2, r2, #8
 8003dea:	b292      	uxth	r2, r2
 8003dec:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003df8:	b29a      	uxth	r2, r3
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e02:	b292      	uxth	r2, r2
 8003e04:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003e10:	b29a      	uxth	r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f042 0204 	orr.w	r2, r2, #4
 8003e1a:	b292      	uxth	r2, r2
 8003e1c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f003 fd76 	bl	8007916 <USB_ReadInterrupts>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e34:	d10b      	bne.n	8003e4e <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003e48:	b292      	uxth	r2, r2
 8003e4a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f006 fae2 	bl	800a418 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f003 fd5c 	bl	8007916 <USB_ReadInterrupts>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e68:	d10e      	bne.n	8003e88 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003e72:	b29a      	uxth	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003e7c:	b292      	uxth	r2, r2
 8003e7e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f006 fa9b 	bl	800a3be <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f003 fd42 	bl	8007916 <USB_ReadInterrupts>
 8003e92:	4603      	mov	r3, r0
 8003e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e9c:	d10b      	bne.n	8003eb6 <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003ea6:	b29a      	uxth	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003eb0:	b292      	uxth	r2, r2
 8003eb2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8003eb6:	bf00      	nop
 8003eb8:	3708      	adds	r7, #8
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003ebe:	b580      	push	{r7, lr}
 8003ec0:	b082      	sub	sp, #8
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d101      	bne.n	8003ed8 <HAL_PCD_SetAddress+0x1a>
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	e013      	b.n	8003f00 <HAL_PCD_SetAddress+0x42>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	78fa      	ldrb	r2, [r7, #3]
 8003ee4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	78fa      	ldrb	r2, [r7, #3]
 8003eee:	4611      	mov	r1, r2
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f003 fce9 	bl	80078c8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003efe:	2300      	movs	r3, #0
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3708      	adds	r7, #8
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	4608      	mov	r0, r1
 8003f12:	4611      	mov	r1, r2
 8003f14:	461a      	mov	r2, r3
 8003f16:	4603      	mov	r3, r0
 8003f18:	70fb      	strb	r3, [r7, #3]
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	803b      	strh	r3, [r7, #0]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003f22:	2300      	movs	r3, #0
 8003f24:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	da0b      	bge.n	8003f46 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f2e:	78fb      	ldrb	r3, [r7, #3]
 8003f30:	f003 0307 	and.w	r3, r3, #7
 8003f34:	015b      	lsls	r3, r3, #5
 8003f36:	3328      	adds	r3, #40	; 0x28
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2201      	movs	r2, #1
 8003f42:	705a      	strb	r2, [r3, #1]
 8003f44:	e00b      	b.n	8003f5e <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f46:	78fb      	ldrb	r3, [r7, #3]
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	015b      	lsls	r3, r3, #5
 8003f4e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	4413      	add	r3, r2
 8003f56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003f5e:	78fb      	ldrb	r3, [r7, #3]
 8003f60:	f003 0307 	and.w	r3, r3, #7
 8003f64:	b2da      	uxtb	r2, r3
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003f6a:	883a      	ldrh	r2, [r7, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	78ba      	ldrb	r2, [r7, #2]
 8003f74:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	785b      	ldrb	r3, [r3, #1]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d004      	beq.n	8003f88 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	b29a      	uxth	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003f88:	78bb      	ldrb	r3, [r7, #2]
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d102      	bne.n	8003f94 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d101      	bne.n	8003fa2 <HAL_PCD_EP_Open+0x9a>
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	e00e      	b.n	8003fc0 <HAL_PCD_EP_Open+0xb8>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68f9      	ldr	r1, [r7, #12]
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f002 fc77 	bl	80068a4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8003fbe:	7afb      	ldrb	r3, [r7, #11]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3710      	adds	r7, #16
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003fd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	da0b      	bge.n	8003ff4 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fdc:	78fb      	ldrb	r3, [r7, #3]
 8003fde:	f003 0307 	and.w	r3, r3, #7
 8003fe2:	015b      	lsls	r3, r3, #5
 8003fe4:	3328      	adds	r3, #40	; 0x28
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	4413      	add	r3, r2
 8003fea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	705a      	strb	r2, [r3, #1]
 8003ff2:	e00b      	b.n	800400c <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ff4:	78fb      	ldrb	r3, [r7, #3]
 8003ff6:	f003 0307 	and.w	r3, r3, #7
 8003ffa:	015b      	lsls	r3, r3, #5
 8003ffc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	4413      	add	r3, r2
 8004004:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2200      	movs	r2, #0
 800400a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800400c:	78fb      	ldrb	r3, [r7, #3]
 800400e:	f003 0307 	and.w	r3, r3, #7
 8004012:	b2da      	uxtb	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800401e:	2b01      	cmp	r3, #1
 8004020:	d101      	bne.n	8004026 <HAL_PCD_EP_Close+0x5e>
 8004022:	2302      	movs	r3, #2
 8004024:	e00e      	b.n	8004044 <HAL_PCD_EP_Close+0x7c>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2201      	movs	r2, #1
 800402a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	68f9      	ldr	r1, [r7, #12]
 8004034:	4618      	mov	r0, r3
 8004036:	f002 ff23 	bl	8006e80 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	3710      	adds	r7, #16
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}

0800404c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b086      	sub	sp, #24
 8004050:	af00      	add	r7, sp, #0
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	607a      	str	r2, [r7, #4]
 8004056:	603b      	str	r3, [r7, #0]
 8004058:	460b      	mov	r3, r1
 800405a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800405c:	7afb      	ldrb	r3, [r7, #11]
 800405e:	f003 0307 	and.w	r3, r3, #7
 8004062:	015b      	lsls	r3, r3, #5
 8004064:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	4413      	add	r3, r2
 800406c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	687a      	ldr	r2, [r7, #4]
 8004072:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	683a      	ldr	r2, [r7, #0]
 8004078:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	2200      	movs	r2, #0
 800407e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	2200      	movs	r2, #0
 8004084:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004086:	7afb      	ldrb	r3, [r7, #11]
 8004088:	f003 0307 	and.w	r3, r3, #7
 800408c:	b2da      	uxtb	r2, r3
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004092:	7afb      	ldrb	r3, [r7, #11]
 8004094:	f003 0307 	and.w	r3, r3, #7
 8004098:	2b00      	cmp	r3, #0
 800409a:	d106      	bne.n	80040aa <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	6979      	ldr	r1, [r7, #20]
 80040a2:	4618      	mov	r0, r3
 80040a4:	f003 f882 	bl	80071ac <USB_EPStartXfer>
 80040a8:	e005      	b.n	80040b6 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	6979      	ldr	r1, [r7, #20]
 80040b0:	4618      	mov	r0, r3
 80040b2:	f003 f87b 	bl	80071ac <USB_EPStartXfer>
  }

  return HAL_OK;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3718      	adds	r7, #24
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	460b      	mov	r3, r1
 80040ca:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80040cc:	78fb      	ldrb	r3, [r7, #3]
 80040ce:	f003 0307 	and.w	r3, r3, #7
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	330a      	adds	r3, #10
 80040d6:	015b      	lsls	r3, r3, #5
 80040d8:	4413      	add	r3, r2
 80040da:	3304      	adds	r3, #4
 80040dc:	681b      	ldr	r3, [r3, #0]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bc80      	pop	{r7}
 80040e6:	4770      	bx	lr

080040e8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b086      	sub	sp, #24
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	607a      	str	r2, [r7, #4]
 80040f2:	603b      	str	r3, [r7, #0]
 80040f4:	460b      	mov	r3, r1
 80040f6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040f8:	7afb      	ldrb	r3, [r7, #11]
 80040fa:	f003 0307 	and.w	r3, r3, #7
 80040fe:	015b      	lsls	r3, r3, #5
 8004100:	3328      	adds	r3, #40	; 0x28
 8004102:	68fa      	ldr	r2, [r7, #12]
 8004104:	4413      	add	r3, r2
 8004106:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	683a      	ldr	r2, [r7, #0]
 8004112:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	2200      	movs	r2, #0
 8004118:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	2201      	movs	r2, #1
 800411e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004120:	7afb      	ldrb	r3, [r7, #11]
 8004122:	f003 0307 	and.w	r3, r3, #7
 8004126:	b2da      	uxtb	r2, r3
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800412c:	7afb      	ldrb	r3, [r7, #11]
 800412e:	f003 0307 	and.w	r3, r3, #7
 8004132:	2b00      	cmp	r3, #0
 8004134:	d106      	bne.n	8004144 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	6979      	ldr	r1, [r7, #20]
 800413c:	4618      	mov	r0, r3
 800413e:	f003 f835 	bl	80071ac <USB_EPStartXfer>
 8004142:	e005      	b.n	8004150 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	6979      	ldr	r1, [r7, #20]
 800414a:	4618      	mov	r0, r3
 800414c:	f003 f82e 	bl	80071ac <USB_EPStartXfer>
  }

  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3718      	adds	r7, #24
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800415a:	b580      	push	{r7, lr}
 800415c:	b084      	sub	sp, #16
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
 8004162:	460b      	mov	r3, r1
 8004164:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004166:	78fb      	ldrb	r3, [r7, #3]
 8004168:	f003 0207 	and.w	r2, r3, #7
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	429a      	cmp	r2, r3
 8004172:	d901      	bls.n	8004178 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e046      	b.n	8004206 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004178:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800417c:	2b00      	cmp	r3, #0
 800417e:	da0b      	bge.n	8004198 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004180:	78fb      	ldrb	r3, [r7, #3]
 8004182:	f003 0307 	and.w	r3, r3, #7
 8004186:	015b      	lsls	r3, r3, #5
 8004188:	3328      	adds	r3, #40	; 0x28
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	4413      	add	r3, r2
 800418e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2201      	movs	r2, #1
 8004194:	705a      	strb	r2, [r3, #1]
 8004196:	e009      	b.n	80041ac <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004198:	78fb      	ldrb	r3, [r7, #3]
 800419a:	015b      	lsls	r3, r3, #5
 800419c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80041a0:	687a      	ldr	r2, [r7, #4]
 80041a2:	4413      	add	r3, r2
 80041a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2200      	movs	r2, #0
 80041aa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2201      	movs	r2, #1
 80041b0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041b2:	78fb      	ldrb	r3, [r7, #3]
 80041b4:	f003 0307 	and.w	r3, r3, #7
 80041b8:	b2da      	uxtb	r2, r3
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d101      	bne.n	80041cc <HAL_PCD_EP_SetStall+0x72>
 80041c8:	2302      	movs	r3, #2
 80041ca:	e01c      	b.n	8004206 <HAL_PCD_EP_SetStall+0xac>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	68f9      	ldr	r1, [r7, #12]
 80041da:	4618      	mov	r0, r3
 80041dc:	f003 fa9e 	bl	800771c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80041e0:	78fb      	ldrb	r3, [r7, #3]
 80041e2:	f003 0307 	and.w	r3, r3, #7
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d108      	bne.n	80041fc <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80041f4:	4619      	mov	r1, r3
 80041f6:	4610      	mov	r0, r2
 80041f8:	f003 fb9c 	bl	8007934 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8004204:	2300      	movs	r3, #0
}
 8004206:	4618      	mov	r0, r3
 8004208:	3710      	adds	r7, #16
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}

0800420e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800420e:	b580      	push	{r7, lr}
 8004210:	b084      	sub	sp, #16
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
 8004216:	460b      	mov	r3, r1
 8004218:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800421a:	78fb      	ldrb	r3, [r7, #3]
 800421c:	f003 020f 	and.w	r2, r3, #15
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	429a      	cmp	r2, r3
 8004226:	d901      	bls.n	800422c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e03a      	b.n	80042a2 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800422c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004230:	2b00      	cmp	r3, #0
 8004232:	da0b      	bge.n	800424c <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004234:	78fb      	ldrb	r3, [r7, #3]
 8004236:	f003 0307 	and.w	r3, r3, #7
 800423a:	015b      	lsls	r3, r3, #5
 800423c:	3328      	adds	r3, #40	; 0x28
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	4413      	add	r3, r2
 8004242:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2201      	movs	r2, #1
 8004248:	705a      	strb	r2, [r3, #1]
 800424a:	e00b      	b.n	8004264 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800424c:	78fb      	ldrb	r3, [r7, #3]
 800424e:	f003 0307 	and.w	r3, r3, #7
 8004252:	015b      	lsls	r3, r3, #5
 8004254:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	4413      	add	r3, r2
 800425c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800426a:	78fb      	ldrb	r3, [r7, #3]
 800426c:	f003 0307 	and.w	r3, r3, #7
 8004270:	b2da      	uxtb	r2, r3
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800427c:	2b01      	cmp	r3, #1
 800427e:	d101      	bne.n	8004284 <HAL_PCD_EP_ClrStall+0x76>
 8004280:	2302      	movs	r3, #2
 8004282:	e00e      	b.n	80042a2 <HAL_PCD_EP_ClrStall+0x94>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68f9      	ldr	r1, [r7, #12]
 8004292:	4618      	mov	r0, r3
 8004294:	f003 fa84 	bl	80077a0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b082      	sub	sp, #8
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
 80042b2:	460b      	mov	r3, r1
 80042b4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d101      	bne.n	80042c4 <HAL_PCD_EP_Flush+0x1a>
 80042c0:	2302      	movs	r3, #2
 80042c2:	e01b      	b.n	80042fc <HAL_PCD_EP_Flush+0x52>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  if ((ep_addr & 0x80U) == 0x80U)
 80042cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	da09      	bge.n	80042e8 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	78fb      	ldrb	r3, [r7, #3]
 80042da:	f003 0307 	and.w	r3, r3, #7
 80042de:	4619      	mov	r1, r3
 80042e0:	4610      	mov	r0, r2
 80042e2:	f002 faca 	bl	800687a <USB_FlushTxFifo>
 80042e6:	e004      	b.n	80042f2 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4618      	mov	r0, r3
 80042ee:	f002 facf 	bl	8006890 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 80042fa:	2300      	movs	r3, #0
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	3708      	adds	r7, #8
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}

08004304 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004304:	b590      	push	{r4, r7, lr}
 8004306:	b089      	sub	sp, #36	; 0x24
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800430c:	e282      	b.n	8004814 <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004316:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004318:	8afb      	ldrh	r3, [r7, #22]
 800431a:	b2db      	uxtb	r3, r3
 800431c:	f003 030f 	and.w	r3, r3, #15
 8004320:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8004322:	7d7b      	ldrb	r3, [r7, #21]
 8004324:	2b00      	cmp	r3, #0
 8004326:	f040 8142 	bne.w	80045ae <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800432a:	8afb      	ldrh	r3, [r7, #22]
 800432c:	f003 0310 	and.w	r3, r3, #16
 8004330:	2b00      	cmp	r3, #0
 8004332:	d151      	bne.n	80043d8 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	881b      	ldrh	r3, [r3, #0]
 800433a:	b29b      	uxth	r3, r3
 800433c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004340:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004344:	b29c      	uxth	r4, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 800434e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004352:	b29b      	uxth	r3, r3
 8004354:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	3328      	adds	r3, #40	; 0x28
 800435a:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004364:	b29b      	uxth	r3, r3
 8004366:	461a      	mov	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	00db      	lsls	r3, r3, #3
 800436e:	4413      	add	r3, r2
 8004370:	3302      	adds	r3, #2
 8004372:	005b      	lsls	r3, r3, #1
 8004374:	687a      	ldr	r2, [r7, #4]
 8004376:	6812      	ldr	r2, [r2, #0]
 8004378:	4413      	add	r3, r2
 800437a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800437e:	881b      	ldrh	r3, [r3, #0]
 8004380:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	695a      	ldr	r2, [r3, #20]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	69db      	ldr	r3, [r3, #28]
 8004390:	441a      	add	r2, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004396:	2100      	movs	r1, #0
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f005 fff9 	bl	800a390 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	f000 8234 	beq.w	8004814 <PCD_EP_ISR_Handler+0x510>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f040 822f 	bne.w	8004814 <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80043c2:	b2da      	uxtb	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	b292      	uxth	r2, r2
 80043ca:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80043d6:	e21d      	b.n	8004814 <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80043de:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	881b      	ldrh	r3, [r3, #0]
 80043e6:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80043e8:	8a7b      	ldrh	r3, [r7, #18]
 80043ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d033      	beq.n	800445a <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	461a      	mov	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	00db      	lsls	r3, r3, #3
 8004404:	4413      	add	r3, r2
 8004406:	3306      	adds	r3, #6
 8004408:	005b      	lsls	r3, r3, #1
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	6812      	ldr	r2, [r2, #0]
 800440e:	4413      	add	r3, r2
 8004410:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004414:	881b      	ldrh	r3, [r3, #0]
 8004416:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6818      	ldr	r0, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004430:	b29b      	uxth	r3, r3
 8004432:	f003 face 	bl	80079d2 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	881b      	ldrh	r3, [r3, #0]
 800443c:	b29a      	uxth	r2, r3
 800443e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004442:	4013      	ands	r3, r2
 8004444:	b29c      	uxth	r4, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 800444e:	b292      	uxth	r2, r2
 8004450:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f005 ff72 	bl	800a33c <HAL_PCD_SetupStageCallback>
 8004458:	e1dc      	b.n	8004814 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800445a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800445e:	2b00      	cmp	r3, #0
 8004460:	f280 81d8 	bge.w	8004814 <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	881b      	ldrh	r3, [r3, #0]
 800446a:	b29a      	uxth	r2, r3
 800446c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004470:	4013      	ands	r3, r2
 8004472:	b29c      	uxth	r4, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 800447c:	b292      	uxth	r2, r2
 800447e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004488:	b29b      	uxth	r3, r3
 800448a:	461a      	mov	r2, r3
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	4413      	add	r3, r2
 8004494:	3306      	adds	r3, #6
 8004496:	005b      	lsls	r3, r3, #1
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	6812      	ldr	r2, [r2, #0]
 800449c:	4413      	add	r3, r2
 800449e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80044a2:	881b      	ldrh	r3, [r3, #0]
 80044a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	69db      	ldr	r3, [r3, #28]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d019      	beq.n	80044e8 <PCD_EP_ISR_Handler+0x1e4>
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d015      	beq.n	80044e8 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6818      	ldr	r0, [r3, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6959      	ldr	r1, [r3, #20]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	f003 fa80 	bl	80079d2 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	695a      	ldr	r2, [r3, #20]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	69db      	ldr	r3, [r3, #28]
 80044da:	441a      	add	r2, r3
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80044e0:	2100      	movs	r1, #0
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f005 ff3c 	bl	800a360 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	461c      	mov	r4, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	441c      	add	r4, r3
 80044fa:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 80044fe:	461c      	mov	r4, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d10e      	bne.n	8004526 <PCD_EP_ISR_Handler+0x222>
 8004508:	8823      	ldrh	r3, [r4, #0]
 800450a:	b29b      	uxth	r3, r3
 800450c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004510:	b29b      	uxth	r3, r3
 8004512:	8023      	strh	r3, [r4, #0]
 8004514:	8823      	ldrh	r3, [r4, #0]
 8004516:	b29b      	uxth	r3, r3
 8004518:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800451c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004520:	b29b      	uxth	r3, r3
 8004522:	8023      	strh	r3, [r4, #0]
 8004524:	e02d      	b.n	8004582 <PCD_EP_ISR_Handler+0x27e>
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	691b      	ldr	r3, [r3, #16]
 800452a:	2b3e      	cmp	r3, #62	; 0x3e
 800452c:	d812      	bhi.n	8004554 <PCD_EP_ISR_Handler+0x250>
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	691b      	ldr	r3, [r3, #16]
 8004532:	085b      	lsrs	r3, r3, #1
 8004534:	61bb      	str	r3, [r7, #24]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	f003 0301 	and.w	r3, r3, #1
 800453e:	2b00      	cmp	r3, #0
 8004540:	d002      	beq.n	8004548 <PCD_EP_ISR_Handler+0x244>
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	3301      	adds	r3, #1
 8004546:	61bb      	str	r3, [r7, #24]
 8004548:	69bb      	ldr	r3, [r7, #24]
 800454a:	b29b      	uxth	r3, r3
 800454c:	029b      	lsls	r3, r3, #10
 800454e:	b29b      	uxth	r3, r3
 8004550:	8023      	strh	r3, [r4, #0]
 8004552:	e016      	b.n	8004582 <PCD_EP_ISR_Handler+0x27e>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	095b      	lsrs	r3, r3, #5
 800455a:	61bb      	str	r3, [r7, #24]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	f003 031f 	and.w	r3, r3, #31
 8004564:	2b00      	cmp	r3, #0
 8004566:	d102      	bne.n	800456e <PCD_EP_ISR_Handler+0x26a>
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	3b01      	subs	r3, #1
 800456c:	61bb      	str	r3, [r7, #24]
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	b29b      	uxth	r3, r3
 8004572:	029b      	lsls	r3, r3, #10
 8004574:	b29b      	uxth	r3, r3
 8004576:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800457a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800457e:	b29b      	uxth	r3, r3
 8004580:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	881b      	ldrh	r3, [r3, #0]
 8004588:	b29b      	uxth	r3, r3
 800458a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800458e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004592:	b29c      	uxth	r4, r3
 8004594:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004598:	b29c      	uxth	r4, r3
 800459a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800459e:	b29c      	uxth	r4, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	4ba2      	ldr	r3, [pc, #648]	; (8004830 <PCD_EP_ISR_Handler+0x52c>)
 80045a6:	4323      	orrs	r3, r4
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	8013      	strh	r3, [r2, #0]
 80045ac:	e132      	b.n	8004814 <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	461a      	mov	r2, r3
 80045b4:	7d7b      	ldrb	r3, [r7, #21]
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	4413      	add	r3, r2
 80045ba:	881b      	ldrh	r3, [r3, #0]
 80045bc:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80045be:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	f280 80d1 	bge.w	800476a <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	461a      	mov	r2, r3
 80045ce:	7d7b      	ldrb	r3, [r7, #21]
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	4413      	add	r3, r2
 80045d4:	881b      	ldrh	r3, [r3, #0]
 80045d6:	b29a      	uxth	r2, r3
 80045d8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80045dc:	4013      	ands	r3, r2
 80045de:	b29c      	uxth	r4, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	461a      	mov	r2, r3
 80045e6:	7d7b      	ldrb	r3, [r7, #21]
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	4413      	add	r3, r2
 80045ec:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80045f0:	b292      	uxth	r2, r2
 80045f2:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80045f4:	7d7b      	ldrb	r3, [r7, #21]
 80045f6:	015b      	lsls	r3, r3, #5
 80045f8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	4413      	add	r3, r2
 8004600:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	7b1b      	ldrb	r3, [r3, #12]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d121      	bne.n	800464e <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004612:	b29b      	uxth	r3, r3
 8004614:	461a      	mov	r2, r3
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	00db      	lsls	r3, r3, #3
 800461c:	4413      	add	r3, r2
 800461e:	3306      	adds	r3, #6
 8004620:	005b      	lsls	r3, r3, #1
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	6812      	ldr	r2, [r2, #0]
 8004626:	4413      	add	r3, r2
 8004628:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800462c:	881b      	ldrh	r3, [r3, #0]
 800462e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004632:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8004634:	8bfb      	ldrh	r3, [r7, #30]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d072      	beq.n	8004720 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6818      	ldr	r0, [r3, #0]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6959      	ldr	r1, [r3, #20]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	88da      	ldrh	r2, [r3, #6]
 8004646:	8bfb      	ldrh	r3, [r7, #30]
 8004648:	f003 f9c3 	bl	80079d2 <USB_ReadPMA>
 800464c:	e068      	b.n	8004720 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	461a      	mov	r2, r3
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	781b      	ldrb	r3, [r3, #0]
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4413      	add	r3, r2
 800465c:	881b      	ldrh	r3, [r3, #0]
 800465e:	b29b      	uxth	r3, r3
 8004660:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d021      	beq.n	80046ac <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004670:	b29b      	uxth	r3, r3
 8004672:	461a      	mov	r2, r3
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	781b      	ldrb	r3, [r3, #0]
 8004678:	00db      	lsls	r3, r3, #3
 800467a:	4413      	add	r3, r2
 800467c:	3302      	adds	r3, #2
 800467e:	005b      	lsls	r3, r3, #1
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	6812      	ldr	r2, [r2, #0]
 8004684:	4413      	add	r3, r2
 8004686:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800468a:	881b      	ldrh	r3, [r3, #0]
 800468c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004690:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8004692:	8bfb      	ldrh	r3, [r7, #30]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d02a      	beq.n	80046ee <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6818      	ldr	r0, [r3, #0]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6959      	ldr	r1, [r3, #20]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	891a      	ldrh	r2, [r3, #8]
 80046a4:	8bfb      	ldrh	r3, [r7, #30]
 80046a6:	f003 f994 	bl	80079d2 <USB_ReadPMA>
 80046aa:	e020      	b.n	80046ee <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	461a      	mov	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	781b      	ldrb	r3, [r3, #0]
 80046bc:	00db      	lsls	r3, r3, #3
 80046be:	4413      	add	r3, r2
 80046c0:	3306      	adds	r3, #6
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	6812      	ldr	r2, [r2, #0]
 80046c8:	4413      	add	r3, r2
 80046ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80046ce:	881b      	ldrh	r3, [r3, #0]
 80046d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046d4:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80046d6:	8bfb      	ldrh	r3, [r7, #30]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d008      	beq.n	80046ee <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6818      	ldr	r0, [r3, #0]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6959      	ldr	r1, [r3, #20]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	895a      	ldrh	r2, [r3, #10]
 80046e8:	8bfb      	ldrh	r3, [r7, #30]
 80046ea:	f003 f972 	bl	80079d2 <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	461a      	mov	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	4413      	add	r3, r2
 80046fc:	881b      	ldrh	r3, [r3, #0]
 80046fe:	b29b      	uxth	r3, r3
 8004700:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004704:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004708:	b29c      	uxth	r4, r3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	461a      	mov	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	781b      	ldrb	r3, [r3, #0]
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	441a      	add	r2, r3
 8004718:	4b46      	ldr	r3, [pc, #280]	; (8004834 <PCD_EP_ISR_Handler+0x530>)
 800471a:	4323      	orrs	r3, r4
 800471c:	b29b      	uxth	r3, r3
 800471e:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	69da      	ldr	r2, [r3, #28]
 8004724:	8bfb      	ldrh	r3, [r7, #30]
 8004726:	441a      	add	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	695a      	ldr	r2, [r3, #20]
 8004730:	8bfb      	ldrh	r3, [r7, #30]
 8004732:	441a      	add	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	699b      	ldr	r3, [r3, #24]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d004      	beq.n	800474a <PCD_EP_ISR_Handler+0x446>
 8004740:	8bfa      	ldrh	r2, [r7, #30]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	691b      	ldr	r3, [r3, #16]
 8004746:	429a      	cmp	r2, r3
 8004748:	d206      	bcs.n	8004758 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	4619      	mov	r1, r3
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f005 fe05 	bl	800a360 <HAL_PCD_DataOutStageCallback>
 8004756:	e008      	b.n	800476a <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	7819      	ldrb	r1, [r3, #0]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	695a      	ldr	r2, [r3, #20]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	699b      	ldr	r3, [r3, #24]
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f7ff fc71 	bl	800404c <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800476a:	8a7b      	ldrh	r3, [r7, #18]
 800476c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004770:	2b00      	cmp	r3, #0
 8004772:	d04f      	beq.n	8004814 <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 8004774:	7d7b      	ldrb	r3, [r7, #21]
 8004776:	015b      	lsls	r3, r3, #5
 8004778:	3328      	adds	r3, #40	; 0x28
 800477a:	687a      	ldr	r2, [r7, #4]
 800477c:	4413      	add	r3, r2
 800477e:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	461a      	mov	r2, r3
 8004786:	7d7b      	ldrb	r3, [r7, #21]
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	4413      	add	r3, r2
 800478c:	881b      	ldrh	r3, [r3, #0]
 800478e:	b29b      	uxth	r3, r3
 8004790:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004794:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004798:	b29c      	uxth	r4, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	461a      	mov	r2, r3
 80047a0:	7d7b      	ldrb	r3, [r7, #21]
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	441a      	add	r2, r3
 80047a6:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80047aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	461a      	mov	r2, r3
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	781b      	ldrb	r3, [r3, #0]
 80047c2:	00db      	lsls	r3, r3, #3
 80047c4:	4413      	add	r3, r2
 80047c6:	3302      	adds	r3, #2
 80047c8:	005b      	lsls	r3, r3, #1
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	6812      	ldr	r2, [r2, #0]
 80047ce:	4413      	add	r3, r2
 80047d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80047d4:	881b      	ldrh	r3, [r3, #0]
 80047d6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	695a      	ldr	r2, [r3, #20]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	69db      	ldr	r3, [r3, #28]
 80047e6:	441a      	add	r2, r3
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	699b      	ldr	r3, [r3, #24]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d106      	bne.n	8004802 <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	4619      	mov	r1, r3
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f005 fdc8 	bl	800a390 <HAL_PCD_DataInStageCallback>
 8004800:	e008      	b.n	8004814 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	7819      	ldrb	r1, [r3, #0]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	695a      	ldr	r2, [r3, #20]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	699b      	ldr	r3, [r3, #24]
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f7ff fc6a 	bl	80040e8 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800481c:	b29b      	uxth	r3, r3
 800481e:	b21b      	sxth	r3, r3
 8004820:	2b00      	cmp	r3, #0
 8004822:	f6ff ad74 	blt.w	800430e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 8004826:	2300      	movs	r3, #0
}
 8004828:	4618      	mov	r0, r3
 800482a:	3724      	adds	r7, #36	; 0x24
 800482c:	46bd      	mov	sp, r7
 800482e:	bd90      	pop	{r4, r7, pc}
 8004830:	ffff8080 	.word	0xffff8080
 8004834:	ffff80c0 	.word	0xffff80c0

08004838 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8004838:	b480      	push	{r7}
 800483a:	b087      	sub	sp, #28
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	607b      	str	r3, [r7, #4]
 8004842:	460b      	mov	r3, r1
 8004844:	817b      	strh	r3, [r7, #10]
 8004846:	4613      	mov	r3, r2
 8004848:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800484a:	897b      	ldrh	r3, [r7, #10]
 800484c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004850:	b29b      	uxth	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d008      	beq.n	8004868 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004856:	897b      	ldrh	r3, [r7, #10]
 8004858:	f003 0307 	and.w	r3, r3, #7
 800485c:	015b      	lsls	r3, r3, #5
 800485e:	3328      	adds	r3, #40	; 0x28
 8004860:	68fa      	ldr	r2, [r7, #12]
 8004862:	4413      	add	r3, r2
 8004864:	617b      	str	r3, [r7, #20]
 8004866:	e006      	b.n	8004876 <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004868:	897b      	ldrh	r3, [r7, #10]
 800486a:	015b      	lsls	r3, r3, #5
 800486c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004870:	68fa      	ldr	r2, [r7, #12]
 8004872:	4413      	add	r3, r2
 8004874:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004876:	893b      	ldrh	r3, [r7, #8]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d107      	bne.n	800488c <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	2200      	movs	r2, #0
 8004880:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	b29a      	uxth	r2, r3
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	80da      	strh	r2, [r3, #6]
 800488a:	e00b      	b.n	80048a4 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	2201      	movs	r2, #1
 8004890:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	b29a      	uxth	r2, r3
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	0c1b      	lsrs	r3, r3, #16
 800489e:	b29a      	uxth	r2, r3
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80048a4:	2300      	movs	r3, #0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	371c      	adds	r7, #28
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr

080048b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b086      	sub	sp, #24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e26c      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0301 	and.w	r3, r3, #1
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	f000 8087 	beq.w	80049de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80048d0:	4b92      	ldr	r3, [pc, #584]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f003 030c 	and.w	r3, r3, #12
 80048d8:	2b04      	cmp	r3, #4
 80048da:	d00c      	beq.n	80048f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80048dc:	4b8f      	ldr	r3, [pc, #572]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f003 030c 	and.w	r3, r3, #12
 80048e4:	2b08      	cmp	r3, #8
 80048e6:	d112      	bne.n	800490e <HAL_RCC_OscConfig+0x5e>
 80048e8:	4b8c      	ldr	r3, [pc, #560]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048f4:	d10b      	bne.n	800490e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048f6:	4b89      	ldr	r3, [pc, #548]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d06c      	beq.n	80049dc <HAL_RCC_OscConfig+0x12c>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d168      	bne.n	80049dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e246      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004916:	d106      	bne.n	8004926 <HAL_RCC_OscConfig+0x76>
 8004918:	4b80      	ldr	r3, [pc, #512]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a7f      	ldr	r2, [pc, #508]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 800491e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004922:	6013      	str	r3, [r2, #0]
 8004924:	e02e      	b.n	8004984 <HAL_RCC_OscConfig+0xd4>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d10c      	bne.n	8004948 <HAL_RCC_OscConfig+0x98>
 800492e:	4b7b      	ldr	r3, [pc, #492]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a7a      	ldr	r2, [pc, #488]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004934:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004938:	6013      	str	r3, [r2, #0]
 800493a:	4b78      	ldr	r3, [pc, #480]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a77      	ldr	r2, [pc, #476]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004940:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004944:	6013      	str	r3, [r2, #0]
 8004946:	e01d      	b.n	8004984 <HAL_RCC_OscConfig+0xd4>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004950:	d10c      	bne.n	800496c <HAL_RCC_OscConfig+0xbc>
 8004952:	4b72      	ldr	r3, [pc, #456]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a71      	ldr	r2, [pc, #452]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004958:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800495c:	6013      	str	r3, [r2, #0]
 800495e:	4b6f      	ldr	r3, [pc, #444]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a6e      	ldr	r2, [pc, #440]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004968:	6013      	str	r3, [r2, #0]
 800496a:	e00b      	b.n	8004984 <HAL_RCC_OscConfig+0xd4>
 800496c:	4b6b      	ldr	r3, [pc, #428]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a6a      	ldr	r2, [pc, #424]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004972:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004976:	6013      	str	r3, [r2, #0]
 8004978:	4b68      	ldr	r3, [pc, #416]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a67      	ldr	r2, [pc, #412]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 800497e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004982:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d013      	beq.n	80049b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800498c:	f7fd fb7e 	bl	800208c <HAL_GetTick>
 8004990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004992:	e008      	b.n	80049a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004994:	f7fd fb7a 	bl	800208c <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	2b64      	cmp	r3, #100	; 0x64
 80049a0:	d901      	bls.n	80049a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	e1fa      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049a6:	4b5d      	ldr	r3, [pc, #372]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d0f0      	beq.n	8004994 <HAL_RCC_OscConfig+0xe4>
 80049b2:	e014      	b.n	80049de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049b4:	f7fd fb6a 	bl	800208c <HAL_GetTick>
 80049b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ba:	e008      	b.n	80049ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049bc:	f7fd fb66 	bl	800208c <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b64      	cmp	r3, #100	; 0x64
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e1e6      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ce:	4b53      	ldr	r3, [pc, #332]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1f0      	bne.n	80049bc <HAL_RCC_OscConfig+0x10c>
 80049da:	e000      	b.n	80049de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d063      	beq.n	8004ab2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80049ea:	4b4c      	ldr	r3, [pc, #304]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f003 030c 	and.w	r3, r3, #12
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d00b      	beq.n	8004a0e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80049f6:	4b49      	ldr	r3, [pc, #292]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f003 030c 	and.w	r3, r3, #12
 80049fe:	2b08      	cmp	r3, #8
 8004a00:	d11c      	bne.n	8004a3c <HAL_RCC_OscConfig+0x18c>
 8004a02:	4b46      	ldr	r3, [pc, #280]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d116      	bne.n	8004a3c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a0e:	4b43      	ldr	r3, [pc, #268]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d005      	beq.n	8004a26 <HAL_RCC_OscConfig+0x176>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d001      	beq.n	8004a26 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e1ba      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a26:	4b3d      	ldr	r3, [pc, #244]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	00db      	lsls	r3, r3, #3
 8004a34:	4939      	ldr	r1, [pc, #228]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a3a:	e03a      	b.n	8004ab2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d020      	beq.n	8004a86 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a44:	4b36      	ldr	r3, [pc, #216]	; (8004b20 <HAL_RCC_OscConfig+0x270>)
 8004a46:	2201      	movs	r2, #1
 8004a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a4a:	f7fd fb1f 	bl	800208c <HAL_GetTick>
 8004a4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a50:	e008      	b.n	8004a64 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a52:	f7fd fb1b 	bl	800208c <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	d901      	bls.n	8004a64 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004a60:	2303      	movs	r3, #3
 8004a62:	e19b      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a64:	4b2d      	ldr	r3, [pc, #180]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d0f0      	beq.n	8004a52 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a70:	4b2a      	ldr	r3, [pc, #168]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	695b      	ldr	r3, [r3, #20]
 8004a7c:	00db      	lsls	r3, r3, #3
 8004a7e:	4927      	ldr	r1, [pc, #156]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004a80:	4313      	orrs	r3, r2
 8004a82:	600b      	str	r3, [r1, #0]
 8004a84:	e015      	b.n	8004ab2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a86:	4b26      	ldr	r3, [pc, #152]	; (8004b20 <HAL_RCC_OscConfig+0x270>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a8c:	f7fd fafe 	bl	800208c <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a94:	f7fd fafa 	bl	800208c <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e17a      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004aa6:	4b1d      	ldr	r3, [pc, #116]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1f0      	bne.n	8004a94 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d03a      	beq.n	8004b34 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d019      	beq.n	8004afa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ac6:	4b17      	ldr	r3, [pc, #92]	; (8004b24 <HAL_RCC_OscConfig+0x274>)
 8004ac8:	2201      	movs	r2, #1
 8004aca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004acc:	f7fd fade 	bl	800208c <HAL_GetTick>
 8004ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ad2:	e008      	b.n	8004ae6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ad4:	f7fd fada 	bl	800208c <HAL_GetTick>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d901      	bls.n	8004ae6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e15a      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ae6:	4b0d      	ldr	r3, [pc, #52]	; (8004b1c <HAL_RCC_OscConfig+0x26c>)
 8004ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aea:	f003 0302 	and.w	r3, r3, #2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d0f0      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004af2:	2001      	movs	r0, #1
 8004af4:	f000 fb0a 	bl	800510c <RCC_Delay>
 8004af8:	e01c      	b.n	8004b34 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004afa:	4b0a      	ldr	r3, [pc, #40]	; (8004b24 <HAL_RCC_OscConfig+0x274>)
 8004afc:	2200      	movs	r2, #0
 8004afe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b00:	f7fd fac4 	bl	800208c <HAL_GetTick>
 8004b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b06:	e00f      	b.n	8004b28 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b08:	f7fd fac0 	bl	800208c <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d908      	bls.n	8004b28 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e140      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
 8004b1a:	bf00      	nop
 8004b1c:	40021000 	.word	0x40021000
 8004b20:	42420000 	.word	0x42420000
 8004b24:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b28:	4b9e      	ldr	r3, [pc, #632]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2c:	f003 0302 	and.w	r3, r3, #2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d1e9      	bne.n	8004b08 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0304 	and.w	r3, r3, #4
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f000 80a6 	beq.w	8004c8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b42:	2300      	movs	r3, #0
 8004b44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b46:	4b97      	ldr	r3, [pc, #604]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004b48:	69db      	ldr	r3, [r3, #28]
 8004b4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d10d      	bne.n	8004b6e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b52:	4b94      	ldr	r3, [pc, #592]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	4a93      	ldr	r2, [pc, #588]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004b58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b5c:	61d3      	str	r3, [r2, #28]
 8004b5e:	4b91      	ldr	r3, [pc, #580]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b66:	60bb      	str	r3, [r7, #8]
 8004b68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b6e:	4b8e      	ldr	r3, [pc, #568]	; (8004da8 <HAL_RCC_OscConfig+0x4f8>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d118      	bne.n	8004bac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b7a:	4b8b      	ldr	r3, [pc, #556]	; (8004da8 <HAL_RCC_OscConfig+0x4f8>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a8a      	ldr	r2, [pc, #552]	; (8004da8 <HAL_RCC_OscConfig+0x4f8>)
 8004b80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b86:	f7fd fa81 	bl	800208c <HAL_GetTick>
 8004b8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b8c:	e008      	b.n	8004ba0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b8e:	f7fd fa7d 	bl	800208c <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	2b64      	cmp	r3, #100	; 0x64
 8004b9a:	d901      	bls.n	8004ba0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e0fd      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ba0:	4b81      	ldr	r3, [pc, #516]	; (8004da8 <HAL_RCC_OscConfig+0x4f8>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d0f0      	beq.n	8004b8e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d106      	bne.n	8004bc2 <HAL_RCC_OscConfig+0x312>
 8004bb4:	4b7b      	ldr	r3, [pc, #492]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004bb6:	6a1b      	ldr	r3, [r3, #32]
 8004bb8:	4a7a      	ldr	r2, [pc, #488]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004bba:	f043 0301 	orr.w	r3, r3, #1
 8004bbe:	6213      	str	r3, [r2, #32]
 8004bc0:	e02d      	b.n	8004c1e <HAL_RCC_OscConfig+0x36e>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d10c      	bne.n	8004be4 <HAL_RCC_OscConfig+0x334>
 8004bca:	4b76      	ldr	r3, [pc, #472]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004bcc:	6a1b      	ldr	r3, [r3, #32]
 8004bce:	4a75      	ldr	r2, [pc, #468]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004bd0:	f023 0301 	bic.w	r3, r3, #1
 8004bd4:	6213      	str	r3, [r2, #32]
 8004bd6:	4b73      	ldr	r3, [pc, #460]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004bd8:	6a1b      	ldr	r3, [r3, #32]
 8004bda:	4a72      	ldr	r2, [pc, #456]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004bdc:	f023 0304 	bic.w	r3, r3, #4
 8004be0:	6213      	str	r3, [r2, #32]
 8004be2:	e01c      	b.n	8004c1e <HAL_RCC_OscConfig+0x36e>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	2b05      	cmp	r3, #5
 8004bea:	d10c      	bne.n	8004c06 <HAL_RCC_OscConfig+0x356>
 8004bec:	4b6d      	ldr	r3, [pc, #436]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	4a6c      	ldr	r2, [pc, #432]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004bf2:	f043 0304 	orr.w	r3, r3, #4
 8004bf6:	6213      	str	r3, [r2, #32]
 8004bf8:	4b6a      	ldr	r3, [pc, #424]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004bfa:	6a1b      	ldr	r3, [r3, #32]
 8004bfc:	4a69      	ldr	r2, [pc, #420]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004bfe:	f043 0301 	orr.w	r3, r3, #1
 8004c02:	6213      	str	r3, [r2, #32]
 8004c04:	e00b      	b.n	8004c1e <HAL_RCC_OscConfig+0x36e>
 8004c06:	4b67      	ldr	r3, [pc, #412]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	4a66      	ldr	r2, [pc, #408]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004c0c:	f023 0301 	bic.w	r3, r3, #1
 8004c10:	6213      	str	r3, [r2, #32]
 8004c12:	4b64      	ldr	r3, [pc, #400]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	4a63      	ldr	r2, [pc, #396]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004c18:	f023 0304 	bic.w	r3, r3, #4
 8004c1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d015      	beq.n	8004c52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c26:	f7fd fa31 	bl	800208c <HAL_GetTick>
 8004c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c2c:	e00a      	b.n	8004c44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c2e:	f7fd fa2d 	bl	800208c <HAL_GetTick>
 8004c32:	4602      	mov	r2, r0
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	1ad3      	subs	r3, r2, r3
 8004c38:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d901      	bls.n	8004c44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e0ab      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c44:	4b57      	ldr	r3, [pc, #348]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004c46:	6a1b      	ldr	r3, [r3, #32]
 8004c48:	f003 0302 	and.w	r3, r3, #2
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d0ee      	beq.n	8004c2e <HAL_RCC_OscConfig+0x37e>
 8004c50:	e014      	b.n	8004c7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c52:	f7fd fa1b 	bl	800208c <HAL_GetTick>
 8004c56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c58:	e00a      	b.n	8004c70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c5a:	f7fd fa17 	bl	800208c <HAL_GetTick>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d901      	bls.n	8004c70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004c6c:	2303      	movs	r3, #3
 8004c6e:	e095      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c70:	4b4c      	ldr	r3, [pc, #304]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004c72:	6a1b      	ldr	r3, [r3, #32]
 8004c74:	f003 0302 	and.w	r3, r3, #2
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d1ee      	bne.n	8004c5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004c7c:	7dfb      	ldrb	r3, [r7, #23]
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d105      	bne.n	8004c8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c82:	4b48      	ldr	r3, [pc, #288]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004c84:	69db      	ldr	r3, [r3, #28]
 8004c86:	4a47      	ldr	r2, [pc, #284]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004c88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c8c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	69db      	ldr	r3, [r3, #28]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	f000 8081 	beq.w	8004d9a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c98:	4b42      	ldr	r3, [pc, #264]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	f003 030c 	and.w	r3, r3, #12
 8004ca0:	2b08      	cmp	r3, #8
 8004ca2:	d061      	beq.n	8004d68 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	69db      	ldr	r3, [r3, #28]
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d146      	bne.n	8004d3a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cac:	4b3f      	ldr	r3, [pc, #252]	; (8004dac <HAL_RCC_OscConfig+0x4fc>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cb2:	f7fd f9eb 	bl	800208c <HAL_GetTick>
 8004cb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004cb8:	e008      	b.n	8004ccc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cba:	f7fd f9e7 	bl	800208c <HAL_GetTick>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d901      	bls.n	8004ccc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e067      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ccc:	4b35      	ldr	r3, [pc, #212]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d1f0      	bne.n	8004cba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a1b      	ldr	r3, [r3, #32]
 8004cdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ce0:	d108      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004ce2:	4b30      	ldr	r3, [pc, #192]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	492d      	ldr	r1, [pc, #180]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004cf4:	4b2b      	ldr	r3, [pc, #172]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a19      	ldr	r1, [r3, #32]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d04:	430b      	orrs	r3, r1
 8004d06:	4927      	ldr	r1, [pc, #156]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d0c:	4b27      	ldr	r3, [pc, #156]	; (8004dac <HAL_RCC_OscConfig+0x4fc>)
 8004d0e:	2201      	movs	r2, #1
 8004d10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d12:	f7fd f9bb 	bl	800208c <HAL_GetTick>
 8004d16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004d18:	e008      	b.n	8004d2c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d1a:	f7fd f9b7 	bl	800208c <HAL_GetTick>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d901      	bls.n	8004d2c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e037      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004d2c:	4b1d      	ldr	r3, [pc, #116]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d0f0      	beq.n	8004d1a <HAL_RCC_OscConfig+0x46a>
 8004d38:	e02f      	b.n	8004d9a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d3a:	4b1c      	ldr	r3, [pc, #112]	; (8004dac <HAL_RCC_OscConfig+0x4fc>)
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d40:	f7fd f9a4 	bl	800208c <HAL_GetTick>
 8004d44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d46:	e008      	b.n	8004d5a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d48:	f7fd f9a0 	bl	800208c <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d901      	bls.n	8004d5a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	e020      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d5a:	4b12      	ldr	r3, [pc, #72]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d1f0      	bne.n	8004d48 <HAL_RCC_OscConfig+0x498>
 8004d66:	e018      	b.n	8004d9a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	69db      	ldr	r3, [r3, #28]
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d101      	bne.n	8004d74 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e013      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004d74:	4b0b      	ldr	r3, [pc, #44]	; (8004da4 <HAL_RCC_OscConfig+0x4f4>)
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6a1b      	ldr	r3, [r3, #32]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d106      	bne.n	8004d96 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d001      	beq.n	8004d9a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e000      	b.n	8004d9c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3718      	adds	r7, #24
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	40021000 	.word	0x40021000
 8004da8:	40007000 	.word	0x40007000
 8004dac:	42420060 	.word	0x42420060

08004db0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d101      	bne.n	8004dc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e0d0      	b.n	8004f66 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004dc4:	4b6a      	ldr	r3, [pc, #424]	; (8004f70 <HAL_RCC_ClockConfig+0x1c0>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0307 	and.w	r3, r3, #7
 8004dcc:	683a      	ldr	r2, [r7, #0]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d910      	bls.n	8004df4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dd2:	4b67      	ldr	r3, [pc, #412]	; (8004f70 <HAL_RCC_ClockConfig+0x1c0>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f023 0207 	bic.w	r2, r3, #7
 8004dda:	4965      	ldr	r1, [pc, #404]	; (8004f70 <HAL_RCC_ClockConfig+0x1c0>)
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004de2:	4b63      	ldr	r3, [pc, #396]	; (8004f70 <HAL_RCC_ClockConfig+0x1c0>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0307 	and.w	r3, r3, #7
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d001      	beq.n	8004df4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e0b8      	b.n	8004f66 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0302 	and.w	r3, r3, #2
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d020      	beq.n	8004e42 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 0304 	and.w	r3, r3, #4
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d005      	beq.n	8004e18 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e0c:	4b59      	ldr	r3, [pc, #356]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	4a58      	ldr	r2, [pc, #352]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004e12:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004e16:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0308 	and.w	r3, r3, #8
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d005      	beq.n	8004e30 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e24:	4b53      	ldr	r3, [pc, #332]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	4a52      	ldr	r2, [pc, #328]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004e2a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004e2e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e30:	4b50      	ldr	r3, [pc, #320]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	494d      	ldr	r1, [pc, #308]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0301 	and.w	r3, r3, #1
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d040      	beq.n	8004ed0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d107      	bne.n	8004e66 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e56:	4b47      	ldr	r3, [pc, #284]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d115      	bne.n	8004e8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e07f      	b.n	8004f66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d107      	bne.n	8004e7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e6e:	4b41      	ldr	r3, [pc, #260]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d109      	bne.n	8004e8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e073      	b.n	8004f66 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e7e:	4b3d      	ldr	r3, [pc, #244]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0302 	and.w	r3, r3, #2
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d101      	bne.n	8004e8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e06b      	b.n	8004f66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e8e:	4b39      	ldr	r3, [pc, #228]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f023 0203 	bic.w	r2, r3, #3
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	4936      	ldr	r1, [pc, #216]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ea0:	f7fd f8f4 	bl	800208c <HAL_GetTick>
 8004ea4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ea6:	e00a      	b.n	8004ebe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ea8:	f7fd f8f0 	bl	800208c <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d901      	bls.n	8004ebe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e053      	b.n	8004f66 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ebe:	4b2d      	ldr	r3, [pc, #180]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	f003 020c 	and.w	r2, r3, #12
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d1eb      	bne.n	8004ea8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ed0:	4b27      	ldr	r3, [pc, #156]	; (8004f70 <HAL_RCC_ClockConfig+0x1c0>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 0307 	and.w	r3, r3, #7
 8004ed8:	683a      	ldr	r2, [r7, #0]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d210      	bcs.n	8004f00 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ede:	4b24      	ldr	r3, [pc, #144]	; (8004f70 <HAL_RCC_ClockConfig+0x1c0>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f023 0207 	bic.w	r2, r3, #7
 8004ee6:	4922      	ldr	r1, [pc, #136]	; (8004f70 <HAL_RCC_ClockConfig+0x1c0>)
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eee:	4b20      	ldr	r3, [pc, #128]	; (8004f70 <HAL_RCC_ClockConfig+0x1c0>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0307 	and.w	r3, r3, #7
 8004ef6:	683a      	ldr	r2, [r7, #0]
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d001      	beq.n	8004f00 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e032      	b.n	8004f66 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0304 	and.w	r3, r3, #4
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d008      	beq.n	8004f1e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f0c:	4b19      	ldr	r3, [pc, #100]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	4916      	ldr	r1, [pc, #88]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0308 	and.w	r3, r3, #8
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d009      	beq.n	8004f3e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004f2a:	4b12      	ldr	r3, [pc, #72]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	00db      	lsls	r3, r3, #3
 8004f38:	490e      	ldr	r1, [pc, #56]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f3e:	f000 f821 	bl	8004f84 <HAL_RCC_GetSysClockFreq>
 8004f42:	4601      	mov	r1, r0
 8004f44:	4b0b      	ldr	r3, [pc, #44]	; (8004f74 <HAL_RCC_ClockConfig+0x1c4>)
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	091b      	lsrs	r3, r3, #4
 8004f4a:	f003 030f 	and.w	r3, r3, #15
 8004f4e:	4a0a      	ldr	r2, [pc, #40]	; (8004f78 <HAL_RCC_ClockConfig+0x1c8>)
 8004f50:	5cd3      	ldrb	r3, [r2, r3]
 8004f52:	fa21 f303 	lsr.w	r3, r1, r3
 8004f56:	4a09      	ldr	r2, [pc, #36]	; (8004f7c <HAL_RCC_ClockConfig+0x1cc>)
 8004f58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004f5a:	4b09      	ldr	r3, [pc, #36]	; (8004f80 <HAL_RCC_ClockConfig+0x1d0>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f7fc ff2c 	bl	8001dbc <HAL_InitTick>

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	40022000 	.word	0x40022000
 8004f74:	40021000 	.word	0x40021000
 8004f78:	0800be84 	.word	0x0800be84
 8004f7c:	2000005c 	.word	0x2000005c
 8004f80:	20000060 	.word	0x20000060

08004f84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f84:	b490      	push	{r4, r7}
 8004f86:	b08a      	sub	sp, #40	; 0x28
 8004f88:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004f8a:	4b2a      	ldr	r3, [pc, #168]	; (8005034 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004f8c:	1d3c      	adds	r4, r7, #4
 8004f8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004f90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004f94:	4b28      	ldr	r3, [pc, #160]	; (8005038 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004f96:	881b      	ldrh	r3, [r3, #0]
 8004f98:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	61fb      	str	r3, [r7, #28]
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	61bb      	str	r3, [r7, #24]
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	627b      	str	r3, [r7, #36]	; 0x24
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004faa:	2300      	movs	r3, #0
 8004fac:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004fae:	4b23      	ldr	r3, [pc, #140]	; (800503c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	f003 030c 	and.w	r3, r3, #12
 8004fba:	2b04      	cmp	r3, #4
 8004fbc:	d002      	beq.n	8004fc4 <HAL_RCC_GetSysClockFreq+0x40>
 8004fbe:	2b08      	cmp	r3, #8
 8004fc0:	d003      	beq.n	8004fca <HAL_RCC_GetSysClockFreq+0x46>
 8004fc2:	e02d      	b.n	8005020 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004fc4:	4b1e      	ldr	r3, [pc, #120]	; (8005040 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004fc6:	623b      	str	r3, [r7, #32]
      break;
 8004fc8:	e02d      	b.n	8005026 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	0c9b      	lsrs	r3, r3, #18
 8004fce:	f003 030f 	and.w	r3, r3, #15
 8004fd2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004fd6:	4413      	add	r3, r2
 8004fd8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004fdc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d013      	beq.n	8005010 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004fe8:	4b14      	ldr	r3, [pc, #80]	; (800503c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	0c5b      	lsrs	r3, r3, #17
 8004fee:	f003 0301 	and.w	r3, r3, #1
 8004ff2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004ff6:	4413      	add	r3, r2
 8004ff8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ffc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	4a0f      	ldr	r2, [pc, #60]	; (8005040 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005002:	fb02 f203 	mul.w	r2, r2, r3
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	fbb2 f3f3 	udiv	r3, r2, r3
 800500c:	627b      	str	r3, [r7, #36]	; 0x24
 800500e:	e004      	b.n	800501a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	4a0c      	ldr	r2, [pc, #48]	; (8005044 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005014:	fb02 f303 	mul.w	r3, r2, r3
 8005018:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800501a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800501c:	623b      	str	r3, [r7, #32]
      break;
 800501e:	e002      	b.n	8005026 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005020:	4b07      	ldr	r3, [pc, #28]	; (8005040 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005022:	623b      	str	r3, [r7, #32]
      break;
 8005024:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005026:	6a3b      	ldr	r3, [r7, #32]
}
 8005028:	4618      	mov	r0, r3
 800502a:	3728      	adds	r7, #40	; 0x28
 800502c:	46bd      	mov	sp, r7
 800502e:	bc90      	pop	{r4, r7}
 8005030:	4770      	bx	lr
 8005032:	bf00      	nop
 8005034:	0800bc10 	.word	0x0800bc10
 8005038:	0800bc20 	.word	0x0800bc20
 800503c:	40021000 	.word	0x40021000
 8005040:	007a1200 	.word	0x007a1200
 8005044:	003d0900 	.word	0x003d0900

08005048 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005048:	b480      	push	{r7}
 800504a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800504c:	4b02      	ldr	r3, [pc, #8]	; (8005058 <HAL_RCC_GetHCLKFreq+0x10>)
 800504e:	681b      	ldr	r3, [r3, #0]
}
 8005050:	4618      	mov	r0, r3
 8005052:	46bd      	mov	sp, r7
 8005054:	bc80      	pop	{r7}
 8005056:	4770      	bx	lr
 8005058:	2000005c 	.word	0x2000005c

0800505c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005060:	f7ff fff2 	bl	8005048 <HAL_RCC_GetHCLKFreq>
 8005064:	4601      	mov	r1, r0
 8005066:	4b05      	ldr	r3, [pc, #20]	; (800507c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	0a1b      	lsrs	r3, r3, #8
 800506c:	f003 0307 	and.w	r3, r3, #7
 8005070:	4a03      	ldr	r2, [pc, #12]	; (8005080 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005072:	5cd3      	ldrb	r3, [r2, r3]
 8005074:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005078:	4618      	mov	r0, r3
 800507a:	bd80      	pop	{r7, pc}
 800507c:	40021000 	.word	0x40021000
 8005080:	0800be94 	.word	0x0800be94

08005084 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005088:	f7ff ffde 	bl	8005048 <HAL_RCC_GetHCLKFreq>
 800508c:	4601      	mov	r1, r0
 800508e:	4b05      	ldr	r3, [pc, #20]	; (80050a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	0adb      	lsrs	r3, r3, #11
 8005094:	f003 0307 	and.w	r3, r3, #7
 8005098:	4a03      	ldr	r2, [pc, #12]	; (80050a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800509a:	5cd3      	ldrb	r3, [r2, r3]
 800509c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	40021000 	.word	0x40021000
 80050a8:	0800be94 	.word	0x0800be94

080050ac <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	220f      	movs	r2, #15
 80050ba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80050bc:	4b11      	ldr	r3, [pc, #68]	; (8005104 <HAL_RCC_GetClockConfig+0x58>)
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f003 0203 	and.w	r2, r3, #3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80050c8:	4b0e      	ldr	r3, [pc, #56]	; (8005104 <HAL_RCC_GetClockConfig+0x58>)
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80050d4:	4b0b      	ldr	r3, [pc, #44]	; (8005104 <HAL_RCC_GetClockConfig+0x58>)
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80050e0:	4b08      	ldr	r3, [pc, #32]	; (8005104 <HAL_RCC_GetClockConfig+0x58>)
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	08db      	lsrs	r3, r3, #3
 80050e6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80050ee:	4b06      	ldr	r3, [pc, #24]	; (8005108 <HAL_RCC_GetClockConfig+0x5c>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0207 	and.w	r2, r3, #7
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80050fa:	bf00      	nop
 80050fc:	370c      	adds	r7, #12
 80050fe:	46bd      	mov	sp, r7
 8005100:	bc80      	pop	{r7}
 8005102:	4770      	bx	lr
 8005104:	40021000 	.word	0x40021000
 8005108:	40022000 	.word	0x40022000

0800510c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800510c:	b480      	push	{r7}
 800510e:	b085      	sub	sp, #20
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005114:	4b0a      	ldr	r3, [pc, #40]	; (8005140 <RCC_Delay+0x34>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a0a      	ldr	r2, [pc, #40]	; (8005144 <RCC_Delay+0x38>)
 800511a:	fba2 2303 	umull	r2, r3, r2, r3
 800511e:	0a5b      	lsrs	r3, r3, #9
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	fb02 f303 	mul.w	r3, r2, r3
 8005126:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005128:	bf00      	nop
  }
  while (Delay --);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	1e5a      	subs	r2, r3, #1
 800512e:	60fa      	str	r2, [r7, #12]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d1f9      	bne.n	8005128 <RCC_Delay+0x1c>
}
 8005134:	bf00      	nop
 8005136:	3714      	adds	r7, #20
 8005138:	46bd      	mov	sp, r7
 800513a:	bc80      	pop	{r7}
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop
 8005140:	2000005c 	.word	0x2000005c
 8005144:	10624dd3 	.word	0x10624dd3

08005148 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b086      	sub	sp, #24
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005150:	2300      	movs	r3, #0
 8005152:	613b      	str	r3, [r7, #16]
 8005154:	2300      	movs	r3, #0
 8005156:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0301 	and.w	r3, r3, #1
 8005160:	2b00      	cmp	r3, #0
 8005162:	d07d      	beq.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8005164:	2300      	movs	r3, #0
 8005166:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005168:	4b4f      	ldr	r3, [pc, #316]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800516a:	69db      	ldr	r3, [r3, #28]
 800516c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005170:	2b00      	cmp	r3, #0
 8005172:	d10d      	bne.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005174:	4b4c      	ldr	r3, [pc, #304]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005176:	69db      	ldr	r3, [r3, #28]
 8005178:	4a4b      	ldr	r2, [pc, #300]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800517a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800517e:	61d3      	str	r3, [r2, #28]
 8005180:	4b49      	ldr	r3, [pc, #292]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005182:	69db      	ldr	r3, [r3, #28]
 8005184:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005188:	60bb      	str	r3, [r7, #8]
 800518a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800518c:	2301      	movs	r3, #1
 800518e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005190:	4b46      	ldr	r3, [pc, #280]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005198:	2b00      	cmp	r3, #0
 800519a:	d118      	bne.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800519c:	4b43      	ldr	r3, [pc, #268]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a42      	ldr	r2, [pc, #264]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051a8:	f7fc ff70 	bl	800208c <HAL_GetTick>
 80051ac:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ae:	e008      	b.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051b0:	f7fc ff6c 	bl	800208c <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	2b64      	cmp	r3, #100	; 0x64
 80051bc:	d901      	bls.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e06d      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051c2:	4b3a      	ldr	r3, [pc, #232]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d0f0      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80051ce:	4b36      	ldr	r3, [pc, #216]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051d0:	6a1b      	ldr	r3, [r3, #32]
 80051d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051d6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d02e      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d027      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80051ec:	4b2e      	ldr	r3, [pc, #184]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051f4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80051f6:	4b2e      	ldr	r3, [pc, #184]	; (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80051f8:	2201      	movs	r2, #1
 80051fa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80051fc:	4b2c      	ldr	r3, [pc, #176]	; (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80051fe:	2200      	movs	r2, #0
 8005200:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005202:	4a29      	ldr	r2, [pc, #164]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	2b00      	cmp	r3, #0
 8005210:	d014      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005212:	f7fc ff3b 	bl	800208c <HAL_GetTick>
 8005216:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005218:	e00a      	b.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800521a:	f7fc ff37 	bl	800208c <HAL_GetTick>
 800521e:	4602      	mov	r2, r0
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	f241 3288 	movw	r2, #5000	; 0x1388
 8005228:	4293      	cmp	r3, r2
 800522a:	d901      	bls.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800522c:	2303      	movs	r3, #3
 800522e:	e036      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005230:	4b1d      	ldr	r3, [pc, #116]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005232:	6a1b      	ldr	r3, [r3, #32]
 8005234:	f003 0302 	and.w	r3, r3, #2
 8005238:	2b00      	cmp	r3, #0
 800523a:	d0ee      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800523c:	4b1a      	ldr	r3, [pc, #104]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800523e:	6a1b      	ldr	r3, [r3, #32]
 8005240:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	4917      	ldr	r1, [pc, #92]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800524a:	4313      	orrs	r3, r2
 800524c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800524e:	7dfb      	ldrb	r3, [r7, #23]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d105      	bne.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005254:	4b14      	ldr	r3, [pc, #80]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005256:	69db      	ldr	r3, [r3, #28]
 8005258:	4a13      	ldr	r2, [pc, #76]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800525a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800525e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0302 	and.w	r3, r3, #2
 8005268:	2b00      	cmp	r3, #0
 800526a:	d008      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800526c:	4b0e      	ldr	r3, [pc, #56]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	490b      	ldr	r1, [pc, #44]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800527a:	4313      	orrs	r3, r2
 800527c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0310 	and.w	r3, r3, #16
 8005286:	2b00      	cmp	r3, #0
 8005288:	d008      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800528a:	4b07      	ldr	r3, [pc, #28]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	4904      	ldr	r1, [pc, #16]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005298:	4313      	orrs	r3, r2
 800529a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3718      	adds	r7, #24
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	40021000 	.word	0x40021000
 80052ac:	40007000 	.word	0x40007000
 80052b0:	42420440 	.word	0x42420440

080052b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b082      	sub	sp, #8
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d101      	bne.n	80052c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e053      	b.n	800536e <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2200      	movs	r2, #0
 80052ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d106      	bne.n	80052e6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f7fc fc6d 	bl	8001bc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2202      	movs	r2, #2
 80052ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052fc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	685a      	ldr	r2, [r3, #4]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	431a      	orrs	r2, r3
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	431a      	orrs	r2, r3
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	431a      	orrs	r2, r3
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	431a      	orrs	r2, r3
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005322:	431a      	orrs	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	69db      	ldr	r3, [r3, #28]
 8005328:	431a      	orrs	r2, r3
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a1b      	ldr	r3, [r3, #32]
 800532e:	ea42 0103 	orr.w	r1, r2, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	430a      	orrs	r2, r1
 800533c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	0c1a      	lsrs	r2, r3, #16
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f002 0204 	and.w	r2, r2, #4
 800534c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	69da      	ldr	r2, [r3, #28]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800535c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800536c:	2300      	movs	r3, #0
}
 800536e:	4618      	mov	r0, r3
 8005370:	3708      	adds	r7, #8
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}

08005376 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005376:	b580      	push	{r7, lr}
 8005378:	b088      	sub	sp, #32
 800537a:	af00      	add	r7, sp, #0
 800537c:	60f8      	str	r0, [r7, #12]
 800537e:	60b9      	str	r1, [r7, #8]
 8005380:	603b      	str	r3, [r7, #0]
 8005382:	4613      	mov	r3, r2
 8005384:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005386:	2300      	movs	r3, #0
 8005388:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005390:	2b01      	cmp	r3, #1
 8005392:	d101      	bne.n	8005398 <HAL_SPI_Transmit+0x22>
 8005394:	2302      	movs	r3, #2
 8005396:	e11e      	b.n	80055d6 <HAL_SPI_Transmit+0x260>
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053a0:	f7fc fe74 	bl	800208c <HAL_GetTick>
 80053a4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80053a6:	88fb      	ldrh	r3, [r7, #6]
 80053a8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d002      	beq.n	80053bc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80053b6:	2302      	movs	r3, #2
 80053b8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80053ba:	e103      	b.n	80055c4 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d002      	beq.n	80053c8 <HAL_SPI_Transmit+0x52>
 80053c2:	88fb      	ldrh	r3, [r7, #6]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d102      	bne.n	80053ce <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 80053cc:	e0fa      	b.n	80055c4 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2203      	movs	r2, #3
 80053d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2200      	movs	r2, #0
 80053da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	68ba      	ldr	r2, [r7, #8]
 80053e0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	88fa      	ldrh	r2, [r7, #6]
 80053e6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	88fa      	ldrh	r2, [r7, #6]
 80053ec:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2200      	movs	r2, #0
 80053f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2200      	movs	r2, #0
 8005404:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005414:	d107      	bne.n	8005426 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005424:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005430:	2b40      	cmp	r3, #64	; 0x40
 8005432:	d007      	beq.n	8005444 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005442:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800544c:	d14b      	bne.n	80054e6 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d002      	beq.n	800545c <HAL_SPI_Transmit+0xe6>
 8005456:	8afb      	ldrh	r3, [r7, #22]
 8005458:	2b01      	cmp	r3, #1
 800545a:	d13e      	bne.n	80054da <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005460:	881a      	ldrh	r2, [r3, #0]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800546c:	1c9a      	adds	r2, r3, #2
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005476:	b29b      	uxth	r3, r3
 8005478:	3b01      	subs	r3, #1
 800547a:	b29a      	uxth	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005480:	e02b      	b.n	80054da <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	f003 0302 	and.w	r3, r3, #2
 800548c:	2b02      	cmp	r3, #2
 800548e:	d112      	bne.n	80054b6 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005494:	881a      	ldrh	r2, [r3, #0]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054a0:	1c9a      	adds	r2, r3, #2
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	3b01      	subs	r3, #1
 80054ae:	b29a      	uxth	r2, r3
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	86da      	strh	r2, [r3, #54]	; 0x36
 80054b4:	e011      	b.n	80054da <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054b6:	f7fc fde9 	bl	800208c <HAL_GetTick>
 80054ba:	4602      	mov	r2, r0
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	1ad3      	subs	r3, r2, r3
 80054c0:	683a      	ldr	r2, [r7, #0]
 80054c2:	429a      	cmp	r2, r3
 80054c4:	d803      	bhi.n	80054ce <HAL_SPI_Transmit+0x158>
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054cc:	d102      	bne.n	80054d4 <HAL_SPI_Transmit+0x15e>
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d102      	bne.n	80054da <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80054d4:	2303      	movs	r3, #3
 80054d6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80054d8:	e074      	b.n	80055c4 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054de:	b29b      	uxth	r3, r3
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1ce      	bne.n	8005482 <HAL_SPI_Transmit+0x10c>
 80054e4:	e04c      	b.n	8005580 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d002      	beq.n	80054f4 <HAL_SPI_Transmit+0x17e>
 80054ee:	8afb      	ldrh	r3, [r7, #22]
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d140      	bne.n	8005576 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	330c      	adds	r3, #12
 80054fe:	7812      	ldrb	r2, [r2, #0]
 8005500:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005506:	1c5a      	adds	r2, r3, #1
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005510:	b29b      	uxth	r3, r3
 8005512:	3b01      	subs	r3, #1
 8005514:	b29a      	uxth	r2, r3
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800551a:	e02c      	b.n	8005576 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	f003 0302 	and.w	r3, r3, #2
 8005526:	2b02      	cmp	r3, #2
 8005528:	d113      	bne.n	8005552 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	330c      	adds	r3, #12
 8005534:	7812      	ldrb	r2, [r2, #0]
 8005536:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800553c:	1c5a      	adds	r2, r3, #1
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005546:	b29b      	uxth	r3, r3
 8005548:	3b01      	subs	r3, #1
 800554a:	b29a      	uxth	r2, r3
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005550:	e011      	b.n	8005576 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005552:	f7fc fd9b 	bl	800208c <HAL_GetTick>
 8005556:	4602      	mov	r2, r0
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	683a      	ldr	r2, [r7, #0]
 800555e:	429a      	cmp	r2, r3
 8005560:	d803      	bhi.n	800556a <HAL_SPI_Transmit+0x1f4>
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005568:	d102      	bne.n	8005570 <HAL_SPI_Transmit+0x1fa>
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d102      	bne.n	8005576 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8005570:	2303      	movs	r3, #3
 8005572:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005574:	e026      	b.n	80055c4 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800557a:	b29b      	uxth	r3, r3
 800557c:	2b00      	cmp	r3, #0
 800557e:	d1cd      	bne.n	800551c <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005580:	69ba      	ldr	r2, [r7, #24]
 8005582:	6839      	ldr	r1, [r7, #0]
 8005584:	68f8      	ldr	r0, [r7, #12]
 8005586:	f000 fb91 	bl	8005cac <SPI_EndRxTxTransaction>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d002      	beq.n	8005596 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2220      	movs	r2, #32
 8005594:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d10a      	bne.n	80055b4 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800559e:	2300      	movs	r3, #0
 80055a0:	613b      	str	r3, [r7, #16]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	613b      	str	r3, [r7, #16]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	613b      	str	r3, [r7, #16]
 80055b2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d002      	beq.n	80055c2 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	77fb      	strb	r3, [r7, #31]
 80055c0:	e000      	b.n	80055c4 <HAL_SPI_Transmit+0x24e>
  }

error:
 80055c2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80055d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3720      	adds	r7, #32
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}

080055de <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055de:	b580      	push	{r7, lr}
 80055e0:	b088      	sub	sp, #32
 80055e2:	af02      	add	r7, sp, #8
 80055e4:	60f8      	str	r0, [r7, #12]
 80055e6:	60b9      	str	r1, [r7, #8]
 80055e8:	603b      	str	r3, [r7, #0]
 80055ea:	4613      	mov	r3, r2
 80055ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80055ee:	2300      	movs	r3, #0
 80055f0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055fa:	d112      	bne.n	8005622 <HAL_SPI_Receive+0x44>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d10e      	bne.n	8005622 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2204      	movs	r2, #4
 8005608:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800560c:	88fa      	ldrh	r2, [r7, #6]
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	9300      	str	r3, [sp, #0]
 8005612:	4613      	mov	r3, r2
 8005614:	68ba      	ldr	r2, [r7, #8]
 8005616:	68b9      	ldr	r1, [r7, #8]
 8005618:	68f8      	ldr	r0, [r7, #12]
 800561a:	f000 f8e9 	bl	80057f0 <HAL_SPI_TransmitReceive>
 800561e:	4603      	mov	r3, r0
 8005620:	e0e2      	b.n	80057e8 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005628:	2b01      	cmp	r3, #1
 800562a:	d101      	bne.n	8005630 <HAL_SPI_Receive+0x52>
 800562c:	2302      	movs	r3, #2
 800562e:	e0db      	b.n	80057e8 <HAL_SPI_Receive+0x20a>
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005638:	f7fc fd28 	bl	800208c <HAL_GetTick>
 800563c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005644:	b2db      	uxtb	r3, r3
 8005646:	2b01      	cmp	r3, #1
 8005648:	d002      	beq.n	8005650 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800564a:	2302      	movs	r3, #2
 800564c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800564e:	e0c2      	b.n	80057d6 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d002      	beq.n	800565c <HAL_SPI_Receive+0x7e>
 8005656:	88fb      	ldrh	r3, [r7, #6]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d102      	bne.n	8005662 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005660:	e0b9      	b.n	80057d6 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2204      	movs	r2, #4
 8005666:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2200      	movs	r2, #0
 800566e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	88fa      	ldrh	r2, [r7, #6]
 800567a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	88fa      	ldrh	r2, [r7, #6]
 8005680:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2200      	movs	r2, #0
 800568c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2200      	movs	r2, #0
 8005692:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2200      	movs	r2, #0
 8005698:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056a8:	d107      	bne.n	80056ba <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80056b8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056c4:	2b40      	cmp	r3, #64	; 0x40
 80056c6:	d007      	beq.n	80056d8 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056d6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d162      	bne.n	80057a6 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80056e0:	e02e      	b.n	8005740 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f003 0301 	and.w	r3, r3, #1
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d115      	bne.n	800571c <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f103 020c 	add.w	r2, r3, #12
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056fc:	7812      	ldrb	r2, [r2, #0]
 80056fe:	b2d2      	uxtb	r2, r2
 8005700:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005706:	1c5a      	adds	r2, r3, #1
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005710:	b29b      	uxth	r3, r3
 8005712:	3b01      	subs	r3, #1
 8005714:	b29a      	uxth	r2, r3
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	87da      	strh	r2, [r3, #62]	; 0x3e
 800571a:	e011      	b.n	8005740 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800571c:	f7fc fcb6 	bl	800208c <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	429a      	cmp	r2, r3
 800572a:	d803      	bhi.n	8005734 <HAL_SPI_Receive+0x156>
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005732:	d102      	bne.n	800573a <HAL_SPI_Receive+0x15c>
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d102      	bne.n	8005740 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800573e:	e04a      	b.n	80057d6 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005744:	b29b      	uxth	r3, r3
 8005746:	2b00      	cmp	r3, #0
 8005748:	d1cb      	bne.n	80056e2 <HAL_SPI_Receive+0x104>
 800574a:	e031      	b.n	80057b0 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	f003 0301 	and.w	r3, r3, #1
 8005756:	2b01      	cmp	r3, #1
 8005758:	d113      	bne.n	8005782 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	68da      	ldr	r2, [r3, #12]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005764:	b292      	uxth	r2, r2
 8005766:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800576c:	1c9a      	adds	r2, r3, #2
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005776:	b29b      	uxth	r3, r3
 8005778:	3b01      	subs	r3, #1
 800577a:	b29a      	uxth	r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005780:	e011      	b.n	80057a6 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005782:	f7fc fc83 	bl	800208c <HAL_GetTick>
 8005786:	4602      	mov	r2, r0
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	1ad3      	subs	r3, r2, r3
 800578c:	683a      	ldr	r2, [r7, #0]
 800578e:	429a      	cmp	r2, r3
 8005790:	d803      	bhi.n	800579a <HAL_SPI_Receive+0x1bc>
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005798:	d102      	bne.n	80057a0 <HAL_SPI_Receive+0x1c2>
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d102      	bne.n	80057a6 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80057a4:	e017      	b.n	80057d6 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1cd      	bne.n	800574c <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	6839      	ldr	r1, [r7, #0]
 80057b4:	68f8      	ldr	r0, [r7, #12]
 80057b6:	f000 fa27 	bl	8005c08 <SPI_EndRxTransaction>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d002      	beq.n	80057c6 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2220      	movs	r2, #32
 80057c4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d002      	beq.n	80057d4 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	75fb      	strb	r3, [r7, #23]
 80057d2:	e000      	b.n	80057d6 <HAL_SPI_Receive+0x1f8>
  }

error :
 80057d4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2201      	movs	r2, #1
 80057da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80057e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3718      	adds	r7, #24
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}

080057f0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b08c      	sub	sp, #48	; 0x30
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]
 80057fc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80057fe:	2301      	movs	r3, #1
 8005800:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005802:	2300      	movs	r3, #0
 8005804:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800580e:	2b01      	cmp	r3, #1
 8005810:	d101      	bne.n	8005816 <HAL_SPI_TransmitReceive+0x26>
 8005812:	2302      	movs	r3, #2
 8005814:	e18a      	b.n	8005b2c <HAL_SPI_TransmitReceive+0x33c>
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2201      	movs	r2, #1
 800581a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800581e:	f7fc fc35 	bl	800208c <HAL_GetTick>
 8005822:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800582a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005834:	887b      	ldrh	r3, [r7, #2]
 8005836:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005838:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800583c:	2b01      	cmp	r3, #1
 800583e:	d00f      	beq.n	8005860 <HAL_SPI_TransmitReceive+0x70>
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005846:	d107      	bne.n	8005858 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d103      	bne.n	8005858 <HAL_SPI_TransmitReceive+0x68>
 8005850:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005854:	2b04      	cmp	r3, #4
 8005856:	d003      	beq.n	8005860 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005858:	2302      	movs	r3, #2
 800585a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800585e:	e15b      	b.n	8005b18 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d005      	beq.n	8005872 <HAL_SPI_TransmitReceive+0x82>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d002      	beq.n	8005872 <HAL_SPI_TransmitReceive+0x82>
 800586c:	887b      	ldrh	r3, [r7, #2]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d103      	bne.n	800587a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005878:	e14e      	b.n	8005b18 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005880:	b2db      	uxtb	r3, r3
 8005882:	2b04      	cmp	r3, #4
 8005884:	d003      	beq.n	800588e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2205      	movs	r2, #5
 800588a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2200      	movs	r2, #0
 8005892:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	887a      	ldrh	r2, [r7, #2]
 800589e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	887a      	ldrh	r2, [r7, #2]
 80058a4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	68ba      	ldr	r2, [r7, #8]
 80058aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	887a      	ldrh	r2, [r7, #2]
 80058b0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	887a      	ldrh	r2, [r7, #2]
 80058b6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2200      	movs	r2, #0
 80058c2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ce:	2b40      	cmp	r3, #64	; 0x40
 80058d0:	d007      	beq.n	80058e2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058e0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	68db      	ldr	r3, [r3, #12]
 80058e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058ea:	d178      	bne.n	80059de <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d002      	beq.n	80058fa <HAL_SPI_TransmitReceive+0x10a>
 80058f4:	8b7b      	ldrh	r3, [r7, #26]
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d166      	bne.n	80059c8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058fe:	881a      	ldrh	r2, [r3, #0]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800590a:	1c9a      	adds	r2, r3, #2
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005914:	b29b      	uxth	r3, r3
 8005916:	3b01      	subs	r3, #1
 8005918:	b29a      	uxth	r2, r3
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800591e:	e053      	b.n	80059c8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	f003 0302 	and.w	r3, r3, #2
 800592a:	2b02      	cmp	r3, #2
 800592c:	d11b      	bne.n	8005966 <HAL_SPI_TransmitReceive+0x176>
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005932:	b29b      	uxth	r3, r3
 8005934:	2b00      	cmp	r3, #0
 8005936:	d016      	beq.n	8005966 <HAL_SPI_TransmitReceive+0x176>
 8005938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800593a:	2b01      	cmp	r3, #1
 800593c:	d113      	bne.n	8005966 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005942:	881a      	ldrh	r2, [r3, #0]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800594e:	1c9a      	adds	r2, r3, #2
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005958:	b29b      	uxth	r3, r3
 800595a:	3b01      	subs	r3, #1
 800595c:	b29a      	uxth	r2, r3
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005962:	2300      	movs	r3, #0
 8005964:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	f003 0301 	and.w	r3, r3, #1
 8005970:	2b01      	cmp	r3, #1
 8005972:	d119      	bne.n	80059a8 <HAL_SPI_TransmitReceive+0x1b8>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005978:	b29b      	uxth	r3, r3
 800597a:	2b00      	cmp	r3, #0
 800597c:	d014      	beq.n	80059a8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68da      	ldr	r2, [r3, #12]
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005988:	b292      	uxth	r2, r2
 800598a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005990:	1c9a      	adds	r2, r3, #2
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800599a:	b29b      	uxth	r3, r3
 800599c:	3b01      	subs	r3, #1
 800599e:	b29a      	uxth	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059a4:	2301      	movs	r3, #1
 80059a6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80059a8:	f7fc fb70 	bl	800208c <HAL_GetTick>
 80059ac:	4602      	mov	r2, r0
 80059ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b0:	1ad3      	subs	r3, r2, r3
 80059b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d807      	bhi.n	80059c8 <HAL_SPI_TransmitReceive+0x1d8>
 80059b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059be:	d003      	beq.n	80059c8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80059c6:	e0a7      	b.n	8005b18 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d1a6      	bne.n	8005920 <HAL_SPI_TransmitReceive+0x130>
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d1a1      	bne.n	8005920 <HAL_SPI_TransmitReceive+0x130>
 80059dc:	e07c      	b.n	8005ad8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d002      	beq.n	80059ec <HAL_SPI_TransmitReceive+0x1fc>
 80059e6:	8b7b      	ldrh	r3, [r7, #26]
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d16b      	bne.n	8005ac4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	330c      	adds	r3, #12
 80059f6:	7812      	ldrb	r2, [r2, #0]
 80059f8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059fe:	1c5a      	adds	r2, r3, #1
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	b29a      	uxth	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a12:	e057      	b.n	8005ac4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f003 0302 	and.w	r3, r3, #2
 8005a1e:	2b02      	cmp	r3, #2
 8005a20:	d11c      	bne.n	8005a5c <HAL_SPI_TransmitReceive+0x26c>
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d017      	beq.n	8005a5c <HAL_SPI_TransmitReceive+0x26c>
 8005a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d114      	bne.n	8005a5c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	330c      	adds	r3, #12
 8005a3c:	7812      	ldrb	r2, [r2, #0]
 8005a3e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a44:	1c5a      	adds	r2, r3, #1
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	3b01      	subs	r3, #1
 8005a52:	b29a      	uxth	r2, r3
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d119      	bne.n	8005a9e <HAL_SPI_TransmitReceive+0x2ae>
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d014      	beq.n	8005a9e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68da      	ldr	r2, [r3, #12]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a7e:	b2d2      	uxtb	r2, r2
 8005a80:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a86:	1c5a      	adds	r2, r3, #1
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	3b01      	subs	r3, #1
 8005a94:	b29a      	uxth	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005a9e:	f7fc faf5 	bl	800208c <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d803      	bhi.n	8005ab6 <HAL_SPI_TransmitReceive+0x2c6>
 8005aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ab4:	d102      	bne.n	8005abc <HAL_SPI_TransmitReceive+0x2cc>
 8005ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d103      	bne.n	8005ac4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005abc:	2303      	movs	r3, #3
 8005abe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005ac2:	e029      	b.n	8005b18 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1a2      	bne.n	8005a14 <HAL_SPI_TransmitReceive+0x224>
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d19d      	bne.n	8005a14 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ad8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ada:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	f000 f8e5 	bl	8005cac <SPI_EndRxTxTransaction>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d006      	beq.n	8005af6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2220      	movs	r2, #32
 8005af2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005af4:	e010      	b.n	8005b18 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d10b      	bne.n	8005b16 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005afe:	2300      	movs	r3, #0
 8005b00:	617b      	str	r3, [r7, #20]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	617b      	str	r3, [r7, #20]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	617b      	str	r3, [r7, #20]
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	e000      	b.n	8005b18 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005b16:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005b28:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3730      	adds	r7, #48	; 0x30
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b084      	sub	sp, #16
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	60b9      	str	r1, [r7, #8]
 8005b3e:	603b      	str	r3, [r7, #0]
 8005b40:	4613      	mov	r3, r2
 8005b42:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b44:	e04c      	b.n	8005be0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b4c:	d048      	beq.n	8005be0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005b4e:	f7fc fa9d 	bl	800208c <HAL_GetTick>
 8005b52:	4602      	mov	r2, r0
 8005b54:	69bb      	ldr	r3, [r7, #24]
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	683a      	ldr	r2, [r7, #0]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d902      	bls.n	8005b64 <SPI_WaitFlagStateUntilTimeout+0x30>
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d13d      	bne.n	8005be0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	685a      	ldr	r2, [r3, #4]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005b72:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b7c:	d111      	bne.n	8005ba2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b86:	d004      	beq.n	8005b92 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b90:	d107      	bne.n	8005ba2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ba0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ba6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005baa:	d10f      	bne.n	8005bcc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005bba:	601a      	str	r2, [r3, #0]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005bca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e00f      	b.n	8005c00 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	689a      	ldr	r2, [r3, #8]
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	4013      	ands	r3, r2
 8005bea:	68ba      	ldr	r2, [r7, #8]
 8005bec:	429a      	cmp	r2, r3
 8005bee:	bf0c      	ite	eq
 8005bf0:	2301      	moveq	r3, #1
 8005bf2:	2300      	movne	r3, #0
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	79fb      	ldrb	r3, [r7, #7]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d1a3      	bne.n	8005b46 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b086      	sub	sp, #24
 8005c0c:	af02      	add	r7, sp, #8
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c1c:	d111      	bne.n	8005c42 <SPI_EndRxTransaction+0x3a>
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c26:	d004      	beq.n	8005c32 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c30:	d107      	bne.n	8005c42 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c40:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c4a:	d117      	bne.n	8005c7c <SPI_EndRxTransaction+0x74>
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c54:	d112      	bne.n	8005c7c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	9300      	str	r3, [sp, #0]
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	2101      	movs	r1, #1
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	f7ff ff67 	bl	8005b34 <SPI_WaitFlagStateUntilTimeout>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d01a      	beq.n	8005ca2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c70:	f043 0220 	orr.w	r2, r3, #32
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005c78:	2303      	movs	r3, #3
 8005c7a:	e013      	b.n	8005ca4 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	9300      	str	r3, [sp, #0]
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	2200      	movs	r2, #0
 8005c84:	2180      	movs	r1, #128	; 0x80
 8005c86:	68f8      	ldr	r0, [r7, #12]
 8005c88:	f7ff ff54 	bl	8005b34 <SPI_WaitFlagStateUntilTimeout>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d007      	beq.n	8005ca2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c96:	f043 0220 	orr.w	r2, r3, #32
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e000      	b.n	8005ca4 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005ca2:	2300      	movs	r3, #0
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	3710      	adds	r7, #16
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}

08005cac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b086      	sub	sp, #24
 8005cb0:	af02      	add	r7, sp, #8
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	60b9      	str	r1, [r7, #8]
 8005cb6:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	9300      	str	r3, [sp, #0]
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	2180      	movs	r1, #128	; 0x80
 8005cc2:	68f8      	ldr	r0, [r7, #12]
 8005cc4:	f7ff ff36 	bl	8005b34 <SPI_WaitFlagStateUntilTimeout>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d007      	beq.n	8005cde <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cd2:	f043 0220 	orr.w	r2, r3, #32
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e000      	b.n	8005ce0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3710      	adds	r7, #16
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d101      	bne.n	8005cfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e01d      	b.n	8005d36 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d106      	bne.n	8005d14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f815 	bl	8005d3e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2202      	movs	r2, #2
 8005d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	3304      	adds	r3, #4
 8005d24:	4619      	mov	r1, r3
 8005d26:	4610      	mov	r0, r2
 8005d28:	f000 f962 	bl	8005ff0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d34:	2300      	movs	r3, #0
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3708      	adds	r7, #8
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}

08005d3e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005d3e:	b480      	push	{r7}
 8005d40:	b083      	sub	sp, #12
 8005d42:	af00      	add	r7, sp, #0
 8005d44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005d46:	bf00      	nop
 8005d48:	370c      	adds	r7, #12
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bc80      	pop	{r7}
 8005d4e:	4770      	bx	lr

08005d50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b085      	sub	sp, #20
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68da      	ldr	r2, [r3, #12]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f042 0201 	orr.w	r2, r2, #1
 8005d66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f003 0307 	and.w	r3, r3, #7
 8005d72:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2b06      	cmp	r3, #6
 8005d78:	d007      	beq.n	8005d8a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f042 0201 	orr.w	r2, r2, #1
 8005d88:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d8a:	2300      	movs	r3, #0
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3714      	adds	r7, #20
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bc80      	pop	{r7}
 8005d94:	4770      	bx	lr

08005d96 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d96:	b580      	push	{r7, lr}
 8005d98:	b082      	sub	sp, #8
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	f003 0302 	and.w	r3, r3, #2
 8005da8:	2b02      	cmp	r3, #2
 8005daa:	d122      	bne.n	8005df2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	f003 0302 	and.w	r3, r3, #2
 8005db6:	2b02      	cmp	r3, #2
 8005db8:	d11b      	bne.n	8005df2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f06f 0202 	mvn.w	r2, #2
 8005dc2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	699b      	ldr	r3, [r3, #24]
 8005dd0:	f003 0303 	and.w	r3, r3, #3
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d003      	beq.n	8005de0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f000 f8ed 	bl	8005fb8 <HAL_TIM_IC_CaptureCallback>
 8005dde:	e005      	b.n	8005dec <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 f8e0 	bl	8005fa6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 f8ef 	bl	8005fca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	691b      	ldr	r3, [r3, #16]
 8005df8:	f003 0304 	and.w	r3, r3, #4
 8005dfc:	2b04      	cmp	r3, #4
 8005dfe:	d122      	bne.n	8005e46 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	f003 0304 	and.w	r3, r3, #4
 8005e0a:	2b04      	cmp	r3, #4
 8005e0c:	d11b      	bne.n	8005e46 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f06f 0204 	mvn.w	r2, #4
 8005e16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2202      	movs	r2, #2
 8005e1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	699b      	ldr	r3, [r3, #24]
 8005e24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d003      	beq.n	8005e34 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f000 f8c3 	bl	8005fb8 <HAL_TIM_IC_CaptureCallback>
 8005e32:	e005      	b.n	8005e40 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f000 f8b6 	bl	8005fa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 f8c5 	bl	8005fca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	691b      	ldr	r3, [r3, #16]
 8005e4c:	f003 0308 	and.w	r3, r3, #8
 8005e50:	2b08      	cmp	r3, #8
 8005e52:	d122      	bne.n	8005e9a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	f003 0308 	and.w	r3, r3, #8
 8005e5e:	2b08      	cmp	r3, #8
 8005e60:	d11b      	bne.n	8005e9a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f06f 0208 	mvn.w	r2, #8
 8005e6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2204      	movs	r2, #4
 8005e70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	69db      	ldr	r3, [r3, #28]
 8005e78:	f003 0303 	and.w	r3, r3, #3
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d003      	beq.n	8005e88 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f000 f899 	bl	8005fb8 <HAL_TIM_IC_CaptureCallback>
 8005e86:	e005      	b.n	8005e94 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f000 f88c 	bl	8005fa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f89b 	bl	8005fca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	691b      	ldr	r3, [r3, #16]
 8005ea0:	f003 0310 	and.w	r3, r3, #16
 8005ea4:	2b10      	cmp	r3, #16
 8005ea6:	d122      	bne.n	8005eee <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	68db      	ldr	r3, [r3, #12]
 8005eae:	f003 0310 	and.w	r3, r3, #16
 8005eb2:	2b10      	cmp	r3, #16
 8005eb4:	d11b      	bne.n	8005eee <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f06f 0210 	mvn.w	r2, #16
 8005ebe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2208      	movs	r2, #8
 8005ec4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	69db      	ldr	r3, [r3, #28]
 8005ecc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d003      	beq.n	8005edc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f000 f86f 	bl	8005fb8 <HAL_TIM_IC_CaptureCallback>
 8005eda:	e005      	b.n	8005ee8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f000 f862 	bl	8005fa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 f871 	bl	8005fca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2200      	movs	r2, #0
 8005eec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	691b      	ldr	r3, [r3, #16]
 8005ef4:	f003 0301 	and.w	r3, r3, #1
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d10e      	bne.n	8005f1a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	f003 0301 	and.w	r3, r3, #1
 8005f06:	2b01      	cmp	r3, #1
 8005f08:	d107      	bne.n	8005f1a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f06f 0201 	mvn.w	r2, #1
 8005f12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f7fb fdcb 	bl	8001ab0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	691b      	ldr	r3, [r3, #16]
 8005f20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f24:	2b80      	cmp	r3, #128	; 0x80
 8005f26:	d10e      	bne.n	8005f46 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f32:	2b80      	cmp	r3, #128	; 0x80
 8005f34:	d107      	bne.n	8005f46 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f000 f8c0 	bl	80060c6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	691b      	ldr	r3, [r3, #16]
 8005f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f50:	2b40      	cmp	r3, #64	; 0x40
 8005f52:	d10e      	bne.n	8005f72 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f5e:	2b40      	cmp	r3, #64	; 0x40
 8005f60:	d107      	bne.n	8005f72 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 f835 	bl	8005fdc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	f003 0320 	and.w	r3, r3, #32
 8005f7c:	2b20      	cmp	r3, #32
 8005f7e:	d10e      	bne.n	8005f9e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	f003 0320 	and.w	r3, r3, #32
 8005f8a:	2b20      	cmp	r3, #32
 8005f8c:	d107      	bne.n	8005f9e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f06f 0220 	mvn.w	r2, #32
 8005f96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f000 f88b 	bl	80060b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f9e:	bf00      	nop
 8005fa0:	3708      	adds	r7, #8
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}

08005fa6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005fa6:	b480      	push	{r7}
 8005fa8:	b083      	sub	sp, #12
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005fae:	bf00      	nop
 8005fb0:	370c      	adds	r7, #12
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bc80      	pop	{r7}
 8005fb6:	4770      	bx	lr

08005fb8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bc80      	pop	{r7}
 8005fc8:	4770      	bx	lr

08005fca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005fca:	b480      	push	{r7}
 8005fcc:	b083      	sub	sp, #12
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005fd2:	bf00      	nop
 8005fd4:	370c      	adds	r7, #12
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bc80      	pop	{r7}
 8005fda:	4770      	bx	lr

08005fdc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005fe4:	bf00      	nop
 8005fe6:	370c      	adds	r7, #12
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bc80      	pop	{r7}
 8005fec:	4770      	bx	lr
	...

08005ff0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b085      	sub	sp, #20
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4a29      	ldr	r2, [pc, #164]	; (80060a8 <TIM_Base_SetConfig+0xb8>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d00b      	beq.n	8006020 <TIM_Base_SetConfig+0x30>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800600e:	d007      	beq.n	8006020 <TIM_Base_SetConfig+0x30>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a26      	ldr	r2, [pc, #152]	; (80060ac <TIM_Base_SetConfig+0xbc>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d003      	beq.n	8006020 <TIM_Base_SetConfig+0x30>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a25      	ldr	r2, [pc, #148]	; (80060b0 <TIM_Base_SetConfig+0xc0>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d108      	bne.n	8006032 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006026:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	68fa      	ldr	r2, [r7, #12]
 800602e:	4313      	orrs	r3, r2
 8006030:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a1c      	ldr	r2, [pc, #112]	; (80060a8 <TIM_Base_SetConfig+0xb8>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d00b      	beq.n	8006052 <TIM_Base_SetConfig+0x62>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006040:	d007      	beq.n	8006052 <TIM_Base_SetConfig+0x62>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a19      	ldr	r2, [pc, #100]	; (80060ac <TIM_Base_SetConfig+0xbc>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d003      	beq.n	8006052 <TIM_Base_SetConfig+0x62>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a18      	ldr	r2, [pc, #96]	; (80060b0 <TIM_Base_SetConfig+0xc0>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d108      	bne.n	8006064 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006058:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	68fa      	ldr	r2, [r7, #12]
 8006060:	4313      	orrs	r3, r2
 8006062:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	695b      	ldr	r3, [r3, #20]
 800606e:	4313      	orrs	r3, r2
 8006070:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	68fa      	ldr	r2, [r7, #12]
 8006076:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	689a      	ldr	r2, [r3, #8]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	4a07      	ldr	r2, [pc, #28]	; (80060a8 <TIM_Base_SetConfig+0xb8>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d103      	bne.n	8006098 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	691a      	ldr	r2, [r3, #16]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2201      	movs	r2, #1
 800609c:	615a      	str	r2, [r3, #20]
}
 800609e:	bf00      	nop
 80060a0:	3714      	adds	r7, #20
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bc80      	pop	{r7}
 80060a6:	4770      	bx	lr
 80060a8:	40012c00 	.word	0x40012c00
 80060ac:	40000400 	.word	0x40000400
 80060b0:	40000800 	.word	0x40000800

080060b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b083      	sub	sp, #12
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060bc:	bf00      	nop
 80060be:	370c      	adds	r7, #12
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bc80      	pop	{r7}
 80060c4:	4770      	bx	lr

080060c6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060c6:	b480      	push	{r7}
 80060c8:	b083      	sub	sp, #12
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060ce:	bf00      	nop
 80060d0:	370c      	adds	r7, #12
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bc80      	pop	{r7}
 80060d6:	4770      	bx	lr

080060d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b082      	sub	sp, #8
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d101      	bne.n	80060ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e03f      	b.n	800616a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d106      	bne.n	8006104 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f7fb fda8 	bl	8001c54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2224      	movs	r2, #36	; 0x24
 8006108:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68da      	ldr	r2, [r3, #12]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800611a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f000 fa5f 	bl	80065e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	691a      	ldr	r2, [r3, #16]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006130:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	695a      	ldr	r2, [r3, #20]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006140:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68da      	ldr	r2, [r3, #12]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006150:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2220      	movs	r2, #32
 800615c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2220      	movs	r2, #32
 8006164:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	3708      	adds	r7, #8
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
	...

08006174 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b088      	sub	sp, #32
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	68db      	ldr	r3, [r3, #12]
 800618a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	695b      	ldr	r3, [r3, #20]
 8006192:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006194:	2300      	movs	r3, #0
 8006196:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006198:	2300      	movs	r3, #0
 800619a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800619c:	69fb      	ldr	r3, [r7, #28]
 800619e:	f003 030f 	and.w	r3, r3, #15
 80061a2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d10d      	bne.n	80061c6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	f003 0320 	and.w	r3, r3, #32
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d008      	beq.n	80061c6 <HAL_UART_IRQHandler+0x52>
 80061b4:	69bb      	ldr	r3, [r7, #24]
 80061b6:	f003 0320 	and.w	r3, r3, #32
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d003      	beq.n	80061c6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 f98d 	bl	80064de <UART_Receive_IT>
      return;
 80061c4:	e0cc      	b.n	8006360 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	f000 80ab 	beq.w	8006324 <HAL_UART_IRQHandler+0x1b0>
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	f003 0301 	and.w	r3, r3, #1
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d105      	bne.n	80061e4 <HAL_UART_IRQHandler+0x70>
 80061d8:	69bb      	ldr	r3, [r7, #24]
 80061da:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80061de:	2b00      	cmp	r3, #0
 80061e0:	f000 80a0 	beq.w	8006324 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80061e4:	69fb      	ldr	r3, [r7, #28]
 80061e6:	f003 0301 	and.w	r3, r3, #1
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00a      	beq.n	8006204 <HAL_UART_IRQHandler+0x90>
 80061ee:	69bb      	ldr	r3, [r7, #24]
 80061f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d005      	beq.n	8006204 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061fc:	f043 0201 	orr.w	r2, r3, #1
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006204:	69fb      	ldr	r3, [r7, #28]
 8006206:	f003 0304 	and.w	r3, r3, #4
 800620a:	2b00      	cmp	r3, #0
 800620c:	d00a      	beq.n	8006224 <HAL_UART_IRQHandler+0xb0>
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	f003 0301 	and.w	r3, r3, #1
 8006214:	2b00      	cmp	r3, #0
 8006216:	d005      	beq.n	8006224 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800621c:	f043 0202 	orr.w	r2, r3, #2
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006224:	69fb      	ldr	r3, [r7, #28]
 8006226:	f003 0302 	and.w	r3, r3, #2
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00a      	beq.n	8006244 <HAL_UART_IRQHandler+0xd0>
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f003 0301 	and.w	r3, r3, #1
 8006234:	2b00      	cmp	r3, #0
 8006236:	d005      	beq.n	8006244 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800623c:	f043 0204 	orr.w	r2, r3, #4
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006244:	69fb      	ldr	r3, [r7, #28]
 8006246:	f003 0308 	and.w	r3, r3, #8
 800624a:	2b00      	cmp	r3, #0
 800624c:	d00a      	beq.n	8006264 <HAL_UART_IRQHandler+0xf0>
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	f003 0301 	and.w	r3, r3, #1
 8006254:	2b00      	cmp	r3, #0
 8006256:	d005      	beq.n	8006264 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800625c:	f043 0208 	orr.w	r2, r3, #8
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006268:	2b00      	cmp	r3, #0
 800626a:	d078      	beq.n	800635e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800626c:	69fb      	ldr	r3, [r7, #28]
 800626e:	f003 0320 	and.w	r3, r3, #32
 8006272:	2b00      	cmp	r3, #0
 8006274:	d007      	beq.n	8006286 <HAL_UART_IRQHandler+0x112>
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	f003 0320 	and.w	r3, r3, #32
 800627c:	2b00      	cmp	r3, #0
 800627e:	d002      	beq.n	8006286 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f000 f92c 	bl	80064de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	695b      	ldr	r3, [r3, #20]
 800628c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006290:	2b00      	cmp	r3, #0
 8006292:	bf14      	ite	ne
 8006294:	2301      	movne	r3, #1
 8006296:	2300      	moveq	r3, #0
 8006298:	b2db      	uxtb	r3, r3
 800629a:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062a0:	f003 0308 	and.w	r3, r3, #8
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d102      	bne.n	80062ae <HAL_UART_IRQHandler+0x13a>
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d031      	beq.n	8006312 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 f877 	bl	80063a2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d023      	beq.n	800630a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	695a      	ldr	r2, [r3, #20]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062d0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d013      	beq.n	8006302 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062de:	4a22      	ldr	r2, [pc, #136]	; (8006368 <HAL_UART_IRQHandler+0x1f4>)
 80062e0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062e6:	4618      	mov	r0, r3
 80062e8:	f7fc f836 	bl	8002358 <HAL_DMA_Abort_IT>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d016      	beq.n	8006320 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80062fc:	4610      	mov	r0, r2
 80062fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006300:	e00e      	b.n	8006320 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f000 f844 	bl	8006390 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006308:	e00a      	b.n	8006320 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 f840 	bl	8006390 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006310:	e006      	b.n	8006320 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 f83c 	bl	8006390 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800631e:	e01e      	b.n	800635e <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006320:	bf00      	nop
    return;
 8006322:	e01c      	b.n	800635e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006324:	69fb      	ldr	r3, [r7, #28]
 8006326:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800632a:	2b00      	cmp	r3, #0
 800632c:	d008      	beq.n	8006340 <HAL_UART_IRQHandler+0x1cc>
 800632e:	69bb      	ldr	r3, [r7, #24]
 8006330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006334:	2b00      	cmp	r3, #0
 8006336:	d003      	beq.n	8006340 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f000 f863 	bl	8006404 <UART_Transmit_IT>
    return;
 800633e:	e00f      	b.n	8006360 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006346:	2b00      	cmp	r3, #0
 8006348:	d00a      	beq.n	8006360 <HAL_UART_IRQHandler+0x1ec>
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006350:	2b00      	cmp	r3, #0
 8006352:	d005      	beq.n	8006360 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 f8aa 	bl	80064ae <UART_EndTransmit_IT>
    return;
 800635a:	bf00      	nop
 800635c:	e000      	b.n	8006360 <HAL_UART_IRQHandler+0x1ec>
    return;
 800635e:	bf00      	nop
  }
}
 8006360:	3720      	adds	r7, #32
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	080063dd 	.word	0x080063dd

0800636c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006374:	bf00      	nop
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	bc80      	pop	{r7}
 800637c:	4770      	bx	lr

0800637e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800637e:	b480      	push	{r7}
 8006380:	b083      	sub	sp, #12
 8006382:	af00      	add	r7, sp, #0
 8006384:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006386:	bf00      	nop
 8006388:	370c      	adds	r7, #12
 800638a:	46bd      	mov	sp, r7
 800638c:	bc80      	pop	{r7}
 800638e:	4770      	bx	lr

08006390 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006398:	bf00      	nop
 800639a:	370c      	adds	r7, #12
 800639c:	46bd      	mov	sp, r7
 800639e:	bc80      	pop	{r7}
 80063a0:	4770      	bx	lr

080063a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063a2:	b480      	push	{r7}
 80063a4:	b083      	sub	sp, #12
 80063a6:	af00      	add	r7, sp, #0
 80063a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	68da      	ldr	r2, [r3, #12]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80063b8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	695a      	ldr	r2, [r3, #20]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 0201 	bic.w	r2, r2, #1
 80063c8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2220      	movs	r2, #32
 80063ce:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80063d2:	bf00      	nop
 80063d4:	370c      	adds	r7, #12
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bc80      	pop	{r7}
 80063da:	4770      	bx	lr

080063dc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2200      	movs	r2, #0
 80063ee:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2200      	movs	r2, #0
 80063f4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063f6:	68f8      	ldr	r0, [r7, #12]
 80063f8:	f7ff ffca 	bl	8006390 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063fc:	bf00      	nop
 80063fe:	3710      	adds	r7, #16
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}

08006404 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006404:	b480      	push	{r7}
 8006406:	b085      	sub	sp, #20
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006412:	b2db      	uxtb	r3, r3
 8006414:	2b21      	cmp	r3, #33	; 0x21
 8006416:	d144      	bne.n	80064a2 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006420:	d11a      	bne.n	8006458 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a1b      	ldr	r3, [r3, #32]
 8006426:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	881b      	ldrh	r3, [r3, #0]
 800642c:	461a      	mov	r2, r3
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006436:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	691b      	ldr	r3, [r3, #16]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d105      	bne.n	800644c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a1b      	ldr	r3, [r3, #32]
 8006444:	1c9a      	adds	r2, r3, #2
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	621a      	str	r2, [r3, #32]
 800644a:	e00e      	b.n	800646a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6a1b      	ldr	r3, [r3, #32]
 8006450:	1c5a      	adds	r2, r3, #1
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	621a      	str	r2, [r3, #32]
 8006456:	e008      	b.n	800646a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6a1b      	ldr	r3, [r3, #32]
 800645c:	1c59      	adds	r1, r3, #1
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	6211      	str	r1, [r2, #32]
 8006462:	781a      	ldrb	r2, [r3, #0]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800646e:	b29b      	uxth	r3, r3
 8006470:	3b01      	subs	r3, #1
 8006472:	b29b      	uxth	r3, r3
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	4619      	mov	r1, r3
 8006478:	84d1      	strh	r1, [r2, #38]	; 0x26
 800647a:	2b00      	cmp	r3, #0
 800647c:	d10f      	bne.n	800649e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	68da      	ldr	r2, [r3, #12]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800648c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	68da      	ldr	r2, [r3, #12]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800649c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800649e:	2300      	movs	r3, #0
 80064a0:	e000      	b.n	80064a4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80064a2:	2302      	movs	r3, #2
  }
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3714      	adds	r7, #20
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bc80      	pop	{r7}
 80064ac:	4770      	bx	lr

080064ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064ae:	b580      	push	{r7, lr}
 80064b0:	b082      	sub	sp, #8
 80064b2:	af00      	add	r7, sp, #0
 80064b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68da      	ldr	r2, [r3, #12]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2220      	movs	r2, #32
 80064ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f7ff ff4c 	bl	800636c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80064d4:	2300      	movs	r3, #0
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3708      	adds	r7, #8
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}

080064de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80064de:	b580      	push	{r7, lr}
 80064e0:	b084      	sub	sp, #16
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	2b22      	cmp	r3, #34	; 0x22
 80064f0:	d171      	bne.n	80065d6 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064fa:	d123      	bne.n	8006544 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006500:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d10e      	bne.n	8006528 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	b29b      	uxth	r3, r3
 8006512:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006516:	b29a      	uxth	r2, r3
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006520:	1c9a      	adds	r2, r3, #2
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	629a      	str	r2, [r3, #40]	; 0x28
 8006526:	e029      	b.n	800657c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	b29b      	uxth	r3, r3
 8006530:	b2db      	uxtb	r3, r3
 8006532:	b29a      	uxth	r2, r3
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800653c:	1c5a      	adds	r2, r3, #1
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	629a      	str	r2, [r3, #40]	; 0x28
 8006542:	e01b      	b.n	800657c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	691b      	ldr	r3, [r3, #16]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d10a      	bne.n	8006562 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	6858      	ldr	r0, [r3, #4]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006556:	1c59      	adds	r1, r3, #1
 8006558:	687a      	ldr	r2, [r7, #4]
 800655a:	6291      	str	r1, [r2, #40]	; 0x28
 800655c:	b2c2      	uxtb	r2, r0
 800655e:	701a      	strb	r2, [r3, #0]
 8006560:	e00c      	b.n	800657c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	b2da      	uxtb	r2, r3
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800656e:	1c58      	adds	r0, r3, #1
 8006570:	6879      	ldr	r1, [r7, #4]
 8006572:	6288      	str	r0, [r1, #40]	; 0x28
 8006574:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006578:	b2d2      	uxtb	r2, r2
 800657a:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006580:	b29b      	uxth	r3, r3
 8006582:	3b01      	subs	r3, #1
 8006584:	b29b      	uxth	r3, r3
 8006586:	687a      	ldr	r2, [r7, #4]
 8006588:	4619      	mov	r1, r3
 800658a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800658c:	2b00      	cmp	r3, #0
 800658e:	d120      	bne.n	80065d2 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68da      	ldr	r2, [r3, #12]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f022 0220 	bic.w	r2, r2, #32
 800659e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	68da      	ldr	r2, [r3, #12]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	695a      	ldr	r2, [r3, #20]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f022 0201 	bic.w	r2, r2, #1
 80065be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2220      	movs	r2, #32
 80065c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f7ff fed8 	bl	800637e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80065ce:	2300      	movs	r3, #0
 80065d0:	e002      	b.n	80065d8 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80065d2:	2300      	movs	r3, #0
 80065d4:	e000      	b.n	80065d8 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80065d6:	2302      	movs	r3, #2
  }
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3710      	adds	r7, #16
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}

080065e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	68da      	ldr	r2, [r3, #12]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	430a      	orrs	r2, r1
 80065fc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	689a      	ldr	r2, [r3, #8]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	691b      	ldr	r3, [r3, #16]
 8006606:	431a      	orrs	r2, r3
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	695b      	ldr	r3, [r3, #20]
 800660c:	4313      	orrs	r3, r2
 800660e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800661a:	f023 030c 	bic.w	r3, r3, #12
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	6812      	ldr	r2, [r2, #0]
 8006622:	68f9      	ldr	r1, [r7, #12]
 8006624:	430b      	orrs	r3, r1
 8006626:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	695b      	ldr	r3, [r3, #20]
 800662e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	699a      	ldr	r2, [r3, #24]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	430a      	orrs	r2, r1
 800663c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4a52      	ldr	r2, [pc, #328]	; (800678c <UART_SetConfig+0x1ac>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d14e      	bne.n	80066e6 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006648:	f7fe fd1c 	bl	8005084 <HAL_RCC_GetPCLK2Freq>
 800664c:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800664e:	68ba      	ldr	r2, [r7, #8]
 8006650:	4613      	mov	r3, r2
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	4413      	add	r3, r2
 8006656:	009a      	lsls	r2, r3, #2
 8006658:	441a      	add	r2, r3
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	009b      	lsls	r3, r3, #2
 8006660:	fbb2 f3f3 	udiv	r3, r2, r3
 8006664:	4a4a      	ldr	r2, [pc, #296]	; (8006790 <UART_SetConfig+0x1b0>)
 8006666:	fba2 2303 	umull	r2, r3, r2, r3
 800666a:	095b      	lsrs	r3, r3, #5
 800666c:	0119      	lsls	r1, r3, #4
 800666e:	68ba      	ldr	r2, [r7, #8]
 8006670:	4613      	mov	r3, r2
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	4413      	add	r3, r2
 8006676:	009a      	lsls	r2, r3, #2
 8006678:	441a      	add	r2, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	fbb2 f2f3 	udiv	r2, r2, r3
 8006684:	4b42      	ldr	r3, [pc, #264]	; (8006790 <UART_SetConfig+0x1b0>)
 8006686:	fba3 0302 	umull	r0, r3, r3, r2
 800668a:	095b      	lsrs	r3, r3, #5
 800668c:	2064      	movs	r0, #100	; 0x64
 800668e:	fb00 f303 	mul.w	r3, r0, r3
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	011b      	lsls	r3, r3, #4
 8006696:	3332      	adds	r3, #50	; 0x32
 8006698:	4a3d      	ldr	r2, [pc, #244]	; (8006790 <UART_SetConfig+0x1b0>)
 800669a:	fba2 2303 	umull	r2, r3, r2, r3
 800669e:	095b      	lsrs	r3, r3, #5
 80066a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066a4:	4419      	add	r1, r3
 80066a6:	68ba      	ldr	r2, [r7, #8]
 80066a8:	4613      	mov	r3, r2
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	4413      	add	r3, r2
 80066ae:	009a      	lsls	r2, r3, #2
 80066b0:	441a      	add	r2, r3
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80066bc:	4b34      	ldr	r3, [pc, #208]	; (8006790 <UART_SetConfig+0x1b0>)
 80066be:	fba3 0302 	umull	r0, r3, r3, r2
 80066c2:	095b      	lsrs	r3, r3, #5
 80066c4:	2064      	movs	r0, #100	; 0x64
 80066c6:	fb00 f303 	mul.w	r3, r0, r3
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	011b      	lsls	r3, r3, #4
 80066ce:	3332      	adds	r3, #50	; 0x32
 80066d0:	4a2f      	ldr	r2, [pc, #188]	; (8006790 <UART_SetConfig+0x1b0>)
 80066d2:	fba2 2303 	umull	r2, r3, r2, r3
 80066d6:	095b      	lsrs	r3, r3, #5
 80066d8:	f003 020f 	and.w	r2, r3, #15
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	440a      	add	r2, r1
 80066e2:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80066e4:	e04d      	b.n	8006782 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80066e6:	f7fe fcb9 	bl	800505c <HAL_RCC_GetPCLK1Freq>
 80066ea:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80066ec:	68ba      	ldr	r2, [r7, #8]
 80066ee:	4613      	mov	r3, r2
 80066f0:	009b      	lsls	r3, r3, #2
 80066f2:	4413      	add	r3, r2
 80066f4:	009a      	lsls	r2, r3, #2
 80066f6:	441a      	add	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	009b      	lsls	r3, r3, #2
 80066fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006702:	4a23      	ldr	r2, [pc, #140]	; (8006790 <UART_SetConfig+0x1b0>)
 8006704:	fba2 2303 	umull	r2, r3, r2, r3
 8006708:	095b      	lsrs	r3, r3, #5
 800670a:	0119      	lsls	r1, r3, #4
 800670c:	68ba      	ldr	r2, [r7, #8]
 800670e:	4613      	mov	r3, r2
 8006710:	009b      	lsls	r3, r3, #2
 8006712:	4413      	add	r3, r2
 8006714:	009a      	lsls	r2, r3, #2
 8006716:	441a      	add	r2, r3
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006722:	4b1b      	ldr	r3, [pc, #108]	; (8006790 <UART_SetConfig+0x1b0>)
 8006724:	fba3 0302 	umull	r0, r3, r3, r2
 8006728:	095b      	lsrs	r3, r3, #5
 800672a:	2064      	movs	r0, #100	; 0x64
 800672c:	fb00 f303 	mul.w	r3, r0, r3
 8006730:	1ad3      	subs	r3, r2, r3
 8006732:	011b      	lsls	r3, r3, #4
 8006734:	3332      	adds	r3, #50	; 0x32
 8006736:	4a16      	ldr	r2, [pc, #88]	; (8006790 <UART_SetConfig+0x1b0>)
 8006738:	fba2 2303 	umull	r2, r3, r2, r3
 800673c:	095b      	lsrs	r3, r3, #5
 800673e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006742:	4419      	add	r1, r3
 8006744:	68ba      	ldr	r2, [r7, #8]
 8006746:	4613      	mov	r3, r2
 8006748:	009b      	lsls	r3, r3, #2
 800674a:	4413      	add	r3, r2
 800674c:	009a      	lsls	r2, r3, #2
 800674e:	441a      	add	r2, r3
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	fbb2 f2f3 	udiv	r2, r2, r3
 800675a:	4b0d      	ldr	r3, [pc, #52]	; (8006790 <UART_SetConfig+0x1b0>)
 800675c:	fba3 0302 	umull	r0, r3, r3, r2
 8006760:	095b      	lsrs	r3, r3, #5
 8006762:	2064      	movs	r0, #100	; 0x64
 8006764:	fb00 f303 	mul.w	r3, r0, r3
 8006768:	1ad3      	subs	r3, r2, r3
 800676a:	011b      	lsls	r3, r3, #4
 800676c:	3332      	adds	r3, #50	; 0x32
 800676e:	4a08      	ldr	r2, [pc, #32]	; (8006790 <UART_SetConfig+0x1b0>)
 8006770:	fba2 2303 	umull	r2, r3, r2, r3
 8006774:	095b      	lsrs	r3, r3, #5
 8006776:	f003 020f 	and.w	r2, r3, #15
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	440a      	add	r2, r1
 8006780:	609a      	str	r2, [r3, #8]
}
 8006782:	bf00      	nop
 8006784:	3710      	adds	r7, #16
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	40013800 	.word	0x40013800
 8006790:	51eb851f 	.word	0x51eb851f

08006794 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006794:	b084      	sub	sp, #16
 8006796:	b480      	push	{r7}
 8006798:	b083      	sub	sp, #12
 800679a:	af00      	add	r7, sp, #0
 800679c:	6078      	str	r0, [r7, #4]
 800679e:	f107 0014 	add.w	r0, r7, #20
 80067a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80067a6:	2300      	movs	r3, #0
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bc80      	pop	{r7}
 80067b0:	b004      	add	sp, #16
 80067b2:	4770      	bx	lr

080067b4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b085      	sub	sp, #20
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80067bc:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80067c0:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80067c8:	b29a      	uxth	r2, r3
 80067ca:	89fb      	ldrh	r3, [r7, #14]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	b29a      	uxth	r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80067d6:	2300      	movs	r3, #0
}
 80067d8:	4618      	mov	r0, r3
 80067da:	3714      	adds	r7, #20
 80067dc:	46bd      	mov	sp, r7
 80067de:	bc80      	pop	{r7}
 80067e0:	4770      	bx	lr

080067e2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80067e2:	b480      	push	{r7}
 80067e4:	b085      	sub	sp, #20
 80067e6:	af00      	add	r7, sp, #0
 80067e8:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80067ea:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80067ee:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80067f6:	b29b      	uxth	r3, r3
 80067f8:	b21a      	sxth	r2, r3
 80067fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80067fe:	43db      	mvns	r3, r3
 8006800:	b21b      	sxth	r3, r3
 8006802:	4013      	ands	r3, r2
 8006804:	b21b      	sxth	r3, r3
 8006806:	b29a      	uxth	r2, r3
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800680e:	2300      	movs	r3, #0
}
 8006810:	4618      	mov	r0, r3
 8006812:	3714      	adds	r7, #20
 8006814:	46bd      	mov	sp, r7
 8006816:	bc80      	pop	{r7}
 8006818:	4770      	bx	lr

0800681a <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800681a:	b480      	push	{r7}
 800681c:	b083      	sub	sp, #12
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
 8006822:	460b      	mov	r3, r1
 8006824:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006826:	2300      	movs	r3, #0
}
 8006828:	4618      	mov	r0, r3
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	bc80      	pop	{r7}
 8006830:	4770      	bx	lr

08006832 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006832:	b084      	sub	sp, #16
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	f107 0014 	add.w	r0, r7, #20
 8006840:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2201      	movs	r2, #1
 8006848:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f7ff ffa5 	bl	80067b4 <USB_EnableGlobalInt>

  return HAL_OK;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3708      	adds	r7, #8
 8006870:	46bd      	mov	sp, r7
 8006872:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006876:	b004      	add	sp, #16
 8006878:	4770      	bx	lr

0800687a <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef *USBx, uint32_t num)
{
 800687a:	b480      	push	{r7}
 800687c:	b083      	sub	sp, #12
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
 8006882:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006884:	2300      	movs	r3, #0
}
 8006886:	4618      	mov	r0, r3
 8006888:	370c      	adds	r7, #12
 800688a:	46bd      	mov	sp, r7
 800688c:	bc80      	pop	{r7}
 800688e:	4770      	bx	lr

08006890 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef *USBx)
{
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	370c      	adds	r7, #12
 800689e:	46bd      	mov	sp, r7
 80068a0:	bc80      	pop	{r7}
 80068a2:	4770      	bx	lr

080068a4 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80068a4:	b490      	push	{r4, r7}
 80068a6:	b084      	sub	sp, #16
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80068ae:	2300      	movs	r3, #0
 80068b0:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80068b2:	687a      	ldr	r2, [r7, #4]
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	781b      	ldrb	r3, [r3, #0]
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	4413      	add	r3, r2
 80068bc:	881b      	ldrh	r3, [r3, #0]
 80068be:	b29b      	uxth	r3, r3
 80068c0:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80068c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068c8:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	78db      	ldrb	r3, [r3, #3]
 80068ce:	2b03      	cmp	r3, #3
 80068d0:	d819      	bhi.n	8006906 <USB_ActivateEndpoint+0x62>
 80068d2:	a201      	add	r2, pc, #4	; (adr r2, 80068d8 <USB_ActivateEndpoint+0x34>)
 80068d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068d8:	080068e9 	.word	0x080068e9
 80068dc:	080068fd 	.word	0x080068fd
 80068e0:	0800690d 	.word	0x0800690d
 80068e4:	080068f3 	.word	0x080068f3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80068e8:	89bb      	ldrh	r3, [r7, #12]
 80068ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80068ee:	81bb      	strh	r3, [r7, #12]
      break;
 80068f0:	e00d      	b.n	800690e <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80068f2:	89bb      	ldrh	r3, [r7, #12]
 80068f4:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80068f8:	81bb      	strh	r3, [r7, #12]
      break;
 80068fa:	e008      	b.n	800690e <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80068fc:	89bb      	ldrh	r3, [r7, #12]
 80068fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006902:	81bb      	strh	r3, [r7, #12]
      break;
 8006904:	e003      	b.n	800690e <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	73fb      	strb	r3, [r7, #15]
      break;
 800690a:	e000      	b.n	800690e <USB_ActivateEndpoint+0x6a>
      break;
 800690c:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 800690e:	687a      	ldr	r2, [r7, #4]
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	441a      	add	r2, r3
 8006918:	89bb      	ldrh	r3, [r7, #12]
 800691a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800691e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006922:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006926:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800692a:	b29b      	uxth	r3, r3
 800692c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800692e:	687a      	ldr	r2, [r7, #4]
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	781b      	ldrb	r3, [r3, #0]
 8006934:	009b      	lsls	r3, r3, #2
 8006936:	4413      	add	r3, r2
 8006938:	881b      	ldrh	r3, [r3, #0]
 800693a:	b29b      	uxth	r3, r3
 800693c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006940:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006944:	b29a      	uxth	r2, r3
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	b29b      	uxth	r3, r3
 800694c:	4313      	orrs	r3, r2
 800694e:	b29c      	uxth	r4, r3
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	441a      	add	r2, r3
 800695a:	4b8a      	ldr	r3, [pc, #552]	; (8006b84 <USB_ActivateEndpoint+0x2e0>)
 800695c:	4323      	orrs	r3, r4
 800695e:	b29b      	uxth	r3, r3
 8006960:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	7b1b      	ldrb	r3, [r3, #12]
 8006966:	2b00      	cmp	r3, #0
 8006968:	f040 8112 	bne.w	8006b90 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	785b      	ldrb	r3, [r3, #1]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d067      	beq.n	8006a44 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006974:	687c      	ldr	r4, [r7, #4]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800697c:	b29b      	uxth	r3, r3
 800697e:	441c      	add	r4, r3
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	011b      	lsls	r3, r3, #4
 8006986:	4423      	add	r3, r4
 8006988:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800698c:	461c      	mov	r4, r3
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	88db      	ldrh	r3, [r3, #6]
 8006992:	085b      	lsrs	r3, r3, #1
 8006994:	b29b      	uxth	r3, r3
 8006996:	005b      	lsls	r3, r3, #1
 8006998:	b29b      	uxth	r3, r3
 800699a:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	781b      	ldrb	r3, [r3, #0]
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	4413      	add	r3, r2
 80069a6:	881b      	ldrh	r3, [r3, #0]
 80069a8:	b29c      	uxth	r4, r3
 80069aa:	4623      	mov	r3, r4
 80069ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d014      	beq.n	80069de <USB_ActivateEndpoint+0x13a>
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	781b      	ldrb	r3, [r3, #0]
 80069ba:	009b      	lsls	r3, r3, #2
 80069bc:	4413      	add	r3, r2
 80069be:	881b      	ldrh	r3, [r3, #0]
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069ca:	b29c      	uxth	r4, r3
 80069cc:	687a      	ldr	r2, [r7, #4]
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	441a      	add	r2, r3
 80069d6:	4b6c      	ldr	r3, [pc, #432]	; (8006b88 <USB_ActivateEndpoint+0x2e4>)
 80069d8:	4323      	orrs	r3, r4
 80069da:	b29b      	uxth	r3, r3
 80069dc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	78db      	ldrb	r3, [r3, #3]
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d018      	beq.n	8006a18 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	781b      	ldrb	r3, [r3, #0]
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	4413      	add	r3, r2
 80069f0:	881b      	ldrh	r3, [r3, #0]
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069fc:	b29c      	uxth	r4, r3
 80069fe:	f084 0320 	eor.w	r3, r4, #32
 8006a02:	b29c      	uxth	r4, r3
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	009b      	lsls	r3, r3, #2
 8006a0c:	441a      	add	r2, r3
 8006a0e:	4b5d      	ldr	r3, [pc, #372]	; (8006b84 <USB_ActivateEndpoint+0x2e0>)
 8006a10:	4323      	orrs	r3, r4
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	8013      	strh	r3, [r2, #0]
 8006a16:	e22b      	b.n	8006e70 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006a18:	687a      	ldr	r2, [r7, #4]
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	781b      	ldrb	r3, [r3, #0]
 8006a1e:	009b      	lsls	r3, r3, #2
 8006a20:	4413      	add	r3, r2
 8006a22:	881b      	ldrh	r3, [r3, #0]
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a2e:	b29c      	uxth	r4, r3
 8006a30:	687a      	ldr	r2, [r7, #4]
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	781b      	ldrb	r3, [r3, #0]
 8006a36:	009b      	lsls	r3, r3, #2
 8006a38:	441a      	add	r2, r3
 8006a3a:	4b52      	ldr	r3, [pc, #328]	; (8006b84 <USB_ActivateEndpoint+0x2e0>)
 8006a3c:	4323      	orrs	r3, r4
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	8013      	strh	r3, [r2, #0]
 8006a42:	e215      	b.n	8006e70 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006a44:	687c      	ldr	r4, [r7, #4]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	441c      	add	r4, r3
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	781b      	ldrb	r3, [r3, #0]
 8006a54:	011b      	lsls	r3, r3, #4
 8006a56:	4423      	add	r3, r4
 8006a58:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006a5c:	461c      	mov	r4, r3
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	88db      	ldrh	r3, [r3, #6]
 8006a62:	085b      	lsrs	r3, r3, #1
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	005b      	lsls	r3, r3, #1
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006a6c:	687c      	ldr	r4, [r7, #4]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	441c      	add	r4, r3
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	781b      	ldrb	r3, [r3, #0]
 8006a7c:	011b      	lsls	r3, r3, #4
 8006a7e:	4423      	add	r3, r4
 8006a80:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006a84:	461c      	mov	r4, r3
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	691b      	ldr	r3, [r3, #16]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d10e      	bne.n	8006aac <USB_ActivateEndpoint+0x208>
 8006a8e:	8823      	ldrh	r3, [r4, #0]
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	8023      	strh	r3, [r4, #0]
 8006a9a:	8823      	ldrh	r3, [r4, #0]
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006aa2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006aa6:	b29b      	uxth	r3, r3
 8006aa8:	8023      	strh	r3, [r4, #0]
 8006aaa:	e02d      	b.n	8006b08 <USB_ActivateEndpoint+0x264>
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	691b      	ldr	r3, [r3, #16]
 8006ab0:	2b3e      	cmp	r3, #62	; 0x3e
 8006ab2:	d812      	bhi.n	8006ada <USB_ActivateEndpoint+0x236>
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	691b      	ldr	r3, [r3, #16]
 8006ab8:	085b      	lsrs	r3, r3, #1
 8006aba:	60bb      	str	r3, [r7, #8]
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	691b      	ldr	r3, [r3, #16]
 8006ac0:	f003 0301 	and.w	r3, r3, #1
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d002      	beq.n	8006ace <USB_ActivateEndpoint+0x22a>
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	3301      	adds	r3, #1
 8006acc:	60bb      	str	r3, [r7, #8]
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	029b      	lsls	r3, r3, #10
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	8023      	strh	r3, [r4, #0]
 8006ad8:	e016      	b.n	8006b08 <USB_ActivateEndpoint+0x264>
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	691b      	ldr	r3, [r3, #16]
 8006ade:	095b      	lsrs	r3, r3, #5
 8006ae0:	60bb      	str	r3, [r7, #8]
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	691b      	ldr	r3, [r3, #16]
 8006ae6:	f003 031f 	and.w	r3, r3, #31
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d102      	bne.n	8006af4 <USB_ActivateEndpoint+0x250>
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	3b01      	subs	r3, #1
 8006af2:	60bb      	str	r3, [r7, #8]
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	029b      	lsls	r3, r3, #10
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006b08:	687a      	ldr	r2, [r7, #4]
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	009b      	lsls	r3, r3, #2
 8006b10:	4413      	add	r3, r2
 8006b12:	881b      	ldrh	r3, [r3, #0]
 8006b14:	b29c      	uxth	r4, r3
 8006b16:	4623      	mov	r3, r4
 8006b18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d014      	beq.n	8006b4a <USB_ActivateEndpoint+0x2a6>
 8006b20:	687a      	ldr	r2, [r7, #4]
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	781b      	ldrb	r3, [r3, #0]
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	4413      	add	r3, r2
 8006b2a:	881b      	ldrh	r3, [r3, #0]
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b36:	b29c      	uxth	r4, r3
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	441a      	add	r2, r3
 8006b42:	4b12      	ldr	r3, [pc, #72]	; (8006b8c <USB_ActivateEndpoint+0x2e8>)
 8006b44:	4323      	orrs	r3, r4
 8006b46:	b29b      	uxth	r3, r3
 8006b48:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006b4a:	687a      	ldr	r2, [r7, #4]
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	4413      	add	r3, r2
 8006b54:	881b      	ldrh	r3, [r3, #0]
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b60:	b29c      	uxth	r4, r3
 8006b62:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006b66:	b29c      	uxth	r4, r3
 8006b68:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006b6c:	b29c      	uxth	r4, r3
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	781b      	ldrb	r3, [r3, #0]
 8006b74:	009b      	lsls	r3, r3, #2
 8006b76:	441a      	add	r2, r3
 8006b78:	4b02      	ldr	r3, [pc, #8]	; (8006b84 <USB_ActivateEndpoint+0x2e0>)
 8006b7a:	4323      	orrs	r3, r4
 8006b7c:	b29b      	uxth	r3, r3
 8006b7e:	8013      	strh	r3, [r2, #0]
 8006b80:	e176      	b.n	8006e70 <USB_ActivateEndpoint+0x5cc>
 8006b82:	bf00      	nop
 8006b84:	ffff8080 	.word	0xffff8080
 8006b88:	ffff80c0 	.word	0xffff80c0
 8006b8c:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	4413      	add	r3, r2
 8006b9a:	881b      	ldrh	r3, [r3, #0]
 8006b9c:	b29b      	uxth	r3, r3
 8006b9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ba6:	b29c      	uxth	r4, r3
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	009b      	lsls	r3, r3, #2
 8006bb0:	441a      	add	r2, r3
 8006bb2:	4b96      	ldr	r3, [pc, #600]	; (8006e0c <USB_ActivateEndpoint+0x568>)
 8006bb4:	4323      	orrs	r3, r4
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006bba:	687c      	ldr	r4, [r7, #4]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	441c      	add	r4, r3
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	011b      	lsls	r3, r3, #4
 8006bcc:	4423      	add	r3, r4
 8006bce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006bd2:	461c      	mov	r4, r3
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	891b      	ldrh	r3, [r3, #8]
 8006bd8:	085b      	lsrs	r3, r3, #1
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	005b      	lsls	r3, r3, #1
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	8023      	strh	r3, [r4, #0]
 8006be2:	687c      	ldr	r4, [r7, #4]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	441c      	add	r4, r3
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	781b      	ldrb	r3, [r3, #0]
 8006bf2:	011b      	lsls	r3, r3, #4
 8006bf4:	4423      	add	r3, r4
 8006bf6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006bfa:	461c      	mov	r4, r3
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	895b      	ldrh	r3, [r3, #10]
 8006c00:	085b      	lsrs	r3, r3, #1
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	005b      	lsls	r3, r3, #1
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	785b      	ldrb	r3, [r3, #1]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f040 8088 	bne.w	8006d24 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	781b      	ldrb	r3, [r3, #0]
 8006c1a:	009b      	lsls	r3, r3, #2
 8006c1c:	4413      	add	r3, r2
 8006c1e:	881b      	ldrh	r3, [r3, #0]
 8006c20:	b29c      	uxth	r4, r3
 8006c22:	4623      	mov	r3, r4
 8006c24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d014      	beq.n	8006c56 <USB_ActivateEndpoint+0x3b2>
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	009b      	lsls	r3, r3, #2
 8006c34:	4413      	add	r3, r2
 8006c36:	881b      	ldrh	r3, [r3, #0]
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c42:	b29c      	uxth	r4, r3
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	441a      	add	r2, r3
 8006c4e:	4b70      	ldr	r3, [pc, #448]	; (8006e10 <USB_ActivateEndpoint+0x56c>)
 8006c50:	4323      	orrs	r3, r4
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	781b      	ldrb	r3, [r3, #0]
 8006c5c:	009b      	lsls	r3, r3, #2
 8006c5e:	4413      	add	r3, r2
 8006c60:	881b      	ldrh	r3, [r3, #0]
 8006c62:	b29c      	uxth	r4, r3
 8006c64:	4623      	mov	r3, r4
 8006c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d014      	beq.n	8006c98 <USB_ActivateEndpoint+0x3f4>
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	4413      	add	r3, r2
 8006c78:	881b      	ldrh	r3, [r3, #0]
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c84:	b29c      	uxth	r4, r3
 8006c86:	687a      	ldr	r2, [r7, #4]
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	781b      	ldrb	r3, [r3, #0]
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	441a      	add	r2, r3
 8006c90:	4b60      	ldr	r3, [pc, #384]	; (8006e14 <USB_ActivateEndpoint+0x570>)
 8006c92:	4323      	orrs	r3, r4
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	781b      	ldrb	r3, [r3, #0]
 8006c9e:	009b      	lsls	r3, r3, #2
 8006ca0:	4413      	add	r3, r2
 8006ca2:	881b      	ldrh	r3, [r3, #0]
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006caa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cae:	b29c      	uxth	r4, r3
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	781b      	ldrb	r3, [r3, #0]
 8006cb6:	009b      	lsls	r3, r3, #2
 8006cb8:	441a      	add	r2, r3
 8006cba:	4b56      	ldr	r3, [pc, #344]	; (8006e14 <USB_ActivateEndpoint+0x570>)
 8006cbc:	4323      	orrs	r3, r4
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006cc2:	687a      	ldr	r2, [r7, #4]
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	781b      	ldrb	r3, [r3, #0]
 8006cc8:	009b      	lsls	r3, r3, #2
 8006cca:	4413      	add	r3, r2
 8006ccc:	881b      	ldrh	r3, [r3, #0]
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cd8:	b29c      	uxth	r4, r3
 8006cda:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006cde:	b29c      	uxth	r4, r3
 8006ce0:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006ce4:	b29c      	uxth	r4, r3
 8006ce6:	687a      	ldr	r2, [r7, #4]
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	009b      	lsls	r3, r3, #2
 8006cee:	441a      	add	r2, r3
 8006cf0:	4b49      	ldr	r3, [pc, #292]	; (8006e18 <USB_ActivateEndpoint+0x574>)
 8006cf2:	4323      	orrs	r3, r4
 8006cf4:	b29b      	uxth	r3, r3
 8006cf6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006cf8:	687a      	ldr	r2, [r7, #4]
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	781b      	ldrb	r3, [r3, #0]
 8006cfe:	009b      	lsls	r3, r3, #2
 8006d00:	4413      	add	r3, r2
 8006d02:	881b      	ldrh	r3, [r3, #0]
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d0e:	b29c      	uxth	r4, r3
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	781b      	ldrb	r3, [r3, #0]
 8006d16:	009b      	lsls	r3, r3, #2
 8006d18:	441a      	add	r2, r3
 8006d1a:	4b3f      	ldr	r3, [pc, #252]	; (8006e18 <USB_ActivateEndpoint+0x574>)
 8006d1c:	4323      	orrs	r3, r4
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	8013      	strh	r3, [r2, #0]
 8006d22:	e0a5      	b.n	8006e70 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	781b      	ldrb	r3, [r3, #0]
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	4413      	add	r3, r2
 8006d2e:	881b      	ldrh	r3, [r3, #0]
 8006d30:	b29c      	uxth	r4, r3
 8006d32:	4623      	mov	r3, r4
 8006d34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d014      	beq.n	8006d66 <USB_ActivateEndpoint+0x4c2>
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	781b      	ldrb	r3, [r3, #0]
 8006d42:	009b      	lsls	r3, r3, #2
 8006d44:	4413      	add	r3, r2
 8006d46:	881b      	ldrh	r3, [r3, #0]
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d52:	b29c      	uxth	r4, r3
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	781b      	ldrb	r3, [r3, #0]
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	441a      	add	r2, r3
 8006d5e:	4b2c      	ldr	r3, [pc, #176]	; (8006e10 <USB_ActivateEndpoint+0x56c>)
 8006d60:	4323      	orrs	r3, r4
 8006d62:	b29b      	uxth	r3, r3
 8006d64:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	781b      	ldrb	r3, [r3, #0]
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	4413      	add	r3, r2
 8006d70:	881b      	ldrh	r3, [r3, #0]
 8006d72:	b29c      	uxth	r4, r3
 8006d74:	4623      	mov	r3, r4
 8006d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d014      	beq.n	8006da8 <USB_ActivateEndpoint+0x504>
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	009b      	lsls	r3, r3, #2
 8006d86:	4413      	add	r3, r2
 8006d88:	881b      	ldrh	r3, [r3, #0]
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d94:	b29c      	uxth	r4, r3
 8006d96:	687a      	ldr	r2, [r7, #4]
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	781b      	ldrb	r3, [r3, #0]
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	441a      	add	r2, r3
 8006da0:	4b1c      	ldr	r3, [pc, #112]	; (8006e14 <USB_ActivateEndpoint+0x570>)
 8006da2:	4323      	orrs	r3, r4
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	009b      	lsls	r3, r3, #2
 8006db0:	4413      	add	r3, r2
 8006db2:	881b      	ldrh	r3, [r3, #0]
 8006db4:	b29b      	uxth	r3, r3
 8006db6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dbe:	b29c      	uxth	r4, r3
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	009b      	lsls	r3, r3, #2
 8006dc8:	441a      	add	r2, r3
 8006dca:	4b11      	ldr	r3, [pc, #68]	; (8006e10 <USB_ActivateEndpoint+0x56c>)
 8006dcc:	4323      	orrs	r3, r4
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	78db      	ldrb	r3, [r3, #3]
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d020      	beq.n	8006e1c <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006dda:	687a      	ldr	r2, [r7, #4]
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	4413      	add	r3, r2
 8006de4:	881b      	ldrh	r3, [r3, #0]
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006df0:	b29c      	uxth	r4, r3
 8006df2:	f084 0320 	eor.w	r3, r4, #32
 8006df6:	b29c      	uxth	r4, r3
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	441a      	add	r2, r3
 8006e02:	4b05      	ldr	r3, [pc, #20]	; (8006e18 <USB_ActivateEndpoint+0x574>)
 8006e04:	4323      	orrs	r3, r4
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	8013      	strh	r3, [r2, #0]
 8006e0a:	e01c      	b.n	8006e46 <USB_ActivateEndpoint+0x5a2>
 8006e0c:	ffff8180 	.word	0xffff8180
 8006e10:	ffffc080 	.word	0xffffc080
 8006e14:	ffff80c0 	.word	0xffff80c0
 8006e18:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	781b      	ldrb	r3, [r3, #0]
 8006e22:	009b      	lsls	r3, r3, #2
 8006e24:	4413      	add	r3, r2
 8006e26:	881b      	ldrh	r3, [r3, #0]
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e32:	b29c      	uxth	r4, r3
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	441a      	add	r2, r3
 8006e3e:	4b0f      	ldr	r3, [pc, #60]	; (8006e7c <USB_ActivateEndpoint+0x5d8>)
 8006e40:	4323      	orrs	r3, r4
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	781b      	ldrb	r3, [r3, #0]
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	4413      	add	r3, r2
 8006e50:	881b      	ldrh	r3, [r3, #0]
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e5c:	b29c      	uxth	r4, r3
 8006e5e:	687a      	ldr	r2, [r7, #4]
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	009b      	lsls	r3, r3, #2
 8006e66:	441a      	add	r2, r3
 8006e68:	4b04      	ldr	r3, [pc, #16]	; (8006e7c <USB_ActivateEndpoint+0x5d8>)
 8006e6a:	4323      	orrs	r3, r4
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8006e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3710      	adds	r7, #16
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bc90      	pop	{r4, r7}
 8006e7a:	4770      	bx	lr
 8006e7c:	ffff8080 	.word	0xffff8080

08006e80 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006e80:	b490      	push	{r4, r7}
 8006e82:	b082      	sub	sp, #8
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
 8006e88:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	7b1b      	ldrb	r3, [r3, #12]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d171      	bne.n	8006f76 <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	785b      	ldrb	r3, [r3, #1]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d036      	beq.n	8006f08 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	781b      	ldrb	r3, [r3, #0]
 8006ea0:	009b      	lsls	r3, r3, #2
 8006ea2:	4413      	add	r3, r2
 8006ea4:	881b      	ldrh	r3, [r3, #0]
 8006ea6:	b29c      	uxth	r4, r3
 8006ea8:	4623      	mov	r3, r4
 8006eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d014      	beq.n	8006edc <USB_DeactivateEndpoint+0x5c>
 8006eb2:	687a      	ldr	r2, [r7, #4]
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	009b      	lsls	r3, r3, #2
 8006eba:	4413      	add	r3, r2
 8006ebc:	881b      	ldrh	r3, [r3, #0]
 8006ebe:	b29b      	uxth	r3, r3
 8006ec0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ec4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ec8:	b29c      	uxth	r4, r3
 8006eca:	687a      	ldr	r2, [r7, #4]
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	441a      	add	r2, r3
 8006ed4:	4b6b      	ldr	r3, [pc, #428]	; (8007084 <USB_DeactivateEndpoint+0x204>)
 8006ed6:	4323      	orrs	r3, r4
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006edc:	687a      	ldr	r2, [r7, #4]
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	781b      	ldrb	r3, [r3, #0]
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	4413      	add	r3, r2
 8006ee6:	881b      	ldrh	r3, [r3, #0]
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006eee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ef2:	b29c      	uxth	r4, r3
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	441a      	add	r2, r3
 8006efe:	4b62      	ldr	r3, [pc, #392]	; (8007088 <USB_DeactivateEndpoint+0x208>)
 8006f00:	4323      	orrs	r3, r4
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	8013      	strh	r3, [r2, #0]
 8006f06:	e144      	b.n	8007192 <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	781b      	ldrb	r3, [r3, #0]
 8006f0e:	009b      	lsls	r3, r3, #2
 8006f10:	4413      	add	r3, r2
 8006f12:	881b      	ldrh	r3, [r3, #0]
 8006f14:	b29c      	uxth	r4, r3
 8006f16:	4623      	mov	r3, r4
 8006f18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d014      	beq.n	8006f4a <USB_DeactivateEndpoint+0xca>
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	4413      	add	r3, r2
 8006f2a:	881b      	ldrh	r3, [r3, #0]
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f36:	b29c      	uxth	r4, r3
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	781b      	ldrb	r3, [r3, #0]
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	441a      	add	r2, r3
 8006f42:	4b52      	ldr	r3, [pc, #328]	; (800708c <USB_DeactivateEndpoint+0x20c>)
 8006f44:	4323      	orrs	r3, r4
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	009b      	lsls	r3, r3, #2
 8006f52:	4413      	add	r3, r2
 8006f54:	881b      	ldrh	r3, [r3, #0]
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f60:	b29c      	uxth	r4, r3
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	441a      	add	r2, r3
 8006f6c:	4b46      	ldr	r3, [pc, #280]	; (8007088 <USB_DeactivateEndpoint+0x208>)
 8006f6e:	4323      	orrs	r3, r4
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	8013      	strh	r3, [r2, #0]
 8006f74:	e10d      	b.n	8007192 <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	785b      	ldrb	r3, [r3, #1]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	f040 8088 	bne.w	8007090 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006f80:	687a      	ldr	r2, [r7, #4]
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	781b      	ldrb	r3, [r3, #0]
 8006f86:	009b      	lsls	r3, r3, #2
 8006f88:	4413      	add	r3, r2
 8006f8a:	881b      	ldrh	r3, [r3, #0]
 8006f8c:	b29c      	uxth	r4, r3
 8006f8e:	4623      	mov	r3, r4
 8006f90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d014      	beq.n	8006fc2 <USB_DeactivateEndpoint+0x142>
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	781b      	ldrb	r3, [r3, #0]
 8006f9e:	009b      	lsls	r3, r3, #2
 8006fa0:	4413      	add	r3, r2
 8006fa2:	881b      	ldrh	r3, [r3, #0]
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006faa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fae:	b29c      	uxth	r4, r3
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	781b      	ldrb	r3, [r3, #0]
 8006fb6:	009b      	lsls	r3, r3, #2
 8006fb8:	441a      	add	r2, r3
 8006fba:	4b34      	ldr	r3, [pc, #208]	; (800708c <USB_DeactivateEndpoint+0x20c>)
 8006fbc:	4323      	orrs	r3, r4
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	781b      	ldrb	r3, [r3, #0]
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	4413      	add	r3, r2
 8006fcc:	881b      	ldrh	r3, [r3, #0]
 8006fce:	b29c      	uxth	r4, r3
 8006fd0:	4623      	mov	r3, r4
 8006fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d014      	beq.n	8007004 <USB_DeactivateEndpoint+0x184>
 8006fda:	687a      	ldr	r2, [r7, #4]
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	781b      	ldrb	r3, [r3, #0]
 8006fe0:	009b      	lsls	r3, r3, #2
 8006fe2:	4413      	add	r3, r2
 8006fe4:	881b      	ldrh	r3, [r3, #0]
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ff0:	b29c      	uxth	r4, r3
 8006ff2:	687a      	ldr	r2, [r7, #4]
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	781b      	ldrb	r3, [r3, #0]
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	441a      	add	r2, r3
 8006ffc:	4b21      	ldr	r3, [pc, #132]	; (8007084 <USB_DeactivateEndpoint+0x204>)
 8006ffe:	4323      	orrs	r3, r4
 8007000:	b29b      	uxth	r3, r3
 8007002:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	781b      	ldrb	r3, [r3, #0]
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	4413      	add	r3, r2
 800700e:	881b      	ldrh	r3, [r3, #0]
 8007010:	b29b      	uxth	r3, r3
 8007012:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800701a:	b29c      	uxth	r4, r3
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	781b      	ldrb	r3, [r3, #0]
 8007022:	009b      	lsls	r3, r3, #2
 8007024:	441a      	add	r2, r3
 8007026:	4b17      	ldr	r3, [pc, #92]	; (8007084 <USB_DeactivateEndpoint+0x204>)
 8007028:	4323      	orrs	r3, r4
 800702a:	b29b      	uxth	r3, r3
 800702c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	781b      	ldrb	r3, [r3, #0]
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	4413      	add	r3, r2
 8007038:	881b      	ldrh	r3, [r3, #0]
 800703a:	b29b      	uxth	r3, r3
 800703c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007040:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007044:	b29c      	uxth	r4, r3
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	781b      	ldrb	r3, [r3, #0]
 800704c:	009b      	lsls	r3, r3, #2
 800704e:	441a      	add	r2, r3
 8007050:	4b0d      	ldr	r3, [pc, #52]	; (8007088 <USB_DeactivateEndpoint+0x208>)
 8007052:	4323      	orrs	r3, r4
 8007054:	b29b      	uxth	r3, r3
 8007056:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007058:	687a      	ldr	r2, [r7, #4]
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	009b      	lsls	r3, r3, #2
 8007060:	4413      	add	r3, r2
 8007062:	881b      	ldrh	r3, [r3, #0]
 8007064:	b29b      	uxth	r3, r3
 8007066:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800706a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800706e:	b29c      	uxth	r4, r3
 8007070:	687a      	ldr	r2, [r7, #4]
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	781b      	ldrb	r3, [r3, #0]
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	441a      	add	r2, r3
 800707a:	4b03      	ldr	r3, [pc, #12]	; (8007088 <USB_DeactivateEndpoint+0x208>)
 800707c:	4323      	orrs	r3, r4
 800707e:	b29b      	uxth	r3, r3
 8007080:	8013      	strh	r3, [r2, #0]
 8007082:	e086      	b.n	8007192 <USB_DeactivateEndpoint+0x312>
 8007084:	ffff80c0 	.word	0xffff80c0
 8007088:	ffff8080 	.word	0xffff8080
 800708c:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	009b      	lsls	r3, r3, #2
 8007098:	4413      	add	r3, r2
 800709a:	881b      	ldrh	r3, [r3, #0]
 800709c:	b29c      	uxth	r4, r3
 800709e:	4623      	mov	r3, r4
 80070a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d014      	beq.n	80070d2 <USB_DeactivateEndpoint+0x252>
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	009b      	lsls	r3, r3, #2
 80070b0:	4413      	add	r3, r2
 80070b2:	881b      	ldrh	r3, [r3, #0]
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070be:	b29c      	uxth	r4, r3
 80070c0:	687a      	ldr	r2, [r7, #4]
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	781b      	ldrb	r3, [r3, #0]
 80070c6:	009b      	lsls	r3, r3, #2
 80070c8:	441a      	add	r2, r3
 80070ca:	4b35      	ldr	r3, [pc, #212]	; (80071a0 <USB_DeactivateEndpoint+0x320>)
 80070cc:	4323      	orrs	r3, r4
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80070d2:	687a      	ldr	r2, [r7, #4]
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	781b      	ldrb	r3, [r3, #0]
 80070d8:	009b      	lsls	r3, r3, #2
 80070da:	4413      	add	r3, r2
 80070dc:	881b      	ldrh	r3, [r3, #0]
 80070de:	b29c      	uxth	r4, r3
 80070e0:	4623      	mov	r3, r4
 80070e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d014      	beq.n	8007114 <USB_DeactivateEndpoint+0x294>
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	009b      	lsls	r3, r3, #2
 80070f2:	4413      	add	r3, r2
 80070f4:	881b      	ldrh	r3, [r3, #0]
 80070f6:	b29b      	uxth	r3, r3
 80070f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007100:	b29c      	uxth	r4, r3
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	781b      	ldrb	r3, [r3, #0]
 8007108:	009b      	lsls	r3, r3, #2
 800710a:	441a      	add	r2, r3
 800710c:	4b25      	ldr	r3, [pc, #148]	; (80071a4 <USB_DeactivateEndpoint+0x324>)
 800710e:	4323      	orrs	r3, r4
 8007110:	b29b      	uxth	r3, r3
 8007112:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007114:	687a      	ldr	r2, [r7, #4]
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	781b      	ldrb	r3, [r3, #0]
 800711a:	009b      	lsls	r3, r3, #2
 800711c:	4413      	add	r3, r2
 800711e:	881b      	ldrh	r3, [r3, #0]
 8007120:	b29b      	uxth	r3, r3
 8007122:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007126:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800712a:	b29c      	uxth	r4, r3
 800712c:	687a      	ldr	r2, [r7, #4]
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	441a      	add	r2, r3
 8007136:	4b1a      	ldr	r3, [pc, #104]	; (80071a0 <USB_DeactivateEndpoint+0x320>)
 8007138:	4323      	orrs	r3, r4
 800713a:	b29b      	uxth	r3, r3
 800713c:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	4413      	add	r3, r2
 8007148:	881b      	ldrh	r3, [r3, #0]
 800714a:	b29b      	uxth	r3, r3
 800714c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007150:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007154:	b29c      	uxth	r4, r3
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	781b      	ldrb	r3, [r3, #0]
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	441a      	add	r2, r3
 8007160:	4b11      	ldr	r3, [pc, #68]	; (80071a8 <USB_DeactivateEndpoint+0x328>)
 8007162:	4323      	orrs	r3, r4
 8007164:	b29b      	uxth	r3, r3
 8007166:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007168:	687a      	ldr	r2, [r7, #4]
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	781b      	ldrb	r3, [r3, #0]
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	4413      	add	r3, r2
 8007172:	881b      	ldrh	r3, [r3, #0]
 8007174:	b29b      	uxth	r3, r3
 8007176:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800717a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800717e:	b29c      	uxth	r4, r3
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	781b      	ldrb	r3, [r3, #0]
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	441a      	add	r2, r3
 800718a:	4b07      	ldr	r3, [pc, #28]	; (80071a8 <USB_DeactivateEndpoint+0x328>)
 800718c:	4323      	orrs	r3, r4
 800718e:	b29b      	uxth	r3, r3
 8007190:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007192:	2300      	movs	r3, #0
}
 8007194:	4618      	mov	r0, r3
 8007196:	3708      	adds	r7, #8
 8007198:	46bd      	mov	sp, r7
 800719a:	bc90      	pop	{r4, r7}
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop
 80071a0:	ffffc080 	.word	0xffffc080
 80071a4:	ffff80c0 	.word	0xffff80c0
 80071a8:	ffff8080 	.word	0xffff8080

080071ac <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80071ac:	b590      	push	{r4, r7, lr}
 80071ae:	b08d      	sub	sp, #52	; 0x34
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	785b      	ldrb	r3, [r3, #1]
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	f040 8160 	bne.w	8007480 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	699a      	ldr	r2, [r3, #24]
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	691b      	ldr	r3, [r3, #16]
 80071c8:	429a      	cmp	r2, r3
 80071ca:	d909      	bls.n	80071e0 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	691b      	ldr	r3, [r3, #16]
 80071d0:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	699a      	ldr	r2, [r3, #24]
 80071d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071d8:	1ad2      	subs	r2, r2, r3
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	619a      	str	r2, [r3, #24]
 80071de:	e005      	b.n	80071ec <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	699b      	ldr	r3, [r3, #24]
 80071e4:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	2200      	movs	r2, #0
 80071ea:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	7b1b      	ldrb	r3, [r3, #12]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d119      	bne.n	8007228 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	6959      	ldr	r1, [r3, #20]
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	88da      	ldrh	r2, [r3, #6]
 80071fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071fe:	b29b      	uxth	r3, r3
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f000 fba2 	bl	800794a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007206:	687c      	ldr	r4, [r7, #4]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800720e:	b29b      	uxth	r3, r3
 8007210:	441c      	add	r4, r3
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	781b      	ldrb	r3, [r3, #0]
 8007216:	011b      	lsls	r3, r3, #4
 8007218:	4423      	add	r3, r4
 800721a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800721e:	461c      	mov	r4, r3
 8007220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007222:	b29b      	uxth	r3, r3
 8007224:	8023      	strh	r3, [r4, #0]
 8007226:	e10f      	b.n	8007448 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	781b      	ldrb	r3, [r3, #0]
 800722e:	009b      	lsls	r3, r3, #2
 8007230:	4413      	add	r3, r2
 8007232:	881b      	ldrh	r3, [r3, #0]
 8007234:	b29b      	uxth	r3, r3
 8007236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800723a:	2b00      	cmp	r3, #0
 800723c:	d065      	beq.n	800730a <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800723e:	687c      	ldr	r4, [r7, #4]
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	785b      	ldrb	r3, [r3, #1]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d148      	bne.n	80072da <USB_EPStartXfer+0x12e>
 8007248:	687c      	ldr	r4, [r7, #4]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007250:	b29b      	uxth	r3, r3
 8007252:	441c      	add	r4, r3
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	781b      	ldrb	r3, [r3, #0]
 8007258:	011b      	lsls	r3, r3, #4
 800725a:	4423      	add	r3, r4
 800725c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007260:	461c      	mov	r4, r3
 8007262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007264:	2b00      	cmp	r3, #0
 8007266:	d10e      	bne.n	8007286 <USB_EPStartXfer+0xda>
 8007268:	8823      	ldrh	r3, [r4, #0]
 800726a:	b29b      	uxth	r3, r3
 800726c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007270:	b29b      	uxth	r3, r3
 8007272:	8023      	strh	r3, [r4, #0]
 8007274:	8823      	ldrh	r3, [r4, #0]
 8007276:	b29b      	uxth	r3, r3
 8007278:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800727c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007280:	b29b      	uxth	r3, r3
 8007282:	8023      	strh	r3, [r4, #0]
 8007284:	e03d      	b.n	8007302 <USB_EPStartXfer+0x156>
 8007286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007288:	2b3e      	cmp	r3, #62	; 0x3e
 800728a:	d810      	bhi.n	80072ae <USB_EPStartXfer+0x102>
 800728c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800728e:	085b      	lsrs	r3, r3, #1
 8007290:	627b      	str	r3, [r7, #36]	; 0x24
 8007292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007294:	f003 0301 	and.w	r3, r3, #1
 8007298:	2b00      	cmp	r3, #0
 800729a:	d002      	beq.n	80072a2 <USB_EPStartXfer+0xf6>
 800729c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800729e:	3301      	adds	r3, #1
 80072a0:	627b      	str	r3, [r7, #36]	; 0x24
 80072a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	029b      	lsls	r3, r3, #10
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	8023      	strh	r3, [r4, #0]
 80072ac:	e029      	b.n	8007302 <USB_EPStartXfer+0x156>
 80072ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072b0:	095b      	lsrs	r3, r3, #5
 80072b2:	627b      	str	r3, [r7, #36]	; 0x24
 80072b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072b6:	f003 031f 	and.w	r3, r3, #31
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d102      	bne.n	80072c4 <USB_EPStartXfer+0x118>
 80072be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c0:	3b01      	subs	r3, #1
 80072c2:	627b      	str	r3, [r7, #36]	; 0x24
 80072c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c6:	b29b      	uxth	r3, r3
 80072c8:	029b      	lsls	r3, r3, #10
 80072ca:	b29b      	uxth	r3, r3
 80072cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	8023      	strh	r3, [r4, #0]
 80072d8:	e013      	b.n	8007302 <USB_EPStartXfer+0x156>
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	785b      	ldrb	r3, [r3, #1]
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d10f      	bne.n	8007302 <USB_EPStartXfer+0x156>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072e8:	b29b      	uxth	r3, r3
 80072ea:	441c      	add	r4, r3
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	781b      	ldrb	r3, [r3, #0]
 80072f0:	011b      	lsls	r3, r3, #4
 80072f2:	4423      	add	r3, r4
 80072f4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80072f8:	60fb      	str	r3, [r7, #12]
 80072fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072fc:	b29a      	uxth	r2, r3
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	895b      	ldrh	r3, [r3, #10]
 8007306:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8007308:	e063      	b.n	80073d2 <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	785b      	ldrb	r3, [r3, #1]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d148      	bne.n	80073a4 <USB_EPStartXfer+0x1f8>
 8007312:	687c      	ldr	r4, [r7, #4]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800731a:	b29b      	uxth	r3, r3
 800731c:	441c      	add	r4, r3
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	781b      	ldrb	r3, [r3, #0]
 8007322:	011b      	lsls	r3, r3, #4
 8007324:	4423      	add	r3, r4
 8007326:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800732a:	461c      	mov	r4, r3
 800732c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800732e:	2b00      	cmp	r3, #0
 8007330:	d10e      	bne.n	8007350 <USB_EPStartXfer+0x1a4>
 8007332:	8823      	ldrh	r3, [r4, #0]
 8007334:	b29b      	uxth	r3, r3
 8007336:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800733a:	b29b      	uxth	r3, r3
 800733c:	8023      	strh	r3, [r4, #0]
 800733e:	8823      	ldrh	r3, [r4, #0]
 8007340:	b29b      	uxth	r3, r3
 8007342:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007346:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800734a:	b29b      	uxth	r3, r3
 800734c:	8023      	strh	r3, [r4, #0]
 800734e:	e03d      	b.n	80073cc <USB_EPStartXfer+0x220>
 8007350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007352:	2b3e      	cmp	r3, #62	; 0x3e
 8007354:	d810      	bhi.n	8007378 <USB_EPStartXfer+0x1cc>
 8007356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007358:	085b      	lsrs	r3, r3, #1
 800735a:	623b      	str	r3, [r7, #32]
 800735c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800735e:	f003 0301 	and.w	r3, r3, #1
 8007362:	2b00      	cmp	r3, #0
 8007364:	d002      	beq.n	800736c <USB_EPStartXfer+0x1c0>
 8007366:	6a3b      	ldr	r3, [r7, #32]
 8007368:	3301      	adds	r3, #1
 800736a:	623b      	str	r3, [r7, #32]
 800736c:	6a3b      	ldr	r3, [r7, #32]
 800736e:	b29b      	uxth	r3, r3
 8007370:	029b      	lsls	r3, r3, #10
 8007372:	b29b      	uxth	r3, r3
 8007374:	8023      	strh	r3, [r4, #0]
 8007376:	e029      	b.n	80073cc <USB_EPStartXfer+0x220>
 8007378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800737a:	095b      	lsrs	r3, r3, #5
 800737c:	623b      	str	r3, [r7, #32]
 800737e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007380:	f003 031f 	and.w	r3, r3, #31
 8007384:	2b00      	cmp	r3, #0
 8007386:	d102      	bne.n	800738e <USB_EPStartXfer+0x1e2>
 8007388:	6a3b      	ldr	r3, [r7, #32]
 800738a:	3b01      	subs	r3, #1
 800738c:	623b      	str	r3, [r7, #32]
 800738e:	6a3b      	ldr	r3, [r7, #32]
 8007390:	b29b      	uxth	r3, r3
 8007392:	029b      	lsls	r3, r3, #10
 8007394:	b29b      	uxth	r3, r3
 8007396:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800739a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800739e:	b29b      	uxth	r3, r3
 80073a0:	8023      	strh	r3, [r4, #0]
 80073a2:	e013      	b.n	80073cc <USB_EPStartXfer+0x220>
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	785b      	ldrb	r3, [r3, #1]
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d10f      	bne.n	80073cc <USB_EPStartXfer+0x220>
 80073ac:	687c      	ldr	r4, [r7, #4]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	441c      	add	r4, r3
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	781b      	ldrb	r3, [r3, #0]
 80073bc:	011b      	lsls	r3, r3, #4
 80073be:	4423      	add	r3, r4
 80073c0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80073c4:	461c      	mov	r4, r3
 80073c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c8:	b29b      	uxth	r3, r3
 80073ca:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	891b      	ldrh	r3, [r3, #8]
 80073d0:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	6959      	ldr	r1, [r3, #20]
 80073d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073d8:	b29b      	uxth	r3, r3
 80073da:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 fab4 	bl	800794a <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	785b      	ldrb	r3, [r3, #1]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d115      	bne.n	8007416 <USB_EPStartXfer+0x26a>
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	781b      	ldrb	r3, [r3, #0]
 80073f0:	009b      	lsls	r3, r3, #2
 80073f2:	4413      	add	r3, r2
 80073f4:	881b      	ldrh	r3, [r3, #0]
 80073f6:	b29b      	uxth	r3, r3
 80073f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007400:	b29c      	uxth	r4, r3
 8007402:	687a      	ldr	r2, [r7, #4]
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	781b      	ldrb	r3, [r3, #0]
 8007408:	009b      	lsls	r3, r3, #2
 800740a:	441a      	add	r2, r3
 800740c:	4b9a      	ldr	r3, [pc, #616]	; (8007678 <USB_EPStartXfer+0x4cc>)
 800740e:	4323      	orrs	r3, r4
 8007410:	b29b      	uxth	r3, r3
 8007412:	8013      	strh	r3, [r2, #0]
 8007414:	e018      	b.n	8007448 <USB_EPStartXfer+0x29c>
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	785b      	ldrb	r3, [r3, #1]
 800741a:	2b01      	cmp	r3, #1
 800741c:	d114      	bne.n	8007448 <USB_EPStartXfer+0x29c>
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	009b      	lsls	r3, r3, #2
 8007426:	4413      	add	r3, r2
 8007428:	881b      	ldrh	r3, [r3, #0]
 800742a:	b29b      	uxth	r3, r3
 800742c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007430:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007434:	b29c      	uxth	r4, r3
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	781b      	ldrb	r3, [r3, #0]
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	441a      	add	r2, r3
 8007440:	4b8e      	ldr	r3, [pc, #568]	; (800767c <USB_EPStartXfer+0x4d0>)
 8007442:	4323      	orrs	r3, r4
 8007444:	b29b      	uxth	r3, r3
 8007446:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007448:	687a      	ldr	r2, [r7, #4]
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	4413      	add	r3, r2
 8007452:	881b      	ldrh	r3, [r3, #0]
 8007454:	b29b      	uxth	r3, r3
 8007456:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800745a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800745e:	b29c      	uxth	r4, r3
 8007460:	f084 0310 	eor.w	r3, r4, #16
 8007464:	b29c      	uxth	r4, r3
 8007466:	f084 0320 	eor.w	r3, r4, #32
 800746a:	b29c      	uxth	r4, r3
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	009b      	lsls	r3, r3, #2
 8007474:	441a      	add	r2, r3
 8007476:	4b82      	ldr	r3, [pc, #520]	; (8007680 <USB_EPStartXfer+0x4d4>)
 8007478:	4323      	orrs	r3, r4
 800747a:	b29b      	uxth	r3, r3
 800747c:	8013      	strh	r3, [r2, #0]
 800747e:	e146      	b.n	800770e <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	699a      	ldr	r2, [r3, #24]
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	691b      	ldr	r3, [r3, #16]
 8007488:	429a      	cmp	r2, r3
 800748a:	d909      	bls.n	80074a0 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	691b      	ldr	r3, [r3, #16]
 8007490:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	699a      	ldr	r2, [r3, #24]
 8007496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007498:	1ad2      	subs	r2, r2, r3
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	619a      	str	r2, [r3, #24]
 800749e:	e005      	b.n	80074ac <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	699b      	ldr	r3, [r3, #24]
 80074a4:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	2200      	movs	r2, #0
 80074aa:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	7b1b      	ldrb	r3, [r3, #12]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d148      	bne.n	8007546 <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80074b4:	687c      	ldr	r4, [r7, #4]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074bc:	b29b      	uxth	r3, r3
 80074be:	441c      	add	r4, r3
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	011b      	lsls	r3, r3, #4
 80074c6:	4423      	add	r3, r4
 80074c8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80074cc:	461c      	mov	r4, r3
 80074ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d10e      	bne.n	80074f2 <USB_EPStartXfer+0x346>
 80074d4:	8823      	ldrh	r3, [r4, #0]
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80074dc:	b29b      	uxth	r3, r3
 80074de:	8023      	strh	r3, [r4, #0]
 80074e0:	8823      	ldrh	r3, [r4, #0]
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	8023      	strh	r3, [r4, #0]
 80074f0:	e0f2      	b.n	80076d8 <USB_EPStartXfer+0x52c>
 80074f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074f4:	2b3e      	cmp	r3, #62	; 0x3e
 80074f6:	d810      	bhi.n	800751a <USB_EPStartXfer+0x36e>
 80074f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074fa:	085b      	lsrs	r3, r3, #1
 80074fc:	61fb      	str	r3, [r7, #28]
 80074fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007500:	f003 0301 	and.w	r3, r3, #1
 8007504:	2b00      	cmp	r3, #0
 8007506:	d002      	beq.n	800750e <USB_EPStartXfer+0x362>
 8007508:	69fb      	ldr	r3, [r7, #28]
 800750a:	3301      	adds	r3, #1
 800750c:	61fb      	str	r3, [r7, #28]
 800750e:	69fb      	ldr	r3, [r7, #28]
 8007510:	b29b      	uxth	r3, r3
 8007512:	029b      	lsls	r3, r3, #10
 8007514:	b29b      	uxth	r3, r3
 8007516:	8023      	strh	r3, [r4, #0]
 8007518:	e0de      	b.n	80076d8 <USB_EPStartXfer+0x52c>
 800751a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800751c:	095b      	lsrs	r3, r3, #5
 800751e:	61fb      	str	r3, [r7, #28]
 8007520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007522:	f003 031f 	and.w	r3, r3, #31
 8007526:	2b00      	cmp	r3, #0
 8007528:	d102      	bne.n	8007530 <USB_EPStartXfer+0x384>
 800752a:	69fb      	ldr	r3, [r7, #28]
 800752c:	3b01      	subs	r3, #1
 800752e:	61fb      	str	r3, [r7, #28]
 8007530:	69fb      	ldr	r3, [r7, #28]
 8007532:	b29b      	uxth	r3, r3
 8007534:	029b      	lsls	r3, r3, #10
 8007536:	b29b      	uxth	r3, r3
 8007538:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800753c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007540:	b29b      	uxth	r3, r3
 8007542:	8023      	strh	r3, [r4, #0]
 8007544:	e0c8      	b.n	80076d8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	785b      	ldrb	r3, [r3, #1]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d148      	bne.n	80075e0 <USB_EPStartXfer+0x434>
 800754e:	687c      	ldr	r4, [r7, #4]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007556:	b29b      	uxth	r3, r3
 8007558:	441c      	add	r4, r3
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	781b      	ldrb	r3, [r3, #0]
 800755e:	011b      	lsls	r3, r3, #4
 8007560:	4423      	add	r3, r4
 8007562:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007566:	461c      	mov	r4, r3
 8007568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800756a:	2b00      	cmp	r3, #0
 800756c:	d10e      	bne.n	800758c <USB_EPStartXfer+0x3e0>
 800756e:	8823      	ldrh	r3, [r4, #0]
 8007570:	b29b      	uxth	r3, r3
 8007572:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007576:	b29b      	uxth	r3, r3
 8007578:	8023      	strh	r3, [r4, #0]
 800757a:	8823      	ldrh	r3, [r4, #0]
 800757c:	b29b      	uxth	r3, r3
 800757e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007582:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007586:	b29b      	uxth	r3, r3
 8007588:	8023      	strh	r3, [r4, #0]
 800758a:	e03d      	b.n	8007608 <USB_EPStartXfer+0x45c>
 800758c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800758e:	2b3e      	cmp	r3, #62	; 0x3e
 8007590:	d810      	bhi.n	80075b4 <USB_EPStartXfer+0x408>
 8007592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007594:	085b      	lsrs	r3, r3, #1
 8007596:	61bb      	str	r3, [r7, #24]
 8007598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800759a:	f003 0301 	and.w	r3, r3, #1
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d002      	beq.n	80075a8 <USB_EPStartXfer+0x3fc>
 80075a2:	69bb      	ldr	r3, [r7, #24]
 80075a4:	3301      	adds	r3, #1
 80075a6:	61bb      	str	r3, [r7, #24]
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	b29b      	uxth	r3, r3
 80075ac:	029b      	lsls	r3, r3, #10
 80075ae:	b29b      	uxth	r3, r3
 80075b0:	8023      	strh	r3, [r4, #0]
 80075b2:	e029      	b.n	8007608 <USB_EPStartXfer+0x45c>
 80075b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b6:	095b      	lsrs	r3, r3, #5
 80075b8:	61bb      	str	r3, [r7, #24]
 80075ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075bc:	f003 031f 	and.w	r3, r3, #31
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d102      	bne.n	80075ca <USB_EPStartXfer+0x41e>
 80075c4:	69bb      	ldr	r3, [r7, #24]
 80075c6:	3b01      	subs	r3, #1
 80075c8:	61bb      	str	r3, [r7, #24]
 80075ca:	69bb      	ldr	r3, [r7, #24]
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	029b      	lsls	r3, r3, #10
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075da:	b29b      	uxth	r3, r3
 80075dc:	8023      	strh	r3, [r4, #0]
 80075de:	e013      	b.n	8007608 <USB_EPStartXfer+0x45c>
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	785b      	ldrb	r3, [r3, #1]
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d10f      	bne.n	8007608 <USB_EPStartXfer+0x45c>
 80075e8:	687c      	ldr	r4, [r7, #4]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075f0:	b29b      	uxth	r3, r3
 80075f2:	441c      	add	r4, r3
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	781b      	ldrb	r3, [r3, #0]
 80075f8:	011b      	lsls	r3, r3, #4
 80075fa:	4423      	add	r3, r4
 80075fc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007600:	461c      	mov	r4, r3
 8007602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007604:	b29b      	uxth	r3, r3
 8007606:	8023      	strh	r3, [r4, #0]
 8007608:	687c      	ldr	r4, [r7, #4]
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	785b      	ldrb	r3, [r3, #1]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d14e      	bne.n	80076b0 <USB_EPStartXfer+0x504>
 8007612:	687c      	ldr	r4, [r7, #4]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800761a:	b29b      	uxth	r3, r3
 800761c:	441c      	add	r4, r3
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	781b      	ldrb	r3, [r3, #0]
 8007622:	011b      	lsls	r3, r3, #4
 8007624:	4423      	add	r3, r4
 8007626:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800762a:	461c      	mov	r4, r3
 800762c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800762e:	2b00      	cmp	r3, #0
 8007630:	d10e      	bne.n	8007650 <USB_EPStartXfer+0x4a4>
 8007632:	8823      	ldrh	r3, [r4, #0]
 8007634:	b29b      	uxth	r3, r3
 8007636:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800763a:	b29b      	uxth	r3, r3
 800763c:	8023      	strh	r3, [r4, #0]
 800763e:	8823      	ldrh	r3, [r4, #0]
 8007640:	b29b      	uxth	r3, r3
 8007642:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007646:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800764a:	b29b      	uxth	r3, r3
 800764c:	8023      	strh	r3, [r4, #0]
 800764e:	e043      	b.n	80076d8 <USB_EPStartXfer+0x52c>
 8007650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007652:	2b3e      	cmp	r3, #62	; 0x3e
 8007654:	d816      	bhi.n	8007684 <USB_EPStartXfer+0x4d8>
 8007656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007658:	085b      	lsrs	r3, r3, #1
 800765a:	617b      	str	r3, [r7, #20]
 800765c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800765e:	f003 0301 	and.w	r3, r3, #1
 8007662:	2b00      	cmp	r3, #0
 8007664:	d002      	beq.n	800766c <USB_EPStartXfer+0x4c0>
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	3301      	adds	r3, #1
 800766a:	617b      	str	r3, [r7, #20]
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	b29b      	uxth	r3, r3
 8007670:	029b      	lsls	r3, r3, #10
 8007672:	b29b      	uxth	r3, r3
 8007674:	8023      	strh	r3, [r4, #0]
 8007676:	e02f      	b.n	80076d8 <USB_EPStartXfer+0x52c>
 8007678:	ffff80c0 	.word	0xffff80c0
 800767c:	ffffc080 	.word	0xffffc080
 8007680:	ffff8080 	.word	0xffff8080
 8007684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007686:	095b      	lsrs	r3, r3, #5
 8007688:	617b      	str	r3, [r7, #20]
 800768a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800768c:	f003 031f 	and.w	r3, r3, #31
 8007690:	2b00      	cmp	r3, #0
 8007692:	d102      	bne.n	800769a <USB_EPStartXfer+0x4ee>
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	3b01      	subs	r3, #1
 8007698:	617b      	str	r3, [r7, #20]
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	b29b      	uxth	r3, r3
 800769e:	029b      	lsls	r3, r3, #10
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80076a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	8023      	strh	r3, [r4, #0]
 80076ae:	e013      	b.n	80076d8 <USB_EPStartXfer+0x52c>
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	785b      	ldrb	r3, [r3, #1]
 80076b4:	2b01      	cmp	r3, #1
 80076b6:	d10f      	bne.n	80076d8 <USB_EPStartXfer+0x52c>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80076be:	b29b      	uxth	r3, r3
 80076c0:	441c      	add	r4, r3
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	781b      	ldrb	r3, [r3, #0]
 80076c6:	011b      	lsls	r3, r3, #4
 80076c8:	4423      	add	r3, r4
 80076ca:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80076ce:	613b      	str	r3, [r7, #16]
 80076d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076d2:	b29a      	uxth	r2, r3
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80076d8:	687a      	ldr	r2, [r7, #4]
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	4413      	add	r3, r2
 80076e2:	881b      	ldrh	r3, [r3, #0]
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80076ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076ee:	b29c      	uxth	r4, r3
 80076f0:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80076f4:	b29c      	uxth	r4, r3
 80076f6:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80076fa:	b29c      	uxth	r4, r3
 80076fc:	687a      	ldr	r2, [r7, #4]
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	441a      	add	r2, r3
 8007706:	4b04      	ldr	r3, [pc, #16]	; (8007718 <USB_EPStartXfer+0x56c>)
 8007708:	4323      	orrs	r3, r4
 800770a:	b29b      	uxth	r3, r3
 800770c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800770e:	2300      	movs	r3, #0
}
 8007710:	4618      	mov	r0, r3
 8007712:	3734      	adds	r7, #52	; 0x34
 8007714:	46bd      	mov	sp, r7
 8007716:	bd90      	pop	{r4, r7, pc}
 8007718:	ffff8080 	.word	0xffff8080

0800771c <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800771c:	b490      	push	{r4, r7}
 800771e:	b082      	sub	sp, #8
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	785b      	ldrb	r3, [r3, #1]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d018      	beq.n	8007760 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800772e:	687a      	ldr	r2, [r7, #4]
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	781b      	ldrb	r3, [r3, #0]
 8007734:	009b      	lsls	r3, r3, #2
 8007736:	4413      	add	r3, r2
 8007738:	881b      	ldrh	r3, [r3, #0]
 800773a:	b29b      	uxth	r3, r3
 800773c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007740:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007744:	b29c      	uxth	r4, r3
 8007746:	f084 0310 	eor.w	r3, r4, #16
 800774a:	b29c      	uxth	r4, r3
 800774c:	687a      	ldr	r2, [r7, #4]
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	781b      	ldrb	r3, [r3, #0]
 8007752:	009b      	lsls	r3, r3, #2
 8007754:	441a      	add	r2, r3
 8007756:	4b11      	ldr	r3, [pc, #68]	; (800779c <USB_EPSetStall+0x80>)
 8007758:	4323      	orrs	r3, r4
 800775a:	b29b      	uxth	r3, r3
 800775c:	8013      	strh	r3, [r2, #0]
 800775e:	e017      	b.n	8007790 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007760:	687a      	ldr	r2, [r7, #4]
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	009b      	lsls	r3, r3, #2
 8007768:	4413      	add	r3, r2
 800776a:	881b      	ldrh	r3, [r3, #0]
 800776c:	b29b      	uxth	r3, r3
 800776e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007776:	b29c      	uxth	r4, r3
 8007778:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800777c:	b29c      	uxth	r4, r3
 800777e:	687a      	ldr	r2, [r7, #4]
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	009b      	lsls	r3, r3, #2
 8007786:	441a      	add	r2, r3
 8007788:	4b04      	ldr	r3, [pc, #16]	; (800779c <USB_EPSetStall+0x80>)
 800778a:	4323      	orrs	r3, r4
 800778c:	b29b      	uxth	r3, r3
 800778e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007790:	2300      	movs	r3, #0
}
 8007792:	4618      	mov	r0, r3
 8007794:	3708      	adds	r7, #8
 8007796:	46bd      	mov	sp, r7
 8007798:	bc90      	pop	{r4, r7}
 800779a:	4770      	bx	lr
 800779c:	ffff8080 	.word	0xffff8080

080077a0 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80077a0:	b490      	push	{r4, r7}
 80077a2:	b082      	sub	sp, #8
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	7b1b      	ldrb	r3, [r3, #12]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d17d      	bne.n	80078ae <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	785b      	ldrb	r3, [r3, #1]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d03d      	beq.n	8007836 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80077ba:	687a      	ldr	r2, [r7, #4]
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	009b      	lsls	r3, r3, #2
 80077c2:	4413      	add	r3, r2
 80077c4:	881b      	ldrh	r3, [r3, #0]
 80077c6:	b29c      	uxth	r4, r3
 80077c8:	4623      	mov	r3, r4
 80077ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d014      	beq.n	80077fc <USB_EPClearStall+0x5c>
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	781b      	ldrb	r3, [r3, #0]
 80077d8:	009b      	lsls	r3, r3, #2
 80077da:	4413      	add	r3, r2
 80077dc:	881b      	ldrh	r3, [r3, #0]
 80077de:	b29b      	uxth	r3, r3
 80077e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077e8:	b29c      	uxth	r4, r3
 80077ea:	687a      	ldr	r2, [r7, #4]
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	781b      	ldrb	r3, [r3, #0]
 80077f0:	009b      	lsls	r3, r3, #2
 80077f2:	441a      	add	r2, r3
 80077f4:	4b31      	ldr	r3, [pc, #196]	; (80078bc <USB_EPClearStall+0x11c>)
 80077f6:	4323      	orrs	r3, r4
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	78db      	ldrb	r3, [r3, #3]
 8007800:	2b01      	cmp	r3, #1
 8007802:	d054      	beq.n	80078ae <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	781b      	ldrb	r3, [r3, #0]
 800780a:	009b      	lsls	r3, r3, #2
 800780c:	4413      	add	r3, r2
 800780e:	881b      	ldrh	r3, [r3, #0]
 8007810:	b29b      	uxth	r3, r3
 8007812:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007816:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800781a:	b29c      	uxth	r4, r3
 800781c:	f084 0320 	eor.w	r3, r4, #32
 8007820:	b29c      	uxth	r4, r3
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	781b      	ldrb	r3, [r3, #0]
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	441a      	add	r2, r3
 800782c:	4b24      	ldr	r3, [pc, #144]	; (80078c0 <USB_EPClearStall+0x120>)
 800782e:	4323      	orrs	r3, r4
 8007830:	b29b      	uxth	r3, r3
 8007832:	8013      	strh	r3, [r2, #0]
 8007834:	e03b      	b.n	80078ae <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007836:	687a      	ldr	r2, [r7, #4]
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	781b      	ldrb	r3, [r3, #0]
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	4413      	add	r3, r2
 8007840:	881b      	ldrh	r3, [r3, #0]
 8007842:	b29c      	uxth	r4, r3
 8007844:	4623      	mov	r3, r4
 8007846:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800784a:	2b00      	cmp	r3, #0
 800784c:	d014      	beq.n	8007878 <USB_EPClearStall+0xd8>
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	4413      	add	r3, r2
 8007858:	881b      	ldrh	r3, [r3, #0]
 800785a:	b29b      	uxth	r3, r3
 800785c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007860:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007864:	b29c      	uxth	r4, r3
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	781b      	ldrb	r3, [r3, #0]
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	441a      	add	r2, r3
 8007870:	4b14      	ldr	r3, [pc, #80]	; (80078c4 <USB_EPClearStall+0x124>)
 8007872:	4323      	orrs	r3, r4
 8007874:	b29b      	uxth	r3, r3
 8007876:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007878:	687a      	ldr	r2, [r7, #4]
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	781b      	ldrb	r3, [r3, #0]
 800787e:	009b      	lsls	r3, r3, #2
 8007880:	4413      	add	r3, r2
 8007882:	881b      	ldrh	r3, [r3, #0]
 8007884:	b29b      	uxth	r3, r3
 8007886:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800788a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800788e:	b29c      	uxth	r4, r3
 8007890:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007894:	b29c      	uxth	r4, r3
 8007896:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800789a:	b29c      	uxth	r4, r3
 800789c:	687a      	ldr	r2, [r7, #4]
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	781b      	ldrb	r3, [r3, #0]
 80078a2:	009b      	lsls	r3, r3, #2
 80078a4:	441a      	add	r2, r3
 80078a6:	4b06      	ldr	r3, [pc, #24]	; (80078c0 <USB_EPClearStall+0x120>)
 80078a8:	4323      	orrs	r3, r4
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80078ae:	2300      	movs	r3, #0
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3708      	adds	r7, #8
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bc90      	pop	{r4, r7}
 80078b8:	4770      	bx	lr
 80078ba:	bf00      	nop
 80078bc:	ffff80c0 	.word	0xffff80c0
 80078c0:	ffff8080 	.word	0xffff8080
 80078c4:	ffffc080 	.word	0xffffc080

080078c8 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b083      	sub	sp, #12
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	460b      	mov	r3, r1
 80078d2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80078d4:	78fb      	ldrb	r3, [r7, #3]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d103      	bne.n	80078e2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2280      	movs	r2, #128	; 0x80
 80078de:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80078e2:	2300      	movs	r3, #0
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	370c      	adds	r7, #12
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bc80      	pop	{r7}
 80078ec:	4770      	bx	lr

080078ee <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80078ee:	b480      	push	{r7}
 80078f0:	b083      	sub	sp, #12
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80078f6:	2300      	movs	r3, #0
}
 80078f8:	4618      	mov	r0, r3
 80078fa:	370c      	adds	r7, #12
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bc80      	pop	{r7}
 8007900:	4770      	bx	lr

08007902 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8007902:	b480      	push	{r7}
 8007904:	b083      	sub	sp, #12
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800790a:	2300      	movs	r3, #0
}
 800790c:	4618      	mov	r0, r3
 800790e:	370c      	adds	r7, #12
 8007910:	46bd      	mov	sp, r7
 8007912:	bc80      	pop	{r7}
 8007914:	4770      	bx	lr

08007916 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8007916:	b480      	push	{r7}
 8007918:	b085      	sub	sp, #20
 800791a:	af00      	add	r7, sp, #0
 800791c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007924:	b29b      	uxth	r3, r3
 8007926:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007928:	68fb      	ldr	r3, [r7, #12]
}
 800792a:	4618      	mov	r0, r3
 800792c:	3714      	adds	r7, #20
 800792e:	46bd      	mov	sp, r7
 8007930:	bc80      	pop	{r7}
 8007932:	4770      	bx	lr

08007934 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007934:	b480      	push	{r7}
 8007936:	b083      	sub	sp, #12
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
 800793c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800793e:	2300      	movs	r3, #0
}
 8007940:	4618      	mov	r0, r3
 8007942:	370c      	adds	r7, #12
 8007944:	46bd      	mov	sp, r7
 8007946:	bc80      	pop	{r7}
 8007948:	4770      	bx	lr

0800794a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800794a:	b480      	push	{r7}
 800794c:	b08d      	sub	sp, #52	; 0x34
 800794e:	af00      	add	r7, sp, #0
 8007950:	60f8      	str	r0, [r7, #12]
 8007952:	60b9      	str	r1, [r7, #8]
 8007954:	4611      	mov	r1, r2
 8007956:	461a      	mov	r2, r3
 8007958:	460b      	mov	r3, r1
 800795a:	80fb      	strh	r3, [r7, #6]
 800795c:	4613      	mov	r3, r2
 800795e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007960:	88bb      	ldrh	r3, [r7, #4]
 8007962:	3301      	adds	r3, #1
 8007964:	085b      	lsrs	r3, r3, #1
 8007966:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007970:	88fb      	ldrh	r3, [r7, #6]
 8007972:	005a      	lsls	r2, r3, #1
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	4413      	add	r3, r2
 8007978:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800797c:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800797e:	6a3b      	ldr	r3, [r7, #32]
 8007980:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007982:	e01e      	b.n	80079c2 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8007984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007986:	781b      	ldrb	r3, [r3, #0]
 8007988:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800798a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800798c:	3301      	adds	r3, #1
 800798e:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8007990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007992:	781b      	ldrb	r3, [r3, #0]
 8007994:	b29b      	uxth	r3, r3
 8007996:	021b      	lsls	r3, r3, #8
 8007998:	b29b      	uxth	r3, r3
 800799a:	461a      	mov	r2, r3
 800799c:	69bb      	ldr	r3, [r7, #24]
 800799e:	4313      	orrs	r3, r2
 80079a0:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	b29a      	uxth	r2, r3
 80079a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079a8:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80079aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ac:	3302      	adds	r3, #2
 80079ae:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80079b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079b2:	3302      	adds	r3, #2
 80079b4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80079b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b8:	3301      	adds	r3, #1
 80079ba:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80079bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079be:	3b01      	subs	r3, #1
 80079c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d1dd      	bne.n	8007984 <USB_WritePMA+0x3a>
  }
}
 80079c8:	bf00      	nop
 80079ca:	3734      	adds	r7, #52	; 0x34
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bc80      	pop	{r7}
 80079d0:	4770      	bx	lr

080079d2 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80079d2:	b480      	push	{r7}
 80079d4:	b08b      	sub	sp, #44	; 0x2c
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	60f8      	str	r0, [r7, #12]
 80079da:	60b9      	str	r1, [r7, #8]
 80079dc:	4611      	mov	r1, r2
 80079de:	461a      	mov	r2, r3
 80079e0:	460b      	mov	r3, r1
 80079e2:	80fb      	strh	r3, [r7, #6]
 80079e4:	4613      	mov	r3, r2
 80079e6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80079e8:	88bb      	ldrh	r3, [r7, #4]
 80079ea:	085b      	lsrs	r3, r3, #1
 80079ec:	b29b      	uxth	r3, r3
 80079ee:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80079f8:	88fb      	ldrh	r3, [r7, #6]
 80079fa:	005a      	lsls	r2, r3, #1
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	4413      	add	r3, r2
 8007a00:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a04:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8007a06:	69bb      	ldr	r3, [r7, #24]
 8007a08:	627b      	str	r3, [r7, #36]	; 0x24
 8007a0a:	e01b      	b.n	8007a44 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8007a0c:	6a3b      	ldr	r3, [r7, #32]
 8007a0e:	881b      	ldrh	r3, [r3, #0]
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007a14:	6a3b      	ldr	r3, [r7, #32]
 8007a16:	3302      	adds	r3, #2
 8007a18:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	b2da      	uxtb	r2, r3
 8007a1e:	69fb      	ldr	r3, [r7, #28]
 8007a20:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007a22:	69fb      	ldr	r3, [r7, #28]
 8007a24:	3301      	adds	r3, #1
 8007a26:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	0a1b      	lsrs	r3, r3, #8
 8007a2c:	b2da      	uxtb	r2, r3
 8007a2e:	69fb      	ldr	r3, [r7, #28]
 8007a30:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	3301      	adds	r3, #1
 8007a36:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007a38:	6a3b      	ldr	r3, [r7, #32]
 8007a3a:	3302      	adds	r3, #2
 8007a3c:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8007a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a40:	3b01      	subs	r3, #1
 8007a42:	627b      	str	r3, [r7, #36]	; 0x24
 8007a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d1e0      	bne.n	8007a0c <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8007a4a:	88bb      	ldrh	r3, [r7, #4]
 8007a4c:	f003 0301 	and.w	r3, r3, #1
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d007      	beq.n	8007a66 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8007a56:	6a3b      	ldr	r3, [r7, #32]
 8007a58:	881b      	ldrh	r3, [r3, #0]
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	b2da      	uxtb	r2, r3
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	701a      	strb	r2, [r3, #0]
  }
}
 8007a66:	bf00      	nop
 8007a68:	372c      	adds	r7, #44	; 0x2c
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bc80      	pop	{r7}
 8007a6e:	4770      	bx	lr

08007a70 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b082      	sub	sp, #8
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	460b      	mov	r3, r1
 8007a7a:	70fb      	strb	r3, [r7, #3]
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	7c1b      	ldrb	r3, [r3, #16]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d115      	bne.n	8007ab0 <USBD_MSC_Init+0x40>
  {
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8007a84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a88:	2202      	movs	r2, #2
 8007a8a:	2101      	movs	r1, #1
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f002 fd56 	bl	800a53e <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2201      	movs	r2, #1
 8007a96:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

    /* Open EP IN */
    USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8007a9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a9e:	2202      	movs	r2, #2
 8007aa0:	2181      	movs	r1, #129	; 0x81
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f002 fd4b 	bl	800a53e <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	62da      	str	r2, [r3, #44]	; 0x2c
 8007aae:	e012      	b.n	8007ad6 <USBD_MSC_Init+0x66>
  }
  else
  {
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8007ab0:	2340      	movs	r3, #64	; 0x40
 8007ab2:	2202      	movs	r2, #2
 8007ab4:	2101      	movs	r1, #1
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f002 fd41 	bl	800a53e <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2201      	movs	r2, #1
 8007ac0:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

    /* Open EP IN */
    USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8007ac4:	2340      	movs	r3, #64	; 0x40
 8007ac6:	2202      	movs	r2, #2
 8007ac8:	2181      	movs	r1, #129	; 0x81
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f002 fd37 	bl	800a53e <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  pdev->pClassData = USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 8007ad6:	f44f 701b 	mov.w	r0, #620	; 0x26c
 8007ada:	f002 fe6f 	bl	800a7bc <USBD_static_malloc>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d101      	bne.n	8007af4 <USBD_MSC_Init+0x84>
  {
    return USBD_FAIL;
 8007af0:	2302      	movs	r3, #2
 8007af2:	e003      	b.n	8007afc <USBD_MSC_Init+0x8c>
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f000 f9d9 	bl	8007eac <MSC_BOT_Init>

  return USBD_OK;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3708      	adds	r7, #8
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <USBD_MSC_DeInit>:
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev,
                         uint8_t cfgidx)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b082      	sub	sp, #8
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	70fb      	strb	r3, [r7, #3]
  /* Close MSC EPs */
  USBD_LL_CloseEP(pdev, MSC_EPOUT_ADDR);
 8007b10:	2101      	movs	r1, #1
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f002 fd39 	bl	800a58a <USBD_LL_CloseEP>
  pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 0U;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, MSC_EPIN_ADDR);
 8007b20:	2181      	movs	r1, #129	; 0x81
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f002 fd31 	bl	800a58a <USBD_LL_CloseEP>
  pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 0U;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* De-Init the BOT layer */
  MSC_BOT_DeInit(pdev);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 fa06 	bl	8007f40 <MSC_BOT_DeInit>

  /* Free MSC Class Resources */
  if (pdev->pClassData != NULL)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d009      	beq.n	8007b52 <USBD_MSC_DeInit+0x4e>
  {
    USBD_free(pdev->pClassData);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b44:	4618      	mov	r0, r3
 8007b46:	f002 fe45 	bl	800a7d4 <USBD_static_free>
    pdev->pClassData  = NULL;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return USBD_OK;
 8007b52:	2300      	movs	r3, #0
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3708      	adds	r7, #8
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <USBD_MSC_Setup>:
* @param  pdev: device instance
* @param  req: USB request
* @retval status
*/
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b086      	sub	sp, #24
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b6c:	613b      	str	r3, [r7, #16]
  uint8_t ret = USBD_OK;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 8007b72:	2300      	movs	r3, #0
 8007b74:	81fb      	strh	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	781b      	ldrb	r3, [r3, #0]
 8007b7a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d04d      	beq.n	8007c1e <USBD_MSC_Setup+0xc2>
 8007b82:	2b20      	cmp	r3, #32
 8007b84:	f040 8113 	bne.w	8007dae <USBD_MSC_Setup+0x252>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	785b      	ldrb	r3, [r3, #1]
 8007b8c:	2bfe      	cmp	r3, #254	; 0xfe
 8007b8e:	d002      	beq.n	8007b96 <USBD_MSC_Setup+0x3a>
 8007b90:	2bff      	cmp	r3, #255	; 0xff
 8007b92:	d024      	beq.n	8007bde <USBD_MSC_Setup+0x82>
 8007b94:	e03b      	b.n	8007c0e <USBD_MSC_Setup+0xb2>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	885b      	ldrh	r3, [r3, #2]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d118      	bne.n	8007bd0 <USBD_MSC_Setup+0x74>
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	88db      	ldrh	r3, [r3, #6]
 8007ba2:	2b01      	cmp	r3, #1
 8007ba4:	d114      	bne.n	8007bd0 <USBD_MSC_Setup+0x74>
              ((req->bmRequest & 0x80U) == 0x80U))
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	da0f      	bge.n	8007bd0 <USBD_MSC_Setup+0x74>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007bb6:	699b      	ldr	r3, [r3, #24]
 8007bb8:	4798      	blx	r3
 8007bba:	4603      	mov	r3, r0
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	601a      	str	r2, [r3, #0]
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hmsc->max_lun, 1U);
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	2201      	movs	r2, #1
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f002 f983 	bl	8009ed4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007bce:	e025      	b.n	8007c1c <USBD_MSC_Setup+0xc0>
            USBD_CtlError(pdev, req);
 8007bd0:	6839      	ldr	r1, [r7, #0]
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f002 f914 	bl	8009e00 <USBD_CtlError>
            ret = USBD_FAIL;
 8007bd8:	2302      	movs	r3, #2
 8007bda:	75fb      	strb	r3, [r7, #23]
          break;
 8007bdc:	e01e      	b.n	8007c1c <USBD_MSC_Setup+0xc0>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	885b      	ldrh	r3, [r3, #2]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d10c      	bne.n	8007c00 <USBD_MSC_Setup+0xa4>
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	88db      	ldrh	r3, [r3, #6]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d108      	bne.n	8007c00 <USBD_MSC_Setup+0xa4>
              ((req->bmRequest & 0x80U) != 0x80U))
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	781b      	ldrb	r3, [r3, #0]
 8007bf2:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	db03      	blt.n	8007c00 <USBD_MSC_Setup+0xa4>
          {
            MSC_BOT_Reset(pdev);
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f000 f987 	bl	8007f0c <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007bfe:	e00d      	b.n	8007c1c <USBD_MSC_Setup+0xc0>
            USBD_CtlError(pdev, req);
 8007c00:	6839      	ldr	r1, [r7, #0]
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f002 f8fc 	bl	8009e00 <USBD_CtlError>
            ret = USBD_FAIL;
 8007c08:	2302      	movs	r3, #2
 8007c0a:	75fb      	strb	r3, [r7, #23]
          break;
 8007c0c:	e006      	b.n	8007c1c <USBD_MSC_Setup+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007c0e:	6839      	ldr	r1, [r7, #0]
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f002 f8f5 	bl	8009e00 <USBD_CtlError>
          ret = USBD_FAIL;
 8007c16:	2302      	movs	r3, #2
 8007c18:	75fb      	strb	r3, [r7, #23]
          break;
 8007c1a:	bf00      	nop
      }
      break;
 8007c1c:	e0ce      	b.n	8007dbc <USBD_MSC_Setup+0x260>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	785b      	ldrb	r3, [r3, #1]
 8007c22:	2b0b      	cmp	r3, #11
 8007c24:	f200 80bb 	bhi.w	8007d9e <USBD_MSC_Setup+0x242>
 8007c28:	a201      	add	r2, pc, #4	; (adr r2, 8007c30 <USBD_MSC_Setup+0xd4>)
 8007c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c2e:	bf00      	nop
 8007c30:	08007c61 	.word	0x08007c61
 8007c34:	08007cd7 	.word	0x08007cd7
 8007c38:	08007d9f 	.word	0x08007d9f
 8007c3c:	08007d9f 	.word	0x08007d9f
 8007c40:	08007d9f 	.word	0x08007d9f
 8007c44:	08007d9f 	.word	0x08007d9f
 8007c48:	08007d9f 	.word	0x08007d9f
 8007c4c:	08007d9f 	.word	0x08007d9f
 8007c50:	08007d9f 	.word	0x08007d9f
 8007c54:	08007d9f 	.word	0x08007d9f
 8007c58:	08007c89 	.word	0x08007c89
 8007c5c:	08007cb1 	.word	0x08007cb1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c66:	2b03      	cmp	r3, #3
 8007c68:	d107      	bne.n	8007c7a <USBD_MSC_Setup+0x11e>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007c6a:	f107 030e 	add.w	r3, r7, #14
 8007c6e:	2202      	movs	r2, #2
 8007c70:	4619      	mov	r1, r3
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f002 f92e 	bl	8009ed4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007c78:	e098      	b.n	8007dac <USBD_MSC_Setup+0x250>
            USBD_CtlError(pdev, req);
 8007c7a:	6839      	ldr	r1, [r7, #0]
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f002 f8bf 	bl	8009e00 <USBD_CtlError>
            ret = USBD_FAIL;
 8007c82:	2302      	movs	r3, #2
 8007c84:	75fb      	strb	r3, [r7, #23]
          break;
 8007c86:	e091      	b.n	8007dac <USBD_MSC_Setup+0x250>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c8e:	2b03      	cmp	r3, #3
 8007c90:	d107      	bne.n	8007ca2 <USBD_MSC_Setup+0x146>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hmsc->interface, 1U);
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	3304      	adds	r3, #4
 8007c96:	2201      	movs	r2, #1
 8007c98:	4619      	mov	r1, r3
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f002 f91a 	bl	8009ed4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007ca0:	e084      	b.n	8007dac <USBD_MSC_Setup+0x250>
            USBD_CtlError(pdev, req);
 8007ca2:	6839      	ldr	r1, [r7, #0]
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f002 f8ab 	bl	8009e00 <USBD_CtlError>
            ret = USBD_FAIL;
 8007caa:	2302      	movs	r3, #2
 8007cac:	75fb      	strb	r3, [r7, #23]
          break;
 8007cae:	e07d      	b.n	8007dac <USBD_MSC_Setup+0x250>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007cb6:	2b03      	cmp	r3, #3
 8007cb8:	d106      	bne.n	8007cc8 <USBD_MSC_Setup+0x16c>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	885b      	ldrh	r3, [r3, #2]
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	461a      	mov	r2, r3
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007cc6:	e071      	b.n	8007dac <USBD_MSC_Setup+0x250>
            USBD_CtlError(pdev, req);
 8007cc8:	6839      	ldr	r1, [r7, #0]
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f002 f898 	bl	8009e00 <USBD_CtlError>
            ret = USBD_FAIL;
 8007cd0:	2302      	movs	r3, #2
 8007cd2:	75fb      	strb	r3, [r7, #23]
          break;
 8007cd4:	e06a      	b.n	8007dac <USBD_MSC_Setup+0x250>

        case USB_REQ_CLEAR_FEATURE:

          /* Flush the FIFO and Clear the stall status */
          USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	889b      	ldrh	r3, [r3, #4]
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	4619      	mov	r1, r3
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f002 fc72 	bl	800a5c8 <USBD_LL_FlushEP>

          /* Reactivate the EP */
          USBD_LL_CloseEP(pdev, (uint8_t)req->wIndex);
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	889b      	ldrh	r3, [r3, #4]
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	4619      	mov	r1, r3
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f002 fc4c 	bl	800a58a <USBD_LL_CloseEP>
          if ((((uint8_t)req->wIndex) & 0x80U) == 0x80U)
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	889b      	ldrh	r3, [r3, #4]
 8007cf6:	b25b      	sxtb	r3, r3
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	da23      	bge.n	8007d44 <USBD_MSC_Setup+0x1e8>
          {
            pdev->ep_in[(uint8_t)req->wIndex & 0xFU].is_used = 0U;
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	889b      	ldrh	r3, [r3, #4]
 8007d00:	b2db      	uxtb	r3, r3
 8007d02:	f003 020f 	and.w	r2, r3, #15
 8007d06:	6879      	ldr	r1, [r7, #4]
 8007d08:	4613      	mov	r3, r2
 8007d0a:	009b      	lsls	r3, r3, #2
 8007d0c:	4413      	add	r3, r2
 8007d0e:	009b      	lsls	r3, r3, #2
 8007d10:	440b      	add	r3, r1
 8007d12:	3318      	adds	r3, #24
 8007d14:	2200      	movs	r2, #0
 8007d16:	601a      	str	r2, [r3, #0]
            if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	7c1b      	ldrb	r3, [r3, #16]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d107      	bne.n	8007d30 <USBD_MSC_Setup+0x1d4>
            {
              /* Open EP IN */
              USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK,
 8007d20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d24:	2202      	movs	r2, #2
 8007d26:	2181      	movs	r1, #129	; 0x81
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f002 fc08 	bl	800a53e <USBD_LL_OpenEP>
 8007d2e:	e005      	b.n	8007d3c <USBD_MSC_Setup+0x1e0>
                             MSC_MAX_HS_PACKET);
            }
            else
            {
              /* Open EP IN */
              USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK,
 8007d30:	2340      	movs	r3, #64	; 0x40
 8007d32:	2202      	movs	r2, #2
 8007d34:	2181      	movs	r1, #129	; 0x81
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f002 fc01 	bl	800a53e <USBD_LL_OpenEP>
                             MSC_MAX_FS_PACKET);
            }
            pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2201      	movs	r2, #1
 8007d40:	62da      	str	r2, [r3, #44]	; 0x2c
 8007d42:	e024      	b.n	8007d8e <USBD_MSC_Setup+0x232>
          }
          else
          {
            pdev->ep_out[(uint8_t)req->wIndex & 0xFU].is_used = 0U;
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	889b      	ldrh	r3, [r3, #4]
 8007d48:	b2db      	uxtb	r3, r3
 8007d4a:	f003 020f 	and.w	r2, r3, #15
 8007d4e:	6879      	ldr	r1, [r7, #4]
 8007d50:	4613      	mov	r3, r2
 8007d52:	009b      	lsls	r3, r3, #2
 8007d54:	4413      	add	r3, r2
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	440b      	add	r3, r1
 8007d5a:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8007d5e:	2200      	movs	r2, #0
 8007d60:	601a      	str	r2, [r3, #0]
            if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	7c1b      	ldrb	r3, [r3, #16]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d107      	bne.n	8007d7a <USBD_MSC_Setup+0x21e>
            {
              /* Open EP OUT */
              USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK,
 8007d6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d6e:	2202      	movs	r2, #2
 8007d70:	2101      	movs	r1, #1
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f002 fbe3 	bl	800a53e <USBD_LL_OpenEP>
 8007d78:	e005      	b.n	8007d86 <USBD_MSC_Setup+0x22a>
                             MSC_MAX_HS_PACKET);
            }
            else
            {
              /* Open EP OUT */
              USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK,
 8007d7a:	2340      	movs	r3, #64	; 0x40
 8007d7c:	2202      	movs	r2, #2
 8007d7e:	2101      	movs	r1, #1
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f002 fbdc 	bl	800a53e <USBD_LL_OpenEP>
                             MSC_MAX_FS_PACKET);
            }
            pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2201      	movs	r2, #1
 8007d8a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
          }

          /* Handle BOT error */
          MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	889b      	ldrh	r3, [r3, #4]
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	4619      	mov	r1, r3
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f000 fa50 	bl	800823c <MSC_BOT_CplClrFeature>
          break;
 8007d9c:	e006      	b.n	8007dac <USBD_MSC_Setup+0x250>

        default:
          USBD_CtlError(pdev, req);
 8007d9e:	6839      	ldr	r1, [r7, #0]
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f002 f82d 	bl	8009e00 <USBD_CtlError>
          ret = USBD_FAIL;
 8007da6:	2302      	movs	r3, #2
 8007da8:	75fb      	strb	r3, [r7, #23]
          break;
 8007daa:	bf00      	nop
      }
      break;
 8007dac:	e006      	b.n	8007dbc <USBD_MSC_Setup+0x260>

    default:
      USBD_CtlError(pdev, req);
 8007dae:	6839      	ldr	r1, [r7, #0]
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f002 f825 	bl	8009e00 <USBD_CtlError>
      ret = USBD_FAIL;
 8007db6:	2302      	movs	r3, #2
 8007db8:	75fb      	strb	r3, [r7, #23]
      break;
 8007dba:	bf00      	nop
  }

  return ret;
 8007dbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3718      	adds	r7, #24
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop

08007dc8 <USBD_MSC_DataIn>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b082      	sub	sp, #8
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 8007dd4:	78fb      	ldrb	r3, [r7, #3]
 8007dd6:	4619      	mov	r1, r3
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f000 f8c1 	bl	8007f60 <MSC_BOT_DataIn>

  return USBD_OK;
 8007dde:	2300      	movs	r3, #0
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3708      	adds	r7, #8
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <USBD_MSC_DataOut>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b082      	sub	sp, #8
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
 8007df0:	460b      	mov	r3, r1
 8007df2:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 8007df4:	78fb      	ldrb	r3, [r7, #3]
 8007df6:	4619      	mov	r1, r3
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f000 f8e2 	bl	8007fc2 <MSC_BOT_DataOut>

  return USBD_OK;
 8007dfe:	2300      	movs	r3, #0
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3708      	adds	r7, #8
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <USBD_MSC_GetHSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b083      	sub	sp, #12
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_CfgHSDesc);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2220      	movs	r2, #32
 8007e14:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgHSDesc;
 8007e16:	4b03      	ldr	r3, [pc, #12]	; (8007e24 <USBD_MSC_GetHSCfgDesc+0x1c>)
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	370c      	adds	r7, #12
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bc80      	pop	{r7}
 8007e20:	4770      	bx	lr
 8007e22:	bf00      	nop
 8007e24:	200000a0 	.word	0x200000a0

08007e28 <USBD_MSC_GetFSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b083      	sub	sp, #12
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_CfgFSDesc);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2220      	movs	r2, #32
 8007e34:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgFSDesc;
 8007e36:	4b03      	ldr	r3, [pc, #12]	; (8007e44 <USBD_MSC_GetFSCfgDesc+0x1c>)
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	370c      	adds	r7, #12
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bc80      	pop	{r7}
 8007e40:	4770      	bx	lr
 8007e42:	bf00      	nop
 8007e44:	200000c0 	.word	0x200000c0

08007e48 <USBD_MSC_GetOtherSpeedCfgDesc>:
*         return other speed configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_OtherSpeedCfgDesc);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2220      	movs	r2, #32
 8007e54:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_OtherSpeedCfgDesc;
 8007e56:	4b03      	ldr	r3, [pc, #12]	; (8007e64 <USBD_MSC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	370c      	adds	r7, #12
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bc80      	pop	{r7}
 8007e60:	4770      	bx	lr
 8007e62:	bf00      	nop
 8007e64:	200000e0 	.word	0x200000e0

08007e68 <USBD_MSC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b083      	sub	sp, #12
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_DeviceQualifierDesc);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	220a      	movs	r2, #10
 8007e74:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 8007e76:	4b03      	ldr	r3, [pc, #12]	; (8007e84 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	370c      	adds	r7, #12
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bc80      	pop	{r7}
 8007e80:	4770      	bx	lr
 8007e82:	bf00      	nop
 8007e84:	20000100 	.word	0x20000100

08007e88 <USBD_MSC_RegisterStorage>:
* @param  fops: storage callback
* @retval status
*/
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev,
                                 USBD_StorageTypeDef *fops)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
 8007e90:	6039      	str	r1, [r7, #0]
  if (fops != NULL)
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d003      	beq.n	8007ea0 <USBD_MSC_RegisterStorage+0x18>
  {
    pdev->pUserData = fops;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	683a      	ldr	r2, [r7, #0]
 8007e9c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return USBD_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	370c      	adds	r7, #12
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bc80      	pop	{r7}
 8007eaa:	4770      	bx	lr

08007eac <MSC_BOT_Init>:
*         Initialize the BOT Process
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_Init(USBD_HandleTypeDef  *pdev)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b084      	sub	sp, #16
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007eba:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state = USBD_BOT_IDLE;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  hmsc->scsi_sense_head = 0U;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c

  ((USBD_StorageTypeDef *)pdev->pUserData)->Init(0U);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	2000      	movs	r0, #0
 8007ee2:	4798      	blx	r3

  USBD_LL_FlushEP(pdev, MSC_EPOUT_ADDR);
 8007ee4:	2101      	movs	r1, #1
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f002 fb6e 	bl	800a5c8 <USBD_LL_FlushEP>
  USBD_LL_FlushEP(pdev, MSC_EPIN_ADDR);
 8007eec:	2181      	movs	r1, #129	; 0x81
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f002 fb6a 	bl	800a5c8 <USBD_LL_FlushEP>

  /* Prapare EP to Receive First BOT Cmd */
  USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 8007efa:	231f      	movs	r3, #31
 8007efc:	2101      	movs	r1, #1
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f002 fc26 	bl	800a750 <USBD_LL_PrepareReceive>
                         USBD_BOT_CBW_LENGTH);
}
 8007f04:	bf00      	nop
 8007f06:	3710      	adds	r7, #16
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}

08007f0c <MSC_BOT_Reset>:
*         Reset the BOT Machine
* @param  pdev: device instance
* @retval  None
*/
void MSC_BOT_Reset(USBD_HandleTypeDef  *pdev)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b084      	sub	sp, #16
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f1a:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state  = USBD_BOT_IDLE;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2201      	movs	r2, #1
 8007f26:	725a      	strb	r2, [r3, #9]

  /* Prapare EP to Receive First BOT Cmd */
  USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 8007f2e:	231f      	movs	r3, #31
 8007f30:	2101      	movs	r1, #1
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f002 fc0c 	bl	800a750 <USBD_LL_PrepareReceive>
                         USBD_BOT_CBW_LENGTH);
}
 8007f38:	bf00      	nop
 8007f3a:	3710      	adds	r7, #16
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}

08007f40 <MSC_BOT_DeInit>:
*         Deinitialize the BOT Machine
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 8007f40:	b480      	push	{r7}
 8007f42:	b085      	sub	sp, #20
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f4e:	60fb      	str	r3, [r7, #12]
  hmsc->bot_state = USBD_BOT_IDLE;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2200      	movs	r2, #0
 8007f54:	721a      	strb	r2, [r3, #8]
}
 8007f56:	bf00      	nop
 8007f58:	3714      	adds	r7, #20
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bc80      	pop	{r7}
 8007f5e:	4770      	bx	lr

08007f60 <MSC_BOT_DataIn>:
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataIn(USBD_HandleTypeDef  *pdev,
                    uint8_t epnum)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b084      	sub	sp, #16
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	460b      	mov	r3, r1
 8007f6a:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f72:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	7a1b      	ldrb	r3, [r3, #8]
 8007f78:	2b02      	cmp	r3, #2
 8007f7a:	d004      	beq.n	8007f86 <MSC_BOT_DataIn+0x26>
 8007f7c:	2b02      	cmp	r3, #2
 8007f7e:	db19      	blt.n	8007fb4 <MSC_BOT_DataIn+0x54>
 8007f80:	2b04      	cmp	r3, #4
 8007f82:	dc17      	bgt.n	8007fb4 <MSC_BOT_DataIn+0x54>
 8007f84:	e011      	b.n	8007faa <MSC_BOT_DataIn+0x4a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8007f92:	461a      	mov	r2, r3
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f000 f979 	bl	800828c <SCSI_ProcessCmd>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	da0b      	bge.n	8007fb8 <MSC_BOT_DataIn+0x58>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8007fa0:	2101      	movs	r1, #1
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f000 f8f0 	bl	8008188 <MSC_BOT_SendCSW>
      }
      break;
 8007fa8:	e006      	b.n	8007fb8 <MSC_BOT_DataIn+0x58>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8007faa:	2100      	movs	r1, #0
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 f8eb 	bl	8008188 <MSC_BOT_SendCSW>
      break;
 8007fb2:	e002      	b.n	8007fba <MSC_BOT_DataIn+0x5a>

    default:
      break;
 8007fb4:	bf00      	nop
 8007fb6:	e000      	b.n	8007fba <MSC_BOT_DataIn+0x5a>
      break;
 8007fb8:	bf00      	nop
  }
}
 8007fba:	bf00      	nop
 8007fbc:	3710      	adds	r7, #16
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}

08007fc2 <MSC_BOT_DataOut>:
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataOut(USBD_HandleTypeDef  *pdev,
                     uint8_t epnum)
{
 8007fc2:	b580      	push	{r7, lr}
 8007fc4:	b084      	sub	sp, #16
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
 8007fca:	460b      	mov	r3, r1
 8007fcc:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fd4:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	7a1b      	ldrb	r3, [r3, #8]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d002      	beq.n	8007fe4 <MSC_BOT_DataOut+0x22>
 8007fde:	2b01      	cmp	r3, #1
 8007fe0:	d004      	beq.n	8007fec <MSC_BOT_DataOut+0x2a>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 8007fe2:	e015      	b.n	8008010 <MSC_BOT_DataOut+0x4e>
      MSC_BOT_CBW_Decode(pdev);
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f000 f817 	bl	8008018 <MSC_BOT_CBW_Decode>
      break;
 8007fea:	e011      	b.n	8008010 <MSC_BOT_DataOut+0x4e>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f000 f946 	bl	800828c <SCSI_ProcessCmd>
 8008000:	4603      	mov	r3, r0
 8008002:	2b00      	cmp	r3, #0
 8008004:	da03      	bge.n	800800e <MSC_BOT_DataOut+0x4c>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8008006:	2101      	movs	r1, #1
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f000 f8bd 	bl	8008188 <MSC_BOT_SendCSW>
      break;
 800800e:	bf00      	nop
  }
}
 8008010:	bf00      	nop
 8008012:	3710      	adds	r7, #16
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}

08008018 <MSC_BOT_CBW_Decode>:
*         Decode the CBW command and set the BOT state machine accordingly
* @param  pdev: device instance
* @retval None
*/
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef  *pdev)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b084      	sub	sp, #16
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008026:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 8008040:	2101      	movs	r1, #1
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f002 fba7 	bl	800a796 <USBD_LL_GetRxDataSize>
 8008048:	4603      	mov	r3, r0
 800804a:	2b1f      	cmp	r3, #31
 800804c:	d114      	bne.n	8008078 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 8008054:	4a32      	ldr	r2, [pc, #200]	; (8008120 <MSC_BOT_CBW_Decode+0x108>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d10e      	bne.n	8008078 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bLUN > 1U) ||
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	f893 3219 	ldrb.w	r3, [r3, #537]	; 0x219
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8008060:	2b01      	cmp	r3, #1
 8008062:	d809      	bhi.n	8008078 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bCBLength < 1U) || (hmsc->cbw.bCBLength > 16U))
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
      (hmsc->cbw.bLUN > 1U) ||
 800806a:	2b00      	cmp	r3, #0
 800806c:	d004      	beq.n	8008078 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bCBLength < 1U) || (hmsc->cbw.bCBLength > 16U))
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
 8008074:	2b10      	cmp	r3, #16
 8008076:	d90e      	bls.n	8008096 <MSC_BOT_CBW_Decode+0x7e>
  {

    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800807e:	2320      	movs	r3, #32
 8008080:	2205      	movs	r2, #5
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f000 fc48 	bl	8008918 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	2202      	movs	r2, #2
 800808c:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f000 f8a6 	bl	80081e0 <MSC_BOT_Abort>
 8008094:	e041      	b.n	800811a <MSC_BOT_CBW_Decode+0x102>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f203 231b 	addw	r3, r3, #539	; 0x21b
 80080a2:	461a      	mov	r2, r3
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 f8f1 	bl	800828c <SCSI_ProcessCmd>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	da0c      	bge.n	80080ca <MSC_BOT_CBW_Decode+0xb2>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	7a1b      	ldrb	r3, [r3, #8]
 80080b4:	2b05      	cmp	r3, #5
 80080b6:	d104      	bne.n	80080c2 <MSC_BOT_CBW_Decode+0xaa>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 80080b8:	2101      	movs	r1, #1
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f000 f864 	bl	8008188 <MSC_BOT_SendCSW>
 80080c0:	e02b      	b.n	800811a <MSC_BOT_CBW_Decode+0x102>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f000 f88c 	bl	80081e0 <MSC_BOT_Abort>
 80080c8:	e027      	b.n	800811a <MSC_BOT_CBW_Decode+0x102>
      }
    }
    /*Burst xfer handled internally*/
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	7a1b      	ldrb	r3, [r3, #8]
 80080ce:	2b02      	cmp	r3, #2
 80080d0:	d022      	beq.n	8008118 <MSC_BOT_CBW_Decode+0x100>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	d01e      	beq.n	8008118 <MSC_BOT_CBW_Decode+0x100>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 80080de:	2b03      	cmp	r3, #3
 80080e0:	d01a      	beq.n	8008118 <MSC_BOT_CBW_Decode+0x100>
    {
      if (hmsc->bot_data_length > 0U)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	895b      	ldrh	r3, [r3, #10]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d009      	beq.n	80080fe <MSC_BOT_CBW_Decode+0xe6>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	f103 010c 	add.w	r1, r3, #12
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	895b      	ldrh	r3, [r3, #10]
 80080f4:	461a      	mov	r2, r3
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f000 f814 	bl	8008124 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 80080fc:	e00d      	b.n	800811a <MSC_BOT_CBW_Decode+0x102>
      }
      else if (hmsc->bot_data_length == 0U)
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	895b      	ldrh	r3, [r3, #10]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d104      	bne.n	8008110 <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8008106:	2100      	movs	r1, #0
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 f83d 	bl	8008188 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800810e:	e004      	b.n	800811a <MSC_BOT_CBW_Decode+0x102>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f000 f865 	bl	80081e0 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 8008116:	e000      	b.n	800811a <MSC_BOT_CBW_Decode+0x102>
      }
    }
    else
    {
      return;
 8008118:	bf00      	nop
    }
  }
}
 800811a:	3710      	adds	r7, #16
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}
 8008120:	43425355 	.word	0x43425355

08008124 <MSC_BOT_SendData>:
* @param  len: Data Length
* @retval None
*/
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                              uint16_t len)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b086      	sub	sp, #24
 8008128:	af00      	add	r7, sp, #0
 800812a:	60f8      	str	r0, [r7, #12]
 800812c:	60b9      	str	r1, [r7, #8]
 800812e:	4613      	mov	r3, r2
 8008130:	80fb      	strh	r3, [r7, #6]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008138:	617b      	str	r3, [r7, #20]

  uint16_t length = (uint16_t)MIN(hmsc->cbw.dDataLength, len);
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8008140:	88fb      	ldrh	r3, [r7, #6]
 8008142:	429a      	cmp	r2, r3
 8008144:	d204      	bcs.n	8008150 <MSC_BOT_SendData+0x2c>
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800814c:	b29b      	uxth	r3, r3
 800814e:	e000      	b.n	8008152 <MSC_BOT_SendData+0x2e>
 8008150:	88fb      	ldrh	r3, [r7, #6]
 8008152:	827b      	strh	r3, [r7, #18]

  hmsc->csw.dDataResidue -= len;
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 800815a:	88fb      	ldrh	r3, [r7, #6]
 800815c:	1ad2      	subs	r2, r2, r3
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	2200      	movs	r2, #0
 8008168:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	2204      	movs	r2, #4
 8008170:	721a      	strb	r2, [r3, #8]

  USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, pbuf, length);
 8008172:	8a7b      	ldrh	r3, [r7, #18]
 8008174:	68ba      	ldr	r2, [r7, #8]
 8008176:	2181      	movs	r1, #129	; 0x81
 8008178:	68f8      	ldr	r0, [r7, #12]
 800817a:	f002 fac6 	bl	800a70a <USBD_LL_Transmit>
}
 800817e:	bf00      	nop
 8008180:	3718      	adds	r7, #24
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
	...

08008188 <MSC_BOT_SendCSW>:
* @param  status : CSW status
* @retval None
*/
void  MSC_BOT_SendCSW(USBD_HandleTypeDef  *pdev,
                      uint8_t CSW_Status)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b084      	sub	sp, #16
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	460b      	mov	r3, r1
 8008192:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800819a:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	4a0f      	ldr	r2, [pc, #60]	; (80081dc <MSC_BOT_SendCSW+0x54>)
 80081a0:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
  hmsc->csw.bStatus = CSW_Status;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	78fa      	ldrb	r2, [r7, #3]
 80081a8:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
  hmsc->bot_state = USBD_BOT_IDLE;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2200      	movs	r2, #0
 80081b0:	721a      	strb	r2, [r3, #8]

  USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, (uint8_t *)(void *)&hmsc->csw,
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	f503 720b 	add.w	r2, r3, #556	; 0x22c
 80081b8:	230d      	movs	r3, #13
 80081ba:	2181      	movs	r1, #129	; 0x81
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f002 faa4 	bl	800a70a <USBD_LL_Transmit>
                   USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 80081c8:	231f      	movs	r3, #31
 80081ca:	2101      	movs	r1, #1
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f002 fabf 	bl	800a750 <USBD_LL_PrepareReceive>
                         USBD_BOT_CBW_LENGTH);
}
 80081d2:	bf00      	nop
 80081d4:	3710      	adds	r7, #16
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
 80081da:	bf00      	nop
 80081dc:	53425355 	.word	0x53425355

080081e0 <MSC_BOT_Abort>:
* @param  pdev: device instance
* @retval status
*/

static void  MSC_BOT_Abort(USBD_HandleTypeDef  *pdev)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b084      	sub	sp, #16
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80081ee:	60fb      	str	r3, [r7, #12]

  if ((hmsc->cbw.bmFlags == 0U) &&
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d10c      	bne.n	8008214 <MSC_BOT_Abort+0x34>
      (hmsc->cbw.dDataLength != 0U) &&
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
  if ((hmsc->cbw.bmFlags == 0U) &&
 8008200:	2b00      	cmp	r3, #0
 8008202:	d007      	beq.n	8008214 <MSC_BOT_Abort+0x34>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 8008208:	2b00      	cmp	r3, #0
 800820a:	d103      	bne.n	8008214 <MSC_BOT_Abort+0x34>
  {
    USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 800820c:	2101      	movs	r1, #1
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	f002 f9f9 	bl	800a606 <USBD_LL_StallEP>
  }

  USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8008214:	2181      	movs	r1, #129	; 0x81
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f002 f9f5 	bl	800a606 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	7a5b      	ldrb	r3, [r3, #9]
 8008220:	2b02      	cmp	r3, #2
 8008222:	d107      	bne.n	8008234 <MSC_BOT_Abort+0x54>
  {
    USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 800822a:	231f      	movs	r3, #31
 800822c:	2101      	movs	r1, #1
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f002 fa8e 	bl	800a750 <USBD_LL_PrepareReceive>
                           USBD_BOT_CBW_LENGTH);
  }
}
 8008234:	bf00      	nop
 8008236:	3710      	adds	r7, #16
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}

0800823c <MSC_BOT_CplClrFeature>:
* @param  epnum: endpoint index
* @retval None
*/

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b084      	sub	sp, #16
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	460b      	mov	r3, r1
 8008246:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800824e:	60fb      	str	r3, [r7, #12]

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	7a5b      	ldrb	r3, [r3, #9]
 8008254:	2b02      	cmp	r3, #2
 8008256:	d107      	bne.n	8008268 <MSC_BOT_CplClrFeature+0x2c>
  {
    USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8008258:	2181      	movs	r1, #129	; 0x81
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f002 f9d3 	bl	800a606 <USBD_LL_StallEP>
    hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	2200      	movs	r2, #0
 8008264:	725a      	strb	r2, [r3, #9]
 8008266:	e00d      	b.n	8008284 <MSC_BOT_CplClrFeature+0x48>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8008268:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800826c:	2b00      	cmp	r3, #0
 800826e:	da08      	bge.n	8008282 <MSC_BOT_CplClrFeature+0x46>
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	7a5b      	ldrb	r3, [r3, #9]
 8008274:	2b01      	cmp	r3, #1
 8008276:	d004      	beq.n	8008282 <MSC_BOT_CplClrFeature+0x46>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8008278:	2101      	movs	r1, #1
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f7ff ff84 	bl	8008188 <MSC_BOT_SendCSW>
 8008280:	e000      	b.n	8008284 <MSC_BOT_CplClrFeature+0x48>
  }
  else
  {
    return;
 8008282:	bf00      	nop
  }
}
 8008284:	3710      	adds	r7, #16
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
	...

0800828c <SCSI_ProcessCmd>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b084      	sub	sp, #16
 8008290:	af00      	add	r7, sp, #0
 8008292:	60f8      	str	r0, [r7, #12]
 8008294:	460b      	mov	r3, r1
 8008296:	607a      	str	r2, [r7, #4]
 8008298:	72fb      	strb	r3, [r7, #11]
  switch (cmd[0])
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	781b      	ldrb	r3, [r3, #0]
 800829e:	2b5a      	cmp	r3, #90	; 0x5a
 80082a0:	f200 810e 	bhi.w	80084c0 <SCSI_ProcessCmd+0x234>
 80082a4:	a201      	add	r2, pc, #4	; (adr r2, 80082ac <SCSI_ProcessCmd+0x20>)
 80082a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082aa:	bf00      	nop
 80082ac:	08008419 	.word	0x08008419
 80082b0:	080084c1 	.word	0x080084c1
 80082b4:	080084c1 	.word	0x080084c1
 80082b8:	08008427 	.word	0x08008427
 80082bc:	080084c1 	.word	0x080084c1
 80082c0:	080084c1 	.word	0x080084c1
 80082c4:	080084c1 	.word	0x080084c1
 80082c8:	080084c1 	.word	0x080084c1
 80082cc:	080084c1 	.word	0x080084c1
 80082d0:	080084c1 	.word	0x080084c1
 80082d4:	080084c1 	.word	0x080084c1
 80082d8:	080084c1 	.word	0x080084c1
 80082dc:	080084c1 	.word	0x080084c1
 80082e0:	080084c1 	.word	0x080084c1
 80082e4:	080084c1 	.word	0x080084c1
 80082e8:	080084c1 	.word	0x080084c1
 80082ec:	080084c1 	.word	0x080084c1
 80082f0:	080084c1 	.word	0x080084c1
 80082f4:	08008435 	.word	0x08008435
 80082f8:	080084c1 	.word	0x080084c1
 80082fc:	080084c1 	.word	0x080084c1
 8008300:	080084c1 	.word	0x080084c1
 8008304:	080084c1 	.word	0x080084c1
 8008308:	080084c1 	.word	0x080084c1
 800830c:	080084c1 	.word	0x080084c1
 8008310:	080084c1 	.word	0x080084c1
 8008314:	0800845f 	.word	0x0800845f
 8008318:	08008443 	.word	0x08008443
 800831c:	080084c1 	.word	0x080084c1
 8008320:	080084c1 	.word	0x080084c1
 8008324:	08008451 	.word	0x08008451
 8008328:	080084c1 	.word	0x080084c1
 800832c:	080084c1 	.word	0x080084c1
 8008330:	080084c1 	.word	0x080084c1
 8008334:	080084c1 	.word	0x080084c1
 8008338:	0800847b 	.word	0x0800847b
 800833c:	080084c1 	.word	0x080084c1
 8008340:	08008489 	.word	0x08008489
 8008344:	080084c1 	.word	0x080084c1
 8008348:	080084c1 	.word	0x080084c1
 800834c:	08008497 	.word	0x08008497
 8008350:	080084c1 	.word	0x080084c1
 8008354:	080084a5 	.word	0x080084a5
 8008358:	080084c1 	.word	0x080084c1
 800835c:	080084c1 	.word	0x080084c1
 8008360:	080084c1 	.word	0x080084c1
 8008364:	080084c1 	.word	0x080084c1
 8008368:	080084b3 	.word	0x080084b3
 800836c:	080084c1 	.word	0x080084c1
 8008370:	080084c1 	.word	0x080084c1
 8008374:	080084c1 	.word	0x080084c1
 8008378:	080084c1 	.word	0x080084c1
 800837c:	080084c1 	.word	0x080084c1
 8008380:	080084c1 	.word	0x080084c1
 8008384:	080084c1 	.word	0x080084c1
 8008388:	080084c1 	.word	0x080084c1
 800838c:	080084c1 	.word	0x080084c1
 8008390:	080084c1 	.word	0x080084c1
 8008394:	080084c1 	.word	0x080084c1
 8008398:	080084c1 	.word	0x080084c1
 800839c:	080084c1 	.word	0x080084c1
 80083a0:	080084c1 	.word	0x080084c1
 80083a4:	080084c1 	.word	0x080084c1
 80083a8:	080084c1 	.word	0x080084c1
 80083ac:	080084c1 	.word	0x080084c1
 80083b0:	080084c1 	.word	0x080084c1
 80083b4:	080084c1 	.word	0x080084c1
 80083b8:	080084c1 	.word	0x080084c1
 80083bc:	080084c1 	.word	0x080084c1
 80083c0:	080084c1 	.word	0x080084c1
 80083c4:	080084c1 	.word	0x080084c1
 80083c8:	080084c1 	.word	0x080084c1
 80083cc:	080084c1 	.word	0x080084c1
 80083d0:	080084c1 	.word	0x080084c1
 80083d4:	080084c1 	.word	0x080084c1
 80083d8:	080084c1 	.word	0x080084c1
 80083dc:	080084c1 	.word	0x080084c1
 80083e0:	080084c1 	.word	0x080084c1
 80083e4:	080084c1 	.word	0x080084c1
 80083e8:	080084c1 	.word	0x080084c1
 80083ec:	080084c1 	.word	0x080084c1
 80083f0:	080084c1 	.word	0x080084c1
 80083f4:	080084c1 	.word	0x080084c1
 80083f8:	080084c1 	.word	0x080084c1
 80083fc:	080084c1 	.word	0x080084c1
 8008400:	080084c1 	.word	0x080084c1
 8008404:	080084c1 	.word	0x080084c1
 8008408:	080084c1 	.word	0x080084c1
 800840c:	080084c1 	.word	0x080084c1
 8008410:	080084c1 	.word	0x080084c1
 8008414:	0800846d 	.word	0x0800846d
  {
    case SCSI_TEST_UNIT_READY:
      SCSI_TestUnitReady(pdev, lun, cmd);
 8008418:	7afb      	ldrb	r3, [r7, #11]
 800841a:	687a      	ldr	r2, [r7, #4]
 800841c:	4619      	mov	r1, r3
 800841e:	68f8      	ldr	r0, [r7, #12]
 8008420:	f000 f85c 	bl	80084dc <SCSI_TestUnitReady>
      break;
 8008424:	e055      	b.n	80084d2 <SCSI_ProcessCmd+0x246>

    case SCSI_REQUEST_SENSE:
      SCSI_RequestSense(pdev, lun, cmd);
 8008426:	7afb      	ldrb	r3, [r7, #11]
 8008428:	687a      	ldr	r2, [r7, #4]
 800842a:	4619      	mov	r1, r3
 800842c:	68f8      	ldr	r0, [r7, #12]
 800842e:	f000 fa09 	bl	8008844 <SCSI_RequestSense>
      break;
 8008432:	e04e      	b.n	80084d2 <SCSI_ProcessCmd+0x246>
    case SCSI_INQUIRY:
      SCSI_Inquiry(pdev, lun, cmd);
 8008434:	7afb      	ldrb	r3, [r7, #11]
 8008436:	687a      	ldr	r2, [r7, #4]
 8008438:	4619      	mov	r1, r3
 800843a:	68f8      	ldr	r0, [r7, #12]
 800843c:	f000 f888 	bl	8008550 <SCSI_Inquiry>
      break;
 8008440:	e047      	b.n	80084d2 <SCSI_ProcessCmd+0x246>

    case SCSI_START_STOP_UNIT:
      SCSI_StartStopUnit(pdev, lun, cmd);
 8008442:	7afb      	ldrb	r3, [r7, #11]
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	4619      	mov	r1, r3
 8008448:	68f8      	ldr	r0, [r7, #12]
 800844a:	f000 fa9e 	bl	800898a <SCSI_StartStopUnit>
      break;
 800844e:	e040      	b.n	80084d2 <SCSI_ProcessCmd+0x246>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      SCSI_StartStopUnit(pdev, lun, cmd);
 8008450:	7afb      	ldrb	r3, [r7, #11]
 8008452:	687a      	ldr	r2, [r7, #4]
 8008454:	4619      	mov	r1, r3
 8008456:	68f8      	ldr	r0, [r7, #12]
 8008458:	f000 fa97 	bl	800898a <SCSI_StartStopUnit>
      break;
 800845c:	e039      	b.n	80084d2 <SCSI_ProcessCmd+0x246>

    case SCSI_MODE_SENSE6:
      SCSI_ModeSense6(pdev, lun, cmd);
 800845e:	7afb      	ldrb	r3, [r7, #11]
 8008460:	687a      	ldr	r2, [r7, #4]
 8008462:	4619      	mov	r1, r3
 8008464:	68f8      	ldr	r0, [r7, #12]
 8008466:	f000 f99d 	bl	80087a4 <SCSI_ModeSense6>
      break;
 800846a:	e032      	b.n	80084d2 <SCSI_ProcessCmd+0x246>

    case SCSI_MODE_SENSE10:
      SCSI_ModeSense10(pdev, lun, cmd);
 800846c:	7afb      	ldrb	r3, [r7, #11]
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	4619      	mov	r1, r3
 8008472:	68f8      	ldr	r0, [r7, #12]
 8008474:	f000 f9be 	bl	80087f4 <SCSI_ModeSense10>
      break;
 8008478:	e02b      	b.n	80084d2 <SCSI_ProcessCmd+0x246>

    case SCSI_READ_FORMAT_CAPACITIES:
      SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800847a:	7afb      	ldrb	r3, [r7, #11]
 800847c:	687a      	ldr	r2, [r7, #4]
 800847e:	4619      	mov	r1, r3
 8008480:	68f8      	ldr	r0, [r7, #12]
 8008482:	f000 f92a 	bl	80086da <SCSI_ReadFormatCapacity>
      break;
 8008486:	e024      	b.n	80084d2 <SCSI_ProcessCmd+0x246>

    case SCSI_READ_CAPACITY10:
      SCSI_ReadCapacity10(pdev, lun, cmd);
 8008488:	7afb      	ldrb	r3, [r7, #11]
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	4619      	mov	r1, r3
 800848e:	68f8      	ldr	r0, [r7, #12]
 8008490:	f000 f8bc 	bl	800860c <SCSI_ReadCapacity10>
      break;
 8008494:	e01d      	b.n	80084d2 <SCSI_ProcessCmd+0x246>

    case SCSI_READ10:
      SCSI_Read10(pdev, lun, cmd);
 8008496:	7afb      	ldrb	r3, [r7, #11]
 8008498:	687a      	ldr	r2, [r7, #4]
 800849a:	4619      	mov	r1, r3
 800849c:	68f8      	ldr	r0, [r7, #12]
 800849e:	f000 fa88 	bl	80089b2 <SCSI_Read10>
      break;
 80084a2:	e016      	b.n	80084d2 <SCSI_ProcessCmd+0x246>

    case SCSI_WRITE10:
      SCSI_Write10(pdev, lun, cmd);
 80084a4:	7afb      	ldrb	r3, [r7, #11]
 80084a6:	687a      	ldr	r2, [r7, #4]
 80084a8:	4619      	mov	r1, r3
 80084aa:	68f8      	ldr	r0, [r7, #12]
 80084ac:	f000 fb0d 	bl	8008aca <SCSI_Write10>
      break;
 80084b0:	e00f      	b.n	80084d2 <SCSI_ProcessCmd+0x246>

    case SCSI_VERIFY10:
      SCSI_Verify10(pdev, lun, cmd);
 80084b2:	7afb      	ldrb	r3, [r7, #11]
 80084b4:	687a      	ldr	r2, [r7, #4]
 80084b6:	4619      	mov	r1, r3
 80084b8:	68f8      	ldr	r0, [r7, #12]
 80084ba:	f000 fbb6 	bl	8008c2a <SCSI_Verify10>
      break;
 80084be:	e008      	b.n	80084d2 <SCSI_ProcessCmd+0x246>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 80084c0:	7af9      	ldrb	r1, [r7, #11]
 80084c2:	2320      	movs	r3, #32
 80084c4:	2205      	movs	r2, #5
 80084c6:	68f8      	ldr	r0, [r7, #12]
 80084c8:	f000 fa26 	bl	8008918 <SCSI_SenseCode>
      return -1;
 80084cc:	f04f 33ff 	mov.w	r3, #4294967295
 80084d0:	e000      	b.n	80084d4 <SCSI_ProcessCmd+0x248>
  }

  return 0;
 80084d2:	2300      	movs	r3, #0
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3710      	adds	r7, #16
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <SCSI_TestUnitReady>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b086      	sub	sp, #24
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	60f8      	str	r0, [r7, #12]
 80084e4:	460b      	mov	r3, r1
 80084e6:	607a      	str	r2, [r7, #4]
 80084e8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80084f0:	617b      	str	r3, [r7, #20]

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d00a      	beq.n	8008512 <SCSI_TestUnitReady+0x36>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80084fc:	697b      	ldr	r3, [r7, #20]
 80084fe:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8008502:	2320      	movs	r3, #32
 8008504:	2205      	movs	r2, #5
 8008506:	68f8      	ldr	r0, [r7, #12]
 8008508:	f000 fa06 	bl	8008918 <SCSI_SenseCode>

    return -1;
 800850c:	f04f 33ff 	mov.w	r3, #4294967295
 8008510:	e019      	b.n	8008546 <SCSI_TestUnitReady+0x6a>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008518:	689b      	ldr	r3, [r3, #8]
 800851a:	7afa      	ldrb	r2, [r7, #11]
 800851c:	4610      	mov	r0, r2
 800851e:	4798      	blx	r3
 8008520:	4603      	mov	r3, r0
 8008522:	2b00      	cmp	r3, #0
 8008524:	d00b      	beq.n	800853e <SCSI_TestUnitReady+0x62>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8008526:	7af9      	ldrb	r1, [r7, #11]
 8008528:	233a      	movs	r3, #58	; 0x3a
 800852a:	2202      	movs	r2, #2
 800852c:	68f8      	ldr	r0, [r7, #12]
 800852e:	f000 f9f3 	bl	8008918 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	2205      	movs	r2, #5
 8008536:	721a      	strb	r2, [r3, #8]

    return -1;
 8008538:	f04f 33ff 	mov.w	r3, #4294967295
 800853c:	e003      	b.n	8008546 <SCSI_TestUnitReady+0x6a>
  }
  hmsc->bot_data_length = 0U;
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	2200      	movs	r2, #0
 8008542:	815a      	strh	r2, [r3, #10]

  return 0;
 8008544:	2300      	movs	r3, #0
}
 8008546:	4618      	mov	r0, r3
 8008548:	3718      	adds	r7, #24
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}
	...

08008550 <SCSI_Inquiry>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t  SCSI_Inquiry(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 8008550:	b480      	push	{r7}
 8008552:	b089      	sub	sp, #36	; 0x24
 8008554:	af00      	add	r7, sp, #0
 8008556:	60f8      	str	r0, [r7, #12]
 8008558:	460b      	mov	r3, r1
 800855a:	607a      	str	r2, [r7, #4]
 800855c:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008564:	61bb      	str	r3, [r7, #24]

  if (params[1] & 0x01U)/*Evpd is set*/
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	3301      	adds	r3, #1
 800856a:	781b      	ldrb	r3, [r3, #0]
 800856c:	f003 0301 	and.w	r3, r3, #1
 8008570:	2b00      	cmp	r3, #0
 8008572:	d014      	beq.n	800859e <SCSI_Inquiry+0x4e>
  {
    len = LENGTH_INQUIRY_PAGE00;
 8008574:	2307      	movs	r3, #7
 8008576:	83fb      	strh	r3, [r7, #30]
    hmsc->bot_data_length = len;
 8008578:	69bb      	ldr	r3, [r7, #24]
 800857a:	8bfa      	ldrh	r2, [r7, #30]
 800857c:	815a      	strh	r2, [r3, #10]

    while (len)
 800857e:	e00a      	b.n	8008596 <SCSI_Inquiry+0x46>
    {
      len--;
 8008580:	8bfb      	ldrh	r3, [r7, #30]
 8008582:	3b01      	subs	r3, #1
 8008584:	83fb      	strh	r3, [r7, #30]
      hmsc->bot_data[len] = MSC_Page00_Inquiry_Data[len];
 8008586:	8bfa      	ldrh	r2, [r7, #30]
 8008588:	8bfb      	ldrh	r3, [r7, #30]
 800858a:	491f      	ldr	r1, [pc, #124]	; (8008608 <SCSI_Inquiry+0xb8>)
 800858c:	5c89      	ldrb	r1, [r1, r2]
 800858e:	69ba      	ldr	r2, [r7, #24]
 8008590:	4413      	add	r3, r2
 8008592:	460a      	mov	r2, r1
 8008594:	731a      	strb	r2, [r3, #12]
    while (len)
 8008596:	8bfb      	ldrh	r3, [r7, #30]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d1f1      	bne.n	8008580 <SCSI_Inquiry+0x30>
 800859c:	e02e      	b.n	80085fc <SCSI_Inquiry+0xac>
    }
  }
  else
  {
    pPage = (uint8_t *)(void *) & ((USBD_StorageTypeDef *)pdev->pUserData)->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80085a4:	69d9      	ldr	r1, [r3, #28]
 80085a6:	7afa      	ldrb	r2, [r7, #11]
 80085a8:	4613      	mov	r3, r2
 80085aa:	00db      	lsls	r3, r3, #3
 80085ac:	4413      	add	r3, r2
 80085ae:	009b      	lsls	r3, r3, #2
 80085b0:	440b      	add	r3, r1
 80085b2:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 80085b4:	697b      	ldr	r3, [r7, #20]
 80085b6:	3304      	adds	r3, #4
 80085b8:	781b      	ldrb	r3, [r3, #0]
 80085ba:	b29b      	uxth	r3, r3
 80085bc:	3305      	adds	r3, #5
 80085be:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	3304      	adds	r3, #4
 80085c4:	781b      	ldrb	r3, [r3, #0]
 80085c6:	b29b      	uxth	r3, r3
 80085c8:	8bfa      	ldrh	r2, [r7, #30]
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d303      	bcc.n	80085d6 <SCSI_Inquiry+0x86>
    {
      len = params[4];
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	3304      	adds	r3, #4
 80085d2:	781b      	ldrb	r3, [r3, #0]
 80085d4:	83fb      	strh	r3, [r7, #30]
    }
    hmsc->bot_data_length = len;
 80085d6:	69bb      	ldr	r3, [r7, #24]
 80085d8:	8bfa      	ldrh	r2, [r7, #30]
 80085da:	815a      	strh	r2, [r3, #10]

    while (len)
 80085dc:	e00b      	b.n	80085f6 <SCSI_Inquiry+0xa6>
    {
      len--;
 80085de:	8bfb      	ldrh	r3, [r7, #30]
 80085e0:	3b01      	subs	r3, #1
 80085e2:	83fb      	strh	r3, [r7, #30]
      hmsc->bot_data[len] = pPage[len];
 80085e4:	8bfb      	ldrh	r3, [r7, #30]
 80085e6:	697a      	ldr	r2, [r7, #20]
 80085e8:	441a      	add	r2, r3
 80085ea:	8bfb      	ldrh	r3, [r7, #30]
 80085ec:	7811      	ldrb	r1, [r2, #0]
 80085ee:	69ba      	ldr	r2, [r7, #24]
 80085f0:	4413      	add	r3, r2
 80085f2:	460a      	mov	r2, r1
 80085f4:	731a      	strb	r2, [r3, #12]
    while (len)
 80085f6:	8bfb      	ldrh	r3, [r7, #30]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d1f0      	bne.n	80085de <SCSI_Inquiry+0x8e>
    }
  }

  return 0;
 80085fc:	2300      	movs	r3, #0
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3724      	adds	r7, #36	; 0x24
 8008602:	46bd      	mov	sp, r7
 8008604:	bc80      	pop	{r7}
 8008606:	4770      	bx	lr
 8008608:	0800be9c 	.word	0x0800be9c

0800860c <SCSI_ReadCapacity10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b086      	sub	sp, #24
 8008610:	af00      	add	r7, sp, #0
 8008612:	60f8      	str	r0, [r7, #12]
 8008614:	460b      	mov	r3, r1
 8008616:	607a      	str	r2, [r7, #4]
 8008618:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008620:	617b      	str	r3, [r7, #20]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size) != 0)
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	697a      	ldr	r2, [r7, #20]
 800862c:	f502 7118 	add.w	r1, r2, #608	; 0x260
 8008630:	697a      	ldr	r2, [r7, #20]
 8008632:	f202 225e 	addw	r2, r2, #606	; 0x25e
 8008636:	7af8      	ldrb	r0, [r7, #11]
 8008638:	4798      	blx	r3
 800863a:	4603      	mov	r3, r0
 800863c:	2b00      	cmp	r3, #0
 800863e:	d008      	beq.n	8008652 <SCSI_ReadCapacity10+0x46>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8008640:	7af9      	ldrb	r1, [r7, #11]
 8008642:	233a      	movs	r3, #58	; 0x3a
 8008644:	2202      	movs	r2, #2
 8008646:	68f8      	ldr	r0, [r7, #12]
 8008648:	f000 f966 	bl	8008918 <SCSI_SenseCode>
    return -1;
 800864c:	f04f 33ff 	mov.w	r3, #4294967295
 8008650:	e03f      	b.n	80086d2 <SCSI_ReadCapacity10+0xc6>
  }
  else
  {

    hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 8008658:	3b01      	subs	r3, #1
 800865a:	0e1b      	lsrs	r3, r3, #24
 800865c:	b2da      	uxtb	r2, r3
 800865e:	697b      	ldr	r3, [r7, #20]
 8008660:	731a      	strb	r2, [r3, #12]
    hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 8008668:	3b01      	subs	r3, #1
 800866a:	0c1b      	lsrs	r3, r3, #16
 800866c:	b2da      	uxtb	r2, r3
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	735a      	strb	r2, [r3, #13]
    hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 8008678:	3b01      	subs	r3, #1
 800867a:	0a1b      	lsrs	r3, r3, #8
 800867c:	b2da      	uxtb	r2, r3
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	739a      	strb	r2, [r3, #14]
    hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 8008688:	b2db      	uxtb	r3, r3
 800868a:	3b01      	subs	r3, #1
 800868c:	b2da      	uxtb	r2, r3
 800868e:	697b      	ldr	r3, [r7, #20]
 8008690:	73da      	strb	r2, [r3, #15]

    hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8008698:	161b      	asrs	r3, r3, #24
 800869a:	b2da      	uxtb	r2, r3
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	741a      	strb	r2, [r3, #16]
    hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 80086a6:	141b      	asrs	r3, r3, #16
 80086a8:	b2da      	uxtb	r2, r3
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	745a      	strb	r2, [r3, #17]
    hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 80086b4:	0a1b      	lsrs	r3, r3, #8
 80086b6:	b29b      	uxth	r3, r3
 80086b8:	b2da      	uxtb	r2, r3
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 80086c4:	b2da      	uxtb	r2, r3
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	74da      	strb	r2, [r3, #19]

    hmsc->bot_data_length = 8U;
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	2208      	movs	r2, #8
 80086ce:	815a      	strh	r2, [r3, #10]
    return 0;
 80086d0:	2300      	movs	r3, #0
  }
}
 80086d2:	4618      	mov	r0, r3
 80086d4:	3718      	adds	r7, #24
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}

080086da <SCSI_ReadFormatCapacity>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 80086da:	b580      	push	{r7, lr}
 80086dc:	b088      	sub	sp, #32
 80086de:	af00      	add	r7, sp, #0
 80086e0:	60f8      	str	r0, [r7, #12]
 80086e2:	460b      	mov	r3, r1
 80086e4:	607a      	str	r2, [r7, #4]
 80086e6:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086ee:	61bb      	str	r3, [r7, #24]

  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;

  for (i = 0U; i < 12U ; i++)
 80086f0:	2300      	movs	r3, #0
 80086f2:	83fb      	strh	r3, [r7, #30]
 80086f4:	e007      	b.n	8008706 <SCSI_ReadFormatCapacity+0x2c>
  {
    hmsc->bot_data[i] = 0U;
 80086f6:	8bfb      	ldrh	r3, [r7, #30]
 80086f8:	69ba      	ldr	r2, [r7, #24]
 80086fa:	4413      	add	r3, r2
 80086fc:	2200      	movs	r2, #0
 80086fe:	731a      	strb	r2, [r3, #12]
  for (i = 0U; i < 12U ; i++)
 8008700:	8bfb      	ldrh	r3, [r7, #30]
 8008702:	3301      	adds	r3, #1
 8008704:	83fb      	strh	r3, [r7, #30]
 8008706:	8bfb      	ldrh	r3, [r7, #30]
 8008708:	2b0b      	cmp	r3, #11
 800870a:	d9f4      	bls.n	80086f6 <SCSI_ReadFormatCapacity+0x1c>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &blk_nbr, &blk_size) != 0U)
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	f107 0216 	add.w	r2, r7, #22
 8008718:	f107 0110 	add.w	r1, r7, #16
 800871c:	7af8      	ldrb	r0, [r7, #11]
 800871e:	4798      	blx	r3
 8008720:	4603      	mov	r3, r0
 8008722:	2b00      	cmp	r3, #0
 8008724:	d008      	beq.n	8008738 <SCSI_ReadFormatCapacity+0x5e>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8008726:	7af9      	ldrb	r1, [r7, #11]
 8008728:	233a      	movs	r3, #58	; 0x3a
 800872a:	2202      	movs	r2, #2
 800872c:	68f8      	ldr	r0, [r7, #12]
 800872e:	f000 f8f3 	bl	8008918 <SCSI_SenseCode>
    return -1;
 8008732:	f04f 33ff 	mov.w	r3, #4294967295
 8008736:	e030      	b.n	800879a <SCSI_ReadFormatCapacity+0xc0>
  }
  else
  {
    hmsc->bot_data[3] = 0x08U;
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	2208      	movs	r2, #8
 800873c:	73da      	strb	r2, [r3, #15]
    hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	3b01      	subs	r3, #1
 8008742:	0e1b      	lsrs	r3, r3, #24
 8008744:	b2da      	uxtb	r2, r3
 8008746:	69bb      	ldr	r3, [r7, #24]
 8008748:	741a      	strb	r2, [r3, #16]
    hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	3b01      	subs	r3, #1
 800874e:	0c1b      	lsrs	r3, r3, #16
 8008750:	b2da      	uxtb	r2, r3
 8008752:	69bb      	ldr	r3, [r7, #24]
 8008754:	745a      	strb	r2, [r3, #17]
    hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	3b01      	subs	r3, #1
 800875a:	0a1b      	lsrs	r3, r3, #8
 800875c:	b2da      	uxtb	r2, r3
 800875e:	69bb      	ldr	r3, [r7, #24]
 8008760:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 8008762:	693b      	ldr	r3, [r7, #16]
 8008764:	b2db      	uxtb	r3, r3
 8008766:	3b01      	subs	r3, #1
 8008768:	b2da      	uxtb	r2, r3
 800876a:	69bb      	ldr	r3, [r7, #24]
 800876c:	74da      	strb	r2, [r3, #19]

    hmsc->bot_data[8] = 0x02U;
 800876e:	69bb      	ldr	r3, [r7, #24]
 8008770:	2202      	movs	r2, #2
 8008772:	751a      	strb	r2, [r3, #20]
    hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8008774:	8afb      	ldrh	r3, [r7, #22]
 8008776:	141b      	asrs	r3, r3, #16
 8008778:	b2da      	uxtb	r2, r3
 800877a:	69bb      	ldr	r3, [r7, #24]
 800877c:	755a      	strb	r2, [r3, #21]
    hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800877e:	8afb      	ldrh	r3, [r7, #22]
 8008780:	0a1b      	lsrs	r3, r3, #8
 8008782:	b29b      	uxth	r3, r3
 8008784:	b2da      	uxtb	r2, r3
 8008786:	69bb      	ldr	r3, [r7, #24]
 8008788:	759a      	strb	r2, [r3, #22]
    hmsc->bot_data[11] = (uint8_t)(blk_size);
 800878a:	8afb      	ldrh	r3, [r7, #22]
 800878c:	b2da      	uxtb	r2, r3
 800878e:	69bb      	ldr	r3, [r7, #24]
 8008790:	75da      	strb	r2, [r3, #23]

    hmsc->bot_data_length = 12U;
 8008792:	69bb      	ldr	r3, [r7, #24]
 8008794:	220c      	movs	r2, #12
 8008796:	815a      	strh	r2, [r3, #10]
    return 0;
 8008798:	2300      	movs	r3, #0
  }
}
 800879a:	4618      	mov	r0, r3
 800879c:	3720      	adds	r7, #32
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}
	...

080087a4 <SCSI_ModeSense6>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 80087a4:	b480      	push	{r7}
 80087a6:	b087      	sub	sp, #28
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	60f8      	str	r0, [r7, #12]
 80087ac:	460b      	mov	r3, r1
 80087ae:	607a      	str	r2, [r7, #4]
 80087b0:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087b8:	613b      	str	r3, [r7, #16]
  uint16_t len = 8U;
 80087ba:	2308      	movs	r3, #8
 80087bc:	82fb      	strh	r3, [r7, #22]
  hmsc->bot_data_length = len;
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	8afa      	ldrh	r2, [r7, #22]
 80087c2:	815a      	strh	r2, [r3, #10]

  while (len)
 80087c4:	e00a      	b.n	80087dc <SCSI_ModeSense6+0x38>
  {
    len--;
 80087c6:	8afb      	ldrh	r3, [r7, #22]
 80087c8:	3b01      	subs	r3, #1
 80087ca:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = MSC_Mode_Sense6_data[len];
 80087cc:	8afa      	ldrh	r2, [r7, #22]
 80087ce:	8afb      	ldrh	r3, [r7, #22]
 80087d0:	4907      	ldr	r1, [pc, #28]	; (80087f0 <SCSI_ModeSense6+0x4c>)
 80087d2:	5c89      	ldrb	r1, [r1, r2]
 80087d4:	693a      	ldr	r2, [r7, #16]
 80087d6:	4413      	add	r3, r2
 80087d8:	460a      	mov	r2, r1
 80087da:	731a      	strb	r2, [r3, #12]
  while (len)
 80087dc:	8afb      	ldrh	r3, [r7, #22]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d1f1      	bne.n	80087c6 <SCSI_ModeSense6+0x22>
  }
  return 0;
 80087e2:	2300      	movs	r3, #0
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	371c      	adds	r7, #28
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bc80      	pop	{r7}
 80087ec:	4770      	bx	lr
 80087ee:	bf00      	nop
 80087f0:	0800bea4 	.word	0x0800bea4

080087f4 <SCSI_ModeSense10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b087      	sub	sp, #28
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	60f8      	str	r0, [r7, #12]
 80087fc:	460b      	mov	r3, r1
 80087fe:	607a      	str	r2, [r7, #4]
 8008800:	72fb      	strb	r3, [r7, #11]
  uint16_t len = 8U;
 8008802:	2308      	movs	r3, #8
 8008804:	82fb      	strh	r3, [r7, #22]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800880c:	613b      	str	r3, [r7, #16]

  hmsc->bot_data_length = len;
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	8afa      	ldrh	r2, [r7, #22]
 8008812:	815a      	strh	r2, [r3, #10]

  while (len)
 8008814:	e00a      	b.n	800882c <SCSI_ModeSense10+0x38>
  {
    len--;
 8008816:	8afb      	ldrh	r3, [r7, #22]
 8008818:	3b01      	subs	r3, #1
 800881a:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = MSC_Mode_Sense10_data[len];
 800881c:	8afa      	ldrh	r2, [r7, #22]
 800881e:	8afb      	ldrh	r3, [r7, #22]
 8008820:	4907      	ldr	r1, [pc, #28]	; (8008840 <SCSI_ModeSense10+0x4c>)
 8008822:	5c89      	ldrb	r1, [r1, r2]
 8008824:	693a      	ldr	r2, [r7, #16]
 8008826:	4413      	add	r3, r2
 8008828:	460a      	mov	r2, r1
 800882a:	731a      	strb	r2, [r3, #12]
  while (len)
 800882c:	8afb      	ldrh	r3, [r7, #22]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d1f1      	bne.n	8008816 <SCSI_ModeSense10+0x22>
  }

  return 0;
 8008832:	2300      	movs	r3, #0
}
 8008834:	4618      	mov	r0, r3
 8008836:	371c      	adds	r7, #28
 8008838:	46bd      	mov	sp, r7
 800883a:	bc80      	pop	{r7}
 800883c:	4770      	bx	lr
 800883e:	bf00      	nop
 8008840:	0800beac 	.word	0x0800beac

08008844 <SCSI_RequestSense>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_RequestSense(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 8008844:	b480      	push	{r7}
 8008846:	b087      	sub	sp, #28
 8008848:	af00      	add	r7, sp, #0
 800884a:	60f8      	str	r0, [r7, #12]
 800884c:	460b      	mov	r3, r1
 800884e:	607a      	str	r2, [r7, #4]
 8008850:	72fb      	strb	r3, [r7, #11]
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008858:	613b      	str	r3, [r7, #16]

  for (i = 0U ; i < REQUEST_SENSE_DATA_LEN; i++)
 800885a:	2300      	movs	r3, #0
 800885c:	75fb      	strb	r3, [r7, #23]
 800885e:	e007      	b.n	8008870 <SCSI_RequestSense+0x2c>
  {
    hmsc->bot_data[i] = 0U;
 8008860:	7dfb      	ldrb	r3, [r7, #23]
 8008862:	693a      	ldr	r2, [r7, #16]
 8008864:	4413      	add	r3, r2
 8008866:	2200      	movs	r2, #0
 8008868:	731a      	strb	r2, [r3, #12]
  for (i = 0U ; i < REQUEST_SENSE_DATA_LEN; i++)
 800886a:	7dfb      	ldrb	r3, [r7, #23]
 800886c:	3301      	adds	r3, #1
 800886e:	75fb      	strb	r3, [r7, #23]
 8008870:	7dfb      	ldrb	r3, [r7, #23]
 8008872:	2b11      	cmp	r3, #17
 8008874:	d9f4      	bls.n	8008860 <SCSI_RequestSense+0x1c>
  }

  hmsc->bot_data[0] = 0x70U;
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	2270      	movs	r2, #112	; 0x70
 800887a:	731a      	strb	r2, [r3, #12]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	220c      	movs	r2, #12
 8008880:	74da      	strb	r2, [r3, #19]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	f893 225c 	ldrb.w	r2, [r3, #604]	; 0x25c
 8008888:	693b      	ldr	r3, [r7, #16]
 800888a:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 800888e:	429a      	cmp	r2, r3
 8008890:	d02e      	beq.n	80088f0 <SCSI_RequestSense+0xac>
  {

    hmsc->bot_data[2]     = hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 8008898:	693a      	ldr	r2, [r7, #16]
 800889a:	3347      	adds	r3, #71	; 0x47
 800889c:	00db      	lsls	r3, r3, #3
 800889e:	4413      	add	r3, r2
 80088a0:	791a      	ldrb	r2, [r3, #4]
 80088a2:	693b      	ldr	r3, [r7, #16]
 80088a4:	739a      	strb	r2, [r3, #14]
    hmsc->bot_data[12]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 80088a6:	693b      	ldr	r3, [r7, #16]
 80088a8:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 80088ac:	693a      	ldr	r2, [r7, #16]
 80088ae:	3347      	adds	r3, #71	; 0x47
 80088b0:	00db      	lsls	r3, r3, #3
 80088b2:	4413      	add	r3, r2
 80088b4:	7a5a      	ldrb	r2, [r3, #9]
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	761a      	strb	r2, [r3, #24]
    hmsc->bot_data[13]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 80088c0:	693a      	ldr	r2, [r7, #16]
 80088c2:	3347      	adds	r3, #71	; 0x47
 80088c4:	00db      	lsls	r3, r3, #3
 80088c6:	4413      	add	r3, r2
 80088c8:	7a1a      	ldrb	r2, [r3, #8]
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	765a      	strb	r2, [r3, #25]
    hmsc->scsi_sense_head++;
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 80088d4:	3301      	adds	r3, #1
 80088d6:	b2da      	uxtb	r2, r3
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 80088e4:	2b04      	cmp	r3, #4
 80088e6:	d103      	bne.n	80088f0 <SCSI_RequestSense+0xac>
    {
      hmsc->scsi_sense_head = 0U;
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	2200      	movs	r2, #0
 80088ec:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c
    }
  }
  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	2212      	movs	r2, #18
 80088f4:	815a      	strh	r2, [r3, #10]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	3304      	adds	r3, #4
 80088fa:	781b      	ldrb	r3, [r3, #0]
 80088fc:	2b12      	cmp	r3, #18
 80088fe:	d805      	bhi.n	800890c <SCSI_RequestSense+0xc8>
  {
    hmsc->bot_data_length = params[4];
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	3304      	adds	r3, #4
 8008904:	781b      	ldrb	r3, [r3, #0]
 8008906:	b29a      	uxth	r2, r3
 8008908:	693b      	ldr	r3, [r7, #16]
 800890a:	815a      	strh	r2, [r3, #10]
  }
  return 0;
 800890c:	2300      	movs	r3, #0
}
 800890e:	4618      	mov	r0, r3
 8008910:	371c      	adds	r7, #28
 8008912:	46bd      	mov	sp, r7
 8008914:	bc80      	pop	{r7}
 8008916:	4770      	bx	lr

08008918 <SCSI_SenseCode>:
* @param  ASC: Additional Sense Key
* @retval none

*/
void SCSI_SenseCode(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 8008918:	b480      	push	{r7}
 800891a:	b085      	sub	sp, #20
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
 8008920:	4608      	mov	r0, r1
 8008922:	4611      	mov	r1, r2
 8008924:	461a      	mov	r2, r3
 8008926:	4603      	mov	r3, r0
 8008928:	70fb      	strb	r3, [r7, #3]
 800892a:	460b      	mov	r3, r1
 800892c:	70bb      	strb	r3, [r7, #2]
 800892e:	4613      	mov	r3, r2
 8008930:	707b      	strb	r3, [r7, #1]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008938:	60fb      	str	r3, [r7, #12]

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey  = sKey;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 8008940:	68fa      	ldr	r2, [r7, #12]
 8008942:	3347      	adds	r3, #71	; 0x47
 8008944:	00db      	lsls	r3, r3, #3
 8008946:	4413      	add	r3, r2
 8008948:	78ba      	ldrb	r2, [r7, #2]
 800894a:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 8008952:	68fa      	ldr	r2, [r7, #12]
 8008954:	3347      	adds	r3, #71	; 0x47
 8008956:	00db      	lsls	r3, r3, #3
 8008958:	4413      	add	r3, r2
 800895a:	2200      	movs	r2, #0
 800895c:	721a      	strb	r2, [r3, #8]
  hmsc->scsi_sense_tail++;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 8008964:	3301      	adds	r3, #1
 8008966:	b2da      	uxtb	r2, r3
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 8008974:	2b04      	cmp	r3, #4
 8008976:	d103      	bne.n	8008980 <SCSI_SenseCode+0x68>
  {
    hmsc->scsi_sense_tail = 0U;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	2200      	movs	r2, #0
 800897c:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  }
}
 8008980:	bf00      	nop
 8008982:	3714      	adds	r7, #20
 8008984:	46bd      	mov	sp, r7
 8008986:	bc80      	pop	{r7}
 8008988:	4770      	bx	lr

0800898a <SCSI_StartStopUnit>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800898a:	b480      	push	{r7}
 800898c:	b087      	sub	sp, #28
 800898e:	af00      	add	r7, sp, #0
 8008990:	60f8      	str	r0, [r7, #12]
 8008992:	460b      	mov	r3, r1
 8008994:	607a      	str	r2, [r7, #4]
 8008996:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800899e:	617b      	str	r3, [r7, #20]
  hmsc->bot_data_length = 0U;
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	2200      	movs	r2, #0
 80089a4:	815a      	strh	r2, [r3, #10]
  return 0;
 80089a6:	2300      	movs	r3, #0
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	371c      	adds	r7, #28
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bc80      	pop	{r7}
 80089b0:	4770      	bx	lr

080089b2 <SCSI_Read10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80089b2:	b580      	push	{r7, lr}
 80089b4:	b086      	sub	sp, #24
 80089b6:	af00      	add	r7, sp, #0
 80089b8:	60f8      	str	r0, [r7, #12]
 80089ba:	460b      	mov	r3, r1
 80089bc:	607a      	str	r2, [r7, #4]
 80089be:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089c6:	617b      	str	r3, [r7, #20]

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 80089c8:	697b      	ldr	r3, [r7, #20]
 80089ca:	7a1b      	ldrb	r3, [r3, #8]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d16e      	bne.n	8008aae <SCSI_Read10+0xfc>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 80089d6:	b25b      	sxtb	r3, r3
 80089d8:	2b00      	cmp	r3, #0
 80089da:	db0a      	blt.n	80089f2 <SCSI_Read10+0x40>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80089dc:	697b      	ldr	r3, [r7, #20]
 80089de:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 80089e2:	2320      	movs	r3, #32
 80089e4:	2205      	movs	r2, #5
 80089e6:	68f8      	ldr	r0, [r7, #12]
 80089e8:	f7ff ff96 	bl	8008918 <SCSI_SenseCode>
      return -1;
 80089ec:	f04f 33ff 	mov.w	r3, #4294967295
 80089f0:	e067      	b.n	8008ac2 <SCSI_Read10+0x110>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80089f8:	689b      	ldr	r3, [r3, #8]
 80089fa:	7afa      	ldrb	r2, [r7, #11]
 80089fc:	4610      	mov	r0, r2
 80089fe:	4798      	blx	r3
 8008a00:	4603      	mov	r3, r0
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d008      	beq.n	8008a18 <SCSI_Read10+0x66>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8008a06:	7af9      	ldrb	r1, [r7, #11]
 8008a08:	233a      	movs	r3, #58	; 0x3a
 8008a0a:	2202      	movs	r2, #2
 8008a0c:	68f8      	ldr	r0, [r7, #12]
 8008a0e:	f7ff ff83 	bl	8008918 <SCSI_SenseCode>
      return -1;
 8008a12:	f04f 33ff 	mov.w	r3, #4294967295
 8008a16:	e054      	b.n	8008ac2 <SCSI_Read10+0x110>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	3302      	adds	r3, #2
 8008a1c:	781b      	ldrb	r3, [r3, #0]
 8008a1e:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	3303      	adds	r3, #3
 8008a24:	781b      	ldrb	r3, [r3, #0]
 8008a26:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8008a28:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	3304      	adds	r3, #4
 8008a2e:	781b      	ldrb	r3, [r3, #0]
 8008a30:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8008a32:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8008a34:	687a      	ldr	r2, [r7, #4]
 8008a36:	3205      	adds	r2, #5
 8008a38:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 8008a3a:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	3307      	adds	r3, #7
 8008a46:	781b      	ldrb	r3, [r3, #0]
 8008a48:	021b      	lsls	r3, r3, #8
 8008a4a:	687a      	ldr	r2, [r7, #4]
 8008a4c:	3208      	adds	r2, #8
 8008a4e:	7812      	ldrb	r2, [r2, #0]
 8008a50:	431a      	orrs	r2, r3
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008a64:	7af9      	ldrb	r1, [r7, #11]
 8008a66:	68f8      	ldr	r0, [r7, #12]
 8008a68:	f000 f912 	bl	8008c90 <SCSI_CheckAddressRange>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	da02      	bge.n	8008a78 <SCSI_Read10+0xc6>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8008a72:	f04f 33ff 	mov.w	r3, #4294967295
 8008a76:	e024      	b.n	8008ac2 <SCSI_Read10+0x110>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	2202      	movs	r2, #2
 8008a7c:	721a      	strb	r2, [r3, #8]

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008a8a:	6979      	ldr	r1, [r7, #20]
 8008a8c:	f8b1 125e 	ldrh.w	r1, [r1, #606]	; 0x25e
 8008a90:	fb01 f303 	mul.w	r3, r1, r3
 8008a94:	429a      	cmp	r2, r3
 8008a96:	d00a      	beq.n	8008aae <SCSI_Read10+0xfc>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008a98:	697b      	ldr	r3, [r7, #20]
 8008a9a:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8008a9e:	2320      	movs	r3, #32
 8008aa0:	2205      	movs	r2, #5
 8008aa2:	68f8      	ldr	r0, [r7, #12]
 8008aa4:	f7ff ff38 	bl	8008918 <SCSI_SenseCode>
      return -1;
 8008aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8008aac:	e009      	b.n	8008ac2 <SCSI_Read10+0x110>
    }
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ab4:	815a      	strh	r2, [r3, #10]

  return SCSI_ProcessRead(pdev, lun);
 8008ab6:	7afb      	ldrb	r3, [r7, #11]
 8008ab8:	4619      	mov	r1, r3
 8008aba:	68f8      	ldr	r0, [r7, #12]
 8008abc:	f000 f90a 	bl	8008cd4 <SCSI_ProcessRead>
 8008ac0:	4603      	mov	r3, r0
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3718      	adds	r7, #24
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}

08008aca <SCSI_Write10>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_Write10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 8008aca:	b580      	push	{r7, lr}
 8008acc:	b086      	sub	sp, #24
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	60f8      	str	r0, [r7, #12]
 8008ad2:	460b      	mov	r3, r1
 8008ad4:	607a      	str	r2, [r7, #4]
 8008ad6:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ade:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	7a1b      	ldrb	r3, [r3, #8]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	f040 8096 	bne.w	8008c16 <SCSI_Write10+0x14c>
  {
    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 8008af0:	b25b      	sxtb	r3, r3
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	da0a      	bge.n	8008b0c <SCSI_Write10+0x42>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8008afc:	2320      	movs	r3, #32
 8008afe:	2205      	movs	r2, #5
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f7ff ff09 	bl	8008918 <SCSI_SenseCode>
      return -1;
 8008b06:	f04f 33ff 	mov.w	r3, #4294967295
 8008b0a:	e08a      	b.n	8008c22 <SCSI_Write10+0x158>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	7afa      	ldrb	r2, [r7, #11]
 8008b16:	4610      	mov	r0, r2
 8008b18:	4798      	blx	r3
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d008      	beq.n	8008b32 <SCSI_Write10+0x68>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8008b20:	7af9      	ldrb	r1, [r7, #11]
 8008b22:	233a      	movs	r3, #58	; 0x3a
 8008b24:	2202      	movs	r2, #2
 8008b26:	68f8      	ldr	r0, [r7, #12]
 8008b28:	f7ff fef6 	bl	8008918 <SCSI_SenseCode>
      return -1;
 8008b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8008b30:	e077      	b.n	8008c22 <SCSI_Write10+0x158>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008b38:	68db      	ldr	r3, [r3, #12]
 8008b3a:	7afa      	ldrb	r2, [r7, #11]
 8008b3c:	4610      	mov	r0, r2
 8008b3e:	4798      	blx	r3
 8008b40:	4603      	mov	r3, r0
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d008      	beq.n	8008b58 <SCSI_Write10+0x8e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8008b46:	7af9      	ldrb	r1, [r7, #11]
 8008b48:	2327      	movs	r3, #39	; 0x27
 8008b4a:	2202      	movs	r2, #2
 8008b4c:	68f8      	ldr	r0, [r7, #12]
 8008b4e:	f7ff fee3 	bl	8008918 <SCSI_SenseCode>
      return -1;
 8008b52:	f04f 33ff 	mov.w	r3, #4294967295
 8008b56:	e064      	b.n	8008c22 <SCSI_Write10+0x158>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	3302      	adds	r3, #2
 8008b5c:	781b      	ldrb	r3, [r3, #0]
 8008b5e:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	3303      	adds	r3, #3
 8008b64:	781b      	ldrb	r3, [r3, #0]
 8008b66:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8008b68:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	3304      	adds	r3, #4
 8008b6e:	781b      	ldrb	r3, [r3, #0]
 8008b70:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8008b72:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8008b74:	687a      	ldr	r2, [r7, #4]
 8008b76:	3205      	adds	r2, #5
 8008b78:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 8008b7a:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	3307      	adds	r3, #7
 8008b86:	781b      	ldrb	r3, [r3, #0]
 8008b88:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 8008b8a:	687a      	ldr	r2, [r7, #4]
 8008b8c:	3208      	adds	r2, #8
 8008b8e:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 8008b90:	431a      	orrs	r2, r3
 8008b92:	697b      	ldr	r3, [r7, #20]
 8008b94:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008ba4:	7af9      	ldrb	r1, [r7, #11]
 8008ba6:	68f8      	ldr	r0, [r7, #12]
 8008ba8:	f000 f872 	bl	8008c90 <SCSI_CheckAddressRange>
 8008bac:	4603      	mov	r3, r0
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	da02      	bge.n	8008bb8 <SCSI_Write10+0xee>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8008bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8008bb6:	e034      	b.n	8008c22 <SCSI_Write10+0x158>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008bbe:	697a      	ldr	r2, [r7, #20]
 8008bc0:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 8008bc4:	fb02 f303 	mul.w	r3, r2, r3
 8008bc8:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8008bca:	697b      	ldr	r3, [r7, #20]
 8008bcc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008bd0:	693a      	ldr	r2, [r7, #16]
 8008bd2:	429a      	cmp	r2, r3
 8008bd4:	d00a      	beq.n	8008bec <SCSI_Write10+0x122>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8008bdc:	2320      	movs	r3, #32
 8008bde:	2205      	movs	r2, #5
 8008be0:	68f8      	ldr	r0, [r7, #12]
 8008be2:	f7ff fe99 	bl	8008918 <SCSI_SenseCode>
      return -1;
 8008be6:	f04f 33ff 	mov.w	r3, #4294967295
 8008bea:	e01a      	b.n	8008c22 <SCSI_Write10+0x158>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008bf2:	bf28      	it	cs
 8008bf4:	f44f 7300 	movcs.w	r3, #512	; 0x200
 8008bf8:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	2201      	movs	r2, #1
 8008bfe:	721a      	strb	r2, [r3, #8]
    USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	f103 020c 	add.w	r2, r3, #12
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	b29b      	uxth	r3, r3
 8008c0a:	2101      	movs	r1, #1
 8008c0c:	68f8      	ldr	r0, [r7, #12]
 8008c0e:	f001 fd9f 	bl	800a750 <USBD_LL_PrepareReceive>
  }
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }
  return 0;
 8008c12:	2300      	movs	r3, #0
 8008c14:	e005      	b.n	8008c22 <SCSI_Write10+0x158>
    return SCSI_ProcessWrite(pdev, lun);
 8008c16:	7afb      	ldrb	r3, [r7, #11]
 8008c18:	4619      	mov	r1, r3
 8008c1a:	68f8      	ldr	r0, [r7, #12]
 8008c1c:	f000 f8ce 	bl	8008dbc <SCSI_ProcessWrite>
 8008c20:	4603      	mov	r3, r0
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3718      	adds	r7, #24
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}

08008c2a <SCSI_Verify10>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_Verify10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 8008c2a:	b580      	push	{r7, lr}
 8008c2c:	b086      	sub	sp, #24
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	60f8      	str	r0, [r7, #12]
 8008c32:	460b      	mov	r3, r1
 8008c34:	607a      	str	r2, [r7, #4]
 8008c36:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c3e:	617b      	str	r3, [r7, #20]

  if ((params[1] & 0x02U) == 0x02U)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	3301      	adds	r3, #1
 8008c44:	781b      	ldrb	r3, [r3, #0]
 8008c46:	f003 0302 	and.w	r3, r3, #2
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d008      	beq.n	8008c60 <SCSI_Verify10+0x36>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8008c4e:	7af9      	ldrb	r1, [r7, #11]
 8008c50:	2324      	movs	r3, #36	; 0x24
 8008c52:	2205      	movs	r2, #5
 8008c54:	68f8      	ldr	r0, [r7, #12]
 8008c56:	f7ff fe5f 	bl	8008918 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 8008c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8008c5e:	e013      	b.n	8008c88 <SCSI_Verify10+0x5e>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008c6c:	7af9      	ldrb	r1, [r7, #11]
 8008c6e:	68f8      	ldr	r0, [r7, #12]
 8008c70:	f000 f80e 	bl	8008c90 <SCSI_CheckAddressRange>
 8008c74:	4603      	mov	r3, r0
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	da02      	bge.n	8008c80 <SCSI_Verify10+0x56>
                             hmsc->scsi_blk_len) < 0)
  {
    return -1; /* error */
 8008c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8008c7e:	e003      	b.n	8008c88 <SCSI_Verify10+0x5e>
  }
  hmsc->bot_data_length = 0U;
 8008c80:	697b      	ldr	r3, [r7, #20]
 8008c82:	2200      	movs	r2, #0
 8008c84:	815a      	strh	r2, [r3, #10]
  return 0;
 8008c86:	2300      	movs	r3, #0
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3718      	adds	r7, #24
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}

08008c90 <SCSI_CheckAddressRange>:
* @param  blk_nbr: number of block to be processed
* @retval status
*/
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b086      	sub	sp, #24
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	60f8      	str	r0, [r7, #12]
 8008c98:	607a      	str	r2, [r7, #4]
 8008c9a:	603b      	str	r3, [r7, #0]
 8008c9c:	460b      	mov	r3, r1
 8008c9e:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ca6:	617b      	str	r3, [r7, #20]

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 8008ca8:	687a      	ldr	r2, [r7, #4]
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	441a      	add	r2, r3
 8008cae:	697b      	ldr	r3, [r7, #20]
 8008cb0:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	d908      	bls.n	8008cca <SCSI_CheckAddressRange+0x3a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 8008cb8:	7af9      	ldrb	r1, [r7, #11]
 8008cba:	2321      	movs	r3, #33	; 0x21
 8008cbc:	2205      	movs	r2, #5
 8008cbe:	68f8      	ldr	r0, [r7, #12]
 8008cc0:	f7ff fe2a 	bl	8008918 <SCSI_SenseCode>
    return -1;
 8008cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8008cc8:	e000      	b.n	8008ccc <SCSI_CheckAddressRange+0x3c>
  }
  return 0;
 8008cca:	2300      	movs	r3, #0
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3718      	adds	r7, #24
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <SCSI_ProcessRead>:
*         Handle Read Process
* @param  lun: Logical unit number
* @retval status
*/
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef  *pdev, uint8_t lun)
{
 8008cd4:	b590      	push	{r4, r7, lr}
 8008cd6:	b085      	sub	sp, #20
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	460b      	mov	r3, r1
 8008cde:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ce6:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008cee:	68fa      	ldr	r2, [r7, #12]
 8008cf0:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 8008cf4:	fb02 f303 	mul.w	r3, r2, r3
 8008cf8:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d00:	bf28      	it	cs
 8008d02:	f44f 7300 	movcs.w	r3, #512	; 0x200
 8008d06:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008d0e:	691c      	ldr	r4, [r3, #16]
                                                     hmsc->bot_data,
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f103 010c 	add.w	r1, r3, #12
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
                                                     hmsc->scsi_blk_addr,
                                                     (len / hmsc->scsi_blk_size)) < 0)
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8008d22:	4618      	mov	r0, r3
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 8008d2a:	b29b      	uxth	r3, r3
 8008d2c:	78f8      	ldrb	r0, [r7, #3]
 8008d2e:	47a0      	blx	r4
 8008d30:	4603      	mov	r3, r0
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	da08      	bge.n	8008d48 <SCSI_ProcessRead+0x74>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 8008d36:	78f9      	ldrb	r1, [r7, #3]
 8008d38:	2311      	movs	r3, #17
 8008d3a:	2204      	movs	r2, #4
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f7ff fdeb 	bl	8008918 <SCSI_SenseCode>
    return -1;
 8008d42:	f04f 33ff 	mov.w	r3, #4294967295
 8008d46:	e035      	b.n	8008db4 <SCSI_ProcessRead+0xe0>
  }

  USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, hmsc->bot_data, len);
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f103 020c 	add.w	r2, r3, #12
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	2181      	movs	r1, #129	; 0x81
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f001 fcd8 	bl	800a70a <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8008d66:	4619      	mov	r1, r3
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8008d6e:	441a      	add	r2, r3
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8008d82:	4619      	mov	r1, r3
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	fbb3 f3f1 	udiv	r3, r3, r1
 8008d8a:	1ad2      	subs	r2, r2, r3
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	1ad2      	subs	r2, r2, r3
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if (hmsc->scsi_blk_len == 0U)
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d102      	bne.n	8008db2 <SCSI_ProcessRead+0xde>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	2203      	movs	r2, #3
 8008db0:	721a      	strb	r2, [r3, #8]
  }
  return 0;
 8008db2:	2300      	movs	r3, #0
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3714      	adds	r7, #20
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd90      	pop	{r4, r7, pc}

08008dbc <SCSI_ProcessWrite>:
* @param  lun: Logical unit number
* @retval status
*/

static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef  *pdev, uint8_t lun)
{
 8008dbc:	b590      	push	{r4, r7, lr}
 8008dbe:	b085      	sub	sp, #20
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008dce:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008dd6:	68fa      	ldr	r2, [r7, #12]
 8008dd8:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 8008ddc:	fb02 f303 	mul.w	r3, r2, r3
 8008de0:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008de8:	bf28      	it	cs
 8008dea:	f44f 7300 	movcs.w	r3, #512	; 0x200
 8008dee:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008df6:	695c      	ldr	r4, [r3, #20]
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f103 010c 	add.w	r1, r3, #12
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
                                                      hmsc->scsi_blk_addr,
                                                      (len / hmsc->scsi_blk_size)) < 0)
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 8008e12:	b29b      	uxth	r3, r3
 8008e14:	78f8      	ldrb	r0, [r7, #3]
 8008e16:	47a0      	blx	r4
 8008e18:	4603      	mov	r3, r0
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	da08      	bge.n	8008e30 <SCSI_ProcessWrite+0x74>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 8008e1e:	78f9      	ldrb	r1, [r7, #3]
 8008e20:	2303      	movs	r3, #3
 8008e22:	2204      	movs	r2, #4
 8008e24:	6878      	ldr	r0, [r7, #4]
 8008e26:	f7ff fd77 	bl	8008918 <SCSI_SenseCode>

    return -1;
 8008e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8008e2e:	e045      	b.n	8008ebc <SCSI_ProcessWrite+0x100>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	fbb3 f3f1 	udiv	r3, r3, r1
 8008e44:	441a      	add	r2, r3
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8008e58:	4619      	mov	r1, r3
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	fbb3 f3f1 	udiv	r3, r3, r1
 8008e60:	1ad2      	subs	r2, r2, r3
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	1ad2      	subs	r2, r2, r3
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if (hmsc->scsi_blk_len == 0U)
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d104      	bne.n	8008e8c <SCSI_ProcessWrite+0xd0>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8008e82:	2100      	movs	r1, #0
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f7ff f97f 	bl	8008188 <MSC_BOT_SendCSW>
 8008e8a:	e016      	b.n	8008eba <SCSI_ProcessWrite+0xfe>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008e92:	68fa      	ldr	r2, [r7, #12]
 8008e94:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 8008e98:	fb02 f303 	mul.w	r3, r2, r3
 8008e9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ea0:	bf28      	it	cs
 8008ea2:	f44f 7300 	movcs.w	r3, #512	; 0x200
 8008ea6:	60bb      	str	r3, [r7, #8]
    /* Prepare EP to Receive next packet */
    USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f103 020c 	add.w	r2, r3, #12
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	b29b      	uxth	r3, r3
 8008eb2:	2101      	movs	r1, #1
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f001 fc4b 	bl	800a750 <USBD_LL_PrepareReceive>
  }

  return 0;
 8008eba:	2300      	movs	r3, #0
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3714      	adds	r7, #20
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd90      	pop	{r4, r7, pc}

08008ec4 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b084      	sub	sp, #16
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	60f8      	str	r0, [r7, #12]
 8008ecc:	60b9      	str	r1, [r7, #8]
 8008ece:	4613      	mov	r3, r2
 8008ed0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d101      	bne.n	8008edc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008ed8:	2302      	movs	r3, #2
 8008eda:	e01a      	b.n	8008f12 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d003      	beq.n	8008eee <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d003      	beq.n	8008efc <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	68ba      	ldr	r2, [r7, #8]
 8008ef8:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	2201      	movs	r2, #1
 8008f00:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	79fa      	ldrb	r2, [r7, #7]
 8008f08:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008f0a:	68f8      	ldr	r0, [r7, #12]
 8008f0c:	f001 faac 	bl	800a468 <USBD_LL_Init>

  return USBD_OK;
 8008f10:	2300      	movs	r3, #0
}
 8008f12:	4618      	mov	r0, r3
 8008f14:	3710      	adds	r7, #16
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd80      	pop	{r7, pc}

08008f1a <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008f1a:	b480      	push	{r7}
 8008f1c:	b085      	sub	sp, #20
 8008f1e:	af00      	add	r7, sp, #0
 8008f20:	6078      	str	r0, [r7, #4]
 8008f22:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008f24:	2300      	movs	r3, #0
 8008f26:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d006      	beq.n	8008f3c <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	683a      	ldr	r2, [r7, #0]
 8008f32:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8008f36:	2300      	movs	r3, #0
 8008f38:	73fb      	strb	r3, [r7, #15]
 8008f3a:	e001      	b.n	8008f40 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008f3c:	2302      	movs	r3, #2
 8008f3e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f42:	4618      	mov	r0, r3
 8008f44:	3714      	adds	r7, #20
 8008f46:	46bd      	mov	sp, r7
 8008f48:	bc80      	pop	{r7}
 8008f4a:	4770      	bx	lr

08008f4c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b082      	sub	sp, #8
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f001 fad7 	bl	800a508 <USBD_LL_Start>

  return USBD_OK;
 8008f5a:	2300      	movs	r3, #0
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3708      	adds	r7, #8
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008f64:	b480      	push	{r7}
 8008f66:	b083      	sub	sp, #12
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008f6c:	2300      	movs	r3, #0
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	370c      	adds	r7, #12
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bc80      	pop	{r7}
 8008f76:	4770      	bx	lr

08008f78 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b084      	sub	sp, #16
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
 8008f80:	460b      	mov	r3, r1
 8008f82:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008f84:	2302      	movs	r3, #2
 8008f86:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d00c      	beq.n	8008fac <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	78fa      	ldrb	r2, [r7, #3]
 8008f9c:	4611      	mov	r1, r2
 8008f9e:	6878      	ldr	r0, [r7, #4]
 8008fa0:	4798      	blx	r3
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d101      	bne.n	8008fac <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008fa8:	2300      	movs	r3, #0
 8008faa:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3710      	adds	r7, #16
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}

08008fb6 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008fb6:	b580      	push	{r7, lr}
 8008fb8:	b082      	sub	sp, #8
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	6078      	str	r0, [r7, #4]
 8008fbe:	460b      	mov	r3, r1
 8008fc0:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	78fa      	ldrb	r2, [r7, #3]
 8008fcc:	4611      	mov	r1, r2
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	4798      	blx	r3

  return USBD_OK;
 8008fd2:	2300      	movs	r3, #0
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	3708      	adds	r7, #8
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}

08008fdc <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b082      	sub	sp, #8
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
 8008fe4:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008fec:	6839      	ldr	r1, [r7, #0]
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f000 feca 	bl	8009d88 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009002:	461a      	mov	r2, r3
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009010:	f003 031f 	and.w	r3, r3, #31
 8009014:	2b01      	cmp	r3, #1
 8009016:	d00c      	beq.n	8009032 <USBD_LL_SetupStage+0x56>
 8009018:	2b01      	cmp	r3, #1
 800901a:	d302      	bcc.n	8009022 <USBD_LL_SetupStage+0x46>
 800901c:	2b02      	cmp	r3, #2
 800901e:	d010      	beq.n	8009042 <USBD_LL_SetupStage+0x66>
 8009020:	e017      	b.n	8009052 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009028:	4619      	mov	r1, r3
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 f9ca 	bl	80093c4 <USBD_StdDevReq>
      break;
 8009030:	e01a      	b.n	8009068 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009038:	4619      	mov	r1, r3
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f000 fa2c 	bl	8009498 <USBD_StdItfReq>
      break;
 8009040:	e012      	b.n	8009068 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009048:	4619      	mov	r1, r3
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f000 fa6a 	bl	8009524 <USBD_StdEPReq>
      break;
 8009050:	e00a      	b.n	8009068 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009058:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800905c:	b2db      	uxtb	r3, r3
 800905e:	4619      	mov	r1, r3
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f001 fad0 	bl	800a606 <USBD_LL_StallEP>
      break;
 8009066:	bf00      	nop
  }

  return USBD_OK;
 8009068:	2300      	movs	r3, #0
}
 800906a:	4618      	mov	r0, r3
 800906c:	3708      	adds	r7, #8
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}

08009072 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009072:	b580      	push	{r7, lr}
 8009074:	b086      	sub	sp, #24
 8009076:	af00      	add	r7, sp, #0
 8009078:	60f8      	str	r0, [r7, #12]
 800907a:	460b      	mov	r3, r1
 800907c:	607a      	str	r2, [r7, #4]
 800907e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009080:	7afb      	ldrb	r3, [r7, #11]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d14b      	bne.n	800911e <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800908c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009094:	2b03      	cmp	r3, #3
 8009096:	d134      	bne.n	8009102 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	68da      	ldr	r2, [r3, #12]
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	691b      	ldr	r3, [r3, #16]
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d919      	bls.n	80090d8 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	68da      	ldr	r2, [r3, #12]
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	691b      	ldr	r3, [r3, #16]
 80090ac:	1ad2      	subs	r2, r2, r3
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	68da      	ldr	r2, [r3, #12]
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80090ba:	429a      	cmp	r2, r3
 80090bc:	d203      	bcs.n	80090c6 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	e002      	b.n	80090cc <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80090c6:	697b      	ldr	r3, [r7, #20]
 80090c8:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80090ca:	b29b      	uxth	r3, r3
 80090cc:	461a      	mov	r2, r3
 80090ce:	6879      	ldr	r1, [r7, #4]
 80090d0:	68f8      	ldr	r0, [r7, #12]
 80090d2:	f000 ff2d 	bl	8009f30 <USBD_CtlContinueRx>
 80090d6:	e038      	b.n	800914a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090de:	691b      	ldr	r3, [r3, #16]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d00a      	beq.n	80090fa <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80090ea:	2b03      	cmp	r3, #3
 80090ec:	d105      	bne.n	80090fa <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090f4:	691b      	ldr	r3, [r3, #16]
 80090f6:	68f8      	ldr	r0, [r7, #12]
 80090f8:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80090fa:	68f8      	ldr	r0, [r7, #12]
 80090fc:	f000 ff2a 	bl	8009f54 <USBD_CtlSendStatus>
 8009100:	e023      	b.n	800914a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009108:	2b05      	cmp	r3, #5
 800910a:	d11e      	bne.n	800914a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2200      	movs	r2, #0
 8009110:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009114:	2100      	movs	r1, #0
 8009116:	68f8      	ldr	r0, [r7, #12]
 8009118:	f001 fa75 	bl	800a606 <USBD_LL_StallEP>
 800911c:	e015      	b.n	800914a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009124:	699b      	ldr	r3, [r3, #24]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d00d      	beq.n	8009146 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009130:	2b03      	cmp	r3, #3
 8009132:	d108      	bne.n	8009146 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800913a:	699b      	ldr	r3, [r3, #24]
 800913c:	7afa      	ldrb	r2, [r7, #11]
 800913e:	4611      	mov	r1, r2
 8009140:	68f8      	ldr	r0, [r7, #12]
 8009142:	4798      	blx	r3
 8009144:	e001      	b.n	800914a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009146:	2302      	movs	r3, #2
 8009148:	e000      	b.n	800914c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800914a:	2300      	movs	r3, #0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3718      	adds	r7, #24
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}

08009154 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b086      	sub	sp, #24
 8009158:	af00      	add	r7, sp, #0
 800915a:	60f8      	str	r0, [r7, #12]
 800915c:	460b      	mov	r3, r1
 800915e:	607a      	str	r2, [r7, #4]
 8009160:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009162:	7afb      	ldrb	r3, [r7, #11]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d17f      	bne.n	8009268 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	3314      	adds	r3, #20
 800916c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009174:	2b02      	cmp	r3, #2
 8009176:	d15c      	bne.n	8009232 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	68da      	ldr	r2, [r3, #12]
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	691b      	ldr	r3, [r3, #16]
 8009180:	429a      	cmp	r2, r3
 8009182:	d915      	bls.n	80091b0 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009184:	697b      	ldr	r3, [r7, #20]
 8009186:	68da      	ldr	r2, [r3, #12]
 8009188:	697b      	ldr	r3, [r7, #20]
 800918a:	691b      	ldr	r3, [r3, #16]
 800918c:	1ad2      	subs	r2, r2, r3
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	68db      	ldr	r3, [r3, #12]
 8009196:	b29b      	uxth	r3, r3
 8009198:	461a      	mov	r2, r3
 800919a:	6879      	ldr	r1, [r7, #4]
 800919c:	68f8      	ldr	r0, [r7, #12]
 800919e:	f000 feb5 	bl	8009f0c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80091a2:	2300      	movs	r3, #0
 80091a4:	2200      	movs	r2, #0
 80091a6:	2100      	movs	r1, #0
 80091a8:	68f8      	ldr	r0, [r7, #12]
 80091aa:	f001 fad1 	bl	800a750 <USBD_LL_PrepareReceive>
 80091ae:	e04e      	b.n	800924e <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	689b      	ldr	r3, [r3, #8]
 80091b4:	697a      	ldr	r2, [r7, #20]
 80091b6:	6912      	ldr	r2, [r2, #16]
 80091b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80091bc:	fb02 f201 	mul.w	r2, r2, r1
 80091c0:	1a9b      	subs	r3, r3, r2
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d11c      	bne.n	8009200 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80091c6:	697b      	ldr	r3, [r7, #20]
 80091c8:	689a      	ldr	r2, [r3, #8]
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d316      	bcc.n	8009200 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	689a      	ldr	r2, [r3, #8]
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80091dc:	429a      	cmp	r2, r3
 80091de:	d20f      	bcs.n	8009200 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80091e0:	2200      	movs	r2, #0
 80091e2:	2100      	movs	r1, #0
 80091e4:	68f8      	ldr	r0, [r7, #12]
 80091e6:	f000 fe91 	bl	8009f0c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	2200      	movs	r2, #0
 80091ee:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80091f2:	2300      	movs	r3, #0
 80091f4:	2200      	movs	r2, #0
 80091f6:	2100      	movs	r1, #0
 80091f8:	68f8      	ldr	r0, [r7, #12]
 80091fa:	f001 faa9 	bl	800a750 <USBD_LL_PrepareReceive>
 80091fe:	e026      	b.n	800924e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009206:	68db      	ldr	r3, [r3, #12]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d00a      	beq.n	8009222 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009212:	2b03      	cmp	r3, #3
 8009214:	d105      	bne.n	8009222 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800921c:	68db      	ldr	r3, [r3, #12]
 800921e:	68f8      	ldr	r0, [r7, #12]
 8009220:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009222:	2180      	movs	r1, #128	; 0x80
 8009224:	68f8      	ldr	r0, [r7, #12]
 8009226:	f001 f9ee 	bl	800a606 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800922a:	68f8      	ldr	r0, [r7, #12]
 800922c:	f000 fea5 	bl	8009f7a <USBD_CtlReceiveStatus>
 8009230:	e00d      	b.n	800924e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009238:	2b04      	cmp	r3, #4
 800923a:	d004      	beq.n	8009246 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009242:	2b00      	cmp	r3, #0
 8009244:	d103      	bne.n	800924e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009246:	2180      	movs	r1, #128	; 0x80
 8009248:	68f8      	ldr	r0, [r7, #12]
 800924a:	f001 f9dc 	bl	800a606 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009254:	2b01      	cmp	r3, #1
 8009256:	d11d      	bne.n	8009294 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009258:	68f8      	ldr	r0, [r7, #12]
 800925a:	f7ff fe83 	bl	8008f64 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	2200      	movs	r2, #0
 8009262:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009266:	e015      	b.n	8009294 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800926e:	695b      	ldr	r3, [r3, #20]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d00d      	beq.n	8009290 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800927a:	2b03      	cmp	r3, #3
 800927c:	d108      	bne.n	8009290 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009284:	695b      	ldr	r3, [r3, #20]
 8009286:	7afa      	ldrb	r2, [r7, #11]
 8009288:	4611      	mov	r1, r2
 800928a:	68f8      	ldr	r0, [r7, #12]
 800928c:	4798      	blx	r3
 800928e:	e001      	b.n	8009294 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009290:	2302      	movs	r3, #2
 8009292:	e000      	b.n	8009296 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009294:	2300      	movs	r3, #0
}
 8009296:	4618      	mov	r0, r3
 8009298:	3718      	adds	r7, #24
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}

0800929e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800929e:	b580      	push	{r7, lr}
 80092a0:	b082      	sub	sp, #8
 80092a2:	af00      	add	r7, sp, #0
 80092a4:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80092a6:	2340      	movs	r3, #64	; 0x40
 80092a8:	2200      	movs	r2, #0
 80092aa:	2100      	movs	r1, #0
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f001 f946 	bl	800a53e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2201      	movs	r2, #1
 80092b6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2240      	movs	r2, #64	; 0x40
 80092be:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80092c2:	2340      	movs	r3, #64	; 0x40
 80092c4:	2200      	movs	r2, #0
 80092c6:	2180      	movs	r1, #128	; 0x80
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f001 f938 	bl	800a53e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2201      	movs	r2, #1
 80092d2:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2240      	movs	r2, #64	; 0x40
 80092d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2201      	movs	r2, #1
 80092de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2200      	movs	r2, #0
 80092ee:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2200      	movs	r2, #0
 80092f4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d009      	beq.n	8009316 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	6852      	ldr	r2, [r2, #4]
 800930e:	b2d2      	uxtb	r2, r2
 8009310:	4611      	mov	r1, r2
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	4798      	blx	r3
  }

  return USBD_OK;
 8009316:	2300      	movs	r3, #0
}
 8009318:	4618      	mov	r0, r3
 800931a:	3708      	adds	r7, #8
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}

08009320 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009320:	b480      	push	{r7}
 8009322:	b083      	sub	sp, #12
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
 8009328:	460b      	mov	r3, r1
 800932a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	78fa      	ldrb	r2, [r7, #3]
 8009330:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009332:	2300      	movs	r3, #0
}
 8009334:	4618      	mov	r0, r3
 8009336:	370c      	adds	r7, #12
 8009338:	46bd      	mov	sp, r7
 800933a:	bc80      	pop	{r7}
 800933c:	4770      	bx	lr

0800933e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800933e:	b480      	push	{r7}
 8009340:	b083      	sub	sp, #12
 8009342:	af00      	add	r7, sp, #0
 8009344:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2204      	movs	r2, #4
 8009356:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800935a:	2300      	movs	r3, #0
}
 800935c:	4618      	mov	r0, r3
 800935e:	370c      	adds	r7, #12
 8009360:	46bd      	mov	sp, r7
 8009362:	bc80      	pop	{r7}
 8009364:	4770      	bx	lr

08009366 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009366:	b480      	push	{r7}
 8009368:	b083      	sub	sp, #12
 800936a:	af00      	add	r7, sp, #0
 800936c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009374:	2b04      	cmp	r3, #4
 8009376:	d105      	bne.n	8009384 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009384:	2300      	movs	r3, #0
}
 8009386:	4618      	mov	r0, r3
 8009388:	370c      	adds	r7, #12
 800938a:	46bd      	mov	sp, r7
 800938c:	bc80      	pop	{r7}
 800938e:	4770      	bx	lr

08009390 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b082      	sub	sp, #8
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800939e:	2b03      	cmp	r3, #3
 80093a0:	d10b      	bne.n	80093ba <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093a8:	69db      	ldr	r3, [r3, #28]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d005      	beq.n	80093ba <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093b4:	69db      	ldr	r3, [r3, #28]
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80093ba:	2300      	movs	r3, #0
}
 80093bc:	4618      	mov	r0, r3
 80093be:	3708      	adds	r7, #8
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}

080093c4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b084      	sub	sp, #16
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80093ce:	2300      	movs	r3, #0
 80093d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	781b      	ldrb	r3, [r3, #0]
 80093d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80093da:	2b20      	cmp	r3, #32
 80093dc:	d004      	beq.n	80093e8 <USBD_StdDevReq+0x24>
 80093de:	2b40      	cmp	r3, #64	; 0x40
 80093e0:	d002      	beq.n	80093e8 <USBD_StdDevReq+0x24>
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d008      	beq.n	80093f8 <USBD_StdDevReq+0x34>
 80093e6:	e04c      	b.n	8009482 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093ee:	689b      	ldr	r3, [r3, #8]
 80093f0:	6839      	ldr	r1, [r7, #0]
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	4798      	blx	r3
      break;
 80093f6:	e049      	b.n	800948c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	785b      	ldrb	r3, [r3, #1]
 80093fc:	2b09      	cmp	r3, #9
 80093fe:	d83a      	bhi.n	8009476 <USBD_StdDevReq+0xb2>
 8009400:	a201      	add	r2, pc, #4	; (adr r2, 8009408 <USBD_StdDevReq+0x44>)
 8009402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009406:	bf00      	nop
 8009408:	08009459 	.word	0x08009459
 800940c:	0800946d 	.word	0x0800946d
 8009410:	08009477 	.word	0x08009477
 8009414:	08009463 	.word	0x08009463
 8009418:	08009477 	.word	0x08009477
 800941c:	0800943b 	.word	0x0800943b
 8009420:	08009431 	.word	0x08009431
 8009424:	08009477 	.word	0x08009477
 8009428:	0800944f 	.word	0x0800944f
 800942c:	08009445 	.word	0x08009445
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009430:	6839      	ldr	r1, [r7, #0]
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f000 f9d4 	bl	80097e0 <USBD_GetDescriptor>
          break;
 8009438:	e022      	b.n	8009480 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800943a:	6839      	ldr	r1, [r7, #0]
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f000 fb37 	bl	8009ab0 <USBD_SetAddress>
          break;
 8009442:	e01d      	b.n	8009480 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009444:	6839      	ldr	r1, [r7, #0]
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f000 fb74 	bl	8009b34 <USBD_SetConfig>
          break;
 800944c:	e018      	b.n	8009480 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800944e:	6839      	ldr	r1, [r7, #0]
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	f000 fbfd 	bl	8009c50 <USBD_GetConfig>
          break;
 8009456:	e013      	b.n	8009480 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009458:	6839      	ldr	r1, [r7, #0]
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f000 fc2c 	bl	8009cb8 <USBD_GetStatus>
          break;
 8009460:	e00e      	b.n	8009480 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009462:	6839      	ldr	r1, [r7, #0]
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f000 fc5a 	bl	8009d1e <USBD_SetFeature>
          break;
 800946a:	e009      	b.n	8009480 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800946c:	6839      	ldr	r1, [r7, #0]
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 fc69 	bl	8009d46 <USBD_ClrFeature>
          break;
 8009474:	e004      	b.n	8009480 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009476:	6839      	ldr	r1, [r7, #0]
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f000 fcc1 	bl	8009e00 <USBD_CtlError>
          break;
 800947e:	bf00      	nop
      }
      break;
 8009480:	e004      	b.n	800948c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009482:	6839      	ldr	r1, [r7, #0]
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f000 fcbb 	bl	8009e00 <USBD_CtlError>
      break;
 800948a:	bf00      	nop
  }

  return ret;
 800948c:	7bfb      	ldrb	r3, [r7, #15]
}
 800948e:	4618      	mov	r0, r3
 8009490:	3710      	adds	r7, #16
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}
 8009496:	bf00      	nop

08009498 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b084      	sub	sp, #16
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
 80094a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80094a2:	2300      	movs	r3, #0
 80094a4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	781b      	ldrb	r3, [r3, #0]
 80094aa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80094ae:	2b20      	cmp	r3, #32
 80094b0:	d003      	beq.n	80094ba <USBD_StdItfReq+0x22>
 80094b2:	2b40      	cmp	r3, #64	; 0x40
 80094b4:	d001      	beq.n	80094ba <USBD_StdItfReq+0x22>
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d12a      	bne.n	8009510 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094c0:	3b01      	subs	r3, #1
 80094c2:	2b02      	cmp	r3, #2
 80094c4:	d81d      	bhi.n	8009502 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	889b      	ldrh	r3, [r3, #4]
 80094ca:	b2db      	uxtb	r3, r3
 80094cc:	2b01      	cmp	r3, #1
 80094ce:	d813      	bhi.n	80094f8 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094d6:	689b      	ldr	r3, [r3, #8]
 80094d8:	6839      	ldr	r1, [r7, #0]
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	4798      	blx	r3
 80094de:	4603      	mov	r3, r0
 80094e0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	88db      	ldrh	r3, [r3, #6]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d110      	bne.n	800950c <USBD_StdItfReq+0x74>
 80094ea:	7bfb      	ldrb	r3, [r7, #15]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d10d      	bne.n	800950c <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f000 fd2f 	bl	8009f54 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80094f6:	e009      	b.n	800950c <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 80094f8:	6839      	ldr	r1, [r7, #0]
 80094fa:	6878      	ldr	r0, [r7, #4]
 80094fc:	f000 fc80 	bl	8009e00 <USBD_CtlError>
          break;
 8009500:	e004      	b.n	800950c <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8009502:	6839      	ldr	r1, [r7, #0]
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f000 fc7b 	bl	8009e00 <USBD_CtlError>
          break;
 800950a:	e000      	b.n	800950e <USBD_StdItfReq+0x76>
          break;
 800950c:	bf00      	nop
      }
      break;
 800950e:	e004      	b.n	800951a <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8009510:	6839      	ldr	r1, [r7, #0]
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f000 fc74 	bl	8009e00 <USBD_CtlError>
      break;
 8009518:	bf00      	nop
  }

  return USBD_OK;
 800951a:	2300      	movs	r3, #0
}
 800951c:	4618      	mov	r0, r3
 800951e:	3710      	adds	r7, #16
 8009520:	46bd      	mov	sp, r7
 8009522:	bd80      	pop	{r7, pc}

08009524 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009524:	b580      	push	{r7, lr}
 8009526:	b084      	sub	sp, #16
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
 800952c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800952e:	2300      	movs	r3, #0
 8009530:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	889b      	ldrh	r3, [r3, #4]
 8009536:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	781b      	ldrb	r3, [r3, #0]
 800953c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009540:	2b20      	cmp	r3, #32
 8009542:	d004      	beq.n	800954e <USBD_StdEPReq+0x2a>
 8009544:	2b40      	cmp	r3, #64	; 0x40
 8009546:	d002      	beq.n	800954e <USBD_StdEPReq+0x2a>
 8009548:	2b00      	cmp	r3, #0
 800954a:	d008      	beq.n	800955e <USBD_StdEPReq+0x3a>
 800954c:	e13d      	b.n	80097ca <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009554:	689b      	ldr	r3, [r3, #8]
 8009556:	6839      	ldr	r1, [r7, #0]
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	4798      	blx	r3
      break;
 800955c:	e13a      	b.n	80097d4 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	781b      	ldrb	r3, [r3, #0]
 8009562:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009566:	2b20      	cmp	r3, #32
 8009568:	d10a      	bne.n	8009580 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009570:	689b      	ldr	r3, [r3, #8]
 8009572:	6839      	ldr	r1, [r7, #0]
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	4798      	blx	r3
 8009578:	4603      	mov	r3, r0
 800957a:	73fb      	strb	r3, [r7, #15]

        return ret;
 800957c:	7bfb      	ldrb	r3, [r7, #15]
 800957e:	e12a      	b.n	80097d6 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	785b      	ldrb	r3, [r3, #1]
 8009584:	2b01      	cmp	r3, #1
 8009586:	d03e      	beq.n	8009606 <USBD_StdEPReq+0xe2>
 8009588:	2b03      	cmp	r3, #3
 800958a:	d002      	beq.n	8009592 <USBD_StdEPReq+0x6e>
 800958c:	2b00      	cmp	r3, #0
 800958e:	d070      	beq.n	8009672 <USBD_StdEPReq+0x14e>
 8009590:	e115      	b.n	80097be <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009598:	2b02      	cmp	r3, #2
 800959a:	d002      	beq.n	80095a2 <USBD_StdEPReq+0x7e>
 800959c:	2b03      	cmp	r3, #3
 800959e:	d015      	beq.n	80095cc <USBD_StdEPReq+0xa8>
 80095a0:	e02b      	b.n	80095fa <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80095a2:	7bbb      	ldrb	r3, [r7, #14]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d00c      	beq.n	80095c2 <USBD_StdEPReq+0x9e>
 80095a8:	7bbb      	ldrb	r3, [r7, #14]
 80095aa:	2b80      	cmp	r3, #128	; 0x80
 80095ac:	d009      	beq.n	80095c2 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80095ae:	7bbb      	ldrb	r3, [r7, #14]
 80095b0:	4619      	mov	r1, r3
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f001 f827 	bl	800a606 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80095b8:	2180      	movs	r1, #128	; 0x80
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f001 f823 	bl	800a606 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80095c0:	e020      	b.n	8009604 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 80095c2:	6839      	ldr	r1, [r7, #0]
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f000 fc1b 	bl	8009e00 <USBD_CtlError>
              break;
 80095ca:	e01b      	b.n	8009604 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	885b      	ldrh	r3, [r3, #2]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d10e      	bne.n	80095f2 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 80095d4:	7bbb      	ldrb	r3, [r7, #14]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d00b      	beq.n	80095f2 <USBD_StdEPReq+0xce>
 80095da:	7bbb      	ldrb	r3, [r7, #14]
 80095dc:	2b80      	cmp	r3, #128	; 0x80
 80095de:	d008      	beq.n	80095f2 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	88db      	ldrh	r3, [r3, #6]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d104      	bne.n	80095f2 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80095e8:	7bbb      	ldrb	r3, [r7, #14]
 80095ea:	4619      	mov	r1, r3
 80095ec:	6878      	ldr	r0, [r7, #4]
 80095ee:	f001 f80a 	bl	800a606 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f000 fcae 	bl	8009f54 <USBD_CtlSendStatus>

              break;
 80095f8:	e004      	b.n	8009604 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 80095fa:	6839      	ldr	r1, [r7, #0]
 80095fc:	6878      	ldr	r0, [r7, #4]
 80095fe:	f000 fbff 	bl	8009e00 <USBD_CtlError>
              break;
 8009602:	bf00      	nop
          }
          break;
 8009604:	e0e0      	b.n	80097c8 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800960c:	2b02      	cmp	r3, #2
 800960e:	d002      	beq.n	8009616 <USBD_StdEPReq+0xf2>
 8009610:	2b03      	cmp	r3, #3
 8009612:	d015      	beq.n	8009640 <USBD_StdEPReq+0x11c>
 8009614:	e026      	b.n	8009664 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009616:	7bbb      	ldrb	r3, [r7, #14]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d00c      	beq.n	8009636 <USBD_StdEPReq+0x112>
 800961c:	7bbb      	ldrb	r3, [r7, #14]
 800961e:	2b80      	cmp	r3, #128	; 0x80
 8009620:	d009      	beq.n	8009636 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009622:	7bbb      	ldrb	r3, [r7, #14]
 8009624:	4619      	mov	r1, r3
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	f000 ffed 	bl	800a606 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800962c:	2180      	movs	r1, #128	; 0x80
 800962e:	6878      	ldr	r0, [r7, #4]
 8009630:	f000 ffe9 	bl	800a606 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009634:	e01c      	b.n	8009670 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8009636:	6839      	ldr	r1, [r7, #0]
 8009638:	6878      	ldr	r0, [r7, #4]
 800963a:	f000 fbe1 	bl	8009e00 <USBD_CtlError>
              break;
 800963e:	e017      	b.n	8009670 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	885b      	ldrh	r3, [r3, #2]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d112      	bne.n	800966e <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009648:	7bbb      	ldrb	r3, [r7, #14]
 800964a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800964e:	2b00      	cmp	r3, #0
 8009650:	d004      	beq.n	800965c <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8009652:	7bbb      	ldrb	r3, [r7, #14]
 8009654:	4619      	mov	r1, r3
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f000 fff4 	bl	800a644 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f000 fc79 	bl	8009f54 <USBD_CtlSendStatus>
              }
              break;
 8009662:	e004      	b.n	800966e <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8009664:	6839      	ldr	r1, [r7, #0]
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f000 fbca 	bl	8009e00 <USBD_CtlError>
              break;
 800966c:	e000      	b.n	8009670 <USBD_StdEPReq+0x14c>
              break;
 800966e:	bf00      	nop
          }
          break;
 8009670:	e0aa      	b.n	80097c8 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009678:	2b02      	cmp	r3, #2
 800967a:	d002      	beq.n	8009682 <USBD_StdEPReq+0x15e>
 800967c:	2b03      	cmp	r3, #3
 800967e:	d032      	beq.n	80096e6 <USBD_StdEPReq+0x1c2>
 8009680:	e097      	b.n	80097b2 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009682:	7bbb      	ldrb	r3, [r7, #14]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d007      	beq.n	8009698 <USBD_StdEPReq+0x174>
 8009688:	7bbb      	ldrb	r3, [r7, #14]
 800968a:	2b80      	cmp	r3, #128	; 0x80
 800968c:	d004      	beq.n	8009698 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800968e:	6839      	ldr	r1, [r7, #0]
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f000 fbb5 	bl	8009e00 <USBD_CtlError>
                break;
 8009696:	e091      	b.n	80097bc <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009698:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800969c:	2b00      	cmp	r3, #0
 800969e:	da0b      	bge.n	80096b8 <USBD_StdEPReq+0x194>
 80096a0:	7bbb      	ldrb	r3, [r7, #14]
 80096a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80096a6:	4613      	mov	r3, r2
 80096a8:	009b      	lsls	r3, r3, #2
 80096aa:	4413      	add	r3, r2
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	3310      	adds	r3, #16
 80096b0:	687a      	ldr	r2, [r7, #4]
 80096b2:	4413      	add	r3, r2
 80096b4:	3304      	adds	r3, #4
 80096b6:	e00b      	b.n	80096d0 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80096b8:	7bbb      	ldrb	r3, [r7, #14]
 80096ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80096be:	4613      	mov	r3, r2
 80096c0:	009b      	lsls	r3, r3, #2
 80096c2:	4413      	add	r3, r2
 80096c4:	009b      	lsls	r3, r3, #2
 80096c6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80096ca:	687a      	ldr	r2, [r7, #4]
 80096cc:	4413      	add	r3, r2
 80096ce:	3304      	adds	r3, #4
 80096d0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	2200      	movs	r2, #0
 80096d6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	2202      	movs	r2, #2
 80096dc:	4619      	mov	r1, r3
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f000 fbf8 	bl	8009ed4 <USBD_CtlSendData>
              break;
 80096e4:	e06a      	b.n	80097bc <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80096e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	da11      	bge.n	8009712 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80096ee:	7bbb      	ldrb	r3, [r7, #14]
 80096f0:	f003 020f 	and.w	r2, r3, #15
 80096f4:	6879      	ldr	r1, [r7, #4]
 80096f6:	4613      	mov	r3, r2
 80096f8:	009b      	lsls	r3, r3, #2
 80096fa:	4413      	add	r3, r2
 80096fc:	009b      	lsls	r3, r3, #2
 80096fe:	440b      	add	r3, r1
 8009700:	3318      	adds	r3, #24
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d117      	bne.n	8009738 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8009708:	6839      	ldr	r1, [r7, #0]
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f000 fb78 	bl	8009e00 <USBD_CtlError>
                  break;
 8009710:	e054      	b.n	80097bc <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009712:	7bbb      	ldrb	r3, [r7, #14]
 8009714:	f003 020f 	and.w	r2, r3, #15
 8009718:	6879      	ldr	r1, [r7, #4]
 800971a:	4613      	mov	r3, r2
 800971c:	009b      	lsls	r3, r3, #2
 800971e:	4413      	add	r3, r2
 8009720:	009b      	lsls	r3, r3, #2
 8009722:	440b      	add	r3, r1
 8009724:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d104      	bne.n	8009738 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800972e:	6839      	ldr	r1, [r7, #0]
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f000 fb65 	bl	8009e00 <USBD_CtlError>
                  break;
 8009736:	e041      	b.n	80097bc <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009738:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800973c:	2b00      	cmp	r3, #0
 800973e:	da0b      	bge.n	8009758 <USBD_StdEPReq+0x234>
 8009740:	7bbb      	ldrb	r3, [r7, #14]
 8009742:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009746:	4613      	mov	r3, r2
 8009748:	009b      	lsls	r3, r3, #2
 800974a:	4413      	add	r3, r2
 800974c:	009b      	lsls	r3, r3, #2
 800974e:	3310      	adds	r3, #16
 8009750:	687a      	ldr	r2, [r7, #4]
 8009752:	4413      	add	r3, r2
 8009754:	3304      	adds	r3, #4
 8009756:	e00b      	b.n	8009770 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009758:	7bbb      	ldrb	r3, [r7, #14]
 800975a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800975e:	4613      	mov	r3, r2
 8009760:	009b      	lsls	r3, r3, #2
 8009762:	4413      	add	r3, r2
 8009764:	009b      	lsls	r3, r3, #2
 8009766:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	4413      	add	r3, r2
 800976e:	3304      	adds	r3, #4
 8009770:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009772:	7bbb      	ldrb	r3, [r7, #14]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d002      	beq.n	800977e <USBD_StdEPReq+0x25a>
 8009778:	7bbb      	ldrb	r3, [r7, #14]
 800977a:	2b80      	cmp	r3, #128	; 0x80
 800977c:	d103      	bne.n	8009786 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	2200      	movs	r2, #0
 8009782:	601a      	str	r2, [r3, #0]
 8009784:	e00e      	b.n	80097a4 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009786:	7bbb      	ldrb	r3, [r7, #14]
 8009788:	4619      	mov	r1, r3
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f000 ff79 	bl	800a682 <USBD_LL_IsStallEP>
 8009790:	4603      	mov	r3, r0
 8009792:	2b00      	cmp	r3, #0
 8009794:	d003      	beq.n	800979e <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	2201      	movs	r2, #1
 800979a:	601a      	str	r2, [r3, #0]
 800979c:	e002      	b.n	80097a4 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	2200      	movs	r2, #0
 80097a2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	2202      	movs	r2, #2
 80097a8:	4619      	mov	r1, r3
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f000 fb92 	bl	8009ed4 <USBD_CtlSendData>
              break;
 80097b0:	e004      	b.n	80097bc <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 80097b2:	6839      	ldr	r1, [r7, #0]
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f000 fb23 	bl	8009e00 <USBD_CtlError>
              break;
 80097ba:	bf00      	nop
          }
          break;
 80097bc:	e004      	b.n	80097c8 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 80097be:	6839      	ldr	r1, [r7, #0]
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f000 fb1d 	bl	8009e00 <USBD_CtlError>
          break;
 80097c6:	bf00      	nop
      }
      break;
 80097c8:	e004      	b.n	80097d4 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 80097ca:	6839      	ldr	r1, [r7, #0]
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f000 fb17 	bl	8009e00 <USBD_CtlError>
      break;
 80097d2:	bf00      	nop
  }

  return ret;
 80097d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3710      	adds	r7, #16
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}
	...

080097e0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b084      	sub	sp, #16
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
 80097e8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80097ea:	2300      	movs	r3, #0
 80097ec:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80097ee:	2300      	movs	r3, #0
 80097f0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80097f2:	2300      	movs	r3, #0
 80097f4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	885b      	ldrh	r3, [r3, #2]
 80097fa:	0a1b      	lsrs	r3, r3, #8
 80097fc:	b29b      	uxth	r3, r3
 80097fe:	3b01      	subs	r3, #1
 8009800:	2b06      	cmp	r3, #6
 8009802:	f200 8128 	bhi.w	8009a56 <USBD_GetDescriptor+0x276>
 8009806:	a201      	add	r2, pc, #4	; (adr r2, 800980c <USBD_GetDescriptor+0x2c>)
 8009808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800980c:	08009829 	.word	0x08009829
 8009810:	08009841 	.word	0x08009841
 8009814:	08009881 	.word	0x08009881
 8009818:	08009a57 	.word	0x08009a57
 800981c:	08009a57 	.word	0x08009a57
 8009820:	080099f7 	.word	0x080099f7
 8009824:	08009a23 	.word	0x08009a23
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	687a      	ldr	r2, [r7, #4]
 8009832:	7c12      	ldrb	r2, [r2, #16]
 8009834:	f107 0108 	add.w	r1, r7, #8
 8009838:	4610      	mov	r0, r2
 800983a:	4798      	blx	r3
 800983c:	60f8      	str	r0, [r7, #12]
      break;
 800983e:	e112      	b.n	8009a66 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	7c1b      	ldrb	r3, [r3, #16]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d10d      	bne.n	8009864 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800984e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009850:	f107 0208 	add.w	r2, r7, #8
 8009854:	4610      	mov	r0, r2
 8009856:	4798      	blx	r3
 8009858:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	3301      	adds	r3, #1
 800985e:	2202      	movs	r2, #2
 8009860:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009862:	e100      	b.n	8009a66 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800986a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800986c:	f107 0208 	add.w	r2, r7, #8
 8009870:	4610      	mov	r0, r2
 8009872:	4798      	blx	r3
 8009874:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	3301      	adds	r3, #1
 800987a:	2202      	movs	r2, #2
 800987c:	701a      	strb	r2, [r3, #0]
      break;
 800987e:	e0f2      	b.n	8009a66 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	885b      	ldrh	r3, [r3, #2]
 8009884:	b2db      	uxtb	r3, r3
 8009886:	2b05      	cmp	r3, #5
 8009888:	f200 80ac 	bhi.w	80099e4 <USBD_GetDescriptor+0x204>
 800988c:	a201      	add	r2, pc, #4	; (adr r2, 8009894 <USBD_GetDescriptor+0xb4>)
 800988e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009892:	bf00      	nop
 8009894:	080098ad 	.word	0x080098ad
 8009898:	080098e1 	.word	0x080098e1
 800989c:	08009915 	.word	0x08009915
 80098a0:	08009949 	.word	0x08009949
 80098a4:	0800997d 	.word	0x0800997d
 80098a8:	080099b1 	.word	0x080099b1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80098b2:	685b      	ldr	r3, [r3, #4]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d00b      	beq.n	80098d0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80098be:	685b      	ldr	r3, [r3, #4]
 80098c0:	687a      	ldr	r2, [r7, #4]
 80098c2:	7c12      	ldrb	r2, [r2, #16]
 80098c4:	f107 0108 	add.w	r1, r7, #8
 80098c8:	4610      	mov	r0, r2
 80098ca:	4798      	blx	r3
 80098cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098ce:	e091      	b.n	80099f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80098d0:	6839      	ldr	r1, [r7, #0]
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	f000 fa94 	bl	8009e00 <USBD_CtlError>
            err++;
 80098d8:	7afb      	ldrb	r3, [r7, #11]
 80098da:	3301      	adds	r3, #1
 80098dc:	72fb      	strb	r3, [r7, #11]
          break;
 80098de:	e089      	b.n	80099f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80098e6:	689b      	ldr	r3, [r3, #8]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d00b      	beq.n	8009904 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80098f2:	689b      	ldr	r3, [r3, #8]
 80098f4:	687a      	ldr	r2, [r7, #4]
 80098f6:	7c12      	ldrb	r2, [r2, #16]
 80098f8:	f107 0108 	add.w	r1, r7, #8
 80098fc:	4610      	mov	r0, r2
 80098fe:	4798      	blx	r3
 8009900:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009902:	e077      	b.n	80099f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009904:	6839      	ldr	r1, [r7, #0]
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f000 fa7a 	bl	8009e00 <USBD_CtlError>
            err++;
 800990c:	7afb      	ldrb	r3, [r7, #11]
 800990e:	3301      	adds	r3, #1
 8009910:	72fb      	strb	r3, [r7, #11]
          break;
 8009912:	e06f      	b.n	80099f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800991a:	68db      	ldr	r3, [r3, #12]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d00b      	beq.n	8009938 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009926:	68db      	ldr	r3, [r3, #12]
 8009928:	687a      	ldr	r2, [r7, #4]
 800992a:	7c12      	ldrb	r2, [r2, #16]
 800992c:	f107 0108 	add.w	r1, r7, #8
 8009930:	4610      	mov	r0, r2
 8009932:	4798      	blx	r3
 8009934:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009936:	e05d      	b.n	80099f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009938:	6839      	ldr	r1, [r7, #0]
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f000 fa60 	bl	8009e00 <USBD_CtlError>
            err++;
 8009940:	7afb      	ldrb	r3, [r7, #11]
 8009942:	3301      	adds	r3, #1
 8009944:	72fb      	strb	r3, [r7, #11]
          break;
 8009946:	e055      	b.n	80099f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800994e:	691b      	ldr	r3, [r3, #16]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d00b      	beq.n	800996c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800995a:	691b      	ldr	r3, [r3, #16]
 800995c:	687a      	ldr	r2, [r7, #4]
 800995e:	7c12      	ldrb	r2, [r2, #16]
 8009960:	f107 0108 	add.w	r1, r7, #8
 8009964:	4610      	mov	r0, r2
 8009966:	4798      	blx	r3
 8009968:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800996a:	e043      	b.n	80099f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800996c:	6839      	ldr	r1, [r7, #0]
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f000 fa46 	bl	8009e00 <USBD_CtlError>
            err++;
 8009974:	7afb      	ldrb	r3, [r7, #11]
 8009976:	3301      	adds	r3, #1
 8009978:	72fb      	strb	r3, [r7, #11]
          break;
 800997a:	e03b      	b.n	80099f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009982:	695b      	ldr	r3, [r3, #20]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d00b      	beq.n	80099a0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800998e:	695b      	ldr	r3, [r3, #20]
 8009990:	687a      	ldr	r2, [r7, #4]
 8009992:	7c12      	ldrb	r2, [r2, #16]
 8009994:	f107 0108 	add.w	r1, r7, #8
 8009998:	4610      	mov	r0, r2
 800999a:	4798      	blx	r3
 800999c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800999e:	e029      	b.n	80099f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099a0:	6839      	ldr	r1, [r7, #0]
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f000 fa2c 	bl	8009e00 <USBD_CtlError>
            err++;
 80099a8:	7afb      	ldrb	r3, [r7, #11]
 80099aa:	3301      	adds	r3, #1
 80099ac:	72fb      	strb	r3, [r7, #11]
          break;
 80099ae:	e021      	b.n	80099f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80099b6:	699b      	ldr	r3, [r3, #24]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d00b      	beq.n	80099d4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80099c2:	699b      	ldr	r3, [r3, #24]
 80099c4:	687a      	ldr	r2, [r7, #4]
 80099c6:	7c12      	ldrb	r2, [r2, #16]
 80099c8:	f107 0108 	add.w	r1, r7, #8
 80099cc:	4610      	mov	r0, r2
 80099ce:	4798      	blx	r3
 80099d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099d2:	e00f      	b.n	80099f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099d4:	6839      	ldr	r1, [r7, #0]
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f000 fa12 	bl	8009e00 <USBD_CtlError>
            err++;
 80099dc:	7afb      	ldrb	r3, [r7, #11]
 80099de:	3301      	adds	r3, #1
 80099e0:	72fb      	strb	r3, [r7, #11]
          break;
 80099e2:	e007      	b.n	80099f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80099e4:	6839      	ldr	r1, [r7, #0]
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f000 fa0a 	bl	8009e00 <USBD_CtlError>
          err++;
 80099ec:	7afb      	ldrb	r3, [r7, #11]
 80099ee:	3301      	adds	r3, #1
 80099f0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80099f2:	e038      	b.n	8009a66 <USBD_GetDescriptor+0x286>
 80099f4:	e037      	b.n	8009a66 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	7c1b      	ldrb	r3, [r3, #16]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d109      	bne.n	8009a12 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a06:	f107 0208 	add.w	r2, r7, #8
 8009a0a:	4610      	mov	r0, r2
 8009a0c:	4798      	blx	r3
 8009a0e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009a10:	e029      	b.n	8009a66 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009a12:	6839      	ldr	r1, [r7, #0]
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f000 f9f3 	bl	8009e00 <USBD_CtlError>
        err++;
 8009a1a:	7afb      	ldrb	r3, [r7, #11]
 8009a1c:	3301      	adds	r3, #1
 8009a1e:	72fb      	strb	r3, [r7, #11]
      break;
 8009a20:	e021      	b.n	8009a66 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	7c1b      	ldrb	r3, [r3, #16]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d10d      	bne.n	8009a46 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a32:	f107 0208 	add.w	r2, r7, #8
 8009a36:	4610      	mov	r0, r2
 8009a38:	4798      	blx	r3
 8009a3a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	3301      	adds	r3, #1
 8009a40:	2207      	movs	r2, #7
 8009a42:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009a44:	e00f      	b.n	8009a66 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009a46:	6839      	ldr	r1, [r7, #0]
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	f000 f9d9 	bl	8009e00 <USBD_CtlError>
        err++;
 8009a4e:	7afb      	ldrb	r3, [r7, #11]
 8009a50:	3301      	adds	r3, #1
 8009a52:	72fb      	strb	r3, [r7, #11]
      break;
 8009a54:	e007      	b.n	8009a66 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009a56:	6839      	ldr	r1, [r7, #0]
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f000 f9d1 	bl	8009e00 <USBD_CtlError>
      err++;
 8009a5e:	7afb      	ldrb	r3, [r7, #11]
 8009a60:	3301      	adds	r3, #1
 8009a62:	72fb      	strb	r3, [r7, #11]
      break;
 8009a64:	bf00      	nop
  }

  if (err != 0U)
 8009a66:	7afb      	ldrb	r3, [r7, #11]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d11c      	bne.n	8009aa6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009a6c:	893b      	ldrh	r3, [r7, #8]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d011      	beq.n	8009a96 <USBD_GetDescriptor+0x2b6>
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	88db      	ldrh	r3, [r3, #6]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d00d      	beq.n	8009a96 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	88da      	ldrh	r2, [r3, #6]
 8009a7e:	893b      	ldrh	r3, [r7, #8]
 8009a80:	4293      	cmp	r3, r2
 8009a82:	bf28      	it	cs
 8009a84:	4613      	movcs	r3, r2
 8009a86:	b29b      	uxth	r3, r3
 8009a88:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009a8a:	893b      	ldrh	r3, [r7, #8]
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	68f9      	ldr	r1, [r7, #12]
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	f000 fa1f 	bl	8009ed4 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	88db      	ldrh	r3, [r3, #6]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d104      	bne.n	8009aa8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f000 fa58 	bl	8009f54 <USBD_CtlSendStatus>
 8009aa4:	e000      	b.n	8009aa8 <USBD_GetDescriptor+0x2c8>
    return;
 8009aa6:	bf00      	nop
    }
  }
}
 8009aa8:	3710      	adds	r7, #16
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
 8009aae:	bf00      	nop

08009ab0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b084      	sub	sp, #16
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
 8009ab8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	889b      	ldrh	r3, [r3, #4]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d130      	bne.n	8009b24 <USBD_SetAddress+0x74>
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	88db      	ldrh	r3, [r3, #6]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d12c      	bne.n	8009b24 <USBD_SetAddress+0x74>
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	885b      	ldrh	r3, [r3, #2]
 8009ace:	2b7f      	cmp	r3, #127	; 0x7f
 8009ad0:	d828      	bhi.n	8009b24 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	885b      	ldrh	r3, [r3, #2]
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009adc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ae4:	2b03      	cmp	r3, #3
 8009ae6:	d104      	bne.n	8009af2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009ae8:	6839      	ldr	r1, [r7, #0]
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f000 f988 	bl	8009e00 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009af0:	e01c      	b.n	8009b2c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	7bfa      	ldrb	r2, [r7, #15]
 8009af6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009afa:	7bfb      	ldrb	r3, [r7, #15]
 8009afc:	4619      	mov	r1, r3
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f000 fde4 	bl	800a6cc <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f000 fa25 	bl	8009f54 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009b0a:	7bfb      	ldrb	r3, [r7, #15]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d004      	beq.n	8009b1a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2202      	movs	r2, #2
 8009b14:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b18:	e008      	b.n	8009b2c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2201      	movs	r2, #1
 8009b1e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b22:	e003      	b.n	8009b2c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009b24:	6839      	ldr	r1, [r7, #0]
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f000 f96a 	bl	8009e00 <USBD_CtlError>
  }
}
 8009b2c:	bf00      	nop
 8009b2e:	3710      	adds	r7, #16
 8009b30:	46bd      	mov	sp, r7
 8009b32:	bd80      	pop	{r7, pc}

08009b34 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b082      	sub	sp, #8
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	885b      	ldrh	r3, [r3, #2]
 8009b42:	b2da      	uxtb	r2, r3
 8009b44:	4b41      	ldr	r3, [pc, #260]	; (8009c4c <USBD_SetConfig+0x118>)
 8009b46:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009b48:	4b40      	ldr	r3, [pc, #256]	; (8009c4c <USBD_SetConfig+0x118>)
 8009b4a:	781b      	ldrb	r3, [r3, #0]
 8009b4c:	2b01      	cmp	r3, #1
 8009b4e:	d904      	bls.n	8009b5a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009b50:	6839      	ldr	r1, [r7, #0]
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f000 f954 	bl	8009e00 <USBD_CtlError>
 8009b58:	e075      	b.n	8009c46 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b60:	2b02      	cmp	r3, #2
 8009b62:	d002      	beq.n	8009b6a <USBD_SetConfig+0x36>
 8009b64:	2b03      	cmp	r3, #3
 8009b66:	d023      	beq.n	8009bb0 <USBD_SetConfig+0x7c>
 8009b68:	e062      	b.n	8009c30 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009b6a:	4b38      	ldr	r3, [pc, #224]	; (8009c4c <USBD_SetConfig+0x118>)
 8009b6c:	781b      	ldrb	r3, [r3, #0]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d01a      	beq.n	8009ba8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009b72:	4b36      	ldr	r3, [pc, #216]	; (8009c4c <USBD_SetConfig+0x118>)
 8009b74:	781b      	ldrb	r3, [r3, #0]
 8009b76:	461a      	mov	r2, r3
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2203      	movs	r2, #3
 8009b80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009b84:	4b31      	ldr	r3, [pc, #196]	; (8009c4c <USBD_SetConfig+0x118>)
 8009b86:	781b      	ldrb	r3, [r3, #0]
 8009b88:	4619      	mov	r1, r3
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f7ff f9f4 	bl	8008f78 <USBD_SetClassConfig>
 8009b90:	4603      	mov	r3, r0
 8009b92:	2b02      	cmp	r3, #2
 8009b94:	d104      	bne.n	8009ba0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009b96:	6839      	ldr	r1, [r7, #0]
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f000 f931 	bl	8009e00 <USBD_CtlError>
            return;
 8009b9e:	e052      	b.n	8009c46 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f000 f9d7 	bl	8009f54 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009ba6:	e04e      	b.n	8009c46 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f000 f9d3 	bl	8009f54 <USBD_CtlSendStatus>
        break;
 8009bae:	e04a      	b.n	8009c46 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009bb0:	4b26      	ldr	r3, [pc, #152]	; (8009c4c <USBD_SetConfig+0x118>)
 8009bb2:	781b      	ldrb	r3, [r3, #0]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d112      	bne.n	8009bde <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2202      	movs	r2, #2
 8009bbc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009bc0:	4b22      	ldr	r3, [pc, #136]	; (8009c4c <USBD_SetConfig+0x118>)
 8009bc2:	781b      	ldrb	r3, [r3, #0]
 8009bc4:	461a      	mov	r2, r3
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009bca:	4b20      	ldr	r3, [pc, #128]	; (8009c4c <USBD_SetConfig+0x118>)
 8009bcc:	781b      	ldrb	r3, [r3, #0]
 8009bce:	4619      	mov	r1, r3
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f7ff f9f0 	bl	8008fb6 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f000 f9bc 	bl	8009f54 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009bdc:	e033      	b.n	8009c46 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009bde:	4b1b      	ldr	r3, [pc, #108]	; (8009c4c <USBD_SetConfig+0x118>)
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	461a      	mov	r2, r3
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	685b      	ldr	r3, [r3, #4]
 8009be8:	429a      	cmp	r2, r3
 8009bea:	d01d      	beq.n	8009c28 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	b2db      	uxtb	r3, r3
 8009bf2:	4619      	mov	r1, r3
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	f7ff f9de 	bl	8008fb6 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009bfa:	4b14      	ldr	r3, [pc, #80]	; (8009c4c <USBD_SetConfig+0x118>)
 8009bfc:	781b      	ldrb	r3, [r3, #0]
 8009bfe:	461a      	mov	r2, r3
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009c04:	4b11      	ldr	r3, [pc, #68]	; (8009c4c <USBD_SetConfig+0x118>)
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	4619      	mov	r1, r3
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f7ff f9b4 	bl	8008f78 <USBD_SetClassConfig>
 8009c10:	4603      	mov	r3, r0
 8009c12:	2b02      	cmp	r3, #2
 8009c14:	d104      	bne.n	8009c20 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009c16:	6839      	ldr	r1, [r7, #0]
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	f000 f8f1 	bl	8009e00 <USBD_CtlError>
            return;
 8009c1e:	e012      	b.n	8009c46 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f000 f997 	bl	8009f54 <USBD_CtlSendStatus>
        break;
 8009c26:	e00e      	b.n	8009c46 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f000 f993 	bl	8009f54 <USBD_CtlSendStatus>
        break;
 8009c2e:	e00a      	b.n	8009c46 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009c30:	6839      	ldr	r1, [r7, #0]
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	f000 f8e4 	bl	8009e00 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009c38:	4b04      	ldr	r3, [pc, #16]	; (8009c4c <USBD_SetConfig+0x118>)
 8009c3a:	781b      	ldrb	r3, [r3, #0]
 8009c3c:	4619      	mov	r1, r3
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	f7ff f9b9 	bl	8008fb6 <USBD_ClrClassConfig>
        break;
 8009c44:	bf00      	nop
    }
  }
}
 8009c46:	3708      	adds	r7, #8
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}
 8009c4c:	20000380 	.word	0x20000380

08009c50 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b082      	sub	sp, #8
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
 8009c58:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	88db      	ldrh	r3, [r3, #6]
 8009c5e:	2b01      	cmp	r3, #1
 8009c60:	d004      	beq.n	8009c6c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009c62:	6839      	ldr	r1, [r7, #0]
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	f000 f8cb 	bl	8009e00 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009c6a:	e021      	b.n	8009cb0 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c72:	2b01      	cmp	r3, #1
 8009c74:	db17      	blt.n	8009ca6 <USBD_GetConfig+0x56>
 8009c76:	2b02      	cmp	r3, #2
 8009c78:	dd02      	ble.n	8009c80 <USBD_GetConfig+0x30>
 8009c7a:	2b03      	cmp	r3, #3
 8009c7c:	d00b      	beq.n	8009c96 <USBD_GetConfig+0x46>
 8009c7e:	e012      	b.n	8009ca6 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2200      	movs	r2, #0
 8009c84:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	3308      	adds	r3, #8
 8009c8a:	2201      	movs	r2, #1
 8009c8c:	4619      	mov	r1, r3
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f000 f920 	bl	8009ed4 <USBD_CtlSendData>
        break;
 8009c94:	e00c      	b.n	8009cb0 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	3304      	adds	r3, #4
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	4619      	mov	r1, r3
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f000 f918 	bl	8009ed4 <USBD_CtlSendData>
        break;
 8009ca4:	e004      	b.n	8009cb0 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8009ca6:	6839      	ldr	r1, [r7, #0]
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f000 f8a9 	bl	8009e00 <USBD_CtlError>
        break;
 8009cae:	bf00      	nop
}
 8009cb0:	bf00      	nop
 8009cb2:	3708      	adds	r7, #8
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}

08009cb8 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b082      	sub	sp, #8
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
 8009cc0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009cc8:	3b01      	subs	r3, #1
 8009cca:	2b02      	cmp	r3, #2
 8009ccc:	d81e      	bhi.n	8009d0c <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	88db      	ldrh	r3, [r3, #6]
 8009cd2:	2b02      	cmp	r3, #2
 8009cd4:	d004      	beq.n	8009ce0 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009cd6:	6839      	ldr	r1, [r7, #0]
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f000 f891 	bl	8009e00 <USBD_CtlError>
        break;
 8009cde:	e01a      	b.n	8009d16 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d005      	beq.n	8009cfc <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	68db      	ldr	r3, [r3, #12]
 8009cf4:	f043 0202 	orr.w	r2, r3, #2
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	330c      	adds	r3, #12
 8009d00:	2202      	movs	r2, #2
 8009d02:	4619      	mov	r1, r3
 8009d04:	6878      	ldr	r0, [r7, #4]
 8009d06:	f000 f8e5 	bl	8009ed4 <USBD_CtlSendData>
      break;
 8009d0a:	e004      	b.n	8009d16 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009d0c:	6839      	ldr	r1, [r7, #0]
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f000 f876 	bl	8009e00 <USBD_CtlError>
      break;
 8009d14:	bf00      	nop
  }
}
 8009d16:	bf00      	nop
 8009d18:	3708      	adds	r7, #8
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	bd80      	pop	{r7, pc}

08009d1e <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009d1e:	b580      	push	{r7, lr}
 8009d20:	b082      	sub	sp, #8
 8009d22:	af00      	add	r7, sp, #0
 8009d24:	6078      	str	r0, [r7, #4]
 8009d26:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	885b      	ldrh	r3, [r3, #2]
 8009d2c:	2b01      	cmp	r3, #1
 8009d2e:	d106      	bne.n	8009d3e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2201      	movs	r2, #1
 8009d34:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f000 f90b 	bl	8009f54 <USBD_CtlSendStatus>
  }
}
 8009d3e:	bf00      	nop
 8009d40:	3708      	adds	r7, #8
 8009d42:	46bd      	mov	sp, r7
 8009d44:	bd80      	pop	{r7, pc}

08009d46 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009d46:	b580      	push	{r7, lr}
 8009d48:	b082      	sub	sp, #8
 8009d4a:	af00      	add	r7, sp, #0
 8009d4c:	6078      	str	r0, [r7, #4]
 8009d4e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d56:	3b01      	subs	r3, #1
 8009d58:	2b02      	cmp	r3, #2
 8009d5a:	d80b      	bhi.n	8009d74 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	885b      	ldrh	r3, [r3, #2]
 8009d60:	2b01      	cmp	r3, #1
 8009d62:	d10c      	bne.n	8009d7e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f000 f8f1 	bl	8009f54 <USBD_CtlSendStatus>
      }
      break;
 8009d72:	e004      	b.n	8009d7e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009d74:	6839      	ldr	r1, [r7, #0]
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f000 f842 	bl	8009e00 <USBD_CtlError>
      break;
 8009d7c:	e000      	b.n	8009d80 <USBD_ClrFeature+0x3a>
      break;
 8009d7e:	bf00      	nop
  }
}
 8009d80:	bf00      	nop
 8009d82:	3708      	adds	r7, #8
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}

08009d88 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b083      	sub	sp, #12
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
 8009d90:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	781a      	ldrb	r2, [r3, #0]
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	785a      	ldrb	r2, [r3, #1]
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	3302      	adds	r3, #2
 8009da6:	781b      	ldrb	r3, [r3, #0]
 8009da8:	b29a      	uxth	r2, r3
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	3303      	adds	r3, #3
 8009dae:	781b      	ldrb	r3, [r3, #0]
 8009db0:	b29b      	uxth	r3, r3
 8009db2:	021b      	lsls	r3, r3, #8
 8009db4:	b29b      	uxth	r3, r3
 8009db6:	4413      	add	r3, r2
 8009db8:	b29a      	uxth	r2, r3
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	3304      	adds	r3, #4
 8009dc2:	781b      	ldrb	r3, [r3, #0]
 8009dc4:	b29a      	uxth	r2, r3
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	3305      	adds	r3, #5
 8009dca:	781b      	ldrb	r3, [r3, #0]
 8009dcc:	b29b      	uxth	r3, r3
 8009dce:	021b      	lsls	r3, r3, #8
 8009dd0:	b29b      	uxth	r3, r3
 8009dd2:	4413      	add	r3, r2
 8009dd4:	b29a      	uxth	r2, r3
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	3306      	adds	r3, #6
 8009dde:	781b      	ldrb	r3, [r3, #0]
 8009de0:	b29a      	uxth	r2, r3
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	3307      	adds	r3, #7
 8009de6:	781b      	ldrb	r3, [r3, #0]
 8009de8:	b29b      	uxth	r3, r3
 8009dea:	021b      	lsls	r3, r3, #8
 8009dec:	b29b      	uxth	r3, r3
 8009dee:	4413      	add	r3, r2
 8009df0:	b29a      	uxth	r2, r3
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	80da      	strh	r2, [r3, #6]

}
 8009df6:	bf00      	nop
 8009df8:	370c      	adds	r7, #12
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bc80      	pop	{r7}
 8009dfe:	4770      	bx	lr

08009e00 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b082      	sub	sp, #8
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
 8009e08:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009e0a:	2180      	movs	r1, #128	; 0x80
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f000 fbfa 	bl	800a606 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009e12:	2100      	movs	r1, #0
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f000 fbf6 	bl	800a606 <USBD_LL_StallEP>
}
 8009e1a:	bf00      	nop
 8009e1c:	3708      	adds	r7, #8
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}

08009e22 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009e22:	b580      	push	{r7, lr}
 8009e24:	b086      	sub	sp, #24
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	60f8      	str	r0, [r7, #12]
 8009e2a:	60b9      	str	r1, [r7, #8]
 8009e2c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d032      	beq.n	8009e9e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009e38:	68f8      	ldr	r0, [r7, #12]
 8009e3a:	f000 f834 	bl	8009ea6 <USBD_GetLen>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	3301      	adds	r3, #1
 8009e42:	b29b      	uxth	r3, r3
 8009e44:	005b      	lsls	r3, r3, #1
 8009e46:	b29a      	uxth	r2, r3
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009e4c:	7dfb      	ldrb	r3, [r7, #23]
 8009e4e:	1c5a      	adds	r2, r3, #1
 8009e50:	75fa      	strb	r2, [r7, #23]
 8009e52:	461a      	mov	r2, r3
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	4413      	add	r3, r2
 8009e58:	687a      	ldr	r2, [r7, #4]
 8009e5a:	7812      	ldrb	r2, [r2, #0]
 8009e5c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009e5e:	7dfb      	ldrb	r3, [r7, #23]
 8009e60:	1c5a      	adds	r2, r3, #1
 8009e62:	75fa      	strb	r2, [r7, #23]
 8009e64:	461a      	mov	r2, r3
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	4413      	add	r3, r2
 8009e6a:	2203      	movs	r2, #3
 8009e6c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009e6e:	e012      	b.n	8009e96 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	1c5a      	adds	r2, r3, #1
 8009e74:	60fa      	str	r2, [r7, #12]
 8009e76:	7dfa      	ldrb	r2, [r7, #23]
 8009e78:	1c51      	adds	r1, r2, #1
 8009e7a:	75f9      	strb	r1, [r7, #23]
 8009e7c:	4611      	mov	r1, r2
 8009e7e:	68ba      	ldr	r2, [r7, #8]
 8009e80:	440a      	add	r2, r1
 8009e82:	781b      	ldrb	r3, [r3, #0]
 8009e84:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009e86:	7dfb      	ldrb	r3, [r7, #23]
 8009e88:	1c5a      	adds	r2, r3, #1
 8009e8a:	75fa      	strb	r2, [r7, #23]
 8009e8c:	461a      	mov	r2, r3
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	4413      	add	r3, r2
 8009e92:	2200      	movs	r2, #0
 8009e94:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	781b      	ldrb	r3, [r3, #0]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d1e8      	bne.n	8009e70 <USBD_GetString+0x4e>
    }
  }
}
 8009e9e:	bf00      	nop
 8009ea0:	3718      	adds	r7, #24
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bd80      	pop	{r7, pc}

08009ea6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009ea6:	b480      	push	{r7}
 8009ea8:	b085      	sub	sp, #20
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009eae:	2300      	movs	r3, #0
 8009eb0:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009eb2:	e005      	b.n	8009ec0 <USBD_GetLen+0x1a>
  {
    len++;
 8009eb4:	7bfb      	ldrb	r3, [r7, #15]
 8009eb6:	3301      	adds	r3, #1
 8009eb8:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	3301      	adds	r3, #1
 8009ebe:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	781b      	ldrb	r3, [r3, #0]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d1f5      	bne.n	8009eb4 <USBD_GetLen+0xe>
  }

  return len;
 8009ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3714      	adds	r7, #20
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bc80      	pop	{r7}
 8009ed2:	4770      	bx	lr

08009ed4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b084      	sub	sp, #16
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	60f8      	str	r0, [r7, #12]
 8009edc:	60b9      	str	r1, [r7, #8]
 8009ede:	4613      	mov	r3, r2
 8009ee0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	2202      	movs	r2, #2
 8009ee6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009eea:	88fa      	ldrh	r2, [r7, #6]
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009ef0:	88fa      	ldrh	r2, [r7, #6]
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009ef6:	88fb      	ldrh	r3, [r7, #6]
 8009ef8:	68ba      	ldr	r2, [r7, #8]
 8009efa:	2100      	movs	r1, #0
 8009efc:	68f8      	ldr	r0, [r7, #12]
 8009efe:	f000 fc04 	bl	800a70a <USBD_LL_Transmit>

  return USBD_OK;
 8009f02:	2300      	movs	r3, #0
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3710      	adds	r7, #16
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b084      	sub	sp, #16
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	60f8      	str	r0, [r7, #12]
 8009f14:	60b9      	str	r1, [r7, #8]
 8009f16:	4613      	mov	r3, r2
 8009f18:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009f1a:	88fb      	ldrh	r3, [r7, #6]
 8009f1c:	68ba      	ldr	r2, [r7, #8]
 8009f1e:	2100      	movs	r1, #0
 8009f20:	68f8      	ldr	r0, [r7, #12]
 8009f22:	f000 fbf2 	bl	800a70a <USBD_LL_Transmit>

  return USBD_OK;
 8009f26:	2300      	movs	r3, #0
}
 8009f28:	4618      	mov	r0, r3
 8009f2a:	3710      	adds	r7, #16
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}

08009f30 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b084      	sub	sp, #16
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	60f8      	str	r0, [r7, #12]
 8009f38:	60b9      	str	r1, [r7, #8]
 8009f3a:	4613      	mov	r3, r2
 8009f3c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009f3e:	88fb      	ldrh	r3, [r7, #6]
 8009f40:	68ba      	ldr	r2, [r7, #8]
 8009f42:	2100      	movs	r1, #0
 8009f44:	68f8      	ldr	r0, [r7, #12]
 8009f46:	f000 fc03 	bl	800a750 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009f4a:	2300      	movs	r3, #0
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	3710      	adds	r7, #16
 8009f50:	46bd      	mov	sp, r7
 8009f52:	bd80      	pop	{r7, pc}

08009f54 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b082      	sub	sp, #8
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2204      	movs	r2, #4
 8009f60:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009f64:	2300      	movs	r3, #0
 8009f66:	2200      	movs	r2, #0
 8009f68:	2100      	movs	r1, #0
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f000 fbcd 	bl	800a70a <USBD_LL_Transmit>

  return USBD_OK;
 8009f70:	2300      	movs	r3, #0
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	3708      	adds	r7, #8
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}

08009f7a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009f7a:	b580      	push	{r7, lr}
 8009f7c:	b082      	sub	sp, #8
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2205      	movs	r2, #5
 8009f86:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	2100      	movs	r1, #0
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f000 fbdd 	bl	800a750 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009f96:	2300      	movs	r3, #0
}
 8009f98:	4618      	mov	r0, r3
 8009f9a:	3708      	adds	r7, #8
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bd80      	pop	{r7, pc}

08009fa0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	4912      	ldr	r1, [pc, #72]	; (8009ff0 <MX_USB_DEVICE_Init+0x50>)
 8009fa8:	4812      	ldr	r0, [pc, #72]	; (8009ff4 <MX_USB_DEVICE_Init+0x54>)
 8009faa:	f7fe ff8b 	bl	8008ec4 <USBD_Init>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d001      	beq.n	8009fb8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009fb4:	f7f7 fd8e 	bl	8001ad4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 8009fb8:	490f      	ldr	r1, [pc, #60]	; (8009ff8 <MX_USB_DEVICE_Init+0x58>)
 8009fba:	480e      	ldr	r0, [pc, #56]	; (8009ff4 <MX_USB_DEVICE_Init+0x54>)
 8009fbc:	f7fe ffad 	bl	8008f1a <USBD_RegisterClass>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d001      	beq.n	8009fca <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009fc6:	f7f7 fd85 	bl	8001ad4 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 8009fca:	490c      	ldr	r1, [pc, #48]	; (8009ffc <MX_USB_DEVICE_Init+0x5c>)
 8009fcc:	4809      	ldr	r0, [pc, #36]	; (8009ff4 <MX_USB_DEVICE_Init+0x54>)
 8009fce:	f7fd ff5b 	bl	8007e88 <USBD_MSC_RegisterStorage>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d001      	beq.n	8009fdc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009fd8:	f7f7 fd7c 	bl	8001ad4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009fdc:	4805      	ldr	r0, [pc, #20]	; (8009ff4 <MX_USB_DEVICE_Init+0x54>)
 8009fde:	f7fe ffb5 	bl	8008f4c <USBD_Start>
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d001      	beq.n	8009fec <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009fe8:	f7f7 fd74 	bl	8001ad4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009fec:	bf00      	nop
 8009fee:	bd80      	pop	{r7, pc}
 8009ff0:	2000010c 	.word	0x2000010c
 8009ff4:	200007dc 	.word	0x200007dc
 8009ff8:	20000068 	.word	0x20000068
 8009ffc:	2000015c 	.word	0x2000015c

0800a000 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a000:	b480      	push	{r7}
 800a002:	b083      	sub	sp, #12
 800a004:	af00      	add	r7, sp, #0
 800a006:	4603      	mov	r3, r0
 800a008:	6039      	str	r1, [r7, #0]
 800a00a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	2212      	movs	r2, #18
 800a010:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a012:	4b03      	ldr	r3, [pc, #12]	; (800a020 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a014:	4618      	mov	r0, r3
 800a016:	370c      	adds	r7, #12
 800a018:	46bd      	mov	sp, r7
 800a01a:	bc80      	pop	{r7}
 800a01c:	4770      	bx	lr
 800a01e:	bf00      	nop
 800a020:	20000128 	.word	0x20000128

0800a024 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a024:	b480      	push	{r7}
 800a026:	b083      	sub	sp, #12
 800a028:	af00      	add	r7, sp, #0
 800a02a:	4603      	mov	r3, r0
 800a02c:	6039      	str	r1, [r7, #0]
 800a02e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	2204      	movs	r2, #4
 800a034:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a036:	4b03      	ldr	r3, [pc, #12]	; (800a044 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a038:	4618      	mov	r0, r3
 800a03a:	370c      	adds	r7, #12
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bc80      	pop	{r7}
 800a040:	4770      	bx	lr
 800a042:	bf00      	nop
 800a044:	2000013c 	.word	0x2000013c

0800a048 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b082      	sub	sp, #8
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	4603      	mov	r3, r0
 800a050:	6039      	str	r1, [r7, #0]
 800a052:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a054:	79fb      	ldrb	r3, [r7, #7]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d105      	bne.n	800a066 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a05a:	683a      	ldr	r2, [r7, #0]
 800a05c:	4907      	ldr	r1, [pc, #28]	; (800a07c <USBD_FS_ProductStrDescriptor+0x34>)
 800a05e:	4808      	ldr	r0, [pc, #32]	; (800a080 <USBD_FS_ProductStrDescriptor+0x38>)
 800a060:	f7ff fedf 	bl	8009e22 <USBD_GetString>
 800a064:	e004      	b.n	800a070 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a066:	683a      	ldr	r2, [r7, #0]
 800a068:	4904      	ldr	r1, [pc, #16]	; (800a07c <USBD_FS_ProductStrDescriptor+0x34>)
 800a06a:	4805      	ldr	r0, [pc, #20]	; (800a080 <USBD_FS_ProductStrDescriptor+0x38>)
 800a06c:	f7ff fed9 	bl	8009e22 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a070:	4b02      	ldr	r3, [pc, #8]	; (800a07c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a072:	4618      	mov	r0, r3
 800a074:	3708      	adds	r7, #8
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}
 800a07a:	bf00      	nop
 800a07c:	20000aa0 	.word	0x20000aa0
 800a080:	0800bc24 	.word	0x0800bc24

0800a084 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b082      	sub	sp, #8
 800a088:	af00      	add	r7, sp, #0
 800a08a:	4603      	mov	r3, r0
 800a08c:	6039      	str	r1, [r7, #0]
 800a08e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a090:	683a      	ldr	r2, [r7, #0]
 800a092:	4904      	ldr	r1, [pc, #16]	; (800a0a4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a094:	4804      	ldr	r0, [pc, #16]	; (800a0a8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a096:	f7ff fec4 	bl	8009e22 <USBD_GetString>
  return USBD_StrDesc;
 800a09a:	4b02      	ldr	r3, [pc, #8]	; (800a0a4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	3708      	adds	r7, #8
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}
 800a0a4:	20000aa0 	.word	0x20000aa0
 800a0a8:	0800bc38 	.word	0x0800bc38

0800a0ac <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b082      	sub	sp, #8
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	6039      	str	r1, [r7, #0]
 800a0b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	221a      	movs	r2, #26
 800a0bc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a0be:	f000 f843 	bl	800a148 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a0c2:	4b02      	ldr	r3, [pc, #8]	; (800a0cc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3708      	adds	r7, #8
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}
 800a0cc:	20000140 	.word	0x20000140

0800a0d0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b082      	sub	sp, #8
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	6039      	str	r1, [r7, #0]
 800a0da:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a0dc:	79fb      	ldrb	r3, [r7, #7]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d105      	bne.n	800a0ee <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a0e2:	683a      	ldr	r2, [r7, #0]
 800a0e4:	4907      	ldr	r1, [pc, #28]	; (800a104 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a0e6:	4808      	ldr	r0, [pc, #32]	; (800a108 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a0e8:	f7ff fe9b 	bl	8009e22 <USBD_GetString>
 800a0ec:	e004      	b.n	800a0f8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a0ee:	683a      	ldr	r2, [r7, #0]
 800a0f0:	4904      	ldr	r1, [pc, #16]	; (800a104 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a0f2:	4805      	ldr	r0, [pc, #20]	; (800a108 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a0f4:	f7ff fe95 	bl	8009e22 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a0f8:	4b02      	ldr	r3, [pc, #8]	; (800a104 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	3708      	adds	r7, #8
 800a0fe:	46bd      	mov	sp, r7
 800a100:	bd80      	pop	{r7, pc}
 800a102:	bf00      	nop
 800a104:	20000aa0 	.word	0x20000aa0
 800a108:	0800bc3c 	.word	0x0800bc3c

0800a10c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b082      	sub	sp, #8
 800a110:	af00      	add	r7, sp, #0
 800a112:	4603      	mov	r3, r0
 800a114:	6039      	str	r1, [r7, #0]
 800a116:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a118:	79fb      	ldrb	r3, [r7, #7]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d105      	bne.n	800a12a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a11e:	683a      	ldr	r2, [r7, #0]
 800a120:	4907      	ldr	r1, [pc, #28]	; (800a140 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a122:	4808      	ldr	r0, [pc, #32]	; (800a144 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a124:	f7ff fe7d 	bl	8009e22 <USBD_GetString>
 800a128:	e004      	b.n	800a134 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a12a:	683a      	ldr	r2, [r7, #0]
 800a12c:	4904      	ldr	r1, [pc, #16]	; (800a140 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a12e:	4805      	ldr	r0, [pc, #20]	; (800a144 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a130:	f7ff fe77 	bl	8009e22 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a134:	4b02      	ldr	r3, [pc, #8]	; (800a140 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a136:	4618      	mov	r0, r3
 800a138:	3708      	adds	r7, #8
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bd80      	pop	{r7, pc}
 800a13e:	bf00      	nop
 800a140:	20000aa0 	.word	0x20000aa0
 800a144:	0800bc48 	.word	0x0800bc48

0800a148 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a14e:	4b0f      	ldr	r3, [pc, #60]	; (800a18c <Get_SerialNum+0x44>)
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a154:	4b0e      	ldr	r3, [pc, #56]	; (800a190 <Get_SerialNum+0x48>)
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a15a:	4b0e      	ldr	r3, [pc, #56]	; (800a194 <Get_SerialNum+0x4c>)
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a160:	68fa      	ldr	r2, [r7, #12]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	4413      	add	r3, r2
 800a166:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d009      	beq.n	800a182 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a16e:	2208      	movs	r2, #8
 800a170:	4909      	ldr	r1, [pc, #36]	; (800a198 <Get_SerialNum+0x50>)
 800a172:	68f8      	ldr	r0, [r7, #12]
 800a174:	f000 f814 	bl	800a1a0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a178:	2204      	movs	r2, #4
 800a17a:	4908      	ldr	r1, [pc, #32]	; (800a19c <Get_SerialNum+0x54>)
 800a17c:	68b8      	ldr	r0, [r7, #8]
 800a17e:	f000 f80f 	bl	800a1a0 <IntToUnicode>
  }
}
 800a182:	bf00      	nop
 800a184:	3710      	adds	r7, #16
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}
 800a18a:	bf00      	nop
 800a18c:	1ffff7e8 	.word	0x1ffff7e8
 800a190:	1ffff7ec 	.word	0x1ffff7ec
 800a194:	1ffff7f0 	.word	0x1ffff7f0
 800a198:	20000142 	.word	0x20000142
 800a19c:	20000152 	.word	0x20000152

0800a1a0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b087      	sub	sp, #28
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	60f8      	str	r0, [r7, #12]
 800a1a8:	60b9      	str	r1, [r7, #8]
 800a1aa:	4613      	mov	r3, r2
 800a1ac:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	75fb      	strb	r3, [r7, #23]
 800a1b6:	e027      	b.n	800a208 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	0f1b      	lsrs	r3, r3, #28
 800a1bc:	2b09      	cmp	r3, #9
 800a1be:	d80b      	bhi.n	800a1d8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	0f1b      	lsrs	r3, r3, #28
 800a1c4:	b2da      	uxtb	r2, r3
 800a1c6:	7dfb      	ldrb	r3, [r7, #23]
 800a1c8:	005b      	lsls	r3, r3, #1
 800a1ca:	4619      	mov	r1, r3
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	440b      	add	r3, r1
 800a1d0:	3230      	adds	r2, #48	; 0x30
 800a1d2:	b2d2      	uxtb	r2, r2
 800a1d4:	701a      	strb	r2, [r3, #0]
 800a1d6:	e00a      	b.n	800a1ee <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	0f1b      	lsrs	r3, r3, #28
 800a1dc:	b2da      	uxtb	r2, r3
 800a1de:	7dfb      	ldrb	r3, [r7, #23]
 800a1e0:	005b      	lsls	r3, r3, #1
 800a1e2:	4619      	mov	r1, r3
 800a1e4:	68bb      	ldr	r3, [r7, #8]
 800a1e6:	440b      	add	r3, r1
 800a1e8:	3237      	adds	r2, #55	; 0x37
 800a1ea:	b2d2      	uxtb	r2, r2
 800a1ec:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	011b      	lsls	r3, r3, #4
 800a1f2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a1f4:	7dfb      	ldrb	r3, [r7, #23]
 800a1f6:	005b      	lsls	r3, r3, #1
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	68ba      	ldr	r2, [r7, #8]
 800a1fc:	4413      	add	r3, r2
 800a1fe:	2200      	movs	r2, #0
 800a200:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a202:	7dfb      	ldrb	r3, [r7, #23]
 800a204:	3301      	adds	r3, #1
 800a206:	75fb      	strb	r3, [r7, #23]
 800a208:	7dfa      	ldrb	r2, [r7, #23]
 800a20a:	79fb      	ldrb	r3, [r7, #7]
 800a20c:	429a      	cmp	r2, r3
 800a20e:	d3d3      	bcc.n	800a1b8 <IntToUnicode+0x18>
  }
}
 800a210:	bf00      	nop
 800a212:	371c      	adds	r7, #28
 800a214:	46bd      	mov	sp, r7
 800a216:	bc80      	pop	{r7}
 800a218:	4770      	bx	lr

0800a21a <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b082      	sub	sp, #8
 800a21e:	af00      	add	r7, sp, #0
 800a220:	4603      	mov	r3, r0
 800a222:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
	VirtualFat_Init(lun);
 800a224:	79fb      	ldrb	r3, [r7, #7]
 800a226:	4618      	mov	r0, r3
 800a228:	f7f7 f9a0 	bl	800156c <VirtualFat_Init>
  return (USBD_OK);
 800a22c:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3708      	adds	r7, #8
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}

0800a236 <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 800a236:	b480      	push	{r7}
 800a238:	b085      	sub	sp, #20
 800a23a:	af00      	add	r7, sp, #0
 800a23c:	4603      	mov	r3, r0
 800a23e:	60b9      	str	r1, [r7, #8]
 800a240:	607a      	str	r2, [r7, #4]
 800a242:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  = STORAGE_BLK_NBR;
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a24a:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a252:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 800a254:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a256:	4618      	mov	r0, r3
 800a258:	3714      	adds	r7, #20
 800a25a:	46bd      	mov	sp, r7
 800a25c:	bc80      	pop	{r7}
 800a25e:	4770      	bx	lr

0800a260 <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 800a260:	b480      	push	{r7}
 800a262:	b083      	sub	sp, #12
 800a264:	af00      	add	r7, sp, #0
 800a266:	4603      	mov	r3, r0
 800a268:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a26a:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a26c:	4618      	mov	r0, r3
 800a26e:	370c      	adds	r7, #12
 800a270:	46bd      	mov	sp, r7
 800a272:	bc80      	pop	{r7}
 800a274:	4770      	bx	lr

0800a276 <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 800a276:	b480      	push	{r7}
 800a278:	b083      	sub	sp, #12
 800a27a:	af00      	add	r7, sp, #0
 800a27c:	4603      	mov	r3, r0
 800a27e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800a280:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a282:	4618      	mov	r0, r3
 800a284:	370c      	adds	r7, #12
 800a286:	46bd      	mov	sp, r7
 800a288:	bc80      	pop	{r7}
 800a28a:	4770      	bx	lr

0800a28c <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b084      	sub	sp, #16
 800a290:	af00      	add	r7, sp, #0
 800a292:	60b9      	str	r1, [r7, #8]
 800a294:	607a      	str	r2, [r7, #4]
 800a296:	461a      	mov	r2, r3
 800a298:	4603      	mov	r3, r0
 800a29a:	73fb      	strb	r3, [r7, #15]
 800a29c:	4613      	mov	r3, r2
 800a29e:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
	VirtualFat_Read(lun, buf, blk_addr, blk_len);
 800a2a0:	89bb      	ldrh	r3, [r7, #12]
 800a2a2:	7bf8      	ldrb	r0, [r7, #15]
 800a2a4:	687a      	ldr	r2, [r7, #4]
 800a2a6:	68b9      	ldr	r1, [r7, #8]
 800a2a8:	f7f7 f97a 	bl	80015a0 <VirtualFat_Read>
  return (USBD_OK);
 800a2ac:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	3710      	adds	r7, #16
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	bd80      	pop	{r7, pc}

0800a2b6 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800a2b6:	b580      	push	{r7, lr}
 800a2b8:	b084      	sub	sp, #16
 800a2ba:	af00      	add	r7, sp, #0
 800a2bc:	60b9      	str	r1, [r7, #8]
 800a2be:	607a      	str	r2, [r7, #4]
 800a2c0:	461a      	mov	r2, r3
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	73fb      	strb	r3, [r7, #15]
 800a2c6:	4613      	mov	r3, r2
 800a2c8:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
	VirtualFat_Write(lun, buf, blk_addr, blk_len);
 800a2ca:	89bb      	ldrh	r3, [r7, #12]
 800a2cc:	7bf8      	ldrb	r0, [r7, #15]
 800a2ce:	687a      	ldr	r2, [r7, #4]
 800a2d0:	68b9      	ldr	r1, [r7, #8]
 800a2d2:	f7f7 f9df 	bl	8001694 <VirtualFat_Write>
  return (USBD_OK);
 800a2d6:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 800a2d8:	4618      	mov	r0, r3
 800a2da:	3710      	adds	r7, #16
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bd80      	pop	{r7, pc}

0800a2e0 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 800a2e4:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	bc80      	pop	{r7}
 800a2ec:	4770      	bx	lr
	...

0800a2f0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b084      	sub	sp, #16
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	4a0d      	ldr	r2, [pc, #52]	; (800a334 <HAL_PCD_MspInit+0x44>)
 800a2fe:	4293      	cmp	r3, r2
 800a300:	d113      	bne.n	800a32a <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a302:	4b0d      	ldr	r3, [pc, #52]	; (800a338 <HAL_PCD_MspInit+0x48>)
 800a304:	69db      	ldr	r3, [r3, #28]
 800a306:	4a0c      	ldr	r2, [pc, #48]	; (800a338 <HAL_PCD_MspInit+0x48>)
 800a308:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a30c:	61d3      	str	r3, [r2, #28]
 800a30e:	4b0a      	ldr	r3, [pc, #40]	; (800a338 <HAL_PCD_MspInit+0x48>)
 800a310:	69db      	ldr	r3, [r3, #28]
 800a312:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a316:	60fb      	str	r3, [r7, #12]
 800a318:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 4, 0);
 800a31a:	2200      	movs	r2, #0
 800a31c:	2104      	movs	r1, #4
 800a31e:	2014      	movs	r0, #20
 800a320:	f7f7 ff95 	bl	800224e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800a324:	2014      	movs	r0, #20
 800a326:	f7f7 ffae 	bl	8002286 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a32a:	bf00      	nop
 800a32c:	3710      	adds	r7, #16
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}
 800a332:	bf00      	nop
 800a334:	40005c00 	.word	0x40005c00
 800a338:	40021000 	.word	0x40021000

0800a33c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b082      	sub	sp, #8
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800a350:	4619      	mov	r1, r3
 800a352:	4610      	mov	r0, r2
 800a354:	f7fe fe42 	bl	8008fdc <USBD_LL_SetupStage>
}
 800a358:	bf00      	nop
 800a35a:	3708      	adds	r7, #8
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}

0800a360 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b082      	sub	sp, #8
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
 800a368:	460b      	mov	r3, r1
 800a36a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800a372:	78fb      	ldrb	r3, [r7, #3]
 800a374:	687a      	ldr	r2, [r7, #4]
 800a376:	015b      	lsls	r3, r3, #5
 800a378:	4413      	add	r3, r2
 800a37a:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800a37e:	681a      	ldr	r2, [r3, #0]
 800a380:	78fb      	ldrb	r3, [r7, #3]
 800a382:	4619      	mov	r1, r3
 800a384:	f7fe fe75 	bl	8009072 <USBD_LL_DataOutStage>
}
 800a388:	bf00      	nop
 800a38a:	3708      	adds	r7, #8
 800a38c:	46bd      	mov	sp, r7
 800a38e:	bd80      	pop	{r7, pc}

0800a390 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b082      	sub	sp, #8
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
 800a398:	460b      	mov	r3, r1
 800a39a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800a3a2:	78fb      	ldrb	r3, [r7, #3]
 800a3a4:	687a      	ldr	r2, [r7, #4]
 800a3a6:	015b      	lsls	r3, r3, #5
 800a3a8:	4413      	add	r3, r2
 800a3aa:	333c      	adds	r3, #60	; 0x3c
 800a3ac:	681a      	ldr	r2, [r3, #0]
 800a3ae:	78fb      	ldrb	r3, [r7, #3]
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	f7fe fecf 	bl	8009154 <USBD_LL_DataInStage>
}
 800a3b6:	bf00      	nop
 800a3b8:	3708      	adds	r7, #8
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	bd80      	pop	{r7, pc}

0800a3be <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a3be:	b580      	push	{r7, lr}
 800a3c0:	b082      	sub	sp, #8
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	f7fe ffdf 	bl	8009390 <USBD_LL_SOF>
}
 800a3d2:	bf00      	nop
 800a3d4:	3708      	adds	r7, #8
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	bd80      	pop	{r7, pc}

0800a3da <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800a3da:	b580      	push	{r7, lr}
 800a3dc:	b084      	sub	sp, #16
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	689b      	ldr	r3, [r3, #8]
 800a3ea:	2b02      	cmp	r3, #2
 800a3ec:	d001      	beq.n	800a3f2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a3ee:	f7f7 fb71 	bl	8001ad4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a3f8:	7bfa      	ldrb	r2, [r7, #15]
 800a3fa:	4611      	mov	r1, r2
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	f7fe ff8f 	bl	8009320 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a408:	4618      	mov	r0, r3
 800a40a:	f7fe ff48 	bl	800929e <USBD_LL_Reset>
}
 800a40e:	bf00      	nop
 800a410:	3710      	adds	r7, #16
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}
	...

0800a418 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b082      	sub	sp, #8
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a426:	4618      	mov	r0, r3
 800a428:	f7fe ff89 	bl	800933e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	699b      	ldr	r3, [r3, #24]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d005      	beq.n	800a440 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a434:	4b04      	ldr	r3, [pc, #16]	; (800a448 <HAL_PCD_SuspendCallback+0x30>)
 800a436:	691b      	ldr	r3, [r3, #16]
 800a438:	4a03      	ldr	r2, [pc, #12]	; (800a448 <HAL_PCD_SuspendCallback+0x30>)
 800a43a:	f043 0306 	orr.w	r3, r3, #6
 800a43e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a440:	bf00      	nop
 800a442:	3708      	adds	r7, #8
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}
 800a448:	e000ed00 	.word	0xe000ed00

0800a44c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b082      	sub	sp, #8
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a45a:	4618      	mov	r0, r3
 800a45c:	f7fe ff83 	bl	8009366 <USBD_LL_Resume>
}
 800a460:	bf00      	nop
 800a462:	3708      	adds	r7, #8
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}

0800a468 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b082      	sub	sp, #8
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a470:	4a23      	ldr	r2, [pc, #140]	; (800a500 <USBD_LL_Init+0x98>)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	4a21      	ldr	r2, [pc, #132]	; (800a500 <USBD_LL_Init+0x98>)
 800a47c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a480:	4b1f      	ldr	r3, [pc, #124]	; (800a500 <USBD_LL_Init+0x98>)
 800a482:	4a20      	ldr	r2, [pc, #128]	; (800a504 <USBD_LL_Init+0x9c>)
 800a484:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a486:	4b1e      	ldr	r3, [pc, #120]	; (800a500 <USBD_LL_Init+0x98>)
 800a488:	2208      	movs	r2, #8
 800a48a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a48c:	4b1c      	ldr	r3, [pc, #112]	; (800a500 <USBD_LL_Init+0x98>)
 800a48e:	2202      	movs	r2, #2
 800a490:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a492:	4b1b      	ldr	r3, [pc, #108]	; (800a500 <USBD_LL_Init+0x98>)
 800a494:	2200      	movs	r2, #0
 800a496:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a498:	4b19      	ldr	r3, [pc, #100]	; (800a500 <USBD_LL_Init+0x98>)
 800a49a:	2200      	movs	r2, #0
 800a49c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a49e:	4b18      	ldr	r3, [pc, #96]	; (800a500 <USBD_LL_Init+0x98>)
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a4a4:	4816      	ldr	r0, [pc, #88]	; (800a500 <USBD_LL_Init+0x98>)
 800a4a6:	f7f9 faf5 	bl	8003a94 <HAL_PCD_Init>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d001      	beq.n	800a4b4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a4b0:	f7f7 fb10 	bl	8001ad4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a4ba:	2318      	movs	r3, #24
 800a4bc:	2200      	movs	r2, #0
 800a4be:	2100      	movs	r1, #0
 800a4c0:	f7fa f9ba 	bl	8004838 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a4ca:	2358      	movs	r3, #88	; 0x58
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	2180      	movs	r1, #128	; 0x80
 800a4d0:	f7fa f9b2 	bl	8004838 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a4da:	2398      	movs	r3, #152	; 0x98
 800a4dc:	2200      	movs	r2, #0
 800a4de:	2181      	movs	r1, #129	; 0x81
 800a4e0:	f7fa f9aa 	bl	8004838 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a4ea:	23d8      	movs	r3, #216	; 0xd8
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	2101      	movs	r1, #1
 800a4f0:	f7fa f9a2 	bl	8004838 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 800a4f4:	2300      	movs	r3, #0
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	3708      	adds	r7, #8
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}
 800a4fe:	bf00      	nop
 800a500:	20000ca0 	.word	0x20000ca0
 800a504:	40005c00 	.word	0x40005c00

0800a508 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b084      	sub	sp, #16
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a510:	2300      	movs	r3, #0
 800a512:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a514:	2300      	movs	r3, #0
 800a516:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a51e:	4618      	mov	r0, r3
 800a520:	f7f9 fb99 	bl	8003c56 <HAL_PCD_Start>
 800a524:	4603      	mov	r3, r0
 800a526:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a528:	7bfb      	ldrb	r3, [r7, #15]
 800a52a:	4618      	mov	r0, r3
 800a52c:	f000 f966 	bl	800a7fc <USBD_Get_USB_Status>
 800a530:	4603      	mov	r3, r0
 800a532:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a534:	7bbb      	ldrb	r3, [r7, #14]
}
 800a536:	4618      	mov	r0, r3
 800a538:	3710      	adds	r7, #16
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}

0800a53e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a53e:	b580      	push	{r7, lr}
 800a540:	b084      	sub	sp, #16
 800a542:	af00      	add	r7, sp, #0
 800a544:	6078      	str	r0, [r7, #4]
 800a546:	4608      	mov	r0, r1
 800a548:	4611      	mov	r1, r2
 800a54a:	461a      	mov	r2, r3
 800a54c:	4603      	mov	r3, r0
 800a54e:	70fb      	strb	r3, [r7, #3]
 800a550:	460b      	mov	r3, r1
 800a552:	70bb      	strb	r3, [r7, #2]
 800a554:	4613      	mov	r3, r2
 800a556:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a558:	2300      	movs	r3, #0
 800a55a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a55c:	2300      	movs	r3, #0
 800a55e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a566:	78bb      	ldrb	r3, [r7, #2]
 800a568:	883a      	ldrh	r2, [r7, #0]
 800a56a:	78f9      	ldrb	r1, [r7, #3]
 800a56c:	f7f9 fccc 	bl	8003f08 <HAL_PCD_EP_Open>
 800a570:	4603      	mov	r3, r0
 800a572:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a574:	7bfb      	ldrb	r3, [r7, #15]
 800a576:	4618      	mov	r0, r3
 800a578:	f000 f940 	bl	800a7fc <USBD_Get_USB_Status>
 800a57c:	4603      	mov	r3, r0
 800a57e:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 800a580:	7bbb      	ldrb	r3, [r7, #14]
}
 800a582:	4618      	mov	r0, r3
 800a584:	3710      	adds	r7, #16
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}

0800a58a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a58a:	b580      	push	{r7, lr}
 800a58c:	b084      	sub	sp, #16
 800a58e:	af00      	add	r7, sp, #0
 800a590:	6078      	str	r0, [r7, #4]
 800a592:	460b      	mov	r3, r1
 800a594:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a596:	2300      	movs	r3, #0
 800a598:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a59a:	2300      	movs	r3, #0
 800a59c:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a5a4:	78fa      	ldrb	r2, [r7, #3]
 800a5a6:	4611      	mov	r1, r2
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	f7f9 fd0d 	bl	8003fc8 <HAL_PCD_EP_Close>
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5b2:	7bfb      	ldrb	r3, [r7, #15]
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	f000 f921 	bl	800a7fc <USBD_Get_USB_Status>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 800a5be:	7bbb      	ldrb	r3, [r7, #14]
}
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	3710      	adds	r7, #16
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bd80      	pop	{r7, pc}

0800a5c8 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b084      	sub	sp, #16
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	6078      	str	r0, [r7, #4]
 800a5d0:	460b      	mov	r3, r1
 800a5d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a5e2:	78fa      	ldrb	r2, [r7, #3]
 800a5e4:	4611      	mov	r1, r2
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	f7f9 fe5f 	bl	80042aa <HAL_PCD_EP_Flush>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5f0:	7bfb      	ldrb	r3, [r7, #15]
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	f000 f902 	bl	800a7fc <USBD_Get_USB_Status>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 800a5fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a5fe:	4618      	mov	r0, r3
 800a600:	3710      	adds	r7, #16
 800a602:	46bd      	mov	sp, r7
 800a604:	bd80      	pop	{r7, pc}

0800a606 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a606:	b580      	push	{r7, lr}
 800a608:	b084      	sub	sp, #16
 800a60a:	af00      	add	r7, sp, #0
 800a60c:	6078      	str	r0, [r7, #4]
 800a60e:	460b      	mov	r3, r1
 800a610:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a612:	2300      	movs	r3, #0
 800a614:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a616:	2300      	movs	r3, #0
 800a618:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a620:	78fa      	ldrb	r2, [r7, #3]
 800a622:	4611      	mov	r1, r2
 800a624:	4618      	mov	r0, r3
 800a626:	f7f9 fd98 	bl	800415a <HAL_PCD_EP_SetStall>
 800a62a:	4603      	mov	r3, r0
 800a62c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a62e:	7bfb      	ldrb	r3, [r7, #15]
 800a630:	4618      	mov	r0, r3
 800a632:	f000 f8e3 	bl	800a7fc <USBD_Get_USB_Status>
 800a636:	4603      	mov	r3, r0
 800a638:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800a63a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	3710      	adds	r7, #16
 800a640:	46bd      	mov	sp, r7
 800a642:	bd80      	pop	{r7, pc}

0800a644 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b084      	sub	sp, #16
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	460b      	mov	r3, r1
 800a64e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a650:	2300      	movs	r3, #0
 800a652:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a654:	2300      	movs	r3, #0
 800a656:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a65e:	78fa      	ldrb	r2, [r7, #3]
 800a660:	4611      	mov	r1, r2
 800a662:	4618      	mov	r0, r3
 800a664:	f7f9 fdd3 	bl	800420e <HAL_PCD_EP_ClrStall>
 800a668:	4603      	mov	r3, r0
 800a66a:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a66c:	7bfb      	ldrb	r3, [r7, #15]
 800a66e:	4618      	mov	r0, r3
 800a670:	f000 f8c4 	bl	800a7fc <USBD_Get_USB_Status>
 800a674:	4603      	mov	r3, r0
 800a676:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 800a678:	7bbb      	ldrb	r3, [r7, #14]
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	3710      	adds	r7, #16
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}

0800a682 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a682:	b480      	push	{r7}
 800a684:	b085      	sub	sp, #20
 800a686:	af00      	add	r7, sp, #0
 800a688:	6078      	str	r0, [r7, #4]
 800a68a:	460b      	mov	r3, r1
 800a68c:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a694:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800a696:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	da08      	bge.n	800a6b0 <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800a69e:	78fb      	ldrb	r3, [r7, #3]
 800a6a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6a4:	68fa      	ldr	r2, [r7, #12]
 800a6a6:	015b      	lsls	r3, r3, #5
 800a6a8:	4413      	add	r3, r2
 800a6aa:	332a      	adds	r3, #42	; 0x2a
 800a6ac:	781b      	ldrb	r3, [r3, #0]
 800a6ae:	e008      	b.n	800a6c2 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800a6b0:	78fb      	ldrb	r3, [r7, #3]
 800a6b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6b6:	68fa      	ldr	r2, [r7, #12]
 800a6b8:	015b      	lsls	r3, r3, #5
 800a6ba:	4413      	add	r3, r2
 800a6bc:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800a6c0:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	3714      	adds	r7, #20
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bc80      	pop	{r7}
 800a6ca:	4770      	bx	lr

0800a6cc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b084      	sub	sp, #16
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
 800a6d4:	460b      	mov	r3, r1
 800a6d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6d8:	2300      	movs	r3, #0
 800a6da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6dc:	2300      	movs	r3, #0
 800a6de:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a6e6:	78fa      	ldrb	r2, [r7, #3]
 800a6e8:	4611      	mov	r1, r2
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	f7f9 fbe7 	bl	8003ebe <HAL_PCD_SetAddress>
 800a6f0:	4603      	mov	r3, r0
 800a6f2:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6f4:	7bfb      	ldrb	r3, [r7, #15]
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f000 f880 	bl	800a7fc <USBD_Get_USB_Status>
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800a700:	7bbb      	ldrb	r3, [r7, #14]
}
 800a702:	4618      	mov	r0, r3
 800a704:	3710      	adds	r7, #16
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}

0800a70a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a70a:	b580      	push	{r7, lr}
 800a70c:	b086      	sub	sp, #24
 800a70e:	af00      	add	r7, sp, #0
 800a710:	60f8      	str	r0, [r7, #12]
 800a712:	607a      	str	r2, [r7, #4]
 800a714:	461a      	mov	r2, r3
 800a716:	460b      	mov	r3, r1
 800a718:	72fb      	strb	r3, [r7, #11]
 800a71a:	4613      	mov	r3, r2
 800a71c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a71e:	2300      	movs	r3, #0
 800a720:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a722:	2300      	movs	r3, #0
 800a724:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a72c:	893b      	ldrh	r3, [r7, #8]
 800a72e:	7af9      	ldrb	r1, [r7, #11]
 800a730:	687a      	ldr	r2, [r7, #4]
 800a732:	f7f9 fcd9 	bl	80040e8 <HAL_PCD_EP_Transmit>
 800a736:	4603      	mov	r3, r0
 800a738:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a73a:	7dfb      	ldrb	r3, [r7, #23]
 800a73c:	4618      	mov	r0, r3
 800a73e:	f000 f85d 	bl	800a7fc <USBD_Get_USB_Status>
 800a742:	4603      	mov	r3, r0
 800a744:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800a746:	7dbb      	ldrb	r3, [r7, #22]
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3718      	adds	r7, #24
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b086      	sub	sp, #24
 800a754:	af00      	add	r7, sp, #0
 800a756:	60f8      	str	r0, [r7, #12]
 800a758:	607a      	str	r2, [r7, #4]
 800a75a:	461a      	mov	r2, r3
 800a75c:	460b      	mov	r3, r1
 800a75e:	72fb      	strb	r3, [r7, #11]
 800a760:	4613      	mov	r3, r2
 800a762:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a764:	2300      	movs	r3, #0
 800a766:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a768:	2300      	movs	r3, #0
 800a76a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a772:	893b      	ldrh	r3, [r7, #8]
 800a774:	7af9      	ldrb	r1, [r7, #11]
 800a776:	687a      	ldr	r2, [r7, #4]
 800a778:	f7f9 fc68 	bl	800404c <HAL_PCD_EP_Receive>
 800a77c:	4603      	mov	r3, r0
 800a77e:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a780:	7dfb      	ldrb	r3, [r7, #23]
 800a782:	4618      	mov	r0, r3
 800a784:	f000 f83a 	bl	800a7fc <USBD_Get_USB_Status>
 800a788:	4603      	mov	r3, r0
 800a78a:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 800a78c:	7dbb      	ldrb	r3, [r7, #22]
}
 800a78e:	4618      	mov	r0, r3
 800a790:	3718      	adds	r7, #24
 800a792:	46bd      	mov	sp, r7
 800a794:	bd80      	pop	{r7, pc}

0800a796 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a796:	b580      	push	{r7, lr}
 800a798:	b082      	sub	sp, #8
 800a79a:	af00      	add	r7, sp, #0
 800a79c:	6078      	str	r0, [r7, #4]
 800a79e:	460b      	mov	r3, r1
 800a7a0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a7a8:	78fa      	ldrb	r2, [r7, #3]
 800a7aa:	4611      	mov	r1, r2
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	f7f9 fc87 	bl	80040c0 <HAL_PCD_EP_GetRxCount>
 800a7b2:	4603      	mov	r3, r0
}
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	3708      	adds	r7, #8
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	bd80      	pop	{r7, pc}

0800a7bc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b083      	sub	sp, #12
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a7c4:	4b02      	ldr	r3, [pc, #8]	; (800a7d0 <USBD_static_malloc+0x14>)
}
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	370c      	adds	r7, #12
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bc80      	pop	{r7}
 800a7ce:	4770      	bx	lr
 800a7d0:	20000384 	.word	0x20000384

0800a7d4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b083      	sub	sp, #12
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]

}
 800a7dc:	bf00      	nop
 800a7de:	370c      	adds	r7, #12
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	bc80      	pop	{r7}
 800a7e4:	4770      	bx	lr

0800a7e6 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7e6:	b480      	push	{r7}
 800a7e8:	b083      	sub	sp, #12
 800a7ea:	af00      	add	r7, sp, #0
 800a7ec:	6078      	str	r0, [r7, #4]
 800a7ee:	460b      	mov	r3, r1
 800a7f0:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800a7f2:	bf00      	nop
 800a7f4:	370c      	adds	r7, #12
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bc80      	pop	{r7}
 800a7fa:	4770      	bx	lr

0800a7fc <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b085      	sub	sp, #20
 800a800:	af00      	add	r7, sp, #0
 800a802:	4603      	mov	r3, r0
 800a804:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a806:	2300      	movs	r3, #0
 800a808:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a80a:	79fb      	ldrb	r3, [r7, #7]
 800a80c:	2b03      	cmp	r3, #3
 800a80e:	d817      	bhi.n	800a840 <USBD_Get_USB_Status+0x44>
 800a810:	a201      	add	r2, pc, #4	; (adr r2, 800a818 <USBD_Get_USB_Status+0x1c>)
 800a812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a816:	bf00      	nop
 800a818:	0800a829 	.word	0x0800a829
 800a81c:	0800a82f 	.word	0x0800a82f
 800a820:	0800a835 	.word	0x0800a835
 800a824:	0800a83b 	.word	0x0800a83b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a828:	2300      	movs	r3, #0
 800a82a:	73fb      	strb	r3, [r7, #15]
    break;
 800a82c:	e00b      	b.n	800a846 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a82e:	2302      	movs	r3, #2
 800a830:	73fb      	strb	r3, [r7, #15]
    break;
 800a832:	e008      	b.n	800a846 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a834:	2301      	movs	r3, #1
 800a836:	73fb      	strb	r3, [r7, #15]
    break;
 800a838:	e005      	b.n	800a846 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a83a:	2302      	movs	r3, #2
 800a83c:	73fb      	strb	r3, [r7, #15]
    break;
 800a83e:	e002      	b.n	800a846 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a840:	2302      	movs	r3, #2
 800a842:	73fb      	strb	r3, [r7, #15]
    break;
 800a844:	bf00      	nop
  }
  return usb_status;
 800a846:	7bfb      	ldrb	r3, [r7, #15]
}
 800a848:	4618      	mov	r0, r3
 800a84a:	3714      	adds	r7, #20
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bc80      	pop	{r7}
 800a850:	4770      	bx	lr
 800a852:	bf00      	nop

0800a854 <__errno>:
 800a854:	4b01      	ldr	r3, [pc, #4]	; (800a85c <__errno+0x8>)
 800a856:	6818      	ldr	r0, [r3, #0]
 800a858:	4770      	bx	lr
 800a85a:	bf00      	nop
 800a85c:	2000017c 	.word	0x2000017c

0800a860 <__libc_init_array>:
 800a860:	b570      	push	{r4, r5, r6, lr}
 800a862:	2500      	movs	r5, #0
 800a864:	4e0c      	ldr	r6, [pc, #48]	; (800a898 <__libc_init_array+0x38>)
 800a866:	4c0d      	ldr	r4, [pc, #52]	; (800a89c <__libc_init_array+0x3c>)
 800a868:	1ba4      	subs	r4, r4, r6
 800a86a:	10a4      	asrs	r4, r4, #2
 800a86c:	42a5      	cmp	r5, r4
 800a86e:	d109      	bne.n	800a884 <__libc_init_array+0x24>
 800a870:	f001 f918 	bl	800baa4 <_init>
 800a874:	2500      	movs	r5, #0
 800a876:	4e0a      	ldr	r6, [pc, #40]	; (800a8a0 <__libc_init_array+0x40>)
 800a878:	4c0a      	ldr	r4, [pc, #40]	; (800a8a4 <__libc_init_array+0x44>)
 800a87a:	1ba4      	subs	r4, r4, r6
 800a87c:	10a4      	asrs	r4, r4, #2
 800a87e:	42a5      	cmp	r5, r4
 800a880:	d105      	bne.n	800a88e <__libc_init_array+0x2e>
 800a882:	bd70      	pop	{r4, r5, r6, pc}
 800a884:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a888:	4798      	blx	r3
 800a88a:	3501      	adds	r5, #1
 800a88c:	e7ee      	b.n	800a86c <__libc_init_array+0xc>
 800a88e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a892:	4798      	blx	r3
 800a894:	3501      	adds	r5, #1
 800a896:	e7f2      	b.n	800a87e <__libc_init_array+0x1e>
 800a898:	0800c094 	.word	0x0800c094
 800a89c:	0800c094 	.word	0x0800c094
 800a8a0:	0800c094 	.word	0x0800c094
 800a8a4:	0800c098 	.word	0x0800c098

0800a8a8 <memcpy>:
 800a8a8:	b510      	push	{r4, lr}
 800a8aa:	1e43      	subs	r3, r0, #1
 800a8ac:	440a      	add	r2, r1
 800a8ae:	4291      	cmp	r1, r2
 800a8b0:	d100      	bne.n	800a8b4 <memcpy+0xc>
 800a8b2:	bd10      	pop	{r4, pc}
 800a8b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a8bc:	e7f7      	b.n	800a8ae <memcpy+0x6>

0800a8be <memset>:
 800a8be:	4603      	mov	r3, r0
 800a8c0:	4402      	add	r2, r0
 800a8c2:	4293      	cmp	r3, r2
 800a8c4:	d100      	bne.n	800a8c8 <memset+0xa>
 800a8c6:	4770      	bx	lr
 800a8c8:	f803 1b01 	strb.w	r1, [r3], #1
 800a8cc:	e7f9      	b.n	800a8c2 <memset+0x4>
	...

0800a8d0 <siprintf>:
 800a8d0:	b40e      	push	{r1, r2, r3}
 800a8d2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a8d6:	b500      	push	{lr}
 800a8d8:	b09c      	sub	sp, #112	; 0x70
 800a8da:	ab1d      	add	r3, sp, #116	; 0x74
 800a8dc:	9002      	str	r0, [sp, #8]
 800a8de:	9006      	str	r0, [sp, #24]
 800a8e0:	9107      	str	r1, [sp, #28]
 800a8e2:	9104      	str	r1, [sp, #16]
 800a8e4:	4808      	ldr	r0, [pc, #32]	; (800a908 <siprintf+0x38>)
 800a8e6:	4909      	ldr	r1, [pc, #36]	; (800a90c <siprintf+0x3c>)
 800a8e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8ec:	9105      	str	r1, [sp, #20]
 800a8ee:	6800      	ldr	r0, [r0, #0]
 800a8f0:	a902      	add	r1, sp, #8
 800a8f2:	9301      	str	r3, [sp, #4]
 800a8f4:	f000 f892 	bl	800aa1c <_svfiprintf_r>
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	9b02      	ldr	r3, [sp, #8]
 800a8fc:	701a      	strb	r2, [r3, #0]
 800a8fe:	b01c      	add	sp, #112	; 0x70
 800a900:	f85d eb04 	ldr.w	lr, [sp], #4
 800a904:	b003      	add	sp, #12
 800a906:	4770      	bx	lr
 800a908:	2000017c 	.word	0x2000017c
 800a90c:	ffff0208 	.word	0xffff0208

0800a910 <siscanf>:
 800a910:	b40e      	push	{r1, r2, r3}
 800a912:	f44f 7201 	mov.w	r2, #516	; 0x204
 800a916:	b530      	push	{r4, r5, lr}
 800a918:	b09c      	sub	sp, #112	; 0x70
 800a91a:	ac1f      	add	r4, sp, #124	; 0x7c
 800a91c:	f854 5b04 	ldr.w	r5, [r4], #4
 800a920:	f8ad 2014 	strh.w	r2, [sp, #20]
 800a924:	9002      	str	r0, [sp, #8]
 800a926:	9006      	str	r0, [sp, #24]
 800a928:	f7f5 fc10 	bl	800014c <strlen>
 800a92c:	4b0b      	ldr	r3, [pc, #44]	; (800a95c <siscanf+0x4c>)
 800a92e:	9003      	str	r0, [sp, #12]
 800a930:	930b      	str	r3, [sp, #44]	; 0x2c
 800a932:	2300      	movs	r3, #0
 800a934:	930f      	str	r3, [sp, #60]	; 0x3c
 800a936:	9314      	str	r3, [sp, #80]	; 0x50
 800a938:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a93c:	9007      	str	r0, [sp, #28]
 800a93e:	4808      	ldr	r0, [pc, #32]	; (800a960 <siscanf+0x50>)
 800a940:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a944:	462a      	mov	r2, r5
 800a946:	4623      	mov	r3, r4
 800a948:	a902      	add	r1, sp, #8
 800a94a:	6800      	ldr	r0, [r0, #0]
 800a94c:	9401      	str	r4, [sp, #4]
 800a94e:	f000 f9b7 	bl	800acc0 <__ssvfiscanf_r>
 800a952:	b01c      	add	sp, #112	; 0x70
 800a954:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a958:	b003      	add	sp, #12
 800a95a:	4770      	bx	lr
 800a95c:	0800a965 	.word	0x0800a965
 800a960:	2000017c 	.word	0x2000017c

0800a964 <__seofread>:
 800a964:	2000      	movs	r0, #0
 800a966:	4770      	bx	lr

0800a968 <__ssputs_r>:
 800a968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a96c:	688e      	ldr	r6, [r1, #8]
 800a96e:	4682      	mov	sl, r0
 800a970:	429e      	cmp	r6, r3
 800a972:	460c      	mov	r4, r1
 800a974:	4690      	mov	r8, r2
 800a976:	4699      	mov	r9, r3
 800a978:	d837      	bhi.n	800a9ea <__ssputs_r+0x82>
 800a97a:	898a      	ldrh	r2, [r1, #12]
 800a97c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a980:	d031      	beq.n	800a9e6 <__ssputs_r+0x7e>
 800a982:	2302      	movs	r3, #2
 800a984:	6825      	ldr	r5, [r4, #0]
 800a986:	6909      	ldr	r1, [r1, #16]
 800a988:	1a6f      	subs	r7, r5, r1
 800a98a:	6965      	ldr	r5, [r4, #20]
 800a98c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a990:	fb95 f5f3 	sdiv	r5, r5, r3
 800a994:	f109 0301 	add.w	r3, r9, #1
 800a998:	443b      	add	r3, r7
 800a99a:	429d      	cmp	r5, r3
 800a99c:	bf38      	it	cc
 800a99e:	461d      	movcc	r5, r3
 800a9a0:	0553      	lsls	r3, r2, #21
 800a9a2:	d530      	bpl.n	800aa06 <__ssputs_r+0x9e>
 800a9a4:	4629      	mov	r1, r5
 800a9a6:	f000 ffd5 	bl	800b954 <_malloc_r>
 800a9aa:	4606      	mov	r6, r0
 800a9ac:	b950      	cbnz	r0, 800a9c4 <__ssputs_r+0x5c>
 800a9ae:	230c      	movs	r3, #12
 800a9b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a9b4:	f8ca 3000 	str.w	r3, [sl]
 800a9b8:	89a3      	ldrh	r3, [r4, #12]
 800a9ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9be:	81a3      	strh	r3, [r4, #12]
 800a9c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9c4:	463a      	mov	r2, r7
 800a9c6:	6921      	ldr	r1, [r4, #16]
 800a9c8:	f7ff ff6e 	bl	800a8a8 <memcpy>
 800a9cc:	89a3      	ldrh	r3, [r4, #12]
 800a9ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a9d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9d6:	81a3      	strh	r3, [r4, #12]
 800a9d8:	6126      	str	r6, [r4, #16]
 800a9da:	443e      	add	r6, r7
 800a9dc:	6026      	str	r6, [r4, #0]
 800a9de:	464e      	mov	r6, r9
 800a9e0:	6165      	str	r5, [r4, #20]
 800a9e2:	1bed      	subs	r5, r5, r7
 800a9e4:	60a5      	str	r5, [r4, #8]
 800a9e6:	454e      	cmp	r6, r9
 800a9e8:	d900      	bls.n	800a9ec <__ssputs_r+0x84>
 800a9ea:	464e      	mov	r6, r9
 800a9ec:	4632      	mov	r2, r6
 800a9ee:	4641      	mov	r1, r8
 800a9f0:	6820      	ldr	r0, [r4, #0]
 800a9f2:	f000 ff49 	bl	800b888 <memmove>
 800a9f6:	68a3      	ldr	r3, [r4, #8]
 800a9f8:	2000      	movs	r0, #0
 800a9fa:	1b9b      	subs	r3, r3, r6
 800a9fc:	60a3      	str	r3, [r4, #8]
 800a9fe:	6823      	ldr	r3, [r4, #0]
 800aa00:	441e      	add	r6, r3
 800aa02:	6026      	str	r6, [r4, #0]
 800aa04:	e7dc      	b.n	800a9c0 <__ssputs_r+0x58>
 800aa06:	462a      	mov	r2, r5
 800aa08:	f000 fffe 	bl	800ba08 <_realloc_r>
 800aa0c:	4606      	mov	r6, r0
 800aa0e:	2800      	cmp	r0, #0
 800aa10:	d1e2      	bne.n	800a9d8 <__ssputs_r+0x70>
 800aa12:	6921      	ldr	r1, [r4, #16]
 800aa14:	4650      	mov	r0, sl
 800aa16:	f000 ff51 	bl	800b8bc <_free_r>
 800aa1a:	e7c8      	b.n	800a9ae <__ssputs_r+0x46>

0800aa1c <_svfiprintf_r>:
 800aa1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa20:	461d      	mov	r5, r3
 800aa22:	898b      	ldrh	r3, [r1, #12]
 800aa24:	b09d      	sub	sp, #116	; 0x74
 800aa26:	061f      	lsls	r7, r3, #24
 800aa28:	4680      	mov	r8, r0
 800aa2a:	460c      	mov	r4, r1
 800aa2c:	4616      	mov	r6, r2
 800aa2e:	d50f      	bpl.n	800aa50 <_svfiprintf_r+0x34>
 800aa30:	690b      	ldr	r3, [r1, #16]
 800aa32:	b96b      	cbnz	r3, 800aa50 <_svfiprintf_r+0x34>
 800aa34:	2140      	movs	r1, #64	; 0x40
 800aa36:	f000 ff8d 	bl	800b954 <_malloc_r>
 800aa3a:	6020      	str	r0, [r4, #0]
 800aa3c:	6120      	str	r0, [r4, #16]
 800aa3e:	b928      	cbnz	r0, 800aa4c <_svfiprintf_r+0x30>
 800aa40:	230c      	movs	r3, #12
 800aa42:	f8c8 3000 	str.w	r3, [r8]
 800aa46:	f04f 30ff 	mov.w	r0, #4294967295
 800aa4a:	e0c8      	b.n	800abde <_svfiprintf_r+0x1c2>
 800aa4c:	2340      	movs	r3, #64	; 0x40
 800aa4e:	6163      	str	r3, [r4, #20]
 800aa50:	2300      	movs	r3, #0
 800aa52:	9309      	str	r3, [sp, #36]	; 0x24
 800aa54:	2320      	movs	r3, #32
 800aa56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aa5a:	2330      	movs	r3, #48	; 0x30
 800aa5c:	f04f 0b01 	mov.w	fp, #1
 800aa60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aa64:	9503      	str	r5, [sp, #12]
 800aa66:	4637      	mov	r7, r6
 800aa68:	463d      	mov	r5, r7
 800aa6a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800aa6e:	b10b      	cbz	r3, 800aa74 <_svfiprintf_r+0x58>
 800aa70:	2b25      	cmp	r3, #37	; 0x25
 800aa72:	d13e      	bne.n	800aaf2 <_svfiprintf_r+0xd6>
 800aa74:	ebb7 0a06 	subs.w	sl, r7, r6
 800aa78:	d00b      	beq.n	800aa92 <_svfiprintf_r+0x76>
 800aa7a:	4653      	mov	r3, sl
 800aa7c:	4632      	mov	r2, r6
 800aa7e:	4621      	mov	r1, r4
 800aa80:	4640      	mov	r0, r8
 800aa82:	f7ff ff71 	bl	800a968 <__ssputs_r>
 800aa86:	3001      	adds	r0, #1
 800aa88:	f000 80a4 	beq.w	800abd4 <_svfiprintf_r+0x1b8>
 800aa8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa8e:	4453      	add	r3, sl
 800aa90:	9309      	str	r3, [sp, #36]	; 0x24
 800aa92:	783b      	ldrb	r3, [r7, #0]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	f000 809d 	beq.w	800abd4 <_svfiprintf_r+0x1b8>
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	f04f 32ff 	mov.w	r2, #4294967295
 800aaa0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aaa4:	9304      	str	r3, [sp, #16]
 800aaa6:	9307      	str	r3, [sp, #28]
 800aaa8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aaac:	931a      	str	r3, [sp, #104]	; 0x68
 800aaae:	462f      	mov	r7, r5
 800aab0:	2205      	movs	r2, #5
 800aab2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800aab6:	4850      	ldr	r0, [pc, #320]	; (800abf8 <_svfiprintf_r+0x1dc>)
 800aab8:	f000 fed8 	bl	800b86c <memchr>
 800aabc:	9b04      	ldr	r3, [sp, #16]
 800aabe:	b9d0      	cbnz	r0, 800aaf6 <_svfiprintf_r+0xda>
 800aac0:	06d9      	lsls	r1, r3, #27
 800aac2:	bf44      	itt	mi
 800aac4:	2220      	movmi	r2, #32
 800aac6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800aaca:	071a      	lsls	r2, r3, #28
 800aacc:	bf44      	itt	mi
 800aace:	222b      	movmi	r2, #43	; 0x2b
 800aad0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800aad4:	782a      	ldrb	r2, [r5, #0]
 800aad6:	2a2a      	cmp	r2, #42	; 0x2a
 800aad8:	d015      	beq.n	800ab06 <_svfiprintf_r+0xea>
 800aada:	462f      	mov	r7, r5
 800aadc:	2000      	movs	r0, #0
 800aade:	250a      	movs	r5, #10
 800aae0:	9a07      	ldr	r2, [sp, #28]
 800aae2:	4639      	mov	r1, r7
 800aae4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aae8:	3b30      	subs	r3, #48	; 0x30
 800aaea:	2b09      	cmp	r3, #9
 800aaec:	d94d      	bls.n	800ab8a <_svfiprintf_r+0x16e>
 800aaee:	b1b8      	cbz	r0, 800ab20 <_svfiprintf_r+0x104>
 800aaf0:	e00f      	b.n	800ab12 <_svfiprintf_r+0xf6>
 800aaf2:	462f      	mov	r7, r5
 800aaf4:	e7b8      	b.n	800aa68 <_svfiprintf_r+0x4c>
 800aaf6:	4a40      	ldr	r2, [pc, #256]	; (800abf8 <_svfiprintf_r+0x1dc>)
 800aaf8:	463d      	mov	r5, r7
 800aafa:	1a80      	subs	r0, r0, r2
 800aafc:	fa0b f000 	lsl.w	r0, fp, r0
 800ab00:	4318      	orrs	r0, r3
 800ab02:	9004      	str	r0, [sp, #16]
 800ab04:	e7d3      	b.n	800aaae <_svfiprintf_r+0x92>
 800ab06:	9a03      	ldr	r2, [sp, #12]
 800ab08:	1d11      	adds	r1, r2, #4
 800ab0a:	6812      	ldr	r2, [r2, #0]
 800ab0c:	9103      	str	r1, [sp, #12]
 800ab0e:	2a00      	cmp	r2, #0
 800ab10:	db01      	blt.n	800ab16 <_svfiprintf_r+0xfa>
 800ab12:	9207      	str	r2, [sp, #28]
 800ab14:	e004      	b.n	800ab20 <_svfiprintf_r+0x104>
 800ab16:	4252      	negs	r2, r2
 800ab18:	f043 0302 	orr.w	r3, r3, #2
 800ab1c:	9207      	str	r2, [sp, #28]
 800ab1e:	9304      	str	r3, [sp, #16]
 800ab20:	783b      	ldrb	r3, [r7, #0]
 800ab22:	2b2e      	cmp	r3, #46	; 0x2e
 800ab24:	d10c      	bne.n	800ab40 <_svfiprintf_r+0x124>
 800ab26:	787b      	ldrb	r3, [r7, #1]
 800ab28:	2b2a      	cmp	r3, #42	; 0x2a
 800ab2a:	d133      	bne.n	800ab94 <_svfiprintf_r+0x178>
 800ab2c:	9b03      	ldr	r3, [sp, #12]
 800ab2e:	3702      	adds	r7, #2
 800ab30:	1d1a      	adds	r2, r3, #4
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	9203      	str	r2, [sp, #12]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	bfb8      	it	lt
 800ab3a:	f04f 33ff 	movlt.w	r3, #4294967295
 800ab3e:	9305      	str	r3, [sp, #20]
 800ab40:	4d2e      	ldr	r5, [pc, #184]	; (800abfc <_svfiprintf_r+0x1e0>)
 800ab42:	2203      	movs	r2, #3
 800ab44:	7839      	ldrb	r1, [r7, #0]
 800ab46:	4628      	mov	r0, r5
 800ab48:	f000 fe90 	bl	800b86c <memchr>
 800ab4c:	b138      	cbz	r0, 800ab5e <_svfiprintf_r+0x142>
 800ab4e:	2340      	movs	r3, #64	; 0x40
 800ab50:	1b40      	subs	r0, r0, r5
 800ab52:	fa03 f000 	lsl.w	r0, r3, r0
 800ab56:	9b04      	ldr	r3, [sp, #16]
 800ab58:	3701      	adds	r7, #1
 800ab5a:	4303      	orrs	r3, r0
 800ab5c:	9304      	str	r3, [sp, #16]
 800ab5e:	7839      	ldrb	r1, [r7, #0]
 800ab60:	2206      	movs	r2, #6
 800ab62:	4827      	ldr	r0, [pc, #156]	; (800ac00 <_svfiprintf_r+0x1e4>)
 800ab64:	1c7e      	adds	r6, r7, #1
 800ab66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ab6a:	f000 fe7f 	bl	800b86c <memchr>
 800ab6e:	2800      	cmp	r0, #0
 800ab70:	d038      	beq.n	800abe4 <_svfiprintf_r+0x1c8>
 800ab72:	4b24      	ldr	r3, [pc, #144]	; (800ac04 <_svfiprintf_r+0x1e8>)
 800ab74:	bb13      	cbnz	r3, 800abbc <_svfiprintf_r+0x1a0>
 800ab76:	9b03      	ldr	r3, [sp, #12]
 800ab78:	3307      	adds	r3, #7
 800ab7a:	f023 0307 	bic.w	r3, r3, #7
 800ab7e:	3308      	adds	r3, #8
 800ab80:	9303      	str	r3, [sp, #12]
 800ab82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab84:	444b      	add	r3, r9
 800ab86:	9309      	str	r3, [sp, #36]	; 0x24
 800ab88:	e76d      	b.n	800aa66 <_svfiprintf_r+0x4a>
 800ab8a:	fb05 3202 	mla	r2, r5, r2, r3
 800ab8e:	2001      	movs	r0, #1
 800ab90:	460f      	mov	r7, r1
 800ab92:	e7a6      	b.n	800aae2 <_svfiprintf_r+0xc6>
 800ab94:	2300      	movs	r3, #0
 800ab96:	250a      	movs	r5, #10
 800ab98:	4619      	mov	r1, r3
 800ab9a:	3701      	adds	r7, #1
 800ab9c:	9305      	str	r3, [sp, #20]
 800ab9e:	4638      	mov	r0, r7
 800aba0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aba4:	3a30      	subs	r2, #48	; 0x30
 800aba6:	2a09      	cmp	r2, #9
 800aba8:	d903      	bls.n	800abb2 <_svfiprintf_r+0x196>
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d0c8      	beq.n	800ab40 <_svfiprintf_r+0x124>
 800abae:	9105      	str	r1, [sp, #20]
 800abb0:	e7c6      	b.n	800ab40 <_svfiprintf_r+0x124>
 800abb2:	fb05 2101 	mla	r1, r5, r1, r2
 800abb6:	2301      	movs	r3, #1
 800abb8:	4607      	mov	r7, r0
 800abba:	e7f0      	b.n	800ab9e <_svfiprintf_r+0x182>
 800abbc:	ab03      	add	r3, sp, #12
 800abbe:	9300      	str	r3, [sp, #0]
 800abc0:	4622      	mov	r2, r4
 800abc2:	4b11      	ldr	r3, [pc, #68]	; (800ac08 <_svfiprintf_r+0x1ec>)
 800abc4:	a904      	add	r1, sp, #16
 800abc6:	4640      	mov	r0, r8
 800abc8:	f3af 8000 	nop.w
 800abcc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800abd0:	4681      	mov	r9, r0
 800abd2:	d1d6      	bne.n	800ab82 <_svfiprintf_r+0x166>
 800abd4:	89a3      	ldrh	r3, [r4, #12]
 800abd6:	065b      	lsls	r3, r3, #25
 800abd8:	f53f af35 	bmi.w	800aa46 <_svfiprintf_r+0x2a>
 800abdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800abde:	b01d      	add	sp, #116	; 0x74
 800abe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abe4:	ab03      	add	r3, sp, #12
 800abe6:	9300      	str	r3, [sp, #0]
 800abe8:	4622      	mov	r2, r4
 800abea:	4b07      	ldr	r3, [pc, #28]	; (800ac08 <_svfiprintf_r+0x1ec>)
 800abec:	a904      	add	r1, sp, #16
 800abee:	4640      	mov	r0, r8
 800abf0:	f000 fa2c 	bl	800b04c <_printf_i>
 800abf4:	e7ea      	b.n	800abcc <_svfiprintf_r+0x1b0>
 800abf6:	bf00      	nop
 800abf8:	0800bed8 	.word	0x0800bed8
 800abfc:	0800bede 	.word	0x0800bede
 800ac00:	0800bee2 	.word	0x0800bee2
 800ac04:	00000000 	.word	0x00000000
 800ac08:	0800a969 	.word	0x0800a969

0800ac0c <_sungetc_r>:
 800ac0c:	b538      	push	{r3, r4, r5, lr}
 800ac0e:	1c4b      	adds	r3, r1, #1
 800ac10:	4614      	mov	r4, r2
 800ac12:	d103      	bne.n	800ac1c <_sungetc_r+0x10>
 800ac14:	f04f 35ff 	mov.w	r5, #4294967295
 800ac18:	4628      	mov	r0, r5
 800ac1a:	bd38      	pop	{r3, r4, r5, pc}
 800ac1c:	8993      	ldrh	r3, [r2, #12]
 800ac1e:	b2cd      	uxtb	r5, r1
 800ac20:	f023 0320 	bic.w	r3, r3, #32
 800ac24:	8193      	strh	r3, [r2, #12]
 800ac26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ac28:	6852      	ldr	r2, [r2, #4]
 800ac2a:	b18b      	cbz	r3, 800ac50 <_sungetc_r+0x44>
 800ac2c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	dd08      	ble.n	800ac44 <_sungetc_r+0x38>
 800ac32:	6823      	ldr	r3, [r4, #0]
 800ac34:	1e5a      	subs	r2, r3, #1
 800ac36:	6022      	str	r2, [r4, #0]
 800ac38:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ac3c:	6863      	ldr	r3, [r4, #4]
 800ac3e:	3301      	adds	r3, #1
 800ac40:	6063      	str	r3, [r4, #4]
 800ac42:	e7e9      	b.n	800ac18 <_sungetc_r+0xc>
 800ac44:	4621      	mov	r1, r4
 800ac46:	f000 fdb5 	bl	800b7b4 <__submore>
 800ac4a:	2800      	cmp	r0, #0
 800ac4c:	d0f1      	beq.n	800ac32 <_sungetc_r+0x26>
 800ac4e:	e7e1      	b.n	800ac14 <_sungetc_r+0x8>
 800ac50:	6921      	ldr	r1, [r4, #16]
 800ac52:	6823      	ldr	r3, [r4, #0]
 800ac54:	b151      	cbz	r1, 800ac6c <_sungetc_r+0x60>
 800ac56:	4299      	cmp	r1, r3
 800ac58:	d208      	bcs.n	800ac6c <_sungetc_r+0x60>
 800ac5a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800ac5e:	42a9      	cmp	r1, r5
 800ac60:	d104      	bne.n	800ac6c <_sungetc_r+0x60>
 800ac62:	3b01      	subs	r3, #1
 800ac64:	3201      	adds	r2, #1
 800ac66:	6023      	str	r3, [r4, #0]
 800ac68:	6062      	str	r2, [r4, #4]
 800ac6a:	e7d5      	b.n	800ac18 <_sungetc_r+0xc>
 800ac6c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800ac70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac74:	6363      	str	r3, [r4, #52]	; 0x34
 800ac76:	2303      	movs	r3, #3
 800ac78:	63a3      	str	r3, [r4, #56]	; 0x38
 800ac7a:	4623      	mov	r3, r4
 800ac7c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800ac80:	6023      	str	r3, [r4, #0]
 800ac82:	2301      	movs	r3, #1
 800ac84:	e7dc      	b.n	800ac40 <_sungetc_r+0x34>

0800ac86 <__ssrefill_r>:
 800ac86:	b510      	push	{r4, lr}
 800ac88:	460c      	mov	r4, r1
 800ac8a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800ac8c:	b169      	cbz	r1, 800acaa <__ssrefill_r+0x24>
 800ac8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac92:	4299      	cmp	r1, r3
 800ac94:	d001      	beq.n	800ac9a <__ssrefill_r+0x14>
 800ac96:	f000 fe11 	bl	800b8bc <_free_r>
 800ac9a:	2000      	movs	r0, #0
 800ac9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ac9e:	6360      	str	r0, [r4, #52]	; 0x34
 800aca0:	6063      	str	r3, [r4, #4]
 800aca2:	b113      	cbz	r3, 800acaa <__ssrefill_r+0x24>
 800aca4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800aca6:	6023      	str	r3, [r4, #0]
 800aca8:	bd10      	pop	{r4, pc}
 800acaa:	6923      	ldr	r3, [r4, #16]
 800acac:	f04f 30ff 	mov.w	r0, #4294967295
 800acb0:	6023      	str	r3, [r4, #0]
 800acb2:	2300      	movs	r3, #0
 800acb4:	6063      	str	r3, [r4, #4]
 800acb6:	89a3      	ldrh	r3, [r4, #12]
 800acb8:	f043 0320 	orr.w	r3, r3, #32
 800acbc:	81a3      	strh	r3, [r4, #12]
 800acbe:	e7f3      	b.n	800aca8 <__ssrefill_r+0x22>

0800acc0 <__ssvfiscanf_r>:
 800acc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acc4:	460c      	mov	r4, r1
 800acc6:	2100      	movs	r1, #0
 800acc8:	4606      	mov	r6, r0
 800acca:	4692      	mov	sl, r2
 800accc:	270a      	movs	r7, #10
 800acce:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800acd2:	9144      	str	r1, [sp, #272]	; 0x110
 800acd4:	9145      	str	r1, [sp, #276]	; 0x114
 800acd6:	499e      	ldr	r1, [pc, #632]	; (800af50 <__ssvfiscanf_r+0x290>)
 800acd8:	f10d 0804 	add.w	r8, sp, #4
 800acdc:	91a0      	str	r1, [sp, #640]	; 0x280
 800acde:	499d      	ldr	r1, [pc, #628]	; (800af54 <__ssvfiscanf_r+0x294>)
 800ace0:	f8df 9274 	ldr.w	r9, [pc, #628]	; 800af58 <__ssvfiscanf_r+0x298>
 800ace4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800ace8:	91a1      	str	r1, [sp, #644]	; 0x284
 800acea:	9300      	str	r3, [sp, #0]
 800acec:	f89a 3000 	ldrb.w	r3, [sl]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	f000 812a 	beq.w	800af4a <__ssvfiscanf_r+0x28a>
 800acf6:	4655      	mov	r5, sl
 800acf8:	f000 fd98 	bl	800b82c <__locale_ctype_ptr>
 800acfc:	f815 bb01 	ldrb.w	fp, [r5], #1
 800ad00:	4458      	add	r0, fp
 800ad02:	7843      	ldrb	r3, [r0, #1]
 800ad04:	f013 0308 	ands.w	r3, r3, #8
 800ad08:	d01c      	beq.n	800ad44 <__ssvfiscanf_r+0x84>
 800ad0a:	6863      	ldr	r3, [r4, #4]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	dd12      	ble.n	800ad36 <__ssvfiscanf_r+0x76>
 800ad10:	f000 fd8c 	bl	800b82c <__locale_ctype_ptr>
 800ad14:	6823      	ldr	r3, [r4, #0]
 800ad16:	781a      	ldrb	r2, [r3, #0]
 800ad18:	4410      	add	r0, r2
 800ad1a:	7842      	ldrb	r2, [r0, #1]
 800ad1c:	0712      	lsls	r2, r2, #28
 800ad1e:	d401      	bmi.n	800ad24 <__ssvfiscanf_r+0x64>
 800ad20:	46aa      	mov	sl, r5
 800ad22:	e7e3      	b.n	800acec <__ssvfiscanf_r+0x2c>
 800ad24:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ad26:	3301      	adds	r3, #1
 800ad28:	3201      	adds	r2, #1
 800ad2a:	9245      	str	r2, [sp, #276]	; 0x114
 800ad2c:	6862      	ldr	r2, [r4, #4]
 800ad2e:	6023      	str	r3, [r4, #0]
 800ad30:	3a01      	subs	r2, #1
 800ad32:	6062      	str	r2, [r4, #4]
 800ad34:	e7e9      	b.n	800ad0a <__ssvfiscanf_r+0x4a>
 800ad36:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ad38:	4621      	mov	r1, r4
 800ad3a:	4630      	mov	r0, r6
 800ad3c:	4798      	blx	r3
 800ad3e:	2800      	cmp	r0, #0
 800ad40:	d0e6      	beq.n	800ad10 <__ssvfiscanf_r+0x50>
 800ad42:	e7ed      	b.n	800ad20 <__ssvfiscanf_r+0x60>
 800ad44:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800ad48:	f040 8082 	bne.w	800ae50 <__ssvfiscanf_r+0x190>
 800ad4c:	9343      	str	r3, [sp, #268]	; 0x10c
 800ad4e:	9341      	str	r3, [sp, #260]	; 0x104
 800ad50:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800ad54:	2b2a      	cmp	r3, #42	; 0x2a
 800ad56:	d103      	bne.n	800ad60 <__ssvfiscanf_r+0xa0>
 800ad58:	2310      	movs	r3, #16
 800ad5a:	f10a 0502 	add.w	r5, sl, #2
 800ad5e:	9341      	str	r3, [sp, #260]	; 0x104
 800ad60:	46aa      	mov	sl, r5
 800ad62:	f815 1b01 	ldrb.w	r1, [r5], #1
 800ad66:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800ad6a:	2a09      	cmp	r2, #9
 800ad6c:	d922      	bls.n	800adb4 <__ssvfiscanf_r+0xf4>
 800ad6e:	2203      	movs	r2, #3
 800ad70:	4879      	ldr	r0, [pc, #484]	; (800af58 <__ssvfiscanf_r+0x298>)
 800ad72:	f000 fd7b 	bl	800b86c <memchr>
 800ad76:	b138      	cbz	r0, 800ad88 <__ssvfiscanf_r+0xc8>
 800ad78:	eba0 0309 	sub.w	r3, r0, r9
 800ad7c:	2001      	movs	r0, #1
 800ad7e:	46aa      	mov	sl, r5
 800ad80:	4098      	lsls	r0, r3
 800ad82:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ad84:	4318      	orrs	r0, r3
 800ad86:	9041      	str	r0, [sp, #260]	; 0x104
 800ad88:	f89a 3000 	ldrb.w	r3, [sl]
 800ad8c:	f10a 0501 	add.w	r5, sl, #1
 800ad90:	2b67      	cmp	r3, #103	; 0x67
 800ad92:	d82b      	bhi.n	800adec <__ssvfiscanf_r+0x12c>
 800ad94:	2b65      	cmp	r3, #101	; 0x65
 800ad96:	f080 809f 	bcs.w	800aed8 <__ssvfiscanf_r+0x218>
 800ad9a:	2b47      	cmp	r3, #71	; 0x47
 800ad9c:	d810      	bhi.n	800adc0 <__ssvfiscanf_r+0x100>
 800ad9e:	2b45      	cmp	r3, #69	; 0x45
 800ada0:	f080 809a 	bcs.w	800aed8 <__ssvfiscanf_r+0x218>
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d06c      	beq.n	800ae82 <__ssvfiscanf_r+0x1c2>
 800ada8:	2b25      	cmp	r3, #37	; 0x25
 800adaa:	d051      	beq.n	800ae50 <__ssvfiscanf_r+0x190>
 800adac:	2303      	movs	r3, #3
 800adae:	9742      	str	r7, [sp, #264]	; 0x108
 800adb0:	9347      	str	r3, [sp, #284]	; 0x11c
 800adb2:	e027      	b.n	800ae04 <__ssvfiscanf_r+0x144>
 800adb4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800adb6:	fb07 1303 	mla	r3, r7, r3, r1
 800adba:	3b30      	subs	r3, #48	; 0x30
 800adbc:	9343      	str	r3, [sp, #268]	; 0x10c
 800adbe:	e7cf      	b.n	800ad60 <__ssvfiscanf_r+0xa0>
 800adc0:	2b5b      	cmp	r3, #91	; 0x5b
 800adc2:	d06a      	beq.n	800ae9a <__ssvfiscanf_r+0x1da>
 800adc4:	d80c      	bhi.n	800ade0 <__ssvfiscanf_r+0x120>
 800adc6:	2b58      	cmp	r3, #88	; 0x58
 800adc8:	d1f0      	bne.n	800adac <__ssvfiscanf_r+0xec>
 800adca:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800adcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800add0:	9241      	str	r2, [sp, #260]	; 0x104
 800add2:	2210      	movs	r2, #16
 800add4:	9242      	str	r2, [sp, #264]	; 0x108
 800add6:	2b6e      	cmp	r3, #110	; 0x6e
 800add8:	bf8c      	ite	hi
 800adda:	2304      	movhi	r3, #4
 800addc:	2303      	movls	r3, #3
 800adde:	e010      	b.n	800ae02 <__ssvfiscanf_r+0x142>
 800ade0:	2b63      	cmp	r3, #99	; 0x63
 800ade2:	d065      	beq.n	800aeb0 <__ssvfiscanf_r+0x1f0>
 800ade4:	2b64      	cmp	r3, #100	; 0x64
 800ade6:	d1e1      	bne.n	800adac <__ssvfiscanf_r+0xec>
 800ade8:	9742      	str	r7, [sp, #264]	; 0x108
 800adea:	e7f4      	b.n	800add6 <__ssvfiscanf_r+0x116>
 800adec:	2b70      	cmp	r3, #112	; 0x70
 800adee:	d04b      	beq.n	800ae88 <__ssvfiscanf_r+0x1c8>
 800adf0:	d826      	bhi.n	800ae40 <__ssvfiscanf_r+0x180>
 800adf2:	2b6e      	cmp	r3, #110	; 0x6e
 800adf4:	d062      	beq.n	800aebc <__ssvfiscanf_r+0x1fc>
 800adf6:	d84c      	bhi.n	800ae92 <__ssvfiscanf_r+0x1d2>
 800adf8:	2b69      	cmp	r3, #105	; 0x69
 800adfa:	d1d7      	bne.n	800adac <__ssvfiscanf_r+0xec>
 800adfc:	2300      	movs	r3, #0
 800adfe:	9342      	str	r3, [sp, #264]	; 0x108
 800ae00:	2303      	movs	r3, #3
 800ae02:	9347      	str	r3, [sp, #284]	; 0x11c
 800ae04:	6863      	ldr	r3, [r4, #4]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	dd68      	ble.n	800aedc <__ssvfiscanf_r+0x21c>
 800ae0a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ae0c:	0659      	lsls	r1, r3, #25
 800ae0e:	d407      	bmi.n	800ae20 <__ssvfiscanf_r+0x160>
 800ae10:	f000 fd0c 	bl	800b82c <__locale_ctype_ptr>
 800ae14:	6823      	ldr	r3, [r4, #0]
 800ae16:	781a      	ldrb	r2, [r3, #0]
 800ae18:	4410      	add	r0, r2
 800ae1a:	7842      	ldrb	r2, [r0, #1]
 800ae1c:	0712      	lsls	r2, r2, #28
 800ae1e:	d464      	bmi.n	800aeea <__ssvfiscanf_r+0x22a>
 800ae20:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800ae22:	2b02      	cmp	r3, #2
 800ae24:	dc73      	bgt.n	800af0e <__ssvfiscanf_r+0x24e>
 800ae26:	466b      	mov	r3, sp
 800ae28:	4622      	mov	r2, r4
 800ae2a:	a941      	add	r1, sp, #260	; 0x104
 800ae2c:	4630      	mov	r0, r6
 800ae2e:	f000 fa1f 	bl	800b270 <_scanf_chars>
 800ae32:	2801      	cmp	r0, #1
 800ae34:	f000 8089 	beq.w	800af4a <__ssvfiscanf_r+0x28a>
 800ae38:	2802      	cmp	r0, #2
 800ae3a:	f47f af71 	bne.w	800ad20 <__ssvfiscanf_r+0x60>
 800ae3e:	e01d      	b.n	800ae7c <__ssvfiscanf_r+0x1bc>
 800ae40:	2b75      	cmp	r3, #117	; 0x75
 800ae42:	d0d1      	beq.n	800ade8 <__ssvfiscanf_r+0x128>
 800ae44:	2b78      	cmp	r3, #120	; 0x78
 800ae46:	d0c0      	beq.n	800adca <__ssvfiscanf_r+0x10a>
 800ae48:	2b73      	cmp	r3, #115	; 0x73
 800ae4a:	d1af      	bne.n	800adac <__ssvfiscanf_r+0xec>
 800ae4c:	2302      	movs	r3, #2
 800ae4e:	e7d8      	b.n	800ae02 <__ssvfiscanf_r+0x142>
 800ae50:	6863      	ldr	r3, [r4, #4]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	dd0c      	ble.n	800ae70 <__ssvfiscanf_r+0x1b0>
 800ae56:	6823      	ldr	r3, [r4, #0]
 800ae58:	781a      	ldrb	r2, [r3, #0]
 800ae5a:	455a      	cmp	r2, fp
 800ae5c:	d175      	bne.n	800af4a <__ssvfiscanf_r+0x28a>
 800ae5e:	3301      	adds	r3, #1
 800ae60:	6862      	ldr	r2, [r4, #4]
 800ae62:	6023      	str	r3, [r4, #0]
 800ae64:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800ae66:	3a01      	subs	r2, #1
 800ae68:	3301      	adds	r3, #1
 800ae6a:	6062      	str	r2, [r4, #4]
 800ae6c:	9345      	str	r3, [sp, #276]	; 0x114
 800ae6e:	e757      	b.n	800ad20 <__ssvfiscanf_r+0x60>
 800ae70:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ae72:	4621      	mov	r1, r4
 800ae74:	4630      	mov	r0, r6
 800ae76:	4798      	blx	r3
 800ae78:	2800      	cmp	r0, #0
 800ae7a:	d0ec      	beq.n	800ae56 <__ssvfiscanf_r+0x196>
 800ae7c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800ae7e:	2800      	cmp	r0, #0
 800ae80:	d159      	bne.n	800af36 <__ssvfiscanf_r+0x276>
 800ae82:	f04f 30ff 	mov.w	r0, #4294967295
 800ae86:	e05c      	b.n	800af42 <__ssvfiscanf_r+0x282>
 800ae88:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ae8a:	f042 0220 	orr.w	r2, r2, #32
 800ae8e:	9241      	str	r2, [sp, #260]	; 0x104
 800ae90:	e79b      	b.n	800adca <__ssvfiscanf_r+0x10a>
 800ae92:	2308      	movs	r3, #8
 800ae94:	9342      	str	r3, [sp, #264]	; 0x108
 800ae96:	2304      	movs	r3, #4
 800ae98:	e7b3      	b.n	800ae02 <__ssvfiscanf_r+0x142>
 800ae9a:	4629      	mov	r1, r5
 800ae9c:	4640      	mov	r0, r8
 800ae9e:	f000 fb3f 	bl	800b520 <__sccl>
 800aea2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800aea4:	4605      	mov	r5, r0
 800aea6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aeaa:	9341      	str	r3, [sp, #260]	; 0x104
 800aeac:	2301      	movs	r3, #1
 800aeae:	e7a8      	b.n	800ae02 <__ssvfiscanf_r+0x142>
 800aeb0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800aeb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aeb6:	9341      	str	r3, [sp, #260]	; 0x104
 800aeb8:	2300      	movs	r3, #0
 800aeba:	e7a2      	b.n	800ae02 <__ssvfiscanf_r+0x142>
 800aebc:	9841      	ldr	r0, [sp, #260]	; 0x104
 800aebe:	06c3      	lsls	r3, r0, #27
 800aec0:	f53f af2e 	bmi.w	800ad20 <__ssvfiscanf_r+0x60>
 800aec4:	9b00      	ldr	r3, [sp, #0]
 800aec6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800aec8:	1d19      	adds	r1, r3, #4
 800aeca:	9100      	str	r1, [sp, #0]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	07c0      	lsls	r0, r0, #31
 800aed0:	bf4c      	ite	mi
 800aed2:	801a      	strhmi	r2, [r3, #0]
 800aed4:	601a      	strpl	r2, [r3, #0]
 800aed6:	e723      	b.n	800ad20 <__ssvfiscanf_r+0x60>
 800aed8:	2305      	movs	r3, #5
 800aeda:	e792      	b.n	800ae02 <__ssvfiscanf_r+0x142>
 800aedc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800aede:	4621      	mov	r1, r4
 800aee0:	4630      	mov	r0, r6
 800aee2:	4798      	blx	r3
 800aee4:	2800      	cmp	r0, #0
 800aee6:	d090      	beq.n	800ae0a <__ssvfiscanf_r+0x14a>
 800aee8:	e7c8      	b.n	800ae7c <__ssvfiscanf_r+0x1bc>
 800aeea:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800aeec:	3201      	adds	r2, #1
 800aeee:	9245      	str	r2, [sp, #276]	; 0x114
 800aef0:	6862      	ldr	r2, [r4, #4]
 800aef2:	3a01      	subs	r2, #1
 800aef4:	2a00      	cmp	r2, #0
 800aef6:	6062      	str	r2, [r4, #4]
 800aef8:	dd02      	ble.n	800af00 <__ssvfiscanf_r+0x240>
 800aefa:	3301      	adds	r3, #1
 800aefc:	6023      	str	r3, [r4, #0]
 800aefe:	e787      	b.n	800ae10 <__ssvfiscanf_r+0x150>
 800af00:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800af02:	4621      	mov	r1, r4
 800af04:	4630      	mov	r0, r6
 800af06:	4798      	blx	r3
 800af08:	2800      	cmp	r0, #0
 800af0a:	d081      	beq.n	800ae10 <__ssvfiscanf_r+0x150>
 800af0c:	e7b6      	b.n	800ae7c <__ssvfiscanf_r+0x1bc>
 800af0e:	2b04      	cmp	r3, #4
 800af10:	dc06      	bgt.n	800af20 <__ssvfiscanf_r+0x260>
 800af12:	466b      	mov	r3, sp
 800af14:	4622      	mov	r2, r4
 800af16:	a941      	add	r1, sp, #260	; 0x104
 800af18:	4630      	mov	r0, r6
 800af1a:	f000 fa0b 	bl	800b334 <_scanf_i>
 800af1e:	e788      	b.n	800ae32 <__ssvfiscanf_r+0x172>
 800af20:	4b0e      	ldr	r3, [pc, #56]	; (800af5c <__ssvfiscanf_r+0x29c>)
 800af22:	2b00      	cmp	r3, #0
 800af24:	f43f aefc 	beq.w	800ad20 <__ssvfiscanf_r+0x60>
 800af28:	466b      	mov	r3, sp
 800af2a:	4622      	mov	r2, r4
 800af2c:	a941      	add	r1, sp, #260	; 0x104
 800af2e:	4630      	mov	r0, r6
 800af30:	f3af 8000 	nop.w
 800af34:	e77d      	b.n	800ae32 <__ssvfiscanf_r+0x172>
 800af36:	89a3      	ldrh	r3, [r4, #12]
 800af38:	f013 0f40 	tst.w	r3, #64	; 0x40
 800af3c:	bf18      	it	ne
 800af3e:	f04f 30ff 	movne.w	r0, #4294967295
 800af42:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800af46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af4a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800af4c:	e7f9      	b.n	800af42 <__ssvfiscanf_r+0x282>
 800af4e:	bf00      	nop
 800af50:	0800ac0d 	.word	0x0800ac0d
 800af54:	0800ac87 	.word	0x0800ac87
 800af58:	0800bede 	.word	0x0800bede
 800af5c:	00000000 	.word	0x00000000

0800af60 <_printf_common>:
 800af60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af64:	4691      	mov	r9, r2
 800af66:	461f      	mov	r7, r3
 800af68:	688a      	ldr	r2, [r1, #8]
 800af6a:	690b      	ldr	r3, [r1, #16]
 800af6c:	4606      	mov	r6, r0
 800af6e:	4293      	cmp	r3, r2
 800af70:	bfb8      	it	lt
 800af72:	4613      	movlt	r3, r2
 800af74:	f8c9 3000 	str.w	r3, [r9]
 800af78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800af7c:	460c      	mov	r4, r1
 800af7e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800af82:	b112      	cbz	r2, 800af8a <_printf_common+0x2a>
 800af84:	3301      	adds	r3, #1
 800af86:	f8c9 3000 	str.w	r3, [r9]
 800af8a:	6823      	ldr	r3, [r4, #0]
 800af8c:	0699      	lsls	r1, r3, #26
 800af8e:	bf42      	ittt	mi
 800af90:	f8d9 3000 	ldrmi.w	r3, [r9]
 800af94:	3302      	addmi	r3, #2
 800af96:	f8c9 3000 	strmi.w	r3, [r9]
 800af9a:	6825      	ldr	r5, [r4, #0]
 800af9c:	f015 0506 	ands.w	r5, r5, #6
 800afa0:	d107      	bne.n	800afb2 <_printf_common+0x52>
 800afa2:	f104 0a19 	add.w	sl, r4, #25
 800afa6:	68e3      	ldr	r3, [r4, #12]
 800afa8:	f8d9 2000 	ldr.w	r2, [r9]
 800afac:	1a9b      	subs	r3, r3, r2
 800afae:	42ab      	cmp	r3, r5
 800afb0:	dc29      	bgt.n	800b006 <_printf_common+0xa6>
 800afb2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800afb6:	6822      	ldr	r2, [r4, #0]
 800afb8:	3300      	adds	r3, #0
 800afba:	bf18      	it	ne
 800afbc:	2301      	movne	r3, #1
 800afbe:	0692      	lsls	r2, r2, #26
 800afc0:	d42e      	bmi.n	800b020 <_printf_common+0xc0>
 800afc2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800afc6:	4639      	mov	r1, r7
 800afc8:	4630      	mov	r0, r6
 800afca:	47c0      	blx	r8
 800afcc:	3001      	adds	r0, #1
 800afce:	d021      	beq.n	800b014 <_printf_common+0xb4>
 800afd0:	6823      	ldr	r3, [r4, #0]
 800afd2:	68e5      	ldr	r5, [r4, #12]
 800afd4:	f003 0306 	and.w	r3, r3, #6
 800afd8:	2b04      	cmp	r3, #4
 800afda:	bf18      	it	ne
 800afdc:	2500      	movne	r5, #0
 800afde:	f8d9 2000 	ldr.w	r2, [r9]
 800afe2:	f04f 0900 	mov.w	r9, #0
 800afe6:	bf08      	it	eq
 800afe8:	1aad      	subeq	r5, r5, r2
 800afea:	68a3      	ldr	r3, [r4, #8]
 800afec:	6922      	ldr	r2, [r4, #16]
 800afee:	bf08      	it	eq
 800aff0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aff4:	4293      	cmp	r3, r2
 800aff6:	bfc4      	itt	gt
 800aff8:	1a9b      	subgt	r3, r3, r2
 800affa:	18ed      	addgt	r5, r5, r3
 800affc:	341a      	adds	r4, #26
 800affe:	454d      	cmp	r5, r9
 800b000:	d11a      	bne.n	800b038 <_printf_common+0xd8>
 800b002:	2000      	movs	r0, #0
 800b004:	e008      	b.n	800b018 <_printf_common+0xb8>
 800b006:	2301      	movs	r3, #1
 800b008:	4652      	mov	r2, sl
 800b00a:	4639      	mov	r1, r7
 800b00c:	4630      	mov	r0, r6
 800b00e:	47c0      	blx	r8
 800b010:	3001      	adds	r0, #1
 800b012:	d103      	bne.n	800b01c <_printf_common+0xbc>
 800b014:	f04f 30ff 	mov.w	r0, #4294967295
 800b018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b01c:	3501      	adds	r5, #1
 800b01e:	e7c2      	b.n	800afa6 <_printf_common+0x46>
 800b020:	2030      	movs	r0, #48	; 0x30
 800b022:	18e1      	adds	r1, r4, r3
 800b024:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b028:	1c5a      	adds	r2, r3, #1
 800b02a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b02e:	4422      	add	r2, r4
 800b030:	3302      	adds	r3, #2
 800b032:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b036:	e7c4      	b.n	800afc2 <_printf_common+0x62>
 800b038:	2301      	movs	r3, #1
 800b03a:	4622      	mov	r2, r4
 800b03c:	4639      	mov	r1, r7
 800b03e:	4630      	mov	r0, r6
 800b040:	47c0      	blx	r8
 800b042:	3001      	adds	r0, #1
 800b044:	d0e6      	beq.n	800b014 <_printf_common+0xb4>
 800b046:	f109 0901 	add.w	r9, r9, #1
 800b04a:	e7d8      	b.n	800affe <_printf_common+0x9e>

0800b04c <_printf_i>:
 800b04c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b050:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b054:	460c      	mov	r4, r1
 800b056:	7e09      	ldrb	r1, [r1, #24]
 800b058:	b085      	sub	sp, #20
 800b05a:	296e      	cmp	r1, #110	; 0x6e
 800b05c:	4617      	mov	r7, r2
 800b05e:	4606      	mov	r6, r0
 800b060:	4698      	mov	r8, r3
 800b062:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b064:	f000 80b3 	beq.w	800b1ce <_printf_i+0x182>
 800b068:	d822      	bhi.n	800b0b0 <_printf_i+0x64>
 800b06a:	2963      	cmp	r1, #99	; 0x63
 800b06c:	d036      	beq.n	800b0dc <_printf_i+0x90>
 800b06e:	d80a      	bhi.n	800b086 <_printf_i+0x3a>
 800b070:	2900      	cmp	r1, #0
 800b072:	f000 80b9 	beq.w	800b1e8 <_printf_i+0x19c>
 800b076:	2958      	cmp	r1, #88	; 0x58
 800b078:	f000 8083 	beq.w	800b182 <_printf_i+0x136>
 800b07c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b080:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b084:	e032      	b.n	800b0ec <_printf_i+0xa0>
 800b086:	2964      	cmp	r1, #100	; 0x64
 800b088:	d001      	beq.n	800b08e <_printf_i+0x42>
 800b08a:	2969      	cmp	r1, #105	; 0x69
 800b08c:	d1f6      	bne.n	800b07c <_printf_i+0x30>
 800b08e:	6820      	ldr	r0, [r4, #0]
 800b090:	6813      	ldr	r3, [r2, #0]
 800b092:	0605      	lsls	r5, r0, #24
 800b094:	f103 0104 	add.w	r1, r3, #4
 800b098:	d52a      	bpl.n	800b0f0 <_printf_i+0xa4>
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	6011      	str	r1, [r2, #0]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	da03      	bge.n	800b0aa <_printf_i+0x5e>
 800b0a2:	222d      	movs	r2, #45	; 0x2d
 800b0a4:	425b      	negs	r3, r3
 800b0a6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b0aa:	486f      	ldr	r0, [pc, #444]	; (800b268 <_printf_i+0x21c>)
 800b0ac:	220a      	movs	r2, #10
 800b0ae:	e039      	b.n	800b124 <_printf_i+0xd8>
 800b0b0:	2973      	cmp	r1, #115	; 0x73
 800b0b2:	f000 809d 	beq.w	800b1f0 <_printf_i+0x1a4>
 800b0b6:	d808      	bhi.n	800b0ca <_printf_i+0x7e>
 800b0b8:	296f      	cmp	r1, #111	; 0x6f
 800b0ba:	d020      	beq.n	800b0fe <_printf_i+0xb2>
 800b0bc:	2970      	cmp	r1, #112	; 0x70
 800b0be:	d1dd      	bne.n	800b07c <_printf_i+0x30>
 800b0c0:	6823      	ldr	r3, [r4, #0]
 800b0c2:	f043 0320 	orr.w	r3, r3, #32
 800b0c6:	6023      	str	r3, [r4, #0]
 800b0c8:	e003      	b.n	800b0d2 <_printf_i+0x86>
 800b0ca:	2975      	cmp	r1, #117	; 0x75
 800b0cc:	d017      	beq.n	800b0fe <_printf_i+0xb2>
 800b0ce:	2978      	cmp	r1, #120	; 0x78
 800b0d0:	d1d4      	bne.n	800b07c <_printf_i+0x30>
 800b0d2:	2378      	movs	r3, #120	; 0x78
 800b0d4:	4865      	ldr	r0, [pc, #404]	; (800b26c <_printf_i+0x220>)
 800b0d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b0da:	e055      	b.n	800b188 <_printf_i+0x13c>
 800b0dc:	6813      	ldr	r3, [r2, #0]
 800b0de:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b0e2:	1d19      	adds	r1, r3, #4
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	6011      	str	r1, [r2, #0]
 800b0e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	e08c      	b.n	800b20a <_printf_i+0x1be>
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b0f6:	6011      	str	r1, [r2, #0]
 800b0f8:	bf18      	it	ne
 800b0fa:	b21b      	sxthne	r3, r3
 800b0fc:	e7cf      	b.n	800b09e <_printf_i+0x52>
 800b0fe:	6813      	ldr	r3, [r2, #0]
 800b100:	6825      	ldr	r5, [r4, #0]
 800b102:	1d18      	adds	r0, r3, #4
 800b104:	6010      	str	r0, [r2, #0]
 800b106:	0628      	lsls	r0, r5, #24
 800b108:	d501      	bpl.n	800b10e <_printf_i+0xc2>
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	e002      	b.n	800b114 <_printf_i+0xc8>
 800b10e:	0668      	lsls	r0, r5, #25
 800b110:	d5fb      	bpl.n	800b10a <_printf_i+0xbe>
 800b112:	881b      	ldrh	r3, [r3, #0]
 800b114:	296f      	cmp	r1, #111	; 0x6f
 800b116:	bf14      	ite	ne
 800b118:	220a      	movne	r2, #10
 800b11a:	2208      	moveq	r2, #8
 800b11c:	4852      	ldr	r0, [pc, #328]	; (800b268 <_printf_i+0x21c>)
 800b11e:	2100      	movs	r1, #0
 800b120:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b124:	6865      	ldr	r5, [r4, #4]
 800b126:	2d00      	cmp	r5, #0
 800b128:	60a5      	str	r5, [r4, #8]
 800b12a:	f2c0 8095 	blt.w	800b258 <_printf_i+0x20c>
 800b12e:	6821      	ldr	r1, [r4, #0]
 800b130:	f021 0104 	bic.w	r1, r1, #4
 800b134:	6021      	str	r1, [r4, #0]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d13d      	bne.n	800b1b6 <_printf_i+0x16a>
 800b13a:	2d00      	cmp	r5, #0
 800b13c:	f040 808e 	bne.w	800b25c <_printf_i+0x210>
 800b140:	4665      	mov	r5, ip
 800b142:	2a08      	cmp	r2, #8
 800b144:	d10b      	bne.n	800b15e <_printf_i+0x112>
 800b146:	6823      	ldr	r3, [r4, #0]
 800b148:	07db      	lsls	r3, r3, #31
 800b14a:	d508      	bpl.n	800b15e <_printf_i+0x112>
 800b14c:	6923      	ldr	r3, [r4, #16]
 800b14e:	6862      	ldr	r2, [r4, #4]
 800b150:	429a      	cmp	r2, r3
 800b152:	bfde      	ittt	le
 800b154:	2330      	movle	r3, #48	; 0x30
 800b156:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b15a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b15e:	ebac 0305 	sub.w	r3, ip, r5
 800b162:	6123      	str	r3, [r4, #16]
 800b164:	f8cd 8000 	str.w	r8, [sp]
 800b168:	463b      	mov	r3, r7
 800b16a:	aa03      	add	r2, sp, #12
 800b16c:	4621      	mov	r1, r4
 800b16e:	4630      	mov	r0, r6
 800b170:	f7ff fef6 	bl	800af60 <_printf_common>
 800b174:	3001      	adds	r0, #1
 800b176:	d14d      	bne.n	800b214 <_printf_i+0x1c8>
 800b178:	f04f 30ff 	mov.w	r0, #4294967295
 800b17c:	b005      	add	sp, #20
 800b17e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b182:	4839      	ldr	r0, [pc, #228]	; (800b268 <_printf_i+0x21c>)
 800b184:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b188:	6813      	ldr	r3, [r2, #0]
 800b18a:	6821      	ldr	r1, [r4, #0]
 800b18c:	1d1d      	adds	r5, r3, #4
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	6015      	str	r5, [r2, #0]
 800b192:	060a      	lsls	r2, r1, #24
 800b194:	d50b      	bpl.n	800b1ae <_printf_i+0x162>
 800b196:	07ca      	lsls	r2, r1, #31
 800b198:	bf44      	itt	mi
 800b19a:	f041 0120 	orrmi.w	r1, r1, #32
 800b19e:	6021      	strmi	r1, [r4, #0]
 800b1a0:	b91b      	cbnz	r3, 800b1aa <_printf_i+0x15e>
 800b1a2:	6822      	ldr	r2, [r4, #0]
 800b1a4:	f022 0220 	bic.w	r2, r2, #32
 800b1a8:	6022      	str	r2, [r4, #0]
 800b1aa:	2210      	movs	r2, #16
 800b1ac:	e7b7      	b.n	800b11e <_printf_i+0xd2>
 800b1ae:	064d      	lsls	r5, r1, #25
 800b1b0:	bf48      	it	mi
 800b1b2:	b29b      	uxthmi	r3, r3
 800b1b4:	e7ef      	b.n	800b196 <_printf_i+0x14a>
 800b1b6:	4665      	mov	r5, ip
 800b1b8:	fbb3 f1f2 	udiv	r1, r3, r2
 800b1bc:	fb02 3311 	mls	r3, r2, r1, r3
 800b1c0:	5cc3      	ldrb	r3, [r0, r3]
 800b1c2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b1c6:	460b      	mov	r3, r1
 800b1c8:	2900      	cmp	r1, #0
 800b1ca:	d1f5      	bne.n	800b1b8 <_printf_i+0x16c>
 800b1cc:	e7b9      	b.n	800b142 <_printf_i+0xf6>
 800b1ce:	6813      	ldr	r3, [r2, #0]
 800b1d0:	6825      	ldr	r5, [r4, #0]
 800b1d2:	1d18      	adds	r0, r3, #4
 800b1d4:	6961      	ldr	r1, [r4, #20]
 800b1d6:	6010      	str	r0, [r2, #0]
 800b1d8:	0628      	lsls	r0, r5, #24
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	d501      	bpl.n	800b1e2 <_printf_i+0x196>
 800b1de:	6019      	str	r1, [r3, #0]
 800b1e0:	e002      	b.n	800b1e8 <_printf_i+0x19c>
 800b1e2:	066a      	lsls	r2, r5, #25
 800b1e4:	d5fb      	bpl.n	800b1de <_printf_i+0x192>
 800b1e6:	8019      	strh	r1, [r3, #0]
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	4665      	mov	r5, ip
 800b1ec:	6123      	str	r3, [r4, #16]
 800b1ee:	e7b9      	b.n	800b164 <_printf_i+0x118>
 800b1f0:	6813      	ldr	r3, [r2, #0]
 800b1f2:	1d19      	adds	r1, r3, #4
 800b1f4:	6011      	str	r1, [r2, #0]
 800b1f6:	681d      	ldr	r5, [r3, #0]
 800b1f8:	6862      	ldr	r2, [r4, #4]
 800b1fa:	2100      	movs	r1, #0
 800b1fc:	4628      	mov	r0, r5
 800b1fe:	f000 fb35 	bl	800b86c <memchr>
 800b202:	b108      	cbz	r0, 800b208 <_printf_i+0x1bc>
 800b204:	1b40      	subs	r0, r0, r5
 800b206:	6060      	str	r0, [r4, #4]
 800b208:	6863      	ldr	r3, [r4, #4]
 800b20a:	6123      	str	r3, [r4, #16]
 800b20c:	2300      	movs	r3, #0
 800b20e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b212:	e7a7      	b.n	800b164 <_printf_i+0x118>
 800b214:	6923      	ldr	r3, [r4, #16]
 800b216:	462a      	mov	r2, r5
 800b218:	4639      	mov	r1, r7
 800b21a:	4630      	mov	r0, r6
 800b21c:	47c0      	blx	r8
 800b21e:	3001      	adds	r0, #1
 800b220:	d0aa      	beq.n	800b178 <_printf_i+0x12c>
 800b222:	6823      	ldr	r3, [r4, #0]
 800b224:	079b      	lsls	r3, r3, #30
 800b226:	d413      	bmi.n	800b250 <_printf_i+0x204>
 800b228:	68e0      	ldr	r0, [r4, #12]
 800b22a:	9b03      	ldr	r3, [sp, #12]
 800b22c:	4298      	cmp	r0, r3
 800b22e:	bfb8      	it	lt
 800b230:	4618      	movlt	r0, r3
 800b232:	e7a3      	b.n	800b17c <_printf_i+0x130>
 800b234:	2301      	movs	r3, #1
 800b236:	464a      	mov	r2, r9
 800b238:	4639      	mov	r1, r7
 800b23a:	4630      	mov	r0, r6
 800b23c:	47c0      	blx	r8
 800b23e:	3001      	adds	r0, #1
 800b240:	d09a      	beq.n	800b178 <_printf_i+0x12c>
 800b242:	3501      	adds	r5, #1
 800b244:	68e3      	ldr	r3, [r4, #12]
 800b246:	9a03      	ldr	r2, [sp, #12]
 800b248:	1a9b      	subs	r3, r3, r2
 800b24a:	42ab      	cmp	r3, r5
 800b24c:	dcf2      	bgt.n	800b234 <_printf_i+0x1e8>
 800b24e:	e7eb      	b.n	800b228 <_printf_i+0x1dc>
 800b250:	2500      	movs	r5, #0
 800b252:	f104 0919 	add.w	r9, r4, #25
 800b256:	e7f5      	b.n	800b244 <_printf_i+0x1f8>
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d1ac      	bne.n	800b1b6 <_printf_i+0x16a>
 800b25c:	7803      	ldrb	r3, [r0, #0]
 800b25e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b262:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b266:	e76c      	b.n	800b142 <_printf_i+0xf6>
 800b268:	0800bee9 	.word	0x0800bee9
 800b26c:	0800befa 	.word	0x0800befa

0800b270 <_scanf_chars>:
 800b270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b274:	4615      	mov	r5, r2
 800b276:	688a      	ldr	r2, [r1, #8]
 800b278:	4680      	mov	r8, r0
 800b27a:	460c      	mov	r4, r1
 800b27c:	b932      	cbnz	r2, 800b28c <_scanf_chars+0x1c>
 800b27e:	698a      	ldr	r2, [r1, #24]
 800b280:	2a00      	cmp	r2, #0
 800b282:	bf14      	ite	ne
 800b284:	f04f 32ff 	movne.w	r2, #4294967295
 800b288:	2201      	moveq	r2, #1
 800b28a:	608a      	str	r2, [r1, #8]
 800b28c:	2600      	movs	r6, #0
 800b28e:	6822      	ldr	r2, [r4, #0]
 800b290:	06d1      	lsls	r1, r2, #27
 800b292:	bf5f      	itttt	pl
 800b294:	681a      	ldrpl	r2, [r3, #0]
 800b296:	1d11      	addpl	r1, r2, #4
 800b298:	6019      	strpl	r1, [r3, #0]
 800b29a:	6817      	ldrpl	r7, [r2, #0]
 800b29c:	69a3      	ldr	r3, [r4, #24]
 800b29e:	b1db      	cbz	r3, 800b2d8 <_scanf_chars+0x68>
 800b2a0:	2b01      	cmp	r3, #1
 800b2a2:	d107      	bne.n	800b2b4 <_scanf_chars+0x44>
 800b2a4:	682b      	ldr	r3, [r5, #0]
 800b2a6:	6962      	ldr	r2, [r4, #20]
 800b2a8:	781b      	ldrb	r3, [r3, #0]
 800b2aa:	5cd3      	ldrb	r3, [r2, r3]
 800b2ac:	b9a3      	cbnz	r3, 800b2d8 <_scanf_chars+0x68>
 800b2ae:	2e00      	cmp	r6, #0
 800b2b0:	d131      	bne.n	800b316 <_scanf_chars+0xa6>
 800b2b2:	e006      	b.n	800b2c2 <_scanf_chars+0x52>
 800b2b4:	2b02      	cmp	r3, #2
 800b2b6:	d007      	beq.n	800b2c8 <_scanf_chars+0x58>
 800b2b8:	2e00      	cmp	r6, #0
 800b2ba:	d12c      	bne.n	800b316 <_scanf_chars+0xa6>
 800b2bc:	69a3      	ldr	r3, [r4, #24]
 800b2be:	2b01      	cmp	r3, #1
 800b2c0:	d129      	bne.n	800b316 <_scanf_chars+0xa6>
 800b2c2:	2001      	movs	r0, #1
 800b2c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2c8:	f000 fab0 	bl	800b82c <__locale_ctype_ptr>
 800b2cc:	682b      	ldr	r3, [r5, #0]
 800b2ce:	781b      	ldrb	r3, [r3, #0]
 800b2d0:	4418      	add	r0, r3
 800b2d2:	7843      	ldrb	r3, [r0, #1]
 800b2d4:	071b      	lsls	r3, r3, #28
 800b2d6:	d4ef      	bmi.n	800b2b8 <_scanf_chars+0x48>
 800b2d8:	6823      	ldr	r3, [r4, #0]
 800b2da:	3601      	adds	r6, #1
 800b2dc:	06da      	lsls	r2, r3, #27
 800b2de:	bf5e      	ittt	pl
 800b2e0:	682b      	ldrpl	r3, [r5, #0]
 800b2e2:	781b      	ldrbpl	r3, [r3, #0]
 800b2e4:	703b      	strbpl	r3, [r7, #0]
 800b2e6:	682a      	ldr	r2, [r5, #0]
 800b2e8:	686b      	ldr	r3, [r5, #4]
 800b2ea:	f102 0201 	add.w	r2, r2, #1
 800b2ee:	602a      	str	r2, [r5, #0]
 800b2f0:	68a2      	ldr	r2, [r4, #8]
 800b2f2:	f103 33ff 	add.w	r3, r3, #4294967295
 800b2f6:	f102 32ff 	add.w	r2, r2, #4294967295
 800b2fa:	606b      	str	r3, [r5, #4]
 800b2fc:	bf58      	it	pl
 800b2fe:	3701      	addpl	r7, #1
 800b300:	60a2      	str	r2, [r4, #8]
 800b302:	b142      	cbz	r2, 800b316 <_scanf_chars+0xa6>
 800b304:	2b00      	cmp	r3, #0
 800b306:	dcc9      	bgt.n	800b29c <_scanf_chars+0x2c>
 800b308:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b30c:	4629      	mov	r1, r5
 800b30e:	4640      	mov	r0, r8
 800b310:	4798      	blx	r3
 800b312:	2800      	cmp	r0, #0
 800b314:	d0c2      	beq.n	800b29c <_scanf_chars+0x2c>
 800b316:	6823      	ldr	r3, [r4, #0]
 800b318:	f013 0310 	ands.w	r3, r3, #16
 800b31c:	d105      	bne.n	800b32a <_scanf_chars+0xba>
 800b31e:	68e2      	ldr	r2, [r4, #12]
 800b320:	3201      	adds	r2, #1
 800b322:	60e2      	str	r2, [r4, #12]
 800b324:	69a2      	ldr	r2, [r4, #24]
 800b326:	b102      	cbz	r2, 800b32a <_scanf_chars+0xba>
 800b328:	703b      	strb	r3, [r7, #0]
 800b32a:	6923      	ldr	r3, [r4, #16]
 800b32c:	2000      	movs	r0, #0
 800b32e:	441e      	add	r6, r3
 800b330:	6126      	str	r6, [r4, #16]
 800b332:	e7c7      	b.n	800b2c4 <_scanf_chars+0x54>

0800b334 <_scanf_i>:
 800b334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b338:	460c      	mov	r4, r1
 800b33a:	469a      	mov	sl, r3
 800b33c:	4b74      	ldr	r3, [pc, #464]	; (800b510 <_scanf_i+0x1dc>)
 800b33e:	b087      	sub	sp, #28
 800b340:	4683      	mov	fp, r0
 800b342:	4616      	mov	r6, r2
 800b344:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b348:	ab03      	add	r3, sp, #12
 800b34a:	68a7      	ldr	r7, [r4, #8]
 800b34c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b350:	4b70      	ldr	r3, [pc, #448]	; (800b514 <_scanf_i+0x1e0>)
 800b352:	69a1      	ldr	r1, [r4, #24]
 800b354:	4a70      	ldr	r2, [pc, #448]	; (800b518 <_scanf_i+0x1e4>)
 800b356:	f104 091c 	add.w	r9, r4, #28
 800b35a:	2903      	cmp	r1, #3
 800b35c:	bf08      	it	eq
 800b35e:	461a      	moveq	r2, r3
 800b360:	1e7b      	subs	r3, r7, #1
 800b362:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800b366:	bf84      	itt	hi
 800b368:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b36c:	60a3      	strhi	r3, [r4, #8]
 800b36e:	6823      	ldr	r3, [r4, #0]
 800b370:	bf88      	it	hi
 800b372:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b376:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800b37a:	6023      	str	r3, [r4, #0]
 800b37c:	bf98      	it	ls
 800b37e:	2700      	movls	r7, #0
 800b380:	464b      	mov	r3, r9
 800b382:	f04f 0800 	mov.w	r8, #0
 800b386:	9200      	str	r2, [sp, #0]
 800b388:	bf88      	it	hi
 800b38a:	197f      	addhi	r7, r7, r5
 800b38c:	6831      	ldr	r1, [r6, #0]
 800b38e:	9301      	str	r3, [sp, #4]
 800b390:	ab03      	add	r3, sp, #12
 800b392:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800b396:	2202      	movs	r2, #2
 800b398:	7809      	ldrb	r1, [r1, #0]
 800b39a:	f000 fa67 	bl	800b86c <memchr>
 800b39e:	9b01      	ldr	r3, [sp, #4]
 800b3a0:	b330      	cbz	r0, 800b3f0 <_scanf_i+0xbc>
 800b3a2:	f1b8 0f01 	cmp.w	r8, #1
 800b3a6:	d15a      	bne.n	800b45e <_scanf_i+0x12a>
 800b3a8:	6862      	ldr	r2, [r4, #4]
 800b3aa:	b92a      	cbnz	r2, 800b3b8 <_scanf_i+0x84>
 800b3ac:	2108      	movs	r1, #8
 800b3ae:	6822      	ldr	r2, [r4, #0]
 800b3b0:	6061      	str	r1, [r4, #4]
 800b3b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b3b6:	6022      	str	r2, [r4, #0]
 800b3b8:	6822      	ldr	r2, [r4, #0]
 800b3ba:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800b3be:	6022      	str	r2, [r4, #0]
 800b3c0:	68a2      	ldr	r2, [r4, #8]
 800b3c2:	1e51      	subs	r1, r2, #1
 800b3c4:	60a1      	str	r1, [r4, #8]
 800b3c6:	b19a      	cbz	r2, 800b3f0 <_scanf_i+0xbc>
 800b3c8:	6832      	ldr	r2, [r6, #0]
 800b3ca:	1c5d      	adds	r5, r3, #1
 800b3cc:	1c51      	adds	r1, r2, #1
 800b3ce:	6031      	str	r1, [r6, #0]
 800b3d0:	7812      	ldrb	r2, [r2, #0]
 800b3d2:	701a      	strb	r2, [r3, #0]
 800b3d4:	6873      	ldr	r3, [r6, #4]
 800b3d6:	3b01      	subs	r3, #1
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	6073      	str	r3, [r6, #4]
 800b3dc:	dc07      	bgt.n	800b3ee <_scanf_i+0xba>
 800b3de:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b3e2:	4631      	mov	r1, r6
 800b3e4:	4658      	mov	r0, fp
 800b3e6:	4798      	blx	r3
 800b3e8:	2800      	cmp	r0, #0
 800b3ea:	f040 8087 	bne.w	800b4fc <_scanf_i+0x1c8>
 800b3ee:	462b      	mov	r3, r5
 800b3f0:	f108 0801 	add.w	r8, r8, #1
 800b3f4:	f1b8 0f03 	cmp.w	r8, #3
 800b3f8:	d1c8      	bne.n	800b38c <_scanf_i+0x58>
 800b3fa:	6862      	ldr	r2, [r4, #4]
 800b3fc:	b90a      	cbnz	r2, 800b402 <_scanf_i+0xce>
 800b3fe:	220a      	movs	r2, #10
 800b400:	6062      	str	r2, [r4, #4]
 800b402:	6862      	ldr	r2, [r4, #4]
 800b404:	4945      	ldr	r1, [pc, #276]	; (800b51c <_scanf_i+0x1e8>)
 800b406:	6960      	ldr	r0, [r4, #20]
 800b408:	1a89      	subs	r1, r1, r2
 800b40a:	9301      	str	r3, [sp, #4]
 800b40c:	f000 f888 	bl	800b520 <__sccl>
 800b410:	9b01      	ldr	r3, [sp, #4]
 800b412:	f04f 0800 	mov.w	r8, #0
 800b416:	461d      	mov	r5, r3
 800b418:	68a3      	ldr	r3, [r4, #8]
 800b41a:	6822      	ldr	r2, [r4, #0]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d03b      	beq.n	800b498 <_scanf_i+0x164>
 800b420:	6831      	ldr	r1, [r6, #0]
 800b422:	6960      	ldr	r0, [r4, #20]
 800b424:	f891 c000 	ldrb.w	ip, [r1]
 800b428:	f810 000c 	ldrb.w	r0, [r0, ip]
 800b42c:	2800      	cmp	r0, #0
 800b42e:	d033      	beq.n	800b498 <_scanf_i+0x164>
 800b430:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800b434:	d121      	bne.n	800b47a <_scanf_i+0x146>
 800b436:	0510      	lsls	r0, r2, #20
 800b438:	d51f      	bpl.n	800b47a <_scanf_i+0x146>
 800b43a:	f108 0801 	add.w	r8, r8, #1
 800b43e:	b117      	cbz	r7, 800b446 <_scanf_i+0x112>
 800b440:	3301      	adds	r3, #1
 800b442:	3f01      	subs	r7, #1
 800b444:	60a3      	str	r3, [r4, #8]
 800b446:	6873      	ldr	r3, [r6, #4]
 800b448:	3b01      	subs	r3, #1
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	6073      	str	r3, [r6, #4]
 800b44e:	dd1c      	ble.n	800b48a <_scanf_i+0x156>
 800b450:	6833      	ldr	r3, [r6, #0]
 800b452:	3301      	adds	r3, #1
 800b454:	6033      	str	r3, [r6, #0]
 800b456:	68a3      	ldr	r3, [r4, #8]
 800b458:	3b01      	subs	r3, #1
 800b45a:	60a3      	str	r3, [r4, #8]
 800b45c:	e7dc      	b.n	800b418 <_scanf_i+0xe4>
 800b45e:	f1b8 0f02 	cmp.w	r8, #2
 800b462:	d1ad      	bne.n	800b3c0 <_scanf_i+0x8c>
 800b464:	6822      	ldr	r2, [r4, #0]
 800b466:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800b46a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b46e:	d1bf      	bne.n	800b3f0 <_scanf_i+0xbc>
 800b470:	2110      	movs	r1, #16
 800b472:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b476:	6061      	str	r1, [r4, #4]
 800b478:	e7a1      	b.n	800b3be <_scanf_i+0x8a>
 800b47a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800b47e:	6022      	str	r2, [r4, #0]
 800b480:	780b      	ldrb	r3, [r1, #0]
 800b482:	3501      	adds	r5, #1
 800b484:	f805 3c01 	strb.w	r3, [r5, #-1]
 800b488:	e7dd      	b.n	800b446 <_scanf_i+0x112>
 800b48a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b48e:	4631      	mov	r1, r6
 800b490:	4658      	mov	r0, fp
 800b492:	4798      	blx	r3
 800b494:	2800      	cmp	r0, #0
 800b496:	d0de      	beq.n	800b456 <_scanf_i+0x122>
 800b498:	6823      	ldr	r3, [r4, #0]
 800b49a:	05d9      	lsls	r1, r3, #23
 800b49c:	d50c      	bpl.n	800b4b8 <_scanf_i+0x184>
 800b49e:	454d      	cmp	r5, r9
 800b4a0:	d908      	bls.n	800b4b4 <_scanf_i+0x180>
 800b4a2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b4a6:	1e6f      	subs	r7, r5, #1
 800b4a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b4ac:	4632      	mov	r2, r6
 800b4ae:	4658      	mov	r0, fp
 800b4b0:	4798      	blx	r3
 800b4b2:	463d      	mov	r5, r7
 800b4b4:	454d      	cmp	r5, r9
 800b4b6:	d029      	beq.n	800b50c <_scanf_i+0x1d8>
 800b4b8:	6822      	ldr	r2, [r4, #0]
 800b4ba:	f012 0210 	ands.w	r2, r2, #16
 800b4be:	d113      	bne.n	800b4e8 <_scanf_i+0x1b4>
 800b4c0:	702a      	strb	r2, [r5, #0]
 800b4c2:	6863      	ldr	r3, [r4, #4]
 800b4c4:	4649      	mov	r1, r9
 800b4c6:	4658      	mov	r0, fp
 800b4c8:	9e00      	ldr	r6, [sp, #0]
 800b4ca:	47b0      	blx	r6
 800b4cc:	f8da 3000 	ldr.w	r3, [sl]
 800b4d0:	6821      	ldr	r1, [r4, #0]
 800b4d2:	1d1a      	adds	r2, r3, #4
 800b4d4:	f8ca 2000 	str.w	r2, [sl]
 800b4d8:	f011 0f20 	tst.w	r1, #32
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	d010      	beq.n	800b502 <_scanf_i+0x1ce>
 800b4e0:	6018      	str	r0, [r3, #0]
 800b4e2:	68e3      	ldr	r3, [r4, #12]
 800b4e4:	3301      	adds	r3, #1
 800b4e6:	60e3      	str	r3, [r4, #12]
 800b4e8:	2000      	movs	r0, #0
 800b4ea:	eba5 0509 	sub.w	r5, r5, r9
 800b4ee:	44a8      	add	r8, r5
 800b4f0:	6925      	ldr	r5, [r4, #16]
 800b4f2:	4445      	add	r5, r8
 800b4f4:	6125      	str	r5, [r4, #16]
 800b4f6:	b007      	add	sp, #28
 800b4f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4fc:	f04f 0800 	mov.w	r8, #0
 800b500:	e7ca      	b.n	800b498 <_scanf_i+0x164>
 800b502:	07ca      	lsls	r2, r1, #31
 800b504:	bf4c      	ite	mi
 800b506:	8018      	strhmi	r0, [r3, #0]
 800b508:	6018      	strpl	r0, [r3, #0]
 800b50a:	e7ea      	b.n	800b4e2 <_scanf_i+0x1ae>
 800b50c:	2001      	movs	r0, #1
 800b50e:	e7f2      	b.n	800b4f6 <_scanf_i+0x1c2>
 800b510:	0800bc58 	.word	0x0800bc58
 800b514:	0800b679 	.word	0x0800b679
 800b518:	0800b791 	.word	0x0800b791
 800b51c:	0800bf1b 	.word	0x0800bf1b

0800b520 <__sccl>:
 800b520:	b570      	push	{r4, r5, r6, lr}
 800b522:	780b      	ldrb	r3, [r1, #0]
 800b524:	1e44      	subs	r4, r0, #1
 800b526:	2b5e      	cmp	r3, #94	; 0x5e
 800b528:	bf13      	iteet	ne
 800b52a:	1c4a      	addne	r2, r1, #1
 800b52c:	1c8a      	addeq	r2, r1, #2
 800b52e:	784b      	ldrbeq	r3, [r1, #1]
 800b530:	2100      	movne	r1, #0
 800b532:	bf08      	it	eq
 800b534:	2101      	moveq	r1, #1
 800b536:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800b53a:	f804 1f01 	strb.w	r1, [r4, #1]!
 800b53e:	42ac      	cmp	r4, r5
 800b540:	d1fb      	bne.n	800b53a <__sccl+0x1a>
 800b542:	b913      	cbnz	r3, 800b54a <__sccl+0x2a>
 800b544:	3a01      	subs	r2, #1
 800b546:	4610      	mov	r0, r2
 800b548:	bd70      	pop	{r4, r5, r6, pc}
 800b54a:	f081 0401 	eor.w	r4, r1, #1
 800b54e:	54c4      	strb	r4, [r0, r3]
 800b550:	1c51      	adds	r1, r2, #1
 800b552:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 800b556:	1e4e      	subs	r6, r1, #1
 800b558:	2d2d      	cmp	r5, #45	; 0x2d
 800b55a:	460a      	mov	r2, r1
 800b55c:	d006      	beq.n	800b56c <__sccl+0x4c>
 800b55e:	2d5d      	cmp	r5, #93	; 0x5d
 800b560:	d0f1      	beq.n	800b546 <__sccl+0x26>
 800b562:	b90d      	cbnz	r5, 800b568 <__sccl+0x48>
 800b564:	4632      	mov	r2, r6
 800b566:	e7ee      	b.n	800b546 <__sccl+0x26>
 800b568:	462b      	mov	r3, r5
 800b56a:	e7f0      	b.n	800b54e <__sccl+0x2e>
 800b56c:	780e      	ldrb	r6, [r1, #0]
 800b56e:	2e5d      	cmp	r6, #93	; 0x5d
 800b570:	d0fa      	beq.n	800b568 <__sccl+0x48>
 800b572:	42b3      	cmp	r3, r6
 800b574:	dcf8      	bgt.n	800b568 <__sccl+0x48>
 800b576:	3301      	adds	r3, #1
 800b578:	429e      	cmp	r6, r3
 800b57a:	54c4      	strb	r4, [r0, r3]
 800b57c:	dcfb      	bgt.n	800b576 <__sccl+0x56>
 800b57e:	3102      	adds	r1, #2
 800b580:	e7e7      	b.n	800b552 <__sccl+0x32>

0800b582 <_strtol_l.isra.0>:
 800b582:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b586:	4680      	mov	r8, r0
 800b588:	4689      	mov	r9, r1
 800b58a:	4692      	mov	sl, r2
 800b58c:	461e      	mov	r6, r3
 800b58e:	460f      	mov	r7, r1
 800b590:	463d      	mov	r5, r7
 800b592:	9808      	ldr	r0, [sp, #32]
 800b594:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b598:	f000 f944 	bl	800b824 <__locale_ctype_ptr_l>
 800b59c:	4420      	add	r0, r4
 800b59e:	7843      	ldrb	r3, [r0, #1]
 800b5a0:	f013 0308 	ands.w	r3, r3, #8
 800b5a4:	d132      	bne.n	800b60c <_strtol_l.isra.0+0x8a>
 800b5a6:	2c2d      	cmp	r4, #45	; 0x2d
 800b5a8:	d132      	bne.n	800b610 <_strtol_l.isra.0+0x8e>
 800b5aa:	2201      	movs	r2, #1
 800b5ac:	787c      	ldrb	r4, [r7, #1]
 800b5ae:	1cbd      	adds	r5, r7, #2
 800b5b0:	2e00      	cmp	r6, #0
 800b5b2:	d05d      	beq.n	800b670 <_strtol_l.isra.0+0xee>
 800b5b4:	2e10      	cmp	r6, #16
 800b5b6:	d109      	bne.n	800b5cc <_strtol_l.isra.0+0x4a>
 800b5b8:	2c30      	cmp	r4, #48	; 0x30
 800b5ba:	d107      	bne.n	800b5cc <_strtol_l.isra.0+0x4a>
 800b5bc:	782b      	ldrb	r3, [r5, #0]
 800b5be:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b5c2:	2b58      	cmp	r3, #88	; 0x58
 800b5c4:	d14f      	bne.n	800b666 <_strtol_l.isra.0+0xe4>
 800b5c6:	2610      	movs	r6, #16
 800b5c8:	786c      	ldrb	r4, [r5, #1]
 800b5ca:	3502      	adds	r5, #2
 800b5cc:	2a00      	cmp	r2, #0
 800b5ce:	bf14      	ite	ne
 800b5d0:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800b5d4:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800b5d8:	2700      	movs	r7, #0
 800b5da:	fbb1 fcf6 	udiv	ip, r1, r6
 800b5de:	4638      	mov	r0, r7
 800b5e0:	fb06 1e1c 	mls	lr, r6, ip, r1
 800b5e4:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800b5e8:	2b09      	cmp	r3, #9
 800b5ea:	d817      	bhi.n	800b61c <_strtol_l.isra.0+0x9a>
 800b5ec:	461c      	mov	r4, r3
 800b5ee:	42a6      	cmp	r6, r4
 800b5f0:	dd23      	ble.n	800b63a <_strtol_l.isra.0+0xb8>
 800b5f2:	1c7b      	adds	r3, r7, #1
 800b5f4:	d007      	beq.n	800b606 <_strtol_l.isra.0+0x84>
 800b5f6:	4584      	cmp	ip, r0
 800b5f8:	d31c      	bcc.n	800b634 <_strtol_l.isra.0+0xb2>
 800b5fa:	d101      	bne.n	800b600 <_strtol_l.isra.0+0x7e>
 800b5fc:	45a6      	cmp	lr, r4
 800b5fe:	db19      	blt.n	800b634 <_strtol_l.isra.0+0xb2>
 800b600:	2701      	movs	r7, #1
 800b602:	fb00 4006 	mla	r0, r0, r6, r4
 800b606:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b60a:	e7eb      	b.n	800b5e4 <_strtol_l.isra.0+0x62>
 800b60c:	462f      	mov	r7, r5
 800b60e:	e7bf      	b.n	800b590 <_strtol_l.isra.0+0xe>
 800b610:	2c2b      	cmp	r4, #43	; 0x2b
 800b612:	bf04      	itt	eq
 800b614:	1cbd      	addeq	r5, r7, #2
 800b616:	787c      	ldrbeq	r4, [r7, #1]
 800b618:	461a      	mov	r2, r3
 800b61a:	e7c9      	b.n	800b5b0 <_strtol_l.isra.0+0x2e>
 800b61c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800b620:	2b19      	cmp	r3, #25
 800b622:	d801      	bhi.n	800b628 <_strtol_l.isra.0+0xa6>
 800b624:	3c37      	subs	r4, #55	; 0x37
 800b626:	e7e2      	b.n	800b5ee <_strtol_l.isra.0+0x6c>
 800b628:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800b62c:	2b19      	cmp	r3, #25
 800b62e:	d804      	bhi.n	800b63a <_strtol_l.isra.0+0xb8>
 800b630:	3c57      	subs	r4, #87	; 0x57
 800b632:	e7dc      	b.n	800b5ee <_strtol_l.isra.0+0x6c>
 800b634:	f04f 37ff 	mov.w	r7, #4294967295
 800b638:	e7e5      	b.n	800b606 <_strtol_l.isra.0+0x84>
 800b63a:	1c7b      	adds	r3, r7, #1
 800b63c:	d108      	bne.n	800b650 <_strtol_l.isra.0+0xce>
 800b63e:	2322      	movs	r3, #34	; 0x22
 800b640:	4608      	mov	r0, r1
 800b642:	f8c8 3000 	str.w	r3, [r8]
 800b646:	f1ba 0f00 	cmp.w	sl, #0
 800b64a:	d107      	bne.n	800b65c <_strtol_l.isra.0+0xda>
 800b64c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b650:	b102      	cbz	r2, 800b654 <_strtol_l.isra.0+0xd2>
 800b652:	4240      	negs	r0, r0
 800b654:	f1ba 0f00 	cmp.w	sl, #0
 800b658:	d0f8      	beq.n	800b64c <_strtol_l.isra.0+0xca>
 800b65a:	b10f      	cbz	r7, 800b660 <_strtol_l.isra.0+0xde>
 800b65c:	f105 39ff 	add.w	r9, r5, #4294967295
 800b660:	f8ca 9000 	str.w	r9, [sl]
 800b664:	e7f2      	b.n	800b64c <_strtol_l.isra.0+0xca>
 800b666:	2430      	movs	r4, #48	; 0x30
 800b668:	2e00      	cmp	r6, #0
 800b66a:	d1af      	bne.n	800b5cc <_strtol_l.isra.0+0x4a>
 800b66c:	2608      	movs	r6, #8
 800b66e:	e7ad      	b.n	800b5cc <_strtol_l.isra.0+0x4a>
 800b670:	2c30      	cmp	r4, #48	; 0x30
 800b672:	d0a3      	beq.n	800b5bc <_strtol_l.isra.0+0x3a>
 800b674:	260a      	movs	r6, #10
 800b676:	e7a9      	b.n	800b5cc <_strtol_l.isra.0+0x4a>

0800b678 <_strtol_r>:
 800b678:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b67a:	4c06      	ldr	r4, [pc, #24]	; (800b694 <_strtol_r+0x1c>)
 800b67c:	4d06      	ldr	r5, [pc, #24]	; (800b698 <_strtol_r+0x20>)
 800b67e:	6824      	ldr	r4, [r4, #0]
 800b680:	6a24      	ldr	r4, [r4, #32]
 800b682:	2c00      	cmp	r4, #0
 800b684:	bf08      	it	eq
 800b686:	462c      	moveq	r4, r5
 800b688:	9400      	str	r4, [sp, #0]
 800b68a:	f7ff ff7a 	bl	800b582 <_strtol_l.isra.0>
 800b68e:	b003      	add	sp, #12
 800b690:	bd30      	pop	{r4, r5, pc}
 800b692:	bf00      	nop
 800b694:	2000017c 	.word	0x2000017c
 800b698:	200001e0 	.word	0x200001e0

0800b69c <_strtoul_l.isra.0>:
 800b69c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6a0:	4680      	mov	r8, r0
 800b6a2:	4689      	mov	r9, r1
 800b6a4:	4692      	mov	sl, r2
 800b6a6:	461e      	mov	r6, r3
 800b6a8:	460f      	mov	r7, r1
 800b6aa:	463d      	mov	r5, r7
 800b6ac:	9808      	ldr	r0, [sp, #32]
 800b6ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b6b2:	f000 f8b7 	bl	800b824 <__locale_ctype_ptr_l>
 800b6b6:	4420      	add	r0, r4
 800b6b8:	7843      	ldrb	r3, [r0, #1]
 800b6ba:	f013 0308 	ands.w	r3, r3, #8
 800b6be:	d130      	bne.n	800b722 <_strtoul_l.isra.0+0x86>
 800b6c0:	2c2d      	cmp	r4, #45	; 0x2d
 800b6c2:	d130      	bne.n	800b726 <_strtoul_l.isra.0+0x8a>
 800b6c4:	2101      	movs	r1, #1
 800b6c6:	787c      	ldrb	r4, [r7, #1]
 800b6c8:	1cbd      	adds	r5, r7, #2
 800b6ca:	2e00      	cmp	r6, #0
 800b6cc:	d05c      	beq.n	800b788 <_strtoul_l.isra.0+0xec>
 800b6ce:	2e10      	cmp	r6, #16
 800b6d0:	d109      	bne.n	800b6e6 <_strtoul_l.isra.0+0x4a>
 800b6d2:	2c30      	cmp	r4, #48	; 0x30
 800b6d4:	d107      	bne.n	800b6e6 <_strtoul_l.isra.0+0x4a>
 800b6d6:	782b      	ldrb	r3, [r5, #0]
 800b6d8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b6dc:	2b58      	cmp	r3, #88	; 0x58
 800b6de:	d14e      	bne.n	800b77e <_strtoul_l.isra.0+0xe2>
 800b6e0:	2610      	movs	r6, #16
 800b6e2:	786c      	ldrb	r4, [r5, #1]
 800b6e4:	3502      	adds	r5, #2
 800b6e6:	f04f 32ff 	mov.w	r2, #4294967295
 800b6ea:	fbb2 f2f6 	udiv	r2, r2, r6
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	fb06 fc02 	mul.w	ip, r6, r2
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	ea6f 0c0c 	mvn.w	ip, ip
 800b6fa:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800b6fe:	2f09      	cmp	r7, #9
 800b700:	d817      	bhi.n	800b732 <_strtoul_l.isra.0+0x96>
 800b702:	463c      	mov	r4, r7
 800b704:	42a6      	cmp	r6, r4
 800b706:	dd23      	ble.n	800b750 <_strtoul_l.isra.0+0xb4>
 800b708:	2b00      	cmp	r3, #0
 800b70a:	db1e      	blt.n	800b74a <_strtoul_l.isra.0+0xae>
 800b70c:	4282      	cmp	r2, r0
 800b70e:	d31c      	bcc.n	800b74a <_strtoul_l.isra.0+0xae>
 800b710:	d101      	bne.n	800b716 <_strtoul_l.isra.0+0x7a>
 800b712:	45a4      	cmp	ip, r4
 800b714:	db19      	blt.n	800b74a <_strtoul_l.isra.0+0xae>
 800b716:	2301      	movs	r3, #1
 800b718:	fb00 4006 	mla	r0, r0, r6, r4
 800b71c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b720:	e7eb      	b.n	800b6fa <_strtoul_l.isra.0+0x5e>
 800b722:	462f      	mov	r7, r5
 800b724:	e7c1      	b.n	800b6aa <_strtoul_l.isra.0+0xe>
 800b726:	2c2b      	cmp	r4, #43	; 0x2b
 800b728:	bf04      	itt	eq
 800b72a:	1cbd      	addeq	r5, r7, #2
 800b72c:	787c      	ldrbeq	r4, [r7, #1]
 800b72e:	4619      	mov	r1, r3
 800b730:	e7cb      	b.n	800b6ca <_strtoul_l.isra.0+0x2e>
 800b732:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800b736:	2f19      	cmp	r7, #25
 800b738:	d801      	bhi.n	800b73e <_strtoul_l.isra.0+0xa2>
 800b73a:	3c37      	subs	r4, #55	; 0x37
 800b73c:	e7e2      	b.n	800b704 <_strtoul_l.isra.0+0x68>
 800b73e:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800b742:	2f19      	cmp	r7, #25
 800b744:	d804      	bhi.n	800b750 <_strtoul_l.isra.0+0xb4>
 800b746:	3c57      	subs	r4, #87	; 0x57
 800b748:	e7dc      	b.n	800b704 <_strtoul_l.isra.0+0x68>
 800b74a:	f04f 33ff 	mov.w	r3, #4294967295
 800b74e:	e7e5      	b.n	800b71c <_strtoul_l.isra.0+0x80>
 800b750:	2b00      	cmp	r3, #0
 800b752:	da09      	bge.n	800b768 <_strtoul_l.isra.0+0xcc>
 800b754:	2322      	movs	r3, #34	; 0x22
 800b756:	f04f 30ff 	mov.w	r0, #4294967295
 800b75a:	f8c8 3000 	str.w	r3, [r8]
 800b75e:	f1ba 0f00 	cmp.w	sl, #0
 800b762:	d107      	bne.n	800b774 <_strtoul_l.isra.0+0xd8>
 800b764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b768:	b101      	cbz	r1, 800b76c <_strtoul_l.isra.0+0xd0>
 800b76a:	4240      	negs	r0, r0
 800b76c:	f1ba 0f00 	cmp.w	sl, #0
 800b770:	d0f8      	beq.n	800b764 <_strtoul_l.isra.0+0xc8>
 800b772:	b10b      	cbz	r3, 800b778 <_strtoul_l.isra.0+0xdc>
 800b774:	f105 39ff 	add.w	r9, r5, #4294967295
 800b778:	f8ca 9000 	str.w	r9, [sl]
 800b77c:	e7f2      	b.n	800b764 <_strtoul_l.isra.0+0xc8>
 800b77e:	2430      	movs	r4, #48	; 0x30
 800b780:	2e00      	cmp	r6, #0
 800b782:	d1b0      	bne.n	800b6e6 <_strtoul_l.isra.0+0x4a>
 800b784:	2608      	movs	r6, #8
 800b786:	e7ae      	b.n	800b6e6 <_strtoul_l.isra.0+0x4a>
 800b788:	2c30      	cmp	r4, #48	; 0x30
 800b78a:	d0a4      	beq.n	800b6d6 <_strtoul_l.isra.0+0x3a>
 800b78c:	260a      	movs	r6, #10
 800b78e:	e7aa      	b.n	800b6e6 <_strtoul_l.isra.0+0x4a>

0800b790 <_strtoul_r>:
 800b790:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b792:	4c06      	ldr	r4, [pc, #24]	; (800b7ac <_strtoul_r+0x1c>)
 800b794:	4d06      	ldr	r5, [pc, #24]	; (800b7b0 <_strtoul_r+0x20>)
 800b796:	6824      	ldr	r4, [r4, #0]
 800b798:	6a24      	ldr	r4, [r4, #32]
 800b79a:	2c00      	cmp	r4, #0
 800b79c:	bf08      	it	eq
 800b79e:	462c      	moveq	r4, r5
 800b7a0:	9400      	str	r4, [sp, #0]
 800b7a2:	f7ff ff7b 	bl	800b69c <_strtoul_l.isra.0>
 800b7a6:	b003      	add	sp, #12
 800b7a8:	bd30      	pop	{r4, r5, pc}
 800b7aa:	bf00      	nop
 800b7ac:	2000017c 	.word	0x2000017c
 800b7b0:	200001e0 	.word	0x200001e0

0800b7b4 <__submore>:
 800b7b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7b8:	460c      	mov	r4, r1
 800b7ba:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b7bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b7c0:	4299      	cmp	r1, r3
 800b7c2:	d11b      	bne.n	800b7fc <__submore+0x48>
 800b7c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b7c8:	f000 f8c4 	bl	800b954 <_malloc_r>
 800b7cc:	b918      	cbnz	r0, 800b7d6 <__submore+0x22>
 800b7ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b7d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b7da:	63a3      	str	r3, [r4, #56]	; 0x38
 800b7dc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800b7e0:	6360      	str	r0, [r4, #52]	; 0x34
 800b7e2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800b7e6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800b7ea:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b7ee:	7043      	strb	r3, [r0, #1]
 800b7f0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b7f4:	7003      	strb	r3, [r0, #0]
 800b7f6:	6020      	str	r0, [r4, #0]
 800b7f8:	2000      	movs	r0, #0
 800b7fa:	e7ea      	b.n	800b7d2 <__submore+0x1e>
 800b7fc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b7fe:	0077      	lsls	r7, r6, #1
 800b800:	463a      	mov	r2, r7
 800b802:	f000 f901 	bl	800ba08 <_realloc_r>
 800b806:	4605      	mov	r5, r0
 800b808:	2800      	cmp	r0, #0
 800b80a:	d0e0      	beq.n	800b7ce <__submore+0x1a>
 800b80c:	eb00 0806 	add.w	r8, r0, r6
 800b810:	4601      	mov	r1, r0
 800b812:	4632      	mov	r2, r6
 800b814:	4640      	mov	r0, r8
 800b816:	f7ff f847 	bl	800a8a8 <memcpy>
 800b81a:	f8c4 8000 	str.w	r8, [r4]
 800b81e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800b822:	e7e9      	b.n	800b7f8 <__submore+0x44>

0800b824 <__locale_ctype_ptr_l>:
 800b824:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800b828:	4770      	bx	lr
	...

0800b82c <__locale_ctype_ptr>:
 800b82c:	4b04      	ldr	r3, [pc, #16]	; (800b840 <__locale_ctype_ptr+0x14>)
 800b82e:	4a05      	ldr	r2, [pc, #20]	; (800b844 <__locale_ctype_ptr+0x18>)
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	6a1b      	ldr	r3, [r3, #32]
 800b834:	2b00      	cmp	r3, #0
 800b836:	bf08      	it	eq
 800b838:	4613      	moveq	r3, r2
 800b83a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800b83e:	4770      	bx	lr
 800b840:	2000017c 	.word	0x2000017c
 800b844:	200001e0 	.word	0x200001e0

0800b848 <__ascii_mbtowc>:
 800b848:	b082      	sub	sp, #8
 800b84a:	b901      	cbnz	r1, 800b84e <__ascii_mbtowc+0x6>
 800b84c:	a901      	add	r1, sp, #4
 800b84e:	b142      	cbz	r2, 800b862 <__ascii_mbtowc+0x1a>
 800b850:	b14b      	cbz	r3, 800b866 <__ascii_mbtowc+0x1e>
 800b852:	7813      	ldrb	r3, [r2, #0]
 800b854:	600b      	str	r3, [r1, #0]
 800b856:	7812      	ldrb	r2, [r2, #0]
 800b858:	1c10      	adds	r0, r2, #0
 800b85a:	bf18      	it	ne
 800b85c:	2001      	movne	r0, #1
 800b85e:	b002      	add	sp, #8
 800b860:	4770      	bx	lr
 800b862:	4610      	mov	r0, r2
 800b864:	e7fb      	b.n	800b85e <__ascii_mbtowc+0x16>
 800b866:	f06f 0001 	mvn.w	r0, #1
 800b86a:	e7f8      	b.n	800b85e <__ascii_mbtowc+0x16>

0800b86c <memchr>:
 800b86c:	b510      	push	{r4, lr}
 800b86e:	b2c9      	uxtb	r1, r1
 800b870:	4402      	add	r2, r0
 800b872:	4290      	cmp	r0, r2
 800b874:	4603      	mov	r3, r0
 800b876:	d101      	bne.n	800b87c <memchr+0x10>
 800b878:	2300      	movs	r3, #0
 800b87a:	e003      	b.n	800b884 <memchr+0x18>
 800b87c:	781c      	ldrb	r4, [r3, #0]
 800b87e:	3001      	adds	r0, #1
 800b880:	428c      	cmp	r4, r1
 800b882:	d1f6      	bne.n	800b872 <memchr+0x6>
 800b884:	4618      	mov	r0, r3
 800b886:	bd10      	pop	{r4, pc}

0800b888 <memmove>:
 800b888:	4288      	cmp	r0, r1
 800b88a:	b510      	push	{r4, lr}
 800b88c:	eb01 0302 	add.w	r3, r1, r2
 800b890:	d807      	bhi.n	800b8a2 <memmove+0x1a>
 800b892:	1e42      	subs	r2, r0, #1
 800b894:	4299      	cmp	r1, r3
 800b896:	d00a      	beq.n	800b8ae <memmove+0x26>
 800b898:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b89c:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b8a0:	e7f8      	b.n	800b894 <memmove+0xc>
 800b8a2:	4283      	cmp	r3, r0
 800b8a4:	d9f5      	bls.n	800b892 <memmove+0xa>
 800b8a6:	1881      	adds	r1, r0, r2
 800b8a8:	1ad2      	subs	r2, r2, r3
 800b8aa:	42d3      	cmn	r3, r2
 800b8ac:	d100      	bne.n	800b8b0 <memmove+0x28>
 800b8ae:	bd10      	pop	{r4, pc}
 800b8b0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b8b4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b8b8:	e7f7      	b.n	800b8aa <memmove+0x22>
	...

0800b8bc <_free_r>:
 800b8bc:	b538      	push	{r3, r4, r5, lr}
 800b8be:	4605      	mov	r5, r0
 800b8c0:	2900      	cmp	r1, #0
 800b8c2:	d043      	beq.n	800b94c <_free_r+0x90>
 800b8c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b8c8:	1f0c      	subs	r4, r1, #4
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	bfb8      	it	lt
 800b8ce:	18e4      	addlt	r4, r4, r3
 800b8d0:	f000 f8dd 	bl	800ba8e <__malloc_lock>
 800b8d4:	4a1e      	ldr	r2, [pc, #120]	; (800b950 <_free_r+0x94>)
 800b8d6:	6813      	ldr	r3, [r2, #0]
 800b8d8:	4610      	mov	r0, r2
 800b8da:	b933      	cbnz	r3, 800b8ea <_free_r+0x2e>
 800b8dc:	6063      	str	r3, [r4, #4]
 800b8de:	6014      	str	r4, [r2, #0]
 800b8e0:	4628      	mov	r0, r5
 800b8e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b8e6:	f000 b8d3 	b.w	800ba90 <__malloc_unlock>
 800b8ea:	42a3      	cmp	r3, r4
 800b8ec:	d90b      	bls.n	800b906 <_free_r+0x4a>
 800b8ee:	6821      	ldr	r1, [r4, #0]
 800b8f0:	1862      	adds	r2, r4, r1
 800b8f2:	4293      	cmp	r3, r2
 800b8f4:	bf01      	itttt	eq
 800b8f6:	681a      	ldreq	r2, [r3, #0]
 800b8f8:	685b      	ldreq	r3, [r3, #4]
 800b8fa:	1852      	addeq	r2, r2, r1
 800b8fc:	6022      	streq	r2, [r4, #0]
 800b8fe:	6063      	str	r3, [r4, #4]
 800b900:	6004      	str	r4, [r0, #0]
 800b902:	e7ed      	b.n	800b8e0 <_free_r+0x24>
 800b904:	4613      	mov	r3, r2
 800b906:	685a      	ldr	r2, [r3, #4]
 800b908:	b10a      	cbz	r2, 800b90e <_free_r+0x52>
 800b90a:	42a2      	cmp	r2, r4
 800b90c:	d9fa      	bls.n	800b904 <_free_r+0x48>
 800b90e:	6819      	ldr	r1, [r3, #0]
 800b910:	1858      	adds	r0, r3, r1
 800b912:	42a0      	cmp	r0, r4
 800b914:	d10b      	bne.n	800b92e <_free_r+0x72>
 800b916:	6820      	ldr	r0, [r4, #0]
 800b918:	4401      	add	r1, r0
 800b91a:	1858      	adds	r0, r3, r1
 800b91c:	4282      	cmp	r2, r0
 800b91e:	6019      	str	r1, [r3, #0]
 800b920:	d1de      	bne.n	800b8e0 <_free_r+0x24>
 800b922:	6810      	ldr	r0, [r2, #0]
 800b924:	6852      	ldr	r2, [r2, #4]
 800b926:	4401      	add	r1, r0
 800b928:	6019      	str	r1, [r3, #0]
 800b92a:	605a      	str	r2, [r3, #4]
 800b92c:	e7d8      	b.n	800b8e0 <_free_r+0x24>
 800b92e:	d902      	bls.n	800b936 <_free_r+0x7a>
 800b930:	230c      	movs	r3, #12
 800b932:	602b      	str	r3, [r5, #0]
 800b934:	e7d4      	b.n	800b8e0 <_free_r+0x24>
 800b936:	6820      	ldr	r0, [r4, #0]
 800b938:	1821      	adds	r1, r4, r0
 800b93a:	428a      	cmp	r2, r1
 800b93c:	bf01      	itttt	eq
 800b93e:	6811      	ldreq	r1, [r2, #0]
 800b940:	6852      	ldreq	r2, [r2, #4]
 800b942:	1809      	addeq	r1, r1, r0
 800b944:	6021      	streq	r1, [r4, #0]
 800b946:	6062      	str	r2, [r4, #4]
 800b948:	605c      	str	r4, [r3, #4]
 800b94a:	e7c9      	b.n	800b8e0 <_free_r+0x24>
 800b94c:	bd38      	pop	{r3, r4, r5, pc}
 800b94e:	bf00      	nop
 800b950:	200005f4 	.word	0x200005f4

0800b954 <_malloc_r>:
 800b954:	b570      	push	{r4, r5, r6, lr}
 800b956:	1ccd      	adds	r5, r1, #3
 800b958:	f025 0503 	bic.w	r5, r5, #3
 800b95c:	3508      	adds	r5, #8
 800b95e:	2d0c      	cmp	r5, #12
 800b960:	bf38      	it	cc
 800b962:	250c      	movcc	r5, #12
 800b964:	2d00      	cmp	r5, #0
 800b966:	4606      	mov	r6, r0
 800b968:	db01      	blt.n	800b96e <_malloc_r+0x1a>
 800b96a:	42a9      	cmp	r1, r5
 800b96c:	d903      	bls.n	800b976 <_malloc_r+0x22>
 800b96e:	230c      	movs	r3, #12
 800b970:	6033      	str	r3, [r6, #0]
 800b972:	2000      	movs	r0, #0
 800b974:	bd70      	pop	{r4, r5, r6, pc}
 800b976:	f000 f88a 	bl	800ba8e <__malloc_lock>
 800b97a:	4a21      	ldr	r2, [pc, #132]	; (800ba00 <_malloc_r+0xac>)
 800b97c:	6814      	ldr	r4, [r2, #0]
 800b97e:	4621      	mov	r1, r4
 800b980:	b991      	cbnz	r1, 800b9a8 <_malloc_r+0x54>
 800b982:	4c20      	ldr	r4, [pc, #128]	; (800ba04 <_malloc_r+0xb0>)
 800b984:	6823      	ldr	r3, [r4, #0]
 800b986:	b91b      	cbnz	r3, 800b990 <_malloc_r+0x3c>
 800b988:	4630      	mov	r0, r6
 800b98a:	f000 f863 	bl	800ba54 <_sbrk_r>
 800b98e:	6020      	str	r0, [r4, #0]
 800b990:	4629      	mov	r1, r5
 800b992:	4630      	mov	r0, r6
 800b994:	f000 f85e 	bl	800ba54 <_sbrk_r>
 800b998:	1c43      	adds	r3, r0, #1
 800b99a:	d124      	bne.n	800b9e6 <_malloc_r+0x92>
 800b99c:	230c      	movs	r3, #12
 800b99e:	4630      	mov	r0, r6
 800b9a0:	6033      	str	r3, [r6, #0]
 800b9a2:	f000 f875 	bl	800ba90 <__malloc_unlock>
 800b9a6:	e7e4      	b.n	800b972 <_malloc_r+0x1e>
 800b9a8:	680b      	ldr	r3, [r1, #0]
 800b9aa:	1b5b      	subs	r3, r3, r5
 800b9ac:	d418      	bmi.n	800b9e0 <_malloc_r+0x8c>
 800b9ae:	2b0b      	cmp	r3, #11
 800b9b0:	d90f      	bls.n	800b9d2 <_malloc_r+0x7e>
 800b9b2:	600b      	str	r3, [r1, #0]
 800b9b4:	18cc      	adds	r4, r1, r3
 800b9b6:	50cd      	str	r5, [r1, r3]
 800b9b8:	4630      	mov	r0, r6
 800b9ba:	f000 f869 	bl	800ba90 <__malloc_unlock>
 800b9be:	f104 000b 	add.w	r0, r4, #11
 800b9c2:	1d23      	adds	r3, r4, #4
 800b9c4:	f020 0007 	bic.w	r0, r0, #7
 800b9c8:	1ac3      	subs	r3, r0, r3
 800b9ca:	d0d3      	beq.n	800b974 <_malloc_r+0x20>
 800b9cc:	425a      	negs	r2, r3
 800b9ce:	50e2      	str	r2, [r4, r3]
 800b9d0:	e7d0      	b.n	800b974 <_malloc_r+0x20>
 800b9d2:	684b      	ldr	r3, [r1, #4]
 800b9d4:	428c      	cmp	r4, r1
 800b9d6:	bf16      	itet	ne
 800b9d8:	6063      	strne	r3, [r4, #4]
 800b9da:	6013      	streq	r3, [r2, #0]
 800b9dc:	460c      	movne	r4, r1
 800b9de:	e7eb      	b.n	800b9b8 <_malloc_r+0x64>
 800b9e0:	460c      	mov	r4, r1
 800b9e2:	6849      	ldr	r1, [r1, #4]
 800b9e4:	e7cc      	b.n	800b980 <_malloc_r+0x2c>
 800b9e6:	1cc4      	adds	r4, r0, #3
 800b9e8:	f024 0403 	bic.w	r4, r4, #3
 800b9ec:	42a0      	cmp	r0, r4
 800b9ee:	d005      	beq.n	800b9fc <_malloc_r+0xa8>
 800b9f0:	1a21      	subs	r1, r4, r0
 800b9f2:	4630      	mov	r0, r6
 800b9f4:	f000 f82e 	bl	800ba54 <_sbrk_r>
 800b9f8:	3001      	adds	r0, #1
 800b9fa:	d0cf      	beq.n	800b99c <_malloc_r+0x48>
 800b9fc:	6025      	str	r5, [r4, #0]
 800b9fe:	e7db      	b.n	800b9b8 <_malloc_r+0x64>
 800ba00:	200005f4 	.word	0x200005f4
 800ba04:	200005f8 	.word	0x200005f8

0800ba08 <_realloc_r>:
 800ba08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba0a:	4607      	mov	r7, r0
 800ba0c:	4614      	mov	r4, r2
 800ba0e:	460e      	mov	r6, r1
 800ba10:	b921      	cbnz	r1, 800ba1c <_realloc_r+0x14>
 800ba12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ba16:	4611      	mov	r1, r2
 800ba18:	f7ff bf9c 	b.w	800b954 <_malloc_r>
 800ba1c:	b922      	cbnz	r2, 800ba28 <_realloc_r+0x20>
 800ba1e:	f7ff ff4d 	bl	800b8bc <_free_r>
 800ba22:	4625      	mov	r5, r4
 800ba24:	4628      	mov	r0, r5
 800ba26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba28:	f000 f833 	bl	800ba92 <_malloc_usable_size_r>
 800ba2c:	42a0      	cmp	r0, r4
 800ba2e:	d20f      	bcs.n	800ba50 <_realloc_r+0x48>
 800ba30:	4621      	mov	r1, r4
 800ba32:	4638      	mov	r0, r7
 800ba34:	f7ff ff8e 	bl	800b954 <_malloc_r>
 800ba38:	4605      	mov	r5, r0
 800ba3a:	2800      	cmp	r0, #0
 800ba3c:	d0f2      	beq.n	800ba24 <_realloc_r+0x1c>
 800ba3e:	4631      	mov	r1, r6
 800ba40:	4622      	mov	r2, r4
 800ba42:	f7fe ff31 	bl	800a8a8 <memcpy>
 800ba46:	4631      	mov	r1, r6
 800ba48:	4638      	mov	r0, r7
 800ba4a:	f7ff ff37 	bl	800b8bc <_free_r>
 800ba4e:	e7e9      	b.n	800ba24 <_realloc_r+0x1c>
 800ba50:	4635      	mov	r5, r6
 800ba52:	e7e7      	b.n	800ba24 <_realloc_r+0x1c>

0800ba54 <_sbrk_r>:
 800ba54:	b538      	push	{r3, r4, r5, lr}
 800ba56:	2300      	movs	r3, #0
 800ba58:	4c05      	ldr	r4, [pc, #20]	; (800ba70 <_sbrk_r+0x1c>)
 800ba5a:	4605      	mov	r5, r0
 800ba5c:	4608      	mov	r0, r1
 800ba5e:	6023      	str	r3, [r4, #0]
 800ba60:	f7f6 fa66 	bl	8001f30 <_sbrk>
 800ba64:	1c43      	adds	r3, r0, #1
 800ba66:	d102      	bne.n	800ba6e <_sbrk_r+0x1a>
 800ba68:	6823      	ldr	r3, [r4, #0]
 800ba6a:	b103      	cbz	r3, 800ba6e <_sbrk_r+0x1a>
 800ba6c:	602b      	str	r3, [r5, #0]
 800ba6e:	bd38      	pop	{r3, r4, r5, pc}
 800ba70:	20000f0c 	.word	0x20000f0c

0800ba74 <__ascii_wctomb>:
 800ba74:	b149      	cbz	r1, 800ba8a <__ascii_wctomb+0x16>
 800ba76:	2aff      	cmp	r2, #255	; 0xff
 800ba78:	bf8b      	itete	hi
 800ba7a:	238a      	movhi	r3, #138	; 0x8a
 800ba7c:	700a      	strbls	r2, [r1, #0]
 800ba7e:	6003      	strhi	r3, [r0, #0]
 800ba80:	2001      	movls	r0, #1
 800ba82:	bf88      	it	hi
 800ba84:	f04f 30ff 	movhi.w	r0, #4294967295
 800ba88:	4770      	bx	lr
 800ba8a:	4608      	mov	r0, r1
 800ba8c:	4770      	bx	lr

0800ba8e <__malloc_lock>:
 800ba8e:	4770      	bx	lr

0800ba90 <__malloc_unlock>:
 800ba90:	4770      	bx	lr

0800ba92 <_malloc_usable_size_r>:
 800ba92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba96:	1f18      	subs	r0, r3, #4
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	bfbc      	itt	lt
 800ba9c:	580b      	ldrlt	r3, [r1, r0]
 800ba9e:	18c0      	addlt	r0, r0, r3
 800baa0:	4770      	bx	lr
	...

0800baa4 <_init>:
 800baa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baa6:	bf00      	nop
 800baa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800baaa:	bc08      	pop	{r3}
 800baac:	469e      	mov	lr, r3
 800baae:	4770      	bx	lr

0800bab0 <_fini>:
 800bab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bab2:	bf00      	nop
 800bab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bab6:	bc08      	pop	{r3}
 800bab8:	469e      	mov	lr, r3
 800baba:	4770      	bx	lr
