{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733265745429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733265745429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 16:42:25 2024 " "Processing started: Tue Dec 03 16:42:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733265745429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265745429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265745429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733265745626 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1733265745626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validity.v 1 1 " "Found 1 design units, including 1 entities, in source file validity.v" { { "Info" "ISGN_ENTITY_NAME" "1 validity " "Found entity 1: validity" {  } { { "validity.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/validity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twosign.v 1 1 " "Found 1 design units, including 1 entities, in source file twosign.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoSIGN " "Found entity 1: twoSIGN" {  } { { "twoSIGN.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/twoSIGN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenhzclk.v 1 1 " "Found 1 design units, including 1 entities, in source file tenhzclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 tenHzClk " "Found entity 1: tenHzClk" {  } { { "tenHzClk.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/tenHzClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenhz.v 1 1 " "Found 1 design units, including 1 entities, in source file tenhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 tenHz " "Found entity 1: tenHz" {  } { { "tenHz.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/tenHz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcas.v 1 1 " "Found 1 design units, including 1 entities, in source file rcas.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAS " "Found entity 1: RCAS" {  } { { "RCAS.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/RCAS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ou.v 1 1 " "Found 1 design units, including 1 entities, in source file ou.v" { { "Info" "ISGN_ENTITY_NAME" "1 OU " "Found entity 1: OU" {  } { { "OU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/OU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "OnOffToggle.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 NBitRegister " "Found entity 1: NBitRegister" {  } { { "NBitRegister.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/NBitRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_input.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "keypad_input.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "keypad_fsm.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_base.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "keypad_base.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iu.v 1 1 " "Found 1 design units, including 1 entities, in source file iu.v" { { "Info" "ISGN_ENTITY_NAME" "1 IU " "Found entity 1: IU" {  } { { "IU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/IU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 halfADDER " "Found entity 1: halfADDER" {  } { { "halfADDER.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/halfADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "FAbehav.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/FAbehav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividexn.v 1 1 " "Found 1 design units, including 1 entities, in source file dividexn.v" { { "Info" "ISGN_ENTITY_NAME" "1 divideXN " "Found entity 1: divideXN" {  } { { "divideXN.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/divideXN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "binary2seven.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/binary2seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "binary2bcd.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdc2binarysm.v 1 1 " "Found 1 design units, including 1 entities, in source file bdc2binarysm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "BDC2BinarySM.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/BDC2BinarySM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2seven " "Found entity 1: bcd2seven" {  } { { "bcd2seven.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/bcd2seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmeticunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticUnit " "Found entity 1: ArithmeticUnit" {  } { { "ArithmeticUnit.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/ArithmeticUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssiu.v 1 1 " "Found 1 design units, including 1 entities, in source file ssiu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssIU " "Found entity 1: ssIU" {  } { { "ssIU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/ssIU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onehz.v 1 1 " "Found 1 design units, including 1 entities, in source file onehz.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneHz " "Found entity 1: oneHz" {  } { { "oneHz.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/oneHz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733265749440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749440 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "IU.v(29) " "Verilog HDL Instantiation warning at IU.v(29): instance has no name" {  } { { "IU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/IU.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733265749441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733265749473 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R Calculator.v(68) " "Verilog HDL Always Construct warning at Calculator.v(68): variable \"R\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calculator.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749473 "|Calculator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TS Calculator.v(68) " "Verilog HDL Always Construct warning at Calculator.v(68): variable \"TS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calculator.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749473 "|Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:CU_inst " "Elaborating entity \"CU\" for hierarchy \"CU:CU_inst\"" {  } { { "Calculator.v" "CU_inst" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749474 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ClearEntry CU.v(44) " "Verilog HDL Always Construct warning at CU.v(44): variable \"ClearEntry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749475 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CU.v(44) " "Verilog HDL assignment warning at CU.v(44): truncated value with size 32 to match size of target (1)" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733265749475 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ClearEntry CU.v(46) " "Verilog HDL Always Construct warning at CU.v(46): variable \"ClearEntry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749475 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CU.v(46) " "Verilog HDL assignment warning at CU.v(46): truncated value with size 32 to match size of target (1)" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733265749475 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "invalue CU.v(46) " "Verilog HDL Always Construct warning at CU.v(46): variable \"invalue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749475 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ClearEntry CU.v(48) " "Verilog HDL Always Construct warning at CU.v(48): variable \"ClearEntry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749475 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CU.v(48) " "Verilog HDL assignment warning at CU.v(48): truncated value with size 32 to match size of target (1)" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733265749475 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AS CU.v(48) " "Verilog HDL Always Construct warning at CU.v(48): variable \"AS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749475 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ClearEntry CU.v(50) " "Verilog HDL Always Construct warning at CU.v(50): variable \"ClearEntry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749475 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CU.v(50) " "Verilog HDL assignment warning at CU.v(50): truncated value with size 32 to match size of target (1)" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733265749475 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AS CU.v(50) " "Verilog HDL Always Construct warning at CU.v(50): variable \"AS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749475 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ClearEntry CU.v(52) " "Verilog HDL Always Construct warning at CU.v(52): variable \"ClearEntry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749475 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CU.v(52) " "Verilog HDL assignment warning at CU.v(52): truncated value with size 32 to match size of target (1)" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733265749476 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AS CU.v(52) " "Verilog HDL Always Construct warning at CU.v(52): variable \"AS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749476 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ClearEntry CU.v(54) " "Verilog HDL Always Construct warning at CU.v(54): variable \"ClearEntry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749476 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CU.v(54) " "Verilog HDL assignment warning at CU.v(54): truncated value with size 32 to match size of target (1)" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733265749476 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AS CU.v(54) " "Verilog HDL Always Construct warning at CU.v(54): variable \"AS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749476 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ClearEntry CU.v(56) " "Verilog HDL Always Construct warning at CU.v(56): variable \"ClearEntry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749476 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CU.v(56) " "Verilog HDL assignment warning at CU.v(56): truncated value with size 32 to match size of target (1)" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733265749476 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AS CU.v(56) " "Verilog HDL Always Construct warning at CU.v(56): variable \"AS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733265749476 "|Calculator|CU:CU_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AS CU.v(40) " "Verilog HDL Always Construct warning at CU.v(40): inferring latch(es) for variable \"AS\", which holds its previous value in one or more paths through the always construct" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733265749476 "|Calculator|CU:CU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS CU.v(40) " "Inferred latch for \"AS\" at CU.v(40)" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749476 "|Calculator|CU:CU_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IU IU:IU_inst " "Elaborating entity \"IU\" for hierarchy \"IU:IU_inst\"" {  } { { "Calculator.v" "IU_inst" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input IU:IU_inst\|keypad_input:kp " "Elaborating entity \"keypad_input\" for hierarchy \"IU:IU_inst\|keypad_input:kp\"" {  } { { "IU.v" "kp" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/IU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\"" {  } { { "keypad_input.v" "keypad_base" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_input.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "keypad_base.v" "keypad_clock_divider" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_base.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "keypad_base.v" "keypad_fsm" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_base.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "keypad_base.v" "keypad_key_decoder" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_base.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749483 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op keypad_decoder.v(9) " "Verilog HDL Always Construct warning at keypad_decoder.v(9): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733265749484 "|Calculator|IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] keypad_decoder.v(9) " "Inferred latch for \"op\[0\]\" at keypad_decoder.v(9)" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749484 "|Calculator|IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] keypad_decoder.v(9) " "Inferred latch for \"op\[1\]\" at keypad_decoder.v(9)" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749484 "|Calculator|IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] keypad_decoder.v(9) " "Inferred latch for \"op\[2\]\" at keypad_decoder.v(9)" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265749484 "|Calculator|IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg IU:IU_inst\|keypad_input:kp\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"IU:IU_inst\|keypad_input:kp\|shift_reg:shift_reg\"" {  } { { "keypad_input.v" "shift_reg" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_input.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validity IU:IU_inst\|validity:check " "Elaborating entity \"validity\" for hierarchy \"IU:IU_inst\|validity:check\"" {  } { { "IU.v" "check" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/IU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2BinarySM IU:IU_inst\|BCD2BinarySM:b0 " "Elaborating entity \"BCD2BinarySM\" for hierarchy \"IU:IU_inst\|BCD2BinarySM:b0\"" {  } { { "IU.v" "b0" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/IU.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoSIGN IU:IU_inst\|twoSIGN:comb_3 " "Elaborating entity \"twoSIGN\" for hierarchy \"IU:IU_inst\|twoSIGN:comb_3\"" {  } { { "IU.v" "comb_3" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/IU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfADDER IU:IU_inst\|twoSIGN:comb_3\|halfADDER:twosFor\[0\].a0 " "Elaborating entity \"halfADDER\" for hierarchy \"IU:IU_inst\|twoSIGN:comb_3\|halfADDER:twosFor\[0\].a0\"" {  } { { "twoSIGN.v" "twosFor\[0\].a0" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/twoSIGN.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticUnit ArithmeticUnit:ArithmeticUnit_inst " "Elaborating entity \"ArithmeticUnit\" for hierarchy \"ArithmeticUnit:ArithmeticUnit_inst\"" {  } { { "Calculator.v" "ArithmeticUnit_inst" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister ArithmeticUnit:ArithmeticUnit_inst\|NBitRegister:s0 " "Elaborating entity \"NBitRegister\" for hierarchy \"ArithmeticUnit:ArithmeticUnit_inst\|NBitRegister:s0\"" {  } { { "ArithmeticUnit.v" "s0" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/ArithmeticUnit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAS ArithmeticUnit:ArithmeticUnit_inst\|RCAS:s2 " "Elaborating entity \"RCAS\" for hierarchy \"ArithmeticUnit:ArithmeticUnit_inst\|RCAS:s2\"" {  } { { "ArithmeticUnit.v" "s2" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/ArithmeticUnit.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav ArithmeticUnit:ArithmeticUnit_inst\|RCAS:s2\|FAbehav:s0 " "Elaborating entity \"FAbehav\" for hierarchy \"ArithmeticUnit:ArithmeticUnit_inst\|RCAS:s2\|FAbehav:s0\"" {  } { { "RCAS.v" "s0" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/RCAS.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister ArithmeticUnit:ArithmeticUnit_inst\|NBitRegister:s3 " "Elaborating entity \"NBitRegister\" for hierarchy \"ArithmeticUnit:ArithmeticUnit_inst\|NBitRegister:s3\"" {  } { { "ArithmeticUnit.v" "s3" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/ArithmeticUnit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven ArithmeticUnit:ArithmeticUnit_inst\|binary2seven:s5 " "Elaborating entity \"binary2seven\" for hierarchy \"ArithmeticUnit:ArithmeticUnit_inst\|binary2seven:s5\"" {  } { { "ArithmeticUnit.v" "s5" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/ArithmeticUnit.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OU OU:OU_inst " "Elaborating entity \"OU\" for hierarchy \"OU:OU_inst\"" {  } { { "Calculator.v" "OU_inst" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd OU:OU_inst\|binary2bcd:b0 " "Elaborating entity \"binary2bcd\" for hierarchy \"OU:OU_inst\|binary2bcd:b0\"" {  } { { "OU.v" "b0" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/OU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 OU:OU_inst\|binary2bcd:b0\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"OU:OU_inst\|binary2bcd:b0\|add3:m1\"" {  } { { "binary2bcd.v" "m1" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/binary2bcd.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2seven OU:OU_inst\|bcd2seven:s0 " "Elaborating entity \"bcd2seven\" for hierarchy \"OU:OU_inst\|bcd2seven:s0\"" {  } { { "OU.v" "s0" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/OU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749495 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "keypad_decoder.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v" 17 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1733265749681 "|Calculator|IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1733265749681 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "IU:IU_inst\|BCD2BinarySM:b0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"IU:IU_inst\|BCD2BinarySM:b0\|Mult0\"" {  } { { "BDC2BinarySM.v" "Mult0" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/BDC2BinarySM.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733265749701 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733265749701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0\"" {  } { { "BDC2BinarySM.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/BDC2BinarySM.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0 " "Instantiated megafunction \"IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733265749722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733265749722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733265749722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733265749722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733265749722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733265749722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733265749722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733265749722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733265749722 ""}  } { { "BDC2BinarySM.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/BDC2BinarySM.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733265749722 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0\|multcore:mult_core IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "BDC2BinarySM.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/BDC2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749739 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "BDC2BinarySM.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/BDC2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749749 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0\|altshift:external_latency_ffs IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"IU:IU_inst\|BCD2BinarySM:b0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "BDC2BinarySM.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/BDC2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265749759 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733265749835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:CU_inst\|AS " "Latch CU:CU_inst\|AS has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:CU_inst\|state.S1 " "Ports D and ENA on the latch are fed by the same signal CU:CU_inst\|state.S1" {  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733265749840 ""}  } { { "CU.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733265749840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|op\[0\] " "Latch IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA row\[0\] " "Ports D and ENA on the latch are fed by the same signal row\[0\]" {  } { { "Calculator.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733265749840 ""}  } { { "keypad_decoder.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733265749840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|op\[2\] " "Latch IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA row\[0\] " "Ports D and ENA on the latch are fed by the same signal row\[0\]" {  } { { "Calculator.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733265749840 ""}  } { { "keypad_decoder.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733265749840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|op\[1\] " "Latch IU:IU_inst\|keypad_input:kp\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA row\[2\] " "Ports D and ENA on the latch are fed by the same signal row\[2\]" {  } { { "Calculator.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733265749840 ""}  } { { "keypad_decoder.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733265749840 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[0\] VCC " "Pin \"H2\[0\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733265749909 "|Calculator|H2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[3\] VCC " "Pin \"H2\[3\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733265749909 "|Calculator|H2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[4\] VCC " "Pin \"H2\[4\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733265749909 "|Calculator|H2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[5\] VCC " "Pin \"H2\[5\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733265749909 "|Calculator|H2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[6\] VCC " "Pin \"H2\[6\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733265749909 "|Calculator|H2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733265749909 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733265749942 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733265750154 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733265750227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733265750227 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "347 " "Implemented 347 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733265750253 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733265750253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "303 " "Implemented 303 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733265750253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733265750253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733265750263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 16:42:30 2024 " "Processing ended: Tue Dec 03 16:42:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733265750263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733265750263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733265750263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733265750263 ""}
