; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_13(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %10 = shl i32 %9, 8, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 1, !dbg !12
  %13 = and i32 %12, 254, !dbg !12
  %14 = or disjoint i32 %10, %13, !dbg !13
  %15 = or disjoint i32 %14, 1, !dbg !13
  %16 = icmp slt i32 %14, 1376, !dbg !14
  %.frozen = freeze i32 %14, !dbg !15
  %17 = sdiv i32 %.frozen, 4, !dbg !15
  %18 = mul i32 %17, 4, !dbg !16
  %.decomposed = sub i32 %.frozen, %18, !dbg !16
  %19 = insertelement <2 x i32> poison, i32 %17, i64 0, !dbg !17
  %20 = insertelement <2 x i32> %19, i32 %15, i64 1, !dbg !17
  %21 = srem <2 x i32> %20, <i32 86, i32 4>, !dbg !17
  %.frozen11 = freeze i32 %14, !dbg !18
  %22 = sdiv i32 %.frozen11, 344, !dbg !18
  %23 = extractelement <2 x i32> %21, i64 0, !dbg !19
  %24 = icmp slt i32 %23, 84, !dbg !20
  %25 = shl nsw i32 %23, 2, !dbg !21
  %26 = mul i32 %22, 344, !dbg !22
  %srem.decomposed = sub i32 %.frozen11, %26, !dbg !22
  %27 = extractelement <2 x i32> %21, i64 1, !dbg !22
  %28 = add nsw i32 %25, %27, !dbg !22
  %.lhs.trunc = trunc nsw i32 %srem.decomposed to i16, !dbg !23
  %29 = sdiv i16 %.lhs.trunc, 84, !dbg !24
  %30 = mul i16 %29, 84, !dbg !23
  %.decomposed12 = sub i16 %.lhs.trunc, %30, !dbg !23
  %.sext = sext i16 %.decomposed12 to i32, !dbg !23
  %.lhs.trunc1 = trunc nsw i32 %28 to i16, !dbg !23
  %.lhs.trunc1.frozen = freeze i16 %.lhs.trunc1, !dbg !24
  %31 = sdiv i16 %.lhs.trunc1.frozen, 84, !dbg !24
  %32 = mul i16 %31, 84, !dbg !23
  %.decomposed13 = sub i16 %.lhs.trunc1.frozen, %32, !dbg !23
  %.sext2 = sext i16 %.decomposed13 to i32, !dbg !23
  %33 = shl nsw i32 %.sext, 2, !dbg !25
  %34 = shl nsw i32 %.sext2, 2, !dbg !25
  %35 = mul nsw i32 %22, 336, !dbg !26
  %36 = add nsw i32 %35, %srem.decomposed, !dbg !27
  %37 = add nsw i32 %28, %35, !dbg !27
  %38 = sdiv i32 %36, 336, !dbg !28
  %39 = sdiv i32 %37, 336, !dbg !28
  %40 = srem i32 %38, 4, !dbg !29
  %41 = srem i32 %39, 4, !dbg !29
  %42 = mul nsw i32 %40, 336, !dbg !30
  %43 = mul nsw i32 %41, 336, !dbg !30
  %44 = add nsw i32 %42, %33, !dbg !31
  %45 = add nsw i32 %34, %43, !dbg !31
  %.lhs.trunc7 = trunc nsw i16 %29 to i8, !dbg !32
  %46 = srem i8 %.lhs.trunc7, 4, !dbg !32
  %.sext8 = sext i8 %46 to i32, !dbg !32
  %.lhs.trunc9 = trunc nsw i16 %31 to i8, !dbg !32
  %47 = srem i8 %.lhs.trunc9, 4, !dbg !32
  %.sext10 = sext i8 %47 to i32, !dbg !32
  %48 = add nsw i32 %44, %.sext8, !dbg !33
  %49 = add nsw i32 %45, %.sext10, !dbg !33
  %50 = sext i32 %48 to i64, !dbg !34
  %51 = getelementptr float, ptr addrspace(1) %0, i64 %50, !dbg !34
  %52 = sext i32 %49 to i64, !dbg !34
  %53 = getelementptr float, ptr addrspace(1) %0, i64 %52, !dbg !34
  %54 = and i1 %16, %24, !dbg !35
  %55 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %51, i1 %54, i32 0, i1 %54) #1, !dbg !36
  %56 = bitcast i32 %55 to float, !dbg !36
  %57 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %53, i1 %54, i32 0, i1 %54) #1, !dbg !36
  %58 = bitcast i32 %57 to float, !dbg !36
  %59 = sext i16 %.decomposed12 to i64, !dbg !37
  %60 = getelementptr float, ptr addrspace(1) %1, i64 %59, !dbg !37
  %61 = sext i16 %.decomposed13 to i64, !dbg !37
  %62 = getelementptr float, ptr addrspace(1) %1, i64 %61, !dbg !37
  %63 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %60, i1 %54, i32 0, i1 %54) #1, !dbg !38
  %64 = bitcast i32 %63 to float, !dbg !38
  %65 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %62, i1 %54, i32 0, i1 %54) #1, !dbg !38
  %66 = bitcast i32 %65 to float, !dbg !38
  %67 = fadd float %56, %64, !dbg !39
  %68 = fadd float %58, %66, !dbg !39
  %69 = icmp eq i32 %23, 84, !dbg !40
  %70 = shl nsw i32 %22, 2, !dbg !41
  %71 = add nsw i32 %70, %.decomposed, !dbg !42
  %72 = sext i32 %71 to i64, !dbg !43
  %73 = getelementptr float, ptr addrspace(1) %2, i64 %72, !dbg !43
  %74 = and i1 %16, %69, !dbg !44
  %75 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %73, i1 %74, i32 0, i1 %74, i32 0, i1 %74) #1, !dbg !45
  %76 = extractvalue { i32, i32 } %75, 0, !dbg !45
  %77 = extractvalue { i32, i32 } %75, 1, !dbg !45
  %78 = bitcast i32 %76 to float, !dbg !45
  %79 = bitcast i32 %77 to float, !dbg !45
  %80 = sext i32 %.decomposed to i64, !dbg !46
  %81 = getelementptr float, ptr addrspace(1) %3, i64 %80, !dbg !46
  %82 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %81, i1 %74, i32 0, i1 %74, i32 0, i1 %74) #1, !dbg !47
  %83 = extractvalue { i32, i32 } %82, 0, !dbg !47
  %84 = extractvalue { i32, i32 } %82, 1, !dbg !47
  %85 = bitcast i32 %83 to float, !dbg !47
  %86 = bitcast i32 %84 to float, !dbg !47
  %87 = fadd float %78, %85, !dbg !48
  %88 = fadd float %79, %86, !dbg !48
  %89 = icmp sgt i32 %23, 84, !dbg !19
  %90 = getelementptr float, ptr addrspace(1) %4, i64 %72, !dbg !49
  %91 = and i1 %16, %89, !dbg !50
  %92 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %90, i1 %91, i32 0, i1 %91, i32 0, i1 %91) #1, !dbg !51
  %93 = extractvalue { i32, i32 } %92, 0, !dbg !51
  %94 = extractvalue { i32, i32 } %92, 1, !dbg !51
  %95 = bitcast i32 %93 to float, !dbg !51
  %96 = bitcast i32 %94 to float, !dbg !51
  %97 = getelementptr float, ptr addrspace(1) %5, i64 %80, !dbg !52
  %98 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %97, i1 %91, i32 0, i1 %91, i32 0, i1 %91) #1, !dbg !53
  %99 = extractvalue { i32, i32 } %98, 0, !dbg !53
  %100 = extractvalue { i32, i32 } %98, 1, !dbg !53
  %101 = bitcast i32 %99 to float, !dbg !53
  %102 = bitcast i32 %100 to float, !dbg !53
  %103 = fadd float %95, %101, !dbg !54
  %104 = fadd float %96, %102, !dbg !54
  %105 = select i1 %89, float %103, float 0.000000e+00, !dbg !55
  %106 = select i1 %89, float %104, float 0.000000e+00, !dbg !55
  %107 = select i1 %69, float %87, float %105, !dbg !56
  %108 = select i1 %69, float %88, float %106, !dbg !56
  %109 = select i1 %24, float %67, float %107, !dbg !56
  %110 = select i1 %24, float %68, float %108, !dbg !56
  %111 = sext i32 %14 to i64, !dbg !57
  %112 = getelementptr float, ptr addrspace(1) %6, i64 %111, !dbg !57
  %113 = bitcast float %109 to i32, !dbg !58
  %114 = bitcast float %110 to i32, !dbg !58
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %113, i32 %114, ptr addrspace(1) %112, i1 %16) #1, !dbg !58
  ret void, !dbg !59
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py", directory: "inductor_cache/sk")
!4 = !{ptr @triton_poi_fused_cat_13, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_13, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_13", linkageName: "triton_poi_fused_cat_13", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 24, column: 26, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 47, column: 20, scope: !7)
!20 = !DILocation(line: 32, column: 18, scope: !7)
!21 = !DILocation(line: 33, column: 43, scope: !7)
!22 = !DILocation(line: 33, column: 40, scope: !7)
!23 = !DILocation(line: 33, column: 50, scope: !7)
!24 = !DILocation(line: 33, column: 123, scope: !7)
!25 = !DILocation(line: 33, column: 34, scope: !7)
!26 = !DILocation(line: 33, column: 83, scope: !7)
!27 = !DILocation(line: 33, column: 79, scope: !7)
!28 = !DILocation(line: 33, column: 90, scope: !7)
!29 = !DILocation(line: 33, column: 97, scope: !7)
!30 = !DILocation(line: 33, column: 63, scope: !7)
!31 = !DILocation(line: 33, column: 57, scope: !7)
!32 = !DILocation(line: 33, column: 129, scope: !7)
!33 = !DILocation(line: 33, column: 105, scope: !7)
!34 = !DILocation(line: 33, column: 30, scope: !7)
!35 = !DILocation(line: 33, column: 142, scope: !7)
!36 = !DILocation(line: 33, column: 135, scope: !7)
!37 = !DILocation(line: 34, column: 31, scope: !7)
!38 = !DILocation(line: 34, column: 53, scope: !7)
!39 = !DILocation(line: 35, column: 18, scope: !7)
!40 = !DILocation(line: 41, column: 20, scope: !7)
!41 = !DILocation(line: 42, column: 38, scope: !7)
!42 = !DILocation(line: 42, column: 36, scope: !7)
!43 = !DILocation(line: 42, column: 31, scope: !7)
!44 = !DILocation(line: 42, column: 51, scope: !7)
!45 = !DILocation(line: 42, column: 43, scope: !7)
!46 = !DILocation(line: 43, column: 31, scope: !7)
!47 = !DILocation(line: 43, column: 36, scope: !7)
!48 = !DILocation(line: 44, column: 20, scope: !7)
!49 = !DILocation(line: 50, column: 31, scope: !7)
!50 = !DILocation(line: 50, column: 51, scope: !7)
!51 = !DILocation(line: 50, column: 43, scope: !7)
!52 = !DILocation(line: 51, column: 31, scope: !7)
!53 = !DILocation(line: 51, column: 36, scope: !7)
!54 = !DILocation(line: 52, column: 20, scope: !7)
!55 = !DILocation(line: 54, column: 35, scope: !7)
!56 = !DILocation(line: 0, scope: !7)
!57 = !DILocation(line: 57, column: 25, scope: !7)
!58 = !DILocation(line: 57, column: 37, scope: !7)
!59 = !DILocation(line: 57, column: 4, scope: !7)
