// Seed: 2760795821
module module_0 ();
  wire id_1;
  wire id_2;
  wand id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  wire id_14, id_15;
  assign id_13 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri id_4
);
  initial begin : LABEL_0
    id_4 = 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_10 = 0;
endmodule
module module_2 (
    output wor id_0,
    output supply1 id_1
);
  wire  id_3;
  uwire id_4 = 1;
  or primCall (id_0, id_3, id_4);
  module_0 modCall_1 ();
  assign modCall_1.type_18 = 0;
endmodule
