##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for Clock_SYS
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_USB_IntClock
		4.5::Critical Path Report for WaveDAC8_DacClk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.2::Critical Path Report for (UART_USB_IntClock:R vs. UART_USB_IntClock:R)
		5.3::Critical Path Report for (Clock_SYS:R vs. Clock_SYS:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_USB_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. WaveDAC8_DacClk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 22
Clock: ADC_Ext_CP_Clk               | N/A                    | Target: 66.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                    | Target: 66.00 MHz   | 
Clock: ADC_theACLK                  | N/A                    | Target: 3.67 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                    | Target: 3.67 MHz    | 
Clock: Clock_2                      | Frequency: 31.29 MHz   | Target: 22.00 MHz   | 
Clock: Clock_CTRL                   | N/A                    | Target: 0.00 MHz    | 
Clock: Clock_CTRL(routed)           | N/A                    | Target: 0.00 MHz    | 
Clock: Clock_SYS                    | Frequency: 87.63 MHz   | Target: 0.00 MHz    | 
Clock: Clock_SYS(fixed-function)    | N/A                    | Target: 0.00 MHz    | 
Clock: Clock_SYS(routed)            | N/A                    | Target: 0.00 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 103.83 MHz  | Target: 66.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                    | Target: 66.00 MHz   | 
Clock: CyILO                        | N/A                    | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                    | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                    | Target: 66.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                    | Target: 66.00 MHz   | 
Clock: CyXTAL                       | N/A                    | Target: 8.00 MHz    | 
Clock: UART_USB_IntClock            | Frequency: 44.48 MHz   | Target: 0.46 MHz    | 
Clock: WaveDAC8_DacClk              | Frequency: 118.71 MHz  | Target: 0.01 MHz    | 
Clock: WaveDAC8_DacClk(routed)      | N/A                    | Target: 0.01 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 
Clock: \Counter_LED:CounterHW\/tc   | N/A                    | Target: 0.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2            Clock_2            45454.5          13498        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_SYS          Clock_SYS          1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Clock_2            15151.5          7271         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_USB_IntClock  15151.5          5521         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          WaveDAC8_DacClk    15151.5          6728         N/A              N/A         N/A              N/A         N/A              N/A         
UART_USB_IntClock  UART_USB_IntClock  2.16667e+006     2144186      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name               Clock to Out  Clock Name:Phase              
----------------------  ------------  ----------------------------  
ADXL_ST(0)_PAD          24774         CyBUS_CLK:R                   
BUZ(0)_PAD              33197         Clock_CTRL(routed):R          
BUZ(0)_PAD              33197         Clock_CTRL(routed):F          
BUZ(0)_PAD              31045         CyBUS_CLK:R                   
CC_SCL(0)_PAD:out       21217         CyBUS_CLK(fixed-function):R   
CC_SDA(0)_PAD:out       20658         CyBUS_CLK(fixed-function):R   
DEBUG_LED(0)_PAD        26989         CyBUS_CLK:R                   
LED_FAULT(0)_PAD        26582         CyBUS_CLK:R                   
LED_OK(0)_PAD           34652         \Counter_LED:CounterHW\/tc:R  
LED_WIFI_FAULT(0)_PAD   26398         CyBUS_CLK:R                   
LED_WIFI_OK(0)_PAD      26495         CyBUS_CLK:R                   
LORA_RESET_SETB(0)_PAD  25719         CyBUS_CLK:R                   
LORA_SETA(0)_PAD        24019         CyBUS_CLK:R                   
MOT_SLEEPn(0)_PAD       25049         CyBUS_CLK:R                   
PAN_MOT_IN1(0)_PAD      25908         CyBUS_CLK(fixed-function):R   
PAN_MOT_IN2(0)_PAD      34029         CyBUS_CLK(fixed-function):R   
PSOC_TX(0)_PAD          36589         UART_USB_IntClock:R           
TILT_MOT_IN1(0)_PAD     27320         CyBUS_CLK(fixed-function):R   
TILT_MOT_IN2(0)_PAD     35135         CyBUS_CLK(fixed-function):R   
V3_nSHDN(0)_PAD         25064         CyBUS_CLK:R                   
V5_PHER_nSHDN(0)_PAD    25536         CyBUS_CLK:R                   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 31.29 MHz | Target: 22.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 13498p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 40365

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26867
-------------------------------------   ----- 
End-of-path arrival time (ps)           26867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell3   2730   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell4      0   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell4   2960   5690  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:reload\/main_1                macrocell40     4276   9966  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:reload\/q                     macrocell40     3350  13316  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3841  17157  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   9710  26867  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  26867  13498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_SYS
***************************************
Clock: Clock_SYS
Frequency: 87.63 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_0\/q
Path End       : Net_2785/main_6
Capture Clock  : Net_2785/clock_0
Path slack     : 9999988588p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_0\/q  macrocell8    1250   1250  9999988588  RISE       1
Net_2785/main_6                 macrocell6    6652   7902  9999988588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2785/clock_0                                           macrocell6          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 103.83 MHz | Target: 66.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC_RX(0)_SYNC/out
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 5521p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#143 vs. UART_USB_IntClock:R#2)   15152
- Setup time                                                 -5210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                9942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PSOC_RX(0)_SYNC/out                         synccell        1480   1480   5521  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2941   4421   5521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_USB_IntClock
***********************************************
Clock: UART_USB_IntClock
Frequency: 44.48 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144186p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10960
-------------------------------------   ----- 
End-of-path arrival time (ps)           10960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q                      macrocell79     1250   1250  2144186  RISE       1
\UART_USB:BUART:counter_load_not\/main_1           macrocell64     3433   4683  2144186  RISE       1
\UART_USB:BUART:counter_load_not\/q                macrocell64     3350   8033  2144186  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2927  10960  2144186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for WaveDAC8_DacClk
*********************************************
Clock: WaveDAC8_DacClk
Frequency: 118.71 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_WS:Sync:ctrl_reg\/control_0
Path End       : \WaveDAC8:Net_134\/main_0
Capture Clock  : \WaveDAC8:Net_134\/clock_0
Path slack     : 6728p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#6600 vs. WaveDAC8_DacClk:R#2)   15152
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_WS:Sync:ctrl_reg\/busclk                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_WS:Sync:ctrl_reg\/control_0  controlcell7   2580   2580   6728  RISE       1
\WaveDAC8:Net_134\/main_0                 macrocell86    2334   4914   6728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WaveDAC8:Net_134\/clock_0                                 macrocell86         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 13498p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 40365

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26867
-------------------------------------   ----- 
End-of-path arrival time (ps)           26867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell3   2730   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell4      0   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell4   2960   5690  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:reload\/main_1                macrocell40     4276   9966  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:reload\/q                     macrocell40     3350  13316  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3841  17157  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   9710  26867  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  26867  13498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (UART_USB_IntClock:R vs. UART_USB_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144186p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10960
-------------------------------------   ----- 
End-of-path arrival time (ps)           10960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q                      macrocell79     1250   1250  2144186  RISE       1
\UART_USB:BUART:counter_load_not\/main_1           macrocell64     3433   4683  2144186  RISE       1
\UART_USB:BUART:counter_load_not\/q                macrocell64     3350   8033  2144186  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2927  10960  2144186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (Clock_SYS:R vs. Clock_SYS:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_0\/q
Path End       : Net_2785/main_6
Capture Clock  : Net_2785/clock_0
Path slack     : 9999988588p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_0\/q  macrocell8    1250   1250  9999988588  RISE       1
Net_2785/main_6                 macrocell6    6652   7902  9999988588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2785/clock_0                                           macrocell6          0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TILT_ENCA(0)_SYNC/out
Path End       : \QuadDec_TILT:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 7271p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_2:R#2)   15152
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TILT_ENCA(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
TILT_ENCA(0)_SYNC/out                            synccell      1480   1480   7271  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_delayed_0\/main_0  macrocell54   2891   4371   7271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_delayed_0\/clock_0           macrocell54         0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_USB_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC_RX(0)_SYNC/out
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 5521p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#143 vs. UART_USB_IntClock:R#2)   15152
- Setup time                                                 -5210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                9942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PSOC_RX(0)_SYNC/out                         synccell        1480   1480   5521  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2941   4421   5521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. WaveDAC8_DacClk:R)
*****************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_WS:Sync:ctrl_reg\/control_0
Path End       : \WaveDAC8:Net_134\/main_0
Capture Clock  : \WaveDAC8:Net_134\/clock_0
Path slack     : 6728p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#6600 vs. WaveDAC8_DacClk:R#2)   15152
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_WS:Sync:ctrl_reg\/busclk                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_WS:Sync:ctrl_reg\/control_0  controlcell7   2580   2580   6728  RISE       1
\WaveDAC8:Net_134\/main_0                 macrocell86    2334   4914   6728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WaveDAC8:Net_134\/clock_0                                 macrocell86         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC_RX(0)_SYNC/out
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 5521p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#143 vs. UART_USB_IntClock:R#2)   15152
- Setup time                                                 -5210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                9942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PSOC_RX(0)_SYNC/out                         synccell        1480   1480   5521  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2941   4421   5521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_WS:Sync:ctrl_reg\/control_0
Path End       : \WaveDAC8:Net_134\/main_0
Capture Clock  : \WaveDAC8:Net_134\/clock_0
Path slack     : 6728p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#6600 vs. WaveDAC8_DacClk:R#2)   15152
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_WS:Sync:ctrl_reg\/busclk                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_WS:Sync:ctrl_reg\/control_0  controlcell7   2580   2580   6728  RISE       1
\WaveDAC8:Net_134\/main_0                 macrocell86    2334   4914   6728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\WaveDAC8:Net_134\/clock_0                                 macrocell86         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC_RX(0)_SYNC/out
Path End       : \UART_USB:BUART:rx_last\/main_0
Capture Clock  : \UART_USB:BUART:rx_last\/clock_0
Path slack     : 7064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#143 vs. UART_USB_IntClock:R#2)   15152
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
PSOC_RX(0)_SYNC/out              synccell      1480   1480   5521  RISE       1
\UART_USB:BUART:rx_last\/main_0  macrocell68   3097   4577   7064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_last\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC_RX(0)_SYNC/out
Path End       : \UART_USB:BUART:rx_state_2\/main_9
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 7064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#143 vs. UART_USB_IntClock:R#2)   15152
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
PSOC_RX(0)_SYNC/out                 synccell      1480   1480   5521  RISE       1
\UART_USB:BUART:rx_state_2\/main_9  macrocell71   3097   4577   7064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC_RX(0)_SYNC/out
Path End       : \UART_USB:BUART:rx_status_3\/main_5
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 7064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#143 vs. UART_USB_IntClock:R#2)   15152
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PSOC_RX(0)_SYNC/out                  synccell      1480   1480   5521  RISE       1
\UART_USB:BUART:rx_status_3\/main_5  macrocell74   3097   4577   7064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell74         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC_RX(0)_SYNC/out
Path End       : \UART_USB:BUART:rx_state_0\/main_8
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 7078p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#143 vs. UART_USB_IntClock:R#2)   15152
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
PSOC_RX(0)_SYNC/out                 synccell      1480   1480   5521  RISE       1
\UART_USB:BUART:rx_state_0\/main_8  macrocell70   3084   4564   7078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TILT_ENCA(0)_SYNC/out
Path End       : \QuadDec_TILT:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 7271p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_2:R#2)   15152
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TILT_ENCA(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
TILT_ENCA(0)_SYNC/out                            synccell      1480   1480   7271  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_delayed_0\/main_0  macrocell54   2891   4371   7271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_delayed_0\/clock_0           macrocell54         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PAN_ENCB(0)_SYNC/out
Path End       : \QuadDec_PAN:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_PAN:bQuadDec:quad_B_filt\/clock_0
Path slack     : 7836p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_2:R#2)   15152
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PAN_ENCB(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
PAN_ENCB(0)_SYNC/out                       synccell      1480   1480   7836  RISE       1
\QuadDec_PAN:bQuadDec:quad_B_filt\/main_0  macrocell33   2326   3806   7836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:quad_B_filt\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TILT_ENCB(0)_SYNC/out
Path End       : \QuadDec_TILT:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 7840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_2:R#2)   15152
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TILT_ENCB(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
TILT_ENCB(0)_SYNC/out                            synccell      1480   1480   7840  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_delayed_0\/main_0  macrocell58   2322   3802   7840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_delayed_0\/clock_0           macrocell58         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PAN_ENCA(0)_SYNC/out
Path End       : \QuadDec_PAN:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_PAN:bQuadDec:quad_A_filt\/clock_0
Path slack     : 7844p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_2:R#2)   15152
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PAN_ENCA(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
PAN_ENCA(0)_SYNC/out                       synccell      1480   1480   7844  RISE       1
\QuadDec_PAN:bQuadDec:quad_A_filt\/main_0  macrocell32   2318   3798   7844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:quad_A_filt\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 13498p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 40365

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26867
-------------------------------------   ----- 
End-of-path arrival time (ps)           26867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell3   2730   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell4      0   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell4   2960   5690  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:reload\/main_1                macrocell40     4276   9966  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:reload\/q                     macrocell40     3350  13316  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3841  17157  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   9710  26867  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  26867  13498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 14579p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 40365

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25786
-------------------------------------   ----- 
End-of-path arrival time (ps)           25786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:reload\/main_2                macrocell18     4406   9686  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:reload\/q                     macrocell18     3350  13036  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3040  16076  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   9710  25786  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  25786  14579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 16778p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    45455
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  33935

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17157
-------------------------------------   ----- 
End-of-path arrival time (ps)           17157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell3   2730   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell4      0   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell4   2960   5690  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:reload\/main_1                macrocell40     4276   9966  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:reload\/q                     macrocell40     3350  13316  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3841  17157  16778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 16778p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    45455
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  33935

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17156
-------------------------------------   ----- 
End-of-path arrival time (ps)           17156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell3   2730   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell4      0   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell4   2960   5690  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:reload\/main_1                macrocell40     4276   9966  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:reload\/q                     macrocell40     3350  13316  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   3840  17156  16778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 17858p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    45455
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  33935

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16077
-------------------------------------   ----- 
End-of-path arrival time (ps)           16077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:reload\/main_2                macrocell18     4406   9686  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:reload\/q                     macrocell18     3350  13036  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   3041  16077  17858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 17859p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    45455
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  33935

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16076
-------------------------------------   ----- 
End-of-path arrival time (ps)           16076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:reload\/main_2                macrocell18     4406   9686  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:reload\/q                     macrocell18     3350  13036  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3040  16076  17859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1203\/q
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 19444p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    45455
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  33935

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14491
-------------------------------------   ----- 
End-of-path arrival time (ps)           14491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1203\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1203\/q                                    macrocell23     1250   1250  16164  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:count_enable\/main_2          macrocell14     7283   8533  16164  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:count_enable\/q               macrocell14     3350  11883  16164  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   2608  14491  19444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1203\/q
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19445p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    45455
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  33935

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14490
-------------------------------------   ----- 
End-of-path arrival time (ps)           14490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1203\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1203\/q                                    macrocell23     1250   1250  16164  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:count_enable\/main_2          macrocell14     7283   8533  16164  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:count_enable\/q               macrocell14     3350  11883  16164  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   2607  14490  19445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 22438p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    45455
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  33935

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11497
-------------------------------------   ----- 
End-of-path arrival time (ps)           11497
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell9        0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9    2580   2580  19158  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:count_enable\/main_0                 macrocell36     2312   4892  19158  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:count_enable\/q                      macrocell36     3350   8242  19158  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1         datapathcell3   3255  11497  22438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22442p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    45455
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  33935

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11492
-------------------------------------   ----- 
End-of-path arrival time (ps)           11492
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell9        0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9    2580   2580  19158  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:count_enable\/main_0                 macrocell36     2312   4892  19158  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:count_enable\/q                      macrocell36     3350   8242  19158  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1         datapathcell4   3250  11492  22442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_PAN:Net_1203\/main_5
Capture Clock  : \QuadDec_PAN:Net_1203\/clock_0
Path slack     : 22766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19179
-------------------------------------   ----- 
End-of-path arrival time (ps)           19179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:quad_B_filt\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:quad_B_filt\/q  macrocell33   1250   1250  22766  RISE       1
\QuadDec_PAN:Net_1203_split\/main_3   macrocell24   8377   9627  22766  RISE       1
\QuadDec_PAN:Net_1203_split\/q        macrocell24   3350  12977  22766  RISE       1
\QuadDec_PAN:Net_1203\/main_5         macrocell23   6202  19179  22766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1203\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_PAN:Net_1251\/main_7
Capture Clock  : \QuadDec_PAN:Net_1251\/clock_0
Path slack     : 24362p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17582
-------------------------------------   ----- 
End-of-path arrival time (ps)           17582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:quad_B_filt\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:quad_B_filt\/q  macrocell33   1250   1250  22766  RISE       1
\QuadDec_PAN:Net_1251_split\/main_3   macrocell26  10752  12002  24362  RISE       1
\QuadDec_PAN:Net_1251_split\/q        macrocell26   3350  15352  24362  RISE       1
\QuadDec_PAN:Net_1251\/main_7         macrocell25   2230  17582  24362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1251\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1251\/q
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 26590p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    45455
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  33935

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1251\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1251\/q                                    macrocell47     1250   1250  24008  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   6095   7345  26590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1251\/q
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 27288p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    45455
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  33935

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1251\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1251\/q                                    macrocell47     1250   1250  24008  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   5397   6647  27288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 27635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16249
-------------------------------------   ----- 
End-of-path arrival time (ps)           16249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0           datapathcell3   2730   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i          datapathcell4      0   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb       datapathcell4   2960   5690  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:status_2\/main_0                 macrocell42     4276   9966  27635  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:status_2\/q                      macrocell42     3350  13316  27635  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell3    2933  16249  27635  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 28120p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15765
-------------------------------------   ----- 
End-of-path arrival time (ps)           15765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1           datapathcell1   3510   3510  28120  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i          datapathcell2      0   3510  28120  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb      datapathcell2   2950   6460  28120  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:status_0\/main_0                 macrocell19     3078   9538  28120  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:status_0\/q                      macrocell19     3350  12888  28120  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell1    2877  15765  28120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1260\/q
Path End       : \QuadDec_TILT:Net_1203\/main_5
Capture Clock  : \QuadDec_TILT:Net_1203\/clock_0
Path slack     : 28148p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13796
-------------------------------------   ----- 
End-of-path arrival time (ps)           13796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1260\/clock_0                            macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1260\/q             macrocell49   1250   1250  16533  RISE       1
\QuadDec_TILT:Net_1203_split\/main_0  macrocell46   6912   8162  28148  RISE       1
\QuadDec_TILT:Net_1203_split\/q       macrocell46   3350  11512  28148  RISE       1
\QuadDec_TILT:Net_1203\/main_5        macrocell45   2284  13796  28148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1203\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1251\/q
Path End       : \QuadDec_TILT:Net_1251\/main_7
Capture Clock  : \QuadDec_TILT:Net_1251\/clock_0
Path slack     : 28318p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13626
-------------------------------------   ----- 
End-of-path arrival time (ps)           13626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1251\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1251\/q             macrocell47   1250   1250  24008  RISE       1
\QuadDec_TILT:Net_1251_split\/main_0  macrocell48   6110   7360  28318  RISE       1
\QuadDec_TILT:Net_1251_split\/q       macrocell48   3350  10710  28318  RISE       1
\QuadDec_TILT:Net_1251\/main_7        macrocell47   2917  13626  28318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1251\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1251\/q
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 28731p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    45455
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  33935

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1251\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1251\/q                                    macrocell25     1250   1250  25451  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   3954   5204  28731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1251\/q
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 28733p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    45455
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  33935

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1251\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1251\/q                                    macrocell25     1250   1250  25451  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   3952   5202  28733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 28837p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15048
-------------------------------------   ----- 
End-of-path arrival time (ps)           15048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1           datapathcell3   3510   3510  28837  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i          datapathcell4      0   3510  28837  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb      datapathcell4   2950   6460  28837  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:status_0\/main_0                 macrocell41     2914   9374  28837  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:status_0\/q                      macrocell41     3350  12724  28837  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell3    2323  15048  28837  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 29405p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14480
-------------------------------------   ----- 
End-of-path arrival time (ps)           14480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/z0            datapathcell1   2320   2320  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell2      0   2320  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell2   2960   5280  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:status_3\/main_0                 macrocell21     3522   8802  29405  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:status_3\/q                      macrocell21     3350  12152  29405  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell1    2328  14480  29405  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_PAN:Net_1251\/main_3
Capture Clock  : \QuadDec_PAN:Net_1251\/clock_0
Path slack     : 29415p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12530
-------------------------------------   ----- 
End-of-path arrival time (ps)           12530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:quad_B_filt\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:quad_B_filt\/q  macrocell33   1250   1250  22766  RISE       1
\QuadDec_PAN:Net_1251\/main_3         macrocell25  11280  12530  29415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1251\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_PAN:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_PAN:bQuadDec:state_0\/clock_0
Path slack     : 29415p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12530
-------------------------------------   ----- 
End-of-path arrival time (ps)           12530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:quad_B_filt\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:quad_B_filt\/q   macrocell33   1250   1250  22766  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/main_2  macrocell34  11280  12530  29415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_PAN:Net_1251\/main_2
Capture Clock  : \QuadDec_PAN:Net_1251\/clock_0
Path slack     : 29790p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12154
-------------------------------------   ----- 
End-of-path arrival time (ps)           12154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:quad_A_filt\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:quad_A_filt\/q  macrocell32   1250   1250  23260  RISE       1
\QuadDec_PAN:Net_1251\/main_2         macrocell25  10904  12154  29790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1251\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_PAN:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_PAN:bQuadDec:state_0\/clock_0
Path slack     : 29790p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12154
-------------------------------------   ----- 
End-of-path arrival time (ps)           12154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:quad_A_filt\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:quad_A_filt\/q   macrocell32   1250   1250  23260  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/main_1  macrocell34  10904  12154  29790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 29914p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12031
-------------------------------------   ----- 
End-of-path arrival time (ps)           12031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3   2730   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2960   5690  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell38     6341  12031  29914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell38         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1251\/q
Path End       : \QuadDec_TILT:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_TILT:bQuadDec:Stsreg\/clock
Path slack     : 29920p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13964
-------------------------------------   ----- 
End-of-path arrival time (ps)           13964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1251\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1251\/q                macrocell47    1250   1250  24008  RISE       1
\QuadDec_TILT:Net_530\/main_1            macrocell51    3659   4909  29920  RISE       1
\QuadDec_TILT:Net_530\/q                 macrocell51    3350   8259  29920  RISE       1
\QuadDec_TILT:bQuadDec:Stsreg\/status_0  statusicell4   5705  13964  29920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 30003p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13882
-------------------------------------   ----- 
End-of-path arrival time (ps)           13882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0            datapathcell3   2320   2320  13797  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell4      0   2320  13797  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell4   2960   5280  13797  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:status_3\/main_0                 macrocell43     2940   8220  30003  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:status_3\/q                      macrocell43     3350  11570  30003  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell3    2312  13882  30003  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 30219p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13666
-------------------------------------   ----- 
End-of-path arrival time (ps)           13666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0           datapathcell1   2730   2730  15387  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i          datapathcell2      0   2730  15387  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb       datapathcell2   2960   5690  15387  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:status_2\/main_0                 macrocell20     2305   7995  30219  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:status_2\/q                      macrocell20     3350  11345  30219  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell1    2320  13666  30219  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1260\/q
Path End       : \QuadDec_PAN:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_PAN:bQuadDec:error\/clock_0
Path slack     : 30992p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10953
-------------------------------------   ----- 
End-of-path arrival time (ps)           10953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1260\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1260\/q             macrocell27   1250   1250  17709  RISE       1
\QuadDec_PAN:bQuadDec:error\/main_0  macrocell31   9703  10953  30992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:error\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:error\/q
Path End       : \QuadDec_PAN:Net_1251\/main_4
Capture Clock  : \QuadDec_PAN:Net_1251\/clock_0
Path slack     : 30995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10949
-------------------------------------   ----- 
End-of-path arrival time (ps)           10949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:error\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:error\/q  macrocell31   1250   1250  24513  RISE       1
\QuadDec_PAN:Net_1251\/main_4   macrocell25   9699  10949  30995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1251\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:error\/q
Path End       : \QuadDec_PAN:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_PAN:bQuadDec:state_0\/clock_0
Path slack     : 30995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10949
-------------------------------------   ----- 
End-of-path arrival time (ps)           10949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:error\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:error\/q         macrocell31   1250   1250  24513  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/main_3  macrocell34   9699  10949  30995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:error\/q
Path End       : \QuadDec_PAN:Net_1260\/main_1
Capture Clock  : \QuadDec_PAN:Net_1260\/clock_0
Path slack     : 31004p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10941
-------------------------------------   ----- 
End-of-path arrival time (ps)           10941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:error\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:error\/q  macrocell31   1250   1250  24513  RISE       1
\QuadDec_PAN:Net_1260\/main_1   macrocell27   9691  10941  31004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1260\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1260\/q
Path End       : \QuadDec_PAN:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_PAN:bQuadDec:state_1\/clock_0
Path slack     : 31005p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10939
-------------------------------------   ----- 
End-of-path arrival time (ps)           10939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1260\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1260\/q               macrocell27   1250   1250  17709  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/main_0  macrocell35   9689  10939  31005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:state_0\/q
Path End       : \QuadDec_PAN:Net_1203\/main_4
Capture Clock  : \QuadDec_PAN:Net_1203\/clock_0
Path slack     : 31442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10502
-------------------------------------   ----- 
End-of-path arrival time (ps)           10502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:state_0\/q  macrocell34   1250   1250  25483  RISE       1
\QuadDec_PAN:Net_1203\/main_4     macrocell23   9252  10502  31442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1203\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:state_0\/q
Path End       : \QuadDec_PAN:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_PAN:bQuadDec:state_1\/clock_0
Path slack     : 31442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10502
-------------------------------------   ----- 
End-of-path arrival time (ps)           10502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:state_0\/q       macrocell34   1250   1250  25483  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/main_5  macrocell35   9252  10502  31442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:state_0\/q
Path End       : \QuadDec_PAN:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_PAN:bQuadDec:error\/clock_0
Path slack     : 31449p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10496
-------------------------------------   ----- 
End-of-path arrival time (ps)           10496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:state_0\/q     macrocell34   1250   1250  25483  RISE       1
\QuadDec_PAN:bQuadDec:error\/main_5  macrocell31   9246  10496  31449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:error\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:error\/q
Path End       : \QuadDec_PAN:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_PAN:bQuadDec:Stsreg\/clock
Path slack     : 31665p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12219
-------------------------------------   ----- 
End-of-path arrival time (ps)           12219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:error\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:error\/q          macrocell31    1250   1250  24513  RISE       1
\QuadDec_PAN:bQuadDec:Stsreg\/status_3  statusicell2  10969  12219  31665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:state_1\/q
Path End       : \QuadDec_PAN:Net_1251\/main_5
Capture Clock  : \QuadDec_PAN:Net_1251\/clock_0
Path slack     : 31898p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10047
-------------------------------------   ----- 
End-of-path arrival time (ps)           10047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:state_1\/q  macrocell35   1250   1250  24319  RISE       1
\QuadDec_PAN:Net_1251\/main_5     macrocell25   8797  10047  31898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1251\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:state_1\/q
Path End       : \QuadDec_PAN:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_PAN:bQuadDec:state_0\/clock_0
Path slack     : 31898p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10047
-------------------------------------   ----- 
End-of-path arrival time (ps)           10047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:state_1\/q       macrocell35   1250   1250  24319  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/main_4  macrocell34   8797  10047  31898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:state_1\/q
Path End       : \QuadDec_PAN:Net_1260\/main_2
Capture Clock  : \QuadDec_PAN:Net_1260\/clock_0
Path slack     : 31907p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10037
-------------------------------------   ----- 
End-of-path arrival time (ps)           10037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:state_1\/q  macrocell35   1250   1250  24319  RISE       1
\QuadDec_PAN:Net_1260\/main_2     macrocell27   8787  10037  31907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1260\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TILT:Net_1275\/main_0
Capture Clock  : \QuadDec_TILT:Net_1275\/clock_0
Path slack     : 31978p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9966
-------------------------------------   ---- 
End-of-path arrival time (ps)           9966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3   2730   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0   2730  13498  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2960   5690  13498  RISE       1
\QuadDec_TILT:Net_1275\/main_0                             macrocell50     4276   9966  31978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1275\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1251\/q
Path End       : \QuadDec_TILT:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_TILT:bQuadDec:Stsreg\/clock
Path slack     : 31983p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11902
-------------------------------------   ----- 
End-of-path arrival time (ps)           11902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1251\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1251\/q                macrocell47    1250   1250  24008  RISE       1
\QuadDec_TILT:Net_611\/main_1            macrocell52    3659   4909  31983  RISE       1
\QuadDec_TILT:Net_611\/q                 macrocell52    3350   8259  31983  RISE       1
\QuadDec_TILT:bQuadDec:Stsreg\/status_1  statusicell4   3642  11902  31983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_PAN:Net_1275\/main_1
Capture Clock  : \QuadDec_PAN:Net_1275\/clock_0
Path slack     : 32259p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9686
-------------------------------------   ---- 
End-of-path arrival time (ps)           9686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  14579  RISE       1
\QuadDec_PAN:Net_1275\/main_1                             macrocell28     4406   9686  32259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1275\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TILT:Net_1275\/main_1
Capture Clock  : \QuadDec_TILT:Net_1275\/clock_0
Path slack     : 32277p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9667
-------------------------------------   ---- 
End-of-path arrival time (ps)           9667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3   2320   2320  13797  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0   2320  13797  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2960   5280  13797  RISE       1
\QuadDec_TILT:Net_1275\/main_1                             macrocell50     4387   9667  32277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1275\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 32420p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9525
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   3510   3510  28120  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   3510  28120  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2950   6460  28120  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:prevCompare\/main_0          macrocell17     3065   9525  32420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:prevCompare\/clock_0         macrocell17         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 32570p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9374
-------------------------------------   ---- 
End-of-path arrival time (ps)           9374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   3510   3510  28837  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   3510  28837  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2950   6460  28837  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:prevCompare\/main_0          macrocell39     2914   9374  32570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell39         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_PAN:Net_1275\/main_0
Capture Clock  : \QuadDec_PAN:Net_1275\/clock_0
Path slack     : 33067p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8877
-------------------------------------   ---- 
End-of-path arrival time (ps)           8877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1   2730   2730  15387  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0   2730  15387  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2960   5690  15387  RISE       1
\QuadDec_PAN:Net_1275\/main_0                             macrocell28     3187   8877  33067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1275\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 33142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8802
-------------------------------------   ---- 
End-of-path arrival time (ps)           8802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell22     3522   8802  33142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\/clock_0     macrocell22         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1203\/q
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 33401p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8544
-------------------------------------   ---- 
End-of-path arrival time (ps)           8544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1203\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1203\/q                              macrocell23   1250   1250  16164  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell15   7294   8544  33401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\/clock_0      macrocell15         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TILT:Net_1203\/main_0
Capture Clock  : \QuadDec_TILT:Net_1203\/clock_0
Path slack     : 33575p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8369
-------------------------------------   ---- 
End-of-path arrival time (ps)           8369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_filt\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_A_filt\/q  macrocell57   1250   1250  28494  RISE       1
\QuadDec_TILT:Net_1203\/main_0         macrocell45   7119   8369  33575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1203\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 33725p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8220
-------------------------------------   ---- 
End-of-path arrival time (ps)           8220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3   2320   2320  13797  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0   2320  13797  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2960   5280  13797  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell44     2940   8220  33725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell44         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:error\/q
Path End       : \QuadDec_TILT:Net_1251\/main_4
Capture Clock  : \QuadDec_TILT:Net_1251\/clock_0
Path slack     : 33803p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8142
-------------------------------------   ---- 
End-of-path arrival time (ps)           8142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:error\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:error\/q  macrocell53   1250   1250  30230  RISE       1
\QuadDec_TILT:Net_1251\/main_4   macrocell47   6892   8142  33803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1251\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 33949p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1   2730   2730  15387  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0   2730  15387  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2960   5690  15387  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell16     2305   7995  33949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\/clock_0      macrocell16         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 34101p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9783
-------------------------------------   ---- 
End-of-path arrival time (ps)           9783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\/z0            datapathcell1   2320   2320  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell2      0   2320  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell2   2960   5280  14579  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell1    4503   9783  34101  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 34116p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9768
-------------------------------------   ---- 
End-of-path arrival time (ps)           9768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0            datapathcell3   2320   2320  13797  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell4      0   2320  13797  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell4   2960   5280  13797  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell3    4488   9768  34116  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:state_1\/q
Path End       : \QuadDec_TILT:Net_1203\/main_3
Capture Clock  : \QuadDec_TILT:Net_1203\/clock_0
Path slack     : 34153p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7792
-------------------------------------   ---- 
End-of-path arrival time (ps)           7792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:state_1\/q  macrocell63   1250   1250  29072  RISE       1
\QuadDec_TILT:Net_1203\/main_3     macrocell45   6542   7792  34153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1203\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1251\/q
Path End       : \QuadDec_PAN:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_PAN:bQuadDec:Stsreg\/clock
Path slack     : 34172p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9713
-------------------------------------   ---- 
End-of-path arrival time (ps)           9713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1251\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1251\/q                macrocell25    1250   1250  25451  RISE       1
\QuadDec_PAN:Net_530\/main_1            macrocell29    2857   4107  34172  RISE       1
\QuadDec_PAN:Net_530\/q                 macrocell29    3350   7457  34172  RISE       1
\QuadDec_PAN:bQuadDec:Stsreg\/status_0  statusicell2   2255   9713  34172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1251\/q
Path End       : \QuadDec_PAN:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_PAN:bQuadDec:Stsreg\/clock
Path slack     : 34174p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1251\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1251\/q                macrocell25    1250   1250  25451  RISE       1
\QuadDec_PAN:Net_611\/main_1            macrocell30    2857   4107  34174  RISE       1
\QuadDec_PAN:Net_611\/q                 macrocell30    3350   7457  34174  RISE       1
\QuadDec_PAN:bQuadDec:Stsreg\/status_1  statusicell2   2254   9711  34174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_PAN:Net_1203\/main_1
Capture Clock  : \QuadDec_PAN:Net_1203\/clock_0
Path slack     : 34238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7706
-------------------------------------   ---- 
End-of-path arrival time (ps)           7706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:quad_B_filt\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:quad_B_filt\/q  macrocell33   1250   1250  22766  RISE       1
\QuadDec_PAN:Net_1203\/main_1         macrocell23   6456   7706  34238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1203\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_PAN:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_PAN:bQuadDec:state_1\/clock_0
Path slack     : 34238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7706
-------------------------------------   ---- 
End-of-path arrival time (ps)           7706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:quad_B_filt\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:quad_B_filt\/q   macrocell33   1250   1250  22766  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/main_2  macrocell35   6456   7706  34238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_TILT:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 34536p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_delayed_0\/clock_0           macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_B_delayed_0\/q       macrocell58   1250   1250  34536  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_delayed_1\/main_0  macrocell59   6159   7409  34536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell59         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_TILT:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34536p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_delayed_0\/clock_0           macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_B_delayed_0\/q  macrocell58   1250   1250  34536  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_filt\/main_0  macrocell61   6159   7409  34536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_filt\/clock_0                macrocell61         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_PAN:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_PAN:bQuadDec:error\/clock_0
Path slack     : 34679p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7266
-------------------------------------   ---- 
End-of-path arrival time (ps)           7266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:quad_A_filt\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:quad_A_filt\/q  macrocell32   1250   1250  23260  RISE       1
\QuadDec_PAN:bQuadDec:error\/main_1   macrocell31   6016   7266  34679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:error\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1260\/q
Path End       : \QuadDec_TILT:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_TILT:bQuadDec:Stsreg\/clock
Path slack     : 34949p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8935
-------------------------------------   ---- 
End-of-path arrival time (ps)           8935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1260\/clock_0                            macrocell49         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1260\/q                macrocell49    1250   1250  16533  RISE       1
\QuadDec_TILT:bQuadDec:Stsreg\/status_2  statusicell4   7685   8935  34949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TILT:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_TILT:bQuadDec:error\/clock_0
Path slack     : 35010p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6935
-------------------------------------   ---- 
End-of-path arrival time (ps)           6935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_filt\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_A_filt\/q  macrocell57   1250   1250  28494  RISE       1
\QuadDec_TILT:bQuadDec:error\/main_1   macrocell53   5685   6935  35010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:error\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TILT:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_TILT:bQuadDec:state_0\/clock_0
Path slack     : 35010p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6935
-------------------------------------   ---- 
End-of-path arrival time (ps)           6935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_filt\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_A_filt\/q   macrocell57   1250   1250  28494  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/main_1  macrocell62   5685   6935  35010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TILT:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_TILT:bQuadDec:state_1\/clock_0
Path slack     : 35255p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_filt\/clock_0                macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_B_filt\/q   macrocell61   1250   1250  29007  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/main_2  macrocell63   5439   6689  35255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TILT:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_TILT:bQuadDec:error\/clock_0
Path slack     : 35376p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_filt\/clock_0                macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  29007  RISE       1
\QuadDec_TILT:bQuadDec:error\/main_2   macrocell53   5319   6569  35376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:error\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TILT:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_TILT:bQuadDec:state_0\/clock_0
Path slack     : 35376p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_filt\/clock_0                macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_B_filt\/q   macrocell61   1250   1250  29007  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/main_2  macrocell62   5319   6569  35376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1260\/q
Path End       : \QuadDec_PAN:Net_1260\/main_0
Capture Clock  : \QuadDec_PAN:Net_1260\/clock_0
Path slack     : 35389p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1260\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1260\/q       macrocell27   1250   1250  17709  RISE       1
\QuadDec_PAN:Net_1260\/main_0  macrocell27   5305   6555  35389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1260\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1260\/q
Path End       : \QuadDec_PAN:Net_1251\/main_1
Capture Clock  : \QuadDec_PAN:Net_1251\/clock_0
Path slack     : 35406p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1260\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1260\/q       macrocell27   1250   1250  17709  RISE       1
\QuadDec_PAN:Net_1251\/main_1  macrocell25   5289   6539  35406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1251\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1260\/q
Path End       : \QuadDec_PAN:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_PAN:bQuadDec:state_0\/clock_0
Path slack     : 35406p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1260\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1260\/q               macrocell27   1250   1250  17709  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/main_0  macrocell34   5289   6539  35406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:state_0\/q
Path End       : \QuadDec_TILT:Net_1203\/main_4
Capture Clock  : \QuadDec_TILT:Net_1203\/clock_0
Path slack     : 35625p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:state_0\/q  macrocell62   1250   1250  29969  RISE       1
\QuadDec_TILT:Net_1203\/main_4     macrocell45   5070   6320  35625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1203\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:state_0\/q
Path End       : \QuadDec_TILT:Net_1260\/main_3
Capture Clock  : \QuadDec_TILT:Net_1260\/clock_0
Path slack     : 35659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:state_0\/q  macrocell62   1250   1250  29969  RISE       1
\QuadDec_TILT:Net_1260\/main_3     macrocell49   5035   6285  35659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1260\/clock_0                            macrocell49         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:state_0\/q
Path End       : \QuadDec_TILT:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_TILT:bQuadDec:state_1\/clock_0
Path slack     : 35659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:state_0\/q       macrocell62   1250   1250  29969  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/main_5  macrocell63   5035   6285  35659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:error\/q
Path End       : \QuadDec_TILT:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_TILT:bQuadDec:Stsreg\/clock
Path slack     : 35701p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8183
-------------------------------------   ---- 
End-of-path arrival time (ps)           8183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:error\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:error\/q          macrocell53    1250   1250  30230  RISE       1
\QuadDec_TILT:bQuadDec:Stsreg\/status_3  statusicell4   6933   8183  35701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:error\/q
Path End       : \QuadDec_TILT:Net_1203\/main_2
Capture Clock  : \QuadDec_TILT:Net_1203\/clock_0
Path slack     : 35852p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:error\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:error\/q  macrocell53   1250   1250  30230  RISE       1
\QuadDec_TILT:Net_1203\/main_2   macrocell45   4842   6092  35852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1203\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:state_1\/q
Path End       : \QuadDec_TILT:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_TILT:bQuadDec:error\/clock_0
Path slack     : 35870p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:state_1\/q     macrocell63   1250   1250  29072  RISE       1
\QuadDec_TILT:bQuadDec:error\/main_4  macrocell53   4824   6074  35870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:error\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:state_1\/q
Path End       : \QuadDec_TILT:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_TILT:bQuadDec:state_0\/clock_0
Path slack     : 35870p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:state_1\/q       macrocell63   1250   1250  29072  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/main_4  macrocell62   4824   6074  35870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1260\/q
Path End       : \QuadDec_PAN:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_PAN:bQuadDec:Stsreg\/clock
Path slack     : 35901p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 43885

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1260\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1260\/q                macrocell27    1250   1250  17709  RISE       1
\QuadDec_PAN:bQuadDec:Stsreg\/status_2  statusicell2   6733   7983  35901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TILT:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_TILT:bQuadDec:state_1\/clock_0
Path slack     : 35919p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_filt\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_A_filt\/q   macrocell57   1250   1250  28494  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/main_1  macrocell63   4775   6025  35919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TILT:Net_1251\/main_2
Capture Clock  : \QuadDec_TILT:Net_1251\/clock_0
Path slack     : 35982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_filt\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_A_filt\/q  macrocell57   1250   1250  28494  RISE       1
\QuadDec_TILT:Net_1251\/main_2         macrocell47   4713   5963  35982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1251\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TILT:Net_1251\/main_3
Capture Clock  : \QuadDec_TILT:Net_1251\/clock_0
Path slack     : 36366p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_filt\/clock_0                macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  29007  RISE       1
\QuadDec_TILT:Net_1251\/main_3         macrocell47   4328   5578  36366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1251\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:state_0\/q
Path End       : \QuadDec_PAN:Net_1251\/main_6
Capture Clock  : \QuadDec_PAN:Net_1251\/clock_0
Path slack     : 36421p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:state_0\/q  macrocell34   1250   1250  25483  RISE       1
\QuadDec_PAN:Net_1251\/main_6     macrocell25   4274   5524  36421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1251\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:state_0\/q
Path End       : \QuadDec_PAN:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_PAN:bQuadDec:state_0\/clock_0
Path slack     : 36421p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:state_0\/q       macrocell34   1250   1250  25483  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/main_5  macrocell34   4274   5524  36421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1251\/q
Path End       : \QuadDec_TILT:Net_1251\/main_0
Capture Clock  : \QuadDec_TILT:Net_1251\/clock_0
Path slack     : 36485p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1251\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1251\/q       macrocell47   1250   1250  24008  RISE       1
\QuadDec_TILT:Net_1251\/main_0  macrocell47   4209   5459  36485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1251\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:state_1\/q
Path End       : \QuadDec_TILT:Net_1251\/main_5
Capture Clock  : \QuadDec_TILT:Net_1251\/clock_0
Path slack     : 36558p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:state_1\/q  macrocell63   1250   1250  29072  RISE       1
\QuadDec_TILT:Net_1251\/main_5     macrocell47   4137   5387  36558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1251\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1203\/q
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 36579p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1203\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1203\/q                              macrocell45   1250   1250  19599  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell37   4116   5366  36579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell37         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_PAN:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_PAN:bQuadDec:error\/clock_0
Path slack     : 36802p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:quad_B_filt\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:quad_B_filt\/q  macrocell33   1250   1250  22766  RISE       1
\QuadDec_PAN:bQuadDec:error\/main_2   macrocell31   3893   5143  36802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:error\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1260\/q
Path End       : \QuadDec_TILT:Net_1251\/main_1
Capture Clock  : \QuadDec_TILT:Net_1251\/clock_0
Path slack     : 36838p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1260\/clock_0                            macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1260\/q       macrocell49   1250   1250  16533  RISE       1
\QuadDec_TILT:Net_1251\/main_1  macrocell47   3857   5107  36838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1251\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:error\/q
Path End       : \QuadDec_PAN:Net_1203\/main_2
Capture Clock  : \QuadDec_PAN:Net_1203\/clock_0
Path slack     : 36935p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:error\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:error\/q  macrocell31   1250   1250  24513  RISE       1
\QuadDec_PAN:Net_1203\/main_2   macrocell23   3760   5010  36935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1203\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:error\/q
Path End       : \QuadDec_PAN:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_PAN:bQuadDec:state_1\/clock_0
Path slack     : 36935p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:error\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:error\/q         macrocell31   1250   1250  24513  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/main_3  macrocell35   3760   5010  36935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:error\/q
Path End       : \QuadDec_PAN:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_PAN:bQuadDec:error\/clock_0
Path slack     : 36946p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:error\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:error\/q       macrocell31   1250   1250  24513  RISE       1
\QuadDec_PAN:bQuadDec:error\/main_3  macrocell31   3748   4998  36946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:error\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_PAN:Net_1203\/main_0
Capture Clock  : \QuadDec_PAN:Net_1203\/clock_0
Path slack     : 36950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:quad_A_filt\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:quad_A_filt\/q  macrocell32   1250   1250  23260  RISE       1
\QuadDec_PAN:Net_1203\/main_0         macrocell23   3744   4994  36950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1203\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_PAN:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_PAN:bQuadDec:state_1\/clock_0
Path slack     : 36950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:quad_A_filt\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:quad_A_filt\/q   macrocell32   1250   1250  23260  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/main_1  macrocell35   3744   4994  36950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1260\/q
Path End       : \QuadDec_TILT:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_TILT:bQuadDec:error\/clock_0
Path slack     : 36959p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1260\/clock_0                            macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1260\/q             macrocell49   1250   1250  16533  RISE       1
\QuadDec_TILT:bQuadDec:error\/main_0  macrocell53   3735   4985  36959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:error\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1260\/q
Path End       : \QuadDec_TILT:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_TILT:bQuadDec:state_0\/clock_0
Path slack     : 36959p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1260\/clock_0                            macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1260\/q               macrocell49   1250   1250  16533  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/main_0  macrocell62   3735   4985  36959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:state_1\/q
Path End       : \QuadDec_PAN:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_PAN:bQuadDec:error\/clock_0
Path slack     : 36982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:state_1\/q     macrocell35   1250   1250  24319  RISE       1
\QuadDec_PAN:bQuadDec:error\/main_4  macrocell31   3712   4962  36982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:error\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:state_1\/q
Path End       : \QuadDec_PAN:Net_1203\/main_3
Capture Clock  : \QuadDec_PAN:Net_1203\/clock_0
Path slack     : 36988p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:state_1\/q  macrocell35   1250   1250  24319  RISE       1
\QuadDec_PAN:Net_1203\/main_3     macrocell23   3707   4957  36988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1203\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:state_1\/q
Path End       : \QuadDec_PAN:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_PAN:bQuadDec:state_1\/clock_0
Path slack     : 36988p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:state_1\/q       macrocell35   1250   1250  24319  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/main_4  macrocell35   3707   4957  36988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:error\/q
Path End       : \QuadDec_TILT:Net_1260\/main_1
Capture Clock  : \QuadDec_TILT:Net_1260\/clock_0
Path slack     : 37139p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:error\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:error\/q  macrocell53   1250   1250  30230  RISE       1
\QuadDec_TILT:Net_1260\/main_1   macrocell49   3555   4805  37139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1260\/clock_0                            macrocell49         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:error\/q
Path End       : \QuadDec_TILT:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_TILT:bQuadDec:state_1\/clock_0
Path slack     : 37139p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:error\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:error\/q         macrocell53   1250   1250  30230  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/main_3  macrocell63   3555   4805  37139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:bQuadDec:state_0\/q
Path End       : \QuadDec_PAN:Net_1260\/main_3
Capture Clock  : \QuadDec_PAN:Net_1260\/clock_0
Path slack     : 37326p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:bQuadDec:state_0\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:bQuadDec:state_0\/q  macrocell34   1250   1250  25483  RISE       1
\QuadDec_PAN:Net_1260\/main_3     macrocell27   3369   4619  37326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1260\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:state_1\/q
Path End       : \QuadDec_TILT:Net_1260\/main_2
Capture Clock  : \QuadDec_TILT:Net_1260\/clock_0
Path slack     : 37486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:state_1\/q  macrocell63   1250   1250  29072  RISE       1
\QuadDec_TILT:Net_1260\/main_2     macrocell49   3208   4458  37486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1260\/clock_0                            macrocell49         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:state_1\/q
Path End       : \QuadDec_TILT:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_TILT:bQuadDec:state_1\/clock_0
Path slack     : 37486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:state_1\/q       macrocell63   1250   1250  29072  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/main_4  macrocell63   3208   4458  37486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1251\/q
Path End       : \QuadDec_PAN:Net_1251\/main_0
Capture Clock  : \QuadDec_PAN:Net_1251\/clock_0
Path slack     : 37711p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1251\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1251\/q       macrocell25   1250   1250  25451  RISE       1
\QuadDec_PAN:Net_1251\/main_0  macrocell25   2984   4234  37711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1251\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:state_0\/q
Path End       : \QuadDec_TILT:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_TILT:bQuadDec:error\/clock_0
Path slack     : 37758p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:state_0\/q     macrocell62   1250   1250  29969  RISE       1
\QuadDec_TILT:bQuadDec:error\/main_5  macrocell53   2936   4186  37758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:error\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:state_0\/q
Path End       : \QuadDec_TILT:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_TILT:bQuadDec:state_0\/clock_0
Path slack     : 37758p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:state_0\/q       macrocell62   1250   1250  29969  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/main_5  macrocell62   2936   4186  37758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:state_0\/q
Path End       : \QuadDec_TILT:Net_1251\/main_6
Capture Clock  : \QuadDec_TILT:Net_1251\/clock_0
Path slack     : 37759p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:state_0\/q  macrocell62   1250   1250  29969  RISE       1
\QuadDec_TILT:Net_1251\/main_6     macrocell47   2935   4185  37759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1251\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1260\/q
Path End       : \QuadDec_TILT:Net_1260\/main_0
Capture Clock  : \QuadDec_TILT:Net_1260\/clock_0
Path slack     : 37761p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1260\/clock_0                            macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1260\/q       macrocell49   1250   1250  16533  RISE       1
\QuadDec_TILT:Net_1260\/main_0  macrocell49   2934   4184  37761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1260\/clock_0                            macrocell49         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1260\/q
Path End       : \QuadDec_TILT:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_TILT:bQuadDec:state_1\/clock_0
Path slack     : 37761p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1260\/clock_0                            macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1260\/q               macrocell49   1250   1250  16533  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/main_0  macrocell63   2934   4184  37761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_1\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TILT:Net_1203\/main_1
Capture Clock  : \QuadDec_TILT:Net_1203\/clock_0
Path slack     : 37919p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_filt\/clock_0                macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  29007  RISE       1
\QuadDec_TILT:Net_1203\/main_1         macrocell45   2775   4025  37919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1203\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TILT:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 37919p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_filt\/clock_0                macrocell61         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_B_filt\/q       macrocell61   1250   1250  29007  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_filt\/main_3  macrocell61   2775   4025  37919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_filt\/clock_0                macrocell61         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:error\/q
Path End       : \QuadDec_TILT:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_TILT:bQuadDec:error\/clock_0
Path slack     : 38068p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:error\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:error\/q       macrocell53   1250   1250  30230  RISE       1
\QuadDec_TILT:bQuadDec:error\/main_3  macrocell53   2627   3877  38068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:error\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:error\/q
Path End       : \QuadDec_TILT:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_TILT:bQuadDec:state_0\/clock_0
Path slack     : 38068p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:error\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:error\/q         macrocell53   1250   1250  30230  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/main_3  macrocell62   2627   3877  38068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:state_0\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TILT:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 38383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_filt\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_A_filt\/q       macrocell57   1250   1250  28494  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_filt\/main_3  macrocell57   2311   3561  38383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_filt\/clock_0                macrocell57         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_TILT:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 38384p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_delayed_2\/clock_0           macrocell60         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_B_delayed_2\/q  macrocell60   1250   1250  38384  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_filt\/main_2  macrocell61   2310   3560  38384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_filt\/clock_0                macrocell61         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_TILT:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 38390p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_delayed_2\/clock_0           macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_A_delayed_2\/q  macrocell56   1250   1250  38390  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_filt\/main_2  macrocell57   2304   3554  38390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_filt\/clock_0                macrocell57         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_TILT:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 38392p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_A_delayed_1\/q       macrocell55   1250   1250  38392  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_delayed_2\/main_0  macrocell56   2302   3552  38392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_delayed_2\/clock_0           macrocell56         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_TILT:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 38392p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_A_delayed_1\/q  macrocell55   1250   1250  38392  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_filt\/main_1  macrocell57   2302   3552  38392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_filt\/clock_0                macrocell57         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_TILT:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 38392p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_delayed_0\/clock_0           macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_A_delayed_0\/q       macrocell54   1250   1250  38392  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_delayed_1\/main_0  macrocell55   2302   3552  38392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell55         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_TILT:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 38392p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_delayed_0\/clock_0           macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_A_delayed_0\/q  macrocell54   1250   1250  38392  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_filt\/main_0  macrocell57   2302   3552  38392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_A_filt\/clock_0                macrocell57         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_TILT:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 38395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell59         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_B_delayed_1\/q       macrocell59   1250   1250  38395  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_delayed_2\/main_0  macrocell60   2299   3549  38395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_delayed_2\/clock_0           macrocell60         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_TILT:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_TILT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 38395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 41945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TILT:bQuadDec:quad_B_delayed_1\/q  macrocell59   1250   1250  38395  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_filt\/main_1  macrocell61   2299   3549  38395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:bQuadDec:quad_B_filt\/clock_0                macrocell61         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_PAN:Net_1260\/q
Path End       : \QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 39178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 45455

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_PAN:Net_1260\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_PAN:Net_1260\/q                                    macrocell27    1250   1250  17709  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell1   5027   6277  39178  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TILT:Net_1260\/q
Path End       : \QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 40508p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   45455
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 45455

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_TILT:Net_1260\/clock_0                            macrocell49         0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TILT:Net_1260\/q                                    macrocell49    1250   1250  16533  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell3   3697   4947  40508  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144186p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10960
-------------------------------------   ----- 
End-of-path arrival time (ps)           10960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q                      macrocell79     1250   1250  2144186  RISE       1
\UART_USB:BUART:counter_load_not\/main_1           macrocell64     3433   4683  2144186  RISE       1
\UART_USB:BUART:counter_load_not\/q                macrocell64     3350   8033  2144186  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2927  10960  2144186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_address_detected\/q
Path End       : \UART_USB:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_USB:BUART:sRX:RxBitCounter\/clock
Path slack     : 2144913p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2162447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17533
-------------------------------------   ----- 
End-of-path arrival time (ps)           17533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_address_detected\/clock_0               macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_address_detected\/q   macrocell65   1250   1250  2144913  RISE       1
\UART_USB:BUART:rx_counter_load\/main_0  macrocell67  10035  11285  2144913  RISE       1
\UART_USB:BUART:rx_counter_load\/q       macrocell67   3350  14635  2144913  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/load   count7cell    2898  17533  2144913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2146151p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14226
-------------------------------------   ----- 
End-of-path arrival time (ps)           14226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  2146151  RISE       1
\UART_USB:BUART:tx_bitclk_enable_pre\/main_0      macrocell78     2295   7975  2146151  RISE       1
\UART_USB:BUART:tx_bitclk_enable_pre\/q           macrocell78     3350  11325  2146151  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell6   2901  14226  2146151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_USB:BUART:sRX:RxSts\/clock
Path slack     : 2148280p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16817
-------------------------------------   ----- 
End-of-path arrival time (ps)           16817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  2148280  RISE       1
\UART_USB:BUART:rx_status_4\/main_1                 macrocell75     2924   8204  2148280  RISE       1
\UART_USB:BUART:rx_status_4\/q                      macrocell75     3350  11554  2148280  RISE       1
\UART_USB:BUART:sRX:RxSts\/status_4                 statusicell5    5262  16817  2148280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxSts\/clock                           statusicell5        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_address_detected\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2149495p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10871
-------------------------------------   ----- 
End-of-path arrival time (ps)           10871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_address_detected\/clock_0               macrocell65         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_address_detected\/q       macrocell65     1250   1250  2144913  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   9621  10871  2149495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_USB:BUART:sTX:TxSts\/clock
Path slack     : 2150517p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14580
-------------------------------------   ----- 
End-of-path arrival time (ps)           14580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  2150517  RISE       1
\UART_USB:BUART:tx_status_0\/main_2                 macrocell82     3625   8905  2150517  RISE       1
\UART_USB:BUART:tx_status_0\/q                      macrocell82     3350  12255  2150517  RISE       1
\UART_USB:BUART:sTX:TxSts\/status_0                 statusicell6    2325  14580  2150517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxSts\/clock                           statusicell6        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_address_detected\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2151317p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11840
-------------------------------------   ----- 
End-of-path arrival time (ps)           11840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_address_detected\/clock_0               macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_address_detected\/q  macrocell65   1250   1250  2144913  RISE       1
\UART_USB:BUART:rx_state_2\/main_0      macrocell71  10590  11840  2151317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_address_detected\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2151317p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11840
-------------------------------------   ----- 
End-of-path arrival time (ps)           11840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_address_detected\/clock_0               macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_address_detected\/q  macrocell65   1250   1250  2144913  RISE       1
\UART_USB:BUART:rx_state_3\/main_0      macrocell72  10590  11840  2151317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_address_detected\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_0
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2151317p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11840
-------------------------------------   ----- 
End-of-path arrival time (ps)           11840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_address_detected\/clock_0               macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_address_detected\/q  macrocell65   1250   1250  2144913  RISE       1
\UART_USB:BUART:rx_status_3\/main_0     macrocell74  10590  11840  2151317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell74         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_address_detected\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2151872p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11285
-------------------------------------   ----- 
End-of-path arrival time (ps)           11285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_address_detected\/clock_0               macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_address_detected\/q  macrocell65   1250   1250  2144913  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_0    macrocell69  10035  11285  2151872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_address_detected\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2151872p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11285
-------------------------------------   ----- 
End-of-path arrival time (ps)           11285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_address_detected\/clock_0               macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_address_detected\/q  macrocell65   1250   1250  2144913  RISE       1
\UART_USB:BUART:rx_state_0\/main_0      macrocell70  10035  11285  2151872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_address_detected\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2151872p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11285
-------------------------------------   ----- 
End-of-path arrival time (ps)           11285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_address_detected\/clock_0               macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_address_detected\/q      macrocell65   1250   1250  2144913  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_0  macrocell73  10035  11285  2151872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell73         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_USB:BUART:txn\/main_3
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2153561p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   7280   7280  2153561  RISE       1
\UART_USB:BUART:txn\/main_3                macrocell84     2316   9596  2153561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell84         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154158p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q                macrocell79     1250   1250  2144186  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   4969   6219  2154158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_USB:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 2154250p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8906
-------------------------------------   ---- 
End-of-path arrival time (ps)           8906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  2146151  RISE       1
\UART_USB:BUART:tx_bitclk\/main_0                 macrocell77     3226   8906  2154250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:tx_state_0\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2154252p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8905
-------------------------------------   ---- 
End-of-path arrival time (ps)           8905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  2150517  RISE       1
\UART_USB:BUART:tx_state_0\/main_2                  macrocell79     3625   8905  2154252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155096p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q          macrocell66     1250   1250  2155096  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   4020   5270  2155096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155754p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q                macrocell80     1250   1250  2144264  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   3373   4623  2155754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156004p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q                macrocell70     1250   1250  2152011  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   3112   4362  2156004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2157339p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q   macrocell66   1250   1250  2155096  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_2  macrocell69   4568   5818  2157339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2157339p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  2155096  RISE       1
\UART_USB:BUART:rx_state_0\/main_2   macrocell70   4568   5818  2157339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2157491p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell79   1250   1250  2144186  RISE       1
\UART_USB:BUART:tx_state_0\/main_1  macrocell79   4415   5665  2157491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2157910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell79   1250   1250  2144186  RISE       1
\UART_USB:BUART:tx_state_1\/main_1  macrocell80   3997   5247  2157910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2157910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell79   1250   1250  2144186  RISE       1
\UART_USB:BUART:tx_state_2\/main_1  macrocell81   3997   5247  2157910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2157982p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157982  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_6       macrocell69   3065   5175  2157982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_0\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2157982p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157982  RISE       1
\UART_USB:BUART:rx_state_0\/main_6         macrocell70   3065   5175  2157982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2157983p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157983  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_7       macrocell69   3063   5173  2157983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_0\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2157983p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157983  RISE       1
\UART_USB:BUART:rx_state_0\/main_7         macrocell70   3063   5173  2157983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2157991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157991  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_5       macrocell69   3056   5166  2157991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_0\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2157991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157991  RISE       1
\UART_USB:BUART:rx_state_0\/main_5         macrocell70   3056   5166  2157991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_2\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2157992p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157982  RISE       1
\UART_USB:BUART:rx_state_2\/main_6         macrocell71   3055   5165  2157992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_3\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2157992p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157982  RISE       1
\UART_USB:BUART:rx_state_3\/main_6         macrocell72   3055   5165  2157992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_2\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2157998p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157983  RISE       1
\UART_USB:BUART:rx_state_2\/main_7         macrocell71   3048   5158  2157998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_3\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2157998p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157983  RISE       1
\UART_USB:BUART:rx_state_3\/main_7         macrocell72   3048   5158  2157998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_2\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2158011p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157991  RISE       1
\UART_USB:BUART:rx_state_2\/main_5         macrocell71   3036   5146  2158011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_3\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2158011p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157991  RISE       1
\UART_USB:BUART:rx_state_3\/main_5         macrocell72   3036   5146  2158011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_status_3\/q
Path End       : \UART_USB:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_USB:BUART:sRX:RxSts\/clock
Path slack     : 2158240p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6857
-------------------------------------   ---- 
End-of-path arrival time (ps)           6857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell74         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_status_3\/q       macrocell74    1250   1250  2158240  RISE       1
\UART_USB:BUART:sRX:RxSts\/status_3  statusicell5   5607   6857  2158240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxSts\/clock                           statusicell5        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2158347p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  2155096  RISE       1
\UART_USB:BUART:rx_state_2\/main_2   macrocell71   3559   4809  2158347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2158347p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  2155096  RISE       1
\UART_USB:BUART:rx_state_3\/main_2   macrocell72   3559   4809  2158347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_2
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2158347p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  2155096  RISE       1
\UART_USB:BUART:rx_status_3\/main_2  macrocell74   3559   4809  2158347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell74         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:txn\/q
Path End       : \UART_USB:BUART:txn\/main_0
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2158394p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell84         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:txn\/q       macrocell84   1250   1250  2158394  RISE       1
\UART_USB:BUART:txn\/main_0  macrocell84   3513   4763  2158394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell84         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:txn\/main_2
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2158473p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q  macrocell79   1250   1250  2144186  RISE       1
\UART_USB:BUART:txn\/main_2    macrocell84   3433   4683  2158473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell84         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2158543p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell80   1250   1250  2144264  RISE       1
\UART_USB:BUART:tx_state_0\/main_0  macrocell79   3364   4614  2158543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:txn\/main_1
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2158551p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q  macrocell80   1250   1250  2144264  RISE       1
\UART_USB:BUART:txn\/main_1    macrocell84   3356   4606  2158551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell84         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158721p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158721  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_0   macrocell66   2326   4436  2158721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158726p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  2158726  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_2   macrocell66   2320   4430  2158726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158733p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158733  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_1   macrocell66   2314   4424  2158733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:txn\/main_5
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2158787p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q  macrocell77   1250   1250  2144500  RISE       1
\UART_USB:BUART:txn\/main_5   macrocell84   3119   4369  2158787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell84         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2158792p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell77   1250   1250  2144500  RISE       1
\UART_USB:BUART:tx_state_1\/main_3  macrocell80   3115   4365  2158792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2158792p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell77   1250   1250  2144500  RISE       1
\UART_USB:BUART:tx_state_2\/main_3  macrocell81   3115   4365  2158792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2158801p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell70   1250   1250  2152011  RISE       1
\UART_USB:BUART:rx_state_2\/main_1  macrocell71   3106   4356  2158801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2158801p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell70   1250   1250  2152011  RISE       1
\UART_USB:BUART:rx_state_3\/main_1  macrocell72   3106   4356  2158801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_1
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2158801p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q        macrocell70   1250   1250  2152011  RISE       1
\UART_USB:BUART:rx_status_3\/main_1  macrocell74   3106   4356  2158801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell74         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2158826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell80   1250   1250  2144264  RISE       1
\UART_USB:BUART:tx_state_1\/main_0  macrocell80   3081   4331  2158826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2158826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell80   1250   1250  2144264  RISE       1
\UART_USB:BUART:tx_state_2\/main_0  macrocell81   3081   4331  2158826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2158832p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell81   1250   1250  2144551  RISE       1
\UART_USB:BUART:tx_state_0\/main_3  macrocell79   3075   4325  2158832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:txn\/main_4
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2158838p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q  macrocell81   1250   1250  2144551  RISE       1
\UART_USB:BUART:txn\/main_4    macrocell84   3069   4319  2158838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell84         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2158952p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell77   1250   1250  2144500  RISE       1
\UART_USB:BUART:tx_state_0\/main_4  macrocell79   2955   4205  2158952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2158970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q         macrocell70   1250   1250  2152011  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_1  macrocell69   2937   4187  2158970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2158970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell70   1250   1250  2152011  RISE       1
\UART_USB:BUART:rx_state_0\/main_1  macrocell70   2937   4187  2158970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q               macrocell70   1250   1250  2152011  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_1  macrocell73   2937   4187  2158970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell73         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2158977p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell81   1250   1250  2144551  RISE       1
\UART_USB:BUART:tx_state_1\/main_2  macrocell80   2930   4180  2158977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2158977p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell81   1250   1250  2144551  RISE       1
\UART_USB:BUART:tx_state_2\/main_2  macrocell81   2930   4180  2158977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2159111p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell71   1250   1250  2152177  RISE       1
\UART_USB:BUART:rx_state_2\/main_4  macrocell71   2796   4046  2159111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2159111p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell71   1250   1250  2152177  RISE       1
\UART_USB:BUART:rx_state_3\/main_4  macrocell72   2796   4046  2159111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_4
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2159111p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q        macrocell71   1250   1250  2152177  RISE       1
\UART_USB:BUART:rx_status_3\/main_4  macrocell74   2796   4046  2159111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell74         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q         macrocell71   1250   1250  2152177  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_4  macrocell69   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell71   1250   1250  2152177  RISE       1
\UART_USB:BUART:rx_state_0\/main_4  macrocell70   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q               macrocell71   1250   1250  2152177  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_3  macrocell73   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell73         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2159308p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q         macrocell72   1250   1250  2152350  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_3  macrocell69   2598   3848  2159308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2159308p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell72   1250   1250  2152350  RISE       1
\UART_USB:BUART:rx_state_0\/main_3  macrocell70   2598   3848  2159308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159308p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q               macrocell72   1250   1250  2152350  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_2  macrocell73   2598   3848  2159308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell73         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell72   1250   1250  2152350  RISE       1
\UART_USB:BUART:rx_state_2\/main_3  macrocell71   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell72   1250   1250  2152350  RISE       1
\UART_USB:BUART:rx_state_3\/main_3  macrocell72   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_3
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q        macrocell72   1250   1250  2152350  RISE       1
\UART_USB:BUART:rx_status_3\/main_3  macrocell74   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell74         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_last\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_8
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2159595p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_last\/clock_0                           macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_last\/q          macrocell68   1250   1250  2159595  RISE       1
\UART_USB:BUART:rx_state_2\/main_8  macrocell71   2312   3562  2159595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_load_fifo\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2160855p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -1930
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2164737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_load_fifo\/q            macrocell69     1250   1250  2151809  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   2632   3882  2160855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_0\/q
Path End       : Net_2785/main_6
Capture Clock  : Net_2785/clock_0
Path slack     : 9999988588p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_0\/q  macrocell8    1250   1250  9999988588  RISE       1
Net_2785/main_6                 macrocell6    6652   7902  9999988588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2785/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_0\/q
Path End       : \FreqDiv_TORQUESTAT:count_2\/main_2
Capture Clock  : \FreqDiv_TORQUESTAT:count_2\/clock_0
Path slack     : 9999988588p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_0\/q       macrocell8    1250   1250  9999988588  RISE       1
\FreqDiv_TORQUESTAT:count_2\/main_2  macrocell10   6652   7902  9999988588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_2\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_0\/q
Path End       : \FreqDiv_TORQUESTAT:count_3\/main_3
Capture Clock  : \FreqDiv_TORQUESTAT:count_3\/clock_0
Path slack     : 9999988588p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_0\/q       macrocell8    1250   1250  9999988588  RISE       1
\FreqDiv_TORQUESTAT:count_3\/main_3  macrocell11   6652   7902  9999988588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_3\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_0\/q
Path End       : \FreqDiv_TORQUESTAT:count_4\/main_4
Capture Clock  : \FreqDiv_TORQUESTAT:count_4\/clock_0
Path slack     : 9999988588p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_0\/q       macrocell8    1250   1250  9999988588  RISE       1
\FreqDiv_TORQUESTAT:count_4\/main_4  macrocell12   6652   7902  9999988588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_4\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:not_last_reset\/q
Path End       : Net_2785/main_1
Capture Clock  : Net_2785/clock_0
Path slack     : 9999988816p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7674
-------------------------------------   ---- 
End-of-path arrival time (ps)           7674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:not_last_reset\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:not_last_reset\/q  macrocell13   1250   1250  9999988816  RISE       1
Net_2785/main_1                        macrocell6    6424   7674  9999988816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2785/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:not_last_reset\/q
Path End       : \FreqDiv_TORQUESTAT:count_2\/main_0
Capture Clock  : \FreqDiv_TORQUESTAT:count_2\/clock_0
Path slack     : 9999988816p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7674
-------------------------------------   ---- 
End-of-path arrival time (ps)           7674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:not_last_reset\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:not_last_reset\/q  macrocell13   1250   1250  9999988816  RISE       1
\FreqDiv_TORQUESTAT:count_2\/main_0    macrocell10   6424   7674  9999988816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_2\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:not_last_reset\/q
Path End       : \FreqDiv_TORQUESTAT:count_3\/main_0
Capture Clock  : \FreqDiv_TORQUESTAT:count_3\/clock_0
Path slack     : 9999988816p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7674
-------------------------------------   ---- 
End-of-path arrival time (ps)           7674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:not_last_reset\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:not_last_reset\/q  macrocell13   1250   1250  9999988816  RISE       1
\FreqDiv_TORQUESTAT:count_3\/main_0    macrocell11   6424   7674  9999988816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_3\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:not_last_reset\/q
Path End       : \FreqDiv_TORQUESTAT:count_4\/main_0
Capture Clock  : \FreqDiv_TORQUESTAT:count_4\/clock_0
Path slack     : 9999988816p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7674
-------------------------------------   ---- 
End-of-path arrival time (ps)           7674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:not_last_reset\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:not_last_reset\/q  macrocell13   1250   1250  9999988816  RISE       1
\FreqDiv_TORQUESTAT:count_4\/main_0    macrocell12   6424   7674  9999988816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_4\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_1\/q
Path End       : Net_2785/main_5
Capture Clock  : Net_2785/clock_0
Path slack     : 9999988924p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_1\/q  macrocell9    1250   1250  9999988924  RISE       1
Net_2785/main_5                 macrocell6    6316   7566  9999988924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2785/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_1\/q
Path End       : \FreqDiv_TORQUESTAT:count_2\/main_1
Capture Clock  : \FreqDiv_TORQUESTAT:count_2\/clock_0
Path slack     : 9999988924p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_1\/q       macrocell9    1250   1250  9999988924  RISE       1
\FreqDiv_TORQUESTAT:count_2\/main_1  macrocell10   6316   7566  9999988924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_2\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_1\/q
Path End       : \FreqDiv_TORQUESTAT:count_3\/main_2
Capture Clock  : \FreqDiv_TORQUESTAT:count_3\/clock_0
Path slack     : 9999988924p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_1\/q       macrocell9    1250   1250  9999988924  RISE       1
\FreqDiv_TORQUESTAT:count_3\/main_2  macrocell11   6316   7566  9999988924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_3\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_1\/q
Path End       : \FreqDiv_TORQUESTAT:count_4\/main_3
Capture Clock  : \FreqDiv_TORQUESTAT:count_4\/clock_0
Path slack     : 9999988924p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_1\/q       macrocell9    1250   1250  9999988924  RISE       1
\FreqDiv_TORQUESTAT:count_4\/main_3  macrocell12   6316   7566  9999988924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_4\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_0\/q
Path End       : \FreqDiv_TORQUESTAT:count_1\/main_1
Capture Clock  : \FreqDiv_TORQUESTAT:count_1\/clock_0
Path slack     : 9999991453p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_0\/q       macrocell8    1250   1250  9999988588  RISE       1
\FreqDiv_TORQUESTAT:count_1\/main_1  macrocell9    3787   5037  9999991453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:not_last_reset\/q
Path End       : \FreqDiv_TORQUESTAT:count_0\/main_0
Capture Clock  : \FreqDiv_TORQUESTAT:count_0\/clock_0
Path slack     : 9999991718p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:not_last_reset\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:not_last_reset\/q  macrocell13   1250   1250  9999988816  RISE       1
\FreqDiv_TORQUESTAT:count_0\/main_0    macrocell8    3522   4772  9999991718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:not_last_reset\/q
Path End       : \FreqDiv_TORQUESTAT:count_1\/main_0
Capture Clock  : \FreqDiv_TORQUESTAT:count_1\/clock_0
Path slack     : 9999991718p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:not_last_reset\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:not_last_reset\/q  macrocell13   1250   1250  9999988816  RISE       1
\FreqDiv_TORQUESTAT:count_1\/main_0    macrocell9    3522   4772  9999991718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2785/q
Path End       : Net_2785/main_0
Capture Clock  : Net_2785/clock_0
Path slack     : 9999991741p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2785/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
Net_2785/q       macrocell6    1250   1250  9999991741  RISE       1
Net_2785/main_0  macrocell6    3499   4749  9999991741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2785/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_3\/q
Path End       : Net_2785/main_3
Capture Clock  : Net_2785/clock_0
Path slack     : 9999992931p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_3\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_3\/q  macrocell11   1250   1250  9999992931  RISE       1
Net_2785/main_3                 macrocell6    2309   3559  9999992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2785/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_3\/q
Path End       : \FreqDiv_TORQUESTAT:count_4\/main_1
Capture Clock  : \FreqDiv_TORQUESTAT:count_4\/clock_0
Path slack     : 9999992931p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_3\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_3\/q       macrocell11   1250   1250  9999992931  RISE       1
\FreqDiv_TORQUESTAT:count_4\/main_1  macrocell12   2309   3559  9999992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_4\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_4\/q
Path End       : Net_2785/main_2
Capture Clock  : Net_2785/clock_0
Path slack     : 9999992933p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_4\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_4\/q  macrocell12   1250   1250  9999992933  RISE       1
Net_2785/main_2                 macrocell6    2307   3557  9999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2785/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_2\/q
Path End       : Net_2785/main_4
Capture Clock  : Net_2785/clock_0
Path slack     : 9999992954p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_2\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_2\/q  macrocell10   1250   1250  9999992954  RISE       1
Net_2785/main_4                 macrocell6    2286   3536  9999992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2785/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_2\/q
Path End       : \FreqDiv_TORQUESTAT:count_3\/main_1
Capture Clock  : \FreqDiv_TORQUESTAT:count_3\/clock_0
Path slack     : 9999992954p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_2\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_2\/q       macrocell10   1250   1250  9999992954  RISE       1
\FreqDiv_TORQUESTAT:count_3\/main_1  macrocell11   2286   3536  9999992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_3\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_TORQUESTAT:count_2\/q
Path End       : \FreqDiv_TORQUESTAT:count_4\/main_2
Capture Clock  : \FreqDiv_TORQUESTAT:count_4\/clock_0
Path slack     : 9999992954p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_2\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\FreqDiv_TORQUESTAT:count_2\/q       macrocell10   1250   1250  9999992954  RISE       1
\FreqDiv_TORQUESTAT:count_4\/main_2  macrocell12   2286   3536  9999992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FreqDiv_TORQUESTAT:count_4\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_1/q
Path End       : CLK_25Hz/clk_en
Capture Clock  : CLK_25Hz/clock_0
Path slack     : 9999993007p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_SYS:R#1 vs. Clock_SYS:R#2)   10000000000
- Setup time                                             -2100
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                            macrocell90         0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
cydff_1/q        macrocell90   1250   1250  9999993007  RISE       1
CLK_25Hz/clk_en  macrocell1    3643   4893  9999993007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
CLK_25Hz/clock_0                                           macrocell1          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

