# Meeting notes
Mon 15 Oct 2018 02:35:49 PM PDT

## Chip Designer current state


## Inputs: IP format

## Outputs: chip format

## Constraints: UX vs fabability
o

nailing down the customer? whos the target? system designer probably

weekly meeting on chip designer
