

================================================================
== Vitis HLS Report for 'BackPropagateDecoderWeightChanges_Pipeline_Loop31'
================================================================
* Date:           Thu Jul 13 23:01:08 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.102 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop31  |       10|       10|         1|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 4 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln247_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln247"   --->   Operation 5 'read' 'zext_ln247_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln247_cast = zext i5 %zext_ln247_read"   --->   Operation 6 'zext' 'zext_ln247_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %h"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%h_3 = load i4 %h" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 9 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.30ns)   --->   "%icmp_ln247 = icmp_eq  i4 %h_3, i4 10" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 10 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln247 = add i4 %h_3, i4 1" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 12 'add' 'add_ln247' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %icmp_ln247, void %for.body12.split, void %for.inc21.exitStub" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 13 'br' 'br_ln247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i4 %h_3" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 14 'zext' 'zext_ln247_1' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln249 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [HLS/src/AutoEncoder.cpp:249]   --->   Operation 15 'specpipeline' 'specpipeline_ln249' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 16 'specloopname' 'specloopname_ln247' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.78ns)   --->   "%add_ln252 = add i6 %zext_ln247_cast, i6 %zext_ln247_1" [HLS/src/AutoEncoder.cpp:252]   --->   Operation 17 'add' 'add_ln252' <Predicate = (!icmp_ln247)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i6 %add_ln252" [HLS/src/AutoEncoder.cpp:252]   --->   Operation 18 'zext' 'zext_ln252' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%DecoderWeightChanges_addr = getelementptr i1 %DecoderWeightChanges, i64 0, i64 %zext_ln252" [HLS/src/AutoEncoder.cpp:252]   --->   Operation 19 'getelementptr' 'DecoderWeightChanges_addr' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%store_ln252 = store i1 0, i6 %DecoderWeightChanges_addr" [HLS/src/AutoEncoder.cpp:252]   --->   Operation 20 'store' 'store_ln252' <Predicate = (!icmp_ln247)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln247 = store i4 %add_ln247, i4 %h" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 21 'store' 'store_ln247' <Predicate = (!icmp_ln247)> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln247 = br void %for.body12" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 22 'br' 'br_ln247' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln247)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.1ns
The critical path consists of the following:
	'alloca' operation ('h') [3]  (0 ns)
	'load' operation ('h', HLS/src/AutoEncoder.cpp:247) on local variable 'h' [9]  (0 ns)
	'add' operation ('add_ln252', HLS/src/AutoEncoder.cpp:252) [18]  (1.78 ns)
	'getelementptr' operation ('DecoderWeightChanges_addr', HLS/src/AutoEncoder.cpp:252) [20]  (0 ns)
	'store' operation ('store_ln252', HLS/src/AutoEncoder.cpp:252) of constant 0 on array 'DecoderWeightChanges' [21]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
