$date
	Mon Oct 28 15:56:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1fs
$end
$scope module control_unit_TB $end
$var wire 3 ! ula_op [2:0] $end
$var wire 10 " signals [9:0] $end
$var reg 4 # op [3:0] $end
$var reg 10 $ signals_expected [9:0] $end
$var reg 3 % ula_op_expected [2:0] $end
$scope module DUT $end
$var wire 4 & op [3:0] $end
$var reg 10 ' signals [9:0] $end
$var reg 3 ( ula_op [2:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b100001 '
b0 &
b0 %
b100001 $
b0 #
b100001 "
b0 !
$end
#2
b1 !
b1 (
b10000 "
b10000 '
b1 %
b10000 $
b1 #
b1 &
b1 )
#4
b10 !
b10 (
b1000101 "
b1000101 '
b10 %
b1000101 $
b10 #
b10 &
b10 )
#6
b11 !
b11 (
b1000 "
b1000 '
b11 %
b1000 $
b11 #
b11 &
b11 )
#8
b100 !
b100 (
b110 "
b110 '
b100 %
b110 $
b100 #
b100 &
b100 )
#10
b101 !
b101 (
b1101001101 "
b1101001101 '
b101 %
b1101001101 $
b101 #
b101 &
b101 )
#12
b110 !
b110 (
b101000101 "
b101000101 '
b110 %
b101000101 $
b110 #
b110 &
b110 )
#14
b111 !
b111 (
b10000101 "
b10000101 '
b111 %
b10000101 $
b111 #
b111 &
b111 )
#16
b0 !
b0 (
b101 "
b101 '
b0 %
b101 $
b1000 #
b1000 &
b1000 )
#18
b1 !
b1 (
b1 %
b1001 #
b1001 &
b1001 )
#20
b10 !
b10 (
b10 %
b1010 #
b1010 &
b1010 )
#22
b11 !
b11 (
b11 %
b1011 #
b1011 &
b1011 )
#24
b100 !
b100 (
b100 %
b1100 #
b1100 &
b1100 )
#26
b101 !
b101 (
b101 %
b1101 #
b1101 &
b1101 )
#28
b110 !
b110 (
b110 %
b1110 #
b1110 &
b1110 )
#30
b111 !
b111 (
b111 %
b1111 #
b1111 &
b1111 )
#32
b10000 )
