// ***************
// Filename: crc16.sv
// Author: Paul Barcelona
// Description: CRC-16/CCITT-FALSE (polynomial 0x1021, init 0xFFFF, no
//   reflection). Version 1.0.0. Thin wrapper around crc_core with the
//   standard CRC16 parameters as defaults (POLY, INIT, reflection and
//   final XOR are overridable for other 16-bit CRCs). Bytes are consumed
//   little-endian, DATA_W bits per clock, keep_i marks valid bytes of a
//   partial last word. Clock - clk. Reset - synchronous active low,
//   register = INIT. Latency - crc_o updates 1 clock after valid_i. Check
//   value - CRC of the ASCII string 123456789 is 0x29B1. Errors - invalid
//   widths rejected at elaboration by crc_core.
// Date: 2026-09-29

module crc16 #(
  parameter int DATA_W = 8,
  parameter logic [15:0] POLY   = 16'h1021,
  parameter logic [15:0] INIT   = 16'hFFFF,
  parameter bit REFIN  = 1'b0,
  parameter bit REFOUT = 1'b0,
  parameter logic [15:0] XOROUT = 16'h0000
) (
  input  logic                 clk,
  input  logic                 rst_n,
  input  logic                 init_i,
  input  logic                 valid_i,
  input  logic [DATA_W-1:0]    data_i,
  input  logic [DATA_W/8-1:0]  keep_i,
  output logic [15:0]           crc_o
);
