

================================================================
== Vitis HLS Report for 'dpu_func'
================================================================
* Date:           Thu Dec 29 14:49:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|      738|  0.210 us|  7.380 us|   21|  738|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FUNC_MATMUL_LOOP0  |      354|      606|  59 ~ 101|          -|          -|     6|        no|
        |- FUNC_NTT_LOOP0     |      296|      736|   37 ~ 92|          -|          -|     8|        no|
        |- FUNC_INTT_LOOP0    |      416|      736|   52 ~ 92|          -|          -|     8|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 101
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 19 31 48 60 72 2 84 
2 --> 3 101 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 18 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 101 
31 --> 32 
32 --> 33 
33 --> 34 101 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 45 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 33 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 101 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 101 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 101 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 101 
84 --> 85 101 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 100 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 84 
101 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem"   --->   Operation 102 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%itr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %itr"   --->   Operation 103 'read' 'itr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%type_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %type_r"   --->   Operation 104 'read' 'type_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%addr3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr3"   --->   Operation 105 'read' 'addr3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%addr2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr2"   --->   Operation 106 'read' 'addr2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 107 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_read_15 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 108 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_read_16 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 109 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_read_17 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1"   --->   Operation 110 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_read45 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 111 'read' 'p_read45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%this_p4_31_loc = alloca i64 1"   --->   Operation 112 'alloca' 'this_p4_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%this_p3_31_loc = alloca i64 1"   --->   Operation 113 'alloca' 'this_p3_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%this_p2_16_loc = alloca i64 1"   --->   Operation 114 'alloca' 'this_p2_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%this_p1_30_loc = alloca i64 1"   --->   Operation 115 'alloca' 'this_p1_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%this_p4_30_loc = alloca i64 1"   --->   Operation 116 'alloca' 'this_p4_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%this_p3_30_loc = alloca i64 1"   --->   Operation 117 'alloca' 'this_p3_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%this_p1_29_loc = alloca i64 1"   --->   Operation 118 'alloca' 'this_p1_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%this_p4_29_loc = alloca i64 1"   --->   Operation 119 'alloca' 'this_p4_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%this_p3_29_loc = alloca i64 1"   --->   Operation 120 'alloca' 'this_p3_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%this_p1_28_loc = alloca i64 1"   --->   Operation 121 'alloca' 'this_p1_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%this_p4_28_loc = alloca i64 1"   --->   Operation 122 'alloca' 'this_p4_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%this_p3_28_loc = alloca i64 1"   --->   Operation 123 'alloca' 'this_p3_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%this_p1_27_loc = alloca i64 1"   --->   Operation 124 'alloca' 'this_p1_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%this_p4_27_loc = alloca i64 1"   --->   Operation 125 'alloca' 'this_p4_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%this_p3_27_loc = alloca i64 1"   --->   Operation 126 'alloca' 'this_p3_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%this_p1_26_loc = alloca i64 1"   --->   Operation 127 'alloca' 'this_p1_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%this_p4_24_loc = alloca i64 1"   --->   Operation 128 'alloca' 'this_p4_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%this_p3_24_loc = alloca i64 1"   --->   Operation 129 'alloca' 'this_p3_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%this_p2_12_loc = alloca i64 1"   --->   Operation 130 'alloca' 'this_p2_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%this_p1_23_loc = alloca i64 1"   --->   Operation 131 'alloca' 'this_p1_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%this_p4_23_loc = alloca i64 1"   --->   Operation 132 'alloca' 'this_p4_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%this_p3_23_loc = alloca i64 1"   --->   Operation 133 'alloca' 'this_p3_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%this_p2_11_loc = alloca i64 1"   --->   Operation 134 'alloca' 'this_p2_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%this_p1_22_loc = alloca i64 1"   --->   Operation 135 'alloca' 'this_p1_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%this_p4_22_loc = alloca i64 1"   --->   Operation 136 'alloca' 'this_p4_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%this_p3_22_loc = alloca i64 1"   --->   Operation 137 'alloca' 'this_p3_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%this_p1_21_loc = alloca i64 1"   --->   Operation 138 'alloca' 'this_p1_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%this_p4_21_loc = alloca i64 1"   --->   Operation 139 'alloca' 'this_p4_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%this_p3_21_loc = alloca i64 1"   --->   Operation 140 'alloca' 'this_p3_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%this_p1_20_loc = alloca i64 1"   --->   Operation 141 'alloca' 'this_p1_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%this_p4_20_loc = alloca i64 1"   --->   Operation 142 'alloca' 'this_p4_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%this_p3_20_loc = alloca i64 1"   --->   Operation 143 'alloca' 'this_p3_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%this_p1_19_loc = alloca i64 1"   --->   Operation 144 'alloca' 'this_p1_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%this_p4_18_loc = alloca i64 1"   --->   Operation 145 'alloca' 'this_p4_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%this_p3_18_loc = alloca i64 1"   --->   Operation 146 'alloca' 'this_p3_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%this_p1_17_loc = alloca i64 1"   --->   Operation 147 'alloca' 'this_p1_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%this_p4_17_loc = alloca i64 1"   --->   Operation 148 'alloca' 'this_p4_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%this_p3_17_loc = alloca i64 1"   --->   Operation 149 'alloca' 'this_p3_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%this_p1_16_loc = alloca i64 1"   --->   Operation 150 'alloca' 'this_p1_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%this_p4_13_loc = alloca i64 1"   --->   Operation 151 'alloca' 'this_p4_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%this_p3_13_loc = alloca i64 1"   --->   Operation 152 'alloca' 'this_p3_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%this_p2_7_loc = alloca i64 1"   --->   Operation 153 'alloca' 'this_p2_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%this_p1_13_loc = alloca i64 1"   --->   Operation 154 'alloca' 'this_p1_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%this_p4_12_loc = alloca i64 1"   --->   Operation 155 'alloca' 'this_p4_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%this_p3_12_loc = alloca i64 1"   --->   Operation 156 'alloca' 'this_p3_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%this_p1_12_loc = alloca i64 1"   --->   Operation 157 'alloca' 'this_p1_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%this_p4_11_loc = alloca i64 1"   --->   Operation 158 'alloca' 'this_p4_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%this_p3_11_loc = alloca i64 1"   --->   Operation 159 'alloca' 'this_p3_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%this_p1_11_loc = alloca i64 1"   --->   Operation 160 'alloca' 'this_p1_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%this_p4_10_loc = alloca i64 1"   --->   Operation 161 'alloca' 'this_p4_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%this_p3_10_loc = alloca i64 1"   --->   Operation 162 'alloca' 'this_p3_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%this_p1_10_loc = alloca i64 1"   --->   Operation 163 'alloca' 'this_p1_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%this_p4_8_loc = alloca i64 1"   --->   Operation 164 'alloca' 'this_p4_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%this_p3_8_loc = alloca i64 1"   --->   Operation 165 'alloca' 'this_p3_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%this_p2_4_loc = alloca i64 1"   --->   Operation 166 'alloca' 'this_p2_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%this_p1_8_loc = alloca i64 1"   --->   Operation 167 'alloca' 'this_p1_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%this_p4_7_loc = alloca i64 1"   --->   Operation 168 'alloca' 'this_p4_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%this_p3_7_loc = alloca i64 1"   --->   Operation 169 'alloca' 'this_p3_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%this_p1_7_loc = alloca i64 1"   --->   Operation 170 'alloca' 'this_p1_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%this_p4_6_loc = alloca i64 1"   --->   Operation 171 'alloca' 'this_p4_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%this_p3_6_loc = alloca i64 1"   --->   Operation 172 'alloca' 'this_p3_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%this_p1_6_loc = alloca i64 1"   --->   Operation 173 'alloca' 'this_p1_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%this_p4_5_loc = alloca i64 1"   --->   Operation 174 'alloca' 'this_p4_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%this_p3_5_loc = alloca i64 1"   --->   Operation 175 'alloca' 'this_p3_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%this_p1_5_loc = alloca i64 1"   --->   Operation 176 'alloca' 'this_p1_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%this_p4_3_loc = alloca i64 1"   --->   Operation 177 'alloca' 'this_p4_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%this_p3_3_loc = alloca i64 1"   --->   Operation 178 'alloca' 'this_p3_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%this_p2_1_loc = alloca i64 1"   --->   Operation 179 'alloca' 'this_p2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%this_p1_3_loc = alloca i64 1"   --->   Operation 180 'alloca' 'this_p1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%this_p4_2_loc = alloca i64 1"   --->   Operation 181 'alloca' 'this_p4_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%this_p3_2_loc = alloca i64 1"   --->   Operation 182 'alloca' 'this_p3_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%this_p1_2_loc = alloca i64 1"   --->   Operation 183 'alloca' 'this_p1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%this_p4_1_loc = alloca i64 1"   --->   Operation 184 'alloca' 'this_p4_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%this_p3_1_loc = alloca i64 1"   --->   Operation 185 'alloca' 'this_p3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%this_p1_1_loc = alloca i64 1"   --->   Operation 186 'alloca' 'this_p1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%this_p4_0_loc = alloca i64 1"   --->   Operation 187 'alloca' 'this_p4_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%this_p3_0_loc = alloca i64 1"   --->   Operation 188 'alloca' 'this_p3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%this_p2_0_loc = alloca i64 1"   --->   Operation 189 'alloca' 'this_p2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%this_p1_0_loc = alloca i64 1"   --->   Operation 190 'alloca' 'this_p1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%empty = trunc i8 %addr3_read"   --->   Operation 191 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%addr3_cast_cast = zext i6 %empty"   --->   Operation 192 'zext' 'addr3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%empty_123 = trunc i8 %addr2_read"   --->   Operation 193 'trunc' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%empty_124 = trunc i8 %type_read"   --->   Operation 194 'trunc' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%empty_125 = trunc i8 %itr_read"   --->   Operation 195 'trunc' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 196 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%specresourcelimit_ln138 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_69, void @empty_69, void @function13, void @empty_69" [HLS_Final_vitis_src/dpu.cpp:138]   --->   Operation 197 'specresourcelimit' 'specresourcelimit_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.56ns)   --->   "%icmp_ln144 = icmp_ne  i3 %empty_125, i3 0" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 198 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.39ns)   --->   "%switch_ln143 = switch i4 %empty_124, void %FUNC_INTT_LOOP0, i4 0, void %for.body.i60.preheader, i4 2, void %for.body.i157.preheader, i4 3, void %FUNC_MONTMUL_LOOP1, i4 4, void %FUNC_MATMUL_LOOP0, i4 5, void %for.body.i489.preheader, i4 6, void %for.body.i445.preheader, i4 7, void %FUNC_NTT_LOOP0" [HLS_Final_vitis_src/dpu.cpp:143]   --->   Operation 199 'switch' 'switch_ln143' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%k_10 = alloca i32 1"   --->   Operation 200 'alloca' 'k_10' <Predicate = (empty_124 == 7)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%this_p4_19 = alloca i32 1"   --->   Operation 201 'alloca' 'this_p4_19' <Predicate = (empty_124 == 7)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%this_p3_19 = alloca i32 1"   --->   Operation 202 'alloca' 'this_p3_19' <Predicate = (empty_124 == 7)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%this_p2_10 = alloca i32 1"   --->   Operation 203 'alloca' 'this_p2_10' <Predicate = (empty_124 == 7)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%this_p1_18 = alloca i32 1"   --->   Operation 204 'alloca' 'this_p1_18' <Predicate = (empty_124 == 7)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%this_pMem_addr_5 = getelementptr i8192 %this_pMem, i64 0, i64 137"   --->   Operation 205 'getelementptr' 'this_pMem_addr_5' <Predicate = (empty_124 == 7)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%this_pMem_addr_6 = getelementptr i8192 %this_pMem, i64 0, i64 136"   --->   Operation 206 'getelementptr' 'this_pMem_addr_6' <Predicate = (empty_124 == 7)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.46ns)   --->   "%store_ln291 = store i8192 %p_read45, i8192 %this_p1_18" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 207 'store' 'store_ln291' <Predicate = (empty_124 == 7)> <Delay = 0.46>
ST_1 : Operation 208 [1/1] (0.46ns)   --->   "%store_ln291 = store i8192 %p_read_17, i8192 %this_p2_10" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 208 'store' 'store_ln291' <Predicate = (empty_124 == 7)> <Delay = 0.46>
ST_1 : Operation 209 [1/1] (0.46ns)   --->   "%store_ln291 = store i8192 %p_read_16, i8192 %this_p3_19" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 209 'store' 'store_ln291' <Predicate = (empty_124 == 7)> <Delay = 0.46>
ST_1 : Operation 210 [1/1] (0.46ns)   --->   "%store_ln291 = store i8192 %p_read_15, i8192 %this_p4_19" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 210 'store' 'store_ln291' <Predicate = (empty_124 == 7)> <Delay = 0.46>
ST_1 : Operation 211 [1/1] (0.46ns)   --->   "%store_ln291 = store i4 0, i4 %k_10" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 211 'store' 'store_ln291' <Predicate = (empty_124 == 7)> <Delay = 0.46>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln291 = br void %for.body.i434" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 212 'br' 'br_ln291' <Predicate = (empty_124 == 7)> <Delay = 0.00>
ST_1 : Operation 213 [2/2] (2.16ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %p_read_17, i6 %empty_123, i6 %empty, i8192 %this_p1_17_loc, i8192 %this_p3_18_loc, i8192 %this_p4_18_loc"   --->   Operation 213 'call' 'call_ln0' <Predicate = (empty_124 == 6)> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 214 [2/2] (2.16ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_CADDQ_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %p_read_17, i8192 %this_p1_16_loc, i8192 %this_p3_17_loc, i8192 %this_p4_17_loc"   --->   Operation 214 'call' 'call_ln0' <Predicate = (empty_124 == 5)> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%k_9 = alloca i32 1"   --->   Operation 215 'alloca' 'k_9' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%this_p4_9 = alloca i32 1"   --->   Operation 216 'alloca' 'this_p4_9' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%this_p3_9 = alloca i32 1"   --->   Operation 217 'alloca' 'this_p3_9' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%this_p2_5 = alloca i32 1"   --->   Operation 218 'alloca' 'this_p2_5' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%this_p1_9 = alloca i32 1"   --->   Operation 219 'alloca' 'this_p1_9' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln220 = store i8192 %p_read45, i8192 %this_p1_9" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 220 'store' 'store_ln220' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln220 = store i8192 %p_read_17, i8192 %this_p2_5" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 221 'store' 'store_ln220' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%store_ln220 = store i8192 %p_read_16, i8192 %this_p3_9" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 222 'store' 'store_ln220' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln220 = store i8192 %p_read_15, i8192 %this_p4_9" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 223 'store' 'store_ln220' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.46ns)   --->   "%store_ln220 = store i3 0, i3 %k_9" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 224 'store' 'store_ln220' <Predicate = (empty_124 == 4)> <Delay = 0.46>
ST_1 : Operation 225 [2/2] (2.13ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i8192 %this_pMem, i8 %addr1_read, i3 %empty_125, i6 %empty_123, i8192 %this_p1_5_loc, i8192 %this_p3_5_loc, i8192 %this_p4_5_loc"   --->   Operation 225 'call' 'call_ln0' <Predicate = (empty_124 == 3)> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 226 [2/2] (2.16ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_RD_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %p_read_17, i8192 %this_p1_1_loc, i8192 %this_p3_1_loc, i8192 %this_p4_1_loc"   --->   Operation 226 'call' 'call_ln0' <Predicate = (empty_124 == 2)> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 227 [2/2] (2.16ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_ADD_LOOP1, i8192 %p_read45, i8192 %p_read_17, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i6 %empty_123, i6 %empty, i8192 %this_p1_0_loc, i8192 %this_p2_0_loc, i8192 %this_p3_0_loc, i8192 %this_p4_0_loc"   --->   Operation 227 'call' 'call_ln0' <Predicate = (empty_124 == 0)> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 228 'alloca' 'k' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%this_p4_26 = alloca i32 1"   --->   Operation 229 'alloca' 'this_p4_26' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%this_p3_26 = alloca i32 1"   --->   Operation 230 'alloca' 'this_p3_26' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%this_p2_14 = alloca i32 1"   --->   Operation 231 'alloca' 'this_p2_14' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%this_p1_25 = alloca i32 1"   --->   Operation 232 'alloca' 'this_p1_25' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 137"   --->   Operation 233 'getelementptr' 'this_pMem_addr' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%this_pMem_addr_1 = getelementptr i8192 %this_pMem, i64 0, i64 136"   --->   Operation 234 'getelementptr' 'this_pMem_addr_1' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.46ns)   --->   "%store_ln340 = store i8192 %p_read45, i8192 %this_p1_25" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 235 'store' 'store_ln340' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.46>
ST_1 : Operation 236 [1/1] (0.46ns)   --->   "%store_ln340 = store i8192 %p_read_17, i8192 %this_p2_14" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 236 'store' 'store_ln340' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.46>
ST_1 : Operation 237 [1/1] (0.46ns)   --->   "%store_ln340 = store i8192 %p_read_16, i8192 %this_p3_26" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 237 'store' 'store_ln340' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.46>
ST_1 : Operation 238 [1/1] (0.46ns)   --->   "%store_ln340 = store i8192 %p_read_15, i8192 %this_p4_26" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 238 'store' 'store_ln340' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.46>
ST_1 : Operation 239 [1/1] (0.46ns)   --->   "%store_ln340 = store i4 0, i4 %k" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 239 'store' 'store_ln340' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.46>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln340 = br void %FUNC_INTT_LOOP1" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 240 'br' 'br_ln340' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%k_13 = load i4 %k_10" [HLS_Final_vitis_src/dpu.cpp:292]   --->   Operation 241 'load' 'k_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%this_p4_19_load = load i8192 %this_p4_19"   --->   Operation 242 'load' 'this_p4_19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%this_p3_19_load = load i8192 %this_p3_19"   --->   Operation 243 'load' 'this_p3_19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%this_p2_10_load = load i8192 %this_p2_10"   --->   Operation 244 'load' 'this_p2_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%this_p1_18_load = load i8192 %this_p1_18"   --->   Operation 245 'load' 'this_p1_18_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.72ns)   --->   "%icmp_ln291 = icmp_eq  i4 %k_13, i4 8" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 246 'icmp' 'icmp_ln291' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 247 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.80ns)   --->   "%k_16 = add i4 %k_13, i4 1" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 248 'add' 'k_16' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln291 = br i1 %icmp_ln291, void %for.body.i434.split, void %if.end462.loopexit56" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 249 'br' 'br_ln291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln292 = trunc i4 %k_13" [HLS_Final_vitis_src/dpu.cpp:292]   --->   Operation 250 'trunc' 'trunc_ln292' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i3 %trunc_ln292" [HLS_Final_vitis_src/dpu.cpp:292]   --->   Operation 251 'zext' 'zext_ln292' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.87ns)   --->   "%add_ln292 = add i8 %zext_ln292, i8 138" [HLS_Final_vitis_src/dpu.cpp:292]   --->   Operation 252 'add' 'add_ln292' <Predicate = (!icmp_ln291)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%idxprom_i429 = zext i8 %add_ln292" [HLS_Final_vitis_src/dpu.cpp:292]   --->   Operation 253 'zext' 'idxprom_i429' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%this_pMem_addr_21 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i429" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 254 'getelementptr' 'this_pMem_addr_21' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 255 [2/2] (1.29ns)   --->   "%this_pMem_load_9 = load i8 %this_pMem_addr_21" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 255 'load' 'this_pMem_load_9' <Predicate = (!icmp_ln291)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 256 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end462"   --->   Operation 256 'br' 'br_ln0' <Predicate = (icmp_ln291)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 257 [1/2] (1.29ns)   --->   "%this_pMem_load_9 = load i8 %this_pMem_addr_21" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 257 'load' 'this_pMem_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 4 <SV = 3> <Delay = 2.16>
ST_4 : Operation 258 [2/2] (2.16ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP1, i8192 %this_p1_18_load, i8192 %this_p3_19_load, i8192 %this_p4_19_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_pMem_load_9, i8192 %this_p1_19_loc, i8192 %this_p3_20_loc, i8192 %this_p4_20_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 258 'call' 'call_ln70' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 259 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP1, i8192 %this_p1_18_load, i8192 %this_p3_19_load, i8192 %this_p4_19_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_pMem_load_9, i8192 %this_p1_19_loc, i8192 %this_p3_20_loc, i8192 %this_p4_20_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 259 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 260 [2/2] (1.29ns)   --->   "%this_pMem_load_15 = load i8 %this_pMem_addr_5" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 260 'load' 'this_pMem_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 261 [1/2] (1.29ns)   --->   "%this_pMem_load_15 = load i8 %this_pMem_addr_5" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 261 'load' 'this_pMem_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 8 <SV = 7> <Delay = 1.02>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%this_p1_19_loc_load = load i8192 %this_p1_19_loc"   --->   Operation 262 'load' 'this_p1_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%this_p3_20_loc_load = load i8192 %this_p3_20_loc"   --->   Operation 263 'load' 'this_p3_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%this_p4_20_loc_load = load i8192 %this_p4_20_loc"   --->   Operation 264 'load' 'this_p4_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [2/2] (1.02ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP2, i8192 %this_p1_19_loc_load, i8192 %this_p3_20_loc_load, i8192 %this_p4_20_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_15, i8192 %this_p1_20_loc, i8192 %this_p3_21_loc, i8192 %this_p4_21_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 265 'call' 'call_ln70' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 266 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP2, i8192 %this_p1_19_loc_load, i8192 %this_p3_20_loc_load, i8192 %this_p4_20_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_15, i8192 %this_p1_20_loc, i8192 %this_p3_21_loc, i8192 %this_p4_21_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 266 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 267 [2/2] (1.29ns)   --->   "%this_pMem_load_16 = load i8 %this_pMem_addr_6" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 267 'load' 'this_pMem_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%specloopname_ln291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_61" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 268 'specloopname' 'specloopname_ln291' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%this_p1_20_loc_load = load i8192 %this_p1_20_loc"   --->   Operation 269 'load' 'this_p1_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%this_p3_21_loc_load = load i8192 %this_p3_21_loc"   --->   Operation 270 'load' 'this_p3_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%this_p4_21_loc_load = load i8192 %this_p4_21_loc"   --->   Operation 271 'load' 'this_p4_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/2] (1.29ns)   --->   "%this_pMem_load_16 = load i8 %this_pMem_addr_6" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 272 'load' 'this_pMem_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_11 : Operation 273 [1/1] (0.46ns)   --->   "%br_ln312 = br i1 %icmp_ln144, void %for.inc362, void %for.body.i304.preheader" [HLS_Final_vitis_src/dpu.cpp:312]   --->   Operation 273 'br' 'br_ln312' <Predicate = true> <Delay = 0.46>

State 12 <SV = 11> <Delay = 1.02>
ST_12 : Operation 274 [2/2] (1.02ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP3, i8192 %this_p1_20_loc_load, i8192 %this_p3_21_loc_load, i8192 %this_p4_21_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_16, i8192 %this_p1_21_loc, i8192 %this_p3_22_loc, i8192 %this_p4_22_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 274 'call' 'call_ln70' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 275 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP3, i8192 %this_p1_20_loc_load, i8192 %this_p3_21_loc_load, i8192 %this_p4_21_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_16, i8192 %this_p1_21_loc, i8192 %this_p3_22_loc, i8192 %this_p4_22_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 275 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.56>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%this_p1_21_loc_load = load i8192 %this_p1_21_loc"   --->   Operation 276 'load' 'this_p1_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "%this_p3_22_loc_load = load i8192 %this_p3_22_loc"   --->   Operation 277 'load' 'this_p3_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%this_p4_22_loc_load = load i8192 %this_p4_22_loc"   --->   Operation 278 'load' 'this_p4_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 279 [2/2] (0.56ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP4, i8192 %this_p1_21_loc_load, i8192 %this_pMem_load_16, i8192 %this_p3_22_loc_load, i8192 %this_p4_22_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_22_loc, i8192 %this_p2_11_loc, i8192 %this_p3_23_loc, i8192 %this_p4_23_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 279 'call' 'call_ln70' <Predicate = true> <Delay = 0.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 280 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP4, i8192 %this_p1_21_loc_load, i8192 %this_pMem_load_16, i8192 %this_p3_22_loc_load, i8192 %this_p4_22_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_22_loc, i8192 %this_p2_11_loc, i8192 %this_p3_23_loc, i8192 %this_p4_23_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 280 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.16>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%this_p1_22_loc_load = load i8192 %this_p1_22_loc"   --->   Operation 281 'load' 'this_p1_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%this_p2_11_loc_load = load i8192 %this_p2_11_loc"   --->   Operation 282 'load' 'this_p2_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%this_p3_23_loc_load = load i8192 %this_p3_23_loc"   --->   Operation 283 'load' 'this_p3_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%this_p4_23_loc_load = load i8192 %this_p4_23_loc"   --->   Operation 284 'load' 'this_p4_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 285 [2/2] (2.16ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP5, i8192 %this_p1_22_loc_load, i8192 %this_p2_11_loc_load, i8192 %this_p3_23_loc_load, i8192 %this_p4_23_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_23_loc, i8192 %this_p2_12_loc, i8192 %this_p3_24_loc, i8192 %this_p4_24_loc"   --->   Operation 285 'call' 'call_ln0' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 286 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP5, i8192 %this_p1_22_loc_load, i8192 %this_p2_11_loc_load, i8192 %this_p3_23_loc_load, i8192 %this_p4_23_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_23_loc, i8192 %this_p2_12_loc, i8192 %this_p3_24_loc, i8192 %this_p4_24_loc"   --->   Operation 286 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.92>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%this_p1_23_loc_load = load i8192 %this_p1_23_loc"   --->   Operation 287 'load' 'this_p1_23_loc_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%this_p2_12_loc_load = load i8192 %this_p2_12_loc"   --->   Operation 288 'load' 'this_p2_12_loc_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%this_p3_24_loc_load = load i8192 %this_p3_24_loc"   --->   Operation 289 'load' 'this_p3_24_loc_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%this_p4_24_loc_load = load i8192 %this_p4_24_loc"   --->   Operation 290 'load' 'this_p4_24_loc_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc362"   --->   Operation 291 'br' 'br_ln0' <Predicate = (icmp_ln144)> <Delay = 0.46>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "%this_p1_24 = phi i8192 %this_p1_23_loc_load, void %for.body.i304.preheader, i8192 %this_p1_20_loc_load, void %for.body.i434.split"   --->   Operation 292 'phi' 'this_p1_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%this_p2_13 = phi i8192 %this_p2_12_loc_load, void %for.body.i304.preheader, i8192 %this_pMem_load_16, void %for.body.i434.split" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 293 'phi' 'this_p2_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%this_p3_25 = phi i8192 %this_p3_24_loc_load, void %for.body.i304.preheader, i8192 %this_p3_21_loc_load, void %for.body.i434.split"   --->   Operation 294 'phi' 'this_p3_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%this_p4_25 = phi i8192 %this_p4_24_loc_load, void %for.body.i304.preheader, i8192 %this_p4_21_loc_load, void %for.body.i434.split"   --->   Operation 295 'phi' 'this_p4_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (0.46ns)   --->   "%store_ln291 = store i8192 %this_p1_24, i8192 %this_p1_18" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 296 'store' 'store_ln291' <Predicate = true> <Delay = 0.46>
ST_18 : Operation 297 [1/1] (0.46ns)   --->   "%store_ln291 = store i8192 %this_p2_13, i8192 %this_p2_10" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 297 'store' 'store_ln291' <Predicate = true> <Delay = 0.46>
ST_18 : Operation 298 [1/1] (0.46ns)   --->   "%store_ln291 = store i8192 %this_p3_25, i8192 %this_p3_19" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 298 'store' 'store_ln291' <Predicate = true> <Delay = 0.46>
ST_18 : Operation 299 [1/1] (0.46ns)   --->   "%store_ln291 = store i8192 %this_p4_25, i8192 %this_p4_19" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 299 'store' 'store_ln291' <Predicate = true> <Delay = 0.46>
ST_18 : Operation 300 [1/1] (0.46ns)   --->   "%store_ln291 = store i4 %k_16, i4 %k_10" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 300 'store' 'store_ln291' <Predicate = true> <Delay = 0.46>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln291 = br void %for.body.i434" [HLS_Final_vitis_src/dpu.cpp:291]   --->   Operation 301 'br' 'br_ln291' <Predicate = true> <Delay = 0.00>

State 19 <SV = 1> <Delay = 0.00>
ST_19 : Operation 302 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %p_read_17, i6 %empty_123, i6 %empty, i8192 %this_p1_17_loc, i8192 %this_p3_18_loc, i8192 %this_p4_18_loc"   --->   Operation 302 'call' 'call_ln0' <Predicate = (empty_124 == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 303 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_CADDQ_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %p_read_17, i8192 %this_p1_16_loc, i8192 %this_p3_17_loc, i8192 %this_p4_17_loc"   --->   Operation 303 'call' 'call_ln0' <Predicate = (empty_124 == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 2> <Delay = 0.00>

State 21 <SV = 3> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.00>

State 23 <SV = 5> <Delay = 0.00>

State 24 <SV = 6> <Delay = 0.00>

State 25 <SV = 7> <Delay = 0.00>

State 26 <SV = 8> <Delay = 0.00>

State 27 <SV = 9> <Delay = 0.00>

State 28 <SV = 10> <Delay = 0.00>

State 29 <SV = 11> <Delay = 0.00>

State 30 <SV = 12> <Delay = 0.75>
ST_30 : Operation 304 [1/1] (0.00ns)   --->   "%this_p1_17_loc_load = load i8192 %this_p1_17_loc"   --->   Operation 304 'load' 'this_p1_17_loc_load' <Predicate = (empty_124 == 6)> <Delay = 0.00>
ST_30 : Operation 305 [1/1] (0.00ns)   --->   "%this_p3_18_loc_load = load i8192 %this_p3_18_loc"   --->   Operation 305 'load' 'this_p3_18_loc_load' <Predicate = (empty_124 == 6)> <Delay = 0.00>
ST_30 : Operation 306 [1/1] (0.00ns)   --->   "%this_p4_18_loc_load = load i8192 %this_p4_18_loc"   --->   Operation 306 'load' 'this_p4_18_loc_load' <Predicate = (empty_124 == 6)> <Delay = 0.00>
ST_30 : Operation 307 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end462"   --->   Operation 307 'br' 'br_ln0' <Predicate = (empty_124 == 6)> <Delay = 0.75>
ST_30 : Operation 308 [1/1] (0.00ns)   --->   "%this_p1_16_loc_load = load i8192 %this_p1_16_loc"   --->   Operation 308 'load' 'this_p1_16_loc_load' <Predicate = (empty_124 == 5)> <Delay = 0.00>
ST_30 : Operation 309 [1/1] (0.00ns)   --->   "%this_p3_17_loc_load = load i8192 %this_p3_17_loc"   --->   Operation 309 'load' 'this_p3_17_loc_load' <Predicate = (empty_124 == 5)> <Delay = 0.00>
ST_30 : Operation 310 [1/1] (0.00ns)   --->   "%this_p4_17_loc_load = load i8192 %this_p4_17_loc"   --->   Operation 310 'load' 'this_p4_17_loc_load' <Predicate = (empty_124 == 5)> <Delay = 0.00>
ST_30 : Operation 311 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end462"   --->   Operation 311 'br' 'br_ln0' <Predicate = (empty_124 == 5)> <Delay = 0.75>

State 31 <SV = 1> <Delay = 0.00>

State 32 <SV = 2> <Delay = 0.00>
ST_32 : Operation 312 [1/1] (0.00ns)   --->   "%this_pMem_addr_3 = getelementptr i8192 %this_pMem, i64 0, i64 137"   --->   Operation 312 'getelementptr' 'this_pMem_addr_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 313 [1/1] (0.00ns)   --->   "%this_pMem_addr_4 = getelementptr i8192 %this_pMem, i64 0, i64 136"   --->   Operation 313 'getelementptr' 'this_pMem_addr_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln220 = br void %FUNC_MATMUL_LOOP1" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 314 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>

State 33 <SV = 3> <Delay = 3.14>
ST_33 : Operation 315 [1/1] (0.00ns)   --->   "%k_12 = load i3 %k_9" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 315 'load' 'k_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 316 [1/1] (0.00ns)   --->   "%this_p4_9_load = load i8192 %this_p4_9"   --->   Operation 316 'load' 'this_p4_9_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 317 [1/1] (0.00ns)   --->   "%this_p3_9_load = load i8192 %this_p3_9"   --->   Operation 317 'load' 'this_p3_9_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 318 [1/1] (0.00ns)   --->   "%this_p2_5_load = load i8192 %this_p2_5"   --->   Operation 318 'load' 'this_p2_5_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 319 [1/1] (0.00ns)   --->   "%this_p1_9_load = load i8192 %this_p1_9"   --->   Operation 319 'load' 'this_p1_9_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 320 [1/1] (0.56ns)   --->   "%icmp_ln220 = icmp_eq  i3 %k_12, i3 6" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 320 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 321 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 321 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 322 [1/1] (0.71ns)   --->   "%k_15 = add i3 %k_12, i3 1" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 322 'add' 'k_15' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %icmp_ln220, void %FUNC_MATMUL_LOOP1.split, void %if.end462.loopexit57" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 323 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 324 [1/1] (0.00ns)   --->   "%k_10_cast = zext i3 %k_12" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 324 'zext' 'k_10_cast' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_33 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %k_12, i2 0" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 325 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_33 : Operation 326 [1/1] (0.82ns)   --->   "%add_ln223 = add i5 %tmp_s, i5 %k_10_cast" [HLS_Final_vitis_src/dpu.cpp:223]   --->   Operation 326 'add' 'add_ln223' <Predicate = (!icmp_ln220)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 327 [2/2] (2.32ns)   --->   "%call_ln223 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP1, i8192 %this_p1_9_load, i8192 %this_p3_9_load, i8192 %this_p4_9_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i5 %add_ln223, i6 %empty_123, i8192 %this_p1_10_loc, i8192 %this_p3_10_loc, i8192 %this_p4_10_loc" [HLS_Final_vitis_src/dpu.cpp:223]   --->   Operation 327 'call' 'call_ln223' <Predicate = (!icmp_ln220)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 328 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end462"   --->   Operation 328 'br' 'br_ln0' <Predicate = (icmp_ln220)> <Delay = 0.75>

State 34 <SV = 4> <Delay = 0.00>
ST_34 : Operation 329 [1/2] (0.00ns)   --->   "%call_ln223 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP1, i8192 %this_p1_9_load, i8192 %this_p3_9_load, i8192 %this_p4_9_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i5 %add_ln223, i6 %empty_123, i8192 %this_p1_10_loc, i8192 %this_p3_10_loc, i8192 %this_p4_10_loc" [HLS_Final_vitis_src/dpu.cpp:223]   --->   Operation 329 'call' 'call_ln223' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 5> <Delay = 1.29>
ST_35 : Operation 330 [2/2] (1.29ns)   --->   "%this_pMem_load_13 = load i8 %this_pMem_addr_3" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 330 'load' 'this_pMem_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 36 <SV = 6> <Delay = 1.29>
ST_36 : Operation 331 [1/2] (1.29ns)   --->   "%this_pMem_load_13 = load i8 %this_pMem_addr_3" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 331 'load' 'this_pMem_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 37 <SV = 7> <Delay = 1.02>
ST_37 : Operation 332 [1/1] (0.00ns)   --->   "%this_p1_10_loc_load = load i8192 %this_p1_10_loc"   --->   Operation 332 'load' 'this_p1_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 333 [1/1] (0.00ns)   --->   "%this_p3_10_loc_load = load i8192 %this_p3_10_loc"   --->   Operation 333 'load' 'this_p3_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 334 [1/1] (0.00ns)   --->   "%this_p4_10_loc_load = load i8192 %this_p4_10_loc"   --->   Operation 334 'load' 'this_p4_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 335 [2/2] (1.02ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP2, i8192 %this_p1_10_loc_load, i8192 %this_p3_10_loc_load, i8192 %this_p4_10_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_13, i8192 %this_p1_11_loc, i8192 %this_p3_11_loc, i8192 %this_p4_11_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 335 'call' 'call_ln70' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 8> <Delay = 0.00>
ST_38 : Operation 336 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP2, i8192 %this_p1_10_loc_load, i8192 %this_p3_10_loc_load, i8192 %this_p4_10_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_13, i8192 %this_p1_11_loc, i8192 %this_p3_11_loc, i8192 %this_p4_11_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 336 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 9> <Delay = 1.29>
ST_39 : Operation 337 [2/2] (1.29ns)   --->   "%this_pMem_load_14 = load i8 %this_pMem_addr_4" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 337 'load' 'this_pMem_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 40 <SV = 10> <Delay = 1.29>
ST_40 : Operation 338 [1/1] (0.00ns)   --->   "%specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 338 'specloopname' 'specloopname_ln220' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 339 [1/1] (0.00ns)   --->   "%k_10_cast4 = zext i3 %k_12" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 339 'zext' 'k_10_cast4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 340 [1/1] (0.00ns)   --->   "%this_p1_11_loc_load = load i8192 %this_p1_11_loc"   --->   Operation 340 'load' 'this_p1_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 341 [1/1] (0.00ns)   --->   "%this_p3_11_loc_load = load i8192 %this_p3_11_loc"   --->   Operation 341 'load' 'this_p3_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 342 [1/1] (0.00ns)   --->   "%this_p4_11_loc_load = load i8192 %this_p4_11_loc"   --->   Operation 342 'load' 'this_p4_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 343 [1/2] (1.29ns)   --->   "%this_pMem_load_14 = load i8 %this_pMem_addr_4" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 343 'load' 'this_pMem_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_40 : Operation 344 [1/1] (0.46ns)   --->   "%br_ln241 = br i1 %icmp_ln144, void %FUNC_MATMUL_LOOP5, void %for.body.i620.preheader" [HLS_Final_vitis_src/dpu.cpp:241]   --->   Operation 344 'br' 'br_ln241' <Predicate = true> <Delay = 0.46>

State 41 <SV = 11> <Delay = 1.02>
ST_41 : Operation 345 [2/2] (1.02ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP3, i8192 %this_p1_11_loc_load, i8192 %this_p3_11_loc_load, i8192 %this_p4_11_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_14, i8192 %this_p1_12_loc, i8192 %this_p3_12_loc, i8192 %this_p4_12_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 345 'call' 'call_ln70' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 12> <Delay = 0.00>
ST_42 : Operation 346 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP3, i8192 %this_p1_11_loc_load, i8192 %this_p3_11_loc_load, i8192 %this_p4_11_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_14, i8192 %this_p1_12_loc, i8192 %this_p3_12_loc, i8192 %this_p4_12_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 346 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 13> <Delay = 1.02>
ST_43 : Operation 347 [1/1] (0.00ns)   --->   "%this_p1_12_loc_load = load i8192 %this_p1_12_loc"   --->   Operation 347 'load' 'this_p1_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 348 [1/1] (0.00ns)   --->   "%this_p3_12_loc_load = load i8192 %this_p3_12_loc"   --->   Operation 348 'load' 'this_p3_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 349 [1/1] (0.00ns)   --->   "%this_p4_12_loc_load = load i8192 %this_p4_12_loc"   --->   Operation 349 'load' 'this_p4_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 350 [2/2] (1.02ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP4, i8192 %this_p1_12_loc_load, i8192 %this_pMem_load_14, i8192 %this_p3_12_loc_load, i8192 %this_p4_12_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_p1_13_loc, i8192 %this_p2_7_loc, i8192 %this_p3_13_loc, i8192 %this_p4_13_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 350 'call' 'call_ln70' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 14> <Delay = 0.00>
ST_44 : Operation 351 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP4, i8192 %this_p1_12_loc_load, i8192 %this_pMem_load_14, i8192 %this_p3_12_loc_load, i8192 %this_p4_12_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_p1_13_loc, i8192 %this_p2_7_loc, i8192 %this_p3_13_loc, i8192 %this_p4_13_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 351 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 15> <Delay = 0.84>
ST_45 : Operation 352 [1/1] (0.00ns)   --->   "%this_p1_13_loc_load = load i8192 %this_p1_13_loc"   --->   Operation 352 'load' 'this_p1_13_loc_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_45 : Operation 353 [1/1] (0.00ns)   --->   "%this_p2_7_loc_load = load i8192 %this_p2_7_loc"   --->   Operation 353 'load' 'this_p2_7_loc_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_45 : Operation 354 [1/1] (0.00ns)   --->   "%this_p3_13_loc_load = load i8192 %this_p3_13_loc"   --->   Operation 354 'load' 'this_p3_13_loc_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_45 : Operation 355 [1/1] (0.00ns)   --->   "%this_p4_13_loc_load = load i8192 %this_p4_13_loc"   --->   Operation 355 'load' 'this_p4_13_loc_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_45 : Operation 356 [1/1] (0.46ns)   --->   "%br_ln0 = br void %FUNC_MATMUL_LOOP5"   --->   Operation 356 'br' 'br_ln0' <Predicate = (icmp_ln144)> <Delay = 0.46>
ST_45 : Operation 357 [1/1] (0.84ns)   --->   "%addr_assign_49 = add i7 %k_10_cast4, i7 %addr3_cast_cast" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 357 'add' 'addr_assign_49' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 358 [1/1] (0.46ns)   --->   "%store_ln220 = store i3 %k_15, i3 %k_9" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 358 'store' 'store_ln220' <Predicate = true> <Delay = 0.46>

State 46 <SV = 16> <Delay = 1.29>
ST_46 : Operation 359 [1/1] (0.00ns)   --->   "%this_p1_14 = phi i8192 %this_p1_13_loc_load, void %for.body.i620.preheader, i8192 %this_p1_11_loc_load, void %FUNC_MATMUL_LOOP1.split"   --->   Operation 359 'phi' 'this_p1_14' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 360 [1/1] (0.00ns)   --->   "%this_p2_8 = phi i8192 %this_p2_7_loc_load, void %for.body.i620.preheader, i8192 %this_pMem_load_14, void %FUNC_MATMUL_LOOP1.split" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 360 'phi' 'this_p2_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 361 [1/1] (0.00ns)   --->   "%this_p3_14 = phi i8192 %this_p3_13_loc_load, void %for.body.i620.preheader, i8192 %this_p3_11_loc_load, void %FUNC_MATMUL_LOOP1.split"   --->   Operation 361 'phi' 'this_p3_14' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 362 [1/1] (0.00ns)   --->   "%this_p4_14 = phi i8192 %this_p4_13_loc_load, void %for.body.i620.preheader, i8192 %this_p4_11_loc_load, void %FUNC_MATMUL_LOOP1.split"   --->   Operation 362 'phi' 'this_p4_14' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 363 [2/2] (1.29ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP5, i8192 %this_p1_14, i8192 %this_p2_8, i8192 %this_p3_14, i8192 %this_p4_14, i8192 %this_pMem, i7 %addr_assign_49, i3 %empty_125, i8192 %this_p1_9, i8192 %this_p2_5, i8192 %this_p3_9, i8192 %this_p4_9" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 363 'call' 'call_ln70' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 17> <Delay = 0.00>
ST_47 : Operation 364 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP5, i8192 %this_p1_14, i8192 %this_p2_8, i8192 %this_p3_14, i8192 %this_p4_14, i8192 %this_pMem, i7 %addr_assign_49, i3 %empty_125, i8192 %this_p1_9, i8192 %this_p2_5, i8192 %this_p3_9, i8192 %this_p4_9" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 364 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln220 = br void %FUNC_MATMUL_LOOP1" [HLS_Final_vitis_src/dpu.cpp:220]   --->   Operation 365 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>

State 48 <SV = 1> <Delay = 0.00>
ST_48 : Operation 366 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i8192 %this_pMem, i8 %addr1_read, i3 %empty_125, i6 %empty_123, i8192 %this_p1_5_loc, i8192 %this_p3_5_loc, i8192 %this_p4_5_loc"   --->   Operation 366 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 2> <Delay = 1.29>
ST_49 : Operation 367 [1/1] (0.00ns)   --->   "%this_pMem_addr_13 = getelementptr i8192 %this_pMem, i64 0, i64 137" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 367 'getelementptr' 'this_pMem_addr_13' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 368 [2/2] (1.29ns)   --->   "%this_pMem_load_4 = load i8 %this_pMem_addr_13" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 368 'load' 'this_pMem_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 50 <SV = 3> <Delay = 1.29>
ST_50 : Operation 369 [1/2] (1.29ns)   --->   "%this_pMem_load_4 = load i8 %this_pMem_addr_13" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 369 'load' 'this_pMem_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 51 <SV = 4> <Delay = 1.02>
ST_51 : Operation 370 [1/1] (0.00ns)   --->   "%this_p1_5_loc_load = load i8192 %this_p1_5_loc"   --->   Operation 370 'load' 'this_p1_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 371 [1/1] (0.00ns)   --->   "%this_p3_5_loc_load = load i8192 %this_p3_5_loc"   --->   Operation 371 'load' 'this_p3_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 372 [1/1] (0.00ns)   --->   "%this_p4_5_loc_load = load i8192 %this_p4_5_loc"   --->   Operation 372 'load' 'this_p4_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 373 [2/2] (1.02ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP2, i8192 %this_p1_5_loc_load, i8192 %this_p3_5_loc_load, i8192 %this_p4_5_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_4, i8192 %this_p1_6_loc, i8192 %this_p3_6_loc, i8192 %this_p4_6_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 373 'call' 'call_ln70' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 5> <Delay = 0.00>
ST_52 : Operation 374 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP2, i8192 %this_p1_5_loc_load, i8192 %this_p3_5_loc_load, i8192 %this_p4_5_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_4, i8192 %this_p1_6_loc, i8192 %this_p3_6_loc, i8192 %this_p4_6_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 374 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 6> <Delay = 1.29>
ST_53 : Operation 375 [1/1] (0.00ns)   --->   "%this_pMem_addr_23 = getelementptr i8192 %this_pMem, i64 0, i64 136" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 375 'getelementptr' 'this_pMem_addr_23' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 376 [2/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr_23" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 376 'load' 'this_pMem_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 54 <SV = 7> <Delay = 1.29>
ST_54 : Operation 377 [1/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr_23" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 377 'load' 'this_pMem_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 55 <SV = 8> <Delay = 1.02>
ST_55 : Operation 378 [1/1] (0.00ns)   --->   "%this_p1_6_loc_load = load i8192 %this_p1_6_loc"   --->   Operation 378 'load' 'this_p1_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 379 [1/1] (0.00ns)   --->   "%this_p3_6_loc_load = load i8192 %this_p3_6_loc"   --->   Operation 379 'load' 'this_p3_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 380 [1/1] (0.00ns)   --->   "%this_p4_6_loc_load = load i8192 %this_p4_6_loc"   --->   Operation 380 'load' 'this_p4_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 381 [2/2] (1.02ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP3, i8192 %this_p1_6_loc_load, i8192 %this_p3_6_loc_load, i8192 %this_p4_6_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load, i8192 %this_p1_7_loc, i8192 %this_p3_7_loc, i8192 %this_p4_7_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 381 'call' 'call_ln70' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 9> <Delay = 0.00>
ST_56 : Operation 382 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP3, i8192 %this_p1_6_loc_load, i8192 %this_p3_6_loc_load, i8192 %this_p4_6_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load, i8192 %this_p1_7_loc, i8192 %this_p3_7_loc, i8192 %this_p4_7_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 382 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 10> <Delay = 1.02>
ST_57 : Operation 383 [1/1] (0.00ns)   --->   "%this_p1_7_loc_load = load i8192 %this_p1_7_loc"   --->   Operation 383 'load' 'this_p1_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 384 [1/1] (0.00ns)   --->   "%this_p3_7_loc_load = load i8192 %this_p3_7_loc"   --->   Operation 384 'load' 'this_p3_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 385 [1/1] (0.00ns)   --->   "%this_p4_7_loc_load = load i8192 %this_p4_7_loc"   --->   Operation 385 'load' 'this_p4_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 386 [2/2] (1.02ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP4, i8192 %this_p1_7_loc_load, i8192 %this_pMem_load, i8192 %this_p3_7_loc_load, i8192 %this_p4_7_loc_load, i3 %empty_125, i8192 %this_pMem, i6 %empty, i8192 %this_p1_8_loc, i8192 %this_p2_4_loc, i8192 %this_p3_8_loc, i8192 %this_p4_8_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 386 'call' 'call_ln70' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 11> <Delay = 0.00>
ST_58 : Operation 387 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP4, i8192 %this_p1_7_loc_load, i8192 %this_pMem_load, i8192 %this_p3_7_loc_load, i8192 %this_p4_7_loc_load, i3 %empty_125, i8192 %this_pMem, i6 %empty, i8192 %this_p1_8_loc, i8192 %this_p2_4_loc, i8192 %this_p3_8_loc, i8192 %this_p4_8_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 387 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 12> <Delay = 0.75>
ST_59 : Operation 388 [1/1] (0.00ns)   --->   "%this_p1_8_loc_load = load i8192 %this_p1_8_loc"   --->   Operation 388 'load' 'this_p1_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 389 [1/1] (0.00ns)   --->   "%this_p2_4_loc_load = load i8192 %this_p2_4_loc"   --->   Operation 389 'load' 'this_p2_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 390 [1/1] (0.00ns)   --->   "%this_p3_8_loc_load = load i8192 %this_p3_8_loc"   --->   Operation 390 'load' 'this_p3_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 391 [1/1] (0.00ns)   --->   "%this_p4_8_loc_load = load i8192 %this_p4_8_loc"   --->   Operation 391 'load' 'this_p4_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 392 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end462"   --->   Operation 392 'br' 'br_ln0' <Predicate = true> <Delay = 0.75>

State 60 <SV = 1> <Delay = 0.00>
ST_60 : Operation 393 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_RD_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %p_read_17, i8192 %this_p1_1_loc, i8192 %this_p3_1_loc, i8192 %this_p4_1_loc"   --->   Operation 393 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 2> <Delay = 0.00>

State 62 <SV = 3> <Delay = 0.00>

State 63 <SV = 4> <Delay = 0.00>

State 64 <SV = 5> <Delay = 0.00>

State 65 <SV = 6> <Delay = 1.29>
ST_65 : Operation 394 [1/1] (0.00ns)   --->   "%this_pMem_addr_10 = getelementptr i8192 %this_pMem, i64 0, i64 136" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 394 'getelementptr' 'this_pMem_addr_10' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 395 [2/2] (1.29ns)   --->   "%this_pMem_load_2 = load i8 %this_pMem_addr_10" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 395 'load' 'this_pMem_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 66 <SV = 7> <Delay = 1.29>
ST_66 : Operation 396 [1/1] (0.00ns)   --->   "%this_p1_1_loc_load = load i8192 %this_p1_1_loc"   --->   Operation 396 'load' 'this_p1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 397 [1/1] (0.00ns)   --->   "%this_p3_1_loc_load = load i8192 %this_p3_1_loc"   --->   Operation 397 'load' 'this_p3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 398 [1/1] (0.00ns)   --->   "%this_p4_1_loc_load = load i8192 %this_p4_1_loc"   --->   Operation 398 'load' 'this_p4_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 399 [1/2] (1.29ns)   --->   "%this_pMem_load_2 = load i8 %this_pMem_addr_10" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 399 'load' 'this_pMem_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_66 : Operation 400 [1/1] (0.75ns)   --->   "%br_ln163 = br i1 %icmp_ln144, void %if.end462, void %for.body.i271.preheader" [HLS_Final_vitis_src/dpu.cpp:163]   --->   Operation 400 'br' 'br_ln163' <Predicate = true> <Delay = 0.75>

State 67 <SV = 8> <Delay = 1.02>
ST_67 : Operation 401 [2/2] (1.02ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_RD_LOOP2, i8192 %this_p1_1_loc_load, i8192 %this_p3_1_loc_load, i8192 %this_p4_1_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_2, i8192 %this_p1_2_loc, i8192 %this_p3_2_loc, i8192 %this_p4_2_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 401 'call' 'call_ln70' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 9> <Delay = 0.00>
ST_68 : Operation 402 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_RD_LOOP2, i8192 %this_p1_1_loc_load, i8192 %this_p3_1_loc_load, i8192 %this_p4_1_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_2, i8192 %this_p1_2_loc, i8192 %this_p3_2_loc, i8192 %this_p4_2_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 402 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 10> <Delay = 2.16>
ST_69 : Operation 403 [1/1] (0.00ns)   --->   "%this_p1_2_loc_load = load i8192 %this_p1_2_loc"   --->   Operation 403 'load' 'this_p1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 404 [1/1] (0.00ns)   --->   "%this_p3_2_loc_load = load i8192 %this_p3_2_loc"   --->   Operation 404 'load' 'this_p3_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 405 [1/1] (0.00ns)   --->   "%this_p4_2_loc_load = load i8192 %this_p4_2_loc"   --->   Operation 405 'load' 'this_p4_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 406 [2/2] (2.16ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_RD_LOOP3, i8192 %this_p1_2_loc_load, i8192 %this_pMem_load_2, i8192 %this_p3_2_loc_load, i8192 %this_p4_2_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_3_loc, i8192 %this_p2_1_loc, i8192 %this_p3_3_loc, i8192 %this_p4_3_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 406 'call' 'call_ln70' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 11> <Delay = 0.00>
ST_70 : Operation 407 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_RD_LOOP3, i8192 %this_p1_2_loc_load, i8192 %this_pMem_load_2, i8192 %this_p3_2_loc_load, i8192 %this_p4_2_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_3_loc, i8192 %this_p2_1_loc, i8192 %this_p3_3_loc, i8192 %this_p4_3_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 407 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 12> <Delay = 0.75>
ST_71 : Operation 408 [1/1] (0.00ns)   --->   "%this_p1_3_loc_load = load i8192 %this_p1_3_loc"   --->   Operation 408 'load' 'this_p1_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 409 [1/1] (0.00ns)   --->   "%this_p2_1_loc_load = load i8192 %this_p2_1_loc"   --->   Operation 409 'load' 'this_p2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 410 [1/1] (0.00ns)   --->   "%this_p3_3_loc_load = load i8192 %this_p3_3_loc"   --->   Operation 410 'load' 'this_p3_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 411 [1/1] (0.00ns)   --->   "%this_p4_3_loc_load = load i8192 %this_p4_3_loc"   --->   Operation 411 'load' 'this_p4_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 412 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end462"   --->   Operation 412 'br' 'br_ln0' <Predicate = true> <Delay = 0.75>

State 72 <SV = 1> <Delay = 0.00>
ST_72 : Operation 413 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_ADD_LOOP1, i8192 %p_read45, i8192 %p_read_17, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i6 %empty_123, i6 %empty, i8192 %this_p1_0_loc, i8192 %this_p2_0_loc, i8192 %this_p3_0_loc, i8192 %this_p4_0_loc"   --->   Operation 413 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 2> <Delay = 0.00>

State 74 <SV = 3> <Delay = 0.00>

State 75 <SV = 4> <Delay = 0.00>

State 76 <SV = 5> <Delay = 0.00>

State 77 <SV = 6> <Delay = 0.00>

State 78 <SV = 7> <Delay = 0.00>

State 79 <SV = 8> <Delay = 0.00>

State 80 <SV = 9> <Delay = 0.00>

State 81 <SV = 10> <Delay = 0.00>

State 82 <SV = 11> <Delay = 0.00>

State 83 <SV = 12> <Delay = 0.75>
ST_83 : Operation 414 [1/1] (0.00ns)   --->   "%this_p1_0_loc_load = load i8192 %this_p1_0_loc"   --->   Operation 414 'load' 'this_p1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 415 [1/1] (0.00ns)   --->   "%this_p2_0_loc_load = load i8192 %this_p2_0_loc"   --->   Operation 415 'load' 'this_p2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 416 [1/1] (0.00ns)   --->   "%this_p3_0_loc_load = load i8192 %this_p3_0_loc"   --->   Operation 416 'load' 'this_p3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 417 [1/1] (0.00ns)   --->   "%this_p4_0_loc_load = load i8192 %this_p4_0_loc"   --->   Operation 417 'load' 'this_p4_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 418 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end462"   --->   Operation 418 'br' 'br_ln0' <Predicate = true> <Delay = 0.75>

State 84 <SV = 1> <Delay = 2.89>
ST_84 : Operation 419 [1/1] (0.00ns)   --->   "%k_11 = load i4 %k" [HLS_Final_vitis_src/dpu.cpp:349]   --->   Operation 419 'load' 'k_11' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 420 [1/1] (0.00ns)   --->   "%this_p4_26_load = load i8192 %this_p4_26"   --->   Operation 420 'load' 'this_p4_26_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 421 [1/1] (0.00ns)   --->   "%this_p3_26_load = load i8192 %this_p3_26"   --->   Operation 421 'load' 'this_p3_26_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 422 [1/1] (0.00ns)   --->   "%this_p2_14_load = load i8192 %this_p2_14"   --->   Operation 422 'load' 'this_p2_14_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 423 [1/1] (0.00ns)   --->   "%this_p1_25_load = load i8192 %this_p1_25"   --->   Operation 423 'load' 'this_p1_25_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 424 [1/1] (0.72ns)   --->   "%icmp_ln340 = icmp_eq  i4 %k_11, i4 8" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 424 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 425 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 425 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 426 [1/1] (0.80ns)   --->   "%k_14 = add i4 %k_11, i4 1" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 426 'add' 'k_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln340 = br i1 %icmp_ln340, void %FUNC_INTT_LOOP1.split, void %if.end462.loopexit" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 427 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 428 [2/2] (2.16ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP1, i8192 %this_p1_25_load, i8192 %this_p3_26_load, i8192 %this_p4_26_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_26_loc, i8192 %this_p3_27_loc, i8192 %this_p4_27_loc"   --->   Operation 428 'call' 'call_ln0' <Predicate = (!icmp_ln340)> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln349 = trunc i4 %k_11" [HLS_Final_vitis_src/dpu.cpp:349]   --->   Operation 429 'trunc' 'trunc_ln349' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_84 : Operation 430 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end462"   --->   Operation 430 'br' 'br_ln0' <Predicate = (icmp_ln340)> <Delay = 0.75>

State 85 <SV = 2> <Delay = 0.00>
ST_85 : Operation 431 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP1, i8192 %this_p1_25_load, i8192 %this_p3_26_load, i8192 %this_p4_26_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_26_loc, i8192 %this_p3_27_loc, i8192 %this_p4_27_loc"   --->   Operation 431 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 3> <Delay = 2.16>
ST_86 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln349 = zext i3 %trunc_ln349" [HLS_Final_vitis_src/dpu.cpp:349]   --->   Operation 432 'zext' 'zext_ln349' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 433 [1/1] (0.87ns)   --->   "%add_ln349 = add i8 %zext_ln349, i8 146" [HLS_Final_vitis_src/dpu.cpp:349]   --->   Operation 433 'add' 'add_ln349' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 434 [1/1] (0.00ns)   --->   "%idxprom_i174 = zext i8 %add_ln349" [HLS_Final_vitis_src/dpu.cpp:349]   --->   Operation 434 'zext' 'idxprom_i174' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 435 [1/1] (0.00ns)   --->   "%this_pMem_addr_22 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i174" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 435 'getelementptr' 'this_pMem_addr_22' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 436 [2/2] (1.29ns)   --->   "%this_pMem_load_10 = load i8 %this_pMem_addr_22" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 436 'load' 'this_pMem_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 87 <SV = 4> <Delay = 1.29>
ST_87 : Operation 437 [1/2] (1.29ns)   --->   "%this_pMem_load_10 = load i8 %this_pMem_addr_22" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 437 'load' 'this_pMem_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 88 <SV = 5> <Delay = 2.16>
ST_88 : Operation 438 [1/1] (0.00ns)   --->   "%this_p1_26_loc_load = load i8192 %this_p1_26_loc"   --->   Operation 438 'load' 'this_p1_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 439 [1/1] (0.00ns)   --->   "%this_p3_27_loc_load = load i8192 %this_p3_27_loc"   --->   Operation 439 'load' 'this_p3_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 440 [1/1] (0.00ns)   --->   "%this_p4_27_loc_load = load i8192 %this_p4_27_loc"   --->   Operation 440 'load' 'this_p4_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 441 [2/2] (2.16ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP2, i8192 %this_p1_26_loc_load, i8192 %this_p3_27_loc_load, i8192 %this_p4_27_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_pMem_load_10, i8192 %this_p1_27_loc, i8192 %this_p3_28_loc, i8192 %this_p4_28_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 441 'call' 'call_ln70' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 6> <Delay = 0.00>
ST_89 : Operation 442 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP2, i8192 %this_p1_26_loc_load, i8192 %this_p3_27_loc_load, i8192 %this_p4_27_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_pMem_load_10, i8192 %this_p1_27_loc, i8192 %this_p3_28_loc, i8192 %this_p4_28_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 442 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 7> <Delay = 1.29>
ST_90 : Operation 443 [2/2] (1.29ns)   --->   "%this_pMem_load_11 = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 443 'load' 'this_pMem_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 91 <SV = 8> <Delay = 1.29>
ST_91 : Operation 444 [1/2] (1.29ns)   --->   "%this_pMem_load_11 = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 444 'load' 'this_pMem_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 92 <SV = 9> <Delay = 1.02>
ST_92 : Operation 445 [1/1] (0.00ns)   --->   "%this_p1_27_loc_load = load i8192 %this_p1_27_loc"   --->   Operation 445 'load' 'this_p1_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 446 [1/1] (0.00ns)   --->   "%this_p3_28_loc_load = load i8192 %this_p3_28_loc"   --->   Operation 446 'load' 'this_p3_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 447 [1/1] (0.00ns)   --->   "%this_p4_28_loc_load = load i8192 %this_p4_28_loc"   --->   Operation 447 'load' 'this_p4_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 448 [2/2] (1.02ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP3, i8192 %this_p1_27_loc_load, i8192 %this_p3_28_loc_load, i8192 %this_p4_28_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_11, i8192 %this_p1_28_loc, i8192 %this_p3_29_loc, i8192 %this_p4_29_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 448 'call' 'call_ln70' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 10> <Delay = 0.00>
ST_93 : Operation 449 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP3, i8192 %this_p1_27_loc_load, i8192 %this_p3_28_loc_load, i8192 %this_p4_28_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_11, i8192 %this_p1_28_loc, i8192 %this_p3_29_loc, i8192 %this_p4_29_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 449 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 11> <Delay = 1.29>
ST_94 : Operation 450 [2/2] (1.29ns)   --->   "%this_pMem_load_12 = load i8 %this_pMem_addr_1" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 450 'load' 'this_pMem_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 95 <SV = 12> <Delay = 1.29>
ST_95 : Operation 451 [1/1] (0.00ns)   --->   "%specloopname_ln340 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 451 'specloopname' 'specloopname_ln340' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 452 [1/1] (0.00ns)   --->   "%this_p1_28_loc_load = load i8192 %this_p1_28_loc"   --->   Operation 452 'load' 'this_p1_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 453 [1/1] (0.00ns)   --->   "%this_p3_29_loc_load = load i8192 %this_p3_29_loc"   --->   Operation 453 'load' 'this_p3_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 454 [1/1] (0.00ns)   --->   "%this_p4_29_loc_load = load i8192 %this_p4_29_loc"   --->   Operation 454 'load' 'this_p4_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 455 [1/2] (1.29ns)   --->   "%this_pMem_load_12 = load i8 %this_pMem_addr_1" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 455 'load' 'this_pMem_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_95 : Operation 456 [1/1] (0.46ns)   --->   "%br_ln369 = br i1 %icmp_ln144, void %for.inc453, void %for.body.i50.preheader" [HLS_Final_vitis_src/dpu.cpp:369]   --->   Operation 456 'br' 'br_ln369' <Predicate = true> <Delay = 0.46>

State 96 <SV = 13> <Delay = 1.02>
ST_96 : Operation 457 [2/2] (1.02ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP4, i8192 %this_p1_28_loc_load, i8192 %this_p3_29_loc_load, i8192 %this_p4_29_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_12, i8192 %this_p1_29_loc, i8192 %this_p3_30_loc, i8192 %this_p4_30_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 457 'call' 'call_ln70' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 14> <Delay = 0.00>
ST_97 : Operation 458 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP4, i8192 %this_p1_28_loc_load, i8192 %this_p3_29_loc_load, i8192 %this_p4_29_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_12, i8192 %this_p1_29_loc, i8192 %this_p3_30_loc, i8192 %this_p4_30_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 458 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 15> <Delay = 0.56>
ST_98 : Operation 459 [1/1] (0.00ns)   --->   "%this_p1_29_loc_load = load i8192 %this_p1_29_loc"   --->   Operation 459 'load' 'this_p1_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 460 [1/1] (0.00ns)   --->   "%this_p3_30_loc_load = load i8192 %this_p3_30_loc"   --->   Operation 460 'load' 'this_p3_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 461 [1/1] (0.00ns)   --->   "%this_p4_30_loc_load = load i8192 %this_p4_30_loc"   --->   Operation 461 'load' 'this_p4_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 462 [2/2] (0.56ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP5, i8192 %this_p1_29_loc_load, i8192 %this_pMem_load_12, i8192 %this_p3_30_loc_load, i8192 %this_p4_30_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_30_loc, i8192 %this_p2_16_loc, i8192 %this_p3_31_loc, i8192 %this_p4_31_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 462 'call' 'call_ln70' <Predicate = true> <Delay = 0.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 16> <Delay = 0.00>
ST_99 : Operation 463 [1/2] (0.00ns)   --->   "%call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP5, i8192 %this_p1_29_loc_load, i8192 %this_pMem_load_12, i8192 %this_p3_30_loc_load, i8192 %this_p4_30_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_30_loc, i8192 %this_p2_16_loc, i8192 %this_p3_31_loc, i8192 %this_p4_31_loc" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 463 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 17> <Delay = 0.92>
ST_100 : Operation 464 [1/1] (0.00ns)   --->   "%this_p1_30_loc_load = load i8192 %this_p1_30_loc"   --->   Operation 464 'load' 'this_p1_30_loc_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_100 : Operation 465 [1/1] (0.00ns)   --->   "%this_p2_16_loc_load = load i8192 %this_p2_16_loc"   --->   Operation 465 'load' 'this_p2_16_loc_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_100 : Operation 466 [1/1] (0.00ns)   --->   "%this_p3_31_loc_load = load i8192 %this_p3_31_loc"   --->   Operation 466 'load' 'this_p3_31_loc_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_100 : Operation 467 [1/1] (0.00ns)   --->   "%this_p4_31_loc_load = load i8192 %this_p4_31_loc"   --->   Operation 467 'load' 'this_p4_31_loc_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_100 : Operation 468 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc453"   --->   Operation 468 'br' 'br_ln0' <Predicate = (icmp_ln144)> <Delay = 0.46>
ST_100 : Operation 469 [1/1] (0.00ns)   --->   "%this_p1_31 = phi i8192 %this_p1_30_loc_load, void %for.body.i50.preheader, i8192 %this_p1_28_loc_load, void %FUNC_INTT_LOOP1.split"   --->   Operation 469 'phi' 'this_p1_31' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 470 [1/1] (0.00ns)   --->   "%this_p2_17 = phi i8192 %this_p2_16_loc_load, void %for.body.i50.preheader, i8192 %this_pMem_load_12, void %FUNC_INTT_LOOP1.split" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 470 'phi' 'this_p2_17' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 471 [1/1] (0.00ns)   --->   "%this_p3_32 = phi i8192 %this_p3_31_loc_load, void %for.body.i50.preheader, i8192 %this_p3_29_loc_load, void %FUNC_INTT_LOOP1.split"   --->   Operation 471 'phi' 'this_p3_32' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 472 [1/1] (0.00ns)   --->   "%this_p4_32 = phi i8192 %this_p4_31_loc_load, void %for.body.i50.preheader, i8192 %this_p4_29_loc_load, void %FUNC_INTT_LOOP1.split"   --->   Operation 472 'phi' 'this_p4_32' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 473 [1/1] (0.46ns)   --->   "%store_ln340 = store i8192 %this_p1_31, i8192 %this_p1_25" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 473 'store' 'store_ln340' <Predicate = true> <Delay = 0.46>
ST_100 : Operation 474 [1/1] (0.46ns)   --->   "%store_ln340 = store i8192 %this_p2_17, i8192 %this_p2_14" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 474 'store' 'store_ln340' <Predicate = true> <Delay = 0.46>
ST_100 : Operation 475 [1/1] (0.46ns)   --->   "%store_ln340 = store i8192 %this_p3_32, i8192 %this_p3_26" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 475 'store' 'store_ln340' <Predicate = true> <Delay = 0.46>
ST_100 : Operation 476 [1/1] (0.46ns)   --->   "%store_ln340 = store i8192 %this_p4_32, i8192 %this_p4_26" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 476 'store' 'store_ln340' <Predicate = true> <Delay = 0.46>
ST_100 : Operation 477 [1/1] (0.46ns)   --->   "%store_ln340 = store i4 %k_14, i4 %k" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 477 'store' 'store_ln340' <Predicate = true> <Delay = 0.46>
ST_100 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln340 = br void %FUNC_INTT_LOOP1" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 478 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>

State 101 <SV = 13> <Delay = 0.00>
ST_101 : Operation 479 [1/1] (0.00ns)   --->   "%this_p1_38 = phi i8192 %this_p1_17_loc_load, void %for.body.i445.preheader, i8192 %this_p1_16_loc_load, void %for.body.i489.preheader, i8192 %this_p1_8_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_p1_3_loc_load, void %for.body.i271.preheader, i8192 %this_p1_0_loc_load, void %for.body.i60.preheader, i8192 %this_p1_1_loc_load, void %for.body.i157.preheader, i8192 %this_p1_25_load, void %if.end462.loopexit, i8192 %this_p1_18_load, void %if.end462.loopexit56, i8192 %this_p1_9_load, void %if.end462.loopexit57"   --->   Operation 479 'phi' 'this_p1_38' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 480 [1/1] (0.00ns)   --->   "%this_p2_24 = phi i8192 %p_read_17, void %for.body.i445.preheader, i8192 %p_read_17, void %for.body.i489.preheader, i8192 %this_p2_4_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_p2_1_loc_load, void %for.body.i271.preheader, i8192 %this_p2_0_loc_load, void %for.body.i60.preheader, i8192 %this_pMem_load_2, void %for.body.i157.preheader, i8192 %this_p2_14_load, void %if.end462.loopexit, i8192 %this_p2_10_load, void %if.end462.loopexit56, i8192 %this_p2_5_load, void %if.end462.loopexit57" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 480 'phi' 'this_p2_24' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 481 [1/1] (0.00ns)   --->   "%this_p3_39 = phi i8192 %this_p3_18_loc_load, void %for.body.i445.preheader, i8192 %this_p3_17_loc_load, void %for.body.i489.preheader, i8192 %this_p3_8_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_p3_3_loc_load, void %for.body.i271.preheader, i8192 %this_p3_0_loc_load, void %for.body.i60.preheader, i8192 %this_p3_1_loc_load, void %for.body.i157.preheader, i8192 %this_p3_26_load, void %if.end462.loopexit, i8192 %this_p3_19_load, void %if.end462.loopexit56, i8192 %this_p3_9_load, void %if.end462.loopexit57"   --->   Operation 481 'phi' 'this_p3_39' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 482 [1/1] (0.00ns)   --->   "%this_p4_39 = phi i8192 %this_p4_18_loc_load, void %for.body.i445.preheader, i8192 %this_p4_17_loc_load, void %for.body.i489.preheader, i8192 %this_p4_8_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_p4_3_loc_load, void %for.body.i271.preheader, i8192 %this_p4_0_loc_load, void %for.body.i60.preheader, i8192 %this_p4_1_loc_load, void %for.body.i157.preheader, i8192 %this_p4_26_load, void %if.end462.loopexit, i8192 %this_p4_19_load, void %if.end462.loopexit56, i8192 %this_p4_9_load, void %if.end462.loopexit57"   --->   Operation 482 'phi' 'this_p4_39' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 483 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i32768 <undef>, i8192 %this_p1_38" [HLS_Final_vitis_src/dpu.cpp:386]   --->   Operation 483 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 484 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32768 %mrv_s, i8192 %this_p2_24" [HLS_Final_vitis_src/dpu.cpp:386]   --->   Operation 484 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 485 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i32768 %mrv_1, i8192 %this_p3_39" [HLS_Final_vitis_src/dpu.cpp:386]   --->   Operation 485 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 486 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i32768 %mrv_2, i8192 %this_p4_39" [HLS_Final_vitis_src/dpu.cpp:386]   --->   Operation 486 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 487 [1/1] (0.00ns)   --->   "%ret_ln386 = ret i32768 %mrv_3" [HLS_Final_vitis_src/dpu.cpp:386]   --->   Operation 487 'ret' 'ret_ln386' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.17ns
The critical path consists of the following:
	wire read operation ('itr_read') on port 'itr' [12]  (0 ns)
	'call' operation ('call_ln0') to 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' [188]  (2.17 ns)

 <State 2>: 2.17ns
The critical path consists of the following:
	'load' operation ('k', HLS_Final_vitis_src/dpu.cpp:292) on local variable 'k' [124]  (0 ns)
	'add' operation ('addr', HLS_Final_vitis_src/dpu.cpp:292) [137]  (0.871 ns)
	'getelementptr' operation ('this_pMem_addr_21', HLS_Final_vitis_src/dpu.cpp:70) [139]  (0 ns)
	'load' operation ('this_pMem_load_9', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [140]  (1.3 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_9', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [140]  (1.3 ns)

 <State 4>: 2.17ns
The critical path consists of the following:
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_NTT_LOOP1' [141]  (2.17 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_15', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [145]  (1.3 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_15', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [145]  (1.3 ns)

 <State 8>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_p1_19_loc_load') on local variable 'this_p1_19_loc' [142]  (0 ns)
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_NTT_LOOP2' [146]  (1.02 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_16', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [150]  (1.3 ns)

 <State 11>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_16', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [150]  (1.3 ns)

 <State 12>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_NTT_LOOP3' [153]  (1.02 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0.561ns
The critical path consists of the following:
	'load' operation ('this_p1_21_loc_load') on local variable 'this_p1_21_loc' [154]  (0 ns)
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_NTT_LOOP4' [157]  (0.561 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 2.17ns
The critical path consists of the following:
	'load' operation ('this_p1_22_loc_load') on local variable 'this_p1_22_loc' [158]  (0 ns)
	'call' operation ('call_ln0') to 'dpu_func_Pipeline_FUNC_NTT_LOOP5' [162]  (2.17 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0.92ns
The critical path consists of the following:
	'load' operation ('this_p1_23_loc_load') on local variable 'this_p1_23_loc' [163]  (0 ns)
	multiplexor before 'phi' operation ('this_p1_24') with incoming values : ('this_p1_20_loc_load') ('this_p1_23_loc_load') [169]  (0.46 ns)
	'phi' operation ('this_p1_24') with incoming values : ('this_p1_20_loc_load') ('this_p1_23_loc_load') [169]  (0 ns)
	'store' operation ('store_ln291', HLS_Final_vitis_src/dpu.cpp:291) of variable 'this_p1_24' on local variable 'this_p1_18' [173]  (0.46 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_p1_38') with incoming values : ('this_p1_18_load') ('this_p1_17_loc_load') ('this_p1_16_loc_load') ('this_p1_9_load') ('this_p1_8_loc_load') ('this_p1_1_loc_load') ('this_p1_3_loc_load') ('this_p1_0_loc_load') ('this_p1_25_load') [377]  (0.755 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 3.15ns
The critical path consists of the following:
	'load' operation ('k', HLS_Final_vitis_src/dpu.cpp:220) on local variable 'k' [208]  (0 ns)
	'add' operation ('add_ln223', HLS_Final_vitis_src/dpu.cpp:223) [222]  (0.825 ns)
	'call' operation ('call_ln223', HLS_Final_vitis_src/dpu.cpp:223) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' [223]  (2.32 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_13', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [227]  (1.3 ns)

 <State 36>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_13', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [227]  (1.3 ns)

 <State 37>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_p1_10_loc_load') on local variable 'this_p1_10_loc' [224]  (0 ns)
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' [228]  (1.02 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_14', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [232]  (1.3 ns)

 <State 40>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_14', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [232]  (1.3 ns)

 <State 41>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' [235]  (1.02 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_p1_12_loc_load') on local variable 'this_p1_12_loc' [236]  (0 ns)
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' [239]  (1.02 ns)

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 0.84ns
The critical path consists of the following:
	'add' operation ('addr_assign_49', HLS_Final_vitis_src/dpu.cpp:220) [250]  (0.84 ns)

 <State 46>: 1.3ns
The critical path consists of the following:
	'phi' operation ('this_p1_14') with incoming values : ('this_p1_11_loc_load') ('this_p1_13_loc_load') [246]  (0 ns)
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' [251]  (1.3 ns)

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('this_pMem_addr_13', HLS_Final_vitis_src/dpu.cpp:70) [261]  (0 ns)
	'load' operation ('this_pMem_load_4', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [262]  (1.3 ns)

 <State 50>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_4', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [262]  (1.3 ns)

 <State 51>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_p1_5_loc_load') on local variable 'this_p1_5_loc' [258]  (0 ns)
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' [263]  (1.02 ns)

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('this_pMem_addr_23', HLS_Final_vitis_src/dpu.cpp:70) [267]  (0 ns)
	'load' operation ('this_pMem_load', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [268]  (1.3 ns)

 <State 54>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [268]  (1.3 ns)

 <State 55>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_p1_6_loc_load') on local variable 'this_p1_6_loc' [264]  (0 ns)
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' [269]  (1.02 ns)

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_p1_7_loc_load') on local variable 'this_p1_7_loc' [270]  (0 ns)
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' [273]  (1.02 ns)

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_p1_38') with incoming values : ('this_p1_18_load') ('this_p1_17_loc_load') ('this_p1_16_loc_load') ('this_p1_9_load') ('this_p1_8_loc_load') ('this_p1_1_loc_load') ('this_p1_3_loc_load') ('this_p1_0_loc_load') ('this_p1_25_load') [377]  (0.755 ns)

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('this_pMem_addr_10', HLS_Final_vitis_src/dpu.cpp:70) [284]  (0 ns)
	'load' operation ('this_pMem_load_2', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [285]  (1.3 ns)

 <State 66>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_2', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [285]  (1.3 ns)

 <State 67>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_RD_LOOP2' [288]  (1.02 ns)

 <State 68>: 0ns
The critical path consists of the following:

 <State 69>: 2.17ns
The critical path consists of the following:
	'load' operation ('this_p1_2_loc_load') on local variable 'this_p1_2_loc' [289]  (0 ns)
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_RD_LOOP3' [292]  (2.17 ns)

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_p1_38') with incoming values : ('this_p1_18_load') ('this_p1_17_loc_load') ('this_p1_16_loc_load') ('this_p1_9_load') ('this_p1_8_loc_load') ('this_p1_1_loc_load') ('this_p1_3_loc_load') ('this_p1_0_loc_load') ('this_p1_25_load') [377]  (0.755 ns)

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 0ns
The critical path consists of the following:

 <State 79>: 0ns
The critical path consists of the following:

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 0ns
The critical path consists of the following:

 <State 83>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_p1_38') with incoming values : ('this_p1_18_load') ('this_p1_17_loc_load') ('this_p1_16_loc_load') ('this_p1_9_load') ('this_p1_8_loc_load') ('this_p1_1_loc_load') ('this_p1_3_loc_load') ('this_p1_0_loc_load') ('this_p1_25_load') [377]  (0.755 ns)

 <State 84>: 2.89ns
The critical path consists of the following:
	'load' operation ('this_p4_26_load') on local variable 'this_p4_26' [321]  (0 ns)
	'call' operation ('call_ln0') to 'dpu_func_Pipeline_FUNC_INTT_LOOP1' [331]  (2.17 ns)
	blocking operation 0.724 ns on control path)

 <State 85>: 0ns
The critical path consists of the following:

 <State 86>: 2.17ns
The critical path consists of the following:
	'add' operation ('addr', HLS_Final_vitis_src/dpu.cpp:349) [337]  (0.871 ns)
	'getelementptr' operation ('this_pMem_addr_22', HLS_Final_vitis_src/dpu.cpp:70) [339]  (0 ns)
	'load' operation ('this_pMem_load_10', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [340]  (1.3 ns)

 <State 87>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_10', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [340]  (1.3 ns)

 <State 88>: 2.17ns
The critical path consists of the following:
	'load' operation ('this_p1_26_loc_load') on local variable 'this_p1_26_loc' [332]  (0 ns)
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_INTT_LOOP2' [341]  (2.17 ns)

 <State 89>: 0ns
The critical path consists of the following:

 <State 90>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_11', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [345]  (1.3 ns)

 <State 91>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_11', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [345]  (1.3 ns)

 <State 92>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_p1_27_loc_load') on local variable 'this_p1_27_loc' [342]  (0 ns)
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_INTT_LOOP3' [346]  (1.02 ns)

 <State 93>: 0ns
The critical path consists of the following:

 <State 94>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_12', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [350]  (1.3 ns)

 <State 95>: 1.3ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_12', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem' [350]  (1.3 ns)

 <State 96>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_INTT_LOOP4' [353]  (1.02 ns)

 <State 97>: 0ns
The critical path consists of the following:

 <State 98>: 0.561ns
The critical path consists of the following:
	'load' operation ('this_p1_29_loc_load') on local variable 'this_p1_29_loc' [354]  (0 ns)
	'call' operation ('call_ln70', HLS_Final_vitis_src/dpu.cpp:70) to 'dpu_func_Pipeline_FUNC_INTT_LOOP5' [357]  (0.561 ns)

 <State 99>: 0ns
The critical path consists of the following:

 <State 100>: 0.92ns
The critical path consists of the following:
	'load' operation ('this_p1_30_loc_load') on local variable 'this_p1_30_loc' [358]  (0 ns)
	multiplexor before 'phi' operation ('this_p1_31') with incoming values : ('this_p1_28_loc_load') ('this_p1_30_loc_load') [364]  (0.46 ns)
	'phi' operation ('this_p1_31') with incoming values : ('this_p1_28_loc_load') ('this_p1_30_loc_load') [364]  (0 ns)
	'store' operation ('store_ln340', HLS_Final_vitis_src/dpu.cpp:340) of variable 'this_p1_31' on local variable 'this_p1_25' [368]  (0.46 ns)

 <State 101>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
