
Memory Configuration

Name             Origin             Length             Attributes
RAM              0x00000000         0x00010000
ROM              0xfff80000         0x00080000
*default*        0x00000000         0xffffffff

Linker script and memory map


.fvectors       0xffffff80       0x80
 *(.fvectors)
 .fvectors      0xffffff80       0x80 ./src/vector_table.o
                0xffffff80                HardwareVectors

.text           0xfff80000      0x9b0
 *(.text)
 .text          0xfff80000       0x7a ./src/reset_program.o
                0xfff80000                PowerON_Reset
 *(.text.*)
 *(P)
 P              0xfff8007a       0xb6 ./src/decoder_quadra.o
                0xfff8007a                mtclk_init
                0xfff8011c                mtclk_start
 P              0xfff80130      0x1cb ./src/hardware_setup.o
                0xfff80130                HardwareSetup
 P              0xfff802fb      0x560 ./src/interrupt_handlers.o
                0xfff802fb                Excep_SuperVisorInst
                0xfff80303                Excep_UndefinedInst
                0xfff8030b                NonMaskableInterrupt
                0xfff80313                Dummy
                0xfff8031b                Excep_BRK
                0xfff80323                Excep_BSC_BUSERR
                0xfff8032b                Excep_FCU_FIFERR
                0xfff80333                Excep_FCU_FRDYI
                0xfff8033b                Excep_ICU_SWINT
                0xfff80343                Excep_CMT0_CMI0
                0xfff8034b                Excep_CMT1_CMI1
                0xfff80353                Excep_CMT2_CMI2
                0xfff8035b                Excep_CMT3_CMI3
                0xfff80363                Excep_CAC_FERRF
                0xfff8036b                Excep_CAC_MENDF
                0xfff80373                Excep_CAC_OVFF
                0xfff8037b                Excep_RSPI0_SPEI0
                0xfff80383                Excep_RSPI0_SPRI0
                0xfff8038b                Excep_RSPI0_SPTI0
                0xfff80393                Excep_RSPI0_SPII0
                0xfff8039b                Excep_DOC_DOPCF
                0xfff803a3                Excep_CMPB_CMPB0
                0xfff803ab                Excep_CMPB_CMPB1
                0xfff803b3                Excep_RTC_CUP
                0xfff803bb                Excep_ICU_IRQ0
                0xfff803c3                Excep_ICU_IRQ1
                0xfff803cb                Excep_ICU_IRQ2
                0xfff803d3                Excep_ICU_IRQ3
                0xfff803db                Excep_ICU_IRQ4
                0xfff803e3                Excep_ICU_IRQ5
                0xfff803eb                Excep_ICU_IRQ6
                0xfff803f3                Excep_ICU_IRQ7
                0xfff803fb                Excep_LVD_LVD1
                0xfff80403                Excep_LVD_LVD2
                0xfff8040b                Excep_RTC_ALM
                0xfff80413                Excep_RTC_PRD
                0xfff8041b                Excep_S12AD_S12ADI0
                0xfff80423                Excep_S12AD_GBADI
                0xfff8042b                Excep_ELC_ELSR18I
                0xfff80433                Excep_ELC_ELSR19I
                0xfff8043b                Excep_MTU0_TGIA0
                0xfff80443                Excep_MTU0_TGIB0
                0xfff8044b                Excep_MTU0_TGIC0
                0xfff80453                Excep_MTU0_TGID0
                0xfff8045b                Excep_MTU0_TCIV0
                0xfff80463                Excep_MTU0_TGIE0
                0xfff8046b                Excep_MTU0_TGIF0
                0xfff80473                Excep_MTU1_TGIA1
                0xfff8047b                Excep_MTU1_TGIB1
                0xfff80483                Excep_MTU1_TCIV1
                0xfff8048b                Excep_MTU1_TCIU1
                0xfff80493                Excep_MTU2_TGIA2
                0xfff8049b                Excep_MTU2_TGIB2
                0xfff804a3                Excep_MTU2_TCIV2
                0xfff804ab                Excep_MTU2_TCIU2
                0xfff804b3                Excep_MTU3_TGIA3
                0xfff804bb                Excep_MTU3_TGIB3
                0xfff804c3                Excep_MTU3_TGIC3
                0xfff804cb                Excep_MTU3_TGID3
                0xfff804d3                Excep_MTU3_TCIV3
                0xfff804db                Excep_MTU4_TGIA4
                0xfff804e3                Excep_MTU4_TGIB4
                0xfff804eb                Excep_MTU4_TGIC4
                0xfff804f3                Excep_MTU4_TGID4
                0xfff804fb                Excep_MTU4_TCIV4
                0xfff80503                Excep_MTU5_TGIU5
                0xfff8050b                Excep_MTU5_TGIV5
                0xfff80513                Excep_MTU5_TGIW5
                0xfff8051b                Excep_TPU0_TGI0A
                0xfff80523                Excep_TPU0_TGI0B
                0xfff8052b                Excep_TPU0_TGI0C
                0xfff80533                Excep_TPU0_TGI0D
                0xfff8053b                Excep_TPU0_TCI0V
                0xfff80543                Excep_TPU1_TGI1A
                0xfff8054b                Excep_TPU1_TGI1B
                0xfff80553                Excep_TPU1_TCI1V
                0xfff8055b                Excep_TPU1_TCI1U
                0xfff80563                Excep_TPU2_TGI2A
                0xfff8056b                Excep_TPU2_TGI2B
                0xfff80573                Excep_TPU2_TCI2V
                0xfff8057b                Excep_TPU2_TCI2U
                0xfff80583                Excep_TPU3_TGI3A
                0xfff8058b                Excep_TPU3_TGI3B
                0xfff80593                Excep_TPU3_TGI3C
                0xfff8059b                Excep_TPU3_TGI3D
                0xfff805a3                Excep_TPU3_TCI3V
                0xfff805ab                Excep_TPU4_TGI4A
                0xfff805b3                Excep_TPU4_TGI4B
                0xfff805bb                Excep_TPU4_TCI4V
                0xfff805c3                Excep_TPU4_TCI4U
                0xfff805cb                Excep_TPU5_TGI5A
                0xfff805d3                Excep_TPU5_TGI5B
                0xfff805db                Excep_TPU5_TCI5V
                0xfff805e3                Excep_TPU5_TCI5U
                0xfff805eb                Excep_POE_OEI1
                0xfff805f3                Excep_POE_OEI2
                0xfff805fb                Excep_TMR0_CMIA0
                0xfff80603                Excep_TMR0_CMIB0
                0xfff8060b                Excep_TMR0_OVI0
                0xfff80613                Excep_TMR1_CMIA1
                0xfff8061b                Excep_TMR1_CMIB1
                0xfff80623                Excep_TMR1_OVI1
                0xfff8062b                Excep_TMR2_CMIA2
                0xfff80633                Excep_TMR2_CMIB2
                0xfff8063b                Excep_TMR2_OVI2
                0xfff80643                Excep_TMR3_CMIA3
                0xfff8064b                Excep_TMR3_CMIB3
                0xfff80653                Excep_TMR3_OVI3
                0xfff8065b                Excep_SCI2_ERI2
                0xfff80663                Excep_SCI2_RXI2
                0xfff8066b                Excep_SCI2_TXI2
                0xfff80673                Excep_SCI2_TEI2
                0xfff8067b                Excep_SCI3_ERI3
                0xfff80683                Excep_SCI3_RXI3
                0xfff8068b                Excep_SCI3_TXI3
                0xfff80693                Excep_SCI3_TEI3
                0xfff8069b                Excep_SCI4_ERI4
                0xfff806a3                Excep_SCI4_RXI4
                0xfff806ab                Excep_SCI4_TXI4
                0xfff806b3                Excep_SCI4_TEI4
                0xfff806bb                Excep_DMAC_DMAC0I
                0xfff806c3                Excep_DMAC_DMAC1I
                0xfff806cb                Excep_DMAC_DMAC2I
                0xfff806d3                Excep_DMAC_DMAC3I
                0xfff806db                Excep_SCI7_ERI7
                0xfff806e3                Excep_SCI7_RXI7
                0xfff806eb                Excep_SCI7_TXI7
                0xfff806f3                Excep_SCI7_TEI7
                0xfff806fb                Excep_SCI10_ERI10
                0xfff80703                Excep_SCI10_RXI10
                0xfff8070b                Excep_SCI10_TXI10
                0xfff80713                Excep_SCI10_TEI10
                0xfff8071b                Excep_SCI0_ERI0
                0xfff80723                Excep_SCI0_RXI0
                0xfff8072b                Excep_SCI0_TXI0
                0xfff80733                Excep_SCI0_TEI0
                0xfff8073b                Excep_SCI1_ERI1
                0xfff80743                Excep_SCI1_RXI1
                0xfff8074b                Excep_SCI1_TXI1
                0xfff80753                Excep_SCI1_TEI1
                0xfff8075b                Excep_SCI5_ERI5
                0xfff80763                Excep_SCI5_RXI5
                0xfff8076b                Excep_SCI5_TXI5
                0xfff80773                Excep_SCI5_TEI5
                0xfff8077b                Excep_SCI6_ERI6
                0xfff80783                Excep_SCI6_RXI6
                0xfff8078b                Excep_SCI6_TXI6
                0xfff80793                Excep_SCI6_TEI6
                0xfff8079b                Excep_SCI8_ERI8
                0xfff807a3                Excep_SCI8_RXI8
                0xfff807ab                Excep_SCI8_TXI8
                0xfff807b3                Excep_SCI8_TEI8
                0xfff807bb                Excep_SCI9_ERI9
                0xfff807c3                Excep_SCI9_RXI9
                0xfff807cb                Excep_SCI9_TXI9
                0xfff807d3                Excep_SCI9_TEI9
                0xfff807db                Excep_SCI12_ERI12
                0xfff807e3                Excep_SCI12_RXI12
                0xfff807eb                Excep_SCI12_TXI12
                0xfff807f3                Excep_SCI12_TEI12
                0xfff807fb                Excep_SCI12_SCIX0
                0xfff80803                Excep_SCI12_SCIX1
                0xfff8080b                Excep_SCI12_SCIX2
                0xfff80813                Excep_SCI12_SCIX3
                0xfff8081b                Excep_RIIC0_EEI0
                0xfff80823                Excep_RIIC0_RXI0
                0xfff8082b                Excep_RIIC0_TXI0
                0xfff80833                Excep_RIIC0_TEI0
                0xfff8083b                Excep_SCI11_ERI11
                0xfff80843                Excep_SCI11_RXI11
                0xfff8084b                Excep_SCI11_TXI11
                0xfff80853                Excep_SCI11_TEI11
 P              0xfff8085b       0x65 ./src/pwm_asser_RX210.o
                0xfff8085b                PWM_asser_init
 P              0xfff808c0        0x0 ./src/reset_program.o
 P              0xfff808c0       0xf0 ./src/rx210.o
                0xfff808c0                main
 P              0xfff809b0        0x0 ./src/vector_table.o
                0xfff809b0                etext = .

.rvectors       0xfff809b0      0x400
                0xfff809b0                _rvectors_start = .
 *(.rvectors)
 .rvectors      0xfff809b0      0x400 ./src/vector_table.o
                0xfff809b0                RelocatableVectors
                0xfff80db0                _rvectors_end = .

.init           0xfff80db0        0x0
 *(.init)
                0xfff80db0                __preinit_array_start = .
 *(.preinit_array)
                0xfff80db0                __preinit_array_end = .
                0xfff80db0                __init_array_start = ((. + 0x3) & 0xfffffffc)
 *(.init_array)
 *(SORT(.init_array.*))
                0xfff80db0                __init_array_end = .
                0xfff80db0                __fini_array_start = .
 *(.fini_array)
 *(SORT(.fini_array.*))
                0xfff80db0                __fini_array_end = .

.fini
 *(.fini)

.got
 *(.got)
 *(.got.plt)

.rodata         0xfff80db0        0x0
 *(.rodata)
 *(.rodata.*)
 *(C_1)
 *(C_2)
 *(C)
                0xfff80db0                _erodata = .

.eh_frame_hdr
 *(.eh_frame_hdr)

.eh_frame
 *(.eh_frame)

.jcr
 *(.jcr)

.tors           0xfff80db0        0x0
                0xfff80db0                __CTOR_LIST__ = .
                0xfff80db0                . = ALIGN (0x2)
                0xfff80db0                ___ctors = .
 *(.ctors)
                0xfff80db0                ___ctors_end = .
                0xfff80db0                __CTOR_END__ = .
                0xfff80db0                __DTOR_LIST__ = .
                0xfff80db0                ___dtors = .
 *(.dtors)
                0xfff80db0                ___dtors_end = .
                0xfff80db0                __DTOR_END__ = .
                0xfff80db0                . = ALIGN (0x2)
                0xfff80db0                _mdata = .

.ustack         0x00000200        0x0
                0x00000200                _ustack = .

.istack         0x00000100        0x0
                0x00000100                _istack = .

.data           0x00000204        0x0 load address 0xfff80db0
                0x00000204                _data = .
 *(.data)
 *(.data.*)
 *(D)
 *(D_1)
 D_1            0x00000204        0x0 ./src/decoder_quadra.o
 D_1            0x00000204        0x0 ./src/hardware_setup.o
 D_1            0x00000204        0x0 ./src/interrupt_handlers.o
 D_1            0x00000204        0x0 ./src/pwm_asser_RX210.o
 D_1            0x00000204        0x0 ./src/reset_program.o
 D_1            0x00000204        0x0 ./src/rx210.o
 D_1            0x00000204        0x0 ./src/vector_table.o
 *(D_2)
                0x00000204                _edata = .

.gcc_exc
 *(.gcc_exc)

.bss            0x00000204        0x4 load address 0xfff80db0
                0x00000204                _bss = .
 *(.bss)
 *(.bss.**)
 *(COMMON)
 *(B)
 B              0x00000204        0x4 ./src/rx210.o
                0x00000204                compteur
 *(B_1)
 B_1            0x00000208        0x0 ./src/decoder_quadra.o
 B_1            0x00000208        0x0 ./src/hardware_setup.o
 B_1            0x00000208        0x0 ./src/interrupt_handlers.o
 B_1            0x00000208        0x0 ./src/pwm_asser_RX210.o
 B_1            0x00000208        0x0 ./src/reset_program.o
 B_1            0x00000208        0x0 ./src/rx210.o
 B_1            0x00000208        0x0 ./src/vector_table.o
 *(B_2)
                0x00000208                _ebss = .
                0x00000208                _end = .
LOAD ./src/decoder_quadra.o
LOAD ./src/hardware_setup.o
LOAD ./src/interrupt_handlers.o
LOAD ./src/pwm_asser_RX210.o
LOAD ./src/reset_program.o
LOAD ./src/rx210.o
LOAD ./src/vector_table.o
START GROUP
LOAD C:\PROGRA~2\GCCFOR~1.201\rx-elf\rx-elf/rx-elf/lib/no-fpu-libs\liboptm.a
LOAD C:\PROGRA~2\GCCFOR~1.201\rx-elf\rx-elf/rx-elf/lib/no-fpu-libs\liboptc.a
LOAD C:\PROGRA~2\GCCFOR~1.201\rx-elf\rx-elf/lib/gcc/rx-elf/4.8.0.201603-GNURX/no-fpu-libs\libgcc.a
END GROUP
OUTPUT(rx210.x elf32-rx-le)

.debug_frame    0x00000000     0x16c8
 .debug_frame   0x00000000       0x6c ./src/decoder_quadra.o
 .debug_frame   0x0000006c       0x40 ./src/hardware_setup.o
 .debug_frame   0x000000ac     0x1594 ./src/interrupt_handlers.o
 .debug_frame   0x00001640       0x48 ./src/pwm_asser_RX210.o
 .debug_frame   0x00001688       0x40 ./src/rx210.o

.debug_info     0x00000000     0xa07f
 .debug_info    0x00000000     0x2606 ./src/decoder_quadra.o
 .debug_info    0x00002606     0x588c ./src/hardware_setup.o
 .debug_info    0x00007e92      0xbf3 ./src/interrupt_handlers.o
 .debug_info    0x00008a85      0xc38 ./src/pwm_asser_RX210.o
 .debug_info    0x000096bd       0x85 ./src/reset_program.o
 .debug_info    0x00009742      0x8b9 ./src/rx210.o
 .debug_info    0x00009ffb       0x84 ./src/vector_table.o

.debug_abbrev   0x00000000      0x4cd
 .debug_abbrev  0x00000000      0x115 ./src/decoder_quadra.o
 .debug_abbrev  0x00000115       0xfb ./src/hardware_setup.o
 .debug_abbrev  0x00000210       0x44 ./src/interrupt_handlers.o
 .debug_abbrev  0x00000254       0xee ./src/pwm_asser_RX210.o
 .debug_abbrev  0x00000342       0x14 ./src/reset_program.o
 .debug_abbrev  0x00000356      0x110 ./src/rx210.o
 .debug_abbrev  0x00000466       0x67 ./src/vector_table.o

.debug_aranges  0x00000000       0xd8
 .debug_aranges
                0x00000000       0x20 ./src/decoder_quadra.o
 .debug_aranges
                0x00000020       0x20 ./src/hardware_setup.o
 .debug_aranges
                0x00000040       0x20 ./src/interrupt_handlers.o
 .debug_aranges
                0x00000060       0x20 ./src/pwm_asser_RX210.o
 .debug_aranges
                0x00000080       0x20 ./src/reset_program.o
 .debug_aranges
                0x000000a0       0x20 ./src/rx210.o
 .debug_aranges
                0x000000c0       0x18 ./src/vector_table.o

.debug_line     0x00000000      0x412
 .debug_line    0x00000000       0x6d ./src/decoder_quadra.o
 .debug_line    0x0000006d       0x86 ./src/hardware_setup.o
 .debug_line    0x000000f3      0x1a2 ./src/interrupt_handlers.o
 .debug_line    0x00000295       0x60 ./src/pwm_asser_RX210.o
 .debug_line    0x000002f5       0x6d ./src/reset_program.o
 .debug_line    0x00000362       0x7a ./src/rx210.o
 .debug_line    0x000003dc       0x36 ./src/vector_table.o

.debug_str      0x00000000     0x1999
 .debug_str     0x00000000      0x963 ./src/decoder_quadra.o
                                0x9c0 (size before relaxing)
 .debug_str     0x00000963      0x429 ./src/hardware_setup.o
                                0xbaf (size before relaxing)
 .debug_str     0x00000d8c      0xb47 ./src/interrupt_handlers.o
                                0xbd6 (size before relaxing)
 .debug_str     0x000018d3       0x70 ./src/pwm_asser_RX210.o
                                0x31b (size before relaxing)
 .debug_str     0x00001943       0x1d ./src/rx210.o
                                0x1a7 (size before relaxing)
 .debug_str     0x00001960       0x39 ./src/vector_table.o
                                 0xd1 (size before relaxing)

.comment        0x00000000       0x2d
 .comment       0x00000000       0x2d ./src/decoder_quadra.o
                                 0x2e (size before relaxing)
 .comment       0x00000000       0x2e ./src/hardware_setup.o
 .comment       0x00000000       0x2e ./src/interrupt_handlers.o
 .comment       0x00000000       0x2e ./src/pwm_asser_RX210.o
 .comment       0x00000000       0x2e ./src/rx210.o
 .comment       0x00000000       0x2e ./src/vector_table.o
