

================================================================
== Vivado HLS Report for 'dct_1d2'
================================================================
* Date:           Wed May 26 17:34:11 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.60|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   97|   97|   97|   97|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop   |   96|   96|        12|          -|          -|     8|    no    |
        | + DCT_Inner_Loop  |    9|    9|         3|          1|          1|     8|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    115|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      15|     15|
|Multiplexer      |        -|      -|       -|     72|
|Register         |        -|      -|     102|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     117|    202|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |dct_mac_muladd_15cud_U1  |dct_mac_muladd_15cud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |dct_coeff_table_U  |dct_1d2_dct_coeffbkb  |        0|  15|  15|    64|   15|     1|          960|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total              |                      |        0|  15|  15|    64|   15|     1|          960|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |k_1_fu_167_p2            |     +    |      0|  0|  13|           4|           1|
    |n_1_fu_205_p2            |     +    |      0|  0|  13|           4|           1|
    |tmp_12_fu_245_p2         |     +    |      0|  0|  36|          13|          29|
    |tmp_16_fu_177_p2         |     +    |      0|  0|  15|           8|           8|
    |tmp_20_fu_215_p2         |     +    |      0|  0|  15|           8|           8|
    |tmp_21_fu_225_p2         |     +    |      0|  0|  15|           8|           8|
    |tmp_11_fu_199_p2         |   icmp   |      0|  0|   2|           4|           5|
    |tmp_fu_161_p2            |   icmp   |      0|  0|   2|           4|           5|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 115|          55|          69|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |k_reg_103                |   9|          2|    4|          8|
    |n_reg_114                |   9|          2|    4|          8|
    |tmp1_reg_125             |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         15|   43|         89|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_11_reg_299  |   1|   0|    1|          0|
    |dct_coeff_table_load_reg_318     |  15|   0|   15|          0|
    |dst_addr_reg_289                 |   6|   0|    6|          0|
    |k_1_reg_284                      |   4|   0|    4|          0|
    |k_reg_103                        |   4|   0|    4|          0|
    |n_reg_114                        |   4|   0|    4|          0|
    |src_load_reg_323                 |  16|   0|   16|          0|
    |tmp1_reg_125                     |  32|   0|   32|          0|
    |tmp_11_reg_299                   |   1|   0|    1|          0|
    |tmp_21_cast_reg_270              |   4|   0|    8|          4|
    |tmp_23_cast_reg_275              |   4|   0|    8|          4|
    |tmp_26_cast_reg_294              |   4|   0|    8|          4|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 102|   0|  114|         12|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|tmp_6         |  in |    4|   ap_none  |     tmp_6    |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|tmp_61        |  in |    4|   ap_none  |    tmp_61    |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	6  / (tmp_11)
	4  / (!tmp_11)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: tmp_61_read (6)  [1/1] 0.00ns
:0  %tmp_61_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_61)

ST_1: tmp_6_read (7)  [1/1] 0.00ns
:1  %tmp_6_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_6)

ST_1: tmp_s (8)  [1/1] 0.00ns
:2  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_61_read, i3 0)

ST_1: tmp_21_cast (9)  [1/1] 0.00ns
:3  %tmp_21_cast = zext i7 %tmp_s to i8

ST_1: tmp_15 (10)  [1/1] 0.00ns
:4  %tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_6_read, i3 0)

ST_1: tmp_23_cast (11)  [1/1] 0.00ns  loc: dct.c:4
:5  %tmp_23_cast = zext i7 %tmp_15 to i8

ST_1: StgValue_13 (12)  [1/1] 1.77ns  loc: dct.c:13
:6  br label %1


 <State 2>: 3.10ns
ST_2: k (14)  [1/1] 0.00ns
:0  %k = phi i4 [ 0, %0 ], [ %k_1, %5 ]

ST_2: tmp (15)  [1/1] 3.10ns  loc: dct.c:13
:1  %tmp = icmp eq i4 %k, -8

ST_2: k_1 (16)  [1/1] 2.62ns  loc: dct.c:13
:2  %k_1 = add i4 %k, 1

ST_2: StgValue_17 (17)  [1/1] 0.00ns  loc: dct.c:13
:3  br i1 %tmp, label %6, label %2

ST_2: empty (19)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: StgValue_19 (20)  [1/1] 0.00ns  loc: dct.c:13
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

ST_2: tmp_13 (21)  [1/1] 0.00ns  loc: dct.c:13
:2  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

ST_2: tmp_cast (22)  [1/1] 0.00ns  loc: dct.c:19
:3  %tmp_cast = zext i4 %k to i8

ST_2: tmp_16 (23)  [1/1] 2.75ns  loc: dct.c:19
:4  %tmp_16 = add i8 %tmp_cast, %tmp_21_cast

ST_2: tmp_24_cast (24)  [1/1] 0.00ns  loc: dct.c:19
:5  %tmp_24_cast = zext i8 %tmp_16 to i64

ST_2: dst_addr (25)  [1/1] 0.00ns  loc: dct.c:19
:6  %dst_addr = getelementptr [64 x i16]* %dst, i64 0, i64 %tmp_24_cast

ST_2: tmp_19 (26)  [1/1] 0.00ns  loc: dct.c:13
:7  %tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k, i3 0)

ST_2: tmp_26_cast (27)  [1/1] 0.00ns  loc: dct.c:15
:8  %tmp_26_cast = zext i7 %tmp_19 to i8

ST_2: StgValue_27 (28)  [1/1] 1.77ns  loc: dct.c:15
:9  br label %3

ST_2: StgValue_28 (64)  [1/1] 0.00ns  loc: dct.c:21
:0  ret void


 <State 3>: 6.01ns
ST_3: n (30)  [1/1] 0.00ns
:0  %n = phi i4 [ 0, %2 ], [ %n_1, %4 ]

ST_3: tmp1 (31)  [1/1] 0.00ns
:1  %tmp1 = phi i32 [ 0, %2 ], [ %tmp_1, %4 ]

ST_3: tmp_11 (32)  [1/1] 3.10ns  loc: dct.c:15
:2  %tmp_11 = icmp eq i4 %n, -8

ST_3: n_1 (33)  [1/1] 2.62ns  loc: dct.c:15
:3  %n_1 = add i4 %n, 1

ST_3: StgValue_33 (34)  [1/1] 0.00ns  loc: dct.c:15
:4  br i1 %tmp_11, label %5, label %4

ST_3: tmp_15_cast (40)  [1/1] 0.00ns  loc: dct.c:17
:4  %tmp_15_cast = zext i4 %n to i8

ST_3: tmp_20 (41)  [1/1] 2.75ns  loc: dct.c:17
:5  %tmp_20 = add i8 %tmp_23_cast, %tmp_15_cast

ST_3: tmp_27_cast (42)  [1/1] 0.00ns  loc: dct.c:17
:6  %tmp_27_cast = zext i8 %tmp_20 to i64

ST_3: src_addr (43)  [1/1] 0.00ns  loc: dct.c:17
:7  %src_addr = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_27_cast

ST_3: tmp_21 (44)  [1/1] 2.75ns  loc: dct.c:16
:8  %tmp_21 = add i8 %tmp_26_cast, %tmp_15_cast

ST_3: tmp_28_cast (45)  [1/1] 0.00ns  loc: dct.c:16
:9  %tmp_28_cast = zext i8 %tmp_21 to i64

ST_3: dct_coeff_table_addr (46)  [1/1] 0.00ns  loc: dct.c:16
:10  %dct_coeff_table_addr = getelementptr [64 x i15]* @dct_coeff_table, i64 0, i64 %tmp_28_cast

ST_3: dct_coeff_table_load (47)  [2/2] 3.25ns  loc: dct.c:16
:11  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

ST_3: src_load (49)  [2/2] 3.25ns  loc: dct.c:17
:13  %src_load = load i16* %src_addr, align 2


 <State 4>: 3.25ns
ST_4: dct_coeff_table_load (47)  [1/2] 3.25ns  loc: dct.c:16
:11  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

ST_4: src_load (49)  [1/2] 3.25ns  loc: dct.c:17
:13  %src_load = load i16* %src_addr, align 2


 <State 5>: 6.38ns
ST_5: empty_10 (36)  [1/1] 0.00ns
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_5: StgValue_46 (37)  [1/1] 0.00ns  loc: dct.c:15
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1) nounwind

ST_5: tmp_18 (38)  [1/1] 0.00ns  loc: dct.c:15
:2  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1) nounwind

ST_5: StgValue_48 (39)  [1/1] 0.00ns  loc: dct.c:16
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_5: coeff_cast (48)  [1/1] 0.00ns  loc: dct.c:16
:12  %coeff_cast = sext i15 %dct_coeff_table_load to i31

ST_5: tmp_16_cast (50)  [1/1] 0.00ns  loc: dct.c:17
:14  %tmp_16_cast = sext i16 %src_load to i31

ST_5: tmp_17 (51)  [1/1] 3.36ns  loc: dct.c:17
:15  %tmp_17 = mul i31 %coeff_cast, %tmp_16_cast

ST_5: tmp_17_cast (52)  [1/1] 0.00ns  loc: dct.c:17
:16  %tmp_17_cast = sext i31 %tmp_17 to i32

ST_5: tmp_1 (53)  [1/1] 3.02ns  loc: dct.c:17
:17  %tmp_1 = add nsw i32 %tmp1, %tmp_17_cast

ST_5: empty_11 (54)  [1/1] 0.00ns  loc: dct.c:18
:18  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1, i32 %tmp_18) nounwind

ST_5: StgValue_55 (55)  [1/1] 0.00ns  loc: dct.c:15
:19  br label %3


 <State 6>: 6.60ns
ST_6: tmp_2 (57)  [1/1] 0.00ns  loc: dct.c:15
:0  %tmp_2 = trunc i32 %tmp1 to i29

ST_6: tmp_12 (58)  [1/1] 3.35ns  loc: dct.c:19
:1  %tmp_12 = add i29 4096, %tmp_2

ST_6: tmp_14 (59)  [1/1] 0.00ns  loc: dct.c:19
:2  %tmp_14 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_12, i32 13, i32 28)

ST_6: StgValue_59 (60)  [1/1] 3.25ns  loc: dct.c:19
:3  store i16 %tmp_14, i16* %dst_addr, align 2

ST_6: empty_12 (61)  [1/1] 0.00ns  loc: dct.c:20
:4  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_13) nounwind

ST_6: StgValue_61 (62)  [1/1] 0.00ns  loc: dct.c:13
:5  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_61]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_61_read          (read             ) [ 0000000]
tmp_6_read           (read             ) [ 0000000]
tmp_s                (bitconcatenate   ) [ 0000000]
tmp_21_cast          (zext             ) [ 0011111]
tmp_15               (bitconcatenate   ) [ 0000000]
tmp_23_cast          (zext             ) [ 0011111]
StgValue_13          (br               ) [ 0111111]
k                    (phi              ) [ 0010000]
tmp                  (icmp             ) [ 0011111]
k_1                  (add              ) [ 0111111]
StgValue_17          (br               ) [ 0000000]
empty                (speclooptripcount) [ 0000000]
StgValue_19          (specloopname     ) [ 0000000]
tmp_13               (specregionbegin  ) [ 0001111]
tmp_cast             (zext             ) [ 0000000]
tmp_16               (add              ) [ 0000000]
tmp_24_cast          (zext             ) [ 0000000]
dst_addr             (getelementptr    ) [ 0001111]
tmp_19               (bitconcatenate   ) [ 0000000]
tmp_26_cast          (zext             ) [ 0001110]
StgValue_27          (br               ) [ 0011111]
StgValue_28          (ret              ) [ 0000000]
n                    (phi              ) [ 0001000]
tmp1                 (phi              ) [ 0001111]
tmp_11               (icmp             ) [ 0011111]
n_1                  (add              ) [ 0011111]
StgValue_33          (br               ) [ 0000000]
tmp_15_cast          (zext             ) [ 0000000]
tmp_20               (add              ) [ 0000000]
tmp_27_cast          (zext             ) [ 0000000]
src_addr             (getelementptr    ) [ 0001100]
tmp_21               (add              ) [ 0000000]
tmp_28_cast          (zext             ) [ 0000000]
dct_coeff_table_addr (getelementptr    ) [ 0001100]
dct_coeff_table_load (load             ) [ 0001010]
src_load             (load             ) [ 0001010]
empty_10             (speclooptripcount) [ 0000000]
StgValue_46          (specloopname     ) [ 0000000]
tmp_18               (specregionbegin  ) [ 0000000]
StgValue_48          (specpipeline     ) [ 0000000]
coeff_cast           (sext             ) [ 0000000]
tmp_16_cast          (sext             ) [ 0000000]
tmp_17               (mul              ) [ 0000000]
tmp_17_cast          (sext             ) [ 0000000]
tmp_1                (add              ) [ 0011111]
empty_11             (specregionend    ) [ 0000000]
StgValue_55          (br               ) [ 0011111]
tmp_2                (trunc            ) [ 0000000]
tmp_12               (add              ) [ 0000000]
tmp_14               (partselect       ) [ 0000000]
StgValue_59          (store            ) [ 0000000]
empty_12             (specregionend    ) [ 0000000]
StgValue_61          (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_6"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_61">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_61"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_61_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="4" slack="0"/>
<pin id="59" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_61_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_6_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="4" slack="0"/>
<pin id="65" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_6_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="dst_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="src_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="dct_coeff_table_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="15" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="92" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_load/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="97" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="StgValue_59_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="2"/>
<pin id="101" dir="0" index="1" bw="16" slack="0"/>
<pin id="102" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/6 "/>
</bind>
</comp>

<comp id="103" class="1005" name="k_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="1"/>
<pin id="105" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="k_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="n_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="1"/>
<pin id="116" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="n_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="tmp1_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp1_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="32" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_s_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_21_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_15_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_23_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="k_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_16_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="1"/>
<pin id="180" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_24_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_19_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_26_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_11_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="n_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_15_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_20_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="2"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_27_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_21_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="1"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_28_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="coeff_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="15" slack="1"/>
<pin id="237" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_cast/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_16_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_12_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="0"/>
<pin id="247" dir="0" index="1" bw="29" slack="0"/>
<pin id="248" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_14_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="29" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="0" index="3" bw="6" slack="0"/>
<pin id="256" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="262" class="1007" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="15" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="2"/>
<pin id="266" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_17/5 tmp_17_cast/5 tmp_1/5 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_21_cast_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_cast "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_23_cast_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="2"/>
<pin id="277" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_23_cast "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="284" class="1005" name="k_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="dst_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="2"/>
<pin id="291" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="dst_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_26_cast_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26_cast "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_11_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="303" class="1005" name="n_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="src_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="1"/>
<pin id="310" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="dct_coeff_table_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="1"/>
<pin id="315" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="dct_coeff_table_load_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="15" slack="1"/>
<pin id="320" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_load "/>
</bind>
</comp>

<comp id="323" class="1005" name="src_load_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="1"/>
<pin id="325" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_load "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="75" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="56" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="62" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="107" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="107" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="107" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="107" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="118" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="118" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="118" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="215" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="229"><net_src comp="211" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="244"><net_src comp="125" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="261"><net_src comp="251" pin="4"/><net_sink comp="99" pin=1"/></net>

<net id="267"><net_src comp="235" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="238" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="125" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="145" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="278"><net_src comp="157" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="283"><net_src comp="161" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="167" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="292"><net_src comp="68" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="297"><net_src comp="195" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="302"><net_src comp="199" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="205" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="311"><net_src comp="75" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="316"><net_src comp="82" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="321"><net_src comp="89" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="326"><net_src comp="94" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="331"><net_src comp="262" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="129" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src | {}
	Port: dst | {6 }
	Port: dct_coeff_table | {}
 - Input state : 
	Port: dct_1d2 : src | {3 4 }
	Port: dct_1d2 : tmp_6 | {1 }
	Port: dct_1d2 : tmp_61 | {1 }
	Port: dct_1d2 : dct_coeff_table | {3 4 }
  - Chain level:
	State 1
		tmp_21_cast : 1
		tmp_23_cast : 1
	State 2
		tmp : 1
		k_1 : 1
		StgValue_17 : 2
		tmp_cast : 1
		tmp_16 : 2
		tmp_24_cast : 3
		dst_addr : 4
		tmp_19 : 1
		tmp_26_cast : 2
	State 3
		tmp_11 : 1
		n_1 : 1
		StgValue_33 : 2
		tmp_15_cast : 1
		tmp_20 : 2
		tmp_27_cast : 3
		src_addr : 4
		tmp_21 : 2
		tmp_28_cast : 3
		dct_coeff_table_addr : 4
		dct_coeff_table_load : 5
		src_load : 5
	State 4
	State 5
		tmp_17 : 1
		tmp_17_cast : 2
		tmp_1 : 3
		empty_11 : 1
	State 6
		tmp_12 : 1
		tmp_14 : 2
		StgValue_59 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       k_1_fu_167       |    0    |    0    |    13   |
|          |      tmp_16_fu_177     |    0    |    0    |    15   |
|    add   |       n_1_fu_205       |    0    |    0    |    13   |
|          |      tmp_20_fu_215     |    0    |    0    |    15   |
|          |      tmp_21_fu_225     |    0    |    0    |    15   |
|          |      tmp_12_fu_245     |    0    |    0    |    36   |
|----------|------------------------|---------|---------|---------|
|   icmp   |       tmp_fu_161       |    0    |    0    |    2    |
|          |      tmp_11_fu_199     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_262       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   | tmp_61_read_read_fu_56 |    0    |    0    |    0    |
|          |  tmp_6_read_read_fu_62 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_s_fu_137      |    0    |    0    |    0    |
|bitconcatenate|      tmp_15_fu_149     |    0    |    0    |    0    |
|          |      tmp_19_fu_187     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   tmp_21_cast_fu_145   |    0    |    0    |    0    |
|          |   tmp_23_cast_fu_157   |    0    |    0    |    0    |
|          |     tmp_cast_fu_173    |    0    |    0    |    0    |
|   zext   |   tmp_24_cast_fu_182   |    0    |    0    |    0    |
|          |   tmp_26_cast_fu_195   |    0    |    0    |    0    |
|          |   tmp_15_cast_fu_211   |    0    |    0    |    0    |
|          |   tmp_27_cast_fu_220   |    0    |    0    |    0    |
|          |   tmp_28_cast_fu_230   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    coeff_cast_fu_235   |    0    |    0    |    0    |
|          |   tmp_16_cast_fu_238   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |      tmp_2_fu_241      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|      tmp_14_fu_251     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   111   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|dct_coeff_table_addr_reg_313|    6   |
|dct_coeff_table_load_reg_318|   15   |
|      dst_addr_reg_289      |    6   |
|         k_1_reg_284        |    4   |
|          k_reg_103         |    4   |
|         n_1_reg_303        |    4   |
|          n_reg_114         |    4   |
|      src_addr_reg_308      |    6   |
|      src_load_reg_323      |   16   |
|        tmp1_reg_125        |   32   |
|       tmp_11_reg_299       |    1   |
|        tmp_1_reg_328       |   32   |
|     tmp_21_cast_reg_270    |    8   |
|     tmp_23_cast_reg_275    |    8   |
|     tmp_26_cast_reg_294    |    8   |
|         tmp_reg_280        |    1   |
+----------------------------+--------+
|            Total           |   155  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_94 |  p0  |   2  |   6  |   12   ||    9    |
|   tmp1_reg_125   |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   111  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   155  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   155  |   138  |
+-----------+--------+--------+--------+--------+
