#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000267625f9fa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000267625fa130 .scope module, "top" "top" 3 5;
 .timescale 0 0;
v00000267625fca40_0 .var/2u "clk", 0 0;
S_00000267628d29c0 .scope generate, "gen[0]" "gen[0]" 3 12, 3 12 0, S_00000267625fa130;
 .timescale 0 0;
P_00000267625fb300 .param/l "i" 0 3 12, +C4<00>;
S_00000267628d2b50 .scope module, "inst_sub" "sub" 3 13, 3 26 0, S_00000267628d29c0;
 .timescale 0 0;
S_00000267629069d0 .scope generate, "gen[1]" "gen[1]" 3 12, 3 12 0, S_00000267625fa130;
 .timescale 0 0;
P_00000267625fa8c0 .param/l "i" 0 3 12, +C4<01>;
S_0000026762906b60 .scope module, "inst_sub" "sub" 3 13, 3 26 0, S_00000267629069d0;
 .timescale 0 0;
    .scope S_00000267625fa130;
T_0 ;
    %delay 5, 0;
    %load/vec4 v00000267625fca40_0;
    %inv;
    %store/vec4 v00000267625fca40_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_00000267625fa130;
T_1 ;
    %vpi_call/w 3 17 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 18 "$dumpvars" {0 0 0};
    %delay 100, 0;
    %vpi_call/w 3 21 "$display", "at time = %0d", $time, ", end of the sim" {0 0 0};
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "src/top.sv";
