
modbus_mqtt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078a4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d00  080079b0  080079b0  000089b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080086b0  080086b0  0000a294  2**0
                  CONTENTS
  4 .ARM          00000008  080086b0  080086b0  000096b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080086b8  080086b8  0000a294  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080086b8  080086b8  000096b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080086bc  080086bc  000096bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000294  20000000  080086c0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000850  20000294  08008954  0000a294  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ae4  08008954  0000aae4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a294  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011f37  00000000  00000000  0000a2bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038b3  00000000  00000000  0001c1f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f20  00000000  00000000  0001faa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b9b  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001954f  00000000  00000000  00021563  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000171dc  00000000  00000000  0003aab2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008764c  00000000  00000000  00051c8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d92da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f20  00000000  00000000  000d9320  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000dd240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000294 	.word	0x20000294
 8000128:	00000000 	.word	0x00000000
 800012c:	08007998 	.word	0x08007998

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000298 	.word	0x20000298
 8000148:	08007998 	.word	0x08007998

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <_at_response_error_check>:
char tx_buff[AT_TX_BUFF_SIZE] = "";
uint16_t RxLen;



at_state_t _at_response_error_check(char* rx_buff){
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
	if(find_substr(rx_buff, "ERROR")){
 8000164:	4906      	ldr	r1, [pc, #24]	@ (8000180 <_at_response_error_check+0x24>)
 8000166:	6878      	ldr	r0, [r7, #4]
 8000168:	f000 f80c 	bl	8000184 <find_substr>
 800016c:	4603      	mov	r3, r0
 800016e:	2b00      	cmp	r3, #0
 8000170:	d001      	beq.n	8000176 <_at_response_error_check+0x1a>
		return AT_STATE_ERROR;
 8000172:	2300      	movs	r3, #0
 8000174:	e000      	b.n	8000178 <_at_response_error_check+0x1c>
	}
	return AT_STATE_OK;
 8000176:	2301      	movs	r3, #1
}
 8000178:	4618      	mov	r0, r3
 800017a:	3708      	adds	r7, #8
 800017c:	46bd      	mov	sp, r7
 800017e:	bd80      	pop	{r7, pc}
 8000180:	080079b0 	.word	0x080079b0

08000184 <find_substr>:


bool find_substr(char* str, char* substr){
 8000184:	b580      	push	{r7, lr}
 8000186:	b084      	sub	sp, #16
 8000188:	af00      	add	r7, sp, #0
 800018a:	6078      	str	r0, [r7, #4]
 800018c:	6039      	str	r1, [r7, #0]
	char* pch = strstr(str, substr);
 800018e:	6839      	ldr	r1, [r7, #0]
 8000190:	6878      	ldr	r0, [r7, #4]
 8000192:	f006 ff62 	bl	800705a <strstr>
 8000196:	60f8      	str	r0, [r7, #12]
		if(pch != NULL){
 8000198:	68fb      	ldr	r3, [r7, #12]
 800019a:	2b00      	cmp	r3, #0
 800019c:	d001      	beq.n	80001a2 <find_substr+0x1e>
			return true;
 800019e:	2301      	movs	r3, #1
 80001a0:	e000      	b.n	80001a4 <find_substr+0x20>
		}
		return false;
 80001a2:	2300      	movs	r3, #0
}
 80001a4:	4618      	mov	r0, r3
 80001a6:	3710      	adds	r7, #16
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bd80      	pop	{r7, pc}

080001ac <flush_buff>:


void flush_buff(char* buffer){
 80001ac:	b580      	push	{r7, lr}
 80001ae:	b082      	sub	sp, #8
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	6078      	str	r0, [r7, #4]
	memset(buffer,0,strlen(buffer));
 80001b4:	6878      	ldr	r0, [r7, #4]
 80001b6:	f7ff ffc9 	bl	800014c <strlen>
 80001ba:	4603      	mov	r3, r0
 80001bc:	461a      	mov	r2, r3
 80001be:	2100      	movs	r1, #0
 80001c0:	6878      	ldr	r0, [r7, #4]
 80001c2:	f006 ff33 	bl	800702c <memset>
	strcpy(buffer, "");
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	2200      	movs	r2, #0
 80001ca:	701a      	strb	r2, [r3, #0]
}
 80001cc:	bf00      	nop
 80001ce:	3708      	adds	r7, #8
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bd80      	pop	{r7, pc}

080001d4 <at_read>:



at_state_t at_read(UART_HandleTypeDef* pHuart, char* rx_buff, char* cmd, uint16_t timeout){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b088      	sub	sp, #32
 80001d8:	af02      	add	r7, sp, #8
 80001da:	60f8      	str	r0, [r7, #12]
 80001dc:	60b9      	str	r1, [r7, #8]
 80001de:	607a      	str	r2, [r7, #4]
 80001e0:	807b      	strh	r3, [r7, #2]
	flush_buff(rx_buff);
 80001e2:	68b8      	ldr	r0, [r7, #8]
 80001e4:	f7ff ffe2 	bl	80001ac <flush_buff>
	strcpy(tx_buff, "AT+");
 80001e8:	4b19      	ldr	r3, [pc, #100]	@ (8000250 <at_read+0x7c>)
 80001ea:	4a1a      	ldr	r2, [pc, #104]	@ (8000254 <at_read+0x80>)
 80001ec:	601a      	str	r2, [r3, #0]
	strcat(tx_buff,cmd);
 80001ee:	6879      	ldr	r1, [r7, #4]
 80001f0:	4817      	ldr	r0, [pc, #92]	@ (8000250 <at_read+0x7c>)
 80001f2:	f006 ff23 	bl	800703c <strcat>
	strcat(tx_buff, "?\r\n");
 80001f6:	4816      	ldr	r0, [pc, #88]	@ (8000250 <at_read+0x7c>)
 80001f8:	f7ff ffa8 	bl	800014c <strlen>
 80001fc:	4603      	mov	r3, r0
 80001fe:	461a      	mov	r2, r3
 8000200:	4b13      	ldr	r3, [pc, #76]	@ (8000250 <at_read+0x7c>)
 8000202:	4413      	add	r3, r2
 8000204:	4a14      	ldr	r2, [pc, #80]	@ (8000258 <at_read+0x84>)
 8000206:	6810      	ldr	r0, [r2, #0]
 8000208:	6018      	str	r0, [r3, #0]
	uint8_t tx_size = strlen(tx_buff) + 1;
 800020a:	4811      	ldr	r0, [pc, #68]	@ (8000250 <at_read+0x7c>)
 800020c:	f7ff ff9e 	bl	800014c <strlen>
 8000210:	4603      	mov	r3, r0
 8000212:	b2db      	uxtb	r3, r3
 8000214:	3301      	adds	r3, #1
 8000216:	75fb      	strb	r3, [r7, #23]
	HAL_UART_Transmit_IT(pHuart, tx_buff, tx_size);
 8000218:	7dfb      	ldrb	r3, [r7, #23]
 800021a:	b29b      	uxth	r3, r3
 800021c:	461a      	mov	r2, r3
 800021e:	490c      	ldr	r1, [pc, #48]	@ (8000250 <at_read+0x7c>)
 8000220:	68f8      	ldr	r0, [r7, #12]
 8000222:	f005 fe42 	bl	8005eaa <HAL_UART_Transmit_IT>
	//	HAL_UART_Receive(pHuart, rx_buff, AT_RX_BUFF_SIZE, timeout);
	HAL_UARTEx_ReceiveToIdle(pHuart, rx_buff, AT_RX_BUFF_SIZE, &RxLen, timeout);
 8000226:	887b      	ldrh	r3, [r7, #2]
 8000228:	9300      	str	r3, [sp, #0]
 800022a:	4b0c      	ldr	r3, [pc, #48]	@ (800025c <at_read+0x88>)
 800022c:	2232      	movs	r2, #50	@ 0x32
 800022e:	68b9      	ldr	r1, [r7, #8]
 8000230:	68f8      	ldr	r0, [r7, #12]
 8000232:	f005 fe6f 	bl	8005f14 <HAL_UARTEx_ReceiveToIdle>
	if(_at_response_error_check(rx_buff)){
 8000236:	68b8      	ldr	r0, [r7, #8]
 8000238:	f7ff ff90 	bl	800015c <_at_response_error_check>
 800023c:	4603      	mov	r3, r0
 800023e:	2b00      	cmp	r3, #0
 8000240:	d001      	beq.n	8000246 <at_read+0x72>
//		char at_read_res[10] = "+";
//		strcat(at_read_res, cmd);
//		if(find_substr(rx_buff, at_read_res)){
			return AT_STATE_OK;
 8000242:	2301      	movs	r3, #1
 8000244:	e000      	b.n	8000248 <at_read+0x74>
//		}
	}
	else{

	}
	return AT_STATE_ERROR;
 8000246:	2300      	movs	r3, #0
}
 8000248:	4618      	mov	r0, r3
 800024a:	3718      	adds	r7, #24
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	200002b0 	.word	0x200002b0
 8000254:	002b5441 	.word	0x002b5441
 8000258:	080079b8 	.word	0x080079b8
 800025c:	200002e2 	.word	0x200002e2

08000260 <at_write>:



at_state_t at_write(UART_HandleTypeDef* pHuart, char* rx_buff, char* cmd, uint16_t timeout, uint8_t argc, ...){
 8000260:	b580      	push	{r7, lr}
 8000262:	b08a      	sub	sp, #40	@ 0x28
 8000264:	af02      	add	r7, sp, #8
 8000266:	60f8      	str	r0, [r7, #12]
 8000268:	60b9      	str	r1, [r7, #8]
 800026a:	607a      	str	r2, [r7, #4]
 800026c:	807b      	strh	r3, [r7, #2]
	flush_buff(rx_buff);
 800026e:	68b8      	ldr	r0, [r7, #8]
 8000270:	f7ff ff9c 	bl	80001ac <flush_buff>
	strcpy(tx_buff, "AT+");
 8000274:	4b2f      	ldr	r3, [pc, #188]	@ (8000334 <at_write+0xd4>)
 8000276:	4a30      	ldr	r2, [pc, #192]	@ (8000338 <at_write+0xd8>)
 8000278:	601a      	str	r2, [r3, #0]
	strcat(tx_buff,cmd);
 800027a:	6879      	ldr	r1, [r7, #4]
 800027c:	482d      	ldr	r0, [pc, #180]	@ (8000334 <at_write+0xd4>)
 800027e:	f006 fedd 	bl	800703c <strcat>
	strcat(tx_buff, "=");
 8000282:	482c      	ldr	r0, [pc, #176]	@ (8000334 <at_write+0xd4>)
 8000284:	f7ff ff62 	bl	800014c <strlen>
 8000288:	4603      	mov	r3, r0
 800028a:	461a      	mov	r2, r3
 800028c:	4b29      	ldr	r3, [pc, #164]	@ (8000334 <at_write+0xd4>)
 800028e:	4413      	add	r3, r2
 8000290:	492a      	ldr	r1, [pc, #168]	@ (800033c <at_write+0xdc>)
 8000292:	461a      	mov	r2, r3
 8000294:	460b      	mov	r3, r1
 8000296:	881b      	ldrh	r3, [r3, #0]
 8000298:	8013      	strh	r3, [r2, #0]
	va_list args;
	va_start(args,argc);
 800029a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800029e:	617b      	str	r3, [r7, #20]
	for(int i=0;i<argc;i++){
 80002a0:	2300      	movs	r3, #0
 80002a2:	61fb      	str	r3, [r7, #28]
 80002a4:	e00a      	b.n	80002bc <at_write+0x5c>
		strcat(tx_buff, (va_arg(args, char*)));
 80002a6:	697b      	ldr	r3, [r7, #20]
 80002a8:	1d1a      	adds	r2, r3, #4
 80002aa:	617a      	str	r2, [r7, #20]
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	4619      	mov	r1, r3
 80002b0:	4820      	ldr	r0, [pc, #128]	@ (8000334 <at_write+0xd4>)
 80002b2:	f006 fec3 	bl	800703c <strcat>
	for(int i=0;i<argc;i++){
 80002b6:	69fb      	ldr	r3, [r7, #28]
 80002b8:	3301      	adds	r3, #1
 80002ba:	61fb      	str	r3, [r7, #28]
 80002bc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80002c0:	69fa      	ldr	r2, [r7, #28]
 80002c2:	429a      	cmp	r2, r3
 80002c4:	dbef      	blt.n	80002a6 <at_write+0x46>
	}
	strcat(tx_buff, "\r\n");
 80002c6:	481b      	ldr	r0, [pc, #108]	@ (8000334 <at_write+0xd4>)
 80002c8:	f7ff ff40 	bl	800014c <strlen>
 80002cc:	4603      	mov	r3, r0
 80002ce:	461a      	mov	r2, r3
 80002d0:	4b18      	ldr	r3, [pc, #96]	@ (8000334 <at_write+0xd4>)
 80002d2:	4413      	add	r3, r2
 80002d4:	4a1a      	ldr	r2, [pc, #104]	@ (8000340 <at_write+0xe0>)
 80002d6:	8811      	ldrh	r1, [r2, #0]
 80002d8:	7892      	ldrb	r2, [r2, #2]
 80002da:	8019      	strh	r1, [r3, #0]
 80002dc:	709a      	strb	r2, [r3, #2]
	va_end(args);

	uint8_t tx_size = strlen(tx_buff) + 1;
 80002de:	4815      	ldr	r0, [pc, #84]	@ (8000334 <at_write+0xd4>)
 80002e0:	f7ff ff34 	bl	800014c <strlen>
 80002e4:	4603      	mov	r3, r0
 80002e6:	b2db      	uxtb	r3, r3
 80002e8:	3301      	adds	r3, #1
 80002ea:	76fb      	strb	r3, [r7, #27]

	HAL_UART_Transmit_IT(pHuart, tx_buff, tx_size);
 80002ec:	7efb      	ldrb	r3, [r7, #27]
 80002ee:	b29b      	uxth	r3, r3
 80002f0:	461a      	mov	r2, r3
 80002f2:	4910      	ldr	r1, [pc, #64]	@ (8000334 <at_write+0xd4>)
 80002f4:	68f8      	ldr	r0, [r7, #12]
 80002f6:	f005 fdd8 	bl	8005eaa <HAL_UART_Transmit_IT>
//	HAL_UART_Receive(pHuart, rx_buff, AT_RX_BUFF_SIZE, timeout);
	HAL_UARTEx_ReceiveToIdle(pHuart, rx_buff, AT_RX_BUFF_SIZE, &RxLen, timeout);
 80002fa:	887b      	ldrh	r3, [r7, #2]
 80002fc:	9300      	str	r3, [sp, #0]
 80002fe:	4b11      	ldr	r3, [pc, #68]	@ (8000344 <at_write+0xe4>)
 8000300:	2232      	movs	r2, #50	@ 0x32
 8000302:	68b9      	ldr	r1, [r7, #8]
 8000304:	68f8      	ldr	r0, [r7, #12]
 8000306:	f005 fe05 	bl	8005f14 <HAL_UARTEx_ReceiveToIdle>
	if(_at_response_error_check(rx_buff)){
 800030a:	68b8      	ldr	r0, [r7, #8]
 800030c:	f7ff ff26 	bl	800015c <_at_response_error_check>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	d008      	beq.n	8000328 <at_write+0xc8>
		if(find_substr(rx_buff, AT_OK)){
 8000316:	490c      	ldr	r1, [pc, #48]	@ (8000348 <at_write+0xe8>)
 8000318:	68b8      	ldr	r0, [r7, #8]
 800031a:	f7ff ff33 	bl	8000184 <find_substr>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	d001      	beq.n	8000328 <at_write+0xc8>
			return AT_STATE_OK;
 8000324:	2301      	movs	r3, #1
 8000326:	e000      	b.n	800032a <at_write+0xca>
	}
	else{

	}

	return AT_STATE_ERROR;
 8000328:	2300      	movs	r3, #0
}
 800032a:	4618      	mov	r0, r3
 800032c:	3720      	adds	r7, #32
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	200002b0 	.word	0x200002b0
 8000338:	002b5441 	.word	0x002b5441
 800033c:	080079bc 	.word	0x080079bc
 8000340:	080079c0 	.word	0x080079c0
 8000344:	200002e2 	.word	0x200002e2
 8000348:	080079c4 	.word	0x080079c4

0800034c <at_execute>:



at_state_t at_execute(UART_HandleTypeDef* pHuart, char* rx_buff, char* cmd, uint16_t timeout){
 800034c:	b580      	push	{r7, lr}
 800034e:	b088      	sub	sp, #32
 8000350:	af02      	add	r7, sp, #8
 8000352:	60f8      	str	r0, [r7, #12]
 8000354:	60b9      	str	r1, [r7, #8]
 8000356:	607a      	str	r2, [r7, #4]
 8000358:	807b      	strh	r3, [r7, #2]
	flush_buff(rx_buff);
 800035a:	68b8      	ldr	r0, [r7, #8]
 800035c:	f7ff ff26 	bl	80001ac <flush_buff>
	if(strlen(cmd) > 0){
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d003      	beq.n	8000370 <at_execute+0x24>
		strcpy(tx_buff, "AT+");
 8000368:	4b22      	ldr	r3, [pc, #136]	@ (80003f4 <at_execute+0xa8>)
 800036a:	4a23      	ldr	r2, [pc, #140]	@ (80003f8 <at_execute+0xac>)
 800036c:	601a      	str	r2, [r3, #0]
 800036e:	e007      	b.n	8000380 <at_execute+0x34>
	}
	else{
		strcpy(tx_buff, "AT");
 8000370:	4b20      	ldr	r3, [pc, #128]	@ (80003f4 <at_execute+0xa8>)
 8000372:	4a22      	ldr	r2, [pc, #136]	@ (80003fc <at_execute+0xb0>)
 8000374:	6812      	ldr	r2, [r2, #0]
 8000376:	4611      	mov	r1, r2
 8000378:	8019      	strh	r1, [r3, #0]
 800037a:	3302      	adds	r3, #2
 800037c:	0c12      	lsrs	r2, r2, #16
 800037e:	701a      	strb	r2, [r3, #0]
	}
	strcat(tx_buff,cmd);
 8000380:	6879      	ldr	r1, [r7, #4]
 8000382:	481c      	ldr	r0, [pc, #112]	@ (80003f4 <at_execute+0xa8>)
 8000384:	f006 fe5a 	bl	800703c <strcat>
	strcat(tx_buff, "\r\n");
 8000388:	481a      	ldr	r0, [pc, #104]	@ (80003f4 <at_execute+0xa8>)
 800038a:	f7ff fedf 	bl	800014c <strlen>
 800038e:	4603      	mov	r3, r0
 8000390:	461a      	mov	r2, r3
 8000392:	4b18      	ldr	r3, [pc, #96]	@ (80003f4 <at_execute+0xa8>)
 8000394:	4413      	add	r3, r2
 8000396:	4a1a      	ldr	r2, [pc, #104]	@ (8000400 <at_execute+0xb4>)
 8000398:	8811      	ldrh	r1, [r2, #0]
 800039a:	7892      	ldrb	r2, [r2, #2]
 800039c:	8019      	strh	r1, [r3, #0]
 800039e:	709a      	strb	r2, [r3, #2]
	uint8_t tx_size = strlen(tx_buff) + 1;
 80003a0:	4814      	ldr	r0, [pc, #80]	@ (80003f4 <at_execute+0xa8>)
 80003a2:	f7ff fed3 	bl	800014c <strlen>
 80003a6:	4603      	mov	r3, r0
 80003a8:	b2db      	uxtb	r3, r3
 80003aa:	3301      	adds	r3, #1
 80003ac:	75fb      	strb	r3, [r7, #23]
	HAL_UART_Transmit_IT(pHuart, tx_buff, tx_size);
 80003ae:	7dfb      	ldrb	r3, [r7, #23]
 80003b0:	b29b      	uxth	r3, r3
 80003b2:	461a      	mov	r2, r3
 80003b4:	490f      	ldr	r1, [pc, #60]	@ (80003f4 <at_execute+0xa8>)
 80003b6:	68f8      	ldr	r0, [r7, #12]
 80003b8:	f005 fd77 	bl	8005eaa <HAL_UART_Transmit_IT>
	//	HAL_UART_Receive(pHuart, rx_buff, AT_RX_BUFF_SIZE, timeout);
	HAL_UARTEx_ReceiveToIdle(pHuart, rx_buff, AT_RX_BUFF_SIZE, &RxLen, timeout);
 80003bc:	887b      	ldrh	r3, [r7, #2]
 80003be:	9300      	str	r3, [sp, #0]
 80003c0:	4b10      	ldr	r3, [pc, #64]	@ (8000404 <at_execute+0xb8>)
 80003c2:	2232      	movs	r2, #50	@ 0x32
 80003c4:	68b9      	ldr	r1, [r7, #8]
 80003c6:	68f8      	ldr	r0, [r7, #12]
 80003c8:	f005 fda4 	bl	8005f14 <HAL_UARTEx_ReceiveToIdle>
	if(_at_response_error_check(rx_buff)){
 80003cc:	68b8      	ldr	r0, [r7, #8]
 80003ce:	f7ff fec5 	bl	800015c <_at_response_error_check>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d008      	beq.n	80003ea <at_execute+0x9e>
		if(find_substr(rx_buff, AT_OK)){
 80003d8:	490b      	ldr	r1, [pc, #44]	@ (8000408 <at_execute+0xbc>)
 80003da:	68b8      	ldr	r0, [r7, #8]
 80003dc:	f7ff fed2 	bl	8000184 <find_substr>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <at_execute+0x9e>
			return AT_STATE_OK;
 80003e6:	2301      	movs	r3, #1
 80003e8:	e000      	b.n	80003ec <at_execute+0xa0>
		}
	}
	return AT_STATE_ERROR;
 80003ea:	2300      	movs	r3, #0
}
 80003ec:	4618      	mov	r0, r3
 80003ee:	3718      	adds	r7, #24
 80003f0:	46bd      	mov	sp, r7
 80003f2:	bd80      	pop	{r7, pc}
 80003f4:	200002b0 	.word	0x200002b0
 80003f8:	002b5441 	.word	0x002b5441
 80003fc:	080079c8 	.word	0x080079c8
 8000400:	080079c0 	.word	0x080079c0
 8000404:	200002e2 	.word	0x200002e2
 8000408:	080079c4 	.word	0x080079c4

0800040c <at_read_blocking>:





at_state_t at_read_blocking(UART_HandleTypeDef* pHuart, char* rx_buff, char* cmd, uint16_t timeout){
 800040c:	b580      	push	{r7, lr}
 800040e:	b086      	sub	sp, #24
 8000410:	af00      	add	r7, sp, #0
 8000412:	60f8      	str	r0, [r7, #12]
 8000414:	60b9      	str	r1, [r7, #8]
 8000416:	607a      	str	r2, [r7, #4]
 8000418:	807b      	strh	r3, [r7, #2]
	flush_buff(rx_buff);
 800041a:	68b8      	ldr	r0, [r7, #8]
 800041c:	f7ff fec6 	bl	80001ac <flush_buff>
	strcpy(tx_buff, "AT+");
 8000420:	4b18      	ldr	r3, [pc, #96]	@ (8000484 <at_read_blocking+0x78>)
 8000422:	4a19      	ldr	r2, [pc, #100]	@ (8000488 <at_read_blocking+0x7c>)
 8000424:	601a      	str	r2, [r3, #0]
	strcat(tx_buff,cmd);
 8000426:	6879      	ldr	r1, [r7, #4]
 8000428:	4816      	ldr	r0, [pc, #88]	@ (8000484 <at_read_blocking+0x78>)
 800042a:	f006 fe07 	bl	800703c <strcat>
	strcat(tx_buff, "?\r\n");
 800042e:	4815      	ldr	r0, [pc, #84]	@ (8000484 <at_read_blocking+0x78>)
 8000430:	f7ff fe8c 	bl	800014c <strlen>
 8000434:	4603      	mov	r3, r0
 8000436:	461a      	mov	r2, r3
 8000438:	4b12      	ldr	r3, [pc, #72]	@ (8000484 <at_read_blocking+0x78>)
 800043a:	4413      	add	r3, r2
 800043c:	4a13      	ldr	r2, [pc, #76]	@ (800048c <at_read_blocking+0x80>)
 800043e:	6810      	ldr	r0, [r2, #0]
 8000440:	6018      	str	r0, [r3, #0]
	uint8_t tx_size = strlen(tx_buff) + 1;
 8000442:	4810      	ldr	r0, [pc, #64]	@ (8000484 <at_read_blocking+0x78>)
 8000444:	f7ff fe82 	bl	800014c <strlen>
 8000448:	4603      	mov	r3, r0
 800044a:	b2db      	uxtb	r3, r3
 800044c:	3301      	adds	r3, #1
 800044e:	75fb      	strb	r3, [r7, #23]
	HAL_UART_Transmit_IT(pHuart, tx_buff, tx_size);
 8000450:	7dfb      	ldrb	r3, [r7, #23]
 8000452:	b29b      	uxth	r3, r3
 8000454:	461a      	mov	r2, r3
 8000456:	490b      	ldr	r1, [pc, #44]	@ (8000484 <at_read_blocking+0x78>)
 8000458:	68f8      	ldr	r0, [r7, #12]
 800045a:	f005 fd26 	bl	8005eaa <HAL_UART_Transmit_IT>
	HAL_UART_Receive(pHuart, rx_buff, AT_RX_BUFF_SIZE, timeout);
 800045e:	887b      	ldrh	r3, [r7, #2]
 8000460:	2232      	movs	r2, #50	@ 0x32
 8000462:	68b9      	ldr	r1, [r7, #8]
 8000464:	68f8      	ldr	r0, [r7, #12]
 8000466:	f005 fc8e 	bl	8005d86 <HAL_UART_Receive>
//	HAL_UARTEx_ReceiveToIdle(pHuart, rx_buff, AT_RX_BUFF_SIZE, &RxLen, timeout);
	if(_at_response_error_check(rx_buff)){
 800046a:	68b8      	ldr	r0, [r7, #8]
 800046c:	f7ff fe76 	bl	800015c <_at_response_error_check>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d001      	beq.n	800047a <at_read_blocking+0x6e>
//		char at_read_res[10] = "+";
//		strcat(at_read_res, cmd);
//		if(find_substr(rx_buff, at_read_res)){
			return AT_STATE_OK;
 8000476:	2301      	movs	r3, #1
 8000478:	e000      	b.n	800047c <at_read_blocking+0x70>
//		}
	}
	else{

	}
	return AT_STATE_ERROR;
 800047a:	2300      	movs	r3, #0

}
 800047c:	4618      	mov	r0, r3
 800047e:	3718      	adds	r7, #24
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	200002b0 	.word	0x200002b0
 8000488:	002b5441 	.word	0x002b5441
 800048c:	080079b8 	.word	0x080079b8

08000490 <at_write_blocking>:





at_state_t at_write_blocking(UART_HandleTypeDef* pHuart, char* rx_buff, char* cmd, uint16_t timeout, uint8_t argc, ...){
 8000490:	b580      	push	{r7, lr}
 8000492:	b088      	sub	sp, #32
 8000494:	af00      	add	r7, sp, #0
 8000496:	60f8      	str	r0, [r7, #12]
 8000498:	60b9      	str	r1, [r7, #8]
 800049a:	607a      	str	r2, [r7, #4]
 800049c:	807b      	strh	r3, [r7, #2]
	flush_buff(rx_buff);
 800049e:	68b8      	ldr	r0, [r7, #8]
 80004a0:	f7ff fe84 	bl	80001ac <flush_buff>
	strcpy(tx_buff, "AT+");
 80004a4:	4b32      	ldr	r3, [pc, #200]	@ (8000570 <at_write_blocking+0xe0>)
 80004a6:	4a33      	ldr	r2, [pc, #204]	@ (8000574 <at_write_blocking+0xe4>)
 80004a8:	601a      	str	r2, [r3, #0]
	strcat(tx_buff,cmd);
 80004aa:	6879      	ldr	r1, [r7, #4]
 80004ac:	4830      	ldr	r0, [pc, #192]	@ (8000570 <at_write_blocking+0xe0>)
 80004ae:	f006 fdc5 	bl	800703c <strcat>
	strcat(tx_buff, "=");
 80004b2:	482f      	ldr	r0, [pc, #188]	@ (8000570 <at_write_blocking+0xe0>)
 80004b4:	f7ff fe4a 	bl	800014c <strlen>
 80004b8:	4603      	mov	r3, r0
 80004ba:	461a      	mov	r2, r3
 80004bc:	4b2c      	ldr	r3, [pc, #176]	@ (8000570 <at_write_blocking+0xe0>)
 80004be:	4413      	add	r3, r2
 80004c0:	492d      	ldr	r1, [pc, #180]	@ (8000578 <at_write_blocking+0xe8>)
 80004c2:	461a      	mov	r2, r3
 80004c4:	460b      	mov	r3, r1
 80004c6:	881b      	ldrh	r3, [r3, #0]
 80004c8:	8013      	strh	r3, [r2, #0]
	va_list args;
	va_start(args,argc);
 80004ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80004ce:	617b      	str	r3, [r7, #20]
	for(int i=0;i<argc;i++){
 80004d0:	2300      	movs	r3, #0
 80004d2:	61fb      	str	r3, [r7, #28]
 80004d4:	e00a      	b.n	80004ec <at_write_blocking+0x5c>
		strcat(tx_buff, (va_arg(args, char*)));
 80004d6:	697b      	ldr	r3, [r7, #20]
 80004d8:	1d1a      	adds	r2, r3, #4
 80004da:	617a      	str	r2, [r7, #20]
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	4619      	mov	r1, r3
 80004e0:	4823      	ldr	r0, [pc, #140]	@ (8000570 <at_write_blocking+0xe0>)
 80004e2:	f006 fdab 	bl	800703c <strcat>
	for(int i=0;i<argc;i++){
 80004e6:	69fb      	ldr	r3, [r7, #28]
 80004e8:	3301      	adds	r3, #1
 80004ea:	61fb      	str	r3, [r7, #28]
 80004ec:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80004f0:	69fa      	ldr	r2, [r7, #28]
 80004f2:	429a      	cmp	r2, r3
 80004f4:	dbef      	blt.n	80004d6 <at_write_blocking+0x46>
	}
	strcat(tx_buff, "\r\n");
 80004f6:	481e      	ldr	r0, [pc, #120]	@ (8000570 <at_write_blocking+0xe0>)
 80004f8:	f7ff fe28 	bl	800014c <strlen>
 80004fc:	4603      	mov	r3, r0
 80004fe:	461a      	mov	r2, r3
 8000500:	4b1b      	ldr	r3, [pc, #108]	@ (8000570 <at_write_blocking+0xe0>)
 8000502:	4413      	add	r3, r2
 8000504:	4a1d      	ldr	r2, [pc, #116]	@ (800057c <at_write_blocking+0xec>)
 8000506:	8811      	ldrh	r1, [r2, #0]
 8000508:	7892      	ldrb	r2, [r2, #2]
 800050a:	8019      	strh	r1, [r3, #0]
 800050c:	709a      	strb	r2, [r3, #2]
	va_end(args);

	uint8_t tx_size = strlen(tx_buff) + 1;
 800050e:	4818      	ldr	r0, [pc, #96]	@ (8000570 <at_write_blocking+0xe0>)
 8000510:	f7ff fe1c 	bl	800014c <strlen>
 8000514:	4603      	mov	r3, r0
 8000516:	b2db      	uxtb	r3, r3
 8000518:	3301      	adds	r3, #1
 800051a:	76fb      	strb	r3, [r7, #27]

	HAL_UART_Transmit_IT(pHuart, tx_buff, tx_size);
 800051c:	7efb      	ldrb	r3, [r7, #27]
 800051e:	b29b      	uxth	r3, r3
 8000520:	461a      	mov	r2, r3
 8000522:	4913      	ldr	r1, [pc, #76]	@ (8000570 <at_write_blocking+0xe0>)
 8000524:	68f8      	ldr	r0, [r7, #12]
 8000526:	f005 fcc0 	bl	8005eaa <HAL_UART_Transmit_IT>
	HAL_UART_Receive(pHuart, rx_buff, AT_RX_BUFF_SIZE, timeout);
 800052a:	887b      	ldrh	r3, [r7, #2]
 800052c:	2232      	movs	r2, #50	@ 0x32
 800052e:	68b9      	ldr	r1, [r7, #8]
 8000530:	68f8      	ldr	r0, [r7, #12]
 8000532:	f005 fc28 	bl	8005d86 <HAL_UART_Receive>
	if(_at_response_error_check(rx_buff)){
 8000536:	68b8      	ldr	r0, [r7, #8]
 8000538:	f7ff fe10 	bl	800015c <_at_response_error_check>
 800053c:	4603      	mov	r3, r0
 800053e:	2b00      	cmp	r3, #0
 8000540:	d011      	beq.n	8000566 <at_write_blocking+0xd6>
		if(find_substr(rx_buff, AT_OK)){
 8000542:	490f      	ldr	r1, [pc, #60]	@ (8000580 <at_write_blocking+0xf0>)
 8000544:	68b8      	ldr	r0, [r7, #8]
 8000546:	f7ff fe1d 	bl	8000184 <find_substr>
 800054a:	4603      	mov	r3, r0
 800054c:	2b00      	cmp	r3, #0
 800054e:	d001      	beq.n	8000554 <at_write_blocking+0xc4>
			return AT_STATE_OK;
 8000550:	2301      	movs	r3, #1
 8000552:	e009      	b.n	8000568 <at_write_blocking+0xd8>
		}
		if(find_substr(rx_buff, ">")){
 8000554:	490b      	ldr	r1, [pc, #44]	@ (8000584 <at_write_blocking+0xf4>)
 8000556:	68b8      	ldr	r0, [r7, #8]
 8000558:	f7ff fe14 	bl	8000184 <find_substr>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <at_write_blocking+0xd6>
			return AT_STATE_ENTER_INPUT;
 8000562:	2302      	movs	r3, #2
 8000564:	e000      	b.n	8000568 <at_write_blocking+0xd8>
	}
	else{

	}

	return AT_STATE_ERROR;
 8000566:	2300      	movs	r3, #0

}
 8000568:	4618      	mov	r0, r3
 800056a:	3720      	adds	r7, #32
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	200002b0 	.word	0x200002b0
 8000574:	002b5441 	.word	0x002b5441
 8000578:	080079bc 	.word	0x080079bc
 800057c:	080079c0 	.word	0x080079c0
 8000580:	080079c4 	.word	0x080079c4
 8000584:	080079cc 	.word	0x080079cc

08000588 <at_execute_blocking>:





at_state_t at_execute_blocking(UART_HandleTypeDef* pHuart, char* rx_buff, char* cmd, uint16_t timeout){
 8000588:	b580      	push	{r7, lr}
 800058a:	b086      	sub	sp, #24
 800058c:	af00      	add	r7, sp, #0
 800058e:	60f8      	str	r0, [r7, #12]
 8000590:	60b9      	str	r1, [r7, #8]
 8000592:	607a      	str	r2, [r7, #4]
 8000594:	807b      	strh	r3, [r7, #2]
	flush_buff(rx_buff);
 8000596:	68b8      	ldr	r0, [r7, #8]
 8000598:	f7ff fe08 	bl	80001ac <flush_buff>
	if(strlen(cmd) > 0){
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d003      	beq.n	80005ac <at_execute_blocking+0x24>
		strcpy(tx_buff, "AT+");
 80005a4:	4b21      	ldr	r3, [pc, #132]	@ (800062c <at_execute_blocking+0xa4>)
 80005a6:	4a22      	ldr	r2, [pc, #136]	@ (8000630 <at_execute_blocking+0xa8>)
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	e007      	b.n	80005bc <at_execute_blocking+0x34>
	}
	else{
		strcpy(tx_buff, "AT");
 80005ac:	4b1f      	ldr	r3, [pc, #124]	@ (800062c <at_execute_blocking+0xa4>)
 80005ae:	4a21      	ldr	r2, [pc, #132]	@ (8000634 <at_execute_blocking+0xac>)
 80005b0:	6812      	ldr	r2, [r2, #0]
 80005b2:	4611      	mov	r1, r2
 80005b4:	8019      	strh	r1, [r3, #0]
 80005b6:	3302      	adds	r3, #2
 80005b8:	0c12      	lsrs	r2, r2, #16
 80005ba:	701a      	strb	r2, [r3, #0]
	}
	strcat(tx_buff,cmd);
 80005bc:	6879      	ldr	r1, [r7, #4]
 80005be:	481b      	ldr	r0, [pc, #108]	@ (800062c <at_execute_blocking+0xa4>)
 80005c0:	f006 fd3c 	bl	800703c <strcat>
	strcat(tx_buff, "\r\n");
 80005c4:	4819      	ldr	r0, [pc, #100]	@ (800062c <at_execute_blocking+0xa4>)
 80005c6:	f7ff fdc1 	bl	800014c <strlen>
 80005ca:	4603      	mov	r3, r0
 80005cc:	461a      	mov	r2, r3
 80005ce:	4b17      	ldr	r3, [pc, #92]	@ (800062c <at_execute_blocking+0xa4>)
 80005d0:	4413      	add	r3, r2
 80005d2:	4a19      	ldr	r2, [pc, #100]	@ (8000638 <at_execute_blocking+0xb0>)
 80005d4:	8811      	ldrh	r1, [r2, #0]
 80005d6:	7892      	ldrb	r2, [r2, #2]
 80005d8:	8019      	strh	r1, [r3, #0]
 80005da:	709a      	strb	r2, [r3, #2]
	uint8_t tx_size = strlen(tx_buff) + 1;
 80005dc:	4813      	ldr	r0, [pc, #76]	@ (800062c <at_execute_blocking+0xa4>)
 80005de:	f7ff fdb5 	bl	800014c <strlen>
 80005e2:	4603      	mov	r3, r0
 80005e4:	b2db      	uxtb	r3, r3
 80005e6:	3301      	adds	r3, #1
 80005e8:	75fb      	strb	r3, [r7, #23]
	HAL_UART_Transmit_IT(pHuart, tx_buff, tx_size);
 80005ea:	7dfb      	ldrb	r3, [r7, #23]
 80005ec:	b29b      	uxth	r3, r3
 80005ee:	461a      	mov	r2, r3
 80005f0:	490e      	ldr	r1, [pc, #56]	@ (800062c <at_execute_blocking+0xa4>)
 80005f2:	68f8      	ldr	r0, [r7, #12]
 80005f4:	f005 fc59 	bl	8005eaa <HAL_UART_Transmit_IT>
	HAL_UART_Receive(pHuart, rx_buff, AT_RX_BUFF_SIZE, timeout);
 80005f8:	887b      	ldrh	r3, [r7, #2]
 80005fa:	2232      	movs	r2, #50	@ 0x32
 80005fc:	68b9      	ldr	r1, [r7, #8]
 80005fe:	68f8      	ldr	r0, [r7, #12]
 8000600:	f005 fbc1 	bl	8005d86 <HAL_UART_Receive>
	if(_at_response_error_check(rx_buff)){
 8000604:	68b8      	ldr	r0, [r7, #8]
 8000606:	f7ff fda9 	bl	800015c <_at_response_error_check>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d008      	beq.n	8000622 <at_execute_blocking+0x9a>
		if(find_substr(rx_buff, AT_OK)){
 8000610:	490a      	ldr	r1, [pc, #40]	@ (800063c <at_execute_blocking+0xb4>)
 8000612:	68b8      	ldr	r0, [r7, #8]
 8000614:	f7ff fdb6 	bl	8000184 <find_substr>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <at_execute_blocking+0x9a>
			return AT_STATE_OK;
 800061e:	2301      	movs	r3, #1
 8000620:	e000      	b.n	8000624 <at_execute_blocking+0x9c>
		}
	}
	return AT_STATE_ERROR;
 8000622:	2300      	movs	r3, #0

}
 8000624:	4618      	mov	r0, r3
 8000626:	3718      	adds	r7, #24
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	200002b0 	.word	0x200002b0
 8000630:	002b5441 	.word	0x002b5441
 8000634:	080079c8 	.word	0x080079c8
 8000638:	080079c0 	.word	0x080079c0
 800063c:	080079c4 	.word	0x080079c4

08000640 <CRC16>:


#include "crc16.h"

uint16_t CRC16(uint8_t *puchMsg, unsigned short usDataLen ) /* quantity of bytes in message */
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
 8000648:	460b      	mov	r3, r1
 800064a:	807b      	strh	r3, [r7, #2]
	uint8_t uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 800064c:	23ff      	movs	r3, #255	@ 0xff
 800064e:	73fb      	strb	r3, [r7, #15]
	uint8_t uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8000650:	23ff      	movs	r3, #255	@ 0xff
 8000652:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--){
 8000654:	e013      	b.n	800067e <CRC16+0x3e>
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	1c5a      	adds	r2, r3, #1
 800065a:	607a      	str	r2, [r7, #4]
 800065c:	781a      	ldrb	r2, [r3, #0]
 800065e:	7bbb      	ldrb	r3, [r7, #14]
 8000660:	4053      	eors	r3, r2
 8000662:	b2db      	uxtb	r3, r3
 8000664:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8000666:	4a0f      	ldr	r2, [pc, #60]	@ (80006a4 <CRC16+0x64>)
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	4413      	add	r3, r2
 800066c:	781a      	ldrb	r2, [r3, #0]
 800066e:	7bfb      	ldrb	r3, [r7, #15]
 8000670:	4053      	eors	r3, r2
 8000672:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex];
 8000674:	4a0c      	ldr	r2, [pc, #48]	@ (80006a8 <CRC16+0x68>)
 8000676:	68bb      	ldr	r3, [r7, #8]
 8000678:	4413      	add	r3, r2
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--){
 800067e:	887b      	ldrh	r3, [r7, #2]
 8000680:	1e5a      	subs	r2, r3, #1
 8000682:	807a      	strh	r2, [r7, #2]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d1e6      	bne.n	8000656 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8000688:	7bfb      	ldrb	r3, [r7, #15]
 800068a:	021b      	lsls	r3, r3, #8
 800068c:	b21a      	sxth	r2, r3
 800068e:	7bbb      	ldrb	r3, [r7, #14]
 8000690:	b21b      	sxth	r3, r3
 8000692:	4313      	orrs	r3, r2
 8000694:	b21b      	sxth	r3, r3
 8000696:	b29b      	uxth	r3, r3
}
 8000698:	4618      	mov	r0, r3
 800069a:	3714      	adds	r7, #20
 800069c:	46bd      	mov	sp, r7
 800069e:	bc80      	pop	{r7}
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	20000000 	.word	0x20000000
 80006a8:	20000100 	.word	0x20000100

080006ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006b2:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <MX_DMA_Init+0x38>)
 80006b4:	695b      	ldr	r3, [r3, #20]
 80006b6:	4a0b      	ldr	r2, [pc, #44]	@ (80006e4 <MX_DMA_Init+0x38>)
 80006b8:	f043 0301 	orr.w	r3, r3, #1
 80006bc:	6153      	str	r3, [r2, #20]
 80006be:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <MX_DMA_Init+0x38>)
 80006c0:	695b      	ldr	r3, [r3, #20]
 80006c2:	f003 0301 	and.w	r3, r3, #1
 80006c6:	607b      	str	r3, [r7, #4]
 80006c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 2, 2);
 80006ca:	2202      	movs	r2, #2
 80006cc:	2102      	movs	r1, #2
 80006ce:	2010      	movs	r0, #16
 80006d0:	f001 ff26 	bl	8002520 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80006d4:	2010      	movs	r0, #16
 80006d6:	f001 ff4f 	bl	8002578 <HAL_NVIC_EnableIRQ>

}
 80006da:	bf00      	nop
 80006dc:	3708      	adds	r7, #8
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	40021000 	.word	0x40021000

080006e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b088      	sub	sp, #32
 80006ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ee:	f107 0310 	add.w	r3, r7, #16
 80006f2:	2200      	movs	r2, #0
 80006f4:	601a      	str	r2, [r3, #0]
 80006f6:	605a      	str	r2, [r3, #4]
 80006f8:	609a      	str	r2, [r3, #8]
 80006fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006fc:	4b29      	ldr	r3, [pc, #164]	@ (80007a4 <MX_GPIO_Init+0xbc>)
 80006fe:	699b      	ldr	r3, [r3, #24]
 8000700:	4a28      	ldr	r2, [pc, #160]	@ (80007a4 <MX_GPIO_Init+0xbc>)
 8000702:	f043 0310 	orr.w	r3, r3, #16
 8000706:	6193      	str	r3, [r2, #24]
 8000708:	4b26      	ldr	r3, [pc, #152]	@ (80007a4 <MX_GPIO_Init+0xbc>)
 800070a:	699b      	ldr	r3, [r3, #24]
 800070c:	f003 0310 	and.w	r3, r3, #16
 8000710:	60fb      	str	r3, [r7, #12]
 8000712:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000714:	4b23      	ldr	r3, [pc, #140]	@ (80007a4 <MX_GPIO_Init+0xbc>)
 8000716:	699b      	ldr	r3, [r3, #24]
 8000718:	4a22      	ldr	r2, [pc, #136]	@ (80007a4 <MX_GPIO_Init+0xbc>)
 800071a:	f043 0320 	orr.w	r3, r3, #32
 800071e:	6193      	str	r3, [r2, #24]
 8000720:	4b20      	ldr	r3, [pc, #128]	@ (80007a4 <MX_GPIO_Init+0xbc>)
 8000722:	699b      	ldr	r3, [r3, #24]
 8000724:	f003 0320 	and.w	r3, r3, #32
 8000728:	60bb      	str	r3, [r7, #8]
 800072a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800072c:	4b1d      	ldr	r3, [pc, #116]	@ (80007a4 <MX_GPIO_Init+0xbc>)
 800072e:	699b      	ldr	r3, [r3, #24]
 8000730:	4a1c      	ldr	r2, [pc, #112]	@ (80007a4 <MX_GPIO_Init+0xbc>)
 8000732:	f043 0304 	orr.w	r3, r3, #4
 8000736:	6193      	str	r3, [r2, #24]
 8000738:	4b1a      	ldr	r3, [pc, #104]	@ (80007a4 <MX_GPIO_Init+0xbc>)
 800073a:	699b      	ldr	r3, [r3, #24]
 800073c:	f003 0304 	and.w	r3, r3, #4
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000744:	4b17      	ldr	r3, [pc, #92]	@ (80007a4 <MX_GPIO_Init+0xbc>)
 8000746:	699b      	ldr	r3, [r3, #24]
 8000748:	4a16      	ldr	r2, [pc, #88]	@ (80007a4 <MX_GPIO_Init+0xbc>)
 800074a:	f043 0308 	orr.w	r3, r3, #8
 800074e:	6193      	str	r3, [r2, #24]
 8000750:	4b14      	ldr	r3, [pc, #80]	@ (80007a4 <MX_GPIO_Init+0xbc>)
 8000752:	699b      	ldr	r3, [r3, #24]
 8000754:	f003 0308 	and.w	r3, r3, #8
 8000758:	603b      	str	r3, [r7, #0]
 800075a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800075c:	2200      	movs	r2, #0
 800075e:	2102      	movs	r1, #2
 8000760:	4811      	ldr	r0, [pc, #68]	@ (80007a8 <MX_GPIO_Init+0xc0>)
 8000762:	f002 fcf1 	bl	8003148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000766:	2302      	movs	r3, #2
 8000768:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800076a:	2301      	movs	r3, #1
 800076c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076e:	2300      	movs	r3, #0
 8000770:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000772:	2302      	movs	r3, #2
 8000774:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000776:	f107 0310 	add.w	r3, r7, #16
 800077a:	4619      	mov	r1, r3
 800077c:	480a      	ldr	r0, [pc, #40]	@ (80007a8 <MX_GPIO_Init+0xc0>)
 800077e:	f002 fa75 	bl	8002c6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000782:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000786:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000788:	4b08      	ldr	r3, [pc, #32]	@ (80007ac <MX_GPIO_Init+0xc4>)
 800078a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800078c:	2301      	movs	r3, #1
 800078e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000790:	f107 0310 	add.w	r3, r7, #16
 8000794:	4619      	mov	r1, r3
 8000796:	4806      	ldr	r0, [pc, #24]	@ (80007b0 <MX_GPIO_Init+0xc8>)
 8000798:	f002 fa68 	bl	8002c6c <HAL_GPIO_Init>

}
 800079c:	bf00      	nop
 800079e:	3720      	adds	r7, #32
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40021000 	.word	0x40021000
 80007a8:	40010800 	.word	0x40010800
 80007ac:	10210000 	.word	0x10210000
 80007b0:	40010c00 	.word	0x40010c00

080007b4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007b8:	4b12      	ldr	r3, [pc, #72]	@ (8000804 <MX_I2C1_Init+0x50>)
 80007ba:	4a13      	ldr	r2, [pc, #76]	@ (8000808 <MX_I2C1_Init+0x54>)
 80007bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007be:	4b11      	ldr	r3, [pc, #68]	@ (8000804 <MX_I2C1_Init+0x50>)
 80007c0:	4a12      	ldr	r2, [pc, #72]	@ (800080c <MX_I2C1_Init+0x58>)
 80007c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000804 <MX_I2C1_Init+0x50>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000804 <MX_I2C1_Init+0x50>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000804 <MX_I2C1_Init+0x50>)
 80007d2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000804 <MX_I2C1_Init+0x50>)
 80007da:	2200      	movs	r2, #0
 80007dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007de:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <MX_I2C1_Init+0x50>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007e4:	4b07      	ldr	r3, [pc, #28]	@ (8000804 <MX_I2C1_Init+0x50>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007ea:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <MX_I2C1_Init+0x50>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007f0:	4804      	ldr	r0, [pc, #16]	@ (8000804 <MX_I2C1_Init+0x50>)
 80007f2:	f002 fd0f 	bl	8003214 <HAL_I2C_Init>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007fc:	f000 fad8 	bl	8000db0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000800:	bf00      	nop
 8000802:	bd80      	pop	{r7, pc}
 8000804:	200002e4 	.word	0x200002e4
 8000808:	40005400 	.word	0x40005400
 800080c:	000186a0 	.word	0x000186a0

08000810 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b088      	sub	sp, #32
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000818:	f107 0310 	add.w	r3, r7, #16
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4a15      	ldr	r2, [pc, #84]	@ (8000880 <HAL_I2C_MspInit+0x70>)
 800082c:	4293      	cmp	r3, r2
 800082e:	d123      	bne.n	8000878 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000830:	4b14      	ldr	r3, [pc, #80]	@ (8000884 <HAL_I2C_MspInit+0x74>)
 8000832:	699b      	ldr	r3, [r3, #24]
 8000834:	4a13      	ldr	r2, [pc, #76]	@ (8000884 <HAL_I2C_MspInit+0x74>)
 8000836:	f043 0308 	orr.w	r3, r3, #8
 800083a:	6193      	str	r3, [r2, #24]
 800083c:	4b11      	ldr	r3, [pc, #68]	@ (8000884 <HAL_I2C_MspInit+0x74>)
 800083e:	699b      	ldr	r3, [r3, #24]
 8000840:	f003 0308 	and.w	r3, r3, #8
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000848:	23c0      	movs	r3, #192	@ 0xc0
 800084a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800084c:	2312      	movs	r3, #18
 800084e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000850:	2303      	movs	r3, #3
 8000852:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000854:	f107 0310 	add.w	r3, r7, #16
 8000858:	4619      	mov	r1, r3
 800085a:	480b      	ldr	r0, [pc, #44]	@ (8000888 <HAL_I2C_MspInit+0x78>)
 800085c:	f002 fa06 	bl	8002c6c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000860:	4b08      	ldr	r3, [pc, #32]	@ (8000884 <HAL_I2C_MspInit+0x74>)
 8000862:	69db      	ldr	r3, [r3, #28]
 8000864:	4a07      	ldr	r2, [pc, #28]	@ (8000884 <HAL_I2C_MspInit+0x74>)
 8000866:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800086a:	61d3      	str	r3, [r2, #28]
 800086c:	4b05      	ldr	r3, [pc, #20]	@ (8000884 <HAL_I2C_MspInit+0x74>)
 800086e:	69db      	ldr	r3, [r3, #28]
 8000870:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000874:	60bb      	str	r3, [r7, #8]
 8000876:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000878:	bf00      	nop
 800087a:	3720      	adds	r7, #32
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	40005400 	.word	0x40005400
 8000884:	40021000 	.word	0x40021000
 8000888:	40010c00 	.word	0x40010c00

0800088c <HAL_RTC_AlarmAEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
	rtc_set_alarm_seconds_it(hrtc, REPEAT_DELAY);
 8000894:	210a      	movs	r1, #10
 8000896:	6878      	ldr	r0, [r7, #4]
 8000898:	f000 fdde 	bl	8001458 <rtc_set_alarm_seconds_it>
	repeative_task();
 800089c:	f000 f998 	bl	8000bd0 <repeative_task>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 80008a0:	2102      	movs	r1, #2
 80008a2:	4803      	ldr	r0, [pc, #12]	@ (80008b0 <HAL_RTC_AlarmAEventCallback+0x24>)
 80008a4:	f002 fc7c 	bl	80031a0 <HAL_GPIO_TogglePin>

}
 80008a8:	bf00      	nop
 80008aa:	3708      	adds	r7, #8
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	40010800 	.word	0x40010800

080008b4 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	4603      	mov	r3, r0
 80008bc:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_12){
 80008be:	88fb      	ldrh	r3, [r7, #6]
 80008c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80008c4:	d109      	bne.n	80008da <HAL_GPIO_EXTI_Callback+0x26>
		if(sim_reboot(&sim)){
 80008c6:	4807      	ldr	r0, [pc, #28]	@ (80008e4 <HAL_GPIO_EXTI_Callback+0x30>)
 80008c8:	f000 fe96 	bl	80015f8 <sim_reboot>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d003      	beq.n	80008da <HAL_GPIO_EXTI_Callback+0x26>
			oled_printl(&oled, "sim reboot");
 80008d2:	4905      	ldr	r1, [pc, #20]	@ (80008e8 <HAL_GPIO_EXTI_Callback+0x34>)
 80008d4:	4805      	ldr	r0, [pc, #20]	@ (80008ec <HAL_GPIO_EXTI_Callback+0x38>)
 80008d6:	f000 fcc9 	bl	800126c <oled_printl>
		}
	}

}
 80008da:	bf00      	nop
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	20000338 	.word	0x20000338
 80008e8:	080079d0 	.word	0x080079d0
 80008ec:	2000034c 	.word	0x2000034c

080008f0 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == PHUART_MODBUS->Instance){
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681a      	ldr	r2, [r3, #0]
 80008fc:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <HAL_UART_TxCpltCallback+0x28>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	429a      	cmp	r2, r3
 8000904:	d103      	bne.n	800090e <HAL_UART_TxCpltCallback+0x1e>
		oled_printl(&oled, "modbus req sent");
 8000906:	4905      	ldr	r1, [pc, #20]	@ (800091c <HAL_UART_TxCpltCallback+0x2c>)
 8000908:	4805      	ldr	r0, [pc, #20]	@ (8000920 <HAL_UART_TxCpltCallback+0x30>)
 800090a:	f000 fcaf 	bl	800126c <oled_printl>
	}

}
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	2000020c 	.word	0x2000020c
 800091c:	080079dc 	.word	0x080079dc
 8000920:	2000034c 	.word	0x2000034c

08000924 <HAL_UART_RxCpltCallback>:




void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == PHUART_MODBUS->Instance){

	}
}
 800092c:	bf00      	nop
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	bc80      	pop	{r7}
 8000934:	4770      	bx	lr
	...

08000938 <HAL_UARTEx_RxEventCallback>:





void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8000938:	b580      	push	{r7, lr}
 800093a:	b08a      	sub	sp, #40	@ 0x28
 800093c:	af02      	add	r7, sp, #8
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	460b      	mov	r3, r1
 8000942:	807b      	strh	r3, [r7, #2]
	oled_printl(&oled, "rx event");
 8000944:	492e      	ldr	r1, [pc, #184]	@ (8000a00 <HAL_UARTEx_RxEventCallback+0xc8>)
 8000946:	482f      	ldr	r0, [pc, #188]	@ (8000a04 <HAL_UARTEx_RxEventCallback+0xcc>)
 8000948:	f000 fc90 	bl	800126c <oled_printl>
	if(huart->Instance == PHUART_MODBUS->Instance){
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681a      	ldr	r2, [r3, #0]
 8000950:	4b2d      	ldr	r3, [pc, #180]	@ (8000a08 <HAL_UARTEx_RxEventCallback+0xd0>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	429a      	cmp	r2, r3
 8000958:	d14e      	bne.n	80009f8 <HAL_UARTEx_RxEventCallback+0xc0>
		oled_printl(&oled, "modbus response");
 800095a:	492c      	ldr	r1, [pc, #176]	@ (8000a0c <HAL_UARTEx_RxEventCallback+0xd4>)
 800095c:	4829      	ldr	r0, [pc, #164]	@ (8000a04 <HAL_UARTEx_RxEventCallback+0xcc>)
 800095e:	f000 fc85 	bl	800126c <oled_printl>
		MODBUS_MASTER_res normal_res = {0};
 8000962:	f107 0310 	add.w	r3, r7, #16
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	605a      	str	r2, [r3, #4]
 800096c:	609a      	str	r2, [r3, #8]
		MODBUS_MASTER_exception exception = {0};
 800096e:	f107 0308 	add.w	r3, r7, #8
 8000972:	2200      	movs	r2, #0
 8000974:	601a      	str	r2, [r3, #0]
 8000976:	809a      	strh	r2, [r3, #4]

		if(MODBUS_MASTER_response_handler(&master, MODBUS_SLAVE_ADDR, &normal_res, &exception) == MODBUS_RES_OK){
 8000978:	f107 0308 	add.w	r3, r7, #8
 800097c:	f107 0210 	add.w	r2, r7, #16
 8000980:	2139      	movs	r1, #57	@ 0x39
 8000982:	4823      	ldr	r0, [pc, #140]	@ (8000a10 <HAL_UARTEx_RxEventCallback+0xd8>)
 8000984:	f000 fa9a 	bl	8000ebc <MODBUS_MASTER_response_handler>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d11a      	bne.n	80009c4 <HAL_UARTEx_RxEventCallback+0x8c>
			uint8_t* register_data = normal_res.register_data;
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	61fb      	str	r3, [r7, #28]
			if(!register_data){
 8000992:	69fb      	ldr	r3, [r7, #28]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d104      	bne.n	80009a2 <HAL_UARTEx_RxEventCallback+0x6a>
				oled_printl(&oled, "register NULL");
 8000998:	491e      	ldr	r1, [pc, #120]	@ (8000a14 <HAL_UARTEx_RxEventCallback+0xdc>)
 800099a:	481a      	ldr	r0, [pc, #104]	@ (8000a04 <HAL_UARTEx_RxEventCallback+0xcc>)
 800099c:	f000 fc66 	bl	800126c <oled_printl>
 80009a0:	e003      	b.n	80009aa <HAL_UARTEx_RxEventCallback+0x72>
			}
			else{
				oled_printl(&oled, "MODBUS_RES_OK");
 80009a2:	491d      	ldr	r1, [pc, #116]	@ (8000a18 <HAL_UARTEx_RxEventCallback+0xe0>)
 80009a4:	4817      	ldr	r0, [pc, #92]	@ (8000a04 <HAL_UARTEx_RxEventCallback+0xcc>)
 80009a6:	f000 fc61 	bl	800126c <oled_printl>
			}
//			sprintf(mqtt_payload_buff, "0x%X", (uint16_t)((register_data[0]<<8) | register_data[1]));
			// now publish the data
			mqtt_publish_string(&mqtt_conn, "0", "0", "stm32", "test");
 80009aa:	4b1c      	ldr	r3, [pc, #112]	@ (8000a1c <HAL_UARTEx_RxEventCallback+0xe4>)
 80009ac:	9300      	str	r3, [sp, #0]
 80009ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000a20 <HAL_UARTEx_RxEventCallback+0xe8>)
 80009b0:	4a1c      	ldr	r2, [pc, #112]	@ (8000a24 <HAL_UARTEx_RxEventCallback+0xec>)
 80009b2:	491c      	ldr	r1, [pc, #112]	@ (8000a24 <HAL_UARTEx_RxEventCallback+0xec>)
 80009b4:	481c      	ldr	r0, [pc, #112]	@ (8000a28 <HAL_UARTEx_RxEventCallback+0xf0>)
 80009b6:	f000 fbaf 	bl	8001118 <mqtt_publish_string>
			oled_printl(&oled, "published");
 80009ba:	491c      	ldr	r1, [pc, #112]	@ (8000a2c <HAL_UARTEx_RxEventCallback+0xf4>)
 80009bc:	4811      	ldr	r0, [pc, #68]	@ (8000a04 <HAL_UARTEx_RxEventCallback+0xcc>)
 80009be:	f000 fc55 	bl	800126c <oled_printl>


	}


}
 80009c2:	e019      	b.n	80009f8 <HAL_UARTEx_RxEventCallback+0xc0>
		else if(MODBUS_MASTER_response_handler(&master, MODBUS_SLAVE_ADDR, &normal_res, &exception) == MODBUS_RES_EXCEPTION){
 80009c4:	f107 0308 	add.w	r3, r7, #8
 80009c8:	f107 0210 	add.w	r2, r7, #16
 80009cc:	2139      	movs	r1, #57	@ 0x39
 80009ce:	4810      	ldr	r0, [pc, #64]	@ (8000a10 <HAL_UARTEx_RxEventCallback+0xd8>)
 80009d0:	f000 fa74 	bl	8000ebc <MODBUS_MASTER_response_handler>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	d10a      	bne.n	80009f0 <HAL_UARTEx_RxEventCallback+0xb8>
			oled_printl(&oled, "MODBUS_RES_EXCEPTION");
 80009da:	4915      	ldr	r1, [pc, #84]	@ (8000a30 <HAL_UARTEx_RxEventCallback+0xf8>)
 80009dc:	4809      	ldr	r0, [pc, #36]	@ (8000a04 <HAL_UARTEx_RxEventCallback+0xcc>)
 80009de:	f000 fc45 	bl	800126c <oled_printl>
			sprintf(oled_buff, "exception 0x%X", (uint16_t) exception.exception_code);
 80009e2:	7abb      	ldrb	r3, [r7, #10]
 80009e4:	461a      	mov	r2, r3
 80009e6:	4913      	ldr	r1, [pc, #76]	@ (8000a34 <HAL_UARTEx_RxEventCallback+0xfc>)
 80009e8:	4813      	ldr	r0, [pc, #76]	@ (8000a38 <HAL_UARTEx_RxEventCallback+0x100>)
 80009ea:	f006 faff 	bl	8006fec <siprintf>
}
 80009ee:	e003      	b.n	80009f8 <HAL_UARTEx_RxEventCallback+0xc0>
			oled_printl(&oled, "UNKNOWN RESPONSE!");
 80009f0:	4912      	ldr	r1, [pc, #72]	@ (8000a3c <HAL_UARTEx_RxEventCallback+0x104>)
 80009f2:	4804      	ldr	r0, [pc, #16]	@ (8000a04 <HAL_UARTEx_RxEventCallback+0xcc>)
 80009f4:	f000 fc3a 	bl	800126c <oled_printl>
}
 80009f8:	bf00      	nop
 80009fa:	3720      	adds	r7, #32
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	080079ec 	.word	0x080079ec
 8000a04:	2000034c 	.word	0x2000034c
 8000a08:	2000020c 	.word	0x2000020c
 8000a0c:	080079f8 	.word	0x080079f8
 8000a10:	20000374 	.word	0x20000374
 8000a14:	08007a08 	.word	0x08007a08
 8000a18:	08007a18 	.word	0x08007a18
 8000a1c:	08007a34 	.word	0x08007a34
 8000a20:	08007a28 	.word	0x08007a28
 8000a24:	08007a30 	.word	0x08007a30
 8000a28:	20000354 	.word	0x20000354
 8000a2c:	08007a3c 	.word	0x08007a3c
 8000a30:	08007a48 	.word	0x08007a48
 8000a34:	08007a60 	.word	0x08007a60
 8000a38:	200003c8 	.word	0x200003c8
 8000a3c:	08007a70 	.word	0x08007a70

08000a40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a46:	f001 fbf9 	bl	800223c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a4a:	f000 f865 	bl	8000b18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a4e:	f7ff fe4b 	bl	80006e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a52:	f7ff fe2b 	bl	80006ac <MX_DMA_Init>
  MX_I2C1_Init();
 8000a56:	f7ff fead 	bl	80007b4 <MX_I2C1_Init>
  MX_RTC_Init();
 8000a5a:	f000 fc6f 	bl	800133c <MX_RTC_Init>
  MX_USART1_UART_Init();
 8000a5e:	f001 fab5 	bl	8001fcc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000a62:	f001 fadd 	bl	8002020 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  oled_init(&oled, &hi2c1);
 8000a66:	491b      	ldr	r1, [pc, #108]	@ (8000ad4 <main+0x94>)
 8000a68:	481b      	ldr	r0, [pc, #108]	@ (8000ad8 <main+0x98>)
 8000a6a:	f000 fc41 	bl	80012f0 <oled_init>
  sim_init(&sim, PHUART_SIM, "mtnirancell", "", "");
 8000a6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000adc <main+0x9c>)
 8000a70:	6819      	ldr	r1, [r3, #0]
 8000a72:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae0 <main+0xa0>)
 8000a74:	9300      	str	r3, [sp, #0]
 8000a76:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae0 <main+0xa0>)
 8000a78:	4a1a      	ldr	r2, [pc, #104]	@ (8000ae4 <main+0xa4>)
 8000a7a:	481b      	ldr	r0, [pc, #108]	@ (8000ae8 <main+0xa8>)
 8000a7c:	f000 fd3c 	bl	80014f8 <sim_init>
  mqtt_init(&mqtt_conn, &sim, "stm32", "185.165.30.166", "1883", "", "", MQTT_KEEPTIME);
 8000a80:	4b1a      	ldr	r3, [pc, #104]	@ (8000aec <main+0xac>)
 8000a82:	9303      	str	r3, [sp, #12]
 8000a84:	4b16      	ldr	r3, [pc, #88]	@ (8000ae0 <main+0xa0>)
 8000a86:	9302      	str	r3, [sp, #8]
 8000a88:	4b15      	ldr	r3, [pc, #84]	@ (8000ae0 <main+0xa0>)
 8000a8a:	9301      	str	r3, [sp, #4]
 8000a8c:	4b18      	ldr	r3, [pc, #96]	@ (8000af0 <main+0xb0>)
 8000a8e:	9300      	str	r3, [sp, #0]
 8000a90:	4b18      	ldr	r3, [pc, #96]	@ (8000af4 <main+0xb4>)
 8000a92:	4a19      	ldr	r2, [pc, #100]	@ (8000af8 <main+0xb8>)
 8000a94:	4914      	ldr	r1, [pc, #80]	@ (8000ae8 <main+0xa8>)
 8000a96:	4819      	ldr	r0, [pc, #100]	@ (8000afc <main+0xbc>)
 8000a98:	f000 fa90 	bl	8000fbc <mqtt_init>
  MODBUS_MASTER_init(&master, PHUART_MODBUS, modbus_tx_buff, modbus_rx_buff);
 8000a9c:	4b18      	ldr	r3, [pc, #96]	@ (8000b00 <main+0xc0>)
 8000a9e:	6819      	ldr	r1, [r3, #0]
 8000aa0:	4b18      	ldr	r3, [pc, #96]	@ (8000b04 <main+0xc4>)
 8000aa2:	4a19      	ldr	r2, [pc, #100]	@ (8000b08 <main+0xc8>)
 8000aa4:	4819      	ldr	r0, [pc, #100]	@ (8000b0c <main+0xcc>)
 8000aa6:	f000 f993 	bl	8000dd0 <MODBUS_MASTER_init>


setup:
  if(setup()){
 8000aaa:	f000 f89d 	bl	8000be8 <setup>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d006      	beq.n	8000ac2 <main+0x82>
	  repeative_task();
 8000ab4:	f000 f88c 	bl	8000bd0 <repeative_task>
	  rtc_set_alarm_seconds_it(&hrtc, REPEAT_DELAY);
 8000ab8:	210a      	movs	r1, #10
 8000aba:	4815      	ldr	r0, [pc, #84]	@ (8000b10 <main+0xd0>)
 8000abc:	f000 fccc 	bl	8001458 <rtc_set_alarm_seconds_it>
 8000ac0:	e007      	b.n	8000ad2 <main+0x92>
  }
  else{
	  oled_printl(&oled, "sim reboot");
 8000ac2:	4914      	ldr	r1, [pc, #80]	@ (8000b14 <main+0xd4>)
 8000ac4:	4804      	ldr	r0, [pc, #16]	@ (8000ad8 <main+0x98>)
 8000ac6:	f000 fbd1 	bl	800126c <oled_printl>
	  sim_reboot(&sim);
 8000aca:	4807      	ldr	r0, [pc, #28]	@ (8000ae8 <main+0xa8>)
 8000acc:	f000 fd94 	bl	80015f8 <sim_reboot>
	  goto setup;
 8000ad0:	e7eb      	b.n	8000aaa <main+0x6a>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ad2:	e7fe      	b.n	8000ad2 <main+0x92>
 8000ad4:	200002e4 	.word	0x200002e4
 8000ad8:	2000034c 	.word	0x2000034c
 8000adc:	20000208 	.word	0x20000208
 8000ae0:	08007a84 	.word	0x08007a84
 8000ae4:	08007a88 	.word	0x08007a88
 8000ae8:	20000338 	.word	0x20000338
 8000aec:	08007aa4 	.word	0x08007aa4
 8000af0:	08007aa8 	.word	0x08007aa8
 8000af4:	08007a94 	.word	0x08007a94
 8000af8:	08007a28 	.word	0x08007a28
 8000afc:	20000354 	.word	0x20000354
 8000b00:	2000020c 	.word	0x2000020c
 8000b04:	20000388 	.word	0x20000388
 8000b08:	20000380 	.word	0x20000380
 8000b0c:	20000374 	.word	0x20000374
 8000b10:	2000043c 	.word	0x2000043c
 8000b14:	080079d0 	.word	0x080079d0

08000b18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b094      	sub	sp, #80	@ 0x50
 8000b1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b1e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b22:	2228      	movs	r2, #40	@ 0x28
 8000b24:	2100      	movs	r1, #0
 8000b26:	4618      	mov	r0, r3
 8000b28:	f006 fa80 	bl	800702c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b2c:	f107 0314 	add.w	r3, r7, #20
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
 8000b38:	60da      	str	r2, [r3, #12]
 8000b3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b3c:	1d3b      	adds	r3, r7, #4
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	605a      	str	r2, [r3, #4]
 8000b44:	609a      	str	r2, [r3, #8]
 8000b46:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b4c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b52:	2300      	movs	r3, #0
 8000b54:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b56:	2301      	movs	r3, #1
 8000b58:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b62:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b64:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000b68:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b6a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f003 f892 	bl	8003c98 <HAL_RCC_OscConfig>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000b7a:	f000 f919 	bl	8000db0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b7e:	230f      	movs	r3, #15
 8000b80:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b82:	2302      	movs	r3, #2
 8000b84:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b86:	2300      	movs	r3, #0
 8000b88:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b8e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b90:	2300      	movs	r3, #0
 8000b92:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b94:	f107 0314 	add.w	r3, r7, #20
 8000b98:	2102      	movs	r1, #2
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f003 fbea 	bl	8004374 <HAL_RCC_ClockConfig>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000ba6:	f000 f903 	bl	8000db0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000baa:	2301      	movs	r3, #1
 8000bac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV128;
 8000bae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000bb2:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bb4:	1d3b      	adds	r3, r7, #4
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f003 fe10 	bl	80047dc <HAL_RCCEx_PeriphCLKConfig>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000bc2:	f000 f8f5 	bl	8000db0 <Error_Handler>
  }
}
 8000bc6:	bf00      	nop
 8000bc8:	3750      	adds	r7, #80	@ 0x50
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
	...

08000bd0 <repeative_task>:

/* USER CODE BEGIN 4 */


void repeative_task(){
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
	MODBUS_MASTER_read_coils(&master, MODBUS_SLAVE_ADDR, 0, 5);
 8000bd4:	2305      	movs	r3, #5
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2139      	movs	r1, #57	@ 0x39
 8000bda:	4802      	ldr	r0, [pc, #8]	@ (8000be4 <repeative_task+0x14>)
 8000bdc:	f000 f9d3 	bl	8000f86 <MODBUS_MASTER_read_coils>
}
 8000be0:	bf00      	nop
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000374 	.word	0x20000374

08000be8 <setup>:




bool setup(){
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
	  oled_printl(&oled, "Please wait");
 8000bee:	495f      	ldr	r1, [pc, #380]	@ (8000d6c <setup+0x184>)
 8000bf0:	485f      	ldr	r0, [pc, #380]	@ (8000d70 <setup+0x188>)
 8000bf2:	f000 fb3b 	bl	800126c <oled_printl>
	  HAL_Delay(15000);
 8000bf6:	f643 2098 	movw	r0, #15000	@ 0x3a98
 8000bfa:	f001 fb81 	bl	8002300 <HAL_Delay>
	  oled_printl(&oled, "sending AT..");
 8000bfe:	495d      	ldr	r1, [pc, #372]	@ (8000d74 <setup+0x18c>)
 8000c00:	485b      	ldr	r0, [pc, #364]	@ (8000d70 <setup+0x188>)
 8000c02:	f000 fb33 	bl	800126c <oled_printl>
	  if(sim_test_at(&sim)){
 8000c06:	485c      	ldr	r0, [pc, #368]	@ (8000d78 <setup+0x190>)
 8000c08:	f000 fcd4 	bl	80015b4 <sim_test_at>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d007      	beq.n	8000c22 <setup+0x3a>
		  oled_printl(&oled, "AT OK!");
 8000c12:	495a      	ldr	r1, [pc, #360]	@ (8000d7c <setup+0x194>)
 8000c14:	4856      	ldr	r0, [pc, #344]	@ (8000d70 <setup+0x188>)
 8000c16:	f000 fb29 	bl	800126c <oled_printl>
	  }
	  while(sim.state < SIM_STATE_AT_OK){
 8000c1a:	e002      	b.n	8000c22 <setup+0x3a>
		  sim_test_at(&sim);
 8000c1c:	4856      	ldr	r0, [pc, #344]	@ (8000d78 <setup+0x190>)
 8000c1e:	f000 fcc9 	bl	80015b4 <sim_test_at>
	  while(sim.state < SIM_STATE_AT_OK){
 8000c22:	4b55      	ldr	r3, [pc, #340]	@ (8000d78 <setup+0x190>)
 8000c24:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	dbf7      	blt.n	8000c1c <setup+0x34>
	  }
	  if(sim_report_error_enable(&sim)){
 8000c2c:	4852      	ldr	r0, [pc, #328]	@ (8000d78 <setup+0x190>)
 8000c2e:	f000 fd15 	bl	800165c <sim_report_error_enable>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d003      	beq.n	8000c40 <setup+0x58>
		  oled_printl(&oled, "+CMEE=2");
 8000c38:	4951      	ldr	r1, [pc, #324]	@ (8000d80 <setup+0x198>)
 8000c3a:	484d      	ldr	r0, [pc, #308]	@ (8000d70 <setup+0x188>)
 8000c3c:	f000 fb16 	bl	800126c <oled_printl>
	  }
	  while(sim.state < SIM_STATE_REPORT_ERROR_ENABLED){}
 8000c40:	bf00      	nop
 8000c42:	4b4d      	ldr	r3, [pc, #308]	@ (8000d78 <setup+0x190>)
 8000c44:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	ddfa      	ble.n	8000c42 <setup+0x5a>
	  if(sim_is_ready(&sim)){
 8000c4c:	484a      	ldr	r0, [pc, #296]	@ (8000d78 <setup+0x190>)
 8000c4e:	f000 fd2b 	bl	80016a8 <sim_is_ready>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d003      	beq.n	8000c60 <setup+0x78>
		  oled_printl(&oled, "ready");
 8000c58:	494a      	ldr	r1, [pc, #296]	@ (8000d84 <setup+0x19c>)
 8000c5a:	4845      	ldr	r0, [pc, #276]	@ (8000d70 <setup+0x188>)
 8000c5c:	f000 fb06 	bl	800126c <oled_printl>
	  }
	  while(sim.state < SIM_STATE_PIN_READY){}
 8000c60:	bf00      	nop
 8000c62:	4b45      	ldr	r3, [pc, #276]	@ (8000d78 <setup+0x190>)
 8000c64:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8000c68:	2b01      	cmp	r3, #1
 8000c6a:	ddfa      	ble.n	8000c62 <setup+0x7a>
	  if(sim_registered(&sim)){
 8000c6c:	4842      	ldr	r0, [pc, #264]	@ (8000d78 <setup+0x190>)
 8000c6e:	f000 fd6b 	bl	8001748 <sim_registered>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d003      	beq.n	8000c80 <setup+0x98>
		  oled_printl(&oled, "registered");
 8000c78:	4943      	ldr	r1, [pc, #268]	@ (8000d88 <setup+0x1a0>)
 8000c7a:	483d      	ldr	r0, [pc, #244]	@ (8000d70 <setup+0x188>)
 8000c7c:	f000 faf6 	bl	800126c <oled_printl>
	  }
	  while(sim.state < SIM_STATE_CREG_OK){}
 8000c80:	bf00      	nop
 8000c82:	4b3d      	ldr	r3, [pc, #244]	@ (8000d78 <setup+0x190>)
 8000c84:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8000c88:	2b03      	cmp	r3, #3
 8000c8a:	ddfa      	ble.n	8000c82 <setup+0x9a>
	  if(sim_gprs_registered(&sim)){
 8000c8c:	483a      	ldr	r0, [pc, #232]	@ (8000d78 <setup+0x190>)
 8000c8e:	f000 fd89 	bl	80017a4 <sim_gprs_registered>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d003      	beq.n	8000ca0 <setup+0xb8>
		  oled_printl(&oled, "gprs registered");
 8000c98:	493c      	ldr	r1, [pc, #240]	@ (8000d8c <setup+0x1a4>)
 8000c9a:	4835      	ldr	r0, [pc, #212]	@ (8000d70 <setup+0x188>)
 8000c9c:	f000 fae6 	bl	800126c <oled_printl>
	  }
	  while(sim.state < SIM_STATE_CGREG_OK){}
 8000ca0:	bf00      	nop
 8000ca2:	4b35      	ldr	r3, [pc, #212]	@ (8000d78 <setup+0x190>)
 8000ca4:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8000ca8:	2b04      	cmp	r3, #4
 8000caa:	ddfa      	ble.n	8000ca2 <setup+0xba>

	  //mqtt disconnect
	  if(!mqtt_disconnect(&mqtt_conn)){
 8000cac:	4838      	ldr	r0, [pc, #224]	@ (8000d90 <setup+0x1a8>)
 8000cae:	f000 fa13 	bl	80010d8 <mqtt_disconnect>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	f083 0301 	eor.w	r3, r3, #1
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d003      	beq.n	8000cc6 <setup+0xde>
	  	  oled_printl(&oled, "broker disconnect error!");
 8000cbe:	4935      	ldr	r1, [pc, #212]	@ (8000d94 <setup+0x1ac>)
 8000cc0:	482b      	ldr	r0, [pc, #172]	@ (8000d70 <setup+0x188>)
 8000cc2:	f000 fad3 	bl	800126c <oled_printl>
	   }


	  // gprs disconnect
	  if(!sim_gprs_disconnect(&sim)){
 8000cc6:	482c      	ldr	r0, [pc, #176]	@ (8000d78 <setup+0x190>)
 8000cc8:	f000 fdd4 	bl	8001874 <sim_gprs_disconnect>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	f083 0301 	eor.w	r3, r3, #1
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d003      	beq.n	8000ce0 <setup+0xf8>
		  oled_printl(&oled, "gprs disconnected already!");
 8000cd8:	492f      	ldr	r1, [pc, #188]	@ (8000d98 <setup+0x1b0>)
 8000cda:	4825      	ldr	r0, [pc, #148]	@ (8000d70 <setup+0x188>)
 8000cdc:	f000 fac6 	bl	800126c <oled_printl>
	  }

	  HAL_Delay(5000);
 8000ce0:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000ce4:	f001 fb0c 	bl	8002300 <HAL_Delay>
	  if(sim_gprs_connect(&sim)){
 8000ce8:	4823      	ldr	r0, [pc, #140]	@ (8000d78 <setup+0x190>)
 8000cea:	f000 fd89 	bl	8001800 <sim_gprs_connect>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d030      	beq.n	8000d56 <setup+0x16e>
	//	  sim_event_listen_once(&sim);
		  uint8_t i = 0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	71fb      	strb	r3, [r7, #7]
		  oled_printl(&oled, "activatin app network");
 8000cf8:	4928      	ldr	r1, [pc, #160]	@ (8000d9c <setup+0x1b4>)
 8000cfa:	481d      	ldr	r0, [pc, #116]	@ (8000d70 <setup+0x188>)
 8000cfc:	f000 fab6 	bl	800126c <oled_printl>
		  while(!(sim.app_network)){
 8000d00:	e012      	b.n	8000d28 <setup+0x140>
			  i++;
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	3301      	adds	r3, #1
 8000d06:	71fb      	strb	r3, [r7, #7]
			  HAL_Delay(5000);
 8000d08:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000d0c:	f001 faf8 	bl	8002300 <HAL_Delay>
			  oled_printl(&oled, "retrying app net");
 8000d10:	4923      	ldr	r1, [pc, #140]	@ (8000da0 <setup+0x1b8>)
 8000d12:	4817      	ldr	r0, [pc, #92]	@ (8000d70 <setup+0x188>)
 8000d14:	f000 faaa 	bl	800126c <oled_printl>
			  sim_gprs_connect(&sim);
 8000d18:	4817      	ldr	r0, [pc, #92]	@ (8000d78 <setup+0x190>)
 8000d1a:	f000 fd71 	bl	8001800 <sim_gprs_connect>

			  if(i>3){
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	2b03      	cmp	r3, #3
 8000d22:	d901      	bls.n	8000d28 <setup+0x140>
				  return false;
 8000d24:	2300      	movs	r3, #0
 8000d26:	e01d      	b.n	8000d64 <setup+0x17c>
		  while(!(sim.app_network)){
 8000d28:	4b13      	ldr	r3, [pc, #76]	@ (8000d78 <setup+0x190>)
 8000d2a:	7c5b      	ldrb	r3, [r3, #17]
 8000d2c:	f083 0301 	eor.w	r3, r3, #1
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d1e5      	bne.n	8000d02 <setup+0x11a>
			  }
		  }
	//	  HAL_UART_AbortReceive_IT(sim.huart);

		  oled_printl(&oled, "Connecting to broker");
 8000d36:	491b      	ldr	r1, [pc, #108]	@ (8000da4 <setup+0x1bc>)
 8000d38:	480d      	ldr	r0, [pc, #52]	@ (8000d70 <setup+0x188>)
 8000d3a:	f000 fa97 	bl	800126c <oled_printl>
		  if(mqtt_connect(&mqtt_conn)){
 8000d3e:	4814      	ldr	r0, [pc, #80]	@ (8000d90 <setup+0x1a8>)
 8000d40:	f000 f964 	bl	800100c <mqtt_connect>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d00b      	beq.n	8000d62 <setup+0x17a>
			  oled_printl(&oled, "Connected to broker");
 8000d4a:	4917      	ldr	r1, [pc, #92]	@ (8000da8 <setup+0x1c0>)
 8000d4c:	4808      	ldr	r0, [pc, #32]	@ (8000d70 <setup+0x188>)
 8000d4e:	f000 fa8d 	bl	800126c <oled_printl>
			  return true;
 8000d52:	2301      	movs	r3, #1
 8000d54:	e006      	b.n	8000d64 <setup+0x17c>
		  }
	  }
	  else{
	  	  oled_printl(&oled, "app network FAILED");
 8000d56:	4915      	ldr	r1, [pc, #84]	@ (8000dac <setup+0x1c4>)
 8000d58:	4805      	ldr	r0, [pc, #20]	@ (8000d70 <setup+0x188>)
 8000d5a:	f000 fa87 	bl	800126c <oled_printl>
	  	  return false;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	e000      	b.n	8000d64 <setup+0x17c>
	  }
	  return false;
 8000d62:	2300      	movs	r3, #0
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	3708      	adds	r7, #8
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	08007ab0 	.word	0x08007ab0
 8000d70:	2000034c 	.word	0x2000034c
 8000d74:	08007abc 	.word	0x08007abc
 8000d78:	20000338 	.word	0x20000338
 8000d7c:	08007acc 	.word	0x08007acc
 8000d80:	08007ad4 	.word	0x08007ad4
 8000d84:	08007adc 	.word	0x08007adc
 8000d88:	08007ae4 	.word	0x08007ae4
 8000d8c:	08007af0 	.word	0x08007af0
 8000d90:	20000354 	.word	0x20000354
 8000d94:	08007b00 	.word	0x08007b00
 8000d98:	08007b1c 	.word	0x08007b1c
 8000d9c:	08007b38 	.word	0x08007b38
 8000da0:	08007b50 	.word	0x08007b50
 8000da4:	08007b64 	.word	0x08007b64
 8000da8:	08007b7c 	.word	0x08007b7c
 8000dac:	08007b90 	.word	0x08007b90

08000db0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000db4:	b672      	cpsid	i
}
 8000db6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000db8:	bf00      	nop
 8000dba:	e7fd      	b.n	8000db8 <Error_Handler+0x8>

08000dbc <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000dc6:	bf00      	nop
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bc80      	pop	{r7}
 8000dce:	4770      	bx	lr

08000dd0 <MODBUS_MASTER_init>:
void MODBUS_MASTER_init(
		MODBUS_MASTER_InitTypeDef *master,
		UART_HandleTypeDef *huart,
		uint8_t *pchTxBuffer,
		uint8_t *pchRxBuffer)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
 8000ddc:	603b      	str	r3, [r7, #0]
	master->huart = huart;
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	68ba      	ldr	r2, [r7, #8]
 8000de2:	601a      	str	r2, [r3, #0]
	master->pchRxBuffer = pchRxBuffer;
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	683a      	ldr	r2, [r7, #0]
 8000de8:	609a      	str	r2, [r3, #8]
	master->pchTxBuffer = pchTxBuffer;
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	687a      	ldr	r2, [r7, #4]
 8000dee:	605a      	str	r2, [r3, #4]
}
 8000df0:	bf00      	nop
 8000df2:	3714      	adds	r7, #20
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bc80      	pop	{r7}
 8000df8:	4770      	bx	lr

08000dfa <MODBUS_MASTER_request>:


void MODBUS_MASTER_request(MODBUS_MASTER_InitTypeDef *pMaster, uint8_t slave_addr, uint8_t function_code, uint16_t register_addr, uint16_t number_of_points){
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b084      	sub	sp, #16
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
 8000e02:	4608      	mov	r0, r1
 8000e04:	4611      	mov	r1, r2
 8000e06:	461a      	mov	r2, r3
 8000e08:	4603      	mov	r3, r0
 8000e0a:	70fb      	strb	r3, [r7, #3]
 8000e0c:	460b      	mov	r3, r1
 8000e0e:	70bb      	strb	r3, [r7, #2]
 8000e10:	4613      	mov	r3, r2
 8000e12:	803b      	strh	r3, [r7, #0]
	uint16_t rx_size = number_of_points * 2 + 5;
 8000e14:	8b3b      	ldrh	r3, [r7, #24]
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	b29b      	uxth	r3, r3
 8000e1a:	3305      	adds	r3, #5
 8000e1c:	81fb      	strh	r3, [r7, #14]


	pMaster->pchTxBuffer[0] = slave_addr;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	78fa      	ldrb	r2, [r7, #3]
 8000e24:	701a      	strb	r2, [r3, #0]
	pMaster->pchTxBuffer[1] = function_code;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	3301      	adds	r3, #1
 8000e2c:	78ba      	ldrb	r2, [r7, #2]
 8000e2e:	701a      	strb	r2, [r3, #0]
	pMaster->pchTxBuffer[2] = register_addr>>8;
 8000e30:	883b      	ldrh	r3, [r7, #0]
 8000e32:	0a1b      	lsrs	r3, r3, #8
 8000e34:	b29a      	uxth	r2, r3
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	3302      	adds	r3, #2
 8000e3c:	b2d2      	uxtb	r2, r2
 8000e3e:	701a      	strb	r2, [r3, #0]
	pMaster->pchTxBuffer[3] = register_addr;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	3303      	adds	r3, #3
 8000e46:	883a      	ldrh	r2, [r7, #0]
 8000e48:	b2d2      	uxtb	r2, r2
 8000e4a:	701a      	strb	r2, [r3, #0]
	pMaster->pchTxBuffer[4] = number_of_points>>8;
 8000e4c:	8b3b      	ldrh	r3, [r7, #24]
 8000e4e:	0a1b      	lsrs	r3, r3, #8
 8000e50:	b29a      	uxth	r2, r3
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	3304      	adds	r3, #4
 8000e58:	b2d2      	uxtb	r2, r2
 8000e5a:	701a      	strb	r2, [r3, #0]
	pMaster->pchTxBuffer[5] = number_of_points;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	3305      	adds	r3, #5
 8000e62:	8b3a      	ldrh	r2, [r7, #24]
 8000e64:	b2d2      	uxtb	r2, r2
 8000e66:	701a      	strb	r2, [r3, #0]
	uint16_t crc = CRC16(pMaster->pchTxBuffer, 6);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	2106      	movs	r1, #6
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff fbe6 	bl	8000640 <CRC16>
 8000e74:	4603      	mov	r3, r0
 8000e76:	81bb      	strh	r3, [r7, #12]
	pMaster->pchTxBuffer[6] = crc&0xff;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	3306      	adds	r3, #6
 8000e7e:	89ba      	ldrh	r2, [r7, #12]
 8000e80:	b2d2      	uxtb	r2, r2
 8000e82:	701a      	strb	r2, [r3, #0]
	pMaster->pchTxBuffer[7] = (crc>>8)&0xff;
 8000e84:	89bb      	ldrh	r3, [r7, #12]
 8000e86:	0a1b      	lsrs	r3, r3, #8
 8000e88:	b29a      	uxth	r2, r3
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	3307      	adds	r3, #7
 8000e90:	b2d2      	uxtb	r2, r2
 8000e92:	701a      	strb	r2, [r3, #0]


	HAL_UART_Transmit_IT(pMaster->huart, pMaster->pchTxBuffer, TX_SIZE);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	6818      	ldr	r0, [r3, #0]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	2208      	movs	r2, #8
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	f005 f803 	bl	8005eaa <HAL_UART_Transmit_IT>
	HAL_UARTEx_ReceiveToIdle_DMA(pMaster->huart, pMaster->pchRxBuffer, rx_size);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6818      	ldr	r0, [r3, #0]
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	689b      	ldr	r3, [r3, #8]
 8000eac:	89fa      	ldrh	r2, [r7, #14]
 8000eae:	4619      	mov	r1, r3
 8000eb0:	f005 f904 	bl	80060bc <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000eb4:	bf00      	nop
 8000eb6:	3710      	adds	r7, #16
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <MODBUS_MASTER_response_handler>:
		MODBUS_MASTER_InitTypeDef *pMaster,
		uint8_t slave_addr,
		MODBUS_MASTER_res *pNormalRes,
		MODBUS_MASTER_exception *pException
		)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	60f8      	str	r0, [r7, #12]
 8000ec4:	607a      	str	r2, [r7, #4]
 8000ec6:	603b      	str	r3, [r7, #0]
 8000ec8:	460b      	mov	r3, r1
 8000eca:	72fb      	strb	r3, [r7, #11]
	uint8_t rx_size = strlen(pMaster->pchRxBuffer);
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff f93b 	bl	800014c <strlen>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	75fb      	strb	r3, [r7, #23]
	if(pMaster->pchRxBuffer[0] == slave_addr){
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	7afa      	ldrb	r2, [r7, #11]
 8000ee2:	429a      	cmp	r2, r3
 8000ee4:	d14a      	bne.n	8000f7c <MODBUS_MASTER_response_handler+0xc0>

		if(pMaster->pchRxBuffer[1] >= 0x80){
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	3301      	adds	r3, #1
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	b25b      	sxtb	r3, r3
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	da22      	bge.n	8000f3a <MODBUS_MASTER_response_handler+0x7e>
			// Exception
			pNormalRes = NULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	607b      	str	r3, [r7, #4]
			pException->slave_addr = pMaster->pchRxBuffer[0];
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	689b      	ldr	r3, [r3, #8]
 8000efc:	781a      	ldrb	r2, [r3, #0]
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	701a      	strb	r2, [r3, #0]
			pException->function_code = pMaster->pchRxBuffer[1];
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	785a      	ldrb	r2, [r3, #1]
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	705a      	strb	r2, [r3, #1]
			pException->exception_code = pMaster->pchRxBuffer[2];
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	789a      	ldrb	r2, [r3, #2]
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	709a      	strb	r2, [r3, #2]
			pException->crc = (pMaster->pchRxBuffer[3] >> 8) | (pMaster->pchRxBuffer[4]);
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	689b      	ldr	r3, [r3, #8]
 8000f1a:	3303      	adds	r3, #3
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	121b      	asrs	r3, r3, #8
 8000f20:	b21a      	sxth	r2, r3
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	3304      	adds	r3, #4
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	b21b      	sxth	r3, r3
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	b21b      	sxth	r3, r3
 8000f30:	b29a      	uxth	r2, r3
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	809a      	strh	r2, [r3, #4]

			return MODBUS_RES_EXCEPTION;
 8000f36:	2301      	movs	r3, #1
 8000f38:	e021      	b.n	8000f7e <MODBUS_MASTER_response_handler+0xc2>
		}

		else{
			pException = NULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	603b      	str	r3, [r7, #0]
			pNormalRes->slave_addr = pMaster->pchRxBuffer[0];
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	781a      	ldrb	r2, [r3, #0]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	701a      	strb	r2, [r3, #0]
			pNormalRes->function_code = pMaster->pchRxBuffer[1];
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	785a      	ldrb	r2, [r3, #1]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	705a      	strb	r2, [r3, #1]
			pNormalRes->byte_count = pMaster->pchRxBuffer[2];
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	789a      	ldrb	r2, [r3, #2]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	709a      	strb	r2, [r3, #2]
			pNormalRes->register_data = pMaster->pchRxBuffer+3;	// Last 2 bytes are CRC
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	1cda      	adds	r2, r3, #3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	605a      	str	r2, [r3, #4]
			pNormalRes->crc = pMaster->pchRxBuffer + 3 + pNormalRes->byte_count;
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	689a      	ldr	r2, [r3, #8]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	789b      	ldrb	r3, [r3, #2]
 8000f6e:	3303      	adds	r3, #3
 8000f70:	4413      	add	r3, r2
 8000f72:	b29a      	uxth	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	811a      	strh	r2, [r3, #8]

			//clear crc from response
//			strcpy(pNormalRes->crc, "");

			return MODBUS_RES_OK;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	e000      	b.n	8000f7e <MODBUS_MASTER_response_handler+0xc2>
		}
	}
	else{
		return MODBUS_RES_UNKNOWN;
 8000f7c:	2302      	movs	r3, #2
	}
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3718      	adds	r7, #24
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <MODBUS_MASTER_read_coils>:



void MODBUS_MASTER_read_coils(MODBUS_MASTER_InitTypeDef *pMaster, uint8_t slave_addr, uint16_t register_addr, uint16_t number_of_points){
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b086      	sub	sp, #24
 8000f8a:	af02      	add	r7, sp, #8
 8000f8c:	60f8      	str	r0, [r7, #12]
 8000f8e:	4608      	mov	r0, r1
 8000f90:	4611      	mov	r1, r2
 8000f92:	461a      	mov	r2, r3
 8000f94:	4603      	mov	r3, r0
 8000f96:	72fb      	strb	r3, [r7, #11]
 8000f98:	460b      	mov	r3, r1
 8000f9a:	813b      	strh	r3, [r7, #8]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	80fb      	strh	r3, [r7, #6]
	MODBUS_MASTER_request(pMaster, slave_addr, 1, register_addr, number_of_points);
 8000fa0:	893a      	ldrh	r2, [r7, #8]
 8000fa2:	7af9      	ldrb	r1, [r7, #11]
 8000fa4:	88fb      	ldrh	r3, [r7, #6]
 8000fa6:	9300      	str	r3, [sp, #0]
 8000fa8:	4613      	mov	r3, r2
 8000faa:	2201      	movs	r2, #1
 8000fac:	68f8      	ldr	r0, [r7, #12]
 8000fae:	f7ff ff24 	bl	8000dfa <MODBUS_MASTER_request>
}
 8000fb2:	bf00      	nop
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
	...

08000fbc <mqtt_init>:
	char* url,
	char* port,
	char* username,
	char* password,
	char* keep_time)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
 8000fc8:	603b      	str	r3, [r7, #0]
	pMqttConn->sim = pSim;
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	68ba      	ldr	r2, [r7, #8]
 8000fce:	601a      	str	r2, [r3, #0]
	pMqttConn->client_id = client_id;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	687a      	ldr	r2, [r7, #4]
 8000fd4:	605a      	str	r2, [r3, #4]
	pMqttConn->url = url;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	683a      	ldr	r2, [r7, #0]
 8000fda:	609a      	str	r2, [r3, #8]
	pMqttConn->port = port;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	60da      	str	r2, [r3, #12]
	pMqttConn->username = username;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	69fa      	ldr	r2, [r7, #28]
 8000fe6:	611a      	str	r2, [r3, #16]
	pMqttConn->password = password;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	6a3a      	ldr	r2, [r7, #32]
 8000fec:	615a      	str	r2, [r3, #20]
	pMqttConn->keep_time = keep_time;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ff2:	619a      	str	r2, [r3, #24]
	pMqttConn->connected = false;
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	771a      	strb	r2, [r3, #28]
	flush_buff(mqtt_rx_buff);
 8000ffa:	4803      	ldr	r0, [pc, #12]	@ (8001008 <mqtt_init+0x4c>)
 8000ffc:	f7ff f8d6 	bl	80001ac <flush_buff>


}
 8001000:	bf00      	nop
 8001002:	3710      	adds	r7, #16
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	200003d8 	.word	0x200003d8

0800100c <mqtt_connect>:



bool mqtt_connect(mqtt_conn_t* pMqttConn){
 800100c:	b590      	push	{r4, r7, lr}
 800100e:	b089      	sub	sp, #36	@ 0x24
 8001010:	af06      	add	r7, sp, #24
 8001012:	6078      	str	r0, [r7, #4]
	if(pMqttConn->sim->app_network){
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	7c5b      	ldrb	r3, [r3, #17]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d045      	beq.n	80010aa <mqtt_connect+0x9e>
		if(at_write(pMqttConn->sim->huart, mqtt_rx_buff, smconf, MQTT_AT_MIN_TIMEOUT, 5, "\"URL\",\"", pMqttConn->url, "\",\"", pMqttConn->port, "\"")){
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	6818      	ldr	r0, [r3, #0]
 8001024:	4b25      	ldr	r3, [pc, #148]	@ (80010bc <mqtt_connect+0xb0>)
 8001026:	6819      	ldr	r1, [r3, #0]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	687a      	ldr	r2, [r7, #4]
 800102e:	68d2      	ldr	r2, [r2, #12]
 8001030:	4c23      	ldr	r4, [pc, #140]	@ (80010c0 <mqtt_connect+0xb4>)
 8001032:	9405      	str	r4, [sp, #20]
 8001034:	9204      	str	r2, [sp, #16]
 8001036:	4a23      	ldr	r2, [pc, #140]	@ (80010c4 <mqtt_connect+0xb8>)
 8001038:	9203      	str	r2, [sp, #12]
 800103a:	9302      	str	r3, [sp, #8]
 800103c:	4b22      	ldr	r3, [pc, #136]	@ (80010c8 <mqtt_connect+0xbc>)
 800103e:	9301      	str	r3, [sp, #4]
 8001040:	2305      	movs	r3, #5
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001048:	460a      	mov	r2, r1
 800104a:	4920      	ldr	r1, [pc, #128]	@ (80010cc <mqtt_connect+0xc0>)
 800104c:	f7ff f908 	bl	8000260 <at_write>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d02c      	beq.n	80010b0 <mqtt_connect+0xa4>
			if(at_write(pMqttConn->sim->huart, mqtt_rx_buff, smconf, MQTT_AT_MIN_TIMEOUT, 2, "\"KEEPTIME\",", pMqttConn->keep_time)){
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	6818      	ldr	r0, [r3, #0]
 800105c:	4b17      	ldr	r3, [pc, #92]	@ (80010bc <mqtt_connect+0xb0>)
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	9302      	str	r3, [sp, #8]
 8001066:	4b1a      	ldr	r3, [pc, #104]	@ (80010d0 <mqtt_connect+0xc4>)
 8001068:	9301      	str	r3, [sp, #4]
 800106a:	2302      	movs	r3, #2
 800106c:	9300      	str	r3, [sp, #0]
 800106e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001072:	4916      	ldr	r1, [pc, #88]	@ (80010cc <mqtt_connect+0xc0>)
 8001074:	f7ff f8f4 	bl	8000260 <at_write>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d018      	beq.n	80010b0 <mqtt_connect+0xa4>

				HAL_Delay(2000);
 800107e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001082:	f001 f93d 	bl	8002300 <HAL_Delay>
				if(at_execute_blocking(pMqttConn->sim->huart, mqtt_rx_buff, smconn, 20000)>0){
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	6818      	ldr	r0, [r3, #0]
 800108c:	4b11      	ldr	r3, [pc, #68]	@ (80010d4 <mqtt_connect+0xc8>)
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001094:	490d      	ldr	r1, [pc, #52]	@ (80010cc <mqtt_connect+0xc0>)
 8001096:	f7ff fa77 	bl	8000588 <at_execute_blocking>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d007      	beq.n	80010b0 <mqtt_connect+0xa4>
					pMqttConn->connected = true;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2201      	movs	r2, #1
 80010a4:	771a      	strb	r2, [r3, #28]
					return true;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e003      	b.n	80010b2 <mqtt_connect+0xa6>
				}
			}
		}
	}
	else{
		pMqttConn->connected = false;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2200      	movs	r2, #0
 80010ae:	771a      	strb	r2, [r3, #28]
	}
	return false;
 80010b0:	2300      	movs	r3, #0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd90      	pop	{r4, r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000210 	.word	0x20000210
 80010c0:	08007bcc 	.word	0x08007bcc
 80010c4:	08007bd0 	.word	0x08007bd0
 80010c8:	08007bd4 	.word	0x08007bd4
 80010cc:	200003d8 	.word	0x200003d8
 80010d0:	08007bdc 	.word	0x08007bdc
 80010d4:	20000214 	.word	0x20000214

080010d8 <mqtt_disconnect>:




bool mqtt_disconnect(mqtt_conn_t* pMqttConn){
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
	if(at_execute(pMqttConn->sim->huart, mqtt_rx_buff, smdisc, 5000)){
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	6818      	ldr	r0, [r3, #0]
 80010e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001110 <mqtt_disconnect+0x38>)
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	f241 3388 	movw	r3, #5000	@ 0x1388
 80010ee:	4909      	ldr	r1, [pc, #36]	@ (8001114 <mqtt_disconnect+0x3c>)
 80010f0:	f7ff f92c 	bl	800034c <at_execute>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d004      	beq.n	8001104 <mqtt_disconnect+0x2c>
		pMqttConn->connected = false;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2200      	movs	r2, #0
 80010fe:	771a      	strb	r2, [r3, #28]
		return true;
 8001100:	2301      	movs	r3, #1
 8001102:	e000      	b.n	8001106 <mqtt_disconnect+0x2e>
	}
	return false;
 8001104:	2300      	movs	r3, #0
}
 8001106:	4618      	mov	r0, r3
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	2000021c 	.word	0x2000021c
 8001114:	200003d8 	.word	0x200003d8

08001118 <mqtt_publish_string>:





bool mqtt_publish_string(mqtt_conn_t* pMqttConn, char* qos, char* retain, char* topic, char* payload){
 8001118:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800111c:	b095      	sub	sp, #84	@ 0x54
 800111e:	af0a      	add	r7, sp, #40	@ 0x28
 8001120:	60f8      	str	r0, [r7, #12]
 8001122:	60b9      	str	r1, [r7, #8]
 8001124:	607a      	str	r2, [r7, #4]
 8001126:	603b      	str	r3, [r7, #0]
	if(pMqttConn->connected){
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	7f1b      	ldrb	r3, [r3, #28]
 800112c:	2b00      	cmp	r3, #0
 800112e:	f000 8084 	beq.w	800123a <mqtt_publish_string+0x122>
		uint8_t content_length = strlen(payload);
 8001132:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001134:	f7ff f80a 	bl	800014c <strlen>
 8001138:	4603      	mov	r3, r0
 800113a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		char content_len[5];
		sprintf(content_len, "%d", content_length);
 800113e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001142:	f107 0314 	add.w	r3, r7, #20
 8001146:	4940      	ldr	r1, [pc, #256]	@ (8001248 <mqtt_publish_string+0x130>)
 8001148:	4618      	mov	r0, r3
 800114a:	f005 ff4f 	bl	8006fec <siprintf>
		if(pMqttConn->connected){
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	7f1b      	ldrb	r3, [r3, #28]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d071      	beq.n	800123a <mqtt_publish_string+0x122>
			if(at_write_blocking(pMqttConn->sim->huart, mqtt_rx_buff, smpub, MQTT_AT_MIN_TIMEOUT, 8, "\"", topic, "\",\"",
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	6818      	ldr	r0, [r3, #0]
 800115c:	4b3b      	ldr	r3, [pc, #236]	@ (800124c <mqtt_publish_string+0x134>)
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	9308      	str	r3, [sp, #32]
 8001164:	4b3a      	ldr	r3, [pc, #232]	@ (8001250 <mqtt_publish_string+0x138>)
 8001166:	9307      	str	r3, [sp, #28]
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	9306      	str	r3, [sp, #24]
 800116c:	4b39      	ldr	r3, [pc, #228]	@ (8001254 <mqtt_publish_string+0x13c>)
 800116e:	9305      	str	r3, [sp, #20]
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	9304      	str	r3, [sp, #16]
 8001176:	4b38      	ldr	r3, [pc, #224]	@ (8001258 <mqtt_publish_string+0x140>)
 8001178:	9303      	str	r3, [sp, #12]
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	9302      	str	r3, [sp, #8]
 800117e:	4b37      	ldr	r3, [pc, #220]	@ (800125c <mqtt_publish_string+0x144>)
 8001180:	9301      	str	r3, [sp, #4]
 8001182:	2308      	movs	r3, #8
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800118a:	4935      	ldr	r1, [pc, #212]	@ (8001260 <mqtt_publish_string+0x148>)
 800118c:	f7ff f980 	bl	8000490 <at_write_blocking>
 8001190:	4603      	mov	r3, r0
 8001192:	2b02      	cmp	r3, #2
 8001194:	d151      	bne.n	800123a <mqtt_publish_string+0x122>
					content_len, "\",", qos, ",", retain) == AT_STATE_ENTER_INPUT){
 8001196:	466b      	mov	r3, sp
 8001198:	461e      	mov	r6, r3
				char msg[content_length+5];
 800119a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800119e:	1d59      	adds	r1, r3, #5
 80011a0:	1e4b      	subs	r3, r1, #1
 80011a2:	623b      	str	r3, [r7, #32]
 80011a4:	460a      	mov	r2, r1
 80011a6:	2300      	movs	r3, #0
 80011a8:	4690      	mov	r8, r2
 80011aa:	4699      	mov	r9, r3
 80011ac:	f04f 0200 	mov.w	r2, #0
 80011b0:	f04f 0300 	mov.w	r3, #0
 80011b4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80011b8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80011bc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80011c0:	460a      	mov	r2, r1
 80011c2:	2300      	movs	r3, #0
 80011c4:	4614      	mov	r4, r2
 80011c6:	461d      	mov	r5, r3
 80011c8:	f04f 0200 	mov.w	r2, #0
 80011cc:	f04f 0300 	mov.w	r3, #0
 80011d0:	00eb      	lsls	r3, r5, #3
 80011d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80011d6:	00e2      	lsls	r2, r4, #3
 80011d8:	460b      	mov	r3, r1
 80011da:	3307      	adds	r3, #7
 80011dc:	08db      	lsrs	r3, r3, #3
 80011de:	00db      	lsls	r3, r3, #3
 80011e0:	ebad 0d03 	sub.w	sp, sp, r3
 80011e4:	ab0a      	add	r3, sp, #40	@ 0x28
 80011e6:	3300      	adds	r3, #0
 80011e8:	61fb      	str	r3, [r7, #28]
//				sprintf(msg, "%s\x1A\r\n", payload);
				sprintf(msg, "%s", payload);
 80011ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80011ec:	491d      	ldr	r1, [pc, #116]	@ (8001264 <mqtt_publish_string+0x14c>)
 80011ee:	69f8      	ldr	r0, [r7, #28]
 80011f0:	f005 fefc 	bl	8006fec <siprintf>
				HAL_UART_Transmit(pMqttConn->sim->huart, msg , strlen(msg), MQTT_AT_MIN_TIMEOUT);
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	681c      	ldr	r4, [r3, #0]
 80011fa:	69f8      	ldr	r0, [r7, #28]
 80011fc:	f7fe ffa6 	bl	800014c <strlen>
 8001200:	4603      	mov	r3, r0
 8001202:	b29a      	uxth	r2, r3
 8001204:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001208:	69f9      	ldr	r1, [r7, #28]
 800120a:	4620      	mov	r0, r4
 800120c:	f004 fd38 	bl	8005c80 <HAL_UART_Transmit>
				sprintf(msg, "%c", (char) 26);
 8001210:	221a      	movs	r2, #26
 8001212:	4915      	ldr	r1, [pc, #84]	@ (8001268 <mqtt_publish_string+0x150>)
 8001214:	69f8      	ldr	r0, [r7, #28]
 8001216:	f005 fee9 	bl	8006fec <siprintf>
				HAL_UART_Transmit_IT(pMqttConn->sim->huart, msg , strlen(msg));
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	681c      	ldr	r4, [r3, #0]
 8001220:	69f8      	ldr	r0, [r7, #28]
 8001222:	f7fe ff93 	bl	800014c <strlen>
 8001226:	4603      	mov	r3, r0
 8001228:	b29b      	uxth	r3, r3
 800122a:	461a      	mov	r2, r3
 800122c:	69f9      	ldr	r1, [r7, #28]
 800122e:	4620      	mov	r0, r4
 8001230:	f004 fe3b 	bl	8005eaa <HAL_UART_Transmit_IT>
				return true;
 8001234:	2301      	movs	r3, #1
 8001236:	46b5      	mov	sp, r6
 8001238:	e000      	b.n	800123c <mqtt_publish_string+0x124>
			}
		}
	}
	return false;
 800123a:	2300      	movs	r3, #0
}
 800123c:	4618      	mov	r0, r3
 800123e:	372c      	adds	r7, #44	@ 0x2c
 8001240:	46bd      	mov	sp, r7
 8001242:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001246:	bf00      	nop
 8001248:	08007be8 	.word	0x08007be8
 800124c:	20000218 	.word	0x20000218
 8001250:	08007bec 	.word	0x08007bec
 8001254:	08007bf0 	.word	0x08007bf0
 8001258:	08007bd0 	.word	0x08007bd0
 800125c:	08007bcc 	.word	0x08007bcc
 8001260:	200003d8 	.word	0x200003d8
 8001264:	08007bf4 	.word	0x08007bf4
 8001268:	08007bf8 	.word	0x08007bf8

0800126c <oled_printl>:
	ssd1306_UpdateScreen(pOled->pHi2c);
}



void oled_printl(oled_t *pOled, const char* str){
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	6039      	str	r1, [r7, #0]
	if(pOled->current_line < 6){
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	791b      	ldrb	r3, [r3, #4]
 800127a:	2b05      	cmp	r3, #5
 800127c:	d81d      	bhi.n	80012ba <oled_printl+0x4e>
		uint8_t y = pOled->current_line * 10;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	791b      	ldrb	r3, [r3, #4]
 8001282:	461a      	mov	r2, r3
 8001284:	0092      	lsls	r2, r2, #2
 8001286:	4413      	add	r3, r2
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	73fb      	strb	r3, [r7, #15]
		ssd1306_SetCursor(0, y);
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	4619      	mov	r1, r3
 8001290:	2000      	movs	r0, #0
 8001292:	f000 fdaf 	bl	8001df4 <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 8001296:	4a15      	ldr	r2, [pc, #84]	@ (80012ec <oled_printl+0x80>)
 8001298:	2301      	movs	r3, #1
 800129a:	ca06      	ldmia	r2, {r1, r2}
 800129c:	6838      	ldr	r0, [r7, #0]
 800129e:	f000 fd83 	bl	8001da8 <ssd1306_WriteString>
		ssd1306_UpdateScreen(pOled->pHi2c);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f000 fc6c 	bl	8001b84 <ssd1306_UpdateScreen>
		pOled->current_line++;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	791b      	ldrb	r3, [r3, #4]
 80012b0:	3301      	adds	r3, #1
 80012b2:	b2da      	uxtb	r2, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	711a      	strb	r2, [r3, #4]
		ssd1306_SetCursor(0, 0);
		ssd1306_WriteString(str, Font_7x10, White);
		ssd1306_UpdateScreen(pOled->pHi2c);
		pOled->current_line = 1;
	}
}
 80012b8:	e014      	b.n	80012e4 <oled_printl+0x78>
		ssd1306_Fill(Black);
 80012ba:	2000      	movs	r0, #0
 80012bc:	f000 fc40 	bl	8001b40 <ssd1306_Fill>
		ssd1306_SetCursor(0, 0);
 80012c0:	2100      	movs	r1, #0
 80012c2:	2000      	movs	r0, #0
 80012c4:	f000 fd96 	bl	8001df4 <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 80012c8:	4a08      	ldr	r2, [pc, #32]	@ (80012ec <oled_printl+0x80>)
 80012ca:	2301      	movs	r3, #1
 80012cc:	ca06      	ldmia	r2, {r1, r2}
 80012ce:	6838      	ldr	r0, [r7, #0]
 80012d0:	f000 fd6a 	bl	8001da8 <ssd1306_WriteString>
		ssd1306_UpdateScreen(pOled->pHi2c);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 fc53 	bl	8001b84 <ssd1306_UpdateScreen>
		pOled->current_line = 1;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2201      	movs	r2, #1
 80012e2:	711a      	strb	r2, [r3, #4]
}
 80012e4:	bf00      	nop
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	20000200 	.word	0x20000200

080012f0 <oled_init>:


void oled_init(oled_t *pOled, I2C_HandleTypeDef *pHi2c){
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
	 ssd1306_Init(pHi2c);
 80012fa:	6838      	ldr	r0, [r7, #0]
 80012fc:	f000 fb00 	bl	8001900 <ssd1306_Init>
	 ssd1306_Fill(Black);
 8001300:	2000      	movs	r0, #0
 8001302:	f000 fc1d 	bl	8001b40 <ssd1306_Fill>
	 ssd1306_SetCursor(0, 0);
 8001306:	2100      	movs	r1, #0
 8001308:	2000      	movs	r0, #0
 800130a:	f000 fd73 	bl	8001df4 <ssd1306_SetCursor>
	 ssd1306_WriteString("Loading...", Font_7x10, White);
 800130e:	4a09      	ldr	r2, [pc, #36]	@ (8001334 <oled_init+0x44>)
 8001310:	2301      	movs	r3, #1
 8001312:	ca06      	ldmia	r2, {r1, r2}
 8001314:	4808      	ldr	r0, [pc, #32]	@ (8001338 <oled_init+0x48>)
 8001316:	f000 fd47 	bl	8001da8 <ssd1306_WriteString>
	 ssd1306_UpdateScreen(pOled->pHi2c);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4618      	mov	r0, r3
 8001320:	f000 fc30 	bl	8001b84 <ssd1306_UpdateScreen>
	 pOled->pHi2c = pHi2c;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	683a      	ldr	r2, [r7, #0]
 8001328:	601a      	str	r2, [r3, #0]
}
 800132a:	bf00      	nop
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	20000200 	.word	0x20000200
 8001338:	08007c18 	.word	0x08007c18

0800133c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	2100      	movs	r1, #0
 8001348:	460a      	mov	r2, r1
 800134a:	801a      	strh	r2, [r3, #0]
 800134c:	460a      	mov	r2, r1
 800134e:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8001350:	2300      	movs	r3, #0
 8001352:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 8001354:	463b      	mov	r3, r7
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800135c:	4b22      	ldr	r3, [pc, #136]	@ (80013e8 <MX_RTC_Init+0xac>)
 800135e:	4a23      	ldr	r2, [pc, #140]	@ (80013ec <MX_RTC_Init+0xb0>)
 8001360:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001362:	4b21      	ldr	r3, [pc, #132]	@ (80013e8 <MX_RTC_Init+0xac>)
 8001364:	f04f 32ff 	mov.w	r2, #4294967295
 8001368:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 800136a:	4b1f      	ldr	r3, [pc, #124]	@ (80013e8 <MX_RTC_Init+0xac>)
 800136c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001370:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001372:	481d      	ldr	r0, [pc, #116]	@ (80013e8 <MX_RTC_Init+0xac>)
 8001374:	f003 fc08 	bl	8004b88 <HAL_RTC_Init>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 800137e:	f7ff fd17 	bl	8000db0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001382:	2300      	movs	r3, #0
 8001384:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0x0;
 8001386:	2300      	movs	r3, #0
 8001388:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0x0;
 800138a:	2300      	movs	r3, #0
 800138c:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800138e:	f107 030c 	add.w	r3, r7, #12
 8001392:	2201      	movs	r2, #1
 8001394:	4619      	mov	r1, r3
 8001396:	4814      	ldr	r0, [pc, #80]	@ (80013e8 <MX_RTC_Init+0xac>)
 8001398:	f003 fcb6 	bl	8004d08 <HAL_RTC_SetTime>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 80013a2:	f7ff fd05 	bl	8000db0 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80013a6:	2301      	movs	r3, #1
 80013a8:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80013aa:	2301      	movs	r3, #1
 80013ac:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 0x1;
 80013ae:	2301      	movs	r3, #1
 80013b0:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0x0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80013b6:	f107 0308 	add.w	r3, r7, #8
 80013ba:	2201      	movs	r2, #1
 80013bc:	4619      	mov	r1, r3
 80013be:	480a      	ldr	r0, [pc, #40]	@ (80013e8 <MX_RTC_Init+0xac>)
 80013c0:	f003 fe6e 	bl	80050a0 <HAL_RTC_SetDate>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_RTC_Init+0x92>
  {
    Error_Handler();
 80013ca:	f7ff fcf1 	bl	8000db0 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80013ce:	2300      	movs	r3, #0
 80013d0:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80013d2:	2300      	movs	r3, #0
 80013d4:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80013d6:	2300      	movs	r3, #0
 80013d8:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 80013da:	2300      	movs	r3, #0
 80013dc:	607b      	str	r3, [r7, #4]
//  }
//  /* USER CODE BEGIN RTC_Init 2 */
//
//  /* USER CODE END RTC_Init 2 */

}
 80013de:	bf00      	nop
 80013e0:	3710      	adds	r7, #16
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	2000043c 	.word	0x2000043c
 80013ec:	40002800 	.word	0x40002800

080013f0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a13      	ldr	r2, [pc, #76]	@ (800144c <HAL_RTC_MspInit+0x5c>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d120      	bne.n	8001444 <HAL_RTC_MspInit+0x54>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001402:	f002 fc3d 	bl	8003c80 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001406:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <HAL_RTC_MspInit+0x60>)
 8001408:	69db      	ldr	r3, [r3, #28]
 800140a:	4a11      	ldr	r2, [pc, #68]	@ (8001450 <HAL_RTC_MspInit+0x60>)
 800140c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001410:	61d3      	str	r3, [r2, #28]
 8001412:	4b0f      	ldr	r3, [pc, #60]	@ (8001450 <HAL_RTC_MspInit+0x60>)
 8001414:	69db      	ldr	r3, [r3, #28]
 8001416:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800141e:	4b0d      	ldr	r3, [pc, #52]	@ (8001454 <HAL_RTC_MspInit+0x64>)
 8001420:	2201      	movs	r2, #1
 8001422:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001424:	2200      	movs	r2, #0
 8001426:	2100      	movs	r1, #0
 8001428:	2003      	movs	r0, #3
 800142a:	f001 f879 	bl	8002520 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 800142e:	2003      	movs	r0, #3
 8001430:	f001 f8a2 	bl	8002578 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001434:	2200      	movs	r2, #0
 8001436:	2100      	movs	r1, #0
 8001438:	2029      	movs	r0, #41	@ 0x29
 800143a:	f001 f871 	bl	8002520 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800143e:	2029      	movs	r0, #41	@ 0x29
 8001440:	f001 f89a 	bl	8002578 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001444:	bf00      	nop
 8001446:	3710      	adds	r7, #16
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40002800 	.word	0x40002800
 8001450:	40021000 	.word	0x40021000
 8001454:	4242043c 	.word	0x4242043c

08001458 <rtc_set_alarm_seconds_it>:

#include "rtc_delay.h"



void rtc_set_alarm_seconds_it(RTC_HandleTypeDef* hrtc, uint16_t seconds){
 8001458:	b580      	push	{r7, lr}
 800145a:	b086      	sub	sp, #24
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	460b      	mov	r3, r1
 8001462:	807b      	strh	r3, [r7, #2]
	RTC_AlarmTypeDef sAlarm;

	    // Get the current time
	    RTC_TimeTypeDef sTime;
	    HAL_RTC_GetTime(hrtc, &sTime, RTC_FORMAT_BIN);
 8001464:	f107 030c 	add.w	r3, r7, #12
 8001468:	2200      	movs	r2, #0
 800146a:	4619      	mov	r1, r3
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f003 fd31 	bl	8004ed4 <HAL_RTC_GetTime>

	    // Calculate alarm time (current time + period)
	    sAlarm.AlarmTime.Seconds = sTime.Seconds + seconds;
 8001472:	7bba      	ldrb	r2, [r7, #14]
 8001474:	887b      	ldrh	r3, [r7, #2]
 8001476:	b2db      	uxtb	r3, r3
 8001478:	4413      	add	r3, r2
 800147a:	b2db      	uxtb	r3, r3
 800147c:	74bb      	strb	r3, [r7, #18]
	    sAlarm.AlarmTime.Minutes = sTime.Minutes;
 800147e:	7b7b      	ldrb	r3, [r7, #13]
 8001480:	747b      	strb	r3, [r7, #17]
	    sAlarm.AlarmTime.Hours = sTime.Hours;
 8001482:	7b3b      	ldrb	r3, [r7, #12]
 8001484:	743b      	strb	r3, [r7, #16]

	    // Normalize alarm time
	    if (sAlarm.AlarmTime.Seconds >= 60) {
 8001486:	7cbb      	ldrb	r3, [r7, #18]
 8001488:	2b3b      	cmp	r3, #59	@ 0x3b
 800148a:	d907      	bls.n	800149c <rtc_set_alarm_seconds_it+0x44>
	        sAlarm.AlarmTime.Seconds -= 60;
 800148c:	7cbb      	ldrb	r3, [r7, #18]
 800148e:	3b3c      	subs	r3, #60	@ 0x3c
 8001490:	b2db      	uxtb	r3, r3
 8001492:	74bb      	strb	r3, [r7, #18]
	        sAlarm.AlarmTime.Minutes++;
 8001494:	7c7b      	ldrb	r3, [r7, #17]
 8001496:	3301      	adds	r3, #1
 8001498:	b2db      	uxtb	r3, r3
 800149a:	747b      	strb	r3, [r7, #17]
	    }
	    if (sAlarm.AlarmTime.Minutes >= 60) {
 800149c:	7c7b      	ldrb	r3, [r7, #17]
 800149e:	2b3b      	cmp	r3, #59	@ 0x3b
 80014a0:	d907      	bls.n	80014b2 <rtc_set_alarm_seconds_it+0x5a>
	        sAlarm.AlarmTime.Minutes -= 60;
 80014a2:	7c7b      	ldrb	r3, [r7, #17]
 80014a4:	3b3c      	subs	r3, #60	@ 0x3c
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	747b      	strb	r3, [r7, #17]
	        sAlarm.AlarmTime.Hours++;
 80014aa:	7c3b      	ldrb	r3, [r7, #16]
 80014ac:	3301      	adds	r3, #1
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	743b      	strb	r3, [r7, #16]
	    }
	    if (sAlarm.AlarmTime.Hours >= 24) {
 80014b2:	7c3b      	ldrb	r3, [r7, #16]
 80014b4:	2b17      	cmp	r3, #23
 80014b6:	d903      	bls.n	80014c0 <rtc_set_alarm_seconds_it+0x68>
	        sAlarm.AlarmTime.Hours -= 24;
 80014b8:	7c3b      	ldrb	r3, [r7, #16]
 80014ba:	3b18      	subs	r3, #24
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	743b      	strb	r3, [r7, #16]
	    }

	    sAlarm.Alarm = RTC_ALARM_A;
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]

	    if (HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK) {
 80014c4:	f107 0310 	add.w	r3, r7, #16
 80014c8:	2200      	movs	r2, #0
 80014ca:	4619      	mov	r1, r3
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f003 ff05 	bl	80052dc <HAL_RTC_SetAlarm_IT>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <rtc_set_alarm_seconds_it+0x84>
	        Error_Handler();
 80014d8:	f7ff fc6a 	bl	8000db0 <Error_Handler>
	    }

}
 80014dc:	bf00      	nop
 80014de:	3718      	adds	r7, #24
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <_sim_finish_operation>:
char sim_event_buff[SIM_EVENT_BUFF_SIZE];
uint16_t sim_event_rx_len;



bool _sim_finish_operation(){
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
	flush_buff(sim_rx_buff);
 80014e8:	4802      	ldr	r0, [pc, #8]	@ (80014f4 <_sim_finish_operation+0x10>)
 80014ea:	f7fe fe5f 	bl	80001ac <flush_buff>
	return true;
 80014ee:	2301      	movs	r3, #1
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	20000450 	.word	0x20000450

080014f8 <sim_init>:


void sim_init(sim_t* psim, UART_HandleTypeDef* huart, char* apn, char* username, char* password){
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
 8001504:	603b      	str	r3, [r7, #0]
	psim->huart = huart;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	68ba      	ldr	r2, [r7, #8]
 800150a:	601a      	str	r2, [r3, #0]
	psim->apn = apn;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	605a      	str	r2, [r3, #4]
	psim->username = username;
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	683a      	ldr	r2, [r7, #0]
 8001516:	609a      	str	r2, [r3, #8]
	psim->password = password;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	69ba      	ldr	r2, [r7, #24]
 800151c:	60da      	str	r2, [r3, #12]
	psim->app_network = false;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	2200      	movs	r2, #0
 8001522:	745a      	strb	r2, [r3, #17]


}
 8001524:	bf00      	nop
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	bc80      	pop	{r7}
 800152c:	4770      	bx	lr
	...

08001530 <sim_event_poll_once>:
}




void sim_event_poll_once(sim_t* psim, uint32_t timeout){
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
//	HAL_UARTEx_ReceiveToIdle(psim->huart, sim_event_buff, SIM_EVENT_BUFF_SIZE, &sim_event_rx_len, timeout);
	HAL_UART_Receive(psim->huart, sim_event_buff, SIM_EVENT_BUFF_SIZE, timeout);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6818      	ldr	r0, [r3, #0]
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	2232      	movs	r2, #50	@ 0x32
 8001542:	4903      	ldr	r1, [pc, #12]	@ (8001550 <sim_event_poll_once+0x20>)
 8001544:	f004 fc1f 	bl	8005d86 <HAL_UART_Receive>

}
 8001548:	bf00      	nop
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000484 	.word	0x20000484

08001554 <sim_event_handler>:




void sim_event_handler(sim_t* psim, char* event_buff){
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]

	if(strlen(event_buff) > 0){
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d01b      	beq.n	800159e <sim_event_handler+0x4a>
		if(find_substr(event_buff, "+APP")){
 8001566:	4910      	ldr	r1, [pc, #64]	@ (80015a8 <sim_event_handler+0x54>)
 8001568:	6838      	ldr	r0, [r7, #0]
 800156a:	f7fe fe0b 	bl	8000184 <find_substr>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d014      	beq.n	800159e <sim_event_handler+0x4a>
			if(find_substr(event_buff, "ACTIVE")){
 8001574:	490d      	ldr	r1, [pc, #52]	@ (80015ac <sim_event_handler+0x58>)
 8001576:	6838      	ldr	r0, [r7, #0]
 8001578:	f7fe fe04 	bl	8000184 <find_substr>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d003      	beq.n	800158a <sim_event_handler+0x36>
				psim->app_network = true;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2201      	movs	r2, #1
 8001586:	745a      	strb	r2, [r3, #17]
			else if(find_substr(event_buff, "DEACTIVE")){
				psim->app_network = false;
			}
		}
	}
}
 8001588:	e009      	b.n	800159e <sim_event_handler+0x4a>
			else if(find_substr(event_buff, "DEACTIVE")){
 800158a:	4909      	ldr	r1, [pc, #36]	@ (80015b0 <sim_event_handler+0x5c>)
 800158c:	6838      	ldr	r0, [r7, #0]
 800158e:	f7fe fdf9 	bl	8000184 <find_substr>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d002      	beq.n	800159e <sim_event_handler+0x4a>
				psim->app_network = false;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2200      	movs	r2, #0
 800159c:	745a      	strb	r2, [r3, #17]
}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	08007c88 	.word	0x08007c88
 80015ac:	08007c90 	.word	0x08007c90
 80015b0:	08007c98 	.word	0x08007c98

080015b4 <sim_test_at>:





bool sim_test_at(sim_t* psim){
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	if(at_execute(psim->huart, sim_rx_buff, "", SIM_AT_MIN_TIMEOUT)){
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80015c4:	4a0a      	ldr	r2, [pc, #40]	@ (80015f0 <sim_test_at+0x3c>)
 80015c6:	490b      	ldr	r1, [pc, #44]	@ (80015f4 <sim_test_at+0x40>)
 80015c8:	f7fe fec0 	bl	800034c <at_execute>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d006      	beq.n	80015e0 <sim_test_at+0x2c>
			psim->state = SIM_STATE_AT_OK;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	741a      	strb	r2, [r3, #16]
			return _sim_finish_operation();
 80015d8:	f7ff ff84 	bl	80014e4 <_sim_finish_operation>
 80015dc:	4603      	mov	r3, r0
 80015de:	e003      	b.n	80015e8 <sim_test_at+0x34>
	}
	else{
		psim->state = SIM_STATE_OFF;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	22ff      	movs	r2, #255	@ 0xff
 80015e4:	741a      	strb	r2, [r3, #16]
	}
	return false;
 80015e6:	2300      	movs	r3, #0
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	08007ca4 	.word	0x08007ca4
 80015f4:	20000450 	.word	0x20000450

080015f8 <sim_reboot>:



bool sim_reboot(sim_t* psim){
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af04      	add	r7, sp, #16
 80015fe:	6078      	str	r0, [r7, #4]
	sim_init(psim, psim->huart, psim->apn, psim->username, psim->password);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6819      	ldr	r1, [r3, #0]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	685a      	ldr	r2, [r3, #4]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6898      	ldr	r0, [r3, #8]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	4603      	mov	r3, r0
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7ff ff6f 	bl	80014f8 <sim_init>
	if(at_write_blocking(psim->huart, sim_rx_buff, cfun, SIM_AT_MIN_TIMEOUT, 2, "1,", "1")){
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6818      	ldr	r0, [r3, #0]
 800161e:	4b0b      	ldr	r3, [pc, #44]	@ (800164c <sim_reboot+0x54>)
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	4b0b      	ldr	r3, [pc, #44]	@ (8001650 <sim_reboot+0x58>)
 8001624:	9302      	str	r3, [sp, #8]
 8001626:	4b0b      	ldr	r3, [pc, #44]	@ (8001654 <sim_reboot+0x5c>)
 8001628:	9301      	str	r3, [sp, #4]
 800162a:	2302      	movs	r3, #2
 800162c:	9300      	str	r3, [sp, #0]
 800162e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001632:	4909      	ldr	r1, [pc, #36]	@ (8001658 <sim_reboot+0x60>)
 8001634:	f7fe ff2c 	bl	8000490 <at_write_blocking>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <sim_reboot+0x4a>
		return true;
 800163e:	2301      	movs	r3, #1
 8001640:	e000      	b.n	8001644 <sim_reboot+0x4c>
	}
	return false;
 8001642:	2300      	movs	r3, #0
}
 8001644:	4618      	mov	r0, r3
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000220 	.word	0x20000220
 8001650:	08007ca8 	.word	0x08007ca8
 8001654:	08007cac 	.word	0x08007cac
 8001658:	20000450 	.word	0x20000450

0800165c <sim_report_error_enable>:



bool sim_report_error_enable(sim_t* psim){
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af02      	add	r7, sp, #8
 8001662:	6078      	str	r0, [r7, #4]
	if(at_write(psim->huart, sim_rx_buff, cmee, 5000, 1, "2")){
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6818      	ldr	r0, [r3, #0]
 8001668:	4b0c      	ldr	r3, [pc, #48]	@ (800169c <sim_report_error_enable+0x40>)
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <sim_report_error_enable+0x44>)
 800166e:	9301      	str	r3, [sp, #4]
 8001670:	2301      	movs	r3, #1
 8001672:	9300      	str	r3, [sp, #0]
 8001674:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001678:	490a      	ldr	r1, [pc, #40]	@ (80016a4 <sim_report_error_enable+0x48>)
 800167a:	f7fe fdf1 	bl	8000260 <at_write>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d006      	beq.n	8001692 <sim_report_error_enable+0x36>
		psim->state = SIM_STATE_REPORT_ERROR_ENABLED;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2201      	movs	r2, #1
 8001688:	741a      	strb	r2, [r3, #16]
		return _sim_finish_operation();
 800168a:	f7ff ff2b 	bl	80014e4 <_sim_finish_operation>
 800168e:	4603      	mov	r3, r0
 8001690:	e000      	b.n	8001694 <sim_report_error_enable+0x38>
	}
	return false;
 8001692:	2300      	movs	r3, #0
}
 8001694:	4618      	mov	r0, r3
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000228 	.word	0x20000228
 80016a0:	08007cb0 	.word	0x08007cb0
 80016a4:	20000450 	.word	0x20000450

080016a8 <sim_is_ready>:




bool sim_is_ready(sim_t* psim){
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
	if(psim->state >= SIM_STATE_AT_OK){
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	db36      	blt.n	8001728 <sim_is_ready+0x80>
		if(at_read_blocking(psim->huart, sim_rx_buff, cpin, SIM_AT_MIN_TIMEOUT)){
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6818      	ldr	r0, [r3, #0]
 80016be:	4b1d      	ldr	r3, [pc, #116]	@ (8001734 <sim_is_ready+0x8c>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80016c6:	491c      	ldr	r1, [pc, #112]	@ (8001738 <sim_is_ready+0x90>)
 80016c8:	f7fe fea0 	bl	800040c <at_read_blocking>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d009      	beq.n	80016e6 <sim_is_ready+0x3e>
			if(find_substr(sim_rx_buff, "READY")){
 80016d2:	491a      	ldr	r1, [pc, #104]	@ (800173c <sim_is_ready+0x94>)
 80016d4:	4818      	ldr	r0, [pc, #96]	@ (8001738 <sim_is_ready+0x90>)
 80016d6:	f7fe fd55 	bl	8000184 <find_substr>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d002      	beq.n	80016e6 <sim_is_ready+0x3e>
				psim->state = SIM_STATE_PIN_READY;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2202      	movs	r2, #2
 80016e4:	741a      	strb	r2, [r3, #16]
			}
			else{

			}
		}
		if(psim->state == SIM_STATE_PIN_READY){
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d119      	bne.n	8001724 <sim_is_ready+0x7c>
			if(at_read_blocking(psim->huart, sim_rx_buff, cfun, SIM_AT_MIN_TIMEOUT)){
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6818      	ldr	r0, [r3, #0]
 80016f4:	4b12      	ldr	r3, [pc, #72]	@ (8001740 <sim_is_ready+0x98>)
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80016fc:	490e      	ldr	r1, [pc, #56]	@ (8001738 <sim_is_ready+0x90>)
 80016fe:	f7fe fe85 	bl	800040c <at_read_blocking>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d00d      	beq.n	8001724 <sim_is_ready+0x7c>
				if(find_substr(sim_rx_buff, "+CFUN: 1")){
 8001708:	490e      	ldr	r1, [pc, #56]	@ (8001744 <sim_is_ready+0x9c>)
 800170a:	480b      	ldr	r0, [pc, #44]	@ (8001738 <sim_is_ready+0x90>)
 800170c:	f7fe fd3a 	bl	8000184 <find_substr>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d006      	beq.n	8001724 <sim_is_ready+0x7c>
					psim->state = SIM_STATE_FULL_FUNC;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2203      	movs	r2, #3
 800171a:	741a      	strb	r2, [r3, #16]
					return _sim_finish_operation();
 800171c:	f7ff fee2 	bl	80014e4 <_sim_finish_operation>
 8001720:	4603      	mov	r3, r0
 8001722:	e002      	b.n	800172a <sim_is_ready+0x82>
				else{

				}
			}
		}
		return false;
 8001724:	2300      	movs	r3, #0
 8001726:	e000      	b.n	800172a <sim_is_ready+0x82>
	}
	return false;
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	20000224 	.word	0x20000224
 8001738:	20000450 	.word	0x20000450
 800173c:	08007cb4 	.word	0x08007cb4
 8001740:	20000220 	.word	0x20000220
 8001744:	08007cbc 	.word	0x08007cbc

08001748 <sim_registered>:


bool sim_registered(sim_t* psim){
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
	if(psim->state == SIM_STATE_FULL_FUNC){
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8001756:	2b03      	cmp	r3, #3
 8001758:	d119      	bne.n	800178e <sim_registered+0x46>
		if(at_read(psim->huart, sim_rx_buff, creg, 5000)){
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6818      	ldr	r0, [r3, #0]
 800175e:	4b0e      	ldr	r3, [pc, #56]	@ (8001798 <sim_registered+0x50>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001766:	490d      	ldr	r1, [pc, #52]	@ (800179c <sim_registered+0x54>)
 8001768:	f7fe fd34 	bl	80001d4 <at_read>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d00d      	beq.n	800178e <sim_registered+0x46>
			if(find_substr(sim_rx_buff, "+CREG: 0,1")){
 8001772:	490b      	ldr	r1, [pc, #44]	@ (80017a0 <sim_registered+0x58>)
 8001774:	4809      	ldr	r0, [pc, #36]	@ (800179c <sim_registered+0x54>)
 8001776:	f7fe fd05 	bl	8000184 <find_substr>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d006      	beq.n	800178e <sim_registered+0x46>
				psim->state = SIM_STATE_CREG_OK;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2204      	movs	r2, #4
 8001784:	741a      	strb	r2, [r3, #16]
				return _sim_finish_operation();
 8001786:	f7ff fead 	bl	80014e4 <_sim_finish_operation>
 800178a:	4603      	mov	r3, r0
 800178c:	e000      	b.n	8001790 <sim_registered+0x48>
			else{

			}
		}
	}
	return false;
 800178e:	2300      	movs	r3, #0
}
 8001790:	4618      	mov	r0, r3
 8001792:	3708      	adds	r7, #8
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	2000022c 	.word	0x2000022c
 800179c:	20000450 	.word	0x20000450
 80017a0:	08007cc8 	.word	0x08007cc8

080017a4 <sim_gprs_registered>:



bool sim_gprs_registered(sim_t* psim){
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
	if(psim->state == SIM_STATE_CREG_OK){
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80017b2:	2b04      	cmp	r3, #4
 80017b4:	d119      	bne.n	80017ea <sim_gprs_registered+0x46>
		if(at_read(psim->huart, sim_rx_buff, cgreg, 5000)){
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6818      	ldr	r0, [r3, #0]
 80017ba:	4b0e      	ldr	r3, [pc, #56]	@ (80017f4 <sim_gprs_registered+0x50>)
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	f241 3388 	movw	r3, #5000	@ 0x1388
 80017c2:	490d      	ldr	r1, [pc, #52]	@ (80017f8 <sim_gprs_registered+0x54>)
 80017c4:	f7fe fd06 	bl	80001d4 <at_read>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d00d      	beq.n	80017ea <sim_gprs_registered+0x46>
			if(find_substr(sim_rx_buff, "+CGREG: 0,1")){
 80017ce:	490b      	ldr	r1, [pc, #44]	@ (80017fc <sim_gprs_registered+0x58>)
 80017d0:	4809      	ldr	r0, [pc, #36]	@ (80017f8 <sim_gprs_registered+0x54>)
 80017d2:	f7fe fcd7 	bl	8000184 <find_substr>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d006      	beq.n	80017ea <sim_gprs_registered+0x46>
				psim->state = SIM_STATE_CGREG_OK;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2205      	movs	r2, #5
 80017e0:	741a      	strb	r2, [r3, #16]
				return _sim_finish_operation();
 80017e2:	f7ff fe7f 	bl	80014e4 <_sim_finish_operation>
 80017e6:	4603      	mov	r3, r0
 80017e8:	e000      	b.n	80017ec <sim_gprs_registered+0x48>

			}
		}
	}

	return false;
 80017ea:	2300      	movs	r3, #0

}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20000230 	.word	0x20000230
 80017f8:	20000450 	.word	0x20000450
 80017fc:	08007cd4 	.word	0x08007cd4

08001800 <sim_gprs_connect>:



bool sim_gprs_connect(sim_t* psim){
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af04      	add	r7, sp, #16
 8001806:	6078      	str	r0, [r7, #4]
	if(psim->state == SIM_STATE_CGREG_OK){
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f993 3010 	ldrsb.w	r3, [r3, #16]
 800180e:	2b05      	cmp	r3, #5
 8001810:	d11d      	bne.n	800184e <sim_gprs_connect+0x4e>
		if(at_write_blocking(psim->huart, sim_rx_buff, cnact, 100, 2, "1,",SIM_APN_MTN) > 0){
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6818      	ldr	r0, [r3, #0]
 8001816:	4b12      	ldr	r3, [pc, #72]	@ (8001860 <sim_gprs_connect+0x60>)
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	4b12      	ldr	r3, [pc, #72]	@ (8001864 <sim_gprs_connect+0x64>)
 800181c:	9302      	str	r3, [sp, #8]
 800181e:	4b12      	ldr	r3, [pc, #72]	@ (8001868 <sim_gprs_connect+0x68>)
 8001820:	9301      	str	r3, [sp, #4]
 8001822:	2302      	movs	r3, #2
 8001824:	9300      	str	r3, [sp, #0]
 8001826:	2364      	movs	r3, #100	@ 0x64
 8001828:	4910      	ldr	r1, [pc, #64]	@ (800186c <sim_gprs_connect+0x6c>)
 800182a:	f7fe fe31 	bl	8000490 <at_write_blocking>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	dd0c      	ble.n	800184e <sim_gprs_connect+0x4e>
//			sim_event_handler(psim);
			sim_event_poll_once(psim, 10000);
 8001834:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f7ff fe79 	bl	8001530 <sim_event_poll_once>
			sim_event_handler(psim, sim_event_buff);
 800183e:	490c      	ldr	r1, [pc, #48]	@ (8001870 <sim_gprs_connect+0x70>)
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f7ff fe87 	bl	8001554 <sim_event_handler>
			return _sim_finish_operation();
 8001846:	f7ff fe4d 	bl	80014e4 <_sim_finish_operation>
 800184a:	4603      	mov	r3, r0
 800184c:	e003      	b.n	8001856 <sim_gprs_connect+0x56>
		}

	}
	flush_buff(sim_rx_buff);
 800184e:	4807      	ldr	r0, [pc, #28]	@ (800186c <sim_gprs_connect+0x6c>)
 8001850:	f7fe fcac 	bl	80001ac <flush_buff>
	return false;
 8001854:	2300      	movs	r3, #0

}
 8001856:	4618      	mov	r0, r3
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000234 	.word	0x20000234
 8001864:	08007ce0 	.word	0x08007ce0
 8001868:	08007cac 	.word	0x08007cac
 800186c:	20000450 	.word	0x20000450
 8001870:	20000484 	.word	0x20000484

08001874 <sim_gprs_disconnect>:



bool sim_gprs_disconnect(sim_t* psim){
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af02      	add	r7, sp, #8
 800187a:	6078      	str	r0, [r7, #4]
	if(psim->state == SIM_STATE_CGREG_OK){
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8001882:	2b05      	cmp	r3, #5
 8001884:	d116      	bne.n	80018b4 <sim_gprs_disconnect+0x40>
		if(at_write_blocking(psim->huart, sim_rx_buff, cnact, 5000, 1, "0") > 0){
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6818      	ldr	r0, [r3, #0]
 800188a:	4b0e      	ldr	r3, [pc, #56]	@ (80018c4 <sim_gprs_disconnect+0x50>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	4b0e      	ldr	r3, [pc, #56]	@ (80018c8 <sim_gprs_disconnect+0x54>)
 8001890:	9301      	str	r3, [sp, #4]
 8001892:	2301      	movs	r3, #1
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	f241 3388 	movw	r3, #5000	@ 0x1388
 800189a:	490c      	ldr	r1, [pc, #48]	@ (80018cc <sim_gprs_disconnect+0x58>)
 800189c:	f7fe fdf8 	bl	8000490 <at_write_blocking>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	dd06      	ble.n	80018b4 <sim_gprs_disconnect+0x40>
			psim->app_network = false;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	745a      	strb	r2, [r3, #17]
//			sim_event_handler(psim);
//			sim_event_poll_once(psim, 60000);
//			sim_event_handler(psim);
			return _sim_finish_operation();
 80018ac:	f7ff fe1a 	bl	80014e4 <_sim_finish_operation>
 80018b0:	4603      	mov	r3, r0
 80018b2:	e003      	b.n	80018bc <sim_gprs_disconnect+0x48>
		}

	}
	flush_buff(sim_rx_buff);
 80018b4:	4805      	ldr	r0, [pc, #20]	@ (80018cc <sim_gprs_disconnect+0x58>)
 80018b6:	f7fe fc79 	bl	80001ac <flush_buff>
	return false;
 80018ba:	2300      	movs	r3, #0

}
 80018bc:	4618      	mov	r0, r3
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	20000234 	.word	0x20000234
 80018c8:	08007cf0 	.word	0x08007cf0
 80018cc:	20000450 	.word	0x20000450

080018d0 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af04      	add	r7, sp, #16
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	460b      	mov	r3, r1
 80018da:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 80018dc:	230a      	movs	r3, #10
 80018de:	9302      	str	r3, [sp, #8]
 80018e0:	2301      	movs	r3, #1
 80018e2:	9301      	str	r3, [sp, #4]
 80018e4:	1cfb      	adds	r3, r7, #3
 80018e6:	9300      	str	r3, [sp, #0]
 80018e8:	2301      	movs	r3, #1
 80018ea:	2200      	movs	r2, #0
 80018ec:	2178      	movs	r1, #120	@ 0x78
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f001 fe52 	bl	8003598 <HAL_I2C_Mem_Write>
 80018f4:	4603      	mov	r3, r0
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
	...

08001900 <ssd1306_Init>:

//
//  Initialize the oled screen
//
uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
    // Wait for the screen to boot
    HAL_Delay(100);
 8001908:	2064      	movs	r0, #100	@ 0x64
 800190a:	f000 fcf9 	bl	8002300 <HAL_Delay>
    int status = 0;
 800190e:	2300      	movs	r3, #0
 8001910:	60fb      	str	r3, [r7, #12]

    // Init LCD
    status += ssd1306_WriteCommand(hi2c, 0xAE);   // Display off
 8001912:	21ae      	movs	r1, #174	@ 0xae
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f7ff ffdb 	bl	80018d0 <ssd1306_WriteCommand>
 800191a:	4603      	mov	r3, r0
 800191c:	461a      	mov	r2, r3
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	4413      	add	r3, r2
 8001922:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
 8001924:	2120      	movs	r1, #32
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f7ff ffd2 	bl	80018d0 <ssd1306_WriteCommand>
 800192c:	4603      	mov	r3, r0
 800192e:	461a      	mov	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4413      	add	r3, r2
 8001934:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001936:	2110      	movs	r1, #16
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff ffc9 	bl	80018d0 <ssd1306_WriteCommand>
 800193e:	4603      	mov	r3, r0
 8001940:	461a      	mov	r2, r3
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	4413      	add	r3, r2
 8001946:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mode,0-7
 8001948:	21b0      	movs	r1, #176	@ 0xb0
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f7ff ffc0 	bl	80018d0 <ssd1306_WriteCommand>
 8001950:	4603      	mov	r3, r0
 8001952:	461a      	mov	r2, r3
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	4413      	add	r3, r2
 8001958:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 800195a:	21c8      	movs	r1, #200	@ 0xc8
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f7ff ffb7 	bl	80018d0 <ssd1306_WriteCommand>
 8001962:	4603      	mov	r3, r0
 8001964:	461a      	mov	r2, r3
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	4413      	add	r3, r2
 800196a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
 800196c:	2100      	movs	r1, #0
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff ffae 	bl	80018d0 <ssd1306_WriteCommand>
 8001974:	4603      	mov	r3, r0
 8001976:	461a      	mov	r2, r3
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	4413      	add	r3, r2
 800197c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 800197e:	2110      	movs	r1, #16
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff ffa5 	bl	80018d0 <ssd1306_WriteCommand>
 8001986:	4603      	mov	r3, r0
 8001988:	461a      	mov	r2, r3
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	4413      	add	r3, r2
 800198e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 8001990:	2140      	movs	r1, #64	@ 0x40
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f7ff ff9c 	bl	80018d0 <ssd1306_WriteCommand>
 8001998:	4603      	mov	r3, r0
 800199a:	461a      	mov	r2, r3
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	4413      	add	r3, r2
 80019a0:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 80019a2:	2181      	movs	r1, #129	@ 0x81
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7ff ff93 	bl	80018d0 <ssd1306_WriteCommand>
 80019aa:	4603      	mov	r3, r0
 80019ac:	461a      	mov	r2, r3
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	4413      	add	r3, r2
 80019b2:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xFF);
 80019b4:	21ff      	movs	r1, #255	@ 0xff
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f7ff ff8a 	bl	80018d0 <ssd1306_WriteCommand>
 80019bc:	4603      	mov	r3, r0
 80019be:	461a      	mov	r2, r3
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	4413      	add	r3, r2
 80019c4:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 80019c6:	21a1      	movs	r1, #161	@ 0xa1
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f7ff ff81 	bl	80018d0 <ssd1306_WriteCommand>
 80019ce:	4603      	mov	r3, r0
 80019d0:	461a      	mov	r2, r3
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	4413      	add	r3, r2
 80019d6:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 80019d8:	21a6      	movs	r1, #166	@ 0xa6
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f7ff ff78 	bl	80018d0 <ssd1306_WriteCommand>
 80019e0:	4603      	mov	r3, r0
 80019e2:	461a      	mov	r2, r3
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	4413      	add	r3, r2
 80019e8:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA8);   // Set multiplex ratio(1 to 64)
 80019ea:	21a8      	movs	r1, #168	@ 0xa8
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f7ff ff6f 	bl	80018d0 <ssd1306_WriteCommand>
 80019f2:	4603      	mov	r3, r0
 80019f4:	461a      	mov	r2, r3
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	4413      	add	r3, r2
 80019fa:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
 80019fc:	213f      	movs	r1, #63	@ 0x3f
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f7ff ff66 	bl	80018d0 <ssd1306_WriteCommand>
 8001a04:	4603      	mov	r3, r0
 8001a06:	461a      	mov	r2, r3
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA4);   // 0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001a0e:	21a4      	movs	r1, #164	@ 0xa4
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff ff5d 	bl	80018d0 <ssd1306_WriteCommand>
 8001a16:	4603      	mov	r3, r0
 8001a18:	461a      	mov	r2, r3
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
 8001a20:	21d3      	movs	r1, #211	@ 0xd3
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f7ff ff54 	bl	80018d0 <ssd1306_WriteCommand>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	4413      	add	r3, r2
 8001a30:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 8001a32:	2100      	movs	r1, #0
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f7ff ff4b 	bl	80018d0 <ssd1306_WriteCommand>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	4413      	add	r3, r2
 8001a42:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator frequency
 8001a44:	21d5      	movs	r1, #213	@ 0xd5
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f7ff ff42 	bl	80018d0 <ssd1306_WriteCommand>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	461a      	mov	r2, r3
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4413      	add	r3, r2
 8001a54:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 8001a56:	21f0      	movs	r1, #240	@ 0xf0
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f7ff ff39 	bl	80018d0 <ssd1306_WriteCommand>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	461a      	mov	r2, r3
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	4413      	add	r3, r2
 8001a66:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 8001a68:	21d9      	movs	r1, #217	@ 0xd9
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff ff30 	bl	80018d0 <ssd1306_WriteCommand>
 8001a70:	4603      	mov	r3, r0
 8001a72:	461a      	mov	r2, r3
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	4413      	add	r3, r2
 8001a78:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x22);
 8001a7a:	2122      	movs	r1, #34	@ 0x22
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f7ff ff27 	bl	80018d0 <ssd1306_WriteCommand>
 8001a82:	4603      	mov	r3, r0
 8001a84:	461a      	mov	r2, r3
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	4413      	add	r3, r2
 8001a8a:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDA);   // Set com pins hardware configuration
 8001a8c:	21da      	movs	r1, #218	@ 0xda
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f7ff ff1e 	bl	80018d0 <ssd1306_WriteCommand>
 8001a94:	4603      	mov	r3, r0
 8001a96:	461a      	mov	r2, r3
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_COM_LR_REMAP << 5 | SSD1306_COM_ALTERNATIVE_PIN_CONFIG << 4 | 0x02);   
 8001a9e:	2112      	movs	r1, #18
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f7ff ff15 	bl	80018d0 <ssd1306_WriteCommand>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	4413      	add	r3, r2
 8001aae:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDB);   // Set vcomh
 8001ab0:	21db      	movs	r1, #219	@ 0xdb
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff ff0c 	bl	80018d0 <ssd1306_WriteCommand>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	461a      	mov	r2, r3
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	4413      	add	r3, r2
 8001ac0:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
 8001ac2:	2120      	movs	r1, #32
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f7ff ff03 	bl	80018d0 <ssd1306_WriteCommand>
 8001aca:	4603      	mov	r3, r0
 8001acc:	461a      	mov	r2, r3
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 8001ad4:	218d      	movs	r1, #141	@ 0x8d
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f7ff fefa 	bl	80018d0 <ssd1306_WriteCommand>
 8001adc:	4603      	mov	r3, r0
 8001ade:	461a      	mov	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x14);   //
 8001ae6:	2114      	movs	r1, #20
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f7ff fef1 	bl	80018d0 <ssd1306_WriteCommand>
 8001aee:	4603      	mov	r3, r0
 8001af0:	461a      	mov	r2, r3
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	4413      	add	r3, r2
 8001af6:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 8001af8:	21af      	movs	r1, #175	@ 0xaf
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7ff fee8 	bl	80018d0 <ssd1306_WriteCommand>
 8001b00:	4603      	mov	r3, r0
 8001b02:	461a      	mov	r2, r3
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	4413      	add	r3, r2
 8001b08:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <ssd1306_Init+0x214>
        return 1;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e00f      	b.n	8001b34 <ssd1306_Init+0x234>
    }

    // Clear screen
    ssd1306_Fill(Black);
 8001b14:	2000      	movs	r0, #0
 8001b16:	f000 f813 	bl	8001b40 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen(hi2c);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f000 f832 	bl	8001b84 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001b20:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <ssd1306_Init+0x23c>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001b26:	4b05      	ldr	r3, [pc, #20]	@ (8001b3c <ssd1306_Init+0x23c>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8001b2c:	4b03      	ldr	r3, [pc, #12]	@ (8001b3c <ssd1306_Init+0x23c>)
 8001b2e:	2201      	movs	r2, #1
 8001b30:	715a      	strb	r2, [r3, #5]

    return 0;
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3710      	adds	r7, #16
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	200008b8 	.word	0x200008b8

08001b40 <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b085      	sub	sp, #20
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	71fb      	strb	r3, [r7, #7]
    // Fill screenbuffer with a constant value (color)
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	e00d      	b.n	8001b6c <ssd1306_Fill+0x2c>
    {
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001b50:	79fb      	ldrb	r3, [r7, #7]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <ssd1306_Fill+0x1a>
 8001b56:	2100      	movs	r1, #0
 8001b58:	e000      	b.n	8001b5c <ssd1306_Fill+0x1c>
 8001b5a:	21ff      	movs	r1, #255	@ 0xff
 8001b5c:	4a08      	ldr	r2, [pc, #32]	@ (8001b80 <ssd1306_Fill+0x40>)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	4413      	add	r3, r2
 8001b62:	460a      	mov	r2, r1
 8001b64:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b72:	d3ed      	bcc.n	8001b50 <ssd1306_Fill+0x10>
    }
}
 8001b74:	bf00      	nop
 8001b76:	bf00      	nop
 8001b78:	3714      	adds	r7, #20
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr
 8001b80:	200004b8 	.word	0x200004b8

08001b84 <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b088      	sub	sp, #32
 8001b88:	af04      	add	r7, sp, #16
 8001b8a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for (i = 0; i < 8; i++) {
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	73fb      	strb	r3, [r7, #15]
 8001b90:	e020      	b.n	8001bd4 <ssd1306_UpdateScreen+0x50>
        ssd1306_WriteCommand(hi2c, 0xB0 + i);
 8001b92:	7bfb      	ldrb	r3, [r7, #15]
 8001b94:	3b50      	subs	r3, #80	@ 0x50
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	4619      	mov	r1, r3
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f7ff fe98 	bl	80018d0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x00);
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f7ff fe94 	bl	80018d0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x10);
 8001ba8:	2110      	movs	r1, #16
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7ff fe90 	bl	80018d0 <ssd1306_WriteCommand>

        HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 8001bb0:	7bfb      	ldrb	r3, [r7, #15]
 8001bb2:	01db      	lsls	r3, r3, #7
 8001bb4:	4a0b      	ldr	r2, [pc, #44]	@ (8001be4 <ssd1306_UpdateScreen+0x60>)
 8001bb6:	4413      	add	r3, r2
 8001bb8:	2264      	movs	r2, #100	@ 0x64
 8001bba:	9202      	str	r2, [sp, #8]
 8001bbc:	2280      	movs	r2, #128	@ 0x80
 8001bbe:	9201      	str	r2, [sp, #4]
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	2240      	movs	r2, #64	@ 0x40
 8001bc6:	2178      	movs	r1, #120	@ 0x78
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f001 fce5 	bl	8003598 <HAL_I2C_Mem_Write>
    for (i = 0; i < 8; i++) {
 8001bce:	7bfb      	ldrb	r3, [r7, #15]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	73fb      	strb	r3, [r7, #15]
 8001bd4:	7bfb      	ldrb	r3, [r7, #15]
 8001bd6:	2b07      	cmp	r3, #7
 8001bd8:	d9db      	bls.n	8001b92 <ssd1306_UpdateScreen+0xe>
    }
}
 8001bda:	bf00      	nop
 8001bdc:	bf00      	nop
 8001bde:	3710      	adds	r7, #16
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	200004b8 	.word	0x200004b8

08001be8 <ssd1306_DrawPixel>:
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	71fb      	strb	r3, [r7, #7]
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	71bb      	strb	r3, [r7, #6]
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 8001bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	db48      	blt.n	8001c94 <ssd1306_DrawPixel+0xac>
 8001c02:	79bb      	ldrb	r3, [r7, #6]
 8001c04:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c06:	d845      	bhi.n	8001c94 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted)
 8001c08:	4b25      	ldr	r3, [pc, #148]	@ (8001ca0 <ssd1306_DrawPixel+0xb8>)
 8001c0a:	791b      	ldrb	r3, [r3, #4]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d006      	beq.n	8001c1e <ssd1306_DrawPixel+0x36>
    {
        color = (SSD1306_COLOR)!color;
 8001c10:	797b      	ldrb	r3, [r7, #5]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	bf0c      	ite	eq
 8001c16:	2301      	moveq	r3, #1
 8001c18:	2300      	movne	r3, #0
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the correct color
    if (color == White)
 8001c1e:	797b      	ldrb	r3, [r7, #5]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d11a      	bne.n	8001c5a <ssd1306_DrawPixel+0x72>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001c24:	79fa      	ldrb	r2, [r7, #7]
 8001c26:	79bb      	ldrb	r3, [r7, #6]
 8001c28:	08db      	lsrs	r3, r3, #3
 8001c2a:	b2d8      	uxtb	r0, r3
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	01db      	lsls	r3, r3, #7
 8001c30:	4413      	add	r3, r2
 8001c32:	4a1c      	ldr	r2, [pc, #112]	@ (8001ca4 <ssd1306_DrawPixel+0xbc>)
 8001c34:	5cd3      	ldrb	r3, [r2, r3]
 8001c36:	b25a      	sxtb	r2, r3
 8001c38:	79bb      	ldrb	r3, [r7, #6]
 8001c3a:	f003 0307 	and.w	r3, r3, #7
 8001c3e:	2101      	movs	r1, #1
 8001c40:	fa01 f303 	lsl.w	r3, r1, r3
 8001c44:	b25b      	sxtb	r3, r3
 8001c46:	4313      	orrs	r3, r2
 8001c48:	b259      	sxtb	r1, r3
 8001c4a:	79fa      	ldrb	r2, [r7, #7]
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	01db      	lsls	r3, r3, #7
 8001c50:	4413      	add	r3, r2
 8001c52:	b2c9      	uxtb	r1, r1
 8001c54:	4a13      	ldr	r2, [pc, #76]	@ (8001ca4 <ssd1306_DrawPixel+0xbc>)
 8001c56:	54d1      	strb	r1, [r2, r3]
 8001c58:	e01d      	b.n	8001c96 <ssd1306_DrawPixel+0xae>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001c5a:	79fa      	ldrb	r2, [r7, #7]
 8001c5c:	79bb      	ldrb	r3, [r7, #6]
 8001c5e:	08db      	lsrs	r3, r3, #3
 8001c60:	b2d8      	uxtb	r0, r3
 8001c62:	4603      	mov	r3, r0
 8001c64:	01db      	lsls	r3, r3, #7
 8001c66:	4413      	add	r3, r2
 8001c68:	4a0e      	ldr	r2, [pc, #56]	@ (8001ca4 <ssd1306_DrawPixel+0xbc>)
 8001c6a:	5cd3      	ldrb	r3, [r2, r3]
 8001c6c:	b25a      	sxtb	r2, r3
 8001c6e:	79bb      	ldrb	r3, [r7, #6]
 8001c70:	f003 0307 	and.w	r3, r3, #7
 8001c74:	2101      	movs	r1, #1
 8001c76:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7a:	b25b      	sxtb	r3, r3
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	b25b      	sxtb	r3, r3
 8001c80:	4013      	ands	r3, r2
 8001c82:	b259      	sxtb	r1, r3
 8001c84:	79fa      	ldrb	r2, [r7, #7]
 8001c86:	4603      	mov	r3, r0
 8001c88:	01db      	lsls	r3, r3, #7
 8001c8a:	4413      	add	r3, r2
 8001c8c:	b2c9      	uxtb	r1, r1
 8001c8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ca4 <ssd1306_DrawPixel+0xbc>)
 8001c90:	54d1      	strb	r1, [r2, r3]
 8001c92:	e000      	b.n	8001c96 <ssd1306_DrawPixel+0xae>
        return;
 8001c94:	bf00      	nop
    }
}
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	200008b8 	.word	0x200008b8
 8001ca4:	200004b8 	.word	0x200004b8

08001ca8 <ssd1306_WriteChar>:
//  ch      => Character to write
//  Font    => Font to use
//  color   => Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 8001ca8:	b590      	push	{r4, r7, lr}
 8001caa:	b089      	sub	sp, #36	@ 0x24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4604      	mov	r4, r0
 8001cb0:	1d38      	adds	r0, r7, #4
 8001cb2:	e880 0006 	stmia.w	r0, {r1, r2}
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	4623      	mov	r3, r4
 8001cba:	73fb      	strb	r3, [r7, #15]
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001cc0:	4b38      	ldr	r3, [pc, #224]	@ (8001da4 <ssd1306_WriteChar+0xfc>)
 8001cc2:	881b      	ldrh	r3, [r3, #0]
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	793b      	ldrb	r3, [r7, #4]
 8001cc8:	4413      	add	r3, r2
 8001cca:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ccc:	dc06      	bgt.n	8001cdc <ssd1306_WriteChar+0x34>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 8001cce:	4b35      	ldr	r3, [pc, #212]	@ (8001da4 <ssd1306_WriteChar+0xfc>)
 8001cd0:	885b      	ldrh	r3, [r3, #2]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	797b      	ldrb	r3, [r7, #5]
 8001cd6:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001cd8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cda:	dd01      	ble.n	8001ce0 <ssd1306_WriteChar+0x38>
    {
        // Not enough space on current line
        return 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	e05c      	b.n	8001d9a <ssd1306_WriteChar+0xf2>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++)
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	61fb      	str	r3, [r7, #28]
 8001ce4:	e04c      	b.n	8001d80 <ssd1306_WriteChar+0xd8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	7bfb      	ldrb	r3, [r7, #15]
 8001cea:	3b20      	subs	r3, #32
 8001cec:	7979      	ldrb	r1, [r7, #5]
 8001cee:	fb01 f303 	mul.w	r3, r1, r3
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	440b      	add	r3, r1
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	4413      	add	r3, r2
 8001cfc:	881b      	ldrh	r3, [r3, #0]
 8001cfe:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 8001d00:	2300      	movs	r3, #0
 8001d02:	61bb      	str	r3, [r7, #24]
 8001d04:	e034      	b.n	8001d70 <ssd1306_WriteChar+0xc8>
        {
            if ((b << j) & 0x8000)
 8001d06:	697a      	ldr	r2, [r7, #20]
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d012      	beq.n	8001d3c <ssd1306_WriteChar+0x94>
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001d16:	4b23      	ldr	r3, [pc, #140]	@ (8001da4 <ssd1306_WriteChar+0xfc>)
 8001d18:	881b      	ldrh	r3, [r3, #0]
 8001d1a:	b2da      	uxtb	r2, r3
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	4413      	add	r3, r2
 8001d22:	b2d8      	uxtb	r0, r3
 8001d24:	4b1f      	ldr	r3, [pc, #124]	@ (8001da4 <ssd1306_WriteChar+0xfc>)
 8001d26:	885b      	ldrh	r3, [r3, #2]
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	4413      	add	r3, r2
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	7bba      	ldrb	r2, [r7, #14]
 8001d34:	4619      	mov	r1, r3
 8001d36:	f7ff ff57 	bl	8001be8 <ssd1306_DrawPixel>
 8001d3a:	e016      	b.n	8001d6a <ssd1306_WriteChar+0xc2>
            }
            else
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001d3c:	4b19      	ldr	r3, [pc, #100]	@ (8001da4 <ssd1306_WriteChar+0xfc>)
 8001d3e:	881b      	ldrh	r3, [r3, #0]
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	4413      	add	r3, r2
 8001d48:	b2d8      	uxtb	r0, r3
 8001d4a:	4b16      	ldr	r3, [pc, #88]	@ (8001da4 <ssd1306_WriteChar+0xfc>)
 8001d4c:	885b      	ldrh	r3, [r3, #2]
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	4413      	add	r3, r2
 8001d56:	b2d9      	uxtb	r1, r3
 8001d58:	7bbb      	ldrb	r3, [r7, #14]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	bf0c      	ite	eq
 8001d5e:	2301      	moveq	r3, #1
 8001d60:	2300      	movne	r3, #0
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	461a      	mov	r2, r3
 8001d66:	f7ff ff3f 	bl	8001be8 <ssd1306_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++)
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	61bb      	str	r3, [r7, #24]
 8001d70:	793b      	ldrb	r3, [r7, #4]
 8001d72:	461a      	mov	r2, r3
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d3c5      	bcc.n	8001d06 <ssd1306_WriteChar+0x5e>
    for (i = 0; i < Font.FontHeight; i++)
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	61fb      	str	r3, [r7, #28]
 8001d80:	797b      	ldrb	r3, [r7, #5]
 8001d82:	461a      	mov	r2, r3
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d3ad      	bcc.n	8001ce6 <ssd1306_WriteChar+0x3e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001d8a:	4b06      	ldr	r3, [pc, #24]	@ (8001da4 <ssd1306_WriteChar+0xfc>)
 8001d8c:	881b      	ldrh	r3, [r3, #0]
 8001d8e:	793a      	ldrb	r2, [r7, #4]
 8001d90:	4413      	add	r3, r2
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	4b03      	ldr	r3, [pc, #12]	@ (8001da4 <ssd1306_WriteChar+0xfc>)
 8001d96:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3724      	adds	r7, #36	@ 0x24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd90      	pop	{r4, r7, pc}
 8001da2:	bf00      	nop
 8001da4:	200008b8 	.word	0x200008b8

08001da8 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(const char* str, FontDef Font, SSD1306_COLOR color)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	1d38      	adds	r0, r7, #4
 8001db2:	e880 0006 	stmia.w	r0, {r1, r2}
 8001db6:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 8001db8:	e012      	b.n	8001de0 <ssd1306_WriteString+0x38>
    {
        if (ssd1306_WriteChar(*str, Font, color) != *str)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	7818      	ldrb	r0, [r3, #0]
 8001dbe:	78fb      	ldrb	r3, [r7, #3]
 8001dc0:	1d3a      	adds	r2, r7, #4
 8001dc2:	ca06      	ldmia	r2, {r1, r2}
 8001dc4:	f7ff ff70 	bl	8001ca8 <ssd1306_WriteChar>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	461a      	mov	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d002      	beq.n	8001dda <ssd1306_WriteString+0x32>
        {
            // Char could not be written
            return *str;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	e008      	b.n	8001dec <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	60fb      	str	r3, [r7, #12]
    while (*str)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d1e8      	bne.n	8001dba <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	781b      	ldrb	r3, [r3, #0]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3710      	adds	r7, #16
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <ssd1306_SetCursor>:

//
//  Set cursor position
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	460a      	mov	r2, r1
 8001dfe:	71fb      	strb	r3, [r7, #7]
 8001e00:	4613      	mov	r3, r2
 8001e02:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001e04:	79fb      	ldrb	r3, [r7, #7]
 8001e06:	b29a      	uxth	r2, r3
 8001e08:	4b05      	ldr	r3, [pc, #20]	@ (8001e20 <ssd1306_SetCursor+0x2c>)
 8001e0a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001e0c:	79bb      	ldrb	r3, [r7, #6]
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	4b03      	ldr	r3, [pc, #12]	@ (8001e20 <ssd1306_SetCursor+0x2c>)
 8001e12:	805a      	strh	r2, [r3, #2]
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bc80      	pop	{r7}
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	200008b8 	.word	0x200008b8

08001e24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e2a:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <HAL_MspInit+0x5c>)
 8001e2c:	699b      	ldr	r3, [r3, #24]
 8001e2e:	4a14      	ldr	r2, [pc, #80]	@ (8001e80 <HAL_MspInit+0x5c>)
 8001e30:	f043 0301 	orr.w	r3, r3, #1
 8001e34:	6193      	str	r3, [r2, #24]
 8001e36:	4b12      	ldr	r3, [pc, #72]	@ (8001e80 <HAL_MspInit+0x5c>)
 8001e38:	699b      	ldr	r3, [r3, #24]
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	60bb      	str	r3, [r7, #8]
 8001e40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e42:	4b0f      	ldr	r3, [pc, #60]	@ (8001e80 <HAL_MspInit+0x5c>)
 8001e44:	69db      	ldr	r3, [r3, #28]
 8001e46:	4a0e      	ldr	r2, [pc, #56]	@ (8001e80 <HAL_MspInit+0x5c>)
 8001e48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e4c:	61d3      	str	r3, [r2, #28]
 8001e4e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e80 <HAL_MspInit+0x5c>)
 8001e50:	69db      	ldr	r3, [r3, #28]
 8001e52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e56:	607b      	str	r3, [r7, #4]
 8001e58:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e84 <HAL_MspInit+0x60>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e6e:	60fb      	str	r3, [r7, #12]
 8001e70:	4a04      	ldr	r2, [pc, #16]	@ (8001e84 <HAL_MspInit+0x60>)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e76:	bf00      	nop
 8001e78:	3714      	adds	r7, #20
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr
 8001e80:	40021000 	.word	0x40021000
 8001e84:	40010000 	.word	0x40010000

08001e88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e8c:	bf00      	nop
 8001e8e:	e7fd      	b.n	8001e8c <NMI_Handler+0x4>

08001e90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e94:	bf00      	nop
 8001e96:	e7fd      	b.n	8001e94 <HardFault_Handler+0x4>

08001e98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e9c:	bf00      	nop
 8001e9e:	e7fd      	b.n	8001e9c <MemManage_Handler+0x4>

08001ea0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ea4:	bf00      	nop
 8001ea6:	e7fd      	b.n	8001ea4 <BusFault_Handler+0x4>

08001ea8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001eac:	bf00      	nop
 8001eae:	e7fd      	b.n	8001eac <UsageFault_Handler+0x4>

08001eb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eb4:	bf00      	nop
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr

08001ebc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr

08001ec8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ecc:	bf00      	nop
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr

08001ed4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ed8:	f000 f9f6 	bl	80022c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001edc:	bf00      	nop
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8001ee4:	4802      	ldr	r0, [pc, #8]	@ (8001ef0 <RTC_IRQHandler+0x10>)
 8001ee6:	f003 fdd5 	bl	8005a94 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	2000043c 	.word	0x2000043c

08001ef4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001ef8:	4802      	ldr	r0, [pc, #8]	@ (8001f04 <DMA1_Channel6_IRQHandler+0x10>)
 8001efa:	f000 fd83 	bl	8002a04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	20000954 	.word	0x20000954

08001f08 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f0c:	4802      	ldr	r0, [pc, #8]	@ (8001f18 <USART1_IRQHandler+0x10>)
 8001f0e:	f004 f933 	bl	8006178 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001f12:	bf00      	nop
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	200008c4 	.word	0x200008c4

08001f1c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f20:	4802      	ldr	r0, [pc, #8]	@ (8001f2c <USART2_IRQHandler+0x10>)
 8001f22:	f004 f929 	bl	8006178 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	2000090c 	.word	0x2000090c

08001f30 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001f34:	4802      	ldr	r0, [pc, #8]	@ (8001f40 <RTC_Alarm_IRQHandler+0x10>)
 8001f36:	f003 fae1 	bl	80054fc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	2000043c 	.word	0x2000043c

08001f44 <EXTI15_10_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI15_10_IRQHandler(void){
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001f48:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001f4c:	f001 f94a 	bl	80031e4 <HAL_GPIO_EXTI_IRQHandler>
}
 8001f50:	bf00      	nop
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b086      	sub	sp, #24
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f5c:	4a14      	ldr	r2, [pc, #80]	@ (8001fb0 <_sbrk+0x5c>)
 8001f5e:	4b15      	ldr	r3, [pc, #84]	@ (8001fb4 <_sbrk+0x60>)
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f68:	4b13      	ldr	r3, [pc, #76]	@ (8001fb8 <_sbrk+0x64>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d102      	bne.n	8001f76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f70:	4b11      	ldr	r3, [pc, #68]	@ (8001fb8 <_sbrk+0x64>)
 8001f72:	4a12      	ldr	r2, [pc, #72]	@ (8001fbc <_sbrk+0x68>)
 8001f74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f76:	4b10      	ldr	r3, [pc, #64]	@ (8001fb8 <_sbrk+0x64>)
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d207      	bcs.n	8001f94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f84:	f005 f880 	bl	8007088 <__errno>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	220c      	movs	r2, #12
 8001f8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f92:	e009      	b.n	8001fa8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f94:	4b08      	ldr	r3, [pc, #32]	@ (8001fb8 <_sbrk+0x64>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f9a:	4b07      	ldr	r3, [pc, #28]	@ (8001fb8 <_sbrk+0x64>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	4a05      	ldr	r2, [pc, #20]	@ (8001fb8 <_sbrk+0x64>)
 8001fa4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3718      	adds	r7, #24
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	20005000 	.word	0x20005000
 8001fb4:	00000400 	.word	0x00000400
 8001fb8:	200008c0 	.word	0x200008c0
 8001fbc:	20000ae8 	.word	0x20000ae8

08001fc0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr

08001fcc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fd0:	4b11      	ldr	r3, [pc, #68]	@ (8002018 <MX_USART1_UART_Init+0x4c>)
 8001fd2:	4a12      	ldr	r2, [pc, #72]	@ (800201c <MX_USART1_UART_Init+0x50>)
 8001fd4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001fd6:	4b10      	ldr	r3, [pc, #64]	@ (8002018 <MX_USART1_UART_Init+0x4c>)
 8001fd8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fdc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fde:	4b0e      	ldr	r3, [pc, #56]	@ (8002018 <MX_USART1_UART_Init+0x4c>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8002018 <MX_USART1_UART_Init+0x4c>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fea:	4b0b      	ldr	r3, [pc, #44]	@ (8002018 <MX_USART1_UART_Init+0x4c>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ff0:	4b09      	ldr	r3, [pc, #36]	@ (8002018 <MX_USART1_UART_Init+0x4c>)
 8001ff2:	220c      	movs	r2, #12
 8001ff4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ff6:	4b08      	ldr	r3, [pc, #32]	@ (8002018 <MX_USART1_UART_Init+0x4c>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ffc:	4b06      	ldr	r3, [pc, #24]	@ (8002018 <MX_USART1_UART_Init+0x4c>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002002:	4805      	ldr	r0, [pc, #20]	@ (8002018 <MX_USART1_UART_Init+0x4c>)
 8002004:	f003 fd90 	bl	8005b28 <HAL_UART_Init>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800200e:	f7fe fecf 	bl	8000db0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	200008c4 	.word	0x200008c4
 800201c:	40013800 	.word	0x40013800

08002020 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002024:	4b11      	ldr	r3, [pc, #68]	@ (800206c <MX_USART2_UART_Init+0x4c>)
 8002026:	4a12      	ldr	r2, [pc, #72]	@ (8002070 <MX_USART2_UART_Init+0x50>)
 8002028:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800202a:	4b10      	ldr	r3, [pc, #64]	@ (800206c <MX_USART2_UART_Init+0x4c>)
 800202c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002030:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002032:	4b0e      	ldr	r3, [pc, #56]	@ (800206c <MX_USART2_UART_Init+0x4c>)
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002038:	4b0c      	ldr	r3, [pc, #48]	@ (800206c <MX_USART2_UART_Init+0x4c>)
 800203a:	2200      	movs	r2, #0
 800203c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800203e:	4b0b      	ldr	r3, [pc, #44]	@ (800206c <MX_USART2_UART_Init+0x4c>)
 8002040:	2200      	movs	r2, #0
 8002042:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002044:	4b09      	ldr	r3, [pc, #36]	@ (800206c <MX_USART2_UART_Init+0x4c>)
 8002046:	220c      	movs	r2, #12
 8002048:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800204a:	4b08      	ldr	r3, [pc, #32]	@ (800206c <MX_USART2_UART_Init+0x4c>)
 800204c:	2200      	movs	r2, #0
 800204e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002050:	4b06      	ldr	r3, [pc, #24]	@ (800206c <MX_USART2_UART_Init+0x4c>)
 8002052:	2200      	movs	r2, #0
 8002054:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002056:	4805      	ldr	r0, [pc, #20]	@ (800206c <MX_USART2_UART_Init+0x4c>)
 8002058:	f003 fd66 	bl	8005b28 <HAL_UART_Init>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002062:	f7fe fea5 	bl	8000db0 <Error_Handler>
  /* USER CODE BEGIN USART2_Init 2 */


  /* USER CODE END USART2_Init 2 */

}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	2000090c 	.word	0x2000090c
 8002070:	40004400 	.word	0x40004400

08002074 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08a      	sub	sp, #40	@ 0x28
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800207c:	f107 0318 	add.w	r3, r7, #24
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a52      	ldr	r2, [pc, #328]	@ (80021d8 <HAL_UART_MspInit+0x164>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d13a      	bne.n	800210a <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002094:	4b51      	ldr	r3, [pc, #324]	@ (80021dc <HAL_UART_MspInit+0x168>)
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	4a50      	ldr	r2, [pc, #320]	@ (80021dc <HAL_UART_MspInit+0x168>)
 800209a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800209e:	6193      	str	r3, [r2, #24]
 80020a0:	4b4e      	ldr	r3, [pc, #312]	@ (80021dc <HAL_UART_MspInit+0x168>)
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020a8:	617b      	str	r3, [r7, #20]
 80020aa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ac:	4b4b      	ldr	r3, [pc, #300]	@ (80021dc <HAL_UART_MspInit+0x168>)
 80020ae:	699b      	ldr	r3, [r3, #24]
 80020b0:	4a4a      	ldr	r2, [pc, #296]	@ (80021dc <HAL_UART_MspInit+0x168>)
 80020b2:	f043 0304 	orr.w	r3, r3, #4
 80020b6:	6193      	str	r3, [r2, #24]
 80020b8:	4b48      	ldr	r3, [pc, #288]	@ (80021dc <HAL_UART_MspInit+0x168>)
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	f003 0304 	and.w	r3, r3, #4
 80020c0:	613b      	str	r3, [r7, #16]
 80020c2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80020c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ca:	2302      	movs	r3, #2
 80020cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020ce:	2303      	movs	r3, #3
 80020d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d2:	f107 0318 	add.w	r3, r7, #24
 80020d6:	4619      	mov	r1, r3
 80020d8:	4841      	ldr	r0, [pc, #260]	@ (80021e0 <HAL_UART_MspInit+0x16c>)
 80020da:	f000 fdc7 	bl	8002c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020e4:	2300      	movs	r3, #0
 80020e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e8:	2300      	movs	r3, #0
 80020ea:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ec:	f107 0318 	add.w	r3, r7, #24
 80020f0:	4619      	mov	r1, r3
 80020f2:	483b      	ldr	r0, [pc, #236]	@ (80021e0 <HAL_UART_MspInit+0x16c>)
 80020f4:	f000 fdba 	bl	8002c6c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80020f8:	2200      	movs	r2, #0
 80020fa:	2100      	movs	r1, #0
 80020fc:	2025      	movs	r0, #37	@ 0x25
 80020fe:	f000 fa0f 	bl	8002520 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002102:	2025      	movs	r0, #37	@ 0x25
 8002104:	f000 fa38 	bl	8002578 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002108:	e062      	b.n	80021d0 <HAL_UART_MspInit+0x15c>
  else if(uartHandle->Instance==USART2)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a35      	ldr	r2, [pc, #212]	@ (80021e4 <HAL_UART_MspInit+0x170>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d15d      	bne.n	80021d0 <HAL_UART_MspInit+0x15c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002114:	4b31      	ldr	r3, [pc, #196]	@ (80021dc <HAL_UART_MspInit+0x168>)
 8002116:	69db      	ldr	r3, [r3, #28]
 8002118:	4a30      	ldr	r2, [pc, #192]	@ (80021dc <HAL_UART_MspInit+0x168>)
 800211a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800211e:	61d3      	str	r3, [r2, #28]
 8002120:	4b2e      	ldr	r3, [pc, #184]	@ (80021dc <HAL_UART_MspInit+0x168>)
 8002122:	69db      	ldr	r3, [r3, #28]
 8002124:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002128:	60fb      	str	r3, [r7, #12]
 800212a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800212c:	4b2b      	ldr	r3, [pc, #172]	@ (80021dc <HAL_UART_MspInit+0x168>)
 800212e:	699b      	ldr	r3, [r3, #24]
 8002130:	4a2a      	ldr	r2, [pc, #168]	@ (80021dc <HAL_UART_MspInit+0x168>)
 8002132:	f043 0304 	orr.w	r3, r3, #4
 8002136:	6193      	str	r3, [r2, #24]
 8002138:	4b28      	ldr	r3, [pc, #160]	@ (80021dc <HAL_UART_MspInit+0x168>)
 800213a:	699b      	ldr	r3, [r3, #24]
 800213c:	f003 0304 	and.w	r3, r3, #4
 8002140:	60bb      	str	r3, [r7, #8]
 8002142:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002144:	2304      	movs	r3, #4
 8002146:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002148:	2302      	movs	r3, #2
 800214a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800214c:	2303      	movs	r3, #3
 800214e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002150:	f107 0318 	add.w	r3, r7, #24
 8002154:	4619      	mov	r1, r3
 8002156:	4822      	ldr	r0, [pc, #136]	@ (80021e0 <HAL_UART_MspInit+0x16c>)
 8002158:	f000 fd88 	bl	8002c6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800215c:	2308      	movs	r3, #8
 800215e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002160:	2300      	movs	r3, #0
 8002162:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002164:	2300      	movs	r3, #0
 8002166:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002168:	f107 0318 	add.w	r3, r7, #24
 800216c:	4619      	mov	r1, r3
 800216e:	481c      	ldr	r0, [pc, #112]	@ (80021e0 <HAL_UART_MspInit+0x16c>)
 8002170:	f000 fd7c 	bl	8002c6c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002174:	4b1c      	ldr	r3, [pc, #112]	@ (80021e8 <HAL_UART_MspInit+0x174>)
 8002176:	4a1d      	ldr	r2, [pc, #116]	@ (80021ec <HAL_UART_MspInit+0x178>)
 8002178:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800217a:	4b1b      	ldr	r3, [pc, #108]	@ (80021e8 <HAL_UART_MspInit+0x174>)
 800217c:	2200      	movs	r2, #0
 800217e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002180:	4b19      	ldr	r3, [pc, #100]	@ (80021e8 <HAL_UART_MspInit+0x174>)
 8002182:	2200      	movs	r2, #0
 8002184:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002186:	4b18      	ldr	r3, [pc, #96]	@ (80021e8 <HAL_UART_MspInit+0x174>)
 8002188:	2280      	movs	r2, #128	@ 0x80
 800218a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800218c:	4b16      	ldr	r3, [pc, #88]	@ (80021e8 <HAL_UART_MspInit+0x174>)
 800218e:	2200      	movs	r2, #0
 8002190:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002192:	4b15      	ldr	r3, [pc, #84]	@ (80021e8 <HAL_UART_MspInit+0x174>)
 8002194:	2200      	movs	r2, #0
 8002196:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002198:	4b13      	ldr	r3, [pc, #76]	@ (80021e8 <HAL_UART_MspInit+0x174>)
 800219a:	2200      	movs	r2, #0
 800219c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800219e:	4b12      	ldr	r3, [pc, #72]	@ (80021e8 <HAL_UART_MspInit+0x174>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80021a4:	4810      	ldr	r0, [pc, #64]	@ (80021e8 <HAL_UART_MspInit+0x174>)
 80021a6:	f000 fa0b 	bl	80025c0 <HAL_DMA_Init>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <HAL_UART_MspInit+0x140>
      Error_Handler();
 80021b0:	f7fe fdfe 	bl	8000db0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	4a0c      	ldr	r2, [pc, #48]	@ (80021e8 <HAL_UART_MspInit+0x174>)
 80021b8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80021ba:	4a0b      	ldr	r2, [pc, #44]	@ (80021e8 <HAL_UART_MspInit+0x174>)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 3);
 80021c0:	2203      	movs	r2, #3
 80021c2:	2103      	movs	r1, #3
 80021c4:	2026      	movs	r0, #38	@ 0x26
 80021c6:	f000 f9ab 	bl	8002520 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80021ca:	2026      	movs	r0, #38	@ 0x26
 80021cc:	f000 f9d4 	bl	8002578 <HAL_NVIC_EnableIRQ>
}
 80021d0:	bf00      	nop
 80021d2:	3728      	adds	r7, #40	@ 0x28
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	40013800 	.word	0x40013800
 80021dc:	40021000 	.word	0x40021000
 80021e0:	40010800 	.word	0x40010800
 80021e4:	40004400 	.word	0x40004400
 80021e8:	20000954 	.word	0x20000954
 80021ec:	4002006c 	.word	0x4002006c

080021f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021f0:	f7ff fee6 	bl	8001fc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021f4:	480b      	ldr	r0, [pc, #44]	@ (8002224 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80021f6:	490c      	ldr	r1, [pc, #48]	@ (8002228 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80021f8:	4a0c      	ldr	r2, [pc, #48]	@ (800222c <LoopFillZerobss+0x16>)
  movs r3, #0
 80021fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021fc:	e002      	b.n	8002204 <LoopCopyDataInit>

080021fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002200:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002202:	3304      	adds	r3, #4

08002204 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002204:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002206:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002208:	d3f9      	bcc.n	80021fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800220a:	4a09      	ldr	r2, [pc, #36]	@ (8002230 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800220c:	4c09      	ldr	r4, [pc, #36]	@ (8002234 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800220e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002210:	e001      	b.n	8002216 <LoopFillZerobss>

08002212 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002212:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002214:	3204      	adds	r2, #4

08002216 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002216:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002218:	d3fb      	bcc.n	8002212 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800221a:	f004 ff3b 	bl	8007094 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800221e:	f7fe fc0f 	bl	8000a40 <main>
  bx lr
 8002222:	4770      	bx	lr
  ldr r0, =_sdata
 8002224:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002228:	20000294 	.word	0x20000294
  ldr r2, =_sidata
 800222c:	080086c0 	.word	0x080086c0
  ldr r2, =_sbss
 8002230:	20000294 	.word	0x20000294
  ldr r4, =_ebss
 8002234:	20000ae4 	.word	0x20000ae4

08002238 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002238:	e7fe      	b.n	8002238 <ADC1_2_IRQHandler>
	...

0800223c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002240:	4b08      	ldr	r3, [pc, #32]	@ (8002264 <HAL_Init+0x28>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a07      	ldr	r2, [pc, #28]	@ (8002264 <HAL_Init+0x28>)
 8002246:	f043 0310 	orr.w	r3, r3, #16
 800224a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800224c:	2003      	movs	r0, #3
 800224e:	f000 f947 	bl	80024e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002252:	200f      	movs	r0, #15
 8002254:	f000 f808 	bl	8002268 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002258:	f7ff fde4 	bl	8001e24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40022000 	.word	0x40022000

08002268 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002270:	4b12      	ldr	r3, [pc, #72]	@ (80022bc <HAL_InitTick+0x54>)
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4b12      	ldr	r3, [pc, #72]	@ (80022c0 <HAL_InitTick+0x58>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	4619      	mov	r1, r3
 800227a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800227e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002282:	fbb2 f3f3 	udiv	r3, r2, r3
 8002286:	4618      	mov	r0, r3
 8002288:	f000 f98e 	bl	80025a8 <HAL_SYSTICK_Config>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e00e      	b.n	80022b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2b0f      	cmp	r3, #15
 800229a:	d80a      	bhi.n	80022b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800229c:	2200      	movs	r2, #0
 800229e:	6879      	ldr	r1, [r7, #4]
 80022a0:	f04f 30ff 	mov.w	r0, #4294967295
 80022a4:	f000 f93c 	bl	8002520 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022a8:	4a06      	ldr	r2, [pc, #24]	@ (80022c4 <HAL_InitTick+0x5c>)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022ae:	2300      	movs	r3, #0
 80022b0:	e000      	b.n	80022b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	20000238 	.word	0x20000238
 80022c0:	20000240 	.word	0x20000240
 80022c4:	2000023c 	.word	0x2000023c

080022c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022cc:	4b05      	ldr	r3, [pc, #20]	@ (80022e4 <HAL_IncTick+0x1c>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	461a      	mov	r2, r3
 80022d2:	4b05      	ldr	r3, [pc, #20]	@ (80022e8 <HAL_IncTick+0x20>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4413      	add	r3, r2
 80022d8:	4a03      	ldr	r2, [pc, #12]	@ (80022e8 <HAL_IncTick+0x20>)
 80022da:	6013      	str	r3, [r2, #0]
}
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	bc80      	pop	{r7}
 80022e2:	4770      	bx	lr
 80022e4:	20000240 	.word	0x20000240
 80022e8:	20000998 	.word	0x20000998

080022ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  return uwTick;
 80022f0:	4b02      	ldr	r3, [pc, #8]	@ (80022fc <HAL_GetTick+0x10>)
 80022f2:	681b      	ldr	r3, [r3, #0]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr
 80022fc:	20000998 	.word	0x20000998

08002300 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002308:	f7ff fff0 	bl	80022ec <HAL_GetTick>
 800230c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002318:	d005      	beq.n	8002326 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800231a:	4b0a      	ldr	r3, [pc, #40]	@ (8002344 <HAL_Delay+0x44>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	461a      	mov	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4413      	add	r3, r2
 8002324:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002326:	bf00      	nop
 8002328:	f7ff ffe0 	bl	80022ec <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	429a      	cmp	r2, r3
 8002336:	d8f7      	bhi.n	8002328 <HAL_Delay+0x28>
  {
  }
}
 8002338:	bf00      	nop
 800233a:	bf00      	nop
 800233c:	3710      	adds	r7, #16
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	20000240 	.word	0x20000240

08002348 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f003 0307 	and.w	r3, r3, #7
 8002356:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002358:	4b0c      	ldr	r3, [pc, #48]	@ (800238c <__NVIC_SetPriorityGrouping+0x44>)
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800235e:	68ba      	ldr	r2, [r7, #8]
 8002360:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002364:	4013      	ands	r3, r2
 8002366:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002370:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002374:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002378:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800237a:	4a04      	ldr	r2, [pc, #16]	@ (800238c <__NVIC_SetPriorityGrouping+0x44>)
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	60d3      	str	r3, [r2, #12]
}
 8002380:	bf00      	nop
 8002382:	3714      	adds	r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	bc80      	pop	{r7}
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	e000ed00 	.word	0xe000ed00

08002390 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002394:	4b04      	ldr	r3, [pc, #16]	@ (80023a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	0a1b      	lsrs	r3, r3, #8
 800239a:	f003 0307 	and.w	r3, r3, #7
}
 800239e:	4618      	mov	r0, r3
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	e000ed00 	.word	0xe000ed00

080023ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4603      	mov	r3, r0
 80023b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	db0b      	blt.n	80023d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	f003 021f 	and.w	r2, r3, #31
 80023c4:	4906      	ldr	r1, [pc, #24]	@ (80023e0 <__NVIC_EnableIRQ+0x34>)
 80023c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ca:	095b      	lsrs	r3, r3, #5
 80023cc:	2001      	movs	r0, #1
 80023ce:	fa00 f202 	lsl.w	r2, r0, r2
 80023d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023d6:	bf00      	nop
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr
 80023e0:	e000e100 	.word	0xe000e100

080023e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	6039      	str	r1, [r7, #0]
 80023ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	db0a      	blt.n	800240e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	b2da      	uxtb	r2, r3
 80023fc:	490c      	ldr	r1, [pc, #48]	@ (8002430 <__NVIC_SetPriority+0x4c>)
 80023fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002402:	0112      	lsls	r2, r2, #4
 8002404:	b2d2      	uxtb	r2, r2
 8002406:	440b      	add	r3, r1
 8002408:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800240c:	e00a      	b.n	8002424 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	b2da      	uxtb	r2, r3
 8002412:	4908      	ldr	r1, [pc, #32]	@ (8002434 <__NVIC_SetPriority+0x50>)
 8002414:	79fb      	ldrb	r3, [r7, #7]
 8002416:	f003 030f 	and.w	r3, r3, #15
 800241a:	3b04      	subs	r3, #4
 800241c:	0112      	lsls	r2, r2, #4
 800241e:	b2d2      	uxtb	r2, r2
 8002420:	440b      	add	r3, r1
 8002422:	761a      	strb	r2, [r3, #24]
}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	bc80      	pop	{r7}
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	e000e100 	.word	0xe000e100
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002438:	b480      	push	{r7}
 800243a:	b089      	sub	sp, #36	@ 0x24
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f003 0307 	and.w	r3, r3, #7
 800244a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	f1c3 0307 	rsb	r3, r3, #7
 8002452:	2b04      	cmp	r3, #4
 8002454:	bf28      	it	cs
 8002456:	2304      	movcs	r3, #4
 8002458:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	3304      	adds	r3, #4
 800245e:	2b06      	cmp	r3, #6
 8002460:	d902      	bls.n	8002468 <NVIC_EncodePriority+0x30>
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	3b03      	subs	r3, #3
 8002466:	e000      	b.n	800246a <NVIC_EncodePriority+0x32>
 8002468:	2300      	movs	r3, #0
 800246a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800246c:	f04f 32ff 	mov.w	r2, #4294967295
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43da      	mvns	r2, r3
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	401a      	ands	r2, r3
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002480:	f04f 31ff 	mov.w	r1, #4294967295
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	fa01 f303 	lsl.w	r3, r1, r3
 800248a:	43d9      	mvns	r1, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002490:	4313      	orrs	r3, r2
         );
}
 8002492:	4618      	mov	r0, r3
 8002494:	3724      	adds	r7, #36	@ 0x24
 8002496:	46bd      	mov	sp, r7
 8002498:	bc80      	pop	{r7}
 800249a:	4770      	bx	lr

0800249c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024ac:	d301      	bcc.n	80024b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024ae:	2301      	movs	r3, #1
 80024b0:	e00f      	b.n	80024d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024b2:	4a0a      	ldr	r2, [pc, #40]	@ (80024dc <SysTick_Config+0x40>)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3b01      	subs	r3, #1
 80024b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024ba:	210f      	movs	r1, #15
 80024bc:	f04f 30ff 	mov.w	r0, #4294967295
 80024c0:	f7ff ff90 	bl	80023e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024c4:	4b05      	ldr	r3, [pc, #20]	@ (80024dc <SysTick_Config+0x40>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ca:	4b04      	ldr	r3, [pc, #16]	@ (80024dc <SysTick_Config+0x40>)
 80024cc:	2207      	movs	r2, #7
 80024ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	e000e010 	.word	0xe000e010

080024e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2b07      	cmp	r3, #7
 80024ec:	d00f      	beq.n	800250e <HAL_NVIC_SetPriorityGrouping+0x2e>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b06      	cmp	r3, #6
 80024f2:	d00c      	beq.n	800250e <HAL_NVIC_SetPriorityGrouping+0x2e>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b05      	cmp	r3, #5
 80024f8:	d009      	beq.n	800250e <HAL_NVIC_SetPriorityGrouping+0x2e>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2b04      	cmp	r3, #4
 80024fe:	d006      	beq.n	800250e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2b03      	cmp	r3, #3
 8002504:	d003      	beq.n	800250e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002506:	2191      	movs	r1, #145	@ 0x91
 8002508:	4804      	ldr	r0, [pc, #16]	@ (800251c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800250a:	f7fe fc57 	bl	8000dbc <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7ff ff1a 	bl	8002348 <__NVIC_SetPriorityGrouping>
}
 8002514:	bf00      	nop
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	08007d00 	.word	0x08007d00

08002520 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002520:	b580      	push	{r7, lr}
 8002522:	b086      	sub	sp, #24
 8002524:	af00      	add	r7, sp, #0
 8002526:	4603      	mov	r3, r0
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]
 800252c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800252e:	2300      	movs	r3, #0
 8002530:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b0f      	cmp	r3, #15
 8002536:	d903      	bls.n	8002540 <HAL_NVIC_SetPriority+0x20>
 8002538:	21a9      	movs	r1, #169	@ 0xa9
 800253a:	480e      	ldr	r0, [pc, #56]	@ (8002574 <HAL_NVIC_SetPriority+0x54>)
 800253c:	f7fe fc3e 	bl	8000dbc <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	2b0f      	cmp	r3, #15
 8002544:	d903      	bls.n	800254e <HAL_NVIC_SetPriority+0x2e>
 8002546:	21aa      	movs	r1, #170	@ 0xaa
 8002548:	480a      	ldr	r0, [pc, #40]	@ (8002574 <HAL_NVIC_SetPriority+0x54>)
 800254a:	f7fe fc37 	bl	8000dbc <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800254e:	f7ff ff1f 	bl	8002390 <__NVIC_GetPriorityGrouping>
 8002552:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	68b9      	ldr	r1, [r7, #8]
 8002558:	6978      	ldr	r0, [r7, #20]
 800255a:	f7ff ff6d 	bl	8002438 <NVIC_EncodePriority>
 800255e:	4602      	mov	r2, r0
 8002560:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002564:	4611      	mov	r1, r2
 8002566:	4618      	mov	r0, r3
 8002568:	f7ff ff3c 	bl	80023e4 <__NVIC_SetPriority>
}
 800256c:	bf00      	nop
 800256e:	3718      	adds	r7, #24
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	08007d00 	.word	0x08007d00

08002578 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002586:	2b00      	cmp	r3, #0
 8002588:	da03      	bge.n	8002592 <HAL_NVIC_EnableIRQ+0x1a>
 800258a:	21bd      	movs	r1, #189	@ 0xbd
 800258c:	4805      	ldr	r0, [pc, #20]	@ (80025a4 <HAL_NVIC_EnableIRQ+0x2c>)
 800258e:	f7fe fc15 	bl	8000dbc <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002596:	4618      	mov	r0, r3
 8002598:	f7ff ff08 	bl	80023ac <__NVIC_EnableIRQ>
}
 800259c:	bf00      	nop
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	08007d00 	.word	0x08007d00

080025a8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff ff73 	bl	800249c <SysTick_Config>
 80025b6:	4603      	mov	r3, r0
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e0da      	b.n	800278c <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a6e      	ldr	r2, [pc, #440]	@ (8002794 <HAL_DMA_Init+0x1d4>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d021      	beq.n	8002624 <HAL_DMA_Init+0x64>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a6c      	ldr	r2, [pc, #432]	@ (8002798 <HAL_DMA_Init+0x1d8>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d01c      	beq.n	8002624 <HAL_DMA_Init+0x64>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a6b      	ldr	r2, [pc, #428]	@ (800279c <HAL_DMA_Init+0x1dc>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d017      	beq.n	8002624 <HAL_DMA_Init+0x64>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a69      	ldr	r2, [pc, #420]	@ (80027a0 <HAL_DMA_Init+0x1e0>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d012      	beq.n	8002624 <HAL_DMA_Init+0x64>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a68      	ldr	r2, [pc, #416]	@ (80027a4 <HAL_DMA_Init+0x1e4>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d00d      	beq.n	8002624 <HAL_DMA_Init+0x64>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a66      	ldr	r2, [pc, #408]	@ (80027a8 <HAL_DMA_Init+0x1e8>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d008      	beq.n	8002624 <HAL_DMA_Init+0x64>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a65      	ldr	r2, [pc, #404]	@ (80027ac <HAL_DMA_Init+0x1ec>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d003      	beq.n	8002624 <HAL_DMA_Init+0x64>
 800261c:	2199      	movs	r1, #153	@ 0x99
 800261e:	4864      	ldr	r0, [pc, #400]	@ (80027b0 <HAL_DMA_Init+0x1f0>)
 8002620:	f7fe fbcc 	bl	8000dbc <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00c      	beq.n	8002646 <HAL_DMA_Init+0x86>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	2b10      	cmp	r3, #16
 8002632:	d008      	beq.n	8002646 <HAL_DMA_Init+0x86>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800263c:	d003      	beq.n	8002646 <HAL_DMA_Init+0x86>
 800263e:	219a      	movs	r1, #154	@ 0x9a
 8002640:	485b      	ldr	r0, [pc, #364]	@ (80027b0 <HAL_DMA_Init+0x1f0>)
 8002642:	f7fe fbbb 	bl	8000dbc <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	2b40      	cmp	r3, #64	@ 0x40
 800264c:	d007      	beq.n	800265e <HAL_DMA_Init+0x9e>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d003      	beq.n	800265e <HAL_DMA_Init+0x9e>
 8002656:	219b      	movs	r1, #155	@ 0x9b
 8002658:	4855      	ldr	r0, [pc, #340]	@ (80027b0 <HAL_DMA_Init+0x1f0>)
 800265a:	f7fe fbaf 	bl	8000dbc <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	2b80      	cmp	r3, #128	@ 0x80
 8002664:	d007      	beq.n	8002676 <HAL_DMA_Init+0xb6>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <HAL_DMA_Init+0xb6>
 800266e:	219c      	movs	r1, #156	@ 0x9c
 8002670:	484f      	ldr	r0, [pc, #316]	@ (80027b0 <HAL_DMA_Init+0x1f0>)
 8002672:	f7fe fba3 	bl	8000dbc <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	691b      	ldr	r3, [r3, #16]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d00d      	beq.n	800269a <HAL_DMA_Init+0xda>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	691b      	ldr	r3, [r3, #16]
 8002682:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002686:	d008      	beq.n	800269a <HAL_DMA_Init+0xda>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	691b      	ldr	r3, [r3, #16]
 800268c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002690:	d003      	beq.n	800269a <HAL_DMA_Init+0xda>
 8002692:	219d      	movs	r1, #157	@ 0x9d
 8002694:	4846      	ldr	r0, [pc, #280]	@ (80027b0 <HAL_DMA_Init+0x1f0>)
 8002696:	f7fe fb91 	bl	8000dbc <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	695b      	ldr	r3, [r3, #20]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d00d      	beq.n	80026be <HAL_DMA_Init+0xfe>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026aa:	d008      	beq.n	80026be <HAL_DMA_Init+0xfe>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	695b      	ldr	r3, [r3, #20]
 80026b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80026b4:	d003      	beq.n	80026be <HAL_DMA_Init+0xfe>
 80026b6:	219e      	movs	r1, #158	@ 0x9e
 80026b8:	483d      	ldr	r0, [pc, #244]	@ (80027b0 <HAL_DMA_Init+0x1f0>)
 80026ba:	f7fe fb7f 	bl	8000dbc <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	699b      	ldr	r3, [r3, #24]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d007      	beq.n	80026d6 <HAL_DMA_Init+0x116>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	2b20      	cmp	r3, #32
 80026cc:	d003      	beq.n	80026d6 <HAL_DMA_Init+0x116>
 80026ce:	219f      	movs	r1, #159	@ 0x9f
 80026d0:	4837      	ldr	r0, [pc, #220]	@ (80027b0 <HAL_DMA_Init+0x1f0>)
 80026d2:	f7fe fb73 	bl	8000dbc <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d012      	beq.n	8002704 <HAL_DMA_Init+0x144>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026e6:	d00d      	beq.n	8002704 <HAL_DMA_Init+0x144>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	69db      	ldr	r3, [r3, #28]
 80026ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026f0:	d008      	beq.n	8002704 <HAL_DMA_Init+0x144>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	69db      	ldr	r3, [r3, #28]
 80026f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80026fa:	d003      	beq.n	8002704 <HAL_DMA_Init+0x144>
 80026fc:	21a0      	movs	r1, #160	@ 0xa0
 80026fe:	482c      	ldr	r0, [pc, #176]	@ (80027b0 <HAL_DMA_Init+0x1f0>)
 8002700:	f7fe fb5c 	bl	8000dbc <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	461a      	mov	r2, r3
 800270a:	4b2a      	ldr	r3, [pc, #168]	@ (80027b4 <HAL_DMA_Init+0x1f4>)
 800270c:	4413      	add	r3, r2
 800270e:	4a2a      	ldr	r2, [pc, #168]	@ (80027b8 <HAL_DMA_Init+0x1f8>)
 8002710:	fba2 2303 	umull	r2, r3, r2, r3
 8002714:	091b      	lsrs	r3, r3, #4
 8002716:	009a      	lsls	r2, r3, #2
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	4a27      	ldr	r2, [pc, #156]	@ (80027bc <HAL_DMA_Init+0x1fc>)
 8002720:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2202      	movs	r2, #2
 8002726:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002738:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800273c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002746:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002752:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	695b      	ldr	r3, [r3, #20]
 8002758:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800275e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	69db      	ldr	r3, [r3, #28]
 8002764:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002766:	68fa      	ldr	r2, [r7, #12]
 8002768:	4313      	orrs	r3, r2
 800276a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2201      	movs	r2, #1
 800277e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800278a:	2300      	movs	r3, #0
}
 800278c:	4618      	mov	r0, r3
 800278e:	3710      	adds	r7, #16
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	40020008 	.word	0x40020008
 8002798:	4002001c 	.word	0x4002001c
 800279c:	40020030 	.word	0x40020030
 80027a0:	40020044 	.word	0x40020044
 80027a4:	40020058 	.word	0x40020058
 80027a8:	4002006c 	.word	0x4002006c
 80027ac:	40020080 	.word	0x40020080
 80027b0:	08007d3c 	.word	0x08007d3c
 80027b4:	bffdfff8 	.word	0xbffdfff8
 80027b8:	cccccccd 	.word	0xcccccccd
 80027bc:	40020000 	.word	0x40020000

080027c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b086      	sub	sp, #24
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]
 80027cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027ce:	2300      	movs	r3, #0
 80027d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d003      	beq.n	80027e0 <HAL_DMA_Start_IT+0x20>
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027de:	d304      	bcc.n	80027ea <HAL_DMA_Start_IT+0x2a>
 80027e0:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 80027e4:	482c      	ldr	r0, [pc, #176]	@ (8002898 <HAL_DMA_Start_IT+0xd8>)
 80027e6:	f7fe fae9 	bl	8000dbc <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d101      	bne.n	80027f8 <HAL_DMA_Start_IT+0x38>
 80027f4:	2302      	movs	r3, #2
 80027f6:	e04b      	b.n	8002890 <HAL_DMA_Start_IT+0xd0>
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b01      	cmp	r3, #1
 800280a:	d13a      	bne.n	8002882 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2202      	movs	r2, #2
 8002810:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2200      	movs	r2, #0
 8002818:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f022 0201 	bic.w	r2, r2, #1
 8002828:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	68b9      	ldr	r1, [r7, #8]
 8002830:	68f8      	ldr	r0, [r7, #12]
 8002832:	f000 f9ed 	bl	8002c10 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800283a:	2b00      	cmp	r3, #0
 800283c:	d008      	beq.n	8002850 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f042 020e 	orr.w	r2, r2, #14
 800284c:	601a      	str	r2, [r3, #0]
 800284e:	e00f      	b.n	8002870 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f022 0204 	bic.w	r2, r2, #4
 800285e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f042 020a 	orr.w	r2, r2, #10
 800286e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f042 0201 	orr.w	r2, r2, #1
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	e005      	b.n	800288e <HAL_DMA_Start_IT+0xce>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800288a:	2302      	movs	r3, #2
 800288c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800288e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002890:	4618      	mov	r0, r3
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	08007d3c 	.word	0x08007d3c

0800289c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800289c:	b480      	push	{r7}
 800289e:	b085      	sub	sp, #20
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028a4:	2300      	movs	r3, #0
 80028a6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d008      	beq.n	80028c6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2204      	movs	r2, #4
 80028b8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e020      	b.n	8002908 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f022 020e 	bic.w	r2, r2, #14
 80028d4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f022 0201 	bic.w	r2, r2, #1
 80028e4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028ee:	2101      	movs	r1, #1
 80028f0:	fa01 f202 	lsl.w	r2, r1, r2
 80028f4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2201      	movs	r2, #1
 80028fa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002906:	7bfb      	ldrb	r3, [r7, #15]
}
 8002908:	4618      	mov	r0, r3
 800290a:	3714      	adds	r7, #20
 800290c:	46bd      	mov	sp, r7
 800290e:	bc80      	pop	{r7}
 8002910:	4770      	bx	lr
	...

08002914 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800291c:	2300      	movs	r3, #0
 800291e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002926:	b2db      	uxtb	r3, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d005      	beq.n	8002938 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2204      	movs	r2, #4
 8002930:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	73fb      	strb	r3, [r7, #15]
 8002936:	e051      	b.n	80029dc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f022 020e 	bic.w	r2, r2, #14
 8002946:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 0201 	bic.w	r2, r2, #1
 8002956:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a22      	ldr	r2, [pc, #136]	@ (80029e8 <HAL_DMA_Abort_IT+0xd4>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d029      	beq.n	80029b6 <HAL_DMA_Abort_IT+0xa2>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a21      	ldr	r2, [pc, #132]	@ (80029ec <HAL_DMA_Abort_IT+0xd8>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d022      	beq.n	80029b2 <HAL_DMA_Abort_IT+0x9e>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a1f      	ldr	r2, [pc, #124]	@ (80029f0 <HAL_DMA_Abort_IT+0xdc>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d01a      	beq.n	80029ac <HAL_DMA_Abort_IT+0x98>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a1e      	ldr	r2, [pc, #120]	@ (80029f4 <HAL_DMA_Abort_IT+0xe0>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d012      	beq.n	80029a6 <HAL_DMA_Abort_IT+0x92>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a1c      	ldr	r2, [pc, #112]	@ (80029f8 <HAL_DMA_Abort_IT+0xe4>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d00a      	beq.n	80029a0 <HAL_DMA_Abort_IT+0x8c>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a1b      	ldr	r2, [pc, #108]	@ (80029fc <HAL_DMA_Abort_IT+0xe8>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d102      	bne.n	800299a <HAL_DMA_Abort_IT+0x86>
 8002994:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002998:	e00e      	b.n	80029b8 <HAL_DMA_Abort_IT+0xa4>
 800299a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800299e:	e00b      	b.n	80029b8 <HAL_DMA_Abort_IT+0xa4>
 80029a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029a4:	e008      	b.n	80029b8 <HAL_DMA_Abort_IT+0xa4>
 80029a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029aa:	e005      	b.n	80029b8 <HAL_DMA_Abort_IT+0xa4>
 80029ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029b0:	e002      	b.n	80029b8 <HAL_DMA_Abort_IT+0xa4>
 80029b2:	2310      	movs	r3, #16
 80029b4:	e000      	b.n	80029b8 <HAL_DMA_Abort_IT+0xa4>
 80029b6:	2301      	movs	r3, #1
 80029b8:	4a11      	ldr	r2, [pc, #68]	@ (8002a00 <HAL_DMA_Abort_IT+0xec>)
 80029ba:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d003      	beq.n	80029dc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	4798      	blx	r3
    } 
  }
  return status;
 80029dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	40020008 	.word	0x40020008
 80029ec:	4002001c 	.word	0x4002001c
 80029f0:	40020030 	.word	0x40020030
 80029f4:	40020044 	.word	0x40020044
 80029f8:	40020058 	.word	0x40020058
 80029fc:	4002006c 	.word	0x4002006c
 8002a00:	40020000 	.word	0x40020000

08002a04 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a20:	2204      	movs	r2, #4
 8002a22:	409a      	lsls	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	4013      	ands	r3, r2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d04f      	beq.n	8002acc <HAL_DMA_IRQHandler+0xc8>
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	f003 0304 	and.w	r3, r3, #4
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d04a      	beq.n	8002acc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0320 	and.w	r3, r3, #32
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d107      	bne.n	8002a54 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 0204 	bic.w	r2, r2, #4
 8002a52:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a66      	ldr	r2, [pc, #408]	@ (8002bf4 <HAL_DMA_IRQHandler+0x1f0>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d029      	beq.n	8002ab2 <HAL_DMA_IRQHandler+0xae>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a65      	ldr	r2, [pc, #404]	@ (8002bf8 <HAL_DMA_IRQHandler+0x1f4>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d022      	beq.n	8002aae <HAL_DMA_IRQHandler+0xaa>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a63      	ldr	r2, [pc, #396]	@ (8002bfc <HAL_DMA_IRQHandler+0x1f8>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d01a      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0xa4>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a62      	ldr	r2, [pc, #392]	@ (8002c00 <HAL_DMA_IRQHandler+0x1fc>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d012      	beq.n	8002aa2 <HAL_DMA_IRQHandler+0x9e>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a60      	ldr	r2, [pc, #384]	@ (8002c04 <HAL_DMA_IRQHandler+0x200>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d00a      	beq.n	8002a9c <HAL_DMA_IRQHandler+0x98>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a5f      	ldr	r2, [pc, #380]	@ (8002c08 <HAL_DMA_IRQHandler+0x204>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d102      	bne.n	8002a96 <HAL_DMA_IRQHandler+0x92>
 8002a90:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a94:	e00e      	b.n	8002ab4 <HAL_DMA_IRQHandler+0xb0>
 8002a96:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002a9a:	e00b      	b.n	8002ab4 <HAL_DMA_IRQHandler+0xb0>
 8002a9c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002aa0:	e008      	b.n	8002ab4 <HAL_DMA_IRQHandler+0xb0>
 8002aa2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002aa6:	e005      	b.n	8002ab4 <HAL_DMA_IRQHandler+0xb0>
 8002aa8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002aac:	e002      	b.n	8002ab4 <HAL_DMA_IRQHandler+0xb0>
 8002aae:	2340      	movs	r3, #64	@ 0x40
 8002ab0:	e000      	b.n	8002ab4 <HAL_DMA_IRQHandler+0xb0>
 8002ab2:	2304      	movs	r3, #4
 8002ab4:	4a55      	ldr	r2, [pc, #340]	@ (8002c0c <HAL_DMA_IRQHandler+0x208>)
 8002ab6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f000 8094 	beq.w	8002bea <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002aca:	e08e      	b.n	8002bea <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad0:	2202      	movs	r2, #2
 8002ad2:	409a      	lsls	r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d056      	beq.n	8002b8a <HAL_DMA_IRQHandler+0x186>
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	f003 0302 	and.w	r3, r3, #2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d051      	beq.n	8002b8a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0320 	and.w	r3, r3, #32
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d10b      	bne.n	8002b0c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 020a 	bic.w	r2, r2, #10
 8002b02:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a38      	ldr	r2, [pc, #224]	@ (8002bf4 <HAL_DMA_IRQHandler+0x1f0>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d029      	beq.n	8002b6a <HAL_DMA_IRQHandler+0x166>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a37      	ldr	r2, [pc, #220]	@ (8002bf8 <HAL_DMA_IRQHandler+0x1f4>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d022      	beq.n	8002b66 <HAL_DMA_IRQHandler+0x162>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a35      	ldr	r2, [pc, #212]	@ (8002bfc <HAL_DMA_IRQHandler+0x1f8>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d01a      	beq.n	8002b60 <HAL_DMA_IRQHandler+0x15c>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a34      	ldr	r2, [pc, #208]	@ (8002c00 <HAL_DMA_IRQHandler+0x1fc>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d012      	beq.n	8002b5a <HAL_DMA_IRQHandler+0x156>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a32      	ldr	r2, [pc, #200]	@ (8002c04 <HAL_DMA_IRQHandler+0x200>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d00a      	beq.n	8002b54 <HAL_DMA_IRQHandler+0x150>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a31      	ldr	r2, [pc, #196]	@ (8002c08 <HAL_DMA_IRQHandler+0x204>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d102      	bne.n	8002b4e <HAL_DMA_IRQHandler+0x14a>
 8002b48:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002b4c:	e00e      	b.n	8002b6c <HAL_DMA_IRQHandler+0x168>
 8002b4e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b52:	e00b      	b.n	8002b6c <HAL_DMA_IRQHandler+0x168>
 8002b54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b58:	e008      	b.n	8002b6c <HAL_DMA_IRQHandler+0x168>
 8002b5a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b5e:	e005      	b.n	8002b6c <HAL_DMA_IRQHandler+0x168>
 8002b60:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b64:	e002      	b.n	8002b6c <HAL_DMA_IRQHandler+0x168>
 8002b66:	2320      	movs	r3, #32
 8002b68:	e000      	b.n	8002b6c <HAL_DMA_IRQHandler+0x168>
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	4a27      	ldr	r2, [pc, #156]	@ (8002c0c <HAL_DMA_IRQHandler+0x208>)
 8002b6e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d034      	beq.n	8002bea <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002b88:	e02f      	b.n	8002bea <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8e:	2208      	movs	r2, #8
 8002b90:	409a      	lsls	r2, r3
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	4013      	ands	r3, r2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d028      	beq.n	8002bec <HAL_DMA_IRQHandler+0x1e8>
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	f003 0308 	and.w	r3, r3, #8
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d023      	beq.n	8002bec <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f022 020e 	bic.w	r2, r2, #14
 8002bb2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	fa01 f202 	lsl.w	r2, r1, r2
 8002bc2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d004      	beq.n	8002bec <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	4798      	blx	r3
    }
  }
  return;
 8002bea:	bf00      	nop
 8002bec:	bf00      	nop
}
 8002bee:	3710      	adds	r7, #16
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40020008 	.word	0x40020008
 8002bf8:	4002001c 	.word	0x4002001c
 8002bfc:	40020030 	.word	0x40020030
 8002c00:	40020044 	.word	0x40020044
 8002c04:	40020058 	.word	0x40020058
 8002c08:	4002006c 	.word	0x4002006c
 8002c0c:	40020000 	.word	0x40020000

08002c10 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b085      	sub	sp, #20
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
 8002c1c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c26:	2101      	movs	r1, #1
 8002c28:	fa01 f202 	lsl.w	r2, r1, r2
 8002c2c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	2b10      	cmp	r3, #16
 8002c3c:	d108      	bne.n	8002c50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68ba      	ldr	r2, [r7, #8]
 8002c4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002c4e:	e007      	b.n	8002c60 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	68ba      	ldr	r2, [r7, #8]
 8002c56:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	60da      	str	r2, [r3, #12]
}
 8002c60:	bf00      	nop
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr
	...

08002c6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b08a      	sub	sp, #40	@ 0x28
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c76:	2300      	movs	r3, #0
 8002c78:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a96      	ldr	r2, [pc, #600]	@ (8002edc <HAL_GPIO_Init+0x270>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d013      	beq.n	8002cae <HAL_GPIO_Init+0x42>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a95      	ldr	r2, [pc, #596]	@ (8002ee0 <HAL_GPIO_Init+0x274>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d00f      	beq.n	8002cae <HAL_GPIO_Init+0x42>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a94      	ldr	r2, [pc, #592]	@ (8002ee4 <HAL_GPIO_Init+0x278>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d00b      	beq.n	8002cae <HAL_GPIO_Init+0x42>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a93      	ldr	r2, [pc, #588]	@ (8002ee8 <HAL_GPIO_Init+0x27c>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d007      	beq.n	8002cae <HAL_GPIO_Init+0x42>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4a92      	ldr	r2, [pc, #584]	@ (8002eec <HAL_GPIO_Init+0x280>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d003      	beq.n	8002cae <HAL_GPIO_Init+0x42>
 8002ca6:	21bd      	movs	r1, #189	@ 0xbd
 8002ca8:	4891      	ldr	r0, [pc, #580]	@ (8002ef0 <HAL_GPIO_Init+0x284>)
 8002caa:	f7fe f887 	bl	8000dbc <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d004      	beq.n	8002cc2 <HAL_GPIO_Init+0x56>
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cc0:	d303      	bcc.n	8002cca <HAL_GPIO_Init+0x5e>
 8002cc2:	21be      	movs	r1, #190	@ 0xbe
 8002cc4:	488a      	ldr	r0, [pc, #552]	@ (8002ef0 <HAL_GPIO_Init+0x284>)
 8002cc6:	f7fe f879 	bl	8000dbc <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f000 821d 	beq.w	800310e <HAL_GPIO_Init+0x4a2>
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	f000 8218 	beq.w	800310e <HAL_GPIO_Init+0x4a2>
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	2b11      	cmp	r3, #17
 8002ce4:	f000 8213 	beq.w	800310e <HAL_GPIO_Init+0x4a2>
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	f000 820e 	beq.w	800310e <HAL_GPIO_Init+0x4a2>
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	2b12      	cmp	r3, #18
 8002cf8:	f000 8209 	beq.w	800310e <HAL_GPIO_Init+0x4a2>
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	4a7c      	ldr	r2, [pc, #496]	@ (8002ef4 <HAL_GPIO_Init+0x288>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	f000 8203 	beq.w	800310e <HAL_GPIO_Init+0x4a2>
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	4a7a      	ldr	r2, [pc, #488]	@ (8002ef8 <HAL_GPIO_Init+0x28c>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	f000 81fd 	beq.w	800310e <HAL_GPIO_Init+0x4a2>
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	4a78      	ldr	r2, [pc, #480]	@ (8002efc <HAL_GPIO_Init+0x290>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	f000 81f7 	beq.w	800310e <HAL_GPIO_Init+0x4a2>
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	4a76      	ldr	r2, [pc, #472]	@ (8002f00 <HAL_GPIO_Init+0x294>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	f000 81f1 	beq.w	800310e <HAL_GPIO_Init+0x4a2>
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	4a74      	ldr	r2, [pc, #464]	@ (8002f04 <HAL_GPIO_Init+0x298>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	f000 81eb 	beq.w	800310e <HAL_GPIO_Init+0x4a2>
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	4a72      	ldr	r2, [pc, #456]	@ (8002f08 <HAL_GPIO_Init+0x29c>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	f000 81e5 	beq.w	800310e <HAL_GPIO_Init+0x4a2>
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	2b03      	cmp	r3, #3
 8002d4a:	f000 81e0 	beq.w	800310e <HAL_GPIO_Init+0x4a2>
 8002d4e:	21bf      	movs	r1, #191	@ 0xbf
 8002d50:	4867      	ldr	r0, [pc, #412]	@ (8002ef0 <HAL_GPIO_Init+0x284>)
 8002d52:	f7fe f833 	bl	8000dbc <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d56:	e1da      	b.n	800310e <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d58:	2201      	movs	r2, #1
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	69fa      	ldr	r2, [r7, #28]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	f040 81c9 	bne.w	8003108 <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a58      	ldr	r2, [pc, #352]	@ (8002edc <HAL_GPIO_Init+0x270>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d013      	beq.n	8002da6 <HAL_GPIO_Init+0x13a>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a57      	ldr	r2, [pc, #348]	@ (8002ee0 <HAL_GPIO_Init+0x274>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d00f      	beq.n	8002da6 <HAL_GPIO_Init+0x13a>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a56      	ldr	r2, [pc, #344]	@ (8002ee4 <HAL_GPIO_Init+0x278>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d00b      	beq.n	8002da6 <HAL_GPIO_Init+0x13a>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a55      	ldr	r2, [pc, #340]	@ (8002ee8 <HAL_GPIO_Init+0x27c>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d007      	beq.n	8002da6 <HAL_GPIO_Init+0x13a>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a54      	ldr	r2, [pc, #336]	@ (8002eec <HAL_GPIO_Init+0x280>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d003      	beq.n	8002da6 <HAL_GPIO_Init+0x13a>
 8002d9e:	21cd      	movs	r1, #205	@ 0xcd
 8002da0:	4853      	ldr	r0, [pc, #332]	@ (8002ef0 <HAL_GPIO_Init+0x284>)
 8002da2:	f7fe f80b 	bl	8000dbc <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	4a57      	ldr	r2, [pc, #348]	@ (8002f08 <HAL_GPIO_Init+0x29c>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	f000 80c2 	beq.w	8002f36 <HAL_GPIO_Init+0x2ca>
 8002db2:	4a55      	ldr	r2, [pc, #340]	@ (8002f08 <HAL_GPIO_Init+0x29c>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	f200 80e8 	bhi.w	8002f8a <HAL_GPIO_Init+0x31e>
 8002dba:	4a50      	ldr	r2, [pc, #320]	@ (8002efc <HAL_GPIO_Init+0x290>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	f000 80ba 	beq.w	8002f36 <HAL_GPIO_Init+0x2ca>
 8002dc2:	4a4e      	ldr	r2, [pc, #312]	@ (8002efc <HAL_GPIO_Init+0x290>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	f200 80e0 	bhi.w	8002f8a <HAL_GPIO_Init+0x31e>
 8002dca:	4a4e      	ldr	r2, [pc, #312]	@ (8002f04 <HAL_GPIO_Init+0x298>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	f000 80b2 	beq.w	8002f36 <HAL_GPIO_Init+0x2ca>
 8002dd2:	4a4c      	ldr	r2, [pc, #304]	@ (8002f04 <HAL_GPIO_Init+0x298>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	f200 80d8 	bhi.w	8002f8a <HAL_GPIO_Init+0x31e>
 8002dda:	4a47      	ldr	r2, [pc, #284]	@ (8002ef8 <HAL_GPIO_Init+0x28c>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	f000 80aa 	beq.w	8002f36 <HAL_GPIO_Init+0x2ca>
 8002de2:	4a45      	ldr	r2, [pc, #276]	@ (8002ef8 <HAL_GPIO_Init+0x28c>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	f200 80d0 	bhi.w	8002f8a <HAL_GPIO_Init+0x31e>
 8002dea:	4a45      	ldr	r2, [pc, #276]	@ (8002f00 <HAL_GPIO_Init+0x294>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	f000 80a2 	beq.w	8002f36 <HAL_GPIO_Init+0x2ca>
 8002df2:	4a43      	ldr	r2, [pc, #268]	@ (8002f00 <HAL_GPIO_Init+0x294>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	f200 80c8 	bhi.w	8002f8a <HAL_GPIO_Init+0x31e>
 8002dfa:	2b12      	cmp	r3, #18
 8002dfc:	d82c      	bhi.n	8002e58 <HAL_GPIO_Init+0x1ec>
 8002dfe:	2b12      	cmp	r3, #18
 8002e00:	f200 80c3 	bhi.w	8002f8a <HAL_GPIO_Init+0x31e>
 8002e04:	a201      	add	r2, pc, #4	@ (adr r2, 8002e0c <HAL_GPIO_Init+0x1a0>)
 8002e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e0a:	bf00      	nop
 8002e0c:	08002f37 	.word	0x08002f37
 8002e10:	08002e61 	.word	0x08002e61
 8002e14:	08002eb3 	.word	0x08002eb3
 8002e18:	08002f85 	.word	0x08002f85
 8002e1c:	08002f8b 	.word	0x08002f8b
 8002e20:	08002f8b 	.word	0x08002f8b
 8002e24:	08002f8b 	.word	0x08002f8b
 8002e28:	08002f8b 	.word	0x08002f8b
 8002e2c:	08002f8b 	.word	0x08002f8b
 8002e30:	08002f8b 	.word	0x08002f8b
 8002e34:	08002f8b 	.word	0x08002f8b
 8002e38:	08002f8b 	.word	0x08002f8b
 8002e3c:	08002f8b 	.word	0x08002f8b
 8002e40:	08002f8b 	.word	0x08002f8b
 8002e44:	08002f8b 	.word	0x08002f8b
 8002e48:	08002f8b 	.word	0x08002f8b
 8002e4c:	08002f8b 	.word	0x08002f8b
 8002e50:	08002e89 	.word	0x08002e89
 8002e54:	08002f0d 	.word	0x08002f0d
 8002e58:	4a26      	ldr	r2, [pc, #152]	@ (8002ef4 <HAL_GPIO_Init+0x288>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d06b      	beq.n	8002f36 <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e5e:	e094      	b.n	8002f8a <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d00b      	beq.n	8002e80 <HAL_GPIO_Init+0x214>
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d007      	beq.n	8002e80 <HAL_GPIO_Init+0x214>
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	2b03      	cmp	r3, #3
 8002e76:	d003      	beq.n	8002e80 <HAL_GPIO_Init+0x214>
 8002e78:	21d5      	movs	r1, #213	@ 0xd5
 8002e7a:	481d      	ldr	r0, [pc, #116]	@ (8002ef0 <HAL_GPIO_Init+0x284>)
 8002e7c:	f7fd ff9e 	bl	8000dbc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	623b      	str	r3, [r7, #32]
          break;
 8002e86:	e081      	b.n	8002f8c <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d00b      	beq.n	8002ea8 <HAL_GPIO_Init+0x23c>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d007      	beq.n	8002ea8 <HAL_GPIO_Init+0x23c>
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	2b03      	cmp	r3, #3
 8002e9e:	d003      	beq.n	8002ea8 <HAL_GPIO_Init+0x23c>
 8002ea0:	21dc      	movs	r1, #220	@ 0xdc
 8002ea2:	4813      	ldr	r0, [pc, #76]	@ (8002ef0 <HAL_GPIO_Init+0x284>)
 8002ea4:	f7fd ff8a 	bl	8000dbc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	3304      	adds	r3, #4
 8002eae:	623b      	str	r3, [r7, #32]
          break;
 8002eb0:	e06c      	b.n	8002f8c <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d00b      	beq.n	8002ed2 <HAL_GPIO_Init+0x266>
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d007      	beq.n	8002ed2 <HAL_GPIO_Init+0x266>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	2b03      	cmp	r3, #3
 8002ec8:	d003      	beq.n	8002ed2 <HAL_GPIO_Init+0x266>
 8002eca:	21e3      	movs	r1, #227	@ 0xe3
 8002ecc:	4808      	ldr	r0, [pc, #32]	@ (8002ef0 <HAL_GPIO_Init+0x284>)
 8002ece:	f7fd ff75 	bl	8000dbc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	3308      	adds	r3, #8
 8002ed8:	623b      	str	r3, [r7, #32]
          break;
 8002eda:	e057      	b.n	8002f8c <HAL_GPIO_Init+0x320>
 8002edc:	40010800 	.word	0x40010800
 8002ee0:	40010c00 	.word	0x40010c00
 8002ee4:	40011000 	.word	0x40011000
 8002ee8:	40011400 	.word	0x40011400
 8002eec:	40011800 	.word	0x40011800
 8002ef0:	08007d74 	.word	0x08007d74
 8002ef4:	10110000 	.word	0x10110000
 8002ef8:	10210000 	.word	0x10210000
 8002efc:	10310000 	.word	0x10310000
 8002f00:	10120000 	.word	0x10120000
 8002f04:	10220000 	.word	0x10220000
 8002f08:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d00b      	beq.n	8002f2c <HAL_GPIO_Init+0x2c0>
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d007      	beq.n	8002f2c <HAL_GPIO_Init+0x2c0>
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	2b03      	cmp	r3, #3
 8002f22:	d003      	beq.n	8002f2c <HAL_GPIO_Init+0x2c0>
 8002f24:	21ea      	movs	r1, #234	@ 0xea
 8002f26:	4880      	ldr	r0, [pc, #512]	@ (8003128 <HAL_GPIO_Init+0x4bc>)
 8002f28:	f7fd ff48 	bl	8000dbc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	330c      	adds	r3, #12
 8002f32:	623b      	str	r3, [r7, #32]
          break;
 8002f34:	e02a      	b.n	8002f8c <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00b      	beq.n	8002f56 <HAL_GPIO_Init+0x2ea>
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d007      	beq.n	8002f56 <HAL_GPIO_Init+0x2ea>
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d003      	beq.n	8002f56 <HAL_GPIO_Init+0x2ea>
 8002f4e:	21f7      	movs	r1, #247	@ 0xf7
 8002f50:	4875      	ldr	r0, [pc, #468]	@ (8003128 <HAL_GPIO_Init+0x4bc>)
 8002f52:	f7fd ff33 	bl	8000dbc <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d102      	bne.n	8002f64 <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f5e:	2304      	movs	r3, #4
 8002f60:	623b      	str	r3, [r7, #32]
          break;
 8002f62:	e013      	b.n	8002f8c <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d105      	bne.n	8002f78 <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f6c:	2308      	movs	r3, #8
 8002f6e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	69fa      	ldr	r2, [r7, #28]
 8002f74:	611a      	str	r2, [r3, #16]
          break;
 8002f76:	e009      	b.n	8002f8c <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f78:	2308      	movs	r3, #8
 8002f7a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	69fa      	ldr	r2, [r7, #28]
 8002f80:	615a      	str	r2, [r3, #20]
          break;
 8002f82:	e003      	b.n	8002f8c <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f84:	2300      	movs	r3, #0
 8002f86:	623b      	str	r3, [r7, #32]
          break;
 8002f88:	e000      	b.n	8002f8c <HAL_GPIO_Init+0x320>
          break;
 8002f8a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	2bff      	cmp	r3, #255	@ 0xff
 8002f90:	d801      	bhi.n	8002f96 <HAL_GPIO_Init+0x32a>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	e001      	b.n	8002f9a <HAL_GPIO_Init+0x32e>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	3304      	adds	r3, #4
 8002f9a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	2bff      	cmp	r3, #255	@ 0xff
 8002fa0:	d802      	bhi.n	8002fa8 <HAL_GPIO_Init+0x33c>
 8002fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	e002      	b.n	8002fae <HAL_GPIO_Init+0x342>
 8002fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002faa:	3b08      	subs	r3, #8
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	210f      	movs	r1, #15
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	401a      	ands	r2, r3
 8002fc0:	6a39      	ldr	r1, [r7, #32]
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc8:	431a      	orrs	r2, r3
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	f000 8096 	beq.w	8003108 <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fdc:	4b53      	ldr	r3, [pc, #332]	@ (800312c <HAL_GPIO_Init+0x4c0>)
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	4a52      	ldr	r2, [pc, #328]	@ (800312c <HAL_GPIO_Init+0x4c0>)
 8002fe2:	f043 0301 	orr.w	r3, r3, #1
 8002fe6:	6193      	str	r3, [r2, #24]
 8002fe8:	4b50      	ldr	r3, [pc, #320]	@ (800312c <HAL_GPIO_Init+0x4c0>)
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	60bb      	str	r3, [r7, #8]
 8002ff2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ff4:	4a4e      	ldr	r2, [pc, #312]	@ (8003130 <HAL_GPIO_Init+0x4c4>)
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff8:	089b      	lsrs	r3, r3, #2
 8002ffa:	3302      	adds	r3, #2
 8002ffc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003000:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003004:	f003 0303 	and.w	r3, r3, #3
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	220f      	movs	r2, #15
 800300c:	fa02 f303 	lsl.w	r3, r2, r3
 8003010:	43db      	mvns	r3, r3
 8003012:	68fa      	ldr	r2, [r7, #12]
 8003014:	4013      	ands	r3, r2
 8003016:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4a46      	ldr	r2, [pc, #280]	@ (8003134 <HAL_GPIO_Init+0x4c8>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d013      	beq.n	8003048 <HAL_GPIO_Init+0x3dc>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4a45      	ldr	r2, [pc, #276]	@ (8003138 <HAL_GPIO_Init+0x4cc>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d00d      	beq.n	8003044 <HAL_GPIO_Init+0x3d8>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	4a44      	ldr	r2, [pc, #272]	@ (800313c <HAL_GPIO_Init+0x4d0>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d007      	beq.n	8003040 <HAL_GPIO_Init+0x3d4>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4a43      	ldr	r2, [pc, #268]	@ (8003140 <HAL_GPIO_Init+0x4d4>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d101      	bne.n	800303c <HAL_GPIO_Init+0x3d0>
 8003038:	2303      	movs	r3, #3
 800303a:	e006      	b.n	800304a <HAL_GPIO_Init+0x3de>
 800303c:	2304      	movs	r3, #4
 800303e:	e004      	b.n	800304a <HAL_GPIO_Init+0x3de>
 8003040:	2302      	movs	r3, #2
 8003042:	e002      	b.n	800304a <HAL_GPIO_Init+0x3de>
 8003044:	2301      	movs	r3, #1
 8003046:	e000      	b.n	800304a <HAL_GPIO_Init+0x3de>
 8003048:	2300      	movs	r3, #0
 800304a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800304c:	f002 0203 	and.w	r2, r2, #3
 8003050:	0092      	lsls	r2, r2, #2
 8003052:	4093      	lsls	r3, r2
 8003054:	68fa      	ldr	r2, [r7, #12]
 8003056:	4313      	orrs	r3, r2
 8003058:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800305a:	4935      	ldr	r1, [pc, #212]	@ (8003130 <HAL_GPIO_Init+0x4c4>)
 800305c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305e:	089b      	lsrs	r3, r3, #2
 8003060:	3302      	adds	r3, #2
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d006      	beq.n	8003082 <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003074:	4b33      	ldr	r3, [pc, #204]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 8003076:	689a      	ldr	r2, [r3, #8]
 8003078:	4932      	ldr	r1, [pc, #200]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	4313      	orrs	r3, r2
 800307e:	608b      	str	r3, [r1, #8]
 8003080:	e006      	b.n	8003090 <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003082:	4b30      	ldr	r3, [pc, #192]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 8003084:	689a      	ldr	r2, [r3, #8]
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	43db      	mvns	r3, r3
 800308a:	492e      	ldr	r1, [pc, #184]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 800308c:	4013      	ands	r3, r2
 800308e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d006      	beq.n	80030aa <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800309c:	4b29      	ldr	r3, [pc, #164]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 800309e:	68da      	ldr	r2, [r3, #12]
 80030a0:	4928      	ldr	r1, [pc, #160]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	60cb      	str	r3, [r1, #12]
 80030a8:	e006      	b.n	80030b8 <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80030aa:	4b26      	ldr	r3, [pc, #152]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 80030ac:	68da      	ldr	r2, [r3, #12]
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	43db      	mvns	r3, r3
 80030b2:	4924      	ldr	r1, [pc, #144]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 80030b4:	4013      	ands	r3, r2
 80030b6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d006      	beq.n	80030d2 <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030c4:	4b1f      	ldr	r3, [pc, #124]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 80030c6:	685a      	ldr	r2, [r3, #4]
 80030c8:	491e      	ldr	r1, [pc, #120]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	604b      	str	r3, [r1, #4]
 80030d0:	e006      	b.n	80030e0 <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030d2:	4b1c      	ldr	r3, [pc, #112]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 80030d4:	685a      	ldr	r2, [r3, #4]
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	43db      	mvns	r3, r3
 80030da:	491a      	ldr	r1, [pc, #104]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 80030dc:	4013      	ands	r3, r2
 80030de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d006      	beq.n	80030fa <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80030ec:	4b15      	ldr	r3, [pc, #84]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	4914      	ldr	r1, [pc, #80]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	600b      	str	r3, [r1, #0]
 80030f8:	e006      	b.n	8003108 <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030fa:	4b12      	ldr	r3, [pc, #72]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	69bb      	ldr	r3, [r7, #24]
 8003100:	43db      	mvns	r3, r3
 8003102:	4910      	ldr	r1, [pc, #64]	@ (8003144 <HAL_GPIO_Init+0x4d8>)
 8003104:	4013      	ands	r3, r2
 8003106:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310a:	3301      	adds	r3, #1
 800310c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003114:	fa22 f303 	lsr.w	r3, r2, r3
 8003118:	2b00      	cmp	r3, #0
 800311a:	f47f ae1d 	bne.w	8002d58 <HAL_GPIO_Init+0xec>
  }
}
 800311e:	bf00      	nop
 8003120:	bf00      	nop
 8003122:	3728      	adds	r7, #40	@ 0x28
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	08007d74 	.word	0x08007d74
 800312c:	40021000 	.word	0x40021000
 8003130:	40010000 	.word	0x40010000
 8003134:	40010800 	.word	0x40010800
 8003138:	40010c00 	.word	0x40010c00
 800313c:	40011000 	.word	0x40011000
 8003140:	40011400 	.word	0x40011400
 8003144:	40010400 	.word	0x40010400

08003148 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	460b      	mov	r3, r1
 8003152:	807b      	strh	r3, [r7, #2]
 8003154:	4613      	mov	r3, r2
 8003156:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003158:	887b      	ldrh	r3, [r7, #2]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d104      	bne.n	8003168 <HAL_GPIO_WritePin+0x20>
 800315e:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 8003162:	480e      	ldr	r0, [pc, #56]	@ (800319c <HAL_GPIO_WritePin+0x54>)
 8003164:	f7fd fe2a 	bl	8000dbc <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003168:	787b      	ldrb	r3, [r7, #1]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d007      	beq.n	800317e <HAL_GPIO_WritePin+0x36>
 800316e:	787b      	ldrb	r3, [r7, #1]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d004      	beq.n	800317e <HAL_GPIO_WritePin+0x36>
 8003174:	f240 11d5 	movw	r1, #469	@ 0x1d5
 8003178:	4808      	ldr	r0, [pc, #32]	@ (800319c <HAL_GPIO_WritePin+0x54>)
 800317a:	f7fd fe1f 	bl	8000dbc <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 800317e:	787b      	ldrb	r3, [r7, #1]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d003      	beq.n	800318c <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003184:	887a      	ldrh	r2, [r7, #2]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800318a:	e003      	b.n	8003194 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800318c:	887b      	ldrh	r3, [r7, #2]
 800318e:	041a      	lsls	r2, r3, #16
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	611a      	str	r2, [r3, #16]
}
 8003194:	bf00      	nop
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	08007d74 	.word	0x08007d74

080031a0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b084      	sub	sp, #16
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80031ac:	887b      	ldrh	r3, [r7, #2]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d104      	bne.n	80031bc <HAL_GPIO_TogglePin+0x1c>
 80031b2:	f44f 71f6 	mov.w	r1, #492	@ 0x1ec
 80031b6:	480a      	ldr	r0, [pc, #40]	@ (80031e0 <HAL_GPIO_TogglePin+0x40>)
 80031b8:	f7fd fe00 	bl	8000dbc <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80031c2:	887a      	ldrh	r2, [r7, #2]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	4013      	ands	r3, r2
 80031c8:	041a      	lsls	r2, r3, #16
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	43d9      	mvns	r1, r3
 80031ce:	887b      	ldrh	r3, [r7, #2]
 80031d0:	400b      	ands	r3, r1
 80031d2:	431a      	orrs	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	611a      	str	r2, [r3, #16]
}
 80031d8:	bf00      	nop
 80031da:	3710      	adds	r7, #16
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	08007d74 	.word	0x08007d74

080031e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	4603      	mov	r3, r0
 80031ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80031ee:	4b08      	ldr	r3, [pc, #32]	@ (8003210 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031f0:	695a      	ldr	r2, [r3, #20]
 80031f2:	88fb      	ldrh	r3, [r7, #6]
 80031f4:	4013      	ands	r3, r2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d006      	beq.n	8003208 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80031fa:	4a05      	ldr	r2, [pc, #20]	@ (8003210 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031fc:	88fb      	ldrh	r3, [r7, #6]
 80031fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003200:	88fb      	ldrh	r3, [r7, #6]
 8003202:	4618      	mov	r0, r3
 8003204:	f7fd fb56 	bl	80008b4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003208:	bf00      	nop
 800320a:	3708      	adds	r7, #8
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	40010400 	.word	0x40010400

08003214 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e1b4      	b.n	8003590 <HAL_I2C_Init+0x37c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a9b      	ldr	r2, [pc, #620]	@ (8003498 <HAL_I2C_Init+0x284>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d009      	beq.n	8003244 <HAL_I2C_Init+0x30>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a99      	ldr	r2, [pc, #612]	@ (800349c <HAL_I2C_Init+0x288>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d004      	beq.n	8003244 <HAL_I2C_Init+0x30>
 800323a:	f240 11db 	movw	r1, #475	@ 0x1db
 800323e:	4898      	ldr	r0, [pc, #608]	@ (80034a0 <HAL_I2C_Init+0x28c>)
 8003240:	f7fd fdbc 	bl	8000dbc <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d004      	beq.n	8003256 <HAL_I2C_Init+0x42>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	4a94      	ldr	r2, [pc, #592]	@ (80034a4 <HAL_I2C_Init+0x290>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d904      	bls.n	8003260 <HAL_I2C_Init+0x4c>
 8003256:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 800325a:	4891      	ldr	r0, [pc, #580]	@ (80034a0 <HAL_I2C_Init+0x28c>)
 800325c:	f7fd fdae 	bl	8000dbc <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d009      	beq.n	800327c <HAL_I2C_Init+0x68>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003270:	d004      	beq.n	800327c <HAL_I2C_Init+0x68>
 8003272:	f240 11dd 	movw	r1, #477	@ 0x1dd
 8003276:	488a      	ldr	r0, [pc, #552]	@ (80034a0 <HAL_I2C_Init+0x28c>)
 8003278:	f7fd fda0 	bl	8000dbc <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003284:	d304      	bcc.n	8003290 <HAL_I2C_Init+0x7c>
 8003286:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800328a:	4885      	ldr	r0, [pc, #532]	@ (80034a0 <HAL_I2C_Init+0x28c>)
 800328c:	f7fd fd96 	bl	8000dbc <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	691b      	ldr	r3, [r3, #16]
 8003294:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003298:	d009      	beq.n	80032ae <HAL_I2C_Init+0x9a>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	691b      	ldr	r3, [r3, #16]
 800329e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80032a2:	d004      	beq.n	80032ae <HAL_I2C_Init+0x9a>
 80032a4:	f240 11df 	movw	r1, #479	@ 0x1df
 80032a8:	487d      	ldr	r0, [pc, #500]	@ (80034a0 <HAL_I2C_Init+0x28c>)
 80032aa:	f7fd fd87 	bl	8000dbc <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	695b      	ldr	r3, [r3, #20]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d008      	beq.n	80032c8 <HAL_I2C_Init+0xb4>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d004      	beq.n	80032c8 <HAL_I2C_Init+0xb4>
 80032be:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80032c2:	4877      	ldr	r0, [pc, #476]	@ (80034a0 <HAL_I2C_Init+0x28c>)
 80032c4:	f7fd fd7a 	bl	8000dbc <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	699b      	ldr	r3, [r3, #24]
 80032cc:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d004      	beq.n	80032de <HAL_I2C_Init+0xca>
 80032d4:	f240 11e1 	movw	r1, #481	@ 0x1e1
 80032d8:	4871      	ldr	r0, [pc, #452]	@ (80034a0 <HAL_I2C_Init+0x28c>)
 80032da:	f7fd fd6f 	bl	8000dbc <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d008      	beq.n	80032f8 <HAL_I2C_Init+0xe4>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	2b40      	cmp	r3, #64	@ 0x40
 80032ec:	d004      	beq.n	80032f8 <HAL_I2C_Init+0xe4>
 80032ee:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 80032f2:	486b      	ldr	r0, [pc, #428]	@ (80034a0 <HAL_I2C_Init+0x28c>)
 80032f4:	f7fd fd62 	bl	8000dbc <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a1b      	ldr	r3, [r3, #32]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d008      	beq.n	8003312 <HAL_I2C_Init+0xfe>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	2b80      	cmp	r3, #128	@ 0x80
 8003306:	d004      	beq.n	8003312 <HAL_I2C_Init+0xfe>
 8003308:	f240 11e3 	movw	r1, #483	@ 0x1e3
 800330c:	4864      	ldr	r0, [pc, #400]	@ (80034a0 <HAL_I2C_Init+0x28c>)
 800330e:	f7fd fd55 	bl	8000dbc <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003318:	b2db      	uxtb	r3, r3
 800331a:	2b00      	cmp	r3, #0
 800331c:	d106      	bne.n	800332c <HAL_I2C_Init+0x118>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f7fd fa72 	bl	8000810 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2224      	movs	r2, #36	@ 0x24
 8003330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f022 0201 	bic.w	r2, r2, #1
 8003342:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003352:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003362:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003364:	f001 f9f4 	bl	8004750 <HAL_RCC_GetPCLK1Freq>
 8003368:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	4a4e      	ldr	r2, [pc, #312]	@ (80034a8 <HAL_I2C_Init+0x294>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d807      	bhi.n	8003384 <HAL_I2C_Init+0x170>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4a4d      	ldr	r2, [pc, #308]	@ (80034ac <HAL_I2C_Init+0x298>)
 8003378:	4293      	cmp	r3, r2
 800337a:	bf94      	ite	ls
 800337c:	2301      	movls	r3, #1
 800337e:	2300      	movhi	r3, #0
 8003380:	b2db      	uxtb	r3, r3
 8003382:	e006      	b.n	8003392 <HAL_I2C_Init+0x17e>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	4a4a      	ldr	r2, [pc, #296]	@ (80034b0 <HAL_I2C_Init+0x29c>)
 8003388:	4293      	cmp	r3, r2
 800338a:	bf94      	ite	ls
 800338c:	2301      	movls	r3, #1
 800338e:	2300      	movhi	r3, #0
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <HAL_I2C_Init+0x186>
  {
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e0fa      	b.n	8003590 <HAL_I2C_Init+0x37c>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	4a45      	ldr	r2, [pc, #276]	@ (80034b4 <HAL_I2C_Init+0x2a0>)
 800339e:	fba2 2303 	umull	r2, r3, r2, r3
 80033a2:	0c9b      	lsrs	r3, r3, #18
 80033a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68ba      	ldr	r2, [r7, #8]
 80033b6:	430a      	orrs	r2, r1
 80033b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6a1b      	ldr	r3, [r3, #32]
 80033c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	4a37      	ldr	r2, [pc, #220]	@ (80034a8 <HAL_I2C_Init+0x294>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d802      	bhi.n	80033d4 <HAL_I2C_Init+0x1c0>
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	3301      	adds	r3, #1
 80033d2:	e009      	b.n	80033e8 <HAL_I2C_Init+0x1d4>
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80033da:	fb02 f303 	mul.w	r3, r2, r3
 80033de:	4a36      	ldr	r2, [pc, #216]	@ (80034b8 <HAL_I2C_Init+0x2a4>)
 80033e0:	fba2 2303 	umull	r2, r3, r2, r3
 80033e4:	099b      	lsrs	r3, r3, #6
 80033e6:	3301      	adds	r3, #1
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	6812      	ldr	r2, [r2, #0]
 80033ec:	430b      	orrs	r3, r1
 80033ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	69db      	ldr	r3, [r3, #28]
 80033f6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80033fa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	4929      	ldr	r1, [pc, #164]	@ (80034a8 <HAL_I2C_Init+0x294>)
 8003404:	428b      	cmp	r3, r1
 8003406:	d819      	bhi.n	800343c <HAL_I2C_Init+0x228>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	1e59      	subs	r1, r3, #1
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	fbb1 f3f3 	udiv	r3, r1, r3
 8003416:	1c59      	adds	r1, r3, #1
 8003418:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800341c:	400b      	ands	r3, r1
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00a      	beq.n	8003438 <HAL_I2C_Init+0x224>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	1e59      	subs	r1, r3, #1
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003430:	3301      	adds	r3, #1
 8003432:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003436:	e064      	b.n	8003502 <HAL_I2C_Init+0x2ee>
 8003438:	2304      	movs	r3, #4
 800343a:	e062      	b.n	8003502 <HAL_I2C_Init+0x2ee>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d111      	bne.n	8003468 <HAL_I2C_Init+0x254>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	1e58      	subs	r0, r3, #1
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6859      	ldr	r1, [r3, #4]
 800344c:	460b      	mov	r3, r1
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	440b      	add	r3, r1
 8003452:	fbb0 f3f3 	udiv	r3, r0, r3
 8003456:	3301      	adds	r3, #1
 8003458:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800345c:	2b00      	cmp	r3, #0
 800345e:	bf0c      	ite	eq
 8003460:	2301      	moveq	r3, #1
 8003462:	2300      	movne	r3, #0
 8003464:	b2db      	uxtb	r3, r3
 8003466:	e012      	b.n	800348e <HAL_I2C_Init+0x27a>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	1e58      	subs	r0, r3, #1
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6859      	ldr	r1, [r3, #4]
 8003470:	460b      	mov	r3, r1
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	440b      	add	r3, r1
 8003476:	0099      	lsls	r1, r3, #2
 8003478:	440b      	add	r3, r1
 800347a:	fbb0 f3f3 	udiv	r3, r0, r3
 800347e:	3301      	adds	r3, #1
 8003480:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003484:	2b00      	cmp	r3, #0
 8003486:	bf0c      	ite	eq
 8003488:	2301      	moveq	r3, #1
 800348a:	2300      	movne	r3, #0
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d014      	beq.n	80034bc <HAL_I2C_Init+0x2a8>
 8003492:	2301      	movs	r3, #1
 8003494:	e035      	b.n	8003502 <HAL_I2C_Init+0x2ee>
 8003496:	bf00      	nop
 8003498:	40005400 	.word	0x40005400
 800349c:	40005800 	.word	0x40005800
 80034a0:	08007db0 	.word	0x08007db0
 80034a4:	00061a80 	.word	0x00061a80
 80034a8:	000186a0 	.word	0x000186a0
 80034ac:	001e847f 	.word	0x001e847f
 80034b0:	003d08ff 	.word	0x003d08ff
 80034b4:	431bde83 	.word	0x431bde83
 80034b8:	10624dd3 	.word	0x10624dd3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d10e      	bne.n	80034e2 <HAL_I2C_Init+0x2ce>
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	1e58      	subs	r0, r3, #1
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6859      	ldr	r1, [r3, #4]
 80034cc:	460b      	mov	r3, r1
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	440b      	add	r3, r1
 80034d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80034d6:	3301      	adds	r3, #1
 80034d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034e0:	e00f      	b.n	8003502 <HAL_I2C_Init+0x2ee>
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	1e58      	subs	r0, r3, #1
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6859      	ldr	r1, [r3, #4]
 80034ea:	460b      	mov	r3, r1
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	440b      	add	r3, r1
 80034f0:	0099      	lsls	r1, r3, #2
 80034f2:	440b      	add	r3, r1
 80034f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80034f8:	3301      	adds	r3, #1
 80034fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	6809      	ldr	r1, [r1, #0]
 8003506:	4313      	orrs	r3, r2
 8003508:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	69da      	ldr	r2, [r3, #28]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a1b      	ldr	r3, [r3, #32]
 800351c:	431a      	orrs	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	430a      	orrs	r2, r1
 8003524:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003530:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	6911      	ldr	r1, [r2, #16]
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	68d2      	ldr	r2, [r2, #12]
 800353c:	4311      	orrs	r1, r2
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	6812      	ldr	r2, [r2, #0]
 8003542:	430b      	orrs	r3, r1
 8003544:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	695a      	ldr	r2, [r3, #20]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	431a      	orrs	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	430a      	orrs	r2, r1
 8003560:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f042 0201 	orr.w	r2, r2, #1
 8003570:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2220      	movs	r2, #32
 800357c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b088      	sub	sp, #32
 800359c:	af02      	add	r7, sp, #8
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	4608      	mov	r0, r1
 80035a2:	4611      	mov	r1, r2
 80035a4:	461a      	mov	r2, r3
 80035a6:	4603      	mov	r3, r0
 80035a8:	817b      	strh	r3, [r7, #10]
 80035aa:	460b      	mov	r3, r1
 80035ac:	813b      	strh	r3, [r7, #8]
 80035ae:	4613      	mov	r3, r2
 80035b0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035b2:	f7fe fe9b 	bl	80022ec <HAL_GetTick>
 80035b6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80035b8:	88fb      	ldrh	r3, [r7, #6]
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d007      	beq.n	80035ce <HAL_I2C_Mem_Write+0x36>
 80035be:	88fb      	ldrh	r3, [r7, #6]
 80035c0:	2b10      	cmp	r3, #16
 80035c2:	d004      	beq.n	80035ce <HAL_I2C_Mem_Write+0x36>
 80035c4:	f640 2106 	movw	r1, #2566	@ 0xa06
 80035c8:	4873      	ldr	r0, [pc, #460]	@ (8003798 <HAL_I2C_Mem_Write+0x200>)
 80035ca:	f7fd fbf7 	bl	8000dbc <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b20      	cmp	r3, #32
 80035d8:	f040 80d9 	bne.w	800378e <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	9300      	str	r3, [sp, #0]
 80035e0:	2319      	movs	r3, #25
 80035e2:	2201      	movs	r2, #1
 80035e4:	496d      	ldr	r1, [pc, #436]	@ (800379c <HAL_I2C_Mem_Write+0x204>)
 80035e6:	68f8      	ldr	r0, [r7, #12]
 80035e8:	f000 f972 	bl	80038d0 <I2C_WaitOnFlagUntilTimeout>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 80035f2:	2302      	movs	r3, #2
 80035f4:	e0cc      	b.n	8003790 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d101      	bne.n	8003604 <HAL_I2C_Mem_Write+0x6c>
 8003600:	2302      	movs	r3, #2
 8003602:	e0c5      	b.n	8003790 <HAL_I2C_Mem_Write+0x1f8>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	2b01      	cmp	r3, #1
 8003618:	d007      	beq.n	800362a <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f042 0201 	orr.w	r2, r2, #1
 8003628:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003638:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2221      	movs	r2, #33	@ 0x21
 800363e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2240      	movs	r2, #64	@ 0x40
 8003646:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	6a3a      	ldr	r2, [r7, #32]
 8003654:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800365a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003660:	b29a      	uxth	r2, r3
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	4a4d      	ldr	r2, [pc, #308]	@ (80037a0 <HAL_I2C_Mem_Write+0x208>)
 800366a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800366c:	88f8      	ldrh	r0, [r7, #6]
 800366e:	893a      	ldrh	r2, [r7, #8]
 8003670:	8979      	ldrh	r1, [r7, #10]
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	9301      	str	r3, [sp, #4]
 8003676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003678:	9300      	str	r3, [sp, #0]
 800367a:	4603      	mov	r3, r0
 800367c:	68f8      	ldr	r0, [r7, #12]
 800367e:	f000 f891 	bl	80037a4 <I2C_RequestMemoryWrite>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d052      	beq.n	800372e <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e081      	b.n	8003790 <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800368c:	697a      	ldr	r2, [r7, #20]
 800368e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f000 fa37 	bl	8003b04 <I2C_WaitOnTXEFlagUntilTimeout>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d00d      	beq.n	80036b8 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a0:	2b04      	cmp	r3, #4
 80036a2:	d107      	bne.n	80036b4 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e06b      	b.n	8003790 <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036bc:	781a      	ldrb	r2, [r3, #0]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c8:	1c5a      	adds	r2, r3, #1
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036d2:	3b01      	subs	r3, #1
 80036d4:	b29a      	uxth	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036de:	b29b      	uxth	r3, r3
 80036e0:	3b01      	subs	r3, #1
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	f003 0304 	and.w	r3, r3, #4
 80036f2:	2b04      	cmp	r3, #4
 80036f4:	d11b      	bne.n	800372e <HAL_I2C_Mem_Write+0x196>
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d017      	beq.n	800372e <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003702:	781a      	ldrb	r2, [r3, #0]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370e:	1c5a      	adds	r2, r3, #1
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003718:	3b01      	subs	r3, #1
 800371a:	b29a      	uxth	r2, r3
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003724:	b29b      	uxth	r3, r3
 8003726:	3b01      	subs	r3, #1
 8003728:	b29a      	uxth	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1aa      	bne.n	800368c <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003736:	697a      	ldr	r2, [r7, #20]
 8003738:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800373a:	68f8      	ldr	r0, [r7, #12]
 800373c:	f000 fa2a 	bl	8003b94 <I2C_WaitOnBTFFlagUntilTimeout>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d00d      	beq.n	8003762 <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374a:	2b04      	cmp	r3, #4
 800374c:	d107      	bne.n	800375e <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800375c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e016      	b.n	8003790 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003770:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2220      	movs	r2, #32
 8003776:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800378a:	2300      	movs	r3, #0
 800378c:	e000      	b.n	8003790 <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 800378e:	2302      	movs	r3, #2
  }
}
 8003790:	4618      	mov	r0, r3
 8003792:	3718      	adds	r7, #24
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	08007db0 	.word	0x08007db0
 800379c:	00100002 	.word	0x00100002
 80037a0:	ffff0000 	.word	0xffff0000

080037a4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b088      	sub	sp, #32
 80037a8:	af02      	add	r7, sp, #8
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	4608      	mov	r0, r1
 80037ae:	4611      	mov	r1, r2
 80037b0:	461a      	mov	r2, r3
 80037b2:	4603      	mov	r3, r0
 80037b4:	817b      	strh	r3, [r7, #10]
 80037b6:	460b      	mov	r3, r1
 80037b8:	813b      	strh	r3, [r7, #8]
 80037ba:	4613      	mov	r3, r2
 80037bc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d0:	9300      	str	r3, [sp, #0]
 80037d2:	6a3b      	ldr	r3, [r7, #32]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80037da:	68f8      	ldr	r0, [r7, #12]
 80037dc:	f000 f878 	bl	80038d0 <I2C_WaitOnFlagUntilTimeout>
 80037e0:	4603      	mov	r3, r0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00d      	beq.n	8003802 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037f4:	d103      	bne.n	80037fe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e05f      	b.n	80038c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003802:	897b      	ldrh	r3, [r7, #10]
 8003804:	b2db      	uxtb	r3, r3
 8003806:	461a      	mov	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003810:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003814:	6a3a      	ldr	r2, [r7, #32]
 8003816:	492d      	ldr	r1, [pc, #180]	@ (80038cc <I2C_RequestMemoryWrite+0x128>)
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f000 f8d3 	bl	80039c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d001      	beq.n	8003828 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e04c      	b.n	80038c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003828:	2300      	movs	r3, #0
 800382a:	617b      	str	r3, [r7, #20]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	617b      	str	r3, [r7, #20]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	617b      	str	r3, [r7, #20]
 800383c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800383e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003840:	6a39      	ldr	r1, [r7, #32]
 8003842:	68f8      	ldr	r0, [r7, #12]
 8003844:	f000 f95e 	bl	8003b04 <I2C_WaitOnTXEFlagUntilTimeout>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d00d      	beq.n	800386a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003852:	2b04      	cmp	r3, #4
 8003854:	d107      	bne.n	8003866 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003864:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e02b      	b.n	80038c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800386a:	88fb      	ldrh	r3, [r7, #6]
 800386c:	2b01      	cmp	r3, #1
 800386e:	d105      	bne.n	800387c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003870:	893b      	ldrh	r3, [r7, #8]
 8003872:	b2da      	uxtb	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	611a      	str	r2, [r3, #16]
 800387a:	e021      	b.n	80038c0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800387c:	893b      	ldrh	r3, [r7, #8]
 800387e:	0a1b      	lsrs	r3, r3, #8
 8003880:	b29b      	uxth	r3, r3
 8003882:	b2da      	uxtb	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800388a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800388c:	6a39      	ldr	r1, [r7, #32]
 800388e:	68f8      	ldr	r0, [r7, #12]
 8003890:	f000 f938 	bl	8003b04 <I2C_WaitOnTXEFlagUntilTimeout>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d00d      	beq.n	80038b6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389e:	2b04      	cmp	r3, #4
 80038a0:	d107      	bne.n	80038b2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e005      	b.n	80038c2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038b6:	893b      	ldrh	r3, [r7, #8]
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3718      	adds	r7, #24
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	00010002 	.word	0x00010002

080038d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	603b      	str	r3, [r7, #0]
 80038dc:	4613      	mov	r3, r2
 80038de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038e0:	e048      	b.n	8003974 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038e8:	d044      	beq.n	8003974 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038ea:	f7fe fcff 	bl	80022ec <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	69bb      	ldr	r3, [r7, #24]
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	683a      	ldr	r2, [r7, #0]
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d302      	bcc.n	8003900 <I2C_WaitOnFlagUntilTimeout+0x30>
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d139      	bne.n	8003974 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	0c1b      	lsrs	r3, r3, #16
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b01      	cmp	r3, #1
 8003908:	d10d      	bne.n	8003926 <I2C_WaitOnFlagUntilTimeout+0x56>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	43da      	mvns	r2, r3
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	4013      	ands	r3, r2
 8003916:	b29b      	uxth	r3, r3
 8003918:	2b00      	cmp	r3, #0
 800391a:	bf0c      	ite	eq
 800391c:	2301      	moveq	r3, #1
 800391e:	2300      	movne	r3, #0
 8003920:	b2db      	uxtb	r3, r3
 8003922:	461a      	mov	r2, r3
 8003924:	e00c      	b.n	8003940 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	43da      	mvns	r2, r3
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	4013      	ands	r3, r2
 8003932:	b29b      	uxth	r3, r3
 8003934:	2b00      	cmp	r3, #0
 8003936:	bf0c      	ite	eq
 8003938:	2301      	moveq	r3, #1
 800393a:	2300      	movne	r3, #0
 800393c:	b2db      	uxtb	r3, r3
 800393e:	461a      	mov	r2, r3
 8003940:	79fb      	ldrb	r3, [r7, #7]
 8003942:	429a      	cmp	r2, r3
 8003944:	d116      	bne.n	8003974 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2220      	movs	r2, #32
 8003950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003960:	f043 0220 	orr.w	r2, r3, #32
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e023      	b.n	80039bc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	0c1b      	lsrs	r3, r3, #16
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b01      	cmp	r3, #1
 800397c:	d10d      	bne.n	800399a <I2C_WaitOnFlagUntilTimeout+0xca>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	695b      	ldr	r3, [r3, #20]
 8003984:	43da      	mvns	r2, r3
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	4013      	ands	r3, r2
 800398a:	b29b      	uxth	r3, r3
 800398c:	2b00      	cmp	r3, #0
 800398e:	bf0c      	ite	eq
 8003990:	2301      	moveq	r3, #1
 8003992:	2300      	movne	r3, #0
 8003994:	b2db      	uxtb	r3, r3
 8003996:	461a      	mov	r2, r3
 8003998:	e00c      	b.n	80039b4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	43da      	mvns	r2, r3
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	4013      	ands	r3, r2
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	bf0c      	ite	eq
 80039ac:	2301      	moveq	r3, #1
 80039ae:	2300      	movne	r3, #0
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	461a      	mov	r2, r3
 80039b4:	79fb      	ldrb	r3, [r7, #7]
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d093      	beq.n	80038e2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3710      	adds	r7, #16
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	607a      	str	r2, [r7, #4]
 80039d0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039d2:	e071      	b.n	8003ab8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039e2:	d123      	bne.n	8003a2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039f2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2200      	movs	r2, #0
 8003a02:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2220      	movs	r2, #32
 8003a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a18:	f043 0204 	orr.w	r2, r3, #4
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e067      	b.n	8003afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a32:	d041      	beq.n	8003ab8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a34:	f7fe fc5a 	bl	80022ec <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d302      	bcc.n	8003a4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d136      	bne.n	8003ab8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	0c1b      	lsrs	r3, r3, #16
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d10c      	bne.n	8003a6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	43da      	mvns	r2, r3
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	4013      	ands	r3, r2
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	bf14      	ite	ne
 8003a66:	2301      	movne	r3, #1
 8003a68:	2300      	moveq	r3, #0
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	e00b      	b.n	8003a86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	699b      	ldr	r3, [r3, #24]
 8003a74:	43da      	mvns	r2, r3
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	bf14      	ite	ne
 8003a80:	2301      	movne	r3, #1
 8003a82:	2300      	moveq	r3, #0
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d016      	beq.n	8003ab8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2220      	movs	r2, #32
 8003a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa4:	f043 0220 	orr.w	r2, r3, #32
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e021      	b.n	8003afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	0c1b      	lsrs	r3, r3, #16
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d10c      	bne.n	8003adc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	695b      	ldr	r3, [r3, #20]
 8003ac8:	43da      	mvns	r2, r3
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	4013      	ands	r3, r2
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	bf14      	ite	ne
 8003ad4:	2301      	movne	r3, #1
 8003ad6:	2300      	moveq	r3, #0
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	e00b      	b.n	8003af4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	699b      	ldr	r3, [r3, #24]
 8003ae2:	43da      	mvns	r2, r3
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	bf14      	ite	ne
 8003aee:	2301      	movne	r3, #1
 8003af0:	2300      	moveq	r3, #0
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	f47f af6d 	bne.w	80039d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003afa:	2300      	movs	r3, #0
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b10:	e034      	b.n	8003b7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b12:	68f8      	ldr	r0, [r7, #12]
 8003b14:	f000 f886 	bl	8003c24 <I2C_IsAcknowledgeFailed>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e034      	b.n	8003b8c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b28:	d028      	beq.n	8003b7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b2a:	f7fe fbdf 	bl	80022ec <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	68ba      	ldr	r2, [r7, #8]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d302      	bcc.n	8003b40 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d11d      	bne.n	8003b7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b4a:	2b80      	cmp	r3, #128	@ 0x80
 8003b4c:	d016      	beq.n	8003b7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2220      	movs	r2, #32
 8003b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b68:	f043 0220 	orr.w	r2, r3, #32
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e007      	b.n	8003b8c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b86:	2b80      	cmp	r3, #128	@ 0x80
 8003b88:	d1c3      	bne.n	8003b12 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b8a:	2300      	movs	r3, #0
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3710      	adds	r7, #16
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b084      	sub	sp, #16
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ba0:	e034      	b.n	8003c0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ba2:	68f8      	ldr	r0, [r7, #12]
 8003ba4:	f000 f83e 	bl	8003c24 <I2C_IsAcknowledgeFailed>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d001      	beq.n	8003bb2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e034      	b.n	8003c1c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bb8:	d028      	beq.n	8003c0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bba:	f7fe fb97 	bl	80022ec <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	68ba      	ldr	r2, [r7, #8]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d302      	bcc.n	8003bd0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d11d      	bne.n	8003c0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	f003 0304 	and.w	r3, r3, #4
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	d016      	beq.n	8003c0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2220      	movs	r2, #32
 8003be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf8:	f043 0220 	orr.w	r2, r3, #32
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e007      	b.n	8003c1c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	f003 0304 	and.w	r3, r3, #4
 8003c16:	2b04      	cmp	r3, #4
 8003c18:	d1c3      	bne.n	8003ba2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3710      	adds	r7, #16
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b083      	sub	sp, #12
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	695b      	ldr	r3, [r3, #20]
 8003c32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c3a:	d11b      	bne.n	8003c74 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c44:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c60:	f043 0204 	orr.w	r2, r3, #4
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e000      	b.n	8003c76 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003c74:	2300      	movs	r3, #0
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	370c      	adds	r7, #12
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bc80      	pop	{r7}
 8003c7e:	4770      	bx	lr

08003c80 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003c84:	4b03      	ldr	r3, [pc, #12]	@ (8003c94 <HAL_PWR_EnableBkUpAccess+0x14>)
 8003c86:	2201      	movs	r2, #1
 8003c88:	601a      	str	r2, [r3, #0]
}
 8003c8a:	bf00      	nop
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bc80      	pop	{r7}
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	420e0020 	.word	0x420e0020

08003c98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b086      	sub	sp, #24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d101      	bne.n	8003caa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e35a      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d01c      	beq.n	8003cec <HAL_RCC_OscConfig+0x54>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d116      	bne.n	8003cec <HAL_RCC_OscConfig+0x54>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d110      	bne.n	8003cec <HAL_RCC_OscConfig+0x54>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0308 	and.w	r3, r3, #8
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d10a      	bne.n	8003cec <HAL_RCC_OscConfig+0x54>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0304 	and.w	r3, r3, #4
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d104      	bne.n	8003cec <HAL_RCC_OscConfig+0x54>
 8003ce2:	f240 1165 	movw	r1, #357	@ 0x165
 8003ce6:	488f      	ldr	r0, [pc, #572]	@ (8003f24 <HAL_RCC_OscConfig+0x28c>)
 8003ce8:	f7fd f868 	bl	8000dbc <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0301 	and.w	r3, r3, #1
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	f000 809a 	beq.w	8003e2e <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00e      	beq.n	8003d20 <HAL_RCC_OscConfig+0x88>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d0a:	d009      	beq.n	8003d20 <HAL_RCC_OscConfig+0x88>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d14:	d004      	beq.n	8003d20 <HAL_RCC_OscConfig+0x88>
 8003d16:	f240 116b 	movw	r1, #363	@ 0x16b
 8003d1a:	4882      	ldr	r0, [pc, #520]	@ (8003f24 <HAL_RCC_OscConfig+0x28c>)
 8003d1c:	f7fd f84e 	bl	8000dbc <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d20:	4b81      	ldr	r3, [pc, #516]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	f003 030c 	and.w	r3, r3, #12
 8003d28:	2b04      	cmp	r3, #4
 8003d2a:	d00c      	beq.n	8003d46 <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d2c:	4b7e      	ldr	r3, [pc, #504]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f003 030c 	and.w	r3, r3, #12
 8003d34:	2b08      	cmp	r3, #8
 8003d36:	d112      	bne.n	8003d5e <HAL_RCC_OscConfig+0xc6>
 8003d38:	4b7b      	ldr	r3, [pc, #492]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d44:	d10b      	bne.n	8003d5e <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d46:	4b78      	ldr	r3, [pc, #480]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d06c      	beq.n	8003e2c <HAL_RCC_OscConfig+0x194>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d168      	bne.n	8003e2c <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e300      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d66:	d106      	bne.n	8003d76 <HAL_RCC_OscConfig+0xde>
 8003d68:	4b6f      	ldr	r3, [pc, #444]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a6e      	ldr	r2, [pc, #440]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003d6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d72:	6013      	str	r3, [r2, #0]
 8003d74:	e02e      	b.n	8003dd4 <HAL_RCC_OscConfig+0x13c>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d10c      	bne.n	8003d98 <HAL_RCC_OscConfig+0x100>
 8003d7e:	4b6a      	ldr	r3, [pc, #424]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a69      	ldr	r2, [pc, #420]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003d84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d88:	6013      	str	r3, [r2, #0]
 8003d8a:	4b67      	ldr	r3, [pc, #412]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a66      	ldr	r2, [pc, #408]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003d90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d94:	6013      	str	r3, [r2, #0]
 8003d96:	e01d      	b.n	8003dd4 <HAL_RCC_OscConfig+0x13c>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003da0:	d10c      	bne.n	8003dbc <HAL_RCC_OscConfig+0x124>
 8003da2:	4b61      	ldr	r3, [pc, #388]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a60      	ldr	r2, [pc, #384]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003da8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003dac:	6013      	str	r3, [r2, #0]
 8003dae:	4b5e      	ldr	r3, [pc, #376]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a5d      	ldr	r2, [pc, #372]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003db4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003db8:	6013      	str	r3, [r2, #0]
 8003dba:	e00b      	b.n	8003dd4 <HAL_RCC_OscConfig+0x13c>
 8003dbc:	4b5a      	ldr	r3, [pc, #360]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a59      	ldr	r2, [pc, #356]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003dc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dc6:	6013      	str	r3, [r2, #0]
 8003dc8:	4b57      	ldr	r3, [pc, #348]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a56      	ldr	r2, [pc, #344]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003dce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dd2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d013      	beq.n	8003e04 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ddc:	f7fe fa86 	bl	80022ec <HAL_GetTick>
 8003de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003de2:	e008      	b.n	8003df6 <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003de4:	f7fe fa82 	bl	80022ec <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b64      	cmp	r3, #100	@ 0x64
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e2b4      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003df6:	4b4c      	ldr	r3, [pc, #304]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d0f0      	beq.n	8003de4 <HAL_RCC_OscConfig+0x14c>
 8003e02:	e014      	b.n	8003e2e <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e04:	f7fe fa72 	bl	80022ec <HAL_GetTick>
 8003e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e0a:	e008      	b.n	8003e1e <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e0c:	f7fe fa6e 	bl	80022ec <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	2b64      	cmp	r3, #100	@ 0x64
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e2a0      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e1e:	4b42      	ldr	r3, [pc, #264]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d1f0      	bne.n	8003e0c <HAL_RCC_OscConfig+0x174>
 8003e2a:	e000      	b.n	8003e2e <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f000 8080 	beq.w	8003f3c <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d008      	beq.n	8003e56 <HAL_RCC_OscConfig+0x1be>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d004      	beq.n	8003e56 <HAL_RCC_OscConfig+0x1be>
 8003e4c:	f240 119f 	movw	r1, #415	@ 0x19f
 8003e50:	4834      	ldr	r0, [pc, #208]	@ (8003f24 <HAL_RCC_OscConfig+0x28c>)
 8003e52:	f7fc ffb3 	bl	8000dbc <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	2b1f      	cmp	r3, #31
 8003e5c:	d904      	bls.n	8003e68 <HAL_RCC_OscConfig+0x1d0>
 8003e5e:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 8003e62:	4830      	ldr	r0, [pc, #192]	@ (8003f24 <HAL_RCC_OscConfig+0x28c>)
 8003e64:	f7fc ffaa 	bl	8000dbc <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e68:	4b2f      	ldr	r3, [pc, #188]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f003 030c 	and.w	r3, r3, #12
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00b      	beq.n	8003e8c <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003e74:	4b2c      	ldr	r3, [pc, #176]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f003 030c 	and.w	r3, r3, #12
 8003e7c:	2b08      	cmp	r3, #8
 8003e7e:	d11c      	bne.n	8003eba <HAL_RCC_OscConfig+0x222>
 8003e80:	4b29      	ldr	r3, [pc, #164]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d116      	bne.n	8003eba <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e8c:	4b26      	ldr	r3, [pc, #152]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0302 	and.w	r3, r3, #2
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d005      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x20c>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d001      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e25d      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ea4:	4b20      	ldr	r3, [pc, #128]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	695b      	ldr	r3, [r3, #20]
 8003eb0:	00db      	lsls	r3, r3, #3
 8003eb2:	491d      	ldr	r1, [pc, #116]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eb8:	e040      	b.n	8003f3c <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d020      	beq.n	8003f04 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ec2:	4b1a      	ldr	r3, [pc, #104]	@ (8003f2c <HAL_RCC_OscConfig+0x294>)
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec8:	f7fe fa10 	bl	80022ec <HAL_GetTick>
 8003ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ed0:	f7fe fa0c 	bl	80022ec <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e23e      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee2:	4b11      	ldr	r3, [pc, #68]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d0f0      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eee:	4b0e      	ldr	r3, [pc, #56]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	00db      	lsls	r3, r3, #3
 8003efc:	490a      	ldr	r1, [pc, #40]	@ (8003f28 <HAL_RCC_OscConfig+0x290>)
 8003efe:	4313      	orrs	r3, r2
 8003f00:	600b      	str	r3, [r1, #0]
 8003f02:	e01b      	b.n	8003f3c <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f04:	4b09      	ldr	r3, [pc, #36]	@ (8003f2c <HAL_RCC_OscConfig+0x294>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f0a:	f7fe f9ef 	bl	80022ec <HAL_GetTick>
 8003f0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f10:	e00e      	b.n	8003f30 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f12:	f7fe f9eb 	bl	80022ec <HAL_GetTick>
 8003f16:	4602      	mov	r2, r0
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d907      	bls.n	8003f30 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e21d      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
 8003f24:	08007de8 	.word	0x08007de8
 8003f28:	40021000 	.word	0x40021000
 8003f2c:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f30:	4b7d      	ldr	r3, [pc, #500]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0302 	and.w	r3, r3, #2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d1ea      	bne.n	8003f12 <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0308 	and.w	r3, r3, #8
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d040      	beq.n	8003fca <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	699b      	ldr	r3, [r3, #24]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d008      	beq.n	8003f62 <HAL_RCC_OscConfig+0x2ca>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	699b      	ldr	r3, [r3, #24]
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	d004      	beq.n	8003f62 <HAL_RCC_OscConfig+0x2ca>
 8003f58:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8003f5c:	4873      	ldr	r0, [pc, #460]	@ (800412c <HAL_RCC_OscConfig+0x494>)
 8003f5e:	f7fc ff2d 	bl	8000dbc <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d019      	beq.n	8003f9e <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f6a:	4b71      	ldr	r3, [pc, #452]	@ (8004130 <HAL_RCC_OscConfig+0x498>)
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f70:	f7fe f9bc 	bl	80022ec <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f76:	e008      	b.n	8003f8a <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f78:	f7fe f9b8 	bl	80022ec <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e1ea      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f8a:	4b67      	ldr	r3, [pc, #412]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 8003f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d0f0      	beq.n	8003f78 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003f96:	2001      	movs	r0, #1
 8003f98:	f000 fc02 	bl	80047a0 <RCC_Delay>
 8003f9c:	e015      	b.n	8003fca <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f9e:	4b64      	ldr	r3, [pc, #400]	@ (8004130 <HAL_RCC_OscConfig+0x498>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fa4:	f7fe f9a2 	bl	80022ec <HAL_GetTick>
 8003fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fac:	f7fe f99e 	bl	80022ec <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e1d0      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fbe:	4b5a      	ldr	r3, [pc, #360]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 8003fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1f0      	bne.n	8003fac <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0304 	and.w	r3, r3, #4
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f000 80bf 	beq.w	8004156 <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d00c      	beq.n	8003ffe <HAL_RCC_OscConfig+0x366>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d008      	beq.n	8003ffe <HAL_RCC_OscConfig+0x366>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	2b05      	cmp	r3, #5
 8003ff2:	d004      	beq.n	8003ffe <HAL_RCC_OscConfig+0x366>
 8003ff4:	f240 210f 	movw	r1, #527	@ 0x20f
 8003ff8:	484c      	ldr	r0, [pc, #304]	@ (800412c <HAL_RCC_OscConfig+0x494>)
 8003ffa:	f7fc fedf 	bl	8000dbc <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ffe:	4b4a      	ldr	r3, [pc, #296]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 8004000:	69db      	ldr	r3, [r3, #28]
 8004002:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d10d      	bne.n	8004026 <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800400a:	4b47      	ldr	r3, [pc, #284]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 800400c:	69db      	ldr	r3, [r3, #28]
 800400e:	4a46      	ldr	r2, [pc, #280]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 8004010:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004014:	61d3      	str	r3, [r2, #28]
 8004016:	4b44      	ldr	r3, [pc, #272]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 8004018:	69db      	ldr	r3, [r3, #28]
 800401a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800401e:	60bb      	str	r3, [r7, #8]
 8004020:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004022:	2301      	movs	r3, #1
 8004024:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004026:	4b43      	ldr	r3, [pc, #268]	@ (8004134 <HAL_RCC_OscConfig+0x49c>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800402e:	2b00      	cmp	r3, #0
 8004030:	d118      	bne.n	8004064 <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004032:	4b40      	ldr	r3, [pc, #256]	@ (8004134 <HAL_RCC_OscConfig+0x49c>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a3f      	ldr	r2, [pc, #252]	@ (8004134 <HAL_RCC_OscConfig+0x49c>)
 8004038:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800403c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800403e:	f7fe f955 	bl	80022ec <HAL_GetTick>
 8004042:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004044:	e008      	b.n	8004058 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004046:	f7fe f951 	bl	80022ec <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	2b64      	cmp	r3, #100	@ 0x64
 8004052:	d901      	bls.n	8004058 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e183      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004058:	4b36      	ldr	r3, [pc, #216]	@ (8004134 <HAL_RCC_OscConfig+0x49c>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004060:	2b00      	cmp	r3, #0
 8004062:	d0f0      	beq.n	8004046 <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d106      	bne.n	800407a <HAL_RCC_OscConfig+0x3e2>
 800406c:	4b2e      	ldr	r3, [pc, #184]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 800406e:	6a1b      	ldr	r3, [r3, #32]
 8004070:	4a2d      	ldr	r2, [pc, #180]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 8004072:	f043 0301 	orr.w	r3, r3, #1
 8004076:	6213      	str	r3, [r2, #32]
 8004078:	e02d      	b.n	80040d6 <HAL_RCC_OscConfig+0x43e>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d10c      	bne.n	800409c <HAL_RCC_OscConfig+0x404>
 8004082:	4b29      	ldr	r3, [pc, #164]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 8004084:	6a1b      	ldr	r3, [r3, #32]
 8004086:	4a28      	ldr	r2, [pc, #160]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 8004088:	f023 0301 	bic.w	r3, r3, #1
 800408c:	6213      	str	r3, [r2, #32]
 800408e:	4b26      	ldr	r3, [pc, #152]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	4a25      	ldr	r2, [pc, #148]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 8004094:	f023 0304 	bic.w	r3, r3, #4
 8004098:	6213      	str	r3, [r2, #32]
 800409a:	e01c      	b.n	80040d6 <HAL_RCC_OscConfig+0x43e>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	2b05      	cmp	r3, #5
 80040a2:	d10c      	bne.n	80040be <HAL_RCC_OscConfig+0x426>
 80040a4:	4b20      	ldr	r3, [pc, #128]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	4a1f      	ldr	r2, [pc, #124]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 80040aa:	f043 0304 	orr.w	r3, r3, #4
 80040ae:	6213      	str	r3, [r2, #32]
 80040b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	4a1c      	ldr	r2, [pc, #112]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 80040b6:	f043 0301 	orr.w	r3, r3, #1
 80040ba:	6213      	str	r3, [r2, #32]
 80040bc:	e00b      	b.n	80040d6 <HAL_RCC_OscConfig+0x43e>
 80040be:	4b1a      	ldr	r3, [pc, #104]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	4a19      	ldr	r2, [pc, #100]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 80040c4:	f023 0301 	bic.w	r3, r3, #1
 80040c8:	6213      	str	r3, [r2, #32]
 80040ca:	4b17      	ldr	r3, [pc, #92]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 80040cc:	6a1b      	ldr	r3, [r3, #32]
 80040ce:	4a16      	ldr	r2, [pc, #88]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 80040d0:	f023 0304 	bic.w	r3, r3, #4
 80040d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d015      	beq.n	800410a <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040de:	f7fe f905 	bl	80022ec <HAL_GetTick>
 80040e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040e4:	e00a      	b.n	80040fc <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040e6:	f7fe f901 	bl	80022ec <HAL_GetTick>
 80040ea:	4602      	mov	r2, r0
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d901      	bls.n	80040fc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80040f8:	2303      	movs	r3, #3
 80040fa:	e131      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040fc:	4b0a      	ldr	r3, [pc, #40]	@ (8004128 <HAL_RCC_OscConfig+0x490>)
 80040fe:	6a1b      	ldr	r3, [r3, #32]
 8004100:	f003 0302 	and.w	r3, r3, #2
 8004104:	2b00      	cmp	r3, #0
 8004106:	d0ee      	beq.n	80040e6 <HAL_RCC_OscConfig+0x44e>
 8004108:	e01c      	b.n	8004144 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800410a:	f7fe f8ef 	bl	80022ec <HAL_GetTick>
 800410e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004110:	e012      	b.n	8004138 <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004112:	f7fe f8eb 	bl	80022ec <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004120:	4293      	cmp	r3, r2
 8004122:	d909      	bls.n	8004138 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8004124:	2303      	movs	r3, #3
 8004126:	e11b      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
 8004128:	40021000 	.word	0x40021000
 800412c:	08007de8 	.word	0x08007de8
 8004130:	42420480 	.word	0x42420480
 8004134:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004138:	4b8b      	ldr	r3, [pc, #556]	@ (8004368 <HAL_RCC_OscConfig+0x6d0>)
 800413a:	6a1b      	ldr	r3, [r3, #32]
 800413c:	f003 0302 	and.w	r3, r3, #2
 8004140:	2b00      	cmp	r3, #0
 8004142:	d1e6      	bne.n	8004112 <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004144:	7dfb      	ldrb	r3, [r7, #23]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d105      	bne.n	8004156 <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800414a:	4b87      	ldr	r3, [pc, #540]	@ (8004368 <HAL_RCC_OscConfig+0x6d0>)
 800414c:	69db      	ldr	r3, [r3, #28]
 800414e:	4a86      	ldr	r2, [pc, #536]	@ (8004368 <HAL_RCC_OscConfig+0x6d0>)
 8004150:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004154:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	69db      	ldr	r3, [r3, #28]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00c      	beq.n	8004178 <HAL_RCC_OscConfig+0x4e0>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	69db      	ldr	r3, [r3, #28]
 8004162:	2b01      	cmp	r3, #1
 8004164:	d008      	beq.n	8004178 <HAL_RCC_OscConfig+0x4e0>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	69db      	ldr	r3, [r3, #28]
 800416a:	2b02      	cmp	r3, #2
 800416c:	d004      	beq.n	8004178 <HAL_RCC_OscConfig+0x4e0>
 800416e:	f240 21ad 	movw	r1, #685	@ 0x2ad
 8004172:	487e      	ldr	r0, [pc, #504]	@ (800436c <HAL_RCC_OscConfig+0x6d4>)
 8004174:	f7fc fe22 	bl	8000dbc <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	69db      	ldr	r3, [r3, #28]
 800417c:	2b00      	cmp	r3, #0
 800417e:	f000 80ee 	beq.w	800435e <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004182:	4b79      	ldr	r3, [pc, #484]	@ (8004368 <HAL_RCC_OscConfig+0x6d0>)
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f003 030c 	and.w	r3, r3, #12
 800418a:	2b08      	cmp	r3, #8
 800418c:	f000 80ce 	beq.w	800432c <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	69db      	ldr	r3, [r3, #28]
 8004194:	2b02      	cmp	r3, #2
 8004196:	f040 80b2 	bne.w	80042fe <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a1b      	ldr	r3, [r3, #32]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d009      	beq.n	80041b6 <HAL_RCC_OscConfig+0x51e>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a1b      	ldr	r3, [r3, #32]
 80041a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041aa:	d004      	beq.n	80041b6 <HAL_RCC_OscConfig+0x51e>
 80041ac:	f240 21b6 	movw	r1, #694	@ 0x2b6
 80041b0:	486e      	ldr	r0, [pc, #440]	@ (800436c <HAL_RCC_OscConfig+0x6d4>)
 80041b2:	f7fc fe03 	bl	8000dbc <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d04a      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041c6:	d045      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041cc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80041d0:	d040      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80041da:	d03b      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041e4:	d036      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ea:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80041ee:	d031      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f4:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80041f8:	d02c      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fe:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004202:	d027      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004208:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800420c:	d022      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004212:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004216:	d01d      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004220:	d018      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004226:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800422a:	d013      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004230:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004234:	d00e      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423a:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 800423e:	d009      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004244:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 8004248:	d004      	beq.n	8004254 <HAL_RCC_OscConfig+0x5bc>
 800424a:	f240 21b7 	movw	r1, #695	@ 0x2b7
 800424e:	4847      	ldr	r0, [pc, #284]	@ (800436c <HAL_RCC_OscConfig+0x6d4>)
 8004250:	f7fc fdb4 	bl	8000dbc <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004254:	4b46      	ldr	r3, [pc, #280]	@ (8004370 <HAL_RCC_OscConfig+0x6d8>)
 8004256:	2200      	movs	r2, #0
 8004258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425a:	f7fe f847 	bl	80022ec <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004260:	e008      	b.n	8004274 <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004262:	f7fe f843 	bl	80022ec <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	2b02      	cmp	r3, #2
 800426e:	d901      	bls.n	8004274 <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e075      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004274:	4b3c      	ldr	r3, [pc, #240]	@ (8004368 <HAL_RCC_OscConfig+0x6d0>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1f0      	bne.n	8004262 <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a1b      	ldr	r3, [r3, #32]
 8004284:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004288:	d116      	bne.n	80042b8 <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d009      	beq.n	80042a6 <HAL_RCC_OscConfig+0x60e>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800429a:	d004      	beq.n	80042a6 <HAL_RCC_OscConfig+0x60e>
 800429c:	f240 21cd 	movw	r1, #717	@ 0x2cd
 80042a0:	4832      	ldr	r0, [pc, #200]	@ (800436c <HAL_RCC_OscConfig+0x6d4>)
 80042a2:	f7fc fd8b 	bl	8000dbc <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80042a6:	4b30      	ldr	r3, [pc, #192]	@ (8004368 <HAL_RCC_OscConfig+0x6d0>)
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	492d      	ldr	r1, [pc, #180]	@ (8004368 <HAL_RCC_OscConfig+0x6d0>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042b8:	4b2b      	ldr	r3, [pc, #172]	@ (8004368 <HAL_RCC_OscConfig+0x6d0>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a19      	ldr	r1, [r3, #32]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c8:	430b      	orrs	r3, r1
 80042ca:	4927      	ldr	r1, [pc, #156]	@ (8004368 <HAL_RCC_OscConfig+0x6d0>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042d0:	4b27      	ldr	r3, [pc, #156]	@ (8004370 <HAL_RCC_OscConfig+0x6d8>)
 80042d2:	2201      	movs	r2, #1
 80042d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042d6:	f7fe f809 	bl	80022ec <HAL_GetTick>
 80042da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80042dc:	e008      	b.n	80042f0 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042de:	f7fe f805 	bl	80022ec <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d901      	bls.n	80042f0 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	e037      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80042f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004368 <HAL_RCC_OscConfig+0x6d0>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d0f0      	beq.n	80042de <HAL_RCC_OscConfig+0x646>
 80042fc:	e02f      	b.n	800435e <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042fe:	4b1c      	ldr	r3, [pc, #112]	@ (8004370 <HAL_RCC_OscConfig+0x6d8>)
 8004300:	2200      	movs	r2, #0
 8004302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004304:	f7fd fff2 	bl	80022ec <HAL_GetTick>
 8004308:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800430a:	e008      	b.n	800431e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800430c:	f7fd ffee 	bl	80022ec <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d901      	bls.n	800431e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e020      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800431e:	4b12      	ldr	r3, [pc, #72]	@ (8004368 <HAL_RCC_OscConfig+0x6d0>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1f0      	bne.n	800430c <HAL_RCC_OscConfig+0x674>
 800432a:	e018      	b.n	800435e <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	69db      	ldr	r3, [r3, #28]
 8004330:	2b01      	cmp	r3, #1
 8004332:	d101      	bne.n	8004338 <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e013      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004338:	4b0b      	ldr	r3, [pc, #44]	@ (8004368 <HAL_RCC_OscConfig+0x6d0>)
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6a1b      	ldr	r3, [r3, #32]
 8004348:	429a      	cmp	r2, r3
 800434a:	d106      	bne.n	800435a <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004356:	429a      	cmp	r2, r3
 8004358:	d001      	beq.n	800435e <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e000      	b.n	8004360 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 800435e:	2300      	movs	r3, #0
}
 8004360:	4618      	mov	r0, r3
 8004362:	3718      	adds	r7, #24
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	40021000 	.word	0x40021000
 800436c:	08007de8 	.word	0x08007de8
 8004370:	42420060 	.word	0x42420060

08004374 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d101      	bne.n	8004388 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e176      	b.n	8004676 <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0301 	and.w	r3, r3, #1
 8004390:	2b00      	cmp	r3, #0
 8004392:	d116      	bne.n	80043c2 <HAL_RCC_ClockConfig+0x4e>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0302 	and.w	r3, r3, #2
 800439c:	2b00      	cmp	r3, #0
 800439e:	d110      	bne.n	80043c2 <HAL_RCC_ClockConfig+0x4e>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0304 	and.w	r3, r3, #4
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d10a      	bne.n	80043c2 <HAL_RCC_ClockConfig+0x4e>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0308 	and.w	r3, r3, #8
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d104      	bne.n	80043c2 <HAL_RCC_ClockConfig+0x4e>
 80043b8:	f240 3136 	movw	r1, #822	@ 0x336
 80043bc:	4874      	ldr	r0, [pc, #464]	@ (8004590 <HAL_RCC_ClockConfig+0x21c>)
 80043be:	f7fc fcfd 	bl	8000dbc <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d00a      	beq.n	80043de <HAL_RCC_ClockConfig+0x6a>
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d007      	beq.n	80043de <HAL_RCC_ClockConfig+0x6a>
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	2b02      	cmp	r3, #2
 80043d2:	d004      	beq.n	80043de <HAL_RCC_ClockConfig+0x6a>
 80043d4:	f240 3137 	movw	r1, #823	@ 0x337
 80043d8:	486d      	ldr	r0, [pc, #436]	@ (8004590 <HAL_RCC_ClockConfig+0x21c>)
 80043da:	f7fc fcef 	bl	8000dbc <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043de:	4b6d      	ldr	r3, [pc, #436]	@ (8004594 <HAL_RCC_ClockConfig+0x220>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0307 	and.w	r3, r3, #7
 80043e6:	683a      	ldr	r2, [r7, #0]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d910      	bls.n	800440e <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ec:	4b69      	ldr	r3, [pc, #420]	@ (8004594 <HAL_RCC_ClockConfig+0x220>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f023 0207 	bic.w	r2, r3, #7
 80043f4:	4967      	ldr	r1, [pc, #412]	@ (8004594 <HAL_RCC_ClockConfig+0x220>)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043fc:	4b65      	ldr	r3, [pc, #404]	@ (8004594 <HAL_RCC_ClockConfig+0x220>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0307 	and.w	r3, r3, #7
 8004404:	683a      	ldr	r2, [r7, #0]
 8004406:	429a      	cmp	r2, r3
 8004408:	d001      	beq.n	800440e <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e133      	b.n	8004676 <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0302 	and.w	r3, r3, #2
 8004416:	2b00      	cmp	r3, #0
 8004418:	d049      	beq.n	80044ae <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0304 	and.w	r3, r3, #4
 8004422:	2b00      	cmp	r3, #0
 8004424:	d005      	beq.n	8004432 <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004426:	4b5c      	ldr	r3, [pc, #368]	@ (8004598 <HAL_RCC_ClockConfig+0x224>)
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	4a5b      	ldr	r2, [pc, #364]	@ (8004598 <HAL_RCC_ClockConfig+0x224>)
 800442c:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004430:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0308 	and.w	r3, r3, #8
 800443a:	2b00      	cmp	r3, #0
 800443c:	d005      	beq.n	800444a <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800443e:	4b56      	ldr	r3, [pc, #344]	@ (8004598 <HAL_RCC_ClockConfig+0x224>)
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	4a55      	ldr	r2, [pc, #340]	@ (8004598 <HAL_RCC_ClockConfig+0x224>)
 8004444:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004448:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d024      	beq.n	800449c <HAL_RCC_ClockConfig+0x128>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	2b80      	cmp	r3, #128	@ 0x80
 8004458:	d020      	beq.n	800449c <HAL_RCC_ClockConfig+0x128>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	2b90      	cmp	r3, #144	@ 0x90
 8004460:	d01c      	beq.n	800449c <HAL_RCC_ClockConfig+0x128>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	2ba0      	cmp	r3, #160	@ 0xa0
 8004468:	d018      	beq.n	800449c <HAL_RCC_ClockConfig+0x128>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	2bb0      	cmp	r3, #176	@ 0xb0
 8004470:	d014      	beq.n	800449c <HAL_RCC_ClockConfig+0x128>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	2bc0      	cmp	r3, #192	@ 0xc0
 8004478:	d010      	beq.n	800449c <HAL_RCC_ClockConfig+0x128>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	2bd0      	cmp	r3, #208	@ 0xd0
 8004480:	d00c      	beq.n	800449c <HAL_RCC_ClockConfig+0x128>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	2be0      	cmp	r3, #224	@ 0xe0
 8004488:	d008      	beq.n	800449c <HAL_RCC_ClockConfig+0x128>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	2bf0      	cmp	r3, #240	@ 0xf0
 8004490:	d004      	beq.n	800449c <HAL_RCC_ClockConfig+0x128>
 8004492:	f240 315d 	movw	r1, #861	@ 0x35d
 8004496:	483e      	ldr	r0, [pc, #248]	@ (8004590 <HAL_RCC_ClockConfig+0x21c>)
 8004498:	f7fc fc90 	bl	8000dbc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800449c:	4b3e      	ldr	r3, [pc, #248]	@ (8004598 <HAL_RCC_ClockConfig+0x224>)
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	493b      	ldr	r1, [pc, #236]	@ (8004598 <HAL_RCC_ClockConfig+0x224>)
 80044aa:	4313      	orrs	r3, r2
 80044ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0301 	and.w	r3, r3, #1
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d051      	beq.n	800455e <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00c      	beq.n	80044dc <HAL_RCC_ClockConfig+0x168>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d008      	beq.n	80044dc <HAL_RCC_ClockConfig+0x168>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	2b02      	cmp	r3, #2
 80044d0:	d004      	beq.n	80044dc <HAL_RCC_ClockConfig+0x168>
 80044d2:	f44f 7159 	mov.w	r1, #868	@ 0x364
 80044d6:	482e      	ldr	r0, [pc, #184]	@ (8004590 <HAL_RCC_ClockConfig+0x21c>)
 80044d8:	f7fc fc70 	bl	8000dbc <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d107      	bne.n	80044f4 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044e4:	4b2c      	ldr	r3, [pc, #176]	@ (8004598 <HAL_RCC_ClockConfig+0x224>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d115      	bne.n	800451c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e0c0      	b.n	8004676 <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d107      	bne.n	800450c <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044fc:	4b26      	ldr	r3, [pc, #152]	@ (8004598 <HAL_RCC_ClockConfig+0x224>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d109      	bne.n	800451c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e0b4      	b.n	8004676 <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800450c:	4b22      	ldr	r3, [pc, #136]	@ (8004598 <HAL_RCC_ClockConfig+0x224>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 0302 	and.w	r3, r3, #2
 8004514:	2b00      	cmp	r3, #0
 8004516:	d101      	bne.n	800451c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e0ac      	b.n	8004676 <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800451c:	4b1e      	ldr	r3, [pc, #120]	@ (8004598 <HAL_RCC_ClockConfig+0x224>)
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f023 0203 	bic.w	r2, r3, #3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	491b      	ldr	r1, [pc, #108]	@ (8004598 <HAL_RCC_ClockConfig+0x224>)
 800452a:	4313      	orrs	r3, r2
 800452c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800452e:	f7fd fedd 	bl	80022ec <HAL_GetTick>
 8004532:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004534:	e00a      	b.n	800454c <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004536:	f7fd fed9 	bl	80022ec <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004544:	4293      	cmp	r3, r2
 8004546:	d901      	bls.n	800454c <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e094      	b.n	8004676 <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800454c:	4b12      	ldr	r3, [pc, #72]	@ (8004598 <HAL_RCC_ClockConfig+0x224>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f003 020c 	and.w	r2, r3, #12
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	429a      	cmp	r2, r3
 800455c:	d1eb      	bne.n	8004536 <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800455e:	4b0d      	ldr	r3, [pc, #52]	@ (8004594 <HAL_RCC_ClockConfig+0x220>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0307 	and.w	r3, r3, #7
 8004566:	683a      	ldr	r2, [r7, #0]
 8004568:	429a      	cmp	r2, r3
 800456a:	d217      	bcs.n	800459c <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800456c:	4b09      	ldr	r3, [pc, #36]	@ (8004594 <HAL_RCC_ClockConfig+0x220>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f023 0207 	bic.w	r2, r3, #7
 8004574:	4907      	ldr	r1, [pc, #28]	@ (8004594 <HAL_RCC_ClockConfig+0x220>)
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	4313      	orrs	r3, r2
 800457a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800457c:	4b05      	ldr	r3, [pc, #20]	@ (8004594 <HAL_RCC_ClockConfig+0x220>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0307 	and.w	r3, r3, #7
 8004584:	683a      	ldr	r2, [r7, #0]
 8004586:	429a      	cmp	r2, r3
 8004588:	d008      	beq.n	800459c <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e073      	b.n	8004676 <HAL_RCC_ClockConfig+0x302>
 800458e:	bf00      	nop
 8004590:	08007de8 	.word	0x08007de8
 8004594:	40022000 	.word	0x40022000
 8004598:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0304 	and.w	r3, r3, #4
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d025      	beq.n	80045f4 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d018      	beq.n	80045e2 <HAL_RCC_ClockConfig+0x26e>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045b8:	d013      	beq.n	80045e2 <HAL_RCC_ClockConfig+0x26e>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80045c2:	d00e      	beq.n	80045e2 <HAL_RCC_ClockConfig+0x26e>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80045cc:	d009      	beq.n	80045e2 <HAL_RCC_ClockConfig+0x26e>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80045d6:	d004      	beq.n	80045e2 <HAL_RCC_ClockConfig+0x26e>
 80045d8:	f240 31a2 	movw	r1, #930	@ 0x3a2
 80045dc:	4828      	ldr	r0, [pc, #160]	@ (8004680 <HAL_RCC_ClockConfig+0x30c>)
 80045de:	f7fc fbed 	bl	8000dbc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045e2:	4b28      	ldr	r3, [pc, #160]	@ (8004684 <HAL_RCC_ClockConfig+0x310>)
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	4925      	ldr	r1, [pc, #148]	@ (8004684 <HAL_RCC_ClockConfig+0x310>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0308 	and.w	r3, r3, #8
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d026      	beq.n	800464e <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	691b      	ldr	r3, [r3, #16]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d018      	beq.n	800463a <HAL_RCC_ClockConfig+0x2c6>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	691b      	ldr	r3, [r3, #16]
 800460c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004610:	d013      	beq.n	800463a <HAL_RCC_ClockConfig+0x2c6>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800461a:	d00e      	beq.n	800463a <HAL_RCC_ClockConfig+0x2c6>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004624:	d009      	beq.n	800463a <HAL_RCC_ClockConfig+0x2c6>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800462e:	d004      	beq.n	800463a <HAL_RCC_ClockConfig+0x2c6>
 8004630:	f240 31a9 	movw	r1, #937	@ 0x3a9
 8004634:	4812      	ldr	r0, [pc, #72]	@ (8004680 <HAL_RCC_ClockConfig+0x30c>)
 8004636:	f7fc fbc1 	bl	8000dbc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800463a:	4b12      	ldr	r3, [pc, #72]	@ (8004684 <HAL_RCC_ClockConfig+0x310>)
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	691b      	ldr	r3, [r3, #16]
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	490e      	ldr	r1, [pc, #56]	@ (8004684 <HAL_RCC_ClockConfig+0x310>)
 800464a:	4313      	orrs	r3, r2
 800464c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800464e:	f000 f821 	bl	8004694 <HAL_RCC_GetSysClockFreq>
 8004652:	4602      	mov	r2, r0
 8004654:	4b0b      	ldr	r3, [pc, #44]	@ (8004684 <HAL_RCC_ClockConfig+0x310>)
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	091b      	lsrs	r3, r3, #4
 800465a:	f003 030f 	and.w	r3, r3, #15
 800465e:	490a      	ldr	r1, [pc, #40]	@ (8004688 <HAL_RCC_ClockConfig+0x314>)
 8004660:	5ccb      	ldrb	r3, [r1, r3]
 8004662:	fa22 f303 	lsr.w	r3, r2, r3
 8004666:	4a09      	ldr	r2, [pc, #36]	@ (800468c <HAL_RCC_ClockConfig+0x318>)
 8004668:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800466a:	4b09      	ldr	r3, [pc, #36]	@ (8004690 <HAL_RCC_ClockConfig+0x31c>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4618      	mov	r0, r3
 8004670:	f7fd fdfa 	bl	8002268 <HAL_InitTick>

  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	3710      	adds	r7, #16
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	08007de8 	.word	0x08007de8
 8004684:	40021000 	.word	0x40021000
 8004688:	0800863c 	.word	0x0800863c
 800468c:	20000238 	.word	0x20000238
 8004690:	2000023c 	.word	0x2000023c

08004694 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004694:	b480      	push	{r7}
 8004696:	b087      	sub	sp, #28
 8004698:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800469a:	2300      	movs	r3, #0
 800469c:	60fb      	str	r3, [r7, #12]
 800469e:	2300      	movs	r3, #0
 80046a0:	60bb      	str	r3, [r7, #8]
 80046a2:	2300      	movs	r3, #0
 80046a4:	617b      	str	r3, [r7, #20]
 80046a6:	2300      	movs	r3, #0
 80046a8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80046aa:	2300      	movs	r3, #0
 80046ac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80046ae:	4b1e      	ldr	r3, [pc, #120]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x94>)
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f003 030c 	and.w	r3, r3, #12
 80046ba:	2b04      	cmp	r3, #4
 80046bc:	d002      	beq.n	80046c4 <HAL_RCC_GetSysClockFreq+0x30>
 80046be:	2b08      	cmp	r3, #8
 80046c0:	d003      	beq.n	80046ca <HAL_RCC_GetSysClockFreq+0x36>
 80046c2:	e027      	b.n	8004714 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80046c4:	4b19      	ldr	r3, [pc, #100]	@ (800472c <HAL_RCC_GetSysClockFreq+0x98>)
 80046c6:	613b      	str	r3, [r7, #16]
      break;
 80046c8:	e027      	b.n	800471a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	0c9b      	lsrs	r3, r3, #18
 80046ce:	f003 030f 	and.w	r3, r3, #15
 80046d2:	4a17      	ldr	r2, [pc, #92]	@ (8004730 <HAL_RCC_GetSysClockFreq+0x9c>)
 80046d4:	5cd3      	ldrb	r3, [r2, r3]
 80046d6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d010      	beq.n	8004704 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80046e2:	4b11      	ldr	r3, [pc, #68]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x94>)
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	0c5b      	lsrs	r3, r3, #17
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	4a11      	ldr	r2, [pc, #68]	@ (8004734 <HAL_RCC_GetSysClockFreq+0xa0>)
 80046ee:	5cd3      	ldrb	r3, [r2, r3]
 80046f0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a0d      	ldr	r2, [pc, #52]	@ (800472c <HAL_RCC_GetSysClockFreq+0x98>)
 80046f6:	fb03 f202 	mul.w	r2, r3, r2
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004700:	617b      	str	r3, [r7, #20]
 8004702:	e004      	b.n	800470e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a0c      	ldr	r2, [pc, #48]	@ (8004738 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004708:	fb02 f303 	mul.w	r3, r2, r3
 800470c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	613b      	str	r3, [r7, #16]
      break;
 8004712:	e002      	b.n	800471a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004714:	4b05      	ldr	r3, [pc, #20]	@ (800472c <HAL_RCC_GetSysClockFreq+0x98>)
 8004716:	613b      	str	r3, [r7, #16]
      break;
 8004718:	bf00      	nop
    }
  }
  return sysclockfreq;
 800471a:	693b      	ldr	r3, [r7, #16]
}
 800471c:	4618      	mov	r0, r3
 800471e:	371c      	adds	r7, #28
 8004720:	46bd      	mov	sp, r7
 8004722:	bc80      	pop	{r7}
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	40021000 	.word	0x40021000
 800472c:	007a1200 	.word	0x007a1200
 8004730:	08008654 	.word	0x08008654
 8004734:	08008664 	.word	0x08008664
 8004738:	003d0900 	.word	0x003d0900

0800473c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800473c:	b480      	push	{r7}
 800473e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004740:	4b02      	ldr	r3, [pc, #8]	@ (800474c <HAL_RCC_GetHCLKFreq+0x10>)
 8004742:	681b      	ldr	r3, [r3, #0]
}
 8004744:	4618      	mov	r0, r3
 8004746:	46bd      	mov	sp, r7
 8004748:	bc80      	pop	{r7}
 800474a:	4770      	bx	lr
 800474c:	20000238 	.word	0x20000238

08004750 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004754:	f7ff fff2 	bl	800473c <HAL_RCC_GetHCLKFreq>
 8004758:	4602      	mov	r2, r0
 800475a:	4b05      	ldr	r3, [pc, #20]	@ (8004770 <HAL_RCC_GetPCLK1Freq+0x20>)
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	0a1b      	lsrs	r3, r3, #8
 8004760:	f003 0307 	and.w	r3, r3, #7
 8004764:	4903      	ldr	r1, [pc, #12]	@ (8004774 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004766:	5ccb      	ldrb	r3, [r1, r3]
 8004768:	fa22 f303 	lsr.w	r3, r2, r3
}
 800476c:	4618      	mov	r0, r3
 800476e:	bd80      	pop	{r7, pc}
 8004770:	40021000 	.word	0x40021000
 8004774:	0800864c 	.word	0x0800864c

08004778 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800477c:	f7ff ffde 	bl	800473c <HAL_RCC_GetHCLKFreq>
 8004780:	4602      	mov	r2, r0
 8004782:	4b05      	ldr	r3, [pc, #20]	@ (8004798 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	0adb      	lsrs	r3, r3, #11
 8004788:	f003 0307 	and.w	r3, r3, #7
 800478c:	4903      	ldr	r1, [pc, #12]	@ (800479c <HAL_RCC_GetPCLK2Freq+0x24>)
 800478e:	5ccb      	ldrb	r3, [r1, r3]
 8004790:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004794:	4618      	mov	r0, r3
 8004796:	bd80      	pop	{r7, pc}
 8004798:	40021000 	.word	0x40021000
 800479c:	0800864c 	.word	0x0800864c

080047a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b085      	sub	sp, #20
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80047a8:	4b0a      	ldr	r3, [pc, #40]	@ (80047d4 <RCC_Delay+0x34>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a0a      	ldr	r2, [pc, #40]	@ (80047d8 <RCC_Delay+0x38>)
 80047ae:	fba2 2303 	umull	r2, r3, r2, r3
 80047b2:	0a5b      	lsrs	r3, r3, #9
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	fb02 f303 	mul.w	r3, r2, r3
 80047ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80047bc:	bf00      	nop
  }
  while (Delay --);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	1e5a      	subs	r2, r3, #1
 80047c2:	60fa      	str	r2, [r7, #12]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1f9      	bne.n	80047bc <RCC_Delay+0x1c>
}
 80047c8:	bf00      	nop
 80047ca:	bf00      	nop
 80047cc:	3714      	adds	r7, #20
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bc80      	pop	{r7}
 80047d2:	4770      	bx	lr
 80047d4:	20000238 	.word	0x20000238
 80047d8:	10624dd3 	.word	0x10624dd3

080047dc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b086      	sub	sp, #24
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80047e4:	2300      	movs	r3, #0
 80047e6:	613b      	str	r3, [r7, #16]
 80047e8:	2300      	movs	r3, #0
 80047ea:	60fb      	str	r3, [r7, #12]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0301 	and.w	r3, r3, #1
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d10f      	bne.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0302 	and.w	r3, r3, #2
 8004800:	2b00      	cmp	r3, #0
 8004802:	d109      	bne.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0310 	and.w	r3, r3, #16
 800480c:	2b00      	cmp	r3, #0
 800480e:	d103      	bne.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8004810:	216a      	movs	r1, #106	@ 0x6a
 8004812:	4873      	ldr	r0, [pc, #460]	@ (80049e0 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004814:	f7fc fad2 	bl	8000dbc <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0301 	and.w	r3, r3, #1
 8004820:	2b00      	cmp	r3, #0
 8004822:	f000 8095 	beq.w	8004950 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    FlagStatus pwrclkchanged = RESET;
 8004826:	2300      	movs	r3, #0
 8004828:	75fb      	strb	r3, [r7, #23]

    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d012      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800483a:	d00d      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004844:	d008      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800484e:	d003      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004850:	2172      	movs	r1, #114	@ 0x72
 8004852:	4863      	ldr	r0, [pc, #396]	@ (80049e0 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004854:	f7fc fab2 	bl	8000dbc <assert_failed>

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004858:	4b62      	ldr	r3, [pc, #392]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800485a:	69db      	ldr	r3, [r3, #28]
 800485c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d10d      	bne.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004864:	4b5f      	ldr	r3, [pc, #380]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004866:	69db      	ldr	r3, [r3, #28]
 8004868:	4a5e      	ldr	r2, [pc, #376]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800486a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800486e:	61d3      	str	r3, [r2, #28]
 8004870:	4b5c      	ldr	r3, [pc, #368]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004872:	69db      	ldr	r3, [r3, #28]
 8004874:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004878:	60bb      	str	r3, [r7, #8]
 800487a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800487c:	2301      	movs	r3, #1
 800487e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004880:	4b59      	ldr	r3, [pc, #356]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004888:	2b00      	cmp	r3, #0
 800488a:	d118      	bne.n	80048be <HAL_RCCEx_PeriphCLKConfig+0xe2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800488c:	4b56      	ldr	r3, [pc, #344]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a55      	ldr	r2, [pc, #340]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004892:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004896:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004898:	f7fd fd28 	bl	80022ec <HAL_GetTick>
 800489c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800489e:	e008      	b.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048a0:	f7fd fd24 	bl	80022ec <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	2b64      	cmp	r3, #100	@ 0x64
 80048ac:	d901      	bls.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
        {
          return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e092      	b.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048b2:	4b4d      	ldr	r3, [pc, #308]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d0f0      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048be:	4b49      	ldr	r3, [pc, #292]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80048c0:	6a1b      	ldr	r3, [r3, #32]
 80048c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048c6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d02e      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x150>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048d6:	68fa      	ldr	r2, [r7, #12]
 80048d8:	429a      	cmp	r2, r3
 80048da:	d027      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048dc:	4b41      	ldr	r3, [pc, #260]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80048de:	6a1b      	ldr	r3, [r3, #32]
 80048e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048e4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048e6:	4b41      	ldr	r3, [pc, #260]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80048e8:	2201      	movs	r2, #1
 80048ea:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048ec:	4b3f      	ldr	r3, [pc, #252]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80048ee:	2200      	movs	r2, #0
 80048f0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80048f2:	4a3c      	ldr	r2, [pc, #240]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f003 0301 	and.w	r3, r3, #1
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d014      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004902:	f7fd fcf3 	bl	80022ec <HAL_GetTick>
 8004906:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004908:	e00a      	b.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x144>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800490a:	f7fd fcef 	bl	80022ec <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004918:	4293      	cmp	r3, r2
 800491a:	d901      	bls.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x144>
          {
            return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e05b      	b.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004920:	4b30      	ldr	r3, [pc, #192]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004922:	6a1b      	ldr	r3, [r3, #32]
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d0ee      	beq.n	800490a <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800492c:	4b2d      	ldr	r3, [pc, #180]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	492a      	ldr	r1, [pc, #168]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800493a:	4313      	orrs	r3, r2
 800493c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800493e:	7dfb      	ldrb	r3, [r7, #23]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d105      	bne.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004944:	4b27      	ldr	r3, [pc, #156]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004946:	69db      	ldr	r3, [r3, #28]
 8004948:	4a26      	ldr	r2, [pc, #152]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800494a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800494e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0302 	and.w	r3, r3, #2
 8004958:	2b00      	cmp	r3, #0
 800495a:	d01f      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d012      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800496c:	d00d      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004976:	d008      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004980:	d003      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004982:	21b7      	movs	r1, #183	@ 0xb7
 8004984:	4816      	ldr	r0, [pc, #88]	@ (80049e0 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004986:	f7fc fa19 	bl	8000dbc <assert_failed>

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800498a:	4b16      	ldr	r3, [pc, #88]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	4913      	ldr	r1, [pc, #76]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004998:	4313      	orrs	r3, r2
 800499a:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0310 	and.w	r3, r3, #16
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d016      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049b0:	d008      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d004      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80049ba:	f240 1113 	movw	r1, #275	@ 0x113
 80049be:	4808      	ldr	r0, [pc, #32]	@ (80049e0 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 80049c0:	f7fc f9fc 	bl	8000dbc <assert_failed>

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049c4:	4b07      	ldr	r3, [pc, #28]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	4904      	ldr	r1, [pc, #16]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3718      	adds	r7, #24
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	08007e20 	.word	0x08007e20
 80049e4:	40021000 	.word	0x40021000
 80049e8:	40007000 	.word	0x40007000
 80049ec:	42420440 	.word	0x42420440

080049f0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b088      	sub	sp, #32
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80049f8:	2300      	movs	r3, #0
 80049fa:	617b      	str	r3, [r7, #20]
 80049fc:	2300      	movs	r3, #0
 80049fe:	61fb      	str	r3, [r7, #28]
 8004a00:	2300      	movs	r3, #0
 8004a02:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004a04:	2300      	movs	r3, #0
 8004a06:	60fb      	str	r3, [r7, #12]
 8004a08:	2300      	movs	r3, #0
 8004a0a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d10e      	bne.n	8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x44>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f003 0302 	and.w	r3, r3, #2
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d109      	bne.n	8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x44>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f003 0310 	and.w	r3, r3, #16
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d104      	bne.n	8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x44>
 8004a2a:	f44f 71ca 	mov.w	r1, #404	@ 0x194
 8004a2e:	484f      	ldr	r0, [pc, #316]	@ (8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8004a30:	f7fc f9c4 	bl	8000dbc <assert_failed>

  switch (PeriphClk)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2b10      	cmp	r3, #16
 8004a38:	d00a      	beq.n	8004a50 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2b10      	cmp	r3, #16
 8004a3e:	f200 808a 	bhi.w	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d045      	beq.n	8004ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d075      	beq.n	8004b3a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004a4e:	e082      	b.n	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      temp_reg = RCC->CFGR;
 8004a50:	4b47      	ldr	r3, [pc, #284]	@ (8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004a56:	4b46      	ldr	r3, [pc, #280]	@ (8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d07b      	beq.n	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0x16a>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	0c9b      	lsrs	r3, r3, #18
 8004a66:	f003 030f 	and.w	r3, r3, #15
 8004a6a:	4a42      	ldr	r2, [pc, #264]	@ (8004b74 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8004a6c:	5cd3      	ldrb	r3, [r2, r3]
 8004a6e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d015      	beq.n	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a7a:	4b3d      	ldr	r3, [pc, #244]	@ (8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	0c5b      	lsrs	r3, r3, #17
 8004a80:	f003 0301 	and.w	r3, r3, #1
 8004a84:	4a3c      	ldr	r2, [pc, #240]	@ (8004b78 <HAL_RCCEx_GetPeriphCLKFreq+0x188>)
 8004a86:	5cd3      	ldrb	r3, [r2, r3]
 8004a88:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d00d      	beq.n	8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004a94:	4a39      	ldr	r2, [pc, #228]	@ (8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>)
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	fb02 f303 	mul.w	r3, r2, r3
 8004aa2:	61fb      	str	r3, [r7, #28]
 8004aa4:	e004      	b.n	8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	4a35      	ldr	r2, [pc, #212]	@ (8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x190>)
 8004aaa:	fb02 f303 	mul.w	r3, r2, r3
 8004aae:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004ab0:	4b2f      	ldr	r3, [pc, #188]	@ (8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ab8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004abc:	d102      	bne.n	8004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
          frequency = pllclk;
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	61bb      	str	r3, [r7, #24]
      break;
 8004ac2:	e04a      	b.n	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0x16a>
          frequency = (pllclk * 2) / 3;
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	005b      	lsls	r3, r3, #1
 8004ac8:	4a2e      	ldr	r2, [pc, #184]	@ (8004b84 <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 8004aca:	fba2 2303 	umull	r2, r3, r2, r3
 8004ace:	085b      	lsrs	r3, r3, #1
 8004ad0:	61bb      	str	r3, [r7, #24]
      break;
 8004ad2:	e042      	b.n	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0x16a>
      temp_reg = RCC->BDCR;
 8004ad4:	4b26      	ldr	r3, [pc, #152]	@ (8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ae0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ae4:	d108      	bne.n	8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f003 0302 	and.w	r3, r3, #2
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d003      	beq.n	8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        frequency = LSE_VALUE;
 8004af0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004af4:	61bb      	str	r3, [r7, #24]
 8004af6:	e01f      	b.n	8004b38 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004afe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b02:	d109      	bne.n	8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
 8004b04:	4b1a      	ldr	r3, [pc, #104]	@ (8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8004b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b08:	f003 0302 	and.w	r3, r3, #2
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d003      	beq.n	8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
        frequency = LSI_VALUE;
 8004b10:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004b14:	61bb      	str	r3, [r7, #24]
 8004b16:	e00f      	b.n	8004b38 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b22:	d11c      	bne.n	8004b5e <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 8004b24:	4b12      	ldr	r3, [pc, #72]	@ (8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d016      	beq.n	8004b5e <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
        frequency = HSE_VALUE / 128U;
 8004b30:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004b34:	61bb      	str	r3, [r7, #24]
      break;
 8004b36:	e012      	b.n	8004b5e <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 8004b38:	e011      	b.n	8004b5e <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004b3a:	f7ff fe1d 	bl	8004778 <HAL_RCC_GetPCLK2Freq>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	4b0b      	ldr	r3, [pc, #44]	@ (8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	0b9b      	lsrs	r3, r3, #14
 8004b46:	f003 0303 	and.w	r3, r3, #3
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	005b      	lsls	r3, r3, #1
 8004b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b52:	61bb      	str	r3, [r7, #24]
      break;
 8004b54:	e004      	b.n	8004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
      break;
 8004b56:	bf00      	nop
 8004b58:	e002      	b.n	8004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
      break;
 8004b5a:	bf00      	nop
 8004b5c:	e000      	b.n	8004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
      break;
 8004b5e:	bf00      	nop
    }
  }
  return (frequency);
 8004b60:	69bb      	ldr	r3, [r7, #24]
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3720      	adds	r7, #32
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	08007e20 	.word	0x08007e20
 8004b70:	40021000 	.word	0x40021000
 8004b74:	08008668 	.word	0x08008668
 8004b78:	08008678 	.word	0x08008678
 8004b7c:	007a1200 	.word	0x007a1200
 8004b80:	003d0900 	.word	0x003d0900
 8004b84:	aaaaaaab 	.word	0xaaaaaaab

08004b88 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8004b90:	2300      	movs	r3, #0
 8004b92:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d101      	bne.n	8004b9e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e0aa      	b.n	8004cf4 <HAL_RTC_Init+0x16c>
  }

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a56      	ldr	r2, [pc, #344]	@ (8004cfc <HAL_RTC_Init+0x174>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d004      	beq.n	8004bb2 <HAL_RTC_Init+0x2a>
 8004ba8:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 8004bac:	4854      	ldr	r0, [pc, #336]	@ (8004d00 <HAL_RTC_Init+0x178>)
 8004bae:	f7fc f905 	bl	8000dbc <assert_failed>
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d012      	beq.n	8004be0 <HAL_RTC_Init+0x58>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	2b80      	cmp	r3, #128	@ 0x80
 8004bc0:	d00e      	beq.n	8004be0 <HAL_RTC_Init+0x58>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bca:	d009      	beq.n	8004be0 <HAL_RTC_Init+0x58>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bd4:	d004      	beq.n	8004be0 <HAL_RTC_Init+0x58>
 8004bd6:	f240 111f 	movw	r1, #287	@ 0x11f
 8004bda:	4849      	ldr	r0, [pc, #292]	@ (8004d00 <HAL_RTC_Init+0x178>)
 8004bdc:	f7fc f8ee 	bl	8000dbc <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004be8:	d309      	bcc.n	8004bfe <HAL_RTC_Init+0x76>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf2:	d004      	beq.n	8004bfe <HAL_RTC_Init+0x76>
 8004bf4:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8004bf8:	4841      	ldr	r0, [pc, #260]	@ (8004d00 <HAL_RTC_Init+0x178>)
 8004bfa:	f7fc f8df 	bl	8000dbc <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	7c5b      	ldrb	r3, [r3, #17]
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d105      	bne.n	8004c14 <HAL_RTC_Init+0x8c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f7fc fbee 	bl	80013f0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2202      	movs	r2, #2
 8004c18:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 fc98 	bl	8005550 <HAL_RTC_WaitForSynchro>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d004      	beq.n	8004c30 <HAL_RTC_Init+0xa8>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2204      	movs	r2, #4
 8004c2a:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e061      	b.n	8004cf4 <HAL_RTC_Init+0x16c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 fd51 	bl	80056d8 <RTC_EnterInitMode>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d004      	beq.n	8004c46 <HAL_RTC_Init+0xbe>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2204      	movs	r2, #4
 8004c40:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e056      	b.n	8004cf4 <HAL_RTC_Init+0x16c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685a      	ldr	r2, [r3, #4]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f022 0207 	bic.w	r2, r2, #7
 8004c54:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d005      	beq.n	8004c6a <HAL_RTC_Init+0xe2>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8004c5e:	4b29      	ldr	r3, [pc, #164]	@ (8004d04 <HAL_RTC_Init+0x17c>)
 8004c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c62:	4a28      	ldr	r2, [pc, #160]	@ (8004d04 <HAL_RTC_Init+0x17c>)
 8004c64:	f023 0301 	bic.w	r3, r3, #1
 8004c68:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8004c6a:	4b26      	ldr	r3, [pc, #152]	@ (8004d04 <HAL_RTC_Init+0x17c>)
 8004c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c6e:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	4923      	ldr	r1, [pc, #140]	@ (8004d04 <HAL_RTC_Init+0x17c>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c84:	d003      	beq.n	8004c8e <HAL_RTC_Init+0x106>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	60fb      	str	r3, [r7, #12]
 8004c8c:	e00e      	b.n	8004cac <HAL_RTC_Init+0x124>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8004c8e:	2001      	movs	r0, #1
 8004c90:	f7ff feae 	bl	80049f0 <HAL_RCCEx_GetPeriphCLKFreq>
 8004c94:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d104      	bne.n	8004ca6 <HAL_RTC_Init+0x11e>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2204      	movs	r2, #4
 8004ca0:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e026      	b.n	8004cf4 <HAL_RTC_Init+0x16c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	3b01      	subs	r3, #1
 8004caa:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	0c1a      	lsrs	r2, r3, #16
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f002 020f 	and.w	r2, r2, #15
 8004cb8:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	b292      	uxth	r2, r2
 8004cc2:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f000 fd2f 	bl	8005728 <RTC_ExitInitMode>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d004      	beq.n	8004cda <HAL_RTC_Init+0x152>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2204      	movs	r2, #4
 8004cd4:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e00c      	b.n	8004cf4 <HAL_RTC_Init+0x16c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8004cf2:	2300      	movs	r3, #0
  }
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3710      	adds	r7, #16
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	40002800 	.word	0x40002800
 8004d00:	08007e5c 	.word	0x08007e5c
 8004d04:	40006c00 	.word	0x40006c00

08004d08 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004d08:	b590      	push	{r4, r7, lr}
 8004d0a:	b087      	sub	sp, #28
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8004d14:	2300      	movs	r3, #0
 8004d16:	617b      	str	r3, [r7, #20]
 8004d18:	2300      	movs	r3, #0
 8004d1a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_RTC_SetTime+0x20>
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d101      	bne.n	8004d2c <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e0cd      	b.n	8004ec8 <HAL_RTC_SetTime+0x1c0>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d007      	beq.n	8004d42 <HAL_RTC_SetTime+0x3a>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d004      	beq.n	8004d42 <HAL_RTC_SetTime+0x3a>
 8004d38:	f240 21cb 	movw	r1, #715	@ 0x2cb
 8004d3c:	4864      	ldr	r0, [pc, #400]	@ (8004ed0 <HAL_RTC_SetTime+0x1c8>)
 8004d3e:	f7fc f83d 	bl	8000dbc <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	7c1b      	ldrb	r3, [r3, #16]
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d101      	bne.n	8004d4e <HAL_RTC_SetTime+0x46>
 8004d4a:	2302      	movs	r3, #2
 8004d4c:	e0bc      	b.n	8004ec8 <HAL_RTC_SetTime+0x1c0>
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2201      	movs	r2, #1
 8004d52:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2202      	movs	r2, #2
 8004d58:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d12e      	bne.n	8004dbe <HAL_RTC_SetTime+0xb6>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	2b17      	cmp	r3, #23
 8004d66:	d904      	bls.n	8004d72 <HAL_RTC_SetTime+0x6a>
 8004d68:	f44f 7135 	mov.w	r1, #724	@ 0x2d4
 8004d6c:	4858      	ldr	r0, [pc, #352]	@ (8004ed0 <HAL_RTC_SetTime+0x1c8>)
 8004d6e:	f7fc f825 	bl	8000dbc <assert_failed>
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	785b      	ldrb	r3, [r3, #1]
 8004d76:	2b3b      	cmp	r3, #59	@ 0x3b
 8004d78:	d904      	bls.n	8004d84 <HAL_RTC_SetTime+0x7c>
 8004d7a:	f240 21d5 	movw	r1, #725	@ 0x2d5
 8004d7e:	4854      	ldr	r0, [pc, #336]	@ (8004ed0 <HAL_RTC_SetTime+0x1c8>)
 8004d80:	f7fc f81c 	bl	8000dbc <assert_failed>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	789b      	ldrb	r3, [r3, #2]
 8004d88:	2b3b      	cmp	r3, #59	@ 0x3b
 8004d8a:	d904      	bls.n	8004d96 <HAL_RTC_SetTime+0x8e>
 8004d8c:	f240 21d6 	movw	r1, #726	@ 0x2d6
 8004d90:	484f      	ldr	r0, [pc, #316]	@ (8004ed0 <HAL_RTC_SetTime+0x1c8>)
 8004d92:	f7fc f813 	bl	8000dbc <assert_failed>

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	781b      	ldrb	r3, [r3, #0]
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8004da0:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	785b      	ldrb	r3, [r3, #1]
 8004da8:	4619      	mov	r1, r3
 8004daa:	460b      	mov	r3, r1
 8004dac:	011b      	lsls	r3, r3, #4
 8004dae:	1a5b      	subs	r3, r3, r1
 8004db0:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004db2:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8004db4:	68ba      	ldr	r2, [r7, #8]
 8004db6:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004db8:	4413      	add	r3, r2
 8004dba:	617b      	str	r3, [r7, #20]
 8004dbc:	e045      	b.n	8004e4a <HAL_RTC_SetTime+0x142>
  }
  else
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f000 fcf5 	bl	80057b2 <RTC_Bcd2ToByte>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b17      	cmp	r3, #23
 8004dcc:	d904      	bls.n	8004dd8 <HAL_RTC_SetTime+0xd0>
 8004dce:	f240 21de 	movw	r1, #734	@ 0x2de
 8004dd2:	483f      	ldr	r0, [pc, #252]	@ (8004ed0 <HAL_RTC_SetTime+0x1c8>)
 8004dd4:	f7fb fff2 	bl	8000dbc <assert_failed>
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	785b      	ldrb	r3, [r3, #1]
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f000 fce8 	bl	80057b2 <RTC_Bcd2ToByte>
 8004de2:	4603      	mov	r3, r0
 8004de4:	2b3b      	cmp	r3, #59	@ 0x3b
 8004de6:	d904      	bls.n	8004df2 <HAL_RTC_SetTime+0xea>
 8004de8:	f240 21df 	movw	r1, #735	@ 0x2df
 8004dec:	4838      	ldr	r0, [pc, #224]	@ (8004ed0 <HAL_RTC_SetTime+0x1c8>)
 8004dee:	f7fb ffe5 	bl	8000dbc <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	789b      	ldrb	r3, [r3, #2]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f000 fcdb 	bl	80057b2 <RTC_Bcd2ToByte>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b3b      	cmp	r3, #59	@ 0x3b
 8004e00:	d904      	bls.n	8004e0c <HAL_RTC_SetTime+0x104>
 8004e02:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 8004e06:	4832      	ldr	r0, [pc, #200]	@ (8004ed0 <HAL_RTC_SetTime+0x1c8>)
 8004e08:	f7fb ffd8 	bl	8000dbc <assert_failed>

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	4618      	mov	r0, r3
 8004e12:	f000 fcce 	bl	80057b2 <RTC_Bcd2ToByte>
 8004e16:	4603      	mov	r3, r0
 8004e18:	461a      	mov	r2, r3
 8004e1a:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8004e1e:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	785b      	ldrb	r3, [r3, #1]
 8004e26:	4618      	mov	r0, r3
 8004e28:	f000 fcc3 	bl	80057b2 <RTC_Bcd2ToByte>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	461a      	mov	r2, r3
 8004e30:	4613      	mov	r3, r2
 8004e32:	011b      	lsls	r3, r3, #4
 8004e34:	1a9b      	subs	r3, r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004e38:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	789b      	ldrb	r3, [r3, #2]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f000 fcb7 	bl	80057b2 <RTC_Bcd2ToByte>
 8004e44:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004e46:	4423      	add	r3, r4
 8004e48:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004e4a:	6979      	ldr	r1, [r7, #20]
 8004e4c:	68f8      	ldr	r0, [r7, #12]
 8004e4e:	f000 fbdc 	bl	800560a <RTC_WriteTimeCounter>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d007      	beq.n	8004e68 <HAL_RTC_SetTime+0x160>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2204      	movs	r2, #4
 8004e5c:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e02f      	b.n	8004ec8 <HAL_RTC_SetTime+0x1c0>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	685a      	ldr	r2, [r3, #4]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f022 0205 	bic.w	r2, r2, #5
 8004e76:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004e78:	68f8      	ldr	r0, [r7, #12]
 8004e7a:	f000 fbed 	bl	8005658 <RTC_ReadAlarmCounter>
 8004e7e:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e86:	d018      	beq.n	8004eba <HAL_RTC_SetTime+0x1b2>
    {
      if (counter_alarm < counter_time)
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d214      	bcs.n	8004eba <HAL_RTC_SetTime+0x1b2>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8004e96:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8004e9a:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004e9c:	6939      	ldr	r1, [r7, #16]
 8004e9e:	68f8      	ldr	r0, [r7, #12]
 8004ea0:	f000 fbf3 	bl	800568a <RTC_WriteAlarmCounter>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d007      	beq.n	8004eba <HAL_RTC_SetTime+0x1b2>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2204      	movs	r2, #4
 8004eae:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e006      	b.n	8004ec8 <HAL_RTC_SetTime+0x1c0>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
  }
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	371c      	adds	r7, #28
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd90      	pop	{r4, r7, pc}
 8004ed0:	08007e5c 	.word	0x08007e5c

08004ed4 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b088      	sub	sp, #32
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	61bb      	str	r3, [r7, #24]
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	61fb      	str	r3, [r7, #28]
 8004ee8:	2300      	movs	r3, #0
 8004eea:	617b      	str	r3, [r7, #20]
 8004eec:	2300      	movs	r3, #0
 8004eee:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d002      	beq.n	8004efc <HAL_RTC_GetTime+0x28>
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d101      	bne.n	8004f00 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e0c0      	b.n	8005082 <HAL_RTC_GetTime+0x1ae>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d007      	beq.n	8004f16 <HAL_RTC_GetTime+0x42>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d004      	beq.n	8004f16 <HAL_RTC_GetTime+0x42>
 8004f0c:	f240 312e 	movw	r1, #814	@ 0x32e
 8004f10:	485e      	ldr	r0, [pc, #376]	@ (800508c <HAL_RTC_GetTime+0x1b8>)
 8004f12:	f7fb ff53 	bl	8000dbc <assert_failed>

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	f003 0304 	and.w	r3, r3, #4
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d001      	beq.n	8004f28 <HAL_RTC_GetTime+0x54>
  {
    return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e0ac      	b.n	8005082 <HAL_RTC_GetTime+0x1ae>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f000 fb3e 	bl	80055aa <RTC_ReadTimeCounter>
 8004f2e:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	4a57      	ldr	r2, [pc, #348]	@ (8005090 <HAL_RTC_GetTime+0x1bc>)
 8004f34:	fba2 2303 	umull	r2, r3, r2, r3
 8004f38:	0adb      	lsrs	r3, r3, #11
 8004f3a:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8004f3c:	69ba      	ldr	r2, [r7, #24]
 8004f3e:	4b54      	ldr	r3, [pc, #336]	@ (8005090 <HAL_RTC_GetTime+0x1bc>)
 8004f40:	fba3 1302 	umull	r1, r3, r3, r2
 8004f44:	0adb      	lsrs	r3, r3, #11
 8004f46:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8004f4a:	fb01 f303 	mul.w	r3, r1, r3
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	4a50      	ldr	r2, [pc, #320]	@ (8005094 <HAL_RTC_GetTime+0x1c0>)
 8004f52:	fba2 2303 	umull	r2, r3, r2, r3
 8004f56:	095b      	lsrs	r3, r3, #5
 8004f58:	b2da      	uxtb	r2, r3
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	4a4b      	ldr	r2, [pc, #300]	@ (8005090 <HAL_RTC_GetTime+0x1bc>)
 8004f62:	fba2 1203 	umull	r1, r2, r2, r3
 8004f66:	0ad2      	lsrs	r2, r2, #11
 8004f68:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8004f6c:	fb01 f202 	mul.w	r2, r1, r2
 8004f70:	1a9a      	subs	r2, r3, r2
 8004f72:	4b48      	ldr	r3, [pc, #288]	@ (8005094 <HAL_RTC_GetTime+0x1c0>)
 8004f74:	fba3 1302 	umull	r1, r3, r3, r2
 8004f78:	0959      	lsrs	r1, r3, #5
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	011b      	lsls	r3, r3, #4
 8004f7e:	1a5b      	subs	r3, r3, r1
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	1ad1      	subs	r1, r2, r3
 8004f84:	b2ca      	uxtb	r2, r1
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	2b17      	cmp	r3, #23
 8004f8e:	d955      	bls.n	800503c <HAL_RTC_GetTime+0x168>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	4a41      	ldr	r2, [pc, #260]	@ (8005098 <HAL_RTC_GetTime+0x1c4>)
 8004f94:	fba2 2303 	umull	r2, r3, r2, r3
 8004f98:	091b      	lsrs	r3, r3, #4
 8004f9a:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8004f9c:	6939      	ldr	r1, [r7, #16]
 8004f9e:	4b3e      	ldr	r3, [pc, #248]	@ (8005098 <HAL_RTC_GetTime+0x1c4>)
 8004fa0:	fba3 2301 	umull	r2, r3, r3, r1
 8004fa4:	091a      	lsrs	r2, r3, #4
 8004fa6:	4613      	mov	r3, r2
 8004fa8:	005b      	lsls	r3, r3, #1
 8004faa:	4413      	add	r3, r2
 8004fac:	00db      	lsls	r3, r3, #3
 8004fae:	1aca      	subs	r2, r1, r3
 8004fb0:	b2d2      	uxtb	r2, r2
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f000 fb4e 	bl	8005658 <RTC_ReadAlarmCounter>
 8004fbc:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc4:	d008      	beq.n	8004fd8 <HAL_RTC_GetTime+0x104>
 8004fc6:	69fa      	ldr	r2, [r7, #28]
 8004fc8:	69bb      	ldr	r3, [r7, #24]
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d904      	bls.n	8004fd8 <HAL_RTC_GetTime+0x104>
    {
      counter_alarm -= counter_time;
 8004fce:	69fa      	ldr	r2, [r7, #28]
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	61fb      	str	r3, [r7, #28]
 8004fd6:	e002      	b.n	8004fde <HAL_RTC_GetTime+0x10a>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8004fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8004fdc:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	4a2e      	ldr	r2, [pc, #184]	@ (800509c <HAL_RTC_GetTime+0x1c8>)
 8004fe2:	fb02 f303 	mul.w	r3, r2, r3
 8004fe6:	69ba      	ldr	r2, [r7, #24]
 8004fe8:	1ad3      	subs	r3, r2, r3
 8004fea:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004fec:	69b9      	ldr	r1, [r7, #24]
 8004fee:	68f8      	ldr	r0, [r7, #12]
 8004ff0:	f000 fb0b 	bl	800560a <RTC_WriteTimeCounter>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d001      	beq.n	8004ffe <HAL_RTC_GetTime+0x12a>
    {
      return HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e041      	b.n	8005082 <HAL_RTC_GetTime+0x1ae>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005004:	d00c      	beq.n	8005020 <HAL_RTC_GetTime+0x14c>
    {
      counter_alarm += counter_time;
 8005006:	69fa      	ldr	r2, [r7, #28]
 8005008:	69bb      	ldr	r3, [r7, #24]
 800500a:	4413      	add	r3, r2
 800500c:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800500e:	69f9      	ldr	r1, [r7, #28]
 8005010:	68f8      	ldr	r0, [r7, #12]
 8005012:	f000 fb3a 	bl	800568a <RTC_WriteAlarmCounter>
 8005016:	4603      	mov	r3, r0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d00a      	beq.n	8005032 <HAL_RTC_GetTime+0x15e>
      {
        return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e030      	b.n	8005082 <HAL_RTC_GetTime+0x1ae>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005020:	69f9      	ldr	r1, [r7, #28]
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f000 fb31 	bl	800568a <RTC_WriteAlarmCounter>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d001      	beq.n	8005032 <HAL_RTC_GetTime+0x15e>
      {
        return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e027      	b.n	8005082 <HAL_RTC_GetTime+0x1ae>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8005032:	6979      	ldr	r1, [r7, #20]
 8005034:	68f8      	ldr	r0, [r7, #12]
 8005036:	f000 fbd9 	bl	80057ec <RTC_DateUpdate>
 800503a:	e003      	b.n	8005044 <HAL_RTC_GetTime+0x170>
  }
  else
  {
    sTime->Hours = hours;
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	b2da      	uxtb	r2, r3
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d01a      	beq.n	8005080 <HAL_RTC_GetTime+0x1ac>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	781b      	ldrb	r3, [r3, #0]
 800504e:	4618      	mov	r0, r3
 8005050:	f000 fb92 	bl	8005778 <RTC_ByteToBcd2>
 8005054:	4603      	mov	r3, r0
 8005056:	461a      	mov	r2, r3
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	785b      	ldrb	r3, [r3, #1]
 8005060:	4618      	mov	r0, r3
 8005062:	f000 fb89 	bl	8005778 <RTC_ByteToBcd2>
 8005066:	4603      	mov	r3, r0
 8005068:	461a      	mov	r2, r3
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	789b      	ldrb	r3, [r3, #2]
 8005072:	4618      	mov	r0, r3
 8005074:	f000 fb80 	bl	8005778 <RTC_ByteToBcd2>
 8005078:	4603      	mov	r3, r0
 800507a:	461a      	mov	r2, r3
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3720      	adds	r7, #32
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	08007e5c 	.word	0x08007e5c
 8005090:	91a2b3c5 	.word	0x91a2b3c5
 8005094:	88888889 	.word	0x88888889
 8005098:	aaaaaaab 	.word	0xaaaaaaab
 800509c:	00015180 	.word	0x00015180

080050a0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b088      	sub	sp, #32
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80050ac:	2300      	movs	r3, #0
 80050ae:	61fb      	str	r3, [r7, #28]
 80050b0:	2300      	movs	r3, #0
 80050b2:	61bb      	str	r3, [r7, #24]
 80050b4:	2300      	movs	r3, #0
 80050b6:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d002      	beq.n	80050c4 <HAL_RTC_SetDate+0x24>
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d101      	bne.n	80050c8 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e0fc      	b.n	80052c2 <HAL_RTC_SetDate+0x222>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d007      	beq.n	80050de <HAL_RTC_SetDate+0x3e>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d004      	beq.n	80050de <HAL_RTC_SetDate+0x3e>
 80050d4:	f240 319d 	movw	r1, #925	@ 0x39d
 80050d8:	487c      	ldr	r0, [pc, #496]	@ (80052cc <HAL_RTC_SetDate+0x22c>)
 80050da:	f7fb fe6f 	bl	8000dbc <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	7c1b      	ldrb	r3, [r3, #16]
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d101      	bne.n	80050ea <HAL_RTC_SetDate+0x4a>
 80050e6:	2302      	movs	r3, #2
 80050e8:	e0eb      	b.n	80052c2 <HAL_RTC_SetDate+0x222>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2201      	movs	r2, #1
 80050ee:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2202      	movs	r2, #2
 80050f4:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d12f      	bne.n	800515c <HAL_RTC_SetDate+0xbc>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	78db      	ldrb	r3, [r3, #3]
 8005100:	2b63      	cmp	r3, #99	@ 0x63
 8005102:	d904      	bls.n	800510e <HAL_RTC_SetDate+0x6e>
 8005104:	f240 31a6 	movw	r1, #934	@ 0x3a6
 8005108:	4870      	ldr	r0, [pc, #448]	@ (80052cc <HAL_RTC_SetDate+0x22c>)
 800510a:	f7fb fe57 	bl	8000dbc <assert_failed>
    assert_param(IS_RTC_MONTH(sDate->Month));
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	785b      	ldrb	r3, [r3, #1]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d003      	beq.n	800511e <HAL_RTC_SetDate+0x7e>
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	785b      	ldrb	r3, [r3, #1]
 800511a:	2b0c      	cmp	r3, #12
 800511c:	d904      	bls.n	8005128 <HAL_RTC_SetDate+0x88>
 800511e:	f240 31a7 	movw	r1, #935	@ 0x3a7
 8005122:	486a      	ldr	r0, [pc, #424]	@ (80052cc <HAL_RTC_SetDate+0x22c>)
 8005124:	f7fb fe4a 	bl	8000dbc <assert_failed>
    assert_param(IS_RTC_DATE(sDate->Date));
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	789b      	ldrb	r3, [r3, #2]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d003      	beq.n	8005138 <HAL_RTC_SetDate+0x98>
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	789b      	ldrb	r3, [r3, #2]
 8005134:	2b1f      	cmp	r3, #31
 8005136:	d904      	bls.n	8005142 <HAL_RTC_SetDate+0xa2>
 8005138:	f44f 716a 	mov.w	r1, #936	@ 0x3a8
 800513c:	4863      	ldr	r0, [pc, #396]	@ (80052cc <HAL_RTC_SetDate+0x22c>)
 800513e:	f7fb fe3d 	bl	8000dbc <assert_failed>

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	78da      	ldrb	r2, [r3, #3]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	785a      	ldrb	r2, [r3, #1]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	789a      	ldrb	r2, [r3, #2]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	739a      	strb	r2, [r3, #14]
 800515a:	e051      	b.n	8005200 <HAL_RTC_SetDate+0x160>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	78db      	ldrb	r3, [r3, #3]
 8005160:	4618      	mov	r0, r3
 8005162:	f000 fb26 	bl	80057b2 <RTC_Bcd2ToByte>
 8005166:	4603      	mov	r3, r0
 8005168:	2b63      	cmp	r3, #99	@ 0x63
 800516a:	d904      	bls.n	8005176 <HAL_RTC_SetDate+0xd6>
 800516c:	f240 31b1 	movw	r1, #945	@ 0x3b1
 8005170:	4856      	ldr	r0, [pc, #344]	@ (80052cc <HAL_RTC_SetDate+0x22c>)
 8005172:	f7fb fe23 	bl	8000dbc <assert_failed>
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	785b      	ldrb	r3, [r3, #1]
 800517a:	4618      	mov	r0, r3
 800517c:	f000 fb19 	bl	80057b2 <RTC_Bcd2ToByte>
 8005180:	4603      	mov	r3, r0
 8005182:	2b00      	cmp	r3, #0
 8005184:	d007      	beq.n	8005196 <HAL_RTC_SetDate+0xf6>
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	785b      	ldrb	r3, [r3, #1]
 800518a:	4618      	mov	r0, r3
 800518c:	f000 fb11 	bl	80057b2 <RTC_Bcd2ToByte>
 8005190:	4603      	mov	r3, r0
 8005192:	2b0c      	cmp	r3, #12
 8005194:	d904      	bls.n	80051a0 <HAL_RTC_SetDate+0x100>
 8005196:	f240 31b2 	movw	r1, #946	@ 0x3b2
 800519a:	484c      	ldr	r0, [pc, #304]	@ (80052cc <HAL_RTC_SetDate+0x22c>)
 800519c:	f7fb fe0e 	bl	8000dbc <assert_failed>
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	789b      	ldrb	r3, [r3, #2]
 80051a4:	4618      	mov	r0, r3
 80051a6:	f000 fb04 	bl	80057b2 <RTC_Bcd2ToByte>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d007      	beq.n	80051c0 <HAL_RTC_SetDate+0x120>
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	789b      	ldrb	r3, [r3, #2]
 80051b4:	4618      	mov	r0, r3
 80051b6:	f000 fafc 	bl	80057b2 <RTC_Bcd2ToByte>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b1f      	cmp	r3, #31
 80051be:	d904      	bls.n	80051ca <HAL_RTC_SetDate+0x12a>
 80051c0:	f240 31b3 	movw	r1, #947	@ 0x3b3
 80051c4:	4841      	ldr	r0, [pc, #260]	@ (80052cc <HAL_RTC_SetDate+0x22c>)
 80051c6:	f7fb fdf9 	bl	8000dbc <assert_failed>

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	78db      	ldrb	r3, [r3, #3]
 80051ce:	4618      	mov	r0, r3
 80051d0:	f000 faef 	bl	80057b2 <RTC_Bcd2ToByte>
 80051d4:	4603      	mov	r3, r0
 80051d6:	461a      	mov	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	785b      	ldrb	r3, [r3, #1]
 80051e0:	4618      	mov	r0, r3
 80051e2:	f000 fae6 	bl	80057b2 <RTC_Bcd2ToByte>
 80051e6:	4603      	mov	r3, r0
 80051e8:	461a      	mov	r2, r3
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	789b      	ldrb	r3, [r3, #2]
 80051f2:	4618      	mov	r0, r3
 80051f4:	f000 fadd 	bl	80057b2 <RTC_Bcd2ToByte>
 80051f8:	4603      	mov	r3, r0
 80051fa:	461a      	mov	r2, r3
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	7bdb      	ldrb	r3, [r3, #15]
 8005204:	4618      	mov	r0, r3
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	7b59      	ldrb	r1, [r3, #13]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	7b9b      	ldrb	r3, [r3, #14]
 800520e:	461a      	mov	r2, r3
 8005210:	f000 fbc8 	bl	80059a4 <RTC_WeekDayNum>
 8005214:	4603      	mov	r3, r0
 8005216:	461a      	mov	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	7b1a      	ldrb	r2, [r3, #12]
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f000 f9c0 	bl	80055aa <RTC_ReadTimeCounter>
 800522a:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	4a28      	ldr	r2, [pc, #160]	@ (80052d0 <HAL_RTC_SetDate+0x230>)
 8005230:	fba2 2303 	umull	r2, r3, r2, r3
 8005234:	0adb      	lsrs	r3, r3, #11
 8005236:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	2b18      	cmp	r3, #24
 800523c:	d93a      	bls.n	80052b4 <HAL_RTC_SetDate+0x214>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	4a24      	ldr	r2, [pc, #144]	@ (80052d4 <HAL_RTC_SetDate+0x234>)
 8005242:	fba2 2303 	umull	r2, r3, r2, r3
 8005246:	091b      	lsrs	r3, r3, #4
 8005248:	4a23      	ldr	r2, [pc, #140]	@ (80052d8 <HAL_RTC_SetDate+0x238>)
 800524a:	fb02 f303 	mul.w	r3, r2, r3
 800524e:	69fa      	ldr	r2, [r7, #28]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005254:	69f9      	ldr	r1, [r7, #28]
 8005256:	68f8      	ldr	r0, [r7, #12]
 8005258:	f000 f9d7 	bl	800560a <RTC_WriteTimeCounter>
 800525c:	4603      	mov	r3, r0
 800525e:	2b00      	cmp	r3, #0
 8005260:	d007      	beq.n	8005272 <HAL_RTC_SetDate+0x1d2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2204      	movs	r2, #4
 8005266:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e027      	b.n	80052c2 <HAL_RTC_SetDate+0x222>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f000 f9f0 	bl	8005658 <RTC_ReadAlarmCounter>
 8005278:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800527a:	69bb      	ldr	r3, [r7, #24]
 800527c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005280:	d018      	beq.n	80052b4 <HAL_RTC_SetDate+0x214>
    {
      if (counter_alarm < counter_time)
 8005282:	69ba      	ldr	r2, [r7, #24]
 8005284:	69fb      	ldr	r3, [r7, #28]
 8005286:	429a      	cmp	r2, r3
 8005288:	d214      	bcs.n	80052b4 <HAL_RTC_SetDate+0x214>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800528a:	69bb      	ldr	r3, [r7, #24]
 800528c:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8005290:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005294:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005296:	69b9      	ldr	r1, [r7, #24]
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f000 f9f6 	bl	800568a <RTC_WriteAlarmCounter>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d007      	beq.n	80052b4 <HAL_RTC_SetDate+0x214>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2204      	movs	r2, #4
 80052a8:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2200      	movs	r2, #0
 80052ae:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e006      	b.n	80052c2 <HAL_RTC_SetDate+0x222>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2201      	movs	r2, #1
 80052b8:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80052c0:	2300      	movs	r3, #0
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3720      	adds	r7, #32
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}
 80052ca:	bf00      	nop
 80052cc:	08007e5c 	.word	0x08007e5c
 80052d0:	91a2b3c5 	.word	0x91a2b3c5
 80052d4:	aaaaaaab 	.word	0xaaaaaaab
 80052d8:	00015180 	.word	0x00015180

080052dc <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80052dc:	b590      	push	{r4, r7, lr}
 80052de:	b089      	sub	sp, #36	@ 0x24
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 80052e8:	2300      	movs	r3, #0
 80052ea:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 80052ec:	f107 0314 	add.w	r3, r7, #20
 80052f0:	2100      	movs	r1, #0
 80052f2:	460a      	mov	r2, r1
 80052f4:	801a      	strh	r2, [r3, #0]
 80052f6:	460a      	mov	r2, r1
 80052f8:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d002      	beq.n	8005306 <HAL_RTC_SetAlarm_IT+0x2a>
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d101      	bne.n	800530a <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e0ef      	b.n	80054ea <HAL_RTC_SetAlarm_IT+0x20e>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d007      	beq.n	8005320 <HAL_RTC_SetAlarm_IT+0x44>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2b01      	cmp	r3, #1
 8005314:	d004      	beq.n	8005320 <HAL_RTC_SetAlarm_IT+0x44>
 8005316:	f240 41ad 	movw	r1, #1197	@ 0x4ad
 800531a:	4876      	ldr	r0, [pc, #472]	@ (80054f4 <HAL_RTC_SetAlarm_IT+0x218>)
 800531c:	f7fb fd4e 	bl	8000dbc <assert_failed>
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d004      	beq.n	8005332 <HAL_RTC_SetAlarm_IT+0x56>
 8005328:	f240 41ae 	movw	r1, #1198	@ 0x4ae
 800532c:	4871      	ldr	r0, [pc, #452]	@ (80054f4 <HAL_RTC_SetAlarm_IT+0x218>)
 800532e:	f7fb fd45 	bl	8000dbc <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	7c1b      	ldrb	r3, [r3, #16]
 8005336:	2b01      	cmp	r3, #1
 8005338:	d101      	bne.n	800533e <HAL_RTC_SetAlarm_IT+0x62>
 800533a:	2302      	movs	r3, #2
 800533c:	e0d5      	b.n	80054ea <HAL_RTC_SetAlarm_IT+0x20e>
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2201      	movs	r2, #1
 8005342:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2202      	movs	r2, #2
 8005348:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800534a:	f107 0314 	add.w	r3, r7, #20
 800534e:	2200      	movs	r2, #0
 8005350:	4619      	mov	r1, r3
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	f7ff fdbe 	bl	8004ed4 <HAL_RTC_GetTime>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <HAL_RTC_SetAlarm_IT+0x86>
  {
    return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e0c3      	b.n	80054ea <HAL_RTC_SetAlarm_IT+0x20e>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8005362:	7d3b      	ldrb	r3, [r7, #20]
 8005364:	461a      	mov	r2, r3
 8005366:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800536a:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 800536e:	7d7b      	ldrb	r3, [r7, #21]
 8005370:	4619      	mov	r1, r3
 8005372:	460b      	mov	r3, r1
 8005374:	011b      	lsls	r3, r3, #4
 8005376:	1a5b      	subs	r3, r3, r1
 8005378:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800537a:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 800537c:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800537e:	4413      	add	r3, r2
 8005380:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d12e      	bne.n	80053e6 <HAL_RTC_SetAlarm_IT+0x10a>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	781b      	ldrb	r3, [r3, #0]
 800538c:	2b17      	cmp	r3, #23
 800538e:	d904      	bls.n	800539a <HAL_RTC_SetAlarm_IT+0xbe>
 8005390:	f240 41c2 	movw	r1, #1218	@ 0x4c2
 8005394:	4857      	ldr	r0, [pc, #348]	@ (80054f4 <HAL_RTC_SetAlarm_IT+0x218>)
 8005396:	f7fb fd11 	bl	8000dbc <assert_failed>
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	785b      	ldrb	r3, [r3, #1]
 800539e:	2b3b      	cmp	r3, #59	@ 0x3b
 80053a0:	d904      	bls.n	80053ac <HAL_RTC_SetAlarm_IT+0xd0>
 80053a2:	f240 41c3 	movw	r1, #1219	@ 0x4c3
 80053a6:	4853      	ldr	r0, [pc, #332]	@ (80054f4 <HAL_RTC_SetAlarm_IT+0x218>)
 80053a8:	f7fb fd08 	bl	8000dbc <assert_failed>
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	789b      	ldrb	r3, [r3, #2]
 80053b0:	2b3b      	cmp	r3, #59	@ 0x3b
 80053b2:	d904      	bls.n	80053be <HAL_RTC_SetAlarm_IT+0xe2>
 80053b4:	f240 41c4 	movw	r1, #1220	@ 0x4c4
 80053b8:	484e      	ldr	r0, [pc, #312]	@ (80054f4 <HAL_RTC_SetAlarm_IT+0x218>)
 80053ba:	f7fb fcff 	bl	8000dbc <assert_failed>

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	781b      	ldrb	r3, [r3, #0]
 80053c2:	461a      	mov	r2, r3
 80053c4:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80053c8:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	785b      	ldrb	r3, [r3, #1]
 80053d0:	4619      	mov	r1, r3
 80053d2:	460b      	mov	r3, r1
 80053d4:	011b      	lsls	r3, r3, #4
 80053d6:	1a5b      	subs	r3, r3, r1
 80053d8:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 80053da:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 80053dc:	68ba      	ldr	r2, [r7, #8]
 80053de:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 80053e0:	4413      	add	r3, r2
 80053e2:	61fb      	str	r3, [r7, #28]
 80053e4:	e045      	b.n	8005472 <HAL_RTC_SetAlarm_IT+0x196>
  }
  else
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	781b      	ldrb	r3, [r3, #0]
 80053ea:	4618      	mov	r0, r3
 80053ec:	f000 f9e1 	bl	80057b2 <RTC_Bcd2ToByte>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b17      	cmp	r3, #23
 80053f4:	d904      	bls.n	8005400 <HAL_RTC_SetAlarm_IT+0x124>
 80053f6:	f240 41cc 	movw	r1, #1228	@ 0x4cc
 80053fa:	483e      	ldr	r0, [pc, #248]	@ (80054f4 <HAL_RTC_SetAlarm_IT+0x218>)
 80053fc:	f7fb fcde 	bl	8000dbc <assert_failed>
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	785b      	ldrb	r3, [r3, #1]
 8005404:	4618      	mov	r0, r3
 8005406:	f000 f9d4 	bl	80057b2 <RTC_Bcd2ToByte>
 800540a:	4603      	mov	r3, r0
 800540c:	2b3b      	cmp	r3, #59	@ 0x3b
 800540e:	d904      	bls.n	800541a <HAL_RTC_SetAlarm_IT+0x13e>
 8005410:	f240 41cd 	movw	r1, #1229	@ 0x4cd
 8005414:	4837      	ldr	r0, [pc, #220]	@ (80054f4 <HAL_RTC_SetAlarm_IT+0x218>)
 8005416:	f7fb fcd1 	bl	8000dbc <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	789b      	ldrb	r3, [r3, #2]
 800541e:	4618      	mov	r0, r3
 8005420:	f000 f9c7 	bl	80057b2 <RTC_Bcd2ToByte>
 8005424:	4603      	mov	r3, r0
 8005426:	2b3b      	cmp	r3, #59	@ 0x3b
 8005428:	d904      	bls.n	8005434 <HAL_RTC_SetAlarm_IT+0x158>
 800542a:	f240 41ce 	movw	r1, #1230	@ 0x4ce
 800542e:	4831      	ldr	r0, [pc, #196]	@ (80054f4 <HAL_RTC_SetAlarm_IT+0x218>)
 8005430:	f7fb fcc4 	bl	8000dbc <assert_failed>

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	781b      	ldrb	r3, [r3, #0]
 8005438:	4618      	mov	r0, r3
 800543a:	f000 f9ba 	bl	80057b2 <RTC_Bcd2ToByte>
 800543e:	4603      	mov	r3, r0
 8005440:	461a      	mov	r2, r3
 8005442:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8005446:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	785b      	ldrb	r3, [r3, #1]
 800544e:	4618      	mov	r0, r3
 8005450:	f000 f9af 	bl	80057b2 <RTC_Bcd2ToByte>
 8005454:	4603      	mov	r3, r0
 8005456:	461a      	mov	r2, r3
 8005458:	4613      	mov	r3, r2
 800545a:	011b      	lsls	r3, r3, #4
 800545c:	1a9b      	subs	r3, r3, r2
 800545e:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8005460:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	789b      	ldrb	r3, [r3, #2]
 8005466:	4618      	mov	r0, r3
 8005468:	f000 f9a3 	bl	80057b2 <RTC_Bcd2ToByte>
 800546c:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 800546e:	4423      	add	r3, r4
 8005470:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 8005472:	69fa      	ldr	r2, [r7, #28]
 8005474:	69bb      	ldr	r3, [r7, #24]
 8005476:	429a      	cmp	r2, r3
 8005478:	d205      	bcs.n	8005486 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 800547a:	69fb      	ldr	r3, [r7, #28]
 800547c:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8005480:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005484:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005486:	69f9      	ldr	r1, [r7, #28]
 8005488:	68f8      	ldr	r0, [r7, #12]
 800548a:	f000 f8fe 	bl	800568a <RTC_WriteAlarmCounter>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d007      	beq.n	80054a4 <HAL_RTC_SetAlarm_IT+0x1c8>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2204      	movs	r2, #4
 8005498:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e022      	b.n	80054ea <HAL_RTC_SetAlarm_IT+0x20e>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	685a      	ldr	r2, [r3, #4]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f022 0202 	bic.w	r2, r2, #2
 80054b2:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f042 0202 	orr.w	r2, r2, #2
 80054c2:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80054c4:	4b0c      	ldr	r3, [pc, #48]	@ (80054f8 <HAL_RTC_SetAlarm_IT+0x21c>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a0b      	ldr	r2, [pc, #44]	@ (80054f8 <HAL_RTC_SetAlarm_IT+0x21c>)
 80054ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054ce:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80054d0:	4b09      	ldr	r3, [pc, #36]	@ (80054f8 <HAL_RTC_SetAlarm_IT+0x21c>)
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	4a08      	ldr	r2, [pc, #32]	@ (80054f8 <HAL_RTC_SetAlarm_IT+0x21c>)
 80054d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054da:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2201      	movs	r2, #1
 80054e0:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 80054e8:	2300      	movs	r3, #0
  }
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3724      	adds	r7, #36	@ 0x24
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd90      	pop	{r4, r7, pc}
 80054f2:	bf00      	nop
 80054f4:	08007e5c 	.word	0x08007e5c
 80054f8:	40010400 	.word	0x40010400

080054fc <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b00      	cmp	r3, #0
 8005510:	d011      	beq.n	8005536 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b00      	cmp	r3, #0
 800551e:	d00a      	beq.n	8005536 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f7fb f9b3 	bl	800088c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	685a      	ldr	r2, [r3, #4]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0202 	bic.w	r2, r2, #2
 8005534:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005536:	4b05      	ldr	r3, [pc, #20]	@ (800554c <HAL_RTC_AlarmIRQHandler+0x50>)
 8005538:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800553c:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2201      	movs	r2, #1
 8005542:	745a      	strb	r2, [r3, #17]
}
 8005544:	bf00      	nop
 8005546:	3708      	adds	r7, #8
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	40010400 	.word	0x40010400

08005550 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b084      	sub	sp, #16
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005558:	2300      	movs	r3, #0
 800555a:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d101      	bne.n	8005566 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e01d      	b.n	80055a2 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	685a      	ldr	r2, [r3, #4]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f022 0208 	bic.w	r2, r2, #8
 8005574:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005576:	f7fc feb9 	bl	80022ec <HAL_GetTick>
 800557a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800557c:	e009      	b.n	8005592 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800557e:	f7fc feb5 	bl	80022ec <HAL_GetTick>
 8005582:	4602      	mov	r2, r0
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	1ad3      	subs	r3, r2, r3
 8005588:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800558c:	d901      	bls.n	8005592 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	e007      	b.n	80055a2 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	f003 0308 	and.w	r3, r3, #8
 800559c:	2b00      	cmp	r3, #0
 800559e:	d0ee      	beq.n	800557e <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3710      	adds	r7, #16
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}

080055aa <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80055aa:	b480      	push	{r7}
 80055ac:	b087      	sub	sp, #28
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80055b2:	2300      	movs	r3, #0
 80055b4:	827b      	strh	r3, [r7, #18]
 80055b6:	2300      	movs	r3, #0
 80055b8:	823b      	strh	r3, [r7, #16]
 80055ba:	2300      	movs	r3, #0
 80055bc:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80055be:	2300      	movs	r3, #0
 80055c0:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	699b      	ldr	r3, [r3, #24]
 80055c8:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	69db      	ldr	r3, [r3, #28]
 80055d0:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	699b      	ldr	r3, [r3, #24]
 80055d8:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 80055da:	8a7a      	ldrh	r2, [r7, #18]
 80055dc:	8a3b      	ldrh	r3, [r7, #16]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d008      	beq.n	80055f4 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80055e2:	8a3b      	ldrh	r3, [r7, #16]
 80055e4:	041a      	lsls	r2, r3, #16
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	69db      	ldr	r3, [r3, #28]
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	4313      	orrs	r3, r2
 80055f0:	617b      	str	r3, [r7, #20]
 80055f2:	e004      	b.n	80055fe <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 80055f4:	8a7b      	ldrh	r3, [r7, #18]
 80055f6:	041a      	lsls	r2, r3, #16
 80055f8:	89fb      	ldrh	r3, [r7, #14]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 80055fe:	697b      	ldr	r3, [r7, #20]
}
 8005600:	4618      	mov	r0, r3
 8005602:	371c      	adds	r7, #28
 8005604:	46bd      	mov	sp, r7
 8005606:	bc80      	pop	{r7}
 8005608:	4770      	bx	lr

0800560a <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800560a:	b580      	push	{r7, lr}
 800560c:	b084      	sub	sp, #16
 800560e:	af00      	add	r7, sp, #0
 8005610:	6078      	str	r0, [r7, #4]
 8005612:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005614:	2300      	movs	r3, #0
 8005616:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 f85d 	bl	80056d8 <RTC_EnterInitMode>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d002      	beq.n	800562a <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	73fb      	strb	r3, [r7, #15]
 8005628:	e011      	b.n	800564e <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	683a      	ldr	r2, [r7, #0]
 8005630:	0c12      	lsrs	r2, r2, #16
 8005632:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	683a      	ldr	r2, [r7, #0]
 800563a:	b292      	uxth	r2, r2
 800563c:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 f872 	bl	8005728 <RTC_ExitInitMode>
 8005644:	4603      	mov	r3, r0
 8005646:	2b00      	cmp	r3, #0
 8005648:	d001      	beq.n	800564e <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800564e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005650:	4618      	mov	r0, r3
 8005652:	3710      	adds	r7, #16
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}

08005658 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8005658:	b480      	push	{r7}
 800565a:	b085      	sub	sp, #20
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8005660:	2300      	movs	r3, #0
 8005662:	81fb      	strh	r3, [r7, #14]
 8005664:	2300      	movs	r3, #0
 8005666:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	6a1b      	ldr	r3, [r3, #32]
 800566e:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005676:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8005678:	89fb      	ldrh	r3, [r7, #14]
 800567a:	041a      	lsls	r2, r3, #16
 800567c:	89bb      	ldrh	r3, [r7, #12]
 800567e:	4313      	orrs	r3, r2
}
 8005680:	4618      	mov	r0, r3
 8005682:	3714      	adds	r7, #20
 8005684:	46bd      	mov	sp, r7
 8005686:	bc80      	pop	{r7}
 8005688:	4770      	bx	lr

0800568a <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800568a:	b580      	push	{r7, lr}
 800568c:	b084      	sub	sp, #16
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
 8005692:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005694:	2300      	movs	r3, #0
 8005696:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f000 f81d 	bl	80056d8 <RTC_EnterInitMode>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d002      	beq.n	80056aa <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	73fb      	strb	r3, [r7, #15]
 80056a8:	e011      	b.n	80056ce <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	683a      	ldr	r2, [r7, #0]
 80056b0:	0c12      	lsrs	r2, r2, #16
 80056b2:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	683a      	ldr	r2, [r7, #0]
 80056ba:	b292      	uxth	r2, r2
 80056bc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f000 f832 	bl	8005728 <RTC_ExitInitMode>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d001      	beq.n	80056ce <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80056ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3710      	adds	r7, #16
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80056e0:	2300      	movs	r3, #0
 80056e2:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80056e4:	f7fc fe02 	bl	80022ec <HAL_GetTick>
 80056e8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80056ea:	e009      	b.n	8005700 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80056ec:	f7fc fdfe 	bl	80022ec <HAL_GetTick>
 80056f0:	4602      	mov	r2, r0
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	1ad3      	subs	r3, r2, r3
 80056f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80056fa:	d901      	bls.n	8005700 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80056fc:	2303      	movs	r3, #3
 80056fe:	e00f      	b.n	8005720 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	f003 0320 	and.w	r3, r3, #32
 800570a:	2b00      	cmp	r3, #0
 800570c:	d0ee      	beq.n	80056ec <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f042 0210 	orr.w	r2, r2, #16
 800571c:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800571e:	2300      	movs	r3, #0
}
 8005720:	4618      	mov	r0, r3
 8005722:	3710      	adds	r7, #16
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005730:	2300      	movs	r3, #0
 8005732:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	685a      	ldr	r2, [r3, #4]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f022 0210 	bic.w	r2, r2, #16
 8005742:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005744:	f7fc fdd2 	bl	80022ec <HAL_GetTick>
 8005748:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800574a:	e009      	b.n	8005760 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800574c:	f7fc fdce 	bl	80022ec <HAL_GetTick>
 8005750:	4602      	mov	r2, r0
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800575a:	d901      	bls.n	8005760 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800575c:	2303      	movs	r3, #3
 800575e:	e007      	b.n	8005770 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	f003 0320 	and.w	r3, r3, #32
 800576a:	2b00      	cmp	r3, #0
 800576c:	d0ee      	beq.n	800574c <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800576e:	2300      	movs	r3, #0
}
 8005770:	4618      	mov	r0, r3
 8005772:	3710      	adds	r7, #16
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005778:	b480      	push	{r7}
 800577a:	b085      	sub	sp, #20
 800577c:	af00      	add	r7, sp, #0
 800577e:	4603      	mov	r3, r0
 8005780:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005782:	2300      	movs	r3, #0
 8005784:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8005786:	e005      	b.n	8005794 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	3301      	adds	r3, #1
 800578c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800578e:	79fb      	ldrb	r3, [r7, #7]
 8005790:	3b0a      	subs	r3, #10
 8005792:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8005794:	79fb      	ldrb	r3, [r7, #7]
 8005796:	2b09      	cmp	r3, #9
 8005798:	d8f6      	bhi.n	8005788 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	b2db      	uxtb	r3, r3
 800579e:	011b      	lsls	r3, r3, #4
 80057a0:	b2da      	uxtb	r2, r3
 80057a2:	79fb      	ldrb	r3, [r7, #7]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	b2db      	uxtb	r3, r3
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3714      	adds	r7, #20
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bc80      	pop	{r7}
 80057b0:	4770      	bx	lr

080057b2 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80057b2:	b480      	push	{r7}
 80057b4:	b085      	sub	sp, #20
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	4603      	mov	r3, r0
 80057ba:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80057bc:	2300      	movs	r3, #0
 80057be:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80057c0:	79fb      	ldrb	r3, [r7, #7]
 80057c2:	091b      	lsrs	r3, r3, #4
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	461a      	mov	r2, r3
 80057c8:	4613      	mov	r3, r2
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	4413      	add	r3, r2
 80057ce:	005b      	lsls	r3, r3, #1
 80057d0:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80057d2:	79fb      	ldrb	r3, [r7, #7]
 80057d4:	f003 030f 	and.w	r3, r3, #15
 80057d8:	b2da      	uxtb	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	4413      	add	r3, r2
 80057e0:	b2db      	uxtb	r3, r3
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3714      	adds	r7, #20
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bc80      	pop	{r7}
 80057ea:	4770      	bx	lr

080057ec <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b086      	sub	sp, #24
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80057f6:	2300      	movs	r3, #0
 80057f8:	617b      	str	r3, [r7, #20]
 80057fa:	2300      	movs	r3, #0
 80057fc:	613b      	str	r3, [r7, #16]
 80057fe:	2300      	movs	r3, #0
 8005800:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8005802:	2300      	movs	r3, #0
 8005804:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	7bdb      	ldrb	r3, [r3, #15]
 800580a:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	7b5b      	ldrb	r3, [r3, #13]
 8005810:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	7b9b      	ldrb	r3, [r3, #14]
 8005816:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8005818:	2300      	movs	r3, #0
 800581a:	60bb      	str	r3, [r7, #8]
 800581c:	e06f      	b.n	80058fe <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	2b01      	cmp	r3, #1
 8005822:	d011      	beq.n	8005848 <RTC_DateUpdate+0x5c>
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	2b03      	cmp	r3, #3
 8005828:	d00e      	beq.n	8005848 <RTC_DateUpdate+0x5c>
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	2b05      	cmp	r3, #5
 800582e:	d00b      	beq.n	8005848 <RTC_DateUpdate+0x5c>
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	2b07      	cmp	r3, #7
 8005834:	d008      	beq.n	8005848 <RTC_DateUpdate+0x5c>
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	2b08      	cmp	r3, #8
 800583a:	d005      	beq.n	8005848 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	2b0a      	cmp	r3, #10
 8005840:	d002      	beq.n	8005848 <RTC_DateUpdate+0x5c>
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	2b0c      	cmp	r3, #12
 8005846:	d117      	bne.n	8005878 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2b1e      	cmp	r3, #30
 800584c:	d803      	bhi.n	8005856 <RTC_DateUpdate+0x6a>
      {
        day++;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	3301      	adds	r3, #1
 8005852:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8005854:	e050      	b.n	80058f8 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	2b0c      	cmp	r3, #12
 800585a:	d005      	beq.n	8005868 <RTC_DateUpdate+0x7c>
        {
          month++;
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	3301      	adds	r3, #1
 8005860:	613b      	str	r3, [r7, #16]
          day = 1U;
 8005862:	2301      	movs	r3, #1
 8005864:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8005866:	e047      	b.n	80058f8 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8005868:	2301      	movs	r3, #1
 800586a:	613b      	str	r3, [r7, #16]
          day = 1U;
 800586c:	2301      	movs	r3, #1
 800586e:	60fb      	str	r3, [r7, #12]
          year++;
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	3301      	adds	r3, #1
 8005874:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8005876:	e03f      	b.n	80058f8 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	2b04      	cmp	r3, #4
 800587c:	d008      	beq.n	8005890 <RTC_DateUpdate+0xa4>
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	2b06      	cmp	r3, #6
 8005882:	d005      	beq.n	8005890 <RTC_DateUpdate+0xa4>
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	2b09      	cmp	r3, #9
 8005888:	d002      	beq.n	8005890 <RTC_DateUpdate+0xa4>
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	2b0b      	cmp	r3, #11
 800588e:	d10c      	bne.n	80058aa <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2b1d      	cmp	r3, #29
 8005894:	d803      	bhi.n	800589e <RTC_DateUpdate+0xb2>
      {
        day++;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	3301      	adds	r3, #1
 800589a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800589c:	e02c      	b.n	80058f8 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	3301      	adds	r3, #1
 80058a2:	613b      	str	r3, [r7, #16]
        day = 1U;
 80058a4:	2301      	movs	r3, #1
 80058a6:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80058a8:	e026      	b.n	80058f8 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	2b02      	cmp	r3, #2
 80058ae:	d123      	bne.n	80058f8 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2b1b      	cmp	r3, #27
 80058b4:	d803      	bhi.n	80058be <RTC_DateUpdate+0xd2>
      {
        day++;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	3301      	adds	r3, #1
 80058ba:	60fb      	str	r3, [r7, #12]
 80058bc:	e01c      	b.n	80058f8 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2b1c      	cmp	r3, #28
 80058c2:	d111      	bne.n	80058e8 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	4618      	mov	r0, r3
 80058ca:	f000 f839 	bl	8005940 <RTC_IsLeapYear>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d003      	beq.n	80058dc <RTC_DateUpdate+0xf0>
        {
          day++;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	3301      	adds	r3, #1
 80058d8:	60fb      	str	r3, [r7, #12]
 80058da:	e00d      	b.n	80058f8 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	3301      	adds	r3, #1
 80058e0:	613b      	str	r3, [r7, #16]
          day = 1U;
 80058e2:	2301      	movs	r3, #1
 80058e4:	60fb      	str	r3, [r7, #12]
 80058e6:	e007      	b.n	80058f8 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2b1d      	cmp	r3, #29
 80058ec:	d104      	bne.n	80058f8 <RTC_DateUpdate+0x10c>
      {
        month++;
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	3301      	adds	r3, #1
 80058f2:	613b      	str	r3, [r7, #16]
        day = 1U;
 80058f4:	2301      	movs	r3, #1
 80058f6:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	3301      	adds	r3, #1
 80058fc:	60bb      	str	r3, [r7, #8]
 80058fe:	68ba      	ldr	r2, [r7, #8]
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	429a      	cmp	r2, r3
 8005904:	d38b      	bcc.n	800581e <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	b2da      	uxtb	r2, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	b2da      	uxtb	r2, r3
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	b2da      	uxtb	r2, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	b2db      	uxtb	r3, r3
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	b2d2      	uxtb	r2, r2
 8005926:	4619      	mov	r1, r3
 8005928:	6978      	ldr	r0, [r7, #20]
 800592a:	f000 f83b 	bl	80059a4 <RTC_WeekDayNum>
 800592e:	4603      	mov	r3, r0
 8005930:	461a      	mov	r2, r3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	731a      	strb	r2, [r3, #12]
}
 8005936:	bf00      	nop
 8005938:	3718      	adds	r7, #24
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
	...

08005940 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8005940:	b480      	push	{r7}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
 8005946:	4603      	mov	r3, r0
 8005948:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800594a:	88fb      	ldrh	r3, [r7, #6]
 800594c:	f003 0303 	and.w	r3, r3, #3
 8005950:	b29b      	uxth	r3, r3
 8005952:	2b00      	cmp	r3, #0
 8005954:	d001      	beq.n	800595a <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8005956:	2300      	movs	r3, #0
 8005958:	e01d      	b.n	8005996 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800595a:	88fb      	ldrh	r3, [r7, #6]
 800595c:	4a10      	ldr	r2, [pc, #64]	@ (80059a0 <RTC_IsLeapYear+0x60>)
 800595e:	fba2 1203 	umull	r1, r2, r2, r3
 8005962:	0952      	lsrs	r2, r2, #5
 8005964:	2164      	movs	r1, #100	@ 0x64
 8005966:	fb01 f202 	mul.w	r2, r1, r2
 800596a:	1a9b      	subs	r3, r3, r2
 800596c:	b29b      	uxth	r3, r3
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8005972:	2301      	movs	r3, #1
 8005974:	e00f      	b.n	8005996 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8005976:	88fb      	ldrh	r3, [r7, #6]
 8005978:	4a09      	ldr	r2, [pc, #36]	@ (80059a0 <RTC_IsLeapYear+0x60>)
 800597a:	fba2 1203 	umull	r1, r2, r2, r3
 800597e:	09d2      	lsrs	r2, r2, #7
 8005980:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8005984:	fb01 f202 	mul.w	r2, r1, r2
 8005988:	1a9b      	subs	r3, r3, r2
 800598a:	b29b      	uxth	r3, r3
 800598c:	2b00      	cmp	r3, #0
 800598e:	d101      	bne.n	8005994 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8005990:	2301      	movs	r3, #1
 8005992:	e000      	b.n	8005996 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8005994:	2300      	movs	r3, #0
  }
}
 8005996:	4618      	mov	r0, r3
 8005998:	370c      	adds	r7, #12
 800599a:	46bd      	mov	sp, r7
 800599c:	bc80      	pop	{r7}
 800599e:	4770      	bx	lr
 80059a0:	51eb851f 	.word	0x51eb851f

080059a4 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b085      	sub	sp, #20
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	460b      	mov	r3, r1
 80059ae:	70fb      	strb	r3, [r7, #3]
 80059b0:	4613      	mov	r3, r2
 80059b2:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80059b4:	2300      	movs	r3, #0
 80059b6:	60bb      	str	r3, [r7, #8]
 80059b8:	2300      	movs	r3, #0
 80059ba:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80059c2:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80059c4:	78fb      	ldrb	r3, [r7, #3]
 80059c6:	2b02      	cmp	r3, #2
 80059c8:	d82d      	bhi.n	8005a26 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80059ca:	78fa      	ldrb	r2, [r7, #3]
 80059cc:	4613      	mov	r3, r2
 80059ce:	005b      	lsls	r3, r3, #1
 80059d0:	4413      	add	r3, r2
 80059d2:	00db      	lsls	r3, r3, #3
 80059d4:	1a9b      	subs	r3, r3, r2
 80059d6:	4a2c      	ldr	r2, [pc, #176]	@ (8005a88 <RTC_WeekDayNum+0xe4>)
 80059d8:	fba2 2303 	umull	r2, r3, r2, r3
 80059dc:	085a      	lsrs	r2, r3, #1
 80059de:	78bb      	ldrb	r3, [r7, #2]
 80059e0:	441a      	add	r2, r3
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	441a      	add	r2, r3
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	3b01      	subs	r3, #1
 80059ea:	089b      	lsrs	r3, r3, #2
 80059ec:	441a      	add	r2, r3
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	3b01      	subs	r3, #1
 80059f2:	4926      	ldr	r1, [pc, #152]	@ (8005a8c <RTC_WeekDayNum+0xe8>)
 80059f4:	fba1 1303 	umull	r1, r3, r1, r3
 80059f8:	095b      	lsrs	r3, r3, #5
 80059fa:	1ad2      	subs	r2, r2, r3
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	3b01      	subs	r3, #1
 8005a00:	4922      	ldr	r1, [pc, #136]	@ (8005a8c <RTC_WeekDayNum+0xe8>)
 8005a02:	fba1 1303 	umull	r1, r3, r1, r3
 8005a06:	09db      	lsrs	r3, r3, #7
 8005a08:	4413      	add	r3, r2
 8005a0a:	1d1a      	adds	r2, r3, #4
 8005a0c:	4b20      	ldr	r3, [pc, #128]	@ (8005a90 <RTC_WeekDayNum+0xec>)
 8005a0e:	fba3 1302 	umull	r1, r3, r3, r2
 8005a12:	1ad1      	subs	r1, r2, r3
 8005a14:	0849      	lsrs	r1, r1, #1
 8005a16:	440b      	add	r3, r1
 8005a18:	0899      	lsrs	r1, r3, #2
 8005a1a:	460b      	mov	r3, r1
 8005a1c:	00db      	lsls	r3, r3, #3
 8005a1e:	1a5b      	subs	r3, r3, r1
 8005a20:	1ad3      	subs	r3, r2, r3
 8005a22:	60fb      	str	r3, [r7, #12]
 8005a24:	e029      	b.n	8005a7a <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8005a26:	78fa      	ldrb	r2, [r7, #3]
 8005a28:	4613      	mov	r3, r2
 8005a2a:	005b      	lsls	r3, r3, #1
 8005a2c:	4413      	add	r3, r2
 8005a2e:	00db      	lsls	r3, r3, #3
 8005a30:	1a9b      	subs	r3, r3, r2
 8005a32:	4a15      	ldr	r2, [pc, #84]	@ (8005a88 <RTC_WeekDayNum+0xe4>)
 8005a34:	fba2 2303 	umull	r2, r3, r2, r3
 8005a38:	085a      	lsrs	r2, r3, #1
 8005a3a:	78bb      	ldrb	r3, [r7, #2]
 8005a3c:	441a      	add	r2, r3
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	441a      	add	r2, r3
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	089b      	lsrs	r3, r3, #2
 8005a46:	441a      	add	r2, r3
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	4910      	ldr	r1, [pc, #64]	@ (8005a8c <RTC_WeekDayNum+0xe8>)
 8005a4c:	fba1 1303 	umull	r1, r3, r1, r3
 8005a50:	095b      	lsrs	r3, r3, #5
 8005a52:	1ad2      	subs	r2, r2, r3
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	490d      	ldr	r1, [pc, #52]	@ (8005a8c <RTC_WeekDayNum+0xe8>)
 8005a58:	fba1 1303 	umull	r1, r3, r1, r3
 8005a5c:	09db      	lsrs	r3, r3, #7
 8005a5e:	4413      	add	r3, r2
 8005a60:	1c9a      	adds	r2, r3, #2
 8005a62:	4b0b      	ldr	r3, [pc, #44]	@ (8005a90 <RTC_WeekDayNum+0xec>)
 8005a64:	fba3 1302 	umull	r1, r3, r3, r2
 8005a68:	1ad1      	subs	r1, r2, r3
 8005a6a:	0849      	lsrs	r1, r1, #1
 8005a6c:	440b      	add	r3, r1
 8005a6e:	0899      	lsrs	r1, r3, #2
 8005a70:	460b      	mov	r3, r1
 8005a72:	00db      	lsls	r3, r3, #3
 8005a74:	1a5b      	subs	r3, r3, r1
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	b2db      	uxtb	r3, r3
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3714      	adds	r7, #20
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bc80      	pop	{r7}
 8005a86:	4770      	bx	lr
 8005a88:	38e38e39 	.word	0x38e38e39
 8005a8c:	51eb851f 	.word	0x51eb851f
 8005a90:	24924925 	.word	0x24924925

08005a94 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b082      	sub	sp, #8
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 0301 	and.w	r3, r3, #1
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d027      	beq.n	8005afa <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f003 0301 	and.w	r3, r3, #1
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d020      	beq.n	8005afa <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f003 0304 	and.w	r3, r3, #4
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00b      	beq.n	8005ade <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 f824 	bl	8005b14 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f06f 0204 	mvn.w	r2, #4
 8005ad4:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2204      	movs	r2, #4
 8005ada:	745a      	strb	r2, [r3, #17]
 8005adc:	e005      	b.n	8005aea <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f000 f80f 	bl	8005b02 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	685a      	ldr	r2, [r3, #4]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f022 0201 	bic.w	r2, r2, #1
 8005af8:	605a      	str	r2, [r3, #4]
    }
  }
}
 8005afa:	bf00      	nop
 8005afc:	3708      	adds	r7, #8
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}

08005b02 <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005b02:	b480      	push	{r7}
 8005b04:	b083      	sub	sp, #12
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 8005b0a:	bf00      	nop
 8005b0c:	370c      	adds	r7, #12
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bc80      	pop	{r7}
 8005b12:	4770      	bx	lr

08005b14 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8005b1c:	bf00      	nop
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bc80      	pop	{r7}
 8005b24:	4770      	bx	lr
	...

08005b28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b082      	sub	sp, #8
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d101      	bne.n	8005b3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e095      	b.n	8005c66 <HAL_UART_Init+0x13e>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d02c      	beq.n	8005b9c <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2 and USART3 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a4a      	ldr	r2, [pc, #296]	@ (8005c70 <HAL_UART_Init+0x148>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d00e      	beq.n	8005b6a <HAL_UART_Init+0x42>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a48      	ldr	r2, [pc, #288]	@ (8005c74 <HAL_UART_Init+0x14c>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d009      	beq.n	8005b6a <HAL_UART_Init+0x42>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a47      	ldr	r2, [pc, #284]	@ (8005c78 <HAL_UART_Init+0x150>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d004      	beq.n	8005b6a <HAL_UART_Init+0x42>
 8005b60:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 8005b64:	4845      	ldr	r0, [pc, #276]	@ (8005c7c <HAL_UART_Init+0x154>)
 8005b66:	f7fb f929 	bl	8000dbc <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	699b      	ldr	r3, [r3, #24]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d028      	beq.n	8005bc4 <HAL_UART_Init+0x9c>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	699b      	ldr	r3, [r3, #24]
 8005b76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b7a:	d023      	beq.n	8005bc4 <HAL_UART_Init+0x9c>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	699b      	ldr	r3, [r3, #24]
 8005b80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b84:	d01e      	beq.n	8005bc4 <HAL_UART_Init+0x9c>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b8e:	d019      	beq.n	8005bc4 <HAL_UART_Init+0x9c>
 8005b90:	f240 116f 	movw	r1, #367	@ 0x16f
 8005b94:	4839      	ldr	r0, [pc, #228]	@ (8005c7c <HAL_UART_Init+0x154>)
 8005b96:	f7fb f911 	bl	8000dbc <assert_failed>
 8005b9a:	e013      	b.n	8005bc4 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a33      	ldr	r2, [pc, #204]	@ (8005c70 <HAL_UART_Init+0x148>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d00e      	beq.n	8005bc4 <HAL_UART_Init+0x9c>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a32      	ldr	r2, [pc, #200]	@ (8005c74 <HAL_UART_Init+0x14c>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d009      	beq.n	8005bc4 <HAL_UART_Init+0x9c>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a30      	ldr	r2, [pc, #192]	@ (8005c78 <HAL_UART_Init+0x150>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d004      	beq.n	8005bc4 <HAL_UART_Init+0x9c>
 8005bba:	f240 1173 	movw	r1, #371	@ 0x173
 8005bbe:	482f      	ldr	r0, [pc, #188]	@ (8005c7c <HAL_UART_Init+0x154>)
 8005bc0:	f7fb f8fc 	bl	8000dbc <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d009      	beq.n	8005be0 <HAL_UART_Init+0xb8>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bd4:	d004      	beq.n	8005be0 <HAL_UART_Init+0xb8>
 8005bd6:	f240 1175 	movw	r1, #373	@ 0x175
 8005bda:	4828      	ldr	r0, [pc, #160]	@ (8005c7c <HAL_UART_Init+0x154>)
 8005bdc:	f7fb f8ee 	bl	8000dbc <assert_failed>
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d106      	bne.n	8005bfa <HAL_UART_Init+0xd2>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f7fc fa3d 	bl	8002074 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2224      	movs	r2, #36	@ 0x24
 8005bfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	68da      	ldr	r2, [r3, #12]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c10:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f001 f91c 	bl	8006e50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	691a      	ldr	r2, [r3, #16]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c26:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	695a      	ldr	r2, [r3, #20]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c36:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	68da      	ldr	r2, [r3, #12]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c46:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2220      	movs	r2, #32
 8005c52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2220      	movs	r2, #32
 8005c5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3708      	adds	r7, #8
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	40013800 	.word	0x40013800
 8005c74:	40004400 	.word	0x40004400
 8005c78:	40004800 	.word	0x40004800
 8005c7c:	08007e94 	.word	0x08007e94

08005c80 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b08a      	sub	sp, #40	@ 0x28
 8005c84:	af02      	add	r7, sp, #8
 8005c86:	60f8      	str	r0, [r7, #12]
 8005c88:	60b9      	str	r1, [r7, #8]
 8005c8a:	603b      	str	r3, [r7, #0]
 8005c8c:	4613      	mov	r3, r2
 8005c8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005c90:	2300      	movs	r3, #0
 8005c92:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	2b20      	cmp	r3, #32
 8005c9e:	d16d      	bne.n	8005d7c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d002      	beq.n	8005cac <HAL_UART_Transmit+0x2c>
 8005ca6:	88fb      	ldrh	r3, [r7, #6]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d101      	bne.n	8005cb0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	e066      	b.n	8005d7e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2221      	movs	r2, #33	@ 0x21
 8005cba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005cbe:	f7fc fb15 	bl	80022ec <HAL_GetTick>
 8005cc2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	88fa      	ldrh	r2, [r7, #6]
 8005cc8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	88fa      	ldrh	r2, [r7, #6]
 8005cce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cd8:	d108      	bne.n	8005cec <HAL_UART_Transmit+0x6c>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	691b      	ldr	r3, [r3, #16]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d104      	bne.n	8005cec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	61bb      	str	r3, [r7, #24]
 8005cea:	e003      	b.n	8005cf4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005cf4:	e02a      	b.n	8005d4c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	2180      	movs	r1, #128	@ 0x80
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f000 fddb 	bl	80068bc <UART_WaitOnFlagUntilTimeout>
 8005d06:	4603      	mov	r3, r0
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d001      	beq.n	8005d10 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	e036      	b.n	8005d7e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d10b      	bne.n	8005d2e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	881b      	ldrh	r3, [r3, #0]
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d24:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	3302      	adds	r3, #2
 8005d2a:	61bb      	str	r3, [r7, #24]
 8005d2c:	e007      	b.n	8005d3e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d2e:	69fb      	ldr	r3, [r7, #28]
 8005d30:	781a      	ldrb	r2, [r3, #0]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005d38:	69fb      	ldr	r3, [r7, #28]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	3b01      	subs	r3, #1
 8005d46:	b29a      	uxth	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d1cf      	bne.n	8005cf6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	9300      	str	r3, [sp, #0]
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	2140      	movs	r1, #64	@ 0x40
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f000 fdab 	bl	80068bc <UART_WaitOnFlagUntilTimeout>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d001      	beq.n	8005d70 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e006      	b.n	8005d7e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2220      	movs	r2, #32
 8005d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	e000      	b.n	8005d7e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005d7c:	2302      	movs	r3, #2
  }
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3720      	adds	r7, #32
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}

08005d86 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d86:	b580      	push	{r7, lr}
 8005d88:	b08a      	sub	sp, #40	@ 0x28
 8005d8a:	af02      	add	r7, sp, #8
 8005d8c:	60f8      	str	r0, [r7, #12]
 8005d8e:	60b9      	str	r1, [r7, #8]
 8005d90:	603b      	str	r3, [r7, #0]
 8005d92:	4613      	mov	r3, r2
 8005d94:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d96:	2300      	movs	r3, #0
 8005d98:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	2b20      	cmp	r3, #32
 8005da4:	d17c      	bne.n	8005ea0 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d002      	beq.n	8005db2 <HAL_UART_Receive+0x2c>
 8005dac:	88fb      	ldrh	r3, [r7, #6]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d101      	bne.n	8005db6 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e075      	b.n	8005ea2 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2200      	movs	r2, #0
 8005dba:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2222      	movs	r2, #34	@ 0x22
 8005dc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005dca:	f7fc fa8f 	bl	80022ec <HAL_GetTick>
 8005dce:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	88fa      	ldrh	r2, [r7, #6]
 8005dd4:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	88fa      	ldrh	r2, [r7, #6]
 8005dda:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005de4:	d108      	bne.n	8005df8 <HAL_UART_Receive+0x72>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	691b      	ldr	r3, [r3, #16]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d104      	bne.n	8005df8 <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 8005dee:	2300      	movs	r3, #0
 8005df0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	61bb      	str	r3, [r7, #24]
 8005df6:	e003      	b.n	8005e00 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005e00:	e043      	b.n	8005e8a <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	9300      	str	r3, [sp, #0]
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	2120      	movs	r1, #32
 8005e0c:	68f8      	ldr	r0, [r7, #12]
 8005e0e:	f000 fd55 	bl	80068bc <UART_WaitOnFlagUntilTimeout>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d001      	beq.n	8005e1c <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	e042      	b.n	8005ea2 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d10c      	bne.n	8005e3c <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e2e:	b29a      	uxth	r2, r3
 8005e30:	69bb      	ldr	r3, [r7, #24]
 8005e32:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005e34:	69bb      	ldr	r3, [r7, #24]
 8005e36:	3302      	adds	r3, #2
 8005e38:	61bb      	str	r3, [r7, #24]
 8005e3a:	e01f      	b.n	8005e7c <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e44:	d007      	beq.n	8005e56 <HAL_UART_Receive+0xd0>
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d10a      	bne.n	8005e64 <HAL_UART_Receive+0xde>
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d106      	bne.n	8005e64 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	b2da      	uxtb	r2, r3
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	701a      	strb	r2, [r3, #0]
 8005e62:	e008      	b.n	8005e76 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e70:	b2da      	uxtb	r2, r3
 8005e72:	69fb      	ldr	r3, [r7, #28]
 8005e74:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	3301      	adds	r3, #1
 8005e7a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	3b01      	subs	r3, #1
 8005e84:	b29a      	uxth	r2, r3
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d1b6      	bne.n	8005e02 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2220      	movs	r2, #32
 8005e98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	e000      	b.n	8005ea2 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005ea0:	2302      	movs	r3, #2
  }
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3720      	adds	r7, #32
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b085      	sub	sp, #20
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	60f8      	str	r0, [r7, #12]
 8005eb2:	60b9      	str	r1, [r7, #8]
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	2b20      	cmp	r3, #32
 8005ec2:	d121      	bne.n	8005f08 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d002      	beq.n	8005ed0 <HAL_UART_Transmit_IT+0x26>
 8005eca:	88fb      	ldrh	r3, [r7, #6]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d101      	bne.n	8005ed4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e01a      	b.n	8005f0a <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	68ba      	ldr	r2, [r7, #8]
 8005ed8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	88fa      	ldrh	r2, [r7, #6]
 8005ede:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	88fa      	ldrh	r2, [r7, #6]
 8005ee4:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2221      	movs	r2, #33	@ 0x21
 8005ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68da      	ldr	r2, [r3, #12]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005f02:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005f04:	2300      	movs	r3, #0
 8005f06:	e000      	b.n	8005f0a <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8005f08:	2302      	movs	r3, #2
  }
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3714      	adds	r7, #20
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bc80      	pop	{r7}
 8005f12:	4770      	bx	lr

08005f14 <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b088      	sub	sp, #32
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	60b9      	str	r1, [r7, #8]
 8005f1e:	603b      	str	r3, [r7, #0]
 8005f20:	4613      	mov	r3, r2
 8005f22:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	2b20      	cmp	r3, #32
 8005f2e:	f040 80c0 	bne.w	80060b2 <HAL_UARTEx_ReceiveToIdle+0x19e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d002      	beq.n	8005f3e <HAL_UARTEx_ReceiveToIdle+0x2a>
 8005f38:	88fb      	ldrh	r3, [r7, #6]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d101      	bne.n	8005f42 <HAL_UARTEx_ReceiveToIdle+0x2e>
    {
      return  HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e0b8      	b.n	80060b4 <HAL_UARTEx_ReceiveToIdle+0x1a0>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2200      	movs	r2, #0
 8005f46:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2222      	movs	r2, #34	@ 0x22
 8005f4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2201      	movs	r2, #1
 8005f54:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f5c:	f7fc f9c6 	bl	80022ec <HAL_GetTick>
 8005f60:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	88fa      	ldrh	r2, [r7, #6]
 8005f66:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	88fa      	ldrh	r2, [r7, #6]
 8005f6c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f76:	d108      	bne.n	8005f8a <HAL_UARTEx_ReceiveToIdle+0x76>
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	691b      	ldr	r3, [r3, #16]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d104      	bne.n	8005f8a <HAL_UARTEx_ReceiveToIdle+0x76>
    {
      pdata8bits  = NULL;
 8005f80:	2300      	movs	r3, #0
 8005f82:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	61bb      	str	r3, [r7, #24]
 8005f88:	e003      	b.n	8005f92 <HAL_UARTEx_ReceiveToIdle+0x7e>
    }
    else
    {
      pdata8bits  = pData;
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	2200      	movs	r2, #0
 8005f96:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005f98:	e077      	b.n	800608a <HAL_UARTEx_ReceiveToIdle+0x176>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0310 	and.w	r3, r3, #16
 8005fa4:	2b10      	cmp	r3, #16
 8005fa6:	d117      	bne.n	8005fd8 <HAL_UARTEx_ReceiveToIdle+0xc4>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005fa8:	2300      	movs	r3, #0
 8005faa:	613b      	str	r3, [r7, #16]
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	613b      	str	r3, [r7, #16]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	613b      	str	r3, [r7, #16]
 8005fbc:	693b      	ldr	r3, [r7, #16]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	881b      	ldrh	r3, [r3, #0]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d008      	beq.n	8005fd8 <HAL_UARTEx_ReceiveToIdle+0xc4>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2202      	movs	r2, #2
 8005fca:	635a      	str	r2, [r3, #52]	@ 0x34
          huart->RxState = HAL_UART_STATE_READY;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2220      	movs	r2, #32
 8005fd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	e06d      	b.n	80060b4 <HAL_UARTEx_ReceiveToIdle+0x1a0>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 0320 	and.w	r3, r3, #32
 8005fe2:	2b20      	cmp	r3, #32
 8005fe4:	d13c      	bne.n	8006060 <HAL_UARTEx_ReceiveToIdle+0x14c>
      {
        if (pdata8bits == NULL)
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d10c      	bne.n	8006006 <HAL_UARTEx_ReceiveToIdle+0xf2>
        {
          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ff8:	b29a      	uxth	r2, r3
 8005ffa:	69bb      	ldr	r3, [r7, #24]
 8005ffc:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8005ffe:	69bb      	ldr	r3, [r7, #24]
 8006000:	3302      	adds	r3, #2
 8006002:	61bb      	str	r3, [r7, #24]
 8006004:	e01f      	b.n	8006046 <HAL_UARTEx_ReceiveToIdle+0x132>
        }
        else
        {
          if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800600e:	d007      	beq.n	8006020 <HAL_UARTEx_ReceiveToIdle+0x10c>
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d10a      	bne.n	800602e <HAL_UARTEx_ReceiveToIdle+0x11a>
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	691b      	ldr	r3, [r3, #16]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d106      	bne.n	800602e <HAL_UARTEx_ReceiveToIdle+0x11a>
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	b2da      	uxtb	r2, r3
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	701a      	strb	r2, [r3, #0]
 800602c:	e008      	b.n	8006040 <HAL_UARTEx_ReceiveToIdle+0x12c>
          }
          else
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	b2db      	uxtb	r3, r3
 8006036:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800603a:	b2da      	uxtb	r2, r3
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	701a      	strb	r2, [r3, #0]
          }

          pdata8bits++;
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	3301      	adds	r3, #1
 8006044:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	881b      	ldrh	r3, [r3, #0]
 800604a:	3301      	adds	r3, #1
 800604c:	b29a      	uxth	r2, r3
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006056:	b29b      	uxth	r3, r3
 8006058:	3b01      	subs	r3, #1
 800605a:	b29a      	uxth	r2, r3
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	85da      	strh	r2, [r3, #46]	@ 0x2e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006066:	d010      	beq.n	800608a <HAL_UARTEx_ReceiveToIdle+0x176>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006068:	f7fc f940 	bl	80022ec <HAL_GetTick>
 800606c:	4602      	mov	r2, r0
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006074:	429a      	cmp	r2, r3
 8006076:	d302      	bcc.n	800607e <HAL_UARTEx_ReceiveToIdle+0x16a>
 8006078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800607a:	2b00      	cmp	r3, #0
 800607c:	d105      	bne.n	800608a <HAL_UARTEx_ReceiveToIdle+0x176>
        {
          huart->RxState = HAL_UART_STATE_READY;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2220      	movs	r2, #32
 8006082:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          return HAL_TIMEOUT;
 8006086:	2303      	movs	r3, #3
 8006088:	e014      	b.n	80060b4 <HAL_UARTEx_ReceiveToIdle+0x1a0>
    while (huart->RxXferCount > 0U)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800608e:	b29b      	uxth	r3, r3
 8006090:	2b00      	cmp	r3, #0
 8006092:	d182      	bne.n	8005f9a <HAL_UARTEx_ReceiveToIdle+0x86>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800609c:	b29b      	uxth	r3, r3
 800609e:	1ad3      	subs	r3, r2, r3
 80060a0:	b29a      	uxth	r2, r3
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2220      	movs	r2, #32
 80060aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80060ae:	2300      	movs	r3, #0
 80060b0:	e000      	b.n	80060b4 <HAL_UARTEx_ReceiveToIdle+0x1a0>
  }
  else
  {
    return HAL_BUSY;
 80060b2:	2302      	movs	r3, #2
  }
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3720      	adds	r7, #32
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b08c      	sub	sp, #48	@ 0x30
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	4613      	mov	r3, r2
 80060c8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	2b20      	cmp	r3, #32
 80060d4:	d14a      	bne.n	800616c <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d002      	beq.n	80060e2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80060dc:	88fb      	ldrh	r3, [r7, #6]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d101      	bne.n	80060e6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e043      	b.n	800616e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2201      	movs	r2, #1
 80060ea:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2200      	movs	r2, #0
 80060f0:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80060f2:	88fb      	ldrh	r3, [r7, #6]
 80060f4:	461a      	mov	r2, r3
 80060f6:	68b9      	ldr	r1, [r7, #8]
 80060f8:	68f8      	ldr	r0, [r7, #12]
 80060fa:	f000 fc4d 	bl	8006998 <UART_Start_Receive_DMA>
 80060fe:	4603      	mov	r3, r0
 8006100:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006104:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006108:	2b00      	cmp	r3, #0
 800610a:	d12c      	bne.n	8006166 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006110:	2b01      	cmp	r3, #1
 8006112:	d125      	bne.n	8006160 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006114:	2300      	movs	r3, #0
 8006116:	613b      	str	r3, [r7, #16]
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	613b      	str	r3, [r7, #16]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	613b      	str	r3, [r7, #16]
 8006128:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	330c      	adds	r3, #12
 8006130:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006132:	69bb      	ldr	r3, [r7, #24]
 8006134:	e853 3f00 	ldrex	r3, [r3]
 8006138:	617b      	str	r3, [r7, #20]
   return(result);
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	f043 0310 	orr.w	r3, r3, #16
 8006140:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	330c      	adds	r3, #12
 8006148:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800614a:	627a      	str	r2, [r7, #36]	@ 0x24
 800614c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800614e:	6a39      	ldr	r1, [r7, #32]
 8006150:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006152:	e841 2300 	strex	r3, r2, [r1]
 8006156:	61fb      	str	r3, [r7, #28]
   return(result);
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1e5      	bne.n	800612a <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800615e:	e002      	b.n	8006166 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006160:	2301      	movs	r3, #1
 8006162:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8006166:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800616a:	e000      	b.n	800616e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800616c:	2302      	movs	r3, #2
  }
}
 800616e:	4618      	mov	r0, r3
 8006170:	3730      	adds	r7, #48	@ 0x30
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
	...

08006178 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b0ba      	sub	sp, #232	@ 0xe8
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	695b      	ldr	r3, [r3, #20]
 800619a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800619e:	2300      	movs	r3, #0
 80061a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80061a4:	2300      	movs	r3, #0
 80061a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80061aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061ae:	f003 030f 	and.w	r3, r3, #15
 80061b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80061b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d10f      	bne.n	80061de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061c2:	f003 0320 	and.w	r3, r3, #32
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d009      	beq.n	80061de <HAL_UART_IRQHandler+0x66>
 80061ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061ce:	f003 0320 	and.w	r3, r3, #32
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d003      	beq.n	80061de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 fd7c 	bl	8006cd4 <UART_Receive_IT>
      return;
 80061dc:	e25b      	b.n	8006696 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80061de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f000 80de 	beq.w	80063a4 <HAL_UART_IRQHandler+0x22c>
 80061e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061ec:	f003 0301 	and.w	r3, r3, #1
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d106      	bne.n	8006202 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80061f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061f8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f000 80d1 	beq.w	80063a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	2b00      	cmp	r3, #0
 800620c:	d00b      	beq.n	8006226 <HAL_UART_IRQHandler+0xae>
 800620e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006212:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006216:	2b00      	cmp	r3, #0
 8006218:	d005      	beq.n	8006226 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800621e:	f043 0201 	orr.w	r2, r3, #1
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800622a:	f003 0304 	and.w	r3, r3, #4
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00b      	beq.n	800624a <HAL_UART_IRQHandler+0xd2>
 8006232:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006236:	f003 0301 	and.w	r3, r3, #1
 800623a:	2b00      	cmp	r3, #0
 800623c:	d005      	beq.n	800624a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006242:	f043 0202 	orr.w	r2, r3, #2
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800624a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800624e:	f003 0302 	and.w	r3, r3, #2
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00b      	beq.n	800626e <HAL_UART_IRQHandler+0xf6>
 8006256:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	2b00      	cmp	r3, #0
 8006260:	d005      	beq.n	800626e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006266:	f043 0204 	orr.w	r2, r3, #4
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800626e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006272:	f003 0308 	and.w	r3, r3, #8
 8006276:	2b00      	cmp	r3, #0
 8006278:	d011      	beq.n	800629e <HAL_UART_IRQHandler+0x126>
 800627a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800627e:	f003 0320 	and.w	r3, r3, #32
 8006282:	2b00      	cmp	r3, #0
 8006284:	d105      	bne.n	8006292 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006286:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800628a:	f003 0301 	and.w	r3, r3, #1
 800628e:	2b00      	cmp	r3, #0
 8006290:	d005      	beq.n	800629e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006296:	f043 0208 	orr.w	r2, r3, #8
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	f000 81f2 	beq.w	800668c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80062a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062ac:	f003 0320 	and.w	r3, r3, #32
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d008      	beq.n	80062c6 <HAL_UART_IRQHandler+0x14e>
 80062b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062b8:	f003 0320 	and.w	r3, r3, #32
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d002      	beq.n	80062c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f000 fd07 	bl	8006cd4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	bf14      	ite	ne
 80062d4:	2301      	movne	r3, #1
 80062d6:	2300      	moveq	r3, #0
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062e2:	f003 0308 	and.w	r3, r3, #8
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d103      	bne.n	80062f2 <HAL_UART_IRQHandler+0x17a>
 80062ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d04f      	beq.n	8006392 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f000 fc11 	bl	8006b1a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006302:	2b00      	cmp	r3, #0
 8006304:	d041      	beq.n	800638a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	3314      	adds	r3, #20
 800630c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006310:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006314:	e853 3f00 	ldrex	r3, [r3]
 8006318:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800631c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006320:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006324:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	3314      	adds	r3, #20
 800632e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006332:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006336:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800633e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006342:	e841 2300 	strex	r3, r2, [r1]
 8006346:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800634a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800634e:	2b00      	cmp	r3, #0
 8006350:	d1d9      	bne.n	8006306 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006356:	2b00      	cmp	r3, #0
 8006358:	d013      	beq.n	8006382 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800635e:	4a7e      	ldr	r2, [pc, #504]	@ (8006558 <HAL_UART_IRQHandler+0x3e0>)
 8006360:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006366:	4618      	mov	r0, r3
 8006368:	f7fc fad4 	bl	8002914 <HAL_DMA_Abort_IT>
 800636c:	4603      	mov	r3, r0
 800636e:	2b00      	cmp	r3, #0
 8006370:	d016      	beq.n	80063a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800637c:	4610      	mov	r0, r2
 800637e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006380:	e00e      	b.n	80063a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 f993 	bl	80066ae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006388:	e00a      	b.n	80063a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 f98f 	bl	80066ae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006390:	e006      	b.n	80063a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 f98b 	bl	80066ae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800639e:	e175      	b.n	800668c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063a0:	bf00      	nop
    return;
 80063a2:	e173      	b.n	800668c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	f040 814f 	bne.w	800664c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80063ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063b2:	f003 0310 	and.w	r3, r3, #16
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	f000 8148 	beq.w	800664c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80063bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063c0:	f003 0310 	and.w	r3, r3, #16
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	f000 8141 	beq.w	800664c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063ca:	2300      	movs	r3, #0
 80063cc:	60bb      	str	r3, [r7, #8]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	60bb      	str	r3, [r7, #8]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	60bb      	str	r3, [r7, #8]
 80063de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	695b      	ldr	r3, [r3, #20]
 80063e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	f000 80b6 	beq.w	800655c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80063fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006400:	2b00      	cmp	r3, #0
 8006402:	f000 8145 	beq.w	8006690 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800640a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800640e:	429a      	cmp	r2, r3
 8006410:	f080 813e 	bcs.w	8006690 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800641a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006420:	699b      	ldr	r3, [r3, #24]
 8006422:	2b20      	cmp	r3, #32
 8006424:	f000 8088 	beq.w	8006538 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	330c      	adds	r3, #12
 800642e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006432:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006436:	e853 3f00 	ldrex	r3, [r3]
 800643a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800643e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006442:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006446:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	330c      	adds	r3, #12
 8006450:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006454:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006458:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800645c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006460:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006464:	e841 2300 	strex	r3, r2, [r1]
 8006468:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800646c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006470:	2b00      	cmp	r3, #0
 8006472:	d1d9      	bne.n	8006428 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	3314      	adds	r3, #20
 800647a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800647e:	e853 3f00 	ldrex	r3, [r3]
 8006482:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006484:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006486:	f023 0301 	bic.w	r3, r3, #1
 800648a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	3314      	adds	r3, #20
 8006494:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006498:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800649c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800649e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80064a0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80064a4:	e841 2300 	strex	r3, r2, [r1]
 80064a8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80064aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d1e1      	bne.n	8006474 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	3314      	adds	r3, #20
 80064b6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80064ba:	e853 3f00 	ldrex	r3, [r3]
 80064be:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80064c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80064c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	3314      	adds	r3, #20
 80064d0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80064d4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80064d6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80064da:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80064dc:	e841 2300 	strex	r3, r2, [r1]
 80064e0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80064e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d1e3      	bne.n	80064b0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2220      	movs	r2, #32
 80064ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	330c      	adds	r3, #12
 80064fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006500:	e853 3f00 	ldrex	r3, [r3]
 8006504:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006506:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006508:	f023 0310 	bic.w	r3, r3, #16
 800650c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	330c      	adds	r3, #12
 8006516:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800651a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800651c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800651e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006520:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006522:	e841 2300 	strex	r3, r2, [r1]
 8006526:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006528:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800652a:	2b00      	cmp	r3, #0
 800652c:	d1e3      	bne.n	80064f6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006532:	4618      	mov	r0, r3
 8006534:	f7fc f9b2 	bl	800289c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2202      	movs	r2, #2
 800653c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006546:	b29b      	uxth	r3, r3
 8006548:	1ad3      	subs	r3, r2, r3
 800654a:	b29b      	uxth	r3, r3
 800654c:	4619      	mov	r1, r3
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f7fa f9f2 	bl	8000938 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006554:	e09c      	b.n	8006690 <HAL_UART_IRQHandler+0x518>
 8006556:	bf00      	nop
 8006558:	08006bdf 	.word	0x08006bdf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006564:	b29b      	uxth	r3, r3
 8006566:	1ad3      	subs	r3, r2, r3
 8006568:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006570:	b29b      	uxth	r3, r3
 8006572:	2b00      	cmp	r3, #0
 8006574:	f000 808e 	beq.w	8006694 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006578:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800657c:	2b00      	cmp	r3, #0
 800657e:	f000 8089 	beq.w	8006694 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	330c      	adds	r3, #12
 8006588:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800658c:	e853 3f00 	ldrex	r3, [r3]
 8006590:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006594:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006598:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	330c      	adds	r3, #12
 80065a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80065a6:	647a      	str	r2, [r7, #68]	@ 0x44
 80065a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065ae:	e841 2300 	strex	r3, r2, [r1]
 80065b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80065b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d1e3      	bne.n	8006582 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	3314      	adds	r3, #20
 80065c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c4:	e853 3f00 	ldrex	r3, [r3]
 80065c8:	623b      	str	r3, [r7, #32]
   return(result);
 80065ca:	6a3b      	ldr	r3, [r7, #32]
 80065cc:	f023 0301 	bic.w	r3, r3, #1
 80065d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	3314      	adds	r3, #20
 80065da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80065de:	633a      	str	r2, [r7, #48]	@ 0x30
 80065e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80065e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065e6:	e841 2300 	strex	r3, r2, [r1]
 80065ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80065ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d1e3      	bne.n	80065ba <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2220      	movs	r2, #32
 80065f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2200      	movs	r2, #0
 80065fe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	330c      	adds	r3, #12
 8006606:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	e853 3f00 	ldrex	r3, [r3]
 800660e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f023 0310 	bic.w	r3, r3, #16
 8006616:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	330c      	adds	r3, #12
 8006620:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006624:	61fa      	str	r2, [r7, #28]
 8006626:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006628:	69b9      	ldr	r1, [r7, #24]
 800662a:	69fa      	ldr	r2, [r7, #28]
 800662c:	e841 2300 	strex	r3, r2, [r1]
 8006630:	617b      	str	r3, [r7, #20]
   return(result);
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d1e3      	bne.n	8006600 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2202      	movs	r2, #2
 800663c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800663e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006642:	4619      	mov	r1, r3
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f7fa f977 	bl	8000938 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800664a:	e023      	b.n	8006694 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800664c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006650:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006654:	2b00      	cmp	r3, #0
 8006656:	d009      	beq.n	800666c <HAL_UART_IRQHandler+0x4f4>
 8006658:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800665c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006660:	2b00      	cmp	r3, #0
 8006662:	d003      	beq.n	800666c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f000 face 	bl	8006c06 <UART_Transmit_IT>
    return;
 800666a:	e014      	b.n	8006696 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800666c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006674:	2b00      	cmp	r3, #0
 8006676:	d00e      	beq.n	8006696 <HAL_UART_IRQHandler+0x51e>
 8006678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800667c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006680:	2b00      	cmp	r3, #0
 8006682:	d008      	beq.n	8006696 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f000 fb0d 	bl	8006ca4 <UART_EndTransmit_IT>
    return;
 800668a:	e004      	b.n	8006696 <HAL_UART_IRQHandler+0x51e>
    return;
 800668c:	bf00      	nop
 800668e:	e002      	b.n	8006696 <HAL_UART_IRQHandler+0x51e>
      return;
 8006690:	bf00      	nop
 8006692:	e000      	b.n	8006696 <HAL_UART_IRQHandler+0x51e>
      return;
 8006694:	bf00      	nop
  }
}
 8006696:	37e8      	adds	r7, #232	@ 0xe8
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}

0800669c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800669c:	b480      	push	{r7}
 800669e:	b083      	sub	sp, #12
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80066a4:	bf00      	nop
 80066a6:	370c      	adds	r7, #12
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bc80      	pop	{r7}
 80066ac:	4770      	bx	lr

080066ae <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066ae:	b480      	push	{r7}
 80066b0:	b083      	sub	sp, #12
 80066b2:	af00      	add	r7, sp, #0
 80066b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80066b6:	bf00      	nop
 80066b8:	370c      	adds	r7, #12
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bc80      	pop	{r7}
 80066be:	4770      	bx	lr

080066c0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b09c      	sub	sp, #112	@ 0x70
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066cc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 0320 	and.w	r3, r3, #32
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d172      	bne.n	80067c2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80066dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066de:	2200      	movs	r2, #0
 80066e0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	330c      	adds	r3, #12
 80066e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066ec:	e853 3f00 	ldrex	r3, [r3]
 80066f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80066f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	330c      	adds	r3, #12
 8006700:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006702:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006704:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006706:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006708:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800670a:	e841 2300 	strex	r3, r2, [r1]
 800670e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006710:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1e5      	bne.n	80066e2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006716:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	3314      	adds	r3, #20
 800671c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800671e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006720:	e853 3f00 	ldrex	r3, [r3]
 8006724:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006728:	f023 0301 	bic.w	r3, r3, #1
 800672c:	667b      	str	r3, [r7, #100]	@ 0x64
 800672e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	3314      	adds	r3, #20
 8006734:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006736:	647a      	str	r2, [r7, #68]	@ 0x44
 8006738:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800673a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800673c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800673e:	e841 2300 	strex	r3, r2, [r1]
 8006742:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006744:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006746:	2b00      	cmp	r3, #0
 8006748:	d1e5      	bne.n	8006716 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800674a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	3314      	adds	r3, #20
 8006750:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006754:	e853 3f00 	ldrex	r3, [r3]
 8006758:	623b      	str	r3, [r7, #32]
   return(result);
 800675a:	6a3b      	ldr	r3, [r7, #32]
 800675c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006760:	663b      	str	r3, [r7, #96]	@ 0x60
 8006762:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	3314      	adds	r3, #20
 8006768:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800676a:	633a      	str	r2, [r7, #48]	@ 0x30
 800676c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800676e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006770:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006772:	e841 2300 	strex	r3, r2, [r1]
 8006776:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800677a:	2b00      	cmp	r3, #0
 800677c:	d1e5      	bne.n	800674a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800677e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006780:	2220      	movs	r2, #32
 8006782:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006786:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800678a:	2b01      	cmp	r3, #1
 800678c:	d119      	bne.n	80067c2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800678e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	330c      	adds	r3, #12
 8006794:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	e853 3f00 	ldrex	r3, [r3]
 800679c:	60fb      	str	r3, [r7, #12]
   return(result);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f023 0310 	bic.w	r3, r3, #16
 80067a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80067a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	330c      	adds	r3, #12
 80067ac:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80067ae:	61fa      	str	r2, [r7, #28]
 80067b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b2:	69b9      	ldr	r1, [r7, #24]
 80067b4:	69fa      	ldr	r2, [r7, #28]
 80067b6:	e841 2300 	strex	r3, r2, [r1]
 80067ba:	617b      	str	r3, [r7, #20]
   return(result);
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d1e5      	bne.n	800678e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067c4:	2200      	movs	r2, #0
 80067c6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d106      	bne.n	80067de <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067d2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80067d4:	4619      	mov	r1, r3
 80067d6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80067d8:	f7fa f8ae 	bl	8000938 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80067dc:	e002      	b.n	80067e4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80067de:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80067e0:	f7fa f8a0 	bl	8000924 <HAL_UART_RxCpltCallback>
}
 80067e4:	bf00      	nop
 80067e6:	3770      	adds	r7, #112	@ 0x70
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067f8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2201      	movs	r2, #1
 80067fe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006804:	2b01      	cmp	r3, #1
 8006806:	d108      	bne.n	800681a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800680c:	085b      	lsrs	r3, r3, #1
 800680e:	b29b      	uxth	r3, r3
 8006810:	4619      	mov	r1, r3
 8006812:	68f8      	ldr	r0, [r7, #12]
 8006814:	f7fa f890 	bl	8000938 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006818:	e002      	b.n	8006820 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800681a:	68f8      	ldr	r0, [r7, #12]
 800681c:	f7ff ff3e 	bl	800669c <HAL_UART_RxHalfCpltCallback>
}
 8006820:	bf00      	nop
 8006822:	3710      	adds	r7, #16
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}

08006828 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006830:	2300      	movs	r3, #0
 8006832:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006838:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	695b      	ldr	r3, [r3, #20]
 8006840:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006844:	2b00      	cmp	r3, #0
 8006846:	bf14      	ite	ne
 8006848:	2301      	movne	r3, #1
 800684a:	2300      	moveq	r3, #0
 800684c:	b2db      	uxtb	r3, r3
 800684e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006856:	b2db      	uxtb	r3, r3
 8006858:	2b21      	cmp	r3, #33	@ 0x21
 800685a:	d108      	bne.n	800686e <UART_DMAError+0x46>
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d005      	beq.n	800686e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	2200      	movs	r2, #0
 8006866:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006868:	68b8      	ldr	r0, [r7, #8]
 800686a:	f000 f92f 	bl	8006acc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	695b      	ldr	r3, [r3, #20]
 8006874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006878:	2b00      	cmp	r3, #0
 800687a:	bf14      	ite	ne
 800687c:	2301      	movne	r3, #1
 800687e:	2300      	moveq	r3, #0
 8006880:	b2db      	uxtb	r3, r3
 8006882:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800688a:	b2db      	uxtb	r3, r3
 800688c:	2b22      	cmp	r3, #34	@ 0x22
 800688e:	d108      	bne.n	80068a2 <UART_DMAError+0x7a>
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d005      	beq.n	80068a2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	2200      	movs	r2, #0
 800689a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800689c:	68b8      	ldr	r0, [r7, #8]
 800689e:	f000 f93c 	bl	8006b1a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068a6:	f043 0210 	orr.w	r2, r3, #16
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80068ae:	68b8      	ldr	r0, [r7, #8]
 80068b0:	f7ff fefd 	bl	80066ae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80068b4:	bf00      	nop
 80068b6:	3710      	adds	r7, #16
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}

080068bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b090      	sub	sp, #64	@ 0x40
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	603b      	str	r3, [r7, #0]
 80068c8:	4613      	mov	r3, r2
 80068ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068cc:	e050      	b.n	8006970 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068d4:	d04c      	beq.n	8006970 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80068d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d007      	beq.n	80068ec <UART_WaitOnFlagUntilTimeout+0x30>
 80068dc:	f7fb fd06 	bl	80022ec <HAL_GetTick>
 80068e0:	4602      	mov	r2, r0
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	1ad3      	subs	r3, r2, r3
 80068e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d241      	bcs.n	8006970 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	330c      	adds	r3, #12
 80068f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f6:	e853 3f00 	ldrex	r3, [r3]
 80068fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80068fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fe:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8006902:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	330c      	adds	r3, #12
 800690a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800690c:	637a      	str	r2, [r7, #52]	@ 0x34
 800690e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006910:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006912:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006914:	e841 2300 	strex	r3, r2, [r1]
 8006918:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800691a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800691c:	2b00      	cmp	r3, #0
 800691e:	d1e5      	bne.n	80068ec <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	3314      	adds	r3, #20
 8006926:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	e853 3f00 	ldrex	r3, [r3]
 800692e:	613b      	str	r3, [r7, #16]
   return(result);
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	f023 0301 	bic.w	r3, r3, #1
 8006936:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	3314      	adds	r3, #20
 800693e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006940:	623a      	str	r2, [r7, #32]
 8006942:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006944:	69f9      	ldr	r1, [r7, #28]
 8006946:	6a3a      	ldr	r2, [r7, #32]
 8006948:	e841 2300 	strex	r3, r2, [r1]
 800694c:	61bb      	str	r3, [r7, #24]
   return(result);
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d1e5      	bne.n	8006920 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2220      	movs	r2, #32
 8006958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2220      	movs	r2, #32
 8006960:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2200      	movs	r2, #0
 8006968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800696c:	2303      	movs	r3, #3
 800696e:	e00f      	b.n	8006990 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	4013      	ands	r3, r2
 800697a:	68ba      	ldr	r2, [r7, #8]
 800697c:	429a      	cmp	r2, r3
 800697e:	bf0c      	ite	eq
 8006980:	2301      	moveq	r3, #1
 8006982:	2300      	movne	r3, #0
 8006984:	b2db      	uxtb	r3, r3
 8006986:	461a      	mov	r2, r3
 8006988:	79fb      	ldrb	r3, [r7, #7]
 800698a:	429a      	cmp	r2, r3
 800698c:	d09f      	beq.n	80068ce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800698e:	2300      	movs	r3, #0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3740      	adds	r7, #64	@ 0x40
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b098      	sub	sp, #96	@ 0x60
 800699c:	af00      	add	r7, sp, #0
 800699e:	60f8      	str	r0, [r7, #12]
 80069a0:	60b9      	str	r1, [r7, #8]
 80069a2:	4613      	mov	r3, r2
 80069a4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	88fa      	ldrh	r2, [r7, #6]
 80069b0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2200      	movs	r2, #0
 80069b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2222      	movs	r2, #34	@ 0x22
 80069bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069c4:	4a3e      	ldr	r2, [pc, #248]	@ (8006ac0 <UART_Start_Receive_DMA+0x128>)
 80069c6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069cc:	4a3d      	ldr	r2, [pc, #244]	@ (8006ac4 <UART_Start_Receive_DMA+0x12c>)
 80069ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069d4:	4a3c      	ldr	r2, [pc, #240]	@ (8006ac8 <UART_Start_Receive_DMA+0x130>)
 80069d6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069dc:	2200      	movs	r2, #0
 80069de:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80069e0:	f107 0308 	add.w	r3, r7, #8
 80069e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	3304      	adds	r3, #4
 80069f0:	4619      	mov	r1, r3
 80069f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	88fb      	ldrh	r3, [r7, #6]
 80069f8:	f7fb fee2 	bl	80027c0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80069fc:	2300      	movs	r3, #0
 80069fe:	613b      	str	r3, [r7, #16]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	613b      	str	r3, [r7, #16]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	613b      	str	r3, [r7, #16]
 8006a10:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d019      	beq.n	8006a4e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	330c      	adds	r3, #12
 8006a20:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a24:	e853 3f00 	ldrex	r3, [r3]
 8006a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a30:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	330c      	adds	r3, #12
 8006a38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006a3a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006a40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006a42:	e841 2300 	strex	r3, r2, [r1]
 8006a46:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006a48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d1e5      	bne.n	8006a1a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	3314      	adds	r3, #20
 8006a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a58:	e853 3f00 	ldrex	r3, [r3]
 8006a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a60:	f043 0301 	orr.w	r3, r3, #1
 8006a64:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	3314      	adds	r3, #20
 8006a6c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006a6e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006a70:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a72:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006a74:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a76:	e841 2300 	strex	r3, r2, [r1]
 8006a7a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d1e5      	bne.n	8006a4e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	3314      	adds	r3, #20
 8006a88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	e853 3f00 	ldrex	r3, [r3]
 8006a90:	617b      	str	r3, [r7, #20]
   return(result);
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a98:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	3314      	adds	r3, #20
 8006aa0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006aa2:	627a      	str	r2, [r7, #36]	@ 0x24
 8006aa4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa6:	6a39      	ldr	r1, [r7, #32]
 8006aa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006aaa:	e841 2300 	strex	r3, r2, [r1]
 8006aae:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ab0:	69fb      	ldr	r3, [r7, #28]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d1e5      	bne.n	8006a82 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006ab6:	2300      	movs	r3, #0
}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	3760      	adds	r7, #96	@ 0x60
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}
 8006ac0:	080066c1 	.word	0x080066c1
 8006ac4:	080067ed 	.word	0x080067ed
 8006ac8:	08006829 	.word	0x08006829

08006acc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b089      	sub	sp, #36	@ 0x24
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	330c      	adds	r3, #12
 8006ada:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	e853 3f00 	ldrex	r3, [r3]
 8006ae2:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006aea:	61fb      	str	r3, [r7, #28]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	330c      	adds	r3, #12
 8006af2:	69fa      	ldr	r2, [r7, #28]
 8006af4:	61ba      	str	r2, [r7, #24]
 8006af6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006af8:	6979      	ldr	r1, [r7, #20]
 8006afa:	69ba      	ldr	r2, [r7, #24]
 8006afc:	e841 2300 	strex	r3, r2, [r1]
 8006b00:	613b      	str	r3, [r7, #16]
   return(result);
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d1e5      	bne.n	8006ad4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2220      	movs	r2, #32
 8006b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006b10:	bf00      	nop
 8006b12:	3724      	adds	r7, #36	@ 0x24
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bc80      	pop	{r7}
 8006b18:	4770      	bx	lr

08006b1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b1a:	b480      	push	{r7}
 8006b1c:	b095      	sub	sp, #84	@ 0x54
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	330c      	adds	r3, #12
 8006b28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b2c:	e853 3f00 	ldrex	r3, [r3]
 8006b30:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	330c      	adds	r3, #12
 8006b40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006b42:	643a      	str	r2, [r7, #64]	@ 0x40
 8006b44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b4a:	e841 2300 	strex	r3, r2, [r1]
 8006b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1e5      	bne.n	8006b22 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	3314      	adds	r3, #20
 8006b5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b5e:	6a3b      	ldr	r3, [r7, #32]
 8006b60:	e853 3f00 	ldrex	r3, [r3]
 8006b64:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b66:	69fb      	ldr	r3, [r7, #28]
 8006b68:	f023 0301 	bic.w	r3, r3, #1
 8006b6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	3314      	adds	r3, #20
 8006b74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b78:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b7e:	e841 2300 	strex	r3, r2, [r1]
 8006b82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d1e5      	bne.n	8006b56 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d119      	bne.n	8006bc6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	330c      	adds	r3, #12
 8006b98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	e853 3f00 	ldrex	r3, [r3]
 8006ba0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	f023 0310 	bic.w	r3, r3, #16
 8006ba8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	330c      	adds	r3, #12
 8006bb0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006bb2:	61ba      	str	r2, [r7, #24]
 8006bb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb6:	6979      	ldr	r1, [r7, #20]
 8006bb8:	69ba      	ldr	r2, [r7, #24]
 8006bba:	e841 2300 	strex	r3, r2, [r1]
 8006bbe:	613b      	str	r3, [r7, #16]
   return(result);
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d1e5      	bne.n	8006b92 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2220      	movs	r2, #32
 8006bca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006bd4:	bf00      	nop
 8006bd6:	3754      	adds	r7, #84	@ 0x54
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bc80      	pop	{r7}
 8006bdc:	4770      	bx	lr

08006bde <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006bde:	b580      	push	{r7, lr}
 8006be0:	b084      	sub	sp, #16
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006bf8:	68f8      	ldr	r0, [r7, #12]
 8006bfa:	f7ff fd58 	bl	80066ae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bfe:	bf00      	nop
 8006c00:	3710      	adds	r7, #16
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}

08006c06 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006c06:	b480      	push	{r7}
 8006c08:	b085      	sub	sp, #20
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b21      	cmp	r3, #33	@ 0x21
 8006c18:	d13e      	bne.n	8006c98 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c22:	d114      	bne.n	8006c4e <UART_Transmit_IT+0x48>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	691b      	ldr	r3, [r3, #16]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d110      	bne.n	8006c4e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6a1b      	ldr	r3, [r3, #32]
 8006c30:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	881b      	ldrh	r3, [r3, #0]
 8006c36:	461a      	mov	r2, r3
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c40:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6a1b      	ldr	r3, [r3, #32]
 8006c46:	1c9a      	adds	r2, r3, #2
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	621a      	str	r2, [r3, #32]
 8006c4c:	e008      	b.n	8006c60 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6a1b      	ldr	r3, [r3, #32]
 8006c52:	1c59      	adds	r1, r3, #1
 8006c54:	687a      	ldr	r2, [r7, #4]
 8006c56:	6211      	str	r1, [r2, #32]
 8006c58:	781a      	ldrb	r2, [r3, #0]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	3b01      	subs	r3, #1
 8006c68:	b29b      	uxth	r3, r3
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	4619      	mov	r1, r3
 8006c6e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d10f      	bne.n	8006c94 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	68da      	ldr	r2, [r3, #12]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c82:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	68da      	ldr	r2, [r3, #12]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c92:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006c94:	2300      	movs	r3, #0
 8006c96:	e000      	b.n	8006c9a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006c98:	2302      	movs	r3, #2
  }
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3714      	adds	r7, #20
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bc80      	pop	{r7}
 8006ca2:	4770      	bx	lr

08006ca4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68da      	ldr	r2, [r3, #12]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cba:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2220      	movs	r2, #32
 8006cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f7f9 fe13 	bl	80008f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006cca:	2300      	movs	r3, #0
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3708      	adds	r7, #8
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b08c      	sub	sp, #48	@ 0x30
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	2b22      	cmp	r3, #34	@ 0x22
 8006ce6:	f040 80ae 	bne.w	8006e46 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cf2:	d117      	bne.n	8006d24 <UART_Receive_IT+0x50>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	691b      	ldr	r3, [r3, #16]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d113      	bne.n	8006d24 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d04:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d12:	b29a      	uxth	r2, r3
 8006d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d16:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d1c:	1c9a      	adds	r2, r3, #2
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d22:	e026      	b.n	8006d72 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d36:	d007      	beq.n	8006d48 <UART_Receive_IT+0x74>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d10a      	bne.n	8006d56 <UART_Receive_IT+0x82>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	691b      	ldr	r3, [r3, #16]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d106      	bne.n	8006d56 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	b2da      	uxtb	r2, r3
 8006d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d52:	701a      	strb	r2, [r3, #0]
 8006d54:	e008      	b.n	8006d68 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d62:	b2da      	uxtb	r2, r3
 8006d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d66:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d6c:	1c5a      	adds	r2, r3, #1
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	3b01      	subs	r3, #1
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	4619      	mov	r1, r3
 8006d80:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d15d      	bne.n	8006e42 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	68da      	ldr	r2, [r3, #12]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f022 0220 	bic.w	r2, r2, #32
 8006d94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	68da      	ldr	r2, [r3, #12]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006da4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	695a      	ldr	r2, [r3, #20]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f022 0201 	bic.w	r2, r2, #1
 8006db4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2220      	movs	r2, #32
 8006dba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	d135      	bne.n	8006e38 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	330c      	adds	r3, #12
 8006dd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	e853 3f00 	ldrex	r3, [r3]
 8006de0:	613b      	str	r3, [r7, #16]
   return(result);
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	f023 0310 	bic.w	r3, r3, #16
 8006de8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	330c      	adds	r3, #12
 8006df0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006df2:	623a      	str	r2, [r7, #32]
 8006df4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df6:	69f9      	ldr	r1, [r7, #28]
 8006df8:	6a3a      	ldr	r2, [r7, #32]
 8006dfa:	e841 2300 	strex	r3, r2, [r1]
 8006dfe:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e00:	69bb      	ldr	r3, [r7, #24]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d1e5      	bne.n	8006dd2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f003 0310 	and.w	r3, r3, #16
 8006e10:	2b10      	cmp	r3, #16
 8006e12:	d10a      	bne.n	8006e2a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e14:	2300      	movs	r3, #0
 8006e16:	60fb      	str	r3, [r7, #12]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	60fb      	str	r3, [r7, #12]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	60fb      	str	r3, [r7, #12]
 8006e28:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e2e:	4619      	mov	r1, r3
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f7f9 fd81 	bl	8000938 <HAL_UARTEx_RxEventCallback>
 8006e36:	e002      	b.n	8006e3e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	f7f9 fd73 	bl	8000924 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	e002      	b.n	8006e48 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006e42:	2300      	movs	r3, #0
 8006e44:	e000      	b.n	8006e48 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006e46:	2302      	movs	r3, #2
  }
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3730      	adds	r7, #48	@ 0x30
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b084      	sub	sp, #16
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	4a5f      	ldr	r2, [pc, #380]	@ (8006fdc <UART_SetConfig+0x18c>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d904      	bls.n	8006e6c <UART_SetConfig+0x1c>
 8006e62:	f640 6166 	movw	r1, #3686	@ 0xe66
 8006e66:	485e      	ldr	r0, [pc, #376]	@ (8006fe0 <UART_SetConfig+0x190>)
 8006e68:	f7f9 ffa8 	bl	8000dbc <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	68db      	ldr	r3, [r3, #12]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d009      	beq.n	8006e88 <UART_SetConfig+0x38>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e7c:	d004      	beq.n	8006e88 <UART_SetConfig+0x38>
 8006e7e:	f640 6167 	movw	r1, #3687	@ 0xe67
 8006e82:	4857      	ldr	r0, [pc, #348]	@ (8006fe0 <UART_SetConfig+0x190>)
 8006e84:	f7f9 ff9a 	bl	8000dbc <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	691b      	ldr	r3, [r3, #16]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d00e      	beq.n	8006eae <UART_SetConfig+0x5e>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	691b      	ldr	r3, [r3, #16]
 8006e94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e98:	d009      	beq.n	8006eae <UART_SetConfig+0x5e>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	691b      	ldr	r3, [r3, #16]
 8006e9e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006ea2:	d004      	beq.n	8006eae <UART_SetConfig+0x5e>
 8006ea4:	f640 6168 	movw	r1, #3688	@ 0xe68
 8006ea8:	484d      	ldr	r0, [pc, #308]	@ (8006fe0 <UART_SetConfig+0x190>)
 8006eaa:	f7f9 ff87 	bl	8000dbc <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	695a      	ldr	r2, [r3, #20]
 8006eb2:	f64f 73f3 	movw	r3, #65523	@ 0xfff3
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d103      	bne.n	8006ec4 <UART_SetConfig+0x74>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	695b      	ldr	r3, [r3, #20]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d104      	bne.n	8006ece <UART_SetConfig+0x7e>
 8006ec4:	f640 6169 	movw	r1, #3689	@ 0xe69
 8006ec8:	4845      	ldr	r0, [pc, #276]	@ (8006fe0 <UART_SetConfig+0x190>)
 8006eca:	f7f9 ff77 	bl	8000dbc <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	691b      	ldr	r3, [r3, #16]
 8006ed4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	68da      	ldr	r2, [r3, #12]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	430a      	orrs	r2, r1
 8006ee2:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	689a      	ldr	r2, [r3, #8]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	691b      	ldr	r3, [r3, #16]
 8006eec:	431a      	orrs	r2, r3
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	695b      	ldr	r3, [r3, #20]
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006f00:	f023 030c 	bic.w	r3, r3, #12
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	6812      	ldr	r2, [r2, #0]
 8006f08:	68b9      	ldr	r1, [r7, #8]
 8006f0a:	430b      	orrs	r3, r1
 8006f0c:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	695b      	ldr	r3, [r3, #20]
 8006f14:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	699a      	ldr	r2, [r3, #24]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	430a      	orrs	r2, r1
 8006f22:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a2e      	ldr	r2, [pc, #184]	@ (8006fe4 <UART_SetConfig+0x194>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d103      	bne.n	8006f36 <UART_SetConfig+0xe6>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006f2e:	f7fd fc23 	bl	8004778 <HAL_RCC_GetPCLK2Freq>
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	e002      	b.n	8006f3c <UART_SetConfig+0xec>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006f36:	f7fd fc0b 	bl	8004750 <HAL_RCC_GetPCLK1Freq>
 8006f3a:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f3c:	68fa      	ldr	r2, [r7, #12]
 8006f3e:	4613      	mov	r3, r2
 8006f40:	009b      	lsls	r3, r3, #2
 8006f42:	4413      	add	r3, r2
 8006f44:	009a      	lsls	r2, r3, #2
 8006f46:	441a      	add	r2, r3
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f52:	4a25      	ldr	r2, [pc, #148]	@ (8006fe8 <UART_SetConfig+0x198>)
 8006f54:	fba2 2303 	umull	r2, r3, r2, r3
 8006f58:	095b      	lsrs	r3, r3, #5
 8006f5a:	0119      	lsls	r1, r3, #4
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	4613      	mov	r3, r2
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	4413      	add	r3, r2
 8006f64:	009a      	lsls	r2, r3, #2
 8006f66:	441a      	add	r2, r3
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006f72:	4b1d      	ldr	r3, [pc, #116]	@ (8006fe8 <UART_SetConfig+0x198>)
 8006f74:	fba3 0302 	umull	r0, r3, r3, r2
 8006f78:	095b      	lsrs	r3, r3, #5
 8006f7a:	2064      	movs	r0, #100	@ 0x64
 8006f7c:	fb00 f303 	mul.w	r3, r0, r3
 8006f80:	1ad3      	subs	r3, r2, r3
 8006f82:	011b      	lsls	r3, r3, #4
 8006f84:	3332      	adds	r3, #50	@ 0x32
 8006f86:	4a18      	ldr	r2, [pc, #96]	@ (8006fe8 <UART_SetConfig+0x198>)
 8006f88:	fba2 2303 	umull	r2, r3, r2, r3
 8006f8c:	095b      	lsrs	r3, r3, #5
 8006f8e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006f92:	4419      	add	r1, r3
 8006f94:	68fa      	ldr	r2, [r7, #12]
 8006f96:	4613      	mov	r3, r2
 8006f98:	009b      	lsls	r3, r3, #2
 8006f9a:	4413      	add	r3, r2
 8006f9c:	009a      	lsls	r2, r3, #2
 8006f9e:	441a      	add	r2, r3
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	fbb2 f2f3 	udiv	r2, r2, r3
 8006faa:	4b0f      	ldr	r3, [pc, #60]	@ (8006fe8 <UART_SetConfig+0x198>)
 8006fac:	fba3 0302 	umull	r0, r3, r3, r2
 8006fb0:	095b      	lsrs	r3, r3, #5
 8006fb2:	2064      	movs	r0, #100	@ 0x64
 8006fb4:	fb00 f303 	mul.w	r3, r0, r3
 8006fb8:	1ad3      	subs	r3, r2, r3
 8006fba:	011b      	lsls	r3, r3, #4
 8006fbc:	3332      	adds	r3, #50	@ 0x32
 8006fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8006fe8 <UART_SetConfig+0x198>)
 8006fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006fc4:	095b      	lsrs	r3, r3, #5
 8006fc6:	f003 020f 	and.w	r2, r3, #15
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	440a      	add	r2, r1
 8006fd0:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006fd2:	bf00      	nop
 8006fd4:	3710      	adds	r7, #16
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}
 8006fda:	bf00      	nop
 8006fdc:	0044aa20 	.word	0x0044aa20
 8006fe0:	08007e94 	.word	0x08007e94
 8006fe4:	40013800 	.word	0x40013800
 8006fe8:	51eb851f 	.word	0x51eb851f

08006fec <siprintf>:
 8006fec:	b40e      	push	{r1, r2, r3}
 8006fee:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006ff2:	b500      	push	{lr}
 8006ff4:	b09c      	sub	sp, #112	@ 0x70
 8006ff6:	ab1d      	add	r3, sp, #116	@ 0x74
 8006ff8:	9002      	str	r0, [sp, #8]
 8006ffa:	9006      	str	r0, [sp, #24]
 8006ffc:	9107      	str	r1, [sp, #28]
 8006ffe:	9104      	str	r1, [sp, #16]
 8007000:	4808      	ldr	r0, [pc, #32]	@ (8007024 <siprintf+0x38>)
 8007002:	4909      	ldr	r1, [pc, #36]	@ (8007028 <siprintf+0x3c>)
 8007004:	f853 2b04 	ldr.w	r2, [r3], #4
 8007008:	9105      	str	r1, [sp, #20]
 800700a:	6800      	ldr	r0, [r0, #0]
 800700c:	a902      	add	r1, sp, #8
 800700e:	9301      	str	r3, [sp, #4]
 8007010:	f000 f9b8 	bl	8007384 <_svfiprintf_r>
 8007014:	2200      	movs	r2, #0
 8007016:	9b02      	ldr	r3, [sp, #8]
 8007018:	701a      	strb	r2, [r3, #0]
 800701a:	b01c      	add	sp, #112	@ 0x70
 800701c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007020:	b003      	add	sp, #12
 8007022:	4770      	bx	lr
 8007024:	20000244 	.word	0x20000244
 8007028:	ffff0208 	.word	0xffff0208

0800702c <memset>:
 800702c:	4603      	mov	r3, r0
 800702e:	4402      	add	r2, r0
 8007030:	4293      	cmp	r3, r2
 8007032:	d100      	bne.n	8007036 <memset+0xa>
 8007034:	4770      	bx	lr
 8007036:	f803 1b01 	strb.w	r1, [r3], #1
 800703a:	e7f9      	b.n	8007030 <memset+0x4>

0800703c <strcat>:
 800703c:	4602      	mov	r2, r0
 800703e:	b510      	push	{r4, lr}
 8007040:	7814      	ldrb	r4, [r2, #0]
 8007042:	4613      	mov	r3, r2
 8007044:	3201      	adds	r2, #1
 8007046:	2c00      	cmp	r4, #0
 8007048:	d1fa      	bne.n	8007040 <strcat+0x4>
 800704a:	3b01      	subs	r3, #1
 800704c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007050:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007054:	2a00      	cmp	r2, #0
 8007056:	d1f9      	bne.n	800704c <strcat+0x10>
 8007058:	bd10      	pop	{r4, pc}

0800705a <strstr>:
 800705a:	780a      	ldrb	r2, [r1, #0]
 800705c:	b570      	push	{r4, r5, r6, lr}
 800705e:	b96a      	cbnz	r2, 800707c <strstr+0x22>
 8007060:	bd70      	pop	{r4, r5, r6, pc}
 8007062:	429a      	cmp	r2, r3
 8007064:	d109      	bne.n	800707a <strstr+0x20>
 8007066:	460c      	mov	r4, r1
 8007068:	4605      	mov	r5, r0
 800706a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800706e:	2b00      	cmp	r3, #0
 8007070:	d0f6      	beq.n	8007060 <strstr+0x6>
 8007072:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007076:	429e      	cmp	r6, r3
 8007078:	d0f7      	beq.n	800706a <strstr+0x10>
 800707a:	3001      	adds	r0, #1
 800707c:	7803      	ldrb	r3, [r0, #0]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1ef      	bne.n	8007062 <strstr+0x8>
 8007082:	4618      	mov	r0, r3
 8007084:	e7ec      	b.n	8007060 <strstr+0x6>
	...

08007088 <__errno>:
 8007088:	4b01      	ldr	r3, [pc, #4]	@ (8007090 <__errno+0x8>)
 800708a:	6818      	ldr	r0, [r3, #0]
 800708c:	4770      	bx	lr
 800708e:	bf00      	nop
 8007090:	20000244 	.word	0x20000244

08007094 <__libc_init_array>:
 8007094:	b570      	push	{r4, r5, r6, lr}
 8007096:	2600      	movs	r6, #0
 8007098:	4d0c      	ldr	r5, [pc, #48]	@ (80070cc <__libc_init_array+0x38>)
 800709a:	4c0d      	ldr	r4, [pc, #52]	@ (80070d0 <__libc_init_array+0x3c>)
 800709c:	1b64      	subs	r4, r4, r5
 800709e:	10a4      	asrs	r4, r4, #2
 80070a0:	42a6      	cmp	r6, r4
 80070a2:	d109      	bne.n	80070b8 <__libc_init_array+0x24>
 80070a4:	f000 fc78 	bl	8007998 <_init>
 80070a8:	2600      	movs	r6, #0
 80070aa:	4d0a      	ldr	r5, [pc, #40]	@ (80070d4 <__libc_init_array+0x40>)
 80070ac:	4c0a      	ldr	r4, [pc, #40]	@ (80070d8 <__libc_init_array+0x44>)
 80070ae:	1b64      	subs	r4, r4, r5
 80070b0:	10a4      	asrs	r4, r4, #2
 80070b2:	42a6      	cmp	r6, r4
 80070b4:	d105      	bne.n	80070c2 <__libc_init_array+0x2e>
 80070b6:	bd70      	pop	{r4, r5, r6, pc}
 80070b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80070bc:	4798      	blx	r3
 80070be:	3601      	adds	r6, #1
 80070c0:	e7ee      	b.n	80070a0 <__libc_init_array+0xc>
 80070c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80070c6:	4798      	blx	r3
 80070c8:	3601      	adds	r6, #1
 80070ca:	e7f2      	b.n	80070b2 <__libc_init_array+0x1e>
 80070cc:	080086b8 	.word	0x080086b8
 80070d0:	080086b8 	.word	0x080086b8
 80070d4:	080086b8 	.word	0x080086b8
 80070d8:	080086bc 	.word	0x080086bc

080070dc <__retarget_lock_acquire_recursive>:
 80070dc:	4770      	bx	lr

080070de <__retarget_lock_release_recursive>:
 80070de:	4770      	bx	lr

080070e0 <_free_r>:
 80070e0:	b538      	push	{r3, r4, r5, lr}
 80070e2:	4605      	mov	r5, r0
 80070e4:	2900      	cmp	r1, #0
 80070e6:	d040      	beq.n	800716a <_free_r+0x8a>
 80070e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070ec:	1f0c      	subs	r4, r1, #4
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	bfb8      	it	lt
 80070f2:	18e4      	addlt	r4, r4, r3
 80070f4:	f000 f8de 	bl	80072b4 <__malloc_lock>
 80070f8:	4a1c      	ldr	r2, [pc, #112]	@ (800716c <_free_r+0x8c>)
 80070fa:	6813      	ldr	r3, [r2, #0]
 80070fc:	b933      	cbnz	r3, 800710c <_free_r+0x2c>
 80070fe:	6063      	str	r3, [r4, #4]
 8007100:	6014      	str	r4, [r2, #0]
 8007102:	4628      	mov	r0, r5
 8007104:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007108:	f000 b8da 	b.w	80072c0 <__malloc_unlock>
 800710c:	42a3      	cmp	r3, r4
 800710e:	d908      	bls.n	8007122 <_free_r+0x42>
 8007110:	6820      	ldr	r0, [r4, #0]
 8007112:	1821      	adds	r1, r4, r0
 8007114:	428b      	cmp	r3, r1
 8007116:	bf01      	itttt	eq
 8007118:	6819      	ldreq	r1, [r3, #0]
 800711a:	685b      	ldreq	r3, [r3, #4]
 800711c:	1809      	addeq	r1, r1, r0
 800711e:	6021      	streq	r1, [r4, #0]
 8007120:	e7ed      	b.n	80070fe <_free_r+0x1e>
 8007122:	461a      	mov	r2, r3
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	b10b      	cbz	r3, 800712c <_free_r+0x4c>
 8007128:	42a3      	cmp	r3, r4
 800712a:	d9fa      	bls.n	8007122 <_free_r+0x42>
 800712c:	6811      	ldr	r1, [r2, #0]
 800712e:	1850      	adds	r0, r2, r1
 8007130:	42a0      	cmp	r0, r4
 8007132:	d10b      	bne.n	800714c <_free_r+0x6c>
 8007134:	6820      	ldr	r0, [r4, #0]
 8007136:	4401      	add	r1, r0
 8007138:	1850      	adds	r0, r2, r1
 800713a:	4283      	cmp	r3, r0
 800713c:	6011      	str	r1, [r2, #0]
 800713e:	d1e0      	bne.n	8007102 <_free_r+0x22>
 8007140:	6818      	ldr	r0, [r3, #0]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	4408      	add	r0, r1
 8007146:	6010      	str	r0, [r2, #0]
 8007148:	6053      	str	r3, [r2, #4]
 800714a:	e7da      	b.n	8007102 <_free_r+0x22>
 800714c:	d902      	bls.n	8007154 <_free_r+0x74>
 800714e:	230c      	movs	r3, #12
 8007150:	602b      	str	r3, [r5, #0]
 8007152:	e7d6      	b.n	8007102 <_free_r+0x22>
 8007154:	6820      	ldr	r0, [r4, #0]
 8007156:	1821      	adds	r1, r4, r0
 8007158:	428b      	cmp	r3, r1
 800715a:	bf01      	itttt	eq
 800715c:	6819      	ldreq	r1, [r3, #0]
 800715e:	685b      	ldreq	r3, [r3, #4]
 8007160:	1809      	addeq	r1, r1, r0
 8007162:	6021      	streq	r1, [r4, #0]
 8007164:	6063      	str	r3, [r4, #4]
 8007166:	6054      	str	r4, [r2, #4]
 8007168:	e7cb      	b.n	8007102 <_free_r+0x22>
 800716a:	bd38      	pop	{r3, r4, r5, pc}
 800716c:	20000ae0 	.word	0x20000ae0

08007170 <sbrk_aligned>:
 8007170:	b570      	push	{r4, r5, r6, lr}
 8007172:	4e0f      	ldr	r6, [pc, #60]	@ (80071b0 <sbrk_aligned+0x40>)
 8007174:	460c      	mov	r4, r1
 8007176:	6831      	ldr	r1, [r6, #0]
 8007178:	4605      	mov	r5, r0
 800717a:	b911      	cbnz	r1, 8007182 <sbrk_aligned+0x12>
 800717c:	f000 fbaa 	bl	80078d4 <_sbrk_r>
 8007180:	6030      	str	r0, [r6, #0]
 8007182:	4621      	mov	r1, r4
 8007184:	4628      	mov	r0, r5
 8007186:	f000 fba5 	bl	80078d4 <_sbrk_r>
 800718a:	1c43      	adds	r3, r0, #1
 800718c:	d103      	bne.n	8007196 <sbrk_aligned+0x26>
 800718e:	f04f 34ff 	mov.w	r4, #4294967295
 8007192:	4620      	mov	r0, r4
 8007194:	bd70      	pop	{r4, r5, r6, pc}
 8007196:	1cc4      	adds	r4, r0, #3
 8007198:	f024 0403 	bic.w	r4, r4, #3
 800719c:	42a0      	cmp	r0, r4
 800719e:	d0f8      	beq.n	8007192 <sbrk_aligned+0x22>
 80071a0:	1a21      	subs	r1, r4, r0
 80071a2:	4628      	mov	r0, r5
 80071a4:	f000 fb96 	bl	80078d4 <_sbrk_r>
 80071a8:	3001      	adds	r0, #1
 80071aa:	d1f2      	bne.n	8007192 <sbrk_aligned+0x22>
 80071ac:	e7ef      	b.n	800718e <sbrk_aligned+0x1e>
 80071ae:	bf00      	nop
 80071b0:	20000adc 	.word	0x20000adc

080071b4 <_malloc_r>:
 80071b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071b8:	1ccd      	adds	r5, r1, #3
 80071ba:	f025 0503 	bic.w	r5, r5, #3
 80071be:	3508      	adds	r5, #8
 80071c0:	2d0c      	cmp	r5, #12
 80071c2:	bf38      	it	cc
 80071c4:	250c      	movcc	r5, #12
 80071c6:	2d00      	cmp	r5, #0
 80071c8:	4606      	mov	r6, r0
 80071ca:	db01      	blt.n	80071d0 <_malloc_r+0x1c>
 80071cc:	42a9      	cmp	r1, r5
 80071ce:	d904      	bls.n	80071da <_malloc_r+0x26>
 80071d0:	230c      	movs	r3, #12
 80071d2:	6033      	str	r3, [r6, #0]
 80071d4:	2000      	movs	r0, #0
 80071d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80072b0 <_malloc_r+0xfc>
 80071de:	f000 f869 	bl	80072b4 <__malloc_lock>
 80071e2:	f8d8 3000 	ldr.w	r3, [r8]
 80071e6:	461c      	mov	r4, r3
 80071e8:	bb44      	cbnz	r4, 800723c <_malloc_r+0x88>
 80071ea:	4629      	mov	r1, r5
 80071ec:	4630      	mov	r0, r6
 80071ee:	f7ff ffbf 	bl	8007170 <sbrk_aligned>
 80071f2:	1c43      	adds	r3, r0, #1
 80071f4:	4604      	mov	r4, r0
 80071f6:	d158      	bne.n	80072aa <_malloc_r+0xf6>
 80071f8:	f8d8 4000 	ldr.w	r4, [r8]
 80071fc:	4627      	mov	r7, r4
 80071fe:	2f00      	cmp	r7, #0
 8007200:	d143      	bne.n	800728a <_malloc_r+0xd6>
 8007202:	2c00      	cmp	r4, #0
 8007204:	d04b      	beq.n	800729e <_malloc_r+0xea>
 8007206:	6823      	ldr	r3, [r4, #0]
 8007208:	4639      	mov	r1, r7
 800720a:	4630      	mov	r0, r6
 800720c:	eb04 0903 	add.w	r9, r4, r3
 8007210:	f000 fb60 	bl	80078d4 <_sbrk_r>
 8007214:	4581      	cmp	r9, r0
 8007216:	d142      	bne.n	800729e <_malloc_r+0xea>
 8007218:	6821      	ldr	r1, [r4, #0]
 800721a:	4630      	mov	r0, r6
 800721c:	1a6d      	subs	r5, r5, r1
 800721e:	4629      	mov	r1, r5
 8007220:	f7ff ffa6 	bl	8007170 <sbrk_aligned>
 8007224:	3001      	adds	r0, #1
 8007226:	d03a      	beq.n	800729e <_malloc_r+0xea>
 8007228:	6823      	ldr	r3, [r4, #0]
 800722a:	442b      	add	r3, r5
 800722c:	6023      	str	r3, [r4, #0]
 800722e:	f8d8 3000 	ldr.w	r3, [r8]
 8007232:	685a      	ldr	r2, [r3, #4]
 8007234:	bb62      	cbnz	r2, 8007290 <_malloc_r+0xdc>
 8007236:	f8c8 7000 	str.w	r7, [r8]
 800723a:	e00f      	b.n	800725c <_malloc_r+0xa8>
 800723c:	6822      	ldr	r2, [r4, #0]
 800723e:	1b52      	subs	r2, r2, r5
 8007240:	d420      	bmi.n	8007284 <_malloc_r+0xd0>
 8007242:	2a0b      	cmp	r2, #11
 8007244:	d917      	bls.n	8007276 <_malloc_r+0xc2>
 8007246:	1961      	adds	r1, r4, r5
 8007248:	42a3      	cmp	r3, r4
 800724a:	6025      	str	r5, [r4, #0]
 800724c:	bf18      	it	ne
 800724e:	6059      	strne	r1, [r3, #4]
 8007250:	6863      	ldr	r3, [r4, #4]
 8007252:	bf08      	it	eq
 8007254:	f8c8 1000 	streq.w	r1, [r8]
 8007258:	5162      	str	r2, [r4, r5]
 800725a:	604b      	str	r3, [r1, #4]
 800725c:	4630      	mov	r0, r6
 800725e:	f000 f82f 	bl	80072c0 <__malloc_unlock>
 8007262:	f104 000b 	add.w	r0, r4, #11
 8007266:	1d23      	adds	r3, r4, #4
 8007268:	f020 0007 	bic.w	r0, r0, #7
 800726c:	1ac2      	subs	r2, r0, r3
 800726e:	bf1c      	itt	ne
 8007270:	1a1b      	subne	r3, r3, r0
 8007272:	50a3      	strne	r3, [r4, r2]
 8007274:	e7af      	b.n	80071d6 <_malloc_r+0x22>
 8007276:	6862      	ldr	r2, [r4, #4]
 8007278:	42a3      	cmp	r3, r4
 800727a:	bf0c      	ite	eq
 800727c:	f8c8 2000 	streq.w	r2, [r8]
 8007280:	605a      	strne	r2, [r3, #4]
 8007282:	e7eb      	b.n	800725c <_malloc_r+0xa8>
 8007284:	4623      	mov	r3, r4
 8007286:	6864      	ldr	r4, [r4, #4]
 8007288:	e7ae      	b.n	80071e8 <_malloc_r+0x34>
 800728a:	463c      	mov	r4, r7
 800728c:	687f      	ldr	r7, [r7, #4]
 800728e:	e7b6      	b.n	80071fe <_malloc_r+0x4a>
 8007290:	461a      	mov	r2, r3
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	42a3      	cmp	r3, r4
 8007296:	d1fb      	bne.n	8007290 <_malloc_r+0xdc>
 8007298:	2300      	movs	r3, #0
 800729a:	6053      	str	r3, [r2, #4]
 800729c:	e7de      	b.n	800725c <_malloc_r+0xa8>
 800729e:	230c      	movs	r3, #12
 80072a0:	4630      	mov	r0, r6
 80072a2:	6033      	str	r3, [r6, #0]
 80072a4:	f000 f80c 	bl	80072c0 <__malloc_unlock>
 80072a8:	e794      	b.n	80071d4 <_malloc_r+0x20>
 80072aa:	6005      	str	r5, [r0, #0]
 80072ac:	e7d6      	b.n	800725c <_malloc_r+0xa8>
 80072ae:	bf00      	nop
 80072b0:	20000ae0 	.word	0x20000ae0

080072b4 <__malloc_lock>:
 80072b4:	4801      	ldr	r0, [pc, #4]	@ (80072bc <__malloc_lock+0x8>)
 80072b6:	f7ff bf11 	b.w	80070dc <__retarget_lock_acquire_recursive>
 80072ba:	bf00      	nop
 80072bc:	20000ad8 	.word	0x20000ad8

080072c0 <__malloc_unlock>:
 80072c0:	4801      	ldr	r0, [pc, #4]	@ (80072c8 <__malloc_unlock+0x8>)
 80072c2:	f7ff bf0c 	b.w	80070de <__retarget_lock_release_recursive>
 80072c6:	bf00      	nop
 80072c8:	20000ad8 	.word	0x20000ad8

080072cc <__ssputs_r>:
 80072cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072d0:	461f      	mov	r7, r3
 80072d2:	688e      	ldr	r6, [r1, #8]
 80072d4:	4682      	mov	sl, r0
 80072d6:	42be      	cmp	r6, r7
 80072d8:	460c      	mov	r4, r1
 80072da:	4690      	mov	r8, r2
 80072dc:	680b      	ldr	r3, [r1, #0]
 80072de:	d82d      	bhi.n	800733c <__ssputs_r+0x70>
 80072e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80072e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80072e8:	d026      	beq.n	8007338 <__ssputs_r+0x6c>
 80072ea:	6965      	ldr	r5, [r4, #20]
 80072ec:	6909      	ldr	r1, [r1, #16]
 80072ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072f2:	eba3 0901 	sub.w	r9, r3, r1
 80072f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072fa:	1c7b      	adds	r3, r7, #1
 80072fc:	444b      	add	r3, r9
 80072fe:	106d      	asrs	r5, r5, #1
 8007300:	429d      	cmp	r5, r3
 8007302:	bf38      	it	cc
 8007304:	461d      	movcc	r5, r3
 8007306:	0553      	lsls	r3, r2, #21
 8007308:	d527      	bpl.n	800735a <__ssputs_r+0x8e>
 800730a:	4629      	mov	r1, r5
 800730c:	f7ff ff52 	bl	80071b4 <_malloc_r>
 8007310:	4606      	mov	r6, r0
 8007312:	b360      	cbz	r0, 800736e <__ssputs_r+0xa2>
 8007314:	464a      	mov	r2, r9
 8007316:	6921      	ldr	r1, [r4, #16]
 8007318:	f000 fafa 	bl	8007910 <memcpy>
 800731c:	89a3      	ldrh	r3, [r4, #12]
 800731e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007322:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007326:	81a3      	strh	r3, [r4, #12]
 8007328:	6126      	str	r6, [r4, #16]
 800732a:	444e      	add	r6, r9
 800732c:	6026      	str	r6, [r4, #0]
 800732e:	463e      	mov	r6, r7
 8007330:	6165      	str	r5, [r4, #20]
 8007332:	eba5 0509 	sub.w	r5, r5, r9
 8007336:	60a5      	str	r5, [r4, #8]
 8007338:	42be      	cmp	r6, r7
 800733a:	d900      	bls.n	800733e <__ssputs_r+0x72>
 800733c:	463e      	mov	r6, r7
 800733e:	4632      	mov	r2, r6
 8007340:	4641      	mov	r1, r8
 8007342:	6820      	ldr	r0, [r4, #0]
 8007344:	f000 faac 	bl	80078a0 <memmove>
 8007348:	2000      	movs	r0, #0
 800734a:	68a3      	ldr	r3, [r4, #8]
 800734c:	1b9b      	subs	r3, r3, r6
 800734e:	60a3      	str	r3, [r4, #8]
 8007350:	6823      	ldr	r3, [r4, #0]
 8007352:	4433      	add	r3, r6
 8007354:	6023      	str	r3, [r4, #0]
 8007356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800735a:	462a      	mov	r2, r5
 800735c:	f000 fae6 	bl	800792c <_realloc_r>
 8007360:	4606      	mov	r6, r0
 8007362:	2800      	cmp	r0, #0
 8007364:	d1e0      	bne.n	8007328 <__ssputs_r+0x5c>
 8007366:	4650      	mov	r0, sl
 8007368:	6921      	ldr	r1, [r4, #16]
 800736a:	f7ff feb9 	bl	80070e0 <_free_r>
 800736e:	230c      	movs	r3, #12
 8007370:	f8ca 3000 	str.w	r3, [sl]
 8007374:	89a3      	ldrh	r3, [r4, #12]
 8007376:	f04f 30ff 	mov.w	r0, #4294967295
 800737a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800737e:	81a3      	strh	r3, [r4, #12]
 8007380:	e7e9      	b.n	8007356 <__ssputs_r+0x8a>
	...

08007384 <_svfiprintf_r>:
 8007384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007388:	4698      	mov	r8, r3
 800738a:	898b      	ldrh	r3, [r1, #12]
 800738c:	4607      	mov	r7, r0
 800738e:	061b      	lsls	r3, r3, #24
 8007390:	460d      	mov	r5, r1
 8007392:	4614      	mov	r4, r2
 8007394:	b09d      	sub	sp, #116	@ 0x74
 8007396:	d510      	bpl.n	80073ba <_svfiprintf_r+0x36>
 8007398:	690b      	ldr	r3, [r1, #16]
 800739a:	b973      	cbnz	r3, 80073ba <_svfiprintf_r+0x36>
 800739c:	2140      	movs	r1, #64	@ 0x40
 800739e:	f7ff ff09 	bl	80071b4 <_malloc_r>
 80073a2:	6028      	str	r0, [r5, #0]
 80073a4:	6128      	str	r0, [r5, #16]
 80073a6:	b930      	cbnz	r0, 80073b6 <_svfiprintf_r+0x32>
 80073a8:	230c      	movs	r3, #12
 80073aa:	603b      	str	r3, [r7, #0]
 80073ac:	f04f 30ff 	mov.w	r0, #4294967295
 80073b0:	b01d      	add	sp, #116	@ 0x74
 80073b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073b6:	2340      	movs	r3, #64	@ 0x40
 80073b8:	616b      	str	r3, [r5, #20]
 80073ba:	2300      	movs	r3, #0
 80073bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80073be:	2320      	movs	r3, #32
 80073c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80073c4:	2330      	movs	r3, #48	@ 0x30
 80073c6:	f04f 0901 	mov.w	r9, #1
 80073ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80073ce:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007568 <_svfiprintf_r+0x1e4>
 80073d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073d6:	4623      	mov	r3, r4
 80073d8:	469a      	mov	sl, r3
 80073da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073de:	b10a      	cbz	r2, 80073e4 <_svfiprintf_r+0x60>
 80073e0:	2a25      	cmp	r2, #37	@ 0x25
 80073e2:	d1f9      	bne.n	80073d8 <_svfiprintf_r+0x54>
 80073e4:	ebba 0b04 	subs.w	fp, sl, r4
 80073e8:	d00b      	beq.n	8007402 <_svfiprintf_r+0x7e>
 80073ea:	465b      	mov	r3, fp
 80073ec:	4622      	mov	r2, r4
 80073ee:	4629      	mov	r1, r5
 80073f0:	4638      	mov	r0, r7
 80073f2:	f7ff ff6b 	bl	80072cc <__ssputs_r>
 80073f6:	3001      	adds	r0, #1
 80073f8:	f000 80a7 	beq.w	800754a <_svfiprintf_r+0x1c6>
 80073fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073fe:	445a      	add	r2, fp
 8007400:	9209      	str	r2, [sp, #36]	@ 0x24
 8007402:	f89a 3000 	ldrb.w	r3, [sl]
 8007406:	2b00      	cmp	r3, #0
 8007408:	f000 809f 	beq.w	800754a <_svfiprintf_r+0x1c6>
 800740c:	2300      	movs	r3, #0
 800740e:	f04f 32ff 	mov.w	r2, #4294967295
 8007412:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007416:	f10a 0a01 	add.w	sl, sl, #1
 800741a:	9304      	str	r3, [sp, #16]
 800741c:	9307      	str	r3, [sp, #28]
 800741e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007422:	931a      	str	r3, [sp, #104]	@ 0x68
 8007424:	4654      	mov	r4, sl
 8007426:	2205      	movs	r2, #5
 8007428:	f814 1b01 	ldrb.w	r1, [r4], #1
 800742c:	484e      	ldr	r0, [pc, #312]	@ (8007568 <_svfiprintf_r+0x1e4>)
 800742e:	f000 fa61 	bl	80078f4 <memchr>
 8007432:	9a04      	ldr	r2, [sp, #16]
 8007434:	b9d8      	cbnz	r0, 800746e <_svfiprintf_r+0xea>
 8007436:	06d0      	lsls	r0, r2, #27
 8007438:	bf44      	itt	mi
 800743a:	2320      	movmi	r3, #32
 800743c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007440:	0711      	lsls	r1, r2, #28
 8007442:	bf44      	itt	mi
 8007444:	232b      	movmi	r3, #43	@ 0x2b
 8007446:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800744a:	f89a 3000 	ldrb.w	r3, [sl]
 800744e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007450:	d015      	beq.n	800747e <_svfiprintf_r+0xfa>
 8007452:	4654      	mov	r4, sl
 8007454:	2000      	movs	r0, #0
 8007456:	f04f 0c0a 	mov.w	ip, #10
 800745a:	9a07      	ldr	r2, [sp, #28]
 800745c:	4621      	mov	r1, r4
 800745e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007462:	3b30      	subs	r3, #48	@ 0x30
 8007464:	2b09      	cmp	r3, #9
 8007466:	d94b      	bls.n	8007500 <_svfiprintf_r+0x17c>
 8007468:	b1b0      	cbz	r0, 8007498 <_svfiprintf_r+0x114>
 800746a:	9207      	str	r2, [sp, #28]
 800746c:	e014      	b.n	8007498 <_svfiprintf_r+0x114>
 800746e:	eba0 0308 	sub.w	r3, r0, r8
 8007472:	fa09 f303 	lsl.w	r3, r9, r3
 8007476:	4313      	orrs	r3, r2
 8007478:	46a2      	mov	sl, r4
 800747a:	9304      	str	r3, [sp, #16]
 800747c:	e7d2      	b.n	8007424 <_svfiprintf_r+0xa0>
 800747e:	9b03      	ldr	r3, [sp, #12]
 8007480:	1d19      	adds	r1, r3, #4
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	9103      	str	r1, [sp, #12]
 8007486:	2b00      	cmp	r3, #0
 8007488:	bfbb      	ittet	lt
 800748a:	425b      	neglt	r3, r3
 800748c:	f042 0202 	orrlt.w	r2, r2, #2
 8007490:	9307      	strge	r3, [sp, #28]
 8007492:	9307      	strlt	r3, [sp, #28]
 8007494:	bfb8      	it	lt
 8007496:	9204      	strlt	r2, [sp, #16]
 8007498:	7823      	ldrb	r3, [r4, #0]
 800749a:	2b2e      	cmp	r3, #46	@ 0x2e
 800749c:	d10a      	bne.n	80074b4 <_svfiprintf_r+0x130>
 800749e:	7863      	ldrb	r3, [r4, #1]
 80074a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80074a2:	d132      	bne.n	800750a <_svfiprintf_r+0x186>
 80074a4:	9b03      	ldr	r3, [sp, #12]
 80074a6:	3402      	adds	r4, #2
 80074a8:	1d1a      	adds	r2, r3, #4
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	9203      	str	r2, [sp, #12]
 80074ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80074b2:	9305      	str	r3, [sp, #20]
 80074b4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800756c <_svfiprintf_r+0x1e8>
 80074b8:	2203      	movs	r2, #3
 80074ba:	4650      	mov	r0, sl
 80074bc:	7821      	ldrb	r1, [r4, #0]
 80074be:	f000 fa19 	bl	80078f4 <memchr>
 80074c2:	b138      	cbz	r0, 80074d4 <_svfiprintf_r+0x150>
 80074c4:	2240      	movs	r2, #64	@ 0x40
 80074c6:	9b04      	ldr	r3, [sp, #16]
 80074c8:	eba0 000a 	sub.w	r0, r0, sl
 80074cc:	4082      	lsls	r2, r0
 80074ce:	4313      	orrs	r3, r2
 80074d0:	3401      	adds	r4, #1
 80074d2:	9304      	str	r3, [sp, #16]
 80074d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074d8:	2206      	movs	r2, #6
 80074da:	4825      	ldr	r0, [pc, #148]	@ (8007570 <_svfiprintf_r+0x1ec>)
 80074dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074e0:	f000 fa08 	bl	80078f4 <memchr>
 80074e4:	2800      	cmp	r0, #0
 80074e6:	d036      	beq.n	8007556 <_svfiprintf_r+0x1d2>
 80074e8:	4b22      	ldr	r3, [pc, #136]	@ (8007574 <_svfiprintf_r+0x1f0>)
 80074ea:	bb1b      	cbnz	r3, 8007534 <_svfiprintf_r+0x1b0>
 80074ec:	9b03      	ldr	r3, [sp, #12]
 80074ee:	3307      	adds	r3, #7
 80074f0:	f023 0307 	bic.w	r3, r3, #7
 80074f4:	3308      	adds	r3, #8
 80074f6:	9303      	str	r3, [sp, #12]
 80074f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074fa:	4433      	add	r3, r6
 80074fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80074fe:	e76a      	b.n	80073d6 <_svfiprintf_r+0x52>
 8007500:	460c      	mov	r4, r1
 8007502:	2001      	movs	r0, #1
 8007504:	fb0c 3202 	mla	r2, ip, r2, r3
 8007508:	e7a8      	b.n	800745c <_svfiprintf_r+0xd8>
 800750a:	2300      	movs	r3, #0
 800750c:	f04f 0c0a 	mov.w	ip, #10
 8007510:	4619      	mov	r1, r3
 8007512:	3401      	adds	r4, #1
 8007514:	9305      	str	r3, [sp, #20]
 8007516:	4620      	mov	r0, r4
 8007518:	f810 2b01 	ldrb.w	r2, [r0], #1
 800751c:	3a30      	subs	r2, #48	@ 0x30
 800751e:	2a09      	cmp	r2, #9
 8007520:	d903      	bls.n	800752a <_svfiprintf_r+0x1a6>
 8007522:	2b00      	cmp	r3, #0
 8007524:	d0c6      	beq.n	80074b4 <_svfiprintf_r+0x130>
 8007526:	9105      	str	r1, [sp, #20]
 8007528:	e7c4      	b.n	80074b4 <_svfiprintf_r+0x130>
 800752a:	4604      	mov	r4, r0
 800752c:	2301      	movs	r3, #1
 800752e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007532:	e7f0      	b.n	8007516 <_svfiprintf_r+0x192>
 8007534:	ab03      	add	r3, sp, #12
 8007536:	9300      	str	r3, [sp, #0]
 8007538:	462a      	mov	r2, r5
 800753a:	4638      	mov	r0, r7
 800753c:	4b0e      	ldr	r3, [pc, #56]	@ (8007578 <_svfiprintf_r+0x1f4>)
 800753e:	a904      	add	r1, sp, #16
 8007540:	f3af 8000 	nop.w
 8007544:	1c42      	adds	r2, r0, #1
 8007546:	4606      	mov	r6, r0
 8007548:	d1d6      	bne.n	80074f8 <_svfiprintf_r+0x174>
 800754a:	89ab      	ldrh	r3, [r5, #12]
 800754c:	065b      	lsls	r3, r3, #25
 800754e:	f53f af2d 	bmi.w	80073ac <_svfiprintf_r+0x28>
 8007552:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007554:	e72c      	b.n	80073b0 <_svfiprintf_r+0x2c>
 8007556:	ab03      	add	r3, sp, #12
 8007558:	9300      	str	r3, [sp, #0]
 800755a:	462a      	mov	r2, r5
 800755c:	4638      	mov	r0, r7
 800755e:	4b06      	ldr	r3, [pc, #24]	@ (8007578 <_svfiprintf_r+0x1f4>)
 8007560:	a904      	add	r1, sp, #16
 8007562:	f000 f87d 	bl	8007660 <_printf_i>
 8007566:	e7ed      	b.n	8007544 <_svfiprintf_r+0x1c0>
 8007568:	0800867a 	.word	0x0800867a
 800756c:	08008680 	.word	0x08008680
 8007570:	08008684 	.word	0x08008684
 8007574:	00000000 	.word	0x00000000
 8007578:	080072cd 	.word	0x080072cd

0800757c <_printf_common>:
 800757c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007580:	4616      	mov	r6, r2
 8007582:	4698      	mov	r8, r3
 8007584:	688a      	ldr	r2, [r1, #8]
 8007586:	690b      	ldr	r3, [r1, #16]
 8007588:	4607      	mov	r7, r0
 800758a:	4293      	cmp	r3, r2
 800758c:	bfb8      	it	lt
 800758e:	4613      	movlt	r3, r2
 8007590:	6033      	str	r3, [r6, #0]
 8007592:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007596:	460c      	mov	r4, r1
 8007598:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800759c:	b10a      	cbz	r2, 80075a2 <_printf_common+0x26>
 800759e:	3301      	adds	r3, #1
 80075a0:	6033      	str	r3, [r6, #0]
 80075a2:	6823      	ldr	r3, [r4, #0]
 80075a4:	0699      	lsls	r1, r3, #26
 80075a6:	bf42      	ittt	mi
 80075a8:	6833      	ldrmi	r3, [r6, #0]
 80075aa:	3302      	addmi	r3, #2
 80075ac:	6033      	strmi	r3, [r6, #0]
 80075ae:	6825      	ldr	r5, [r4, #0]
 80075b0:	f015 0506 	ands.w	r5, r5, #6
 80075b4:	d106      	bne.n	80075c4 <_printf_common+0x48>
 80075b6:	f104 0a19 	add.w	sl, r4, #25
 80075ba:	68e3      	ldr	r3, [r4, #12]
 80075bc:	6832      	ldr	r2, [r6, #0]
 80075be:	1a9b      	subs	r3, r3, r2
 80075c0:	42ab      	cmp	r3, r5
 80075c2:	dc2b      	bgt.n	800761c <_printf_common+0xa0>
 80075c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80075c8:	6822      	ldr	r2, [r4, #0]
 80075ca:	3b00      	subs	r3, #0
 80075cc:	bf18      	it	ne
 80075ce:	2301      	movne	r3, #1
 80075d0:	0692      	lsls	r2, r2, #26
 80075d2:	d430      	bmi.n	8007636 <_printf_common+0xba>
 80075d4:	4641      	mov	r1, r8
 80075d6:	4638      	mov	r0, r7
 80075d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80075dc:	47c8      	blx	r9
 80075de:	3001      	adds	r0, #1
 80075e0:	d023      	beq.n	800762a <_printf_common+0xae>
 80075e2:	6823      	ldr	r3, [r4, #0]
 80075e4:	6922      	ldr	r2, [r4, #16]
 80075e6:	f003 0306 	and.w	r3, r3, #6
 80075ea:	2b04      	cmp	r3, #4
 80075ec:	bf14      	ite	ne
 80075ee:	2500      	movne	r5, #0
 80075f0:	6833      	ldreq	r3, [r6, #0]
 80075f2:	f04f 0600 	mov.w	r6, #0
 80075f6:	bf08      	it	eq
 80075f8:	68e5      	ldreq	r5, [r4, #12]
 80075fa:	f104 041a 	add.w	r4, r4, #26
 80075fe:	bf08      	it	eq
 8007600:	1aed      	subeq	r5, r5, r3
 8007602:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007606:	bf08      	it	eq
 8007608:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800760c:	4293      	cmp	r3, r2
 800760e:	bfc4      	itt	gt
 8007610:	1a9b      	subgt	r3, r3, r2
 8007612:	18ed      	addgt	r5, r5, r3
 8007614:	42b5      	cmp	r5, r6
 8007616:	d11a      	bne.n	800764e <_printf_common+0xd2>
 8007618:	2000      	movs	r0, #0
 800761a:	e008      	b.n	800762e <_printf_common+0xb2>
 800761c:	2301      	movs	r3, #1
 800761e:	4652      	mov	r2, sl
 8007620:	4641      	mov	r1, r8
 8007622:	4638      	mov	r0, r7
 8007624:	47c8      	blx	r9
 8007626:	3001      	adds	r0, #1
 8007628:	d103      	bne.n	8007632 <_printf_common+0xb6>
 800762a:	f04f 30ff 	mov.w	r0, #4294967295
 800762e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007632:	3501      	adds	r5, #1
 8007634:	e7c1      	b.n	80075ba <_printf_common+0x3e>
 8007636:	2030      	movs	r0, #48	@ 0x30
 8007638:	18e1      	adds	r1, r4, r3
 800763a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800763e:	1c5a      	adds	r2, r3, #1
 8007640:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007644:	4422      	add	r2, r4
 8007646:	3302      	adds	r3, #2
 8007648:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800764c:	e7c2      	b.n	80075d4 <_printf_common+0x58>
 800764e:	2301      	movs	r3, #1
 8007650:	4622      	mov	r2, r4
 8007652:	4641      	mov	r1, r8
 8007654:	4638      	mov	r0, r7
 8007656:	47c8      	blx	r9
 8007658:	3001      	adds	r0, #1
 800765a:	d0e6      	beq.n	800762a <_printf_common+0xae>
 800765c:	3601      	adds	r6, #1
 800765e:	e7d9      	b.n	8007614 <_printf_common+0x98>

08007660 <_printf_i>:
 8007660:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007664:	7e0f      	ldrb	r7, [r1, #24]
 8007666:	4691      	mov	r9, r2
 8007668:	2f78      	cmp	r7, #120	@ 0x78
 800766a:	4680      	mov	r8, r0
 800766c:	460c      	mov	r4, r1
 800766e:	469a      	mov	sl, r3
 8007670:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007672:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007676:	d807      	bhi.n	8007688 <_printf_i+0x28>
 8007678:	2f62      	cmp	r7, #98	@ 0x62
 800767a:	d80a      	bhi.n	8007692 <_printf_i+0x32>
 800767c:	2f00      	cmp	r7, #0
 800767e:	f000 80d3 	beq.w	8007828 <_printf_i+0x1c8>
 8007682:	2f58      	cmp	r7, #88	@ 0x58
 8007684:	f000 80ba 	beq.w	80077fc <_printf_i+0x19c>
 8007688:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800768c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007690:	e03a      	b.n	8007708 <_printf_i+0xa8>
 8007692:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007696:	2b15      	cmp	r3, #21
 8007698:	d8f6      	bhi.n	8007688 <_printf_i+0x28>
 800769a:	a101      	add	r1, pc, #4	@ (adr r1, 80076a0 <_printf_i+0x40>)
 800769c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80076a0:	080076f9 	.word	0x080076f9
 80076a4:	0800770d 	.word	0x0800770d
 80076a8:	08007689 	.word	0x08007689
 80076ac:	08007689 	.word	0x08007689
 80076b0:	08007689 	.word	0x08007689
 80076b4:	08007689 	.word	0x08007689
 80076b8:	0800770d 	.word	0x0800770d
 80076bc:	08007689 	.word	0x08007689
 80076c0:	08007689 	.word	0x08007689
 80076c4:	08007689 	.word	0x08007689
 80076c8:	08007689 	.word	0x08007689
 80076cc:	0800780f 	.word	0x0800780f
 80076d0:	08007737 	.word	0x08007737
 80076d4:	080077c9 	.word	0x080077c9
 80076d8:	08007689 	.word	0x08007689
 80076dc:	08007689 	.word	0x08007689
 80076e0:	08007831 	.word	0x08007831
 80076e4:	08007689 	.word	0x08007689
 80076e8:	08007737 	.word	0x08007737
 80076ec:	08007689 	.word	0x08007689
 80076f0:	08007689 	.word	0x08007689
 80076f4:	080077d1 	.word	0x080077d1
 80076f8:	6833      	ldr	r3, [r6, #0]
 80076fa:	1d1a      	adds	r2, r3, #4
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	6032      	str	r2, [r6, #0]
 8007700:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007704:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007708:	2301      	movs	r3, #1
 800770a:	e09e      	b.n	800784a <_printf_i+0x1ea>
 800770c:	6833      	ldr	r3, [r6, #0]
 800770e:	6820      	ldr	r0, [r4, #0]
 8007710:	1d19      	adds	r1, r3, #4
 8007712:	6031      	str	r1, [r6, #0]
 8007714:	0606      	lsls	r6, r0, #24
 8007716:	d501      	bpl.n	800771c <_printf_i+0xbc>
 8007718:	681d      	ldr	r5, [r3, #0]
 800771a:	e003      	b.n	8007724 <_printf_i+0xc4>
 800771c:	0645      	lsls	r5, r0, #25
 800771e:	d5fb      	bpl.n	8007718 <_printf_i+0xb8>
 8007720:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007724:	2d00      	cmp	r5, #0
 8007726:	da03      	bge.n	8007730 <_printf_i+0xd0>
 8007728:	232d      	movs	r3, #45	@ 0x2d
 800772a:	426d      	negs	r5, r5
 800772c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007730:	230a      	movs	r3, #10
 8007732:	4859      	ldr	r0, [pc, #356]	@ (8007898 <_printf_i+0x238>)
 8007734:	e011      	b.n	800775a <_printf_i+0xfa>
 8007736:	6821      	ldr	r1, [r4, #0]
 8007738:	6833      	ldr	r3, [r6, #0]
 800773a:	0608      	lsls	r0, r1, #24
 800773c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007740:	d402      	bmi.n	8007748 <_printf_i+0xe8>
 8007742:	0649      	lsls	r1, r1, #25
 8007744:	bf48      	it	mi
 8007746:	b2ad      	uxthmi	r5, r5
 8007748:	2f6f      	cmp	r7, #111	@ 0x6f
 800774a:	6033      	str	r3, [r6, #0]
 800774c:	bf14      	ite	ne
 800774e:	230a      	movne	r3, #10
 8007750:	2308      	moveq	r3, #8
 8007752:	4851      	ldr	r0, [pc, #324]	@ (8007898 <_printf_i+0x238>)
 8007754:	2100      	movs	r1, #0
 8007756:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800775a:	6866      	ldr	r6, [r4, #4]
 800775c:	2e00      	cmp	r6, #0
 800775e:	bfa8      	it	ge
 8007760:	6821      	ldrge	r1, [r4, #0]
 8007762:	60a6      	str	r6, [r4, #8]
 8007764:	bfa4      	itt	ge
 8007766:	f021 0104 	bicge.w	r1, r1, #4
 800776a:	6021      	strge	r1, [r4, #0]
 800776c:	b90d      	cbnz	r5, 8007772 <_printf_i+0x112>
 800776e:	2e00      	cmp	r6, #0
 8007770:	d04b      	beq.n	800780a <_printf_i+0x1aa>
 8007772:	4616      	mov	r6, r2
 8007774:	fbb5 f1f3 	udiv	r1, r5, r3
 8007778:	fb03 5711 	mls	r7, r3, r1, r5
 800777c:	5dc7      	ldrb	r7, [r0, r7]
 800777e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007782:	462f      	mov	r7, r5
 8007784:	42bb      	cmp	r3, r7
 8007786:	460d      	mov	r5, r1
 8007788:	d9f4      	bls.n	8007774 <_printf_i+0x114>
 800778a:	2b08      	cmp	r3, #8
 800778c:	d10b      	bne.n	80077a6 <_printf_i+0x146>
 800778e:	6823      	ldr	r3, [r4, #0]
 8007790:	07df      	lsls	r7, r3, #31
 8007792:	d508      	bpl.n	80077a6 <_printf_i+0x146>
 8007794:	6923      	ldr	r3, [r4, #16]
 8007796:	6861      	ldr	r1, [r4, #4]
 8007798:	4299      	cmp	r1, r3
 800779a:	bfde      	ittt	le
 800779c:	2330      	movle	r3, #48	@ 0x30
 800779e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80077a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80077a6:	1b92      	subs	r2, r2, r6
 80077a8:	6122      	str	r2, [r4, #16]
 80077aa:	464b      	mov	r3, r9
 80077ac:	4621      	mov	r1, r4
 80077ae:	4640      	mov	r0, r8
 80077b0:	f8cd a000 	str.w	sl, [sp]
 80077b4:	aa03      	add	r2, sp, #12
 80077b6:	f7ff fee1 	bl	800757c <_printf_common>
 80077ba:	3001      	adds	r0, #1
 80077bc:	d14a      	bne.n	8007854 <_printf_i+0x1f4>
 80077be:	f04f 30ff 	mov.w	r0, #4294967295
 80077c2:	b004      	add	sp, #16
 80077c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077c8:	6823      	ldr	r3, [r4, #0]
 80077ca:	f043 0320 	orr.w	r3, r3, #32
 80077ce:	6023      	str	r3, [r4, #0]
 80077d0:	2778      	movs	r7, #120	@ 0x78
 80077d2:	4832      	ldr	r0, [pc, #200]	@ (800789c <_printf_i+0x23c>)
 80077d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80077d8:	6823      	ldr	r3, [r4, #0]
 80077da:	6831      	ldr	r1, [r6, #0]
 80077dc:	061f      	lsls	r7, r3, #24
 80077de:	f851 5b04 	ldr.w	r5, [r1], #4
 80077e2:	d402      	bmi.n	80077ea <_printf_i+0x18a>
 80077e4:	065f      	lsls	r7, r3, #25
 80077e6:	bf48      	it	mi
 80077e8:	b2ad      	uxthmi	r5, r5
 80077ea:	6031      	str	r1, [r6, #0]
 80077ec:	07d9      	lsls	r1, r3, #31
 80077ee:	bf44      	itt	mi
 80077f0:	f043 0320 	orrmi.w	r3, r3, #32
 80077f4:	6023      	strmi	r3, [r4, #0]
 80077f6:	b11d      	cbz	r5, 8007800 <_printf_i+0x1a0>
 80077f8:	2310      	movs	r3, #16
 80077fa:	e7ab      	b.n	8007754 <_printf_i+0xf4>
 80077fc:	4826      	ldr	r0, [pc, #152]	@ (8007898 <_printf_i+0x238>)
 80077fe:	e7e9      	b.n	80077d4 <_printf_i+0x174>
 8007800:	6823      	ldr	r3, [r4, #0]
 8007802:	f023 0320 	bic.w	r3, r3, #32
 8007806:	6023      	str	r3, [r4, #0]
 8007808:	e7f6      	b.n	80077f8 <_printf_i+0x198>
 800780a:	4616      	mov	r6, r2
 800780c:	e7bd      	b.n	800778a <_printf_i+0x12a>
 800780e:	6833      	ldr	r3, [r6, #0]
 8007810:	6825      	ldr	r5, [r4, #0]
 8007812:	1d18      	adds	r0, r3, #4
 8007814:	6961      	ldr	r1, [r4, #20]
 8007816:	6030      	str	r0, [r6, #0]
 8007818:	062e      	lsls	r6, r5, #24
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	d501      	bpl.n	8007822 <_printf_i+0x1c2>
 800781e:	6019      	str	r1, [r3, #0]
 8007820:	e002      	b.n	8007828 <_printf_i+0x1c8>
 8007822:	0668      	lsls	r0, r5, #25
 8007824:	d5fb      	bpl.n	800781e <_printf_i+0x1be>
 8007826:	8019      	strh	r1, [r3, #0]
 8007828:	2300      	movs	r3, #0
 800782a:	4616      	mov	r6, r2
 800782c:	6123      	str	r3, [r4, #16]
 800782e:	e7bc      	b.n	80077aa <_printf_i+0x14a>
 8007830:	6833      	ldr	r3, [r6, #0]
 8007832:	2100      	movs	r1, #0
 8007834:	1d1a      	adds	r2, r3, #4
 8007836:	6032      	str	r2, [r6, #0]
 8007838:	681e      	ldr	r6, [r3, #0]
 800783a:	6862      	ldr	r2, [r4, #4]
 800783c:	4630      	mov	r0, r6
 800783e:	f000 f859 	bl	80078f4 <memchr>
 8007842:	b108      	cbz	r0, 8007848 <_printf_i+0x1e8>
 8007844:	1b80      	subs	r0, r0, r6
 8007846:	6060      	str	r0, [r4, #4]
 8007848:	6863      	ldr	r3, [r4, #4]
 800784a:	6123      	str	r3, [r4, #16]
 800784c:	2300      	movs	r3, #0
 800784e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007852:	e7aa      	b.n	80077aa <_printf_i+0x14a>
 8007854:	4632      	mov	r2, r6
 8007856:	4649      	mov	r1, r9
 8007858:	4640      	mov	r0, r8
 800785a:	6923      	ldr	r3, [r4, #16]
 800785c:	47d0      	blx	sl
 800785e:	3001      	adds	r0, #1
 8007860:	d0ad      	beq.n	80077be <_printf_i+0x15e>
 8007862:	6823      	ldr	r3, [r4, #0]
 8007864:	079b      	lsls	r3, r3, #30
 8007866:	d413      	bmi.n	8007890 <_printf_i+0x230>
 8007868:	68e0      	ldr	r0, [r4, #12]
 800786a:	9b03      	ldr	r3, [sp, #12]
 800786c:	4298      	cmp	r0, r3
 800786e:	bfb8      	it	lt
 8007870:	4618      	movlt	r0, r3
 8007872:	e7a6      	b.n	80077c2 <_printf_i+0x162>
 8007874:	2301      	movs	r3, #1
 8007876:	4632      	mov	r2, r6
 8007878:	4649      	mov	r1, r9
 800787a:	4640      	mov	r0, r8
 800787c:	47d0      	blx	sl
 800787e:	3001      	adds	r0, #1
 8007880:	d09d      	beq.n	80077be <_printf_i+0x15e>
 8007882:	3501      	adds	r5, #1
 8007884:	68e3      	ldr	r3, [r4, #12]
 8007886:	9903      	ldr	r1, [sp, #12]
 8007888:	1a5b      	subs	r3, r3, r1
 800788a:	42ab      	cmp	r3, r5
 800788c:	dcf2      	bgt.n	8007874 <_printf_i+0x214>
 800788e:	e7eb      	b.n	8007868 <_printf_i+0x208>
 8007890:	2500      	movs	r5, #0
 8007892:	f104 0619 	add.w	r6, r4, #25
 8007896:	e7f5      	b.n	8007884 <_printf_i+0x224>
 8007898:	0800868b 	.word	0x0800868b
 800789c:	0800869c 	.word	0x0800869c

080078a0 <memmove>:
 80078a0:	4288      	cmp	r0, r1
 80078a2:	b510      	push	{r4, lr}
 80078a4:	eb01 0402 	add.w	r4, r1, r2
 80078a8:	d902      	bls.n	80078b0 <memmove+0x10>
 80078aa:	4284      	cmp	r4, r0
 80078ac:	4623      	mov	r3, r4
 80078ae:	d807      	bhi.n	80078c0 <memmove+0x20>
 80078b0:	1e43      	subs	r3, r0, #1
 80078b2:	42a1      	cmp	r1, r4
 80078b4:	d008      	beq.n	80078c8 <memmove+0x28>
 80078b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80078ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80078be:	e7f8      	b.n	80078b2 <memmove+0x12>
 80078c0:	4601      	mov	r1, r0
 80078c2:	4402      	add	r2, r0
 80078c4:	428a      	cmp	r2, r1
 80078c6:	d100      	bne.n	80078ca <memmove+0x2a>
 80078c8:	bd10      	pop	{r4, pc}
 80078ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80078ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80078d2:	e7f7      	b.n	80078c4 <memmove+0x24>

080078d4 <_sbrk_r>:
 80078d4:	b538      	push	{r3, r4, r5, lr}
 80078d6:	2300      	movs	r3, #0
 80078d8:	4d05      	ldr	r5, [pc, #20]	@ (80078f0 <_sbrk_r+0x1c>)
 80078da:	4604      	mov	r4, r0
 80078dc:	4608      	mov	r0, r1
 80078de:	602b      	str	r3, [r5, #0]
 80078e0:	f7fa fb38 	bl	8001f54 <_sbrk>
 80078e4:	1c43      	adds	r3, r0, #1
 80078e6:	d102      	bne.n	80078ee <_sbrk_r+0x1a>
 80078e8:	682b      	ldr	r3, [r5, #0]
 80078ea:	b103      	cbz	r3, 80078ee <_sbrk_r+0x1a>
 80078ec:	6023      	str	r3, [r4, #0]
 80078ee:	bd38      	pop	{r3, r4, r5, pc}
 80078f0:	20000ad4 	.word	0x20000ad4

080078f4 <memchr>:
 80078f4:	4603      	mov	r3, r0
 80078f6:	b510      	push	{r4, lr}
 80078f8:	b2c9      	uxtb	r1, r1
 80078fa:	4402      	add	r2, r0
 80078fc:	4293      	cmp	r3, r2
 80078fe:	4618      	mov	r0, r3
 8007900:	d101      	bne.n	8007906 <memchr+0x12>
 8007902:	2000      	movs	r0, #0
 8007904:	e003      	b.n	800790e <memchr+0x1a>
 8007906:	7804      	ldrb	r4, [r0, #0]
 8007908:	3301      	adds	r3, #1
 800790a:	428c      	cmp	r4, r1
 800790c:	d1f6      	bne.n	80078fc <memchr+0x8>
 800790e:	bd10      	pop	{r4, pc}

08007910 <memcpy>:
 8007910:	440a      	add	r2, r1
 8007912:	4291      	cmp	r1, r2
 8007914:	f100 33ff 	add.w	r3, r0, #4294967295
 8007918:	d100      	bne.n	800791c <memcpy+0xc>
 800791a:	4770      	bx	lr
 800791c:	b510      	push	{r4, lr}
 800791e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007922:	4291      	cmp	r1, r2
 8007924:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007928:	d1f9      	bne.n	800791e <memcpy+0xe>
 800792a:	bd10      	pop	{r4, pc}

0800792c <_realloc_r>:
 800792c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007930:	4680      	mov	r8, r0
 8007932:	4615      	mov	r5, r2
 8007934:	460c      	mov	r4, r1
 8007936:	b921      	cbnz	r1, 8007942 <_realloc_r+0x16>
 8007938:	4611      	mov	r1, r2
 800793a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800793e:	f7ff bc39 	b.w	80071b4 <_malloc_r>
 8007942:	b92a      	cbnz	r2, 8007950 <_realloc_r+0x24>
 8007944:	f7ff fbcc 	bl	80070e0 <_free_r>
 8007948:	2400      	movs	r4, #0
 800794a:	4620      	mov	r0, r4
 800794c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007950:	f000 f81a 	bl	8007988 <_malloc_usable_size_r>
 8007954:	4285      	cmp	r5, r0
 8007956:	4606      	mov	r6, r0
 8007958:	d802      	bhi.n	8007960 <_realloc_r+0x34>
 800795a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800795e:	d8f4      	bhi.n	800794a <_realloc_r+0x1e>
 8007960:	4629      	mov	r1, r5
 8007962:	4640      	mov	r0, r8
 8007964:	f7ff fc26 	bl	80071b4 <_malloc_r>
 8007968:	4607      	mov	r7, r0
 800796a:	2800      	cmp	r0, #0
 800796c:	d0ec      	beq.n	8007948 <_realloc_r+0x1c>
 800796e:	42b5      	cmp	r5, r6
 8007970:	462a      	mov	r2, r5
 8007972:	4621      	mov	r1, r4
 8007974:	bf28      	it	cs
 8007976:	4632      	movcs	r2, r6
 8007978:	f7ff ffca 	bl	8007910 <memcpy>
 800797c:	4621      	mov	r1, r4
 800797e:	4640      	mov	r0, r8
 8007980:	f7ff fbae 	bl	80070e0 <_free_r>
 8007984:	463c      	mov	r4, r7
 8007986:	e7e0      	b.n	800794a <_realloc_r+0x1e>

08007988 <_malloc_usable_size_r>:
 8007988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800798c:	1f18      	subs	r0, r3, #4
 800798e:	2b00      	cmp	r3, #0
 8007990:	bfbc      	itt	lt
 8007992:	580b      	ldrlt	r3, [r1, r0]
 8007994:	18c0      	addlt	r0, r0, r3
 8007996:	4770      	bx	lr

08007998 <_init>:
 8007998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800799a:	bf00      	nop
 800799c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800799e:	bc08      	pop	{r3}
 80079a0:	469e      	mov	lr, r3
 80079a2:	4770      	bx	lr

080079a4 <_fini>:
 80079a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079a6:	bf00      	nop
 80079a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079aa:	bc08      	pop	{r3}
 80079ac:	469e      	mov	lr, r3
 80079ae:	4770      	bx	lr
