#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5c49cb157e80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c49cb157b00 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x5c49cb161720 .functor NOT 1, L_0x5c49cb185cf0, C4<0>, C4<0>, C4<0>;
L_0x5c49cb185aa0 .functor XOR 2, L_0x5c49cb1858b0, L_0x5c49cb185a00, C4<00>, C4<00>;
L_0x5c49cb185be0 .functor XOR 2, L_0x5c49cb185aa0, L_0x5c49cb185b10, C4<00>, C4<00>;
v0x5c49cb182470_0 .net *"_ivl_10", 1 0, L_0x5c49cb185b10;  1 drivers
v0x5c49cb182570_0 .net *"_ivl_12", 1 0, L_0x5c49cb185be0;  1 drivers
v0x5c49cb182650_0 .net *"_ivl_2", 1 0, L_0x5c49cb1849b0;  1 drivers
v0x5c49cb182710_0 .net *"_ivl_4", 1 0, L_0x5c49cb1858b0;  1 drivers
v0x5c49cb1827f0_0 .net *"_ivl_6", 1 0, L_0x5c49cb185a00;  1 drivers
v0x5c49cb182920_0 .net *"_ivl_8", 1 0, L_0x5c49cb185aa0;  1 drivers
v0x5c49cb182a00_0 .var "clk", 0 0;
v0x5c49cb182aa0_0 .net "p1a", 0 0, v0x5c49cb17f1d0_0;  1 drivers
v0x5c49cb182b40_0 .net "p1b", 0 0, v0x5c49cb17f290_0;  1 drivers
v0x5c49cb182be0_0 .net "p1c", 0 0, v0x5c49cb17f330_0;  1 drivers
v0x5c49cb182c80_0 .net "p1d", 0 0, v0x5c49cb17f3d0_0;  1 drivers
v0x5c49cb182d20_0 .net "p1y_dut", 0 0, L_0x5c49cb185590;  1 drivers
v0x5c49cb182dc0_0 .net "p1y_ref", 0 0, L_0x5c49cb183890;  1 drivers
v0x5c49cb182e60_0 .net "p2a", 0 0, v0x5c49cb17f4c0_0;  1 drivers
v0x5c49cb182f00_0 .net "p2b", 0 0, v0x5c49cb17f560_0;  1 drivers
v0x5c49cb182fa0_0 .net "p2c", 0 0, v0x5c49cb17f600_0;  1 drivers
v0x5c49cb183040_0 .net "p2d", 0 0, v0x5c49cb17f6d0_0;  1 drivers
v0x5c49cb1830e0_0 .net "p2y_dut", 0 0, L_0x5c49cb1856a0;  1 drivers
v0x5c49cb183180_0 .net "p2y_ref", 0 0, L_0x5c49cb183c10;  1 drivers
v0x5c49cb183220_0 .var/2u "stats1", 223 0;
v0x5c49cb1832c0_0 .var/2u "strobe", 0 0;
v0x5c49cb183360_0 .net "tb_match", 0 0, L_0x5c49cb185cf0;  1 drivers
v0x5c49cb183400_0 .net "tb_mismatch", 0 0, L_0x5c49cb161720;  1 drivers
v0x5c49cb1834a0_0 .net "wavedrom_enable", 0 0, v0x5c49cb17f830_0;  1 drivers
v0x5c49cb183540_0 .net "wavedrom_title", 511 0, v0x5c49cb17f8d0_0;  1 drivers
L_0x5c49cb1849b0 .concat [ 1 1 0 0], L_0x5c49cb183c10, L_0x5c49cb183890;
L_0x5c49cb1858b0 .concat [ 1 1 0 0], L_0x5c49cb183c10, L_0x5c49cb183890;
L_0x5c49cb185a00 .concat [ 1 1 0 0], L_0x5c49cb1856a0, L_0x5c49cb185590;
L_0x5c49cb185b10 .concat [ 1 1 0 0], L_0x5c49cb183c10, L_0x5c49cb183890;
L_0x5c49cb185cf0 .cmp/eeq 2, L_0x5c49cb1849b0, L_0x5c49cb185be0;
S_0x5c49cb12b730 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x5c49cb157b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x5c49cb1618c0_0 .net *"_ivl_0", 3 0, L_0x5c49cb1835e0;  1 drivers
v0x5c49cb161960_0 .net *"_ivl_4", 3 0, L_0x5c49cb183930;  1 drivers
v0x5c49cb17de70_0 .net "p1a", 0 0, v0x5c49cb17f1d0_0;  alias, 1 drivers
v0x5c49cb17df10_0 .net "p1b", 0 0, v0x5c49cb17f290_0;  alias, 1 drivers
v0x5c49cb17dfd0_0 .net "p1c", 0 0, v0x5c49cb17f330_0;  alias, 1 drivers
v0x5c49cb17e0e0_0 .net "p1d", 0 0, v0x5c49cb17f3d0_0;  alias, 1 drivers
v0x5c49cb17e1a0_0 .net "p1y", 0 0, L_0x5c49cb183890;  alias, 1 drivers
v0x5c49cb17e260_0 .net "p2a", 0 0, v0x5c49cb17f4c0_0;  alias, 1 drivers
v0x5c49cb17e320_0 .net "p2b", 0 0, v0x5c49cb17f560_0;  alias, 1 drivers
v0x5c49cb17e3e0_0 .net "p2c", 0 0, v0x5c49cb17f600_0;  alias, 1 drivers
v0x5c49cb17e4a0_0 .net "p2d", 0 0, v0x5c49cb17f6d0_0;  alias, 1 drivers
v0x5c49cb17e560_0 .net "p2y", 0 0, L_0x5c49cb183c10;  alias, 1 drivers
L_0x5c49cb1835e0 .concat [ 1 1 1 1], v0x5c49cb17f3d0_0, v0x5c49cb17f330_0, v0x5c49cb17f290_0, v0x5c49cb17f1d0_0;
L_0x5c49cb183890 .reduce/nand L_0x5c49cb1835e0;
L_0x5c49cb183930 .concat [ 1 1 1 1], v0x5c49cb17f6d0_0, v0x5c49cb17f600_0, v0x5c49cb17f560_0, v0x5c49cb17f4c0_0;
L_0x5c49cb183c10 .reduce/nand L_0x5c49cb183930;
S_0x5c49cb17e760 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x5c49cb157b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x5c49cb17f110_0 .net "clk", 0 0, v0x5c49cb182a00_0;  1 drivers
v0x5c49cb17f1d0_0 .var "p1a", 0 0;
v0x5c49cb17f290_0 .var "p1b", 0 0;
v0x5c49cb17f330_0 .var "p1c", 0 0;
v0x5c49cb17f3d0_0 .var "p1d", 0 0;
v0x5c49cb17f4c0_0 .var "p2a", 0 0;
v0x5c49cb17f560_0 .var "p2b", 0 0;
v0x5c49cb17f600_0 .var "p2c", 0 0;
v0x5c49cb17f6d0_0 .var "p2d", 0 0;
v0x5c49cb17f830_0 .var "wavedrom_enable", 0 0;
v0x5c49cb17f8d0_0 .var "wavedrom_title", 511 0;
S_0x5c49cb17e910 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x5c49cb17e760;
 .timescale -12 -12;
v0x5c49cb17eb50_0 .var/2s "count", 31 0;
E_0x5c49cb142760/0 .event negedge, v0x5c49cb17f110_0;
E_0x5c49cb142760/1 .event posedge, v0x5c49cb17f110_0;
E_0x5c49cb142760 .event/or E_0x5c49cb142760/0, E_0x5c49cb142760/1;
E_0x5c49cb1429b0 .event posedge, v0x5c49cb17f110_0;
S_0x5c49cb17ec50 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x5c49cb17e760;
 .timescale -12 -12;
v0x5c49cb17ee50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5c49cb17ef30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x5c49cb17e760;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5c49cb17f9f0 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x5c49cb157b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
L_0x5c49cb14a610 .functor AND 1, v0x5c49cb17f1d0_0, v0x5c49cb17f290_0, C4<1>, C4<1>;
L_0x5c49cb183ce0 .functor AND 1, L_0x5c49cb14a610, v0x5c49cb17f330_0, C4<1>, C4<1>;
L_0x5c49cb183d50 .functor AND 1, L_0x5c49cb183ce0, v0x5c49cb17f3d0_0, C4<1>, C4<1>;
L_0x5c49cb183dc0 .functor NOT 1, L_0x5c49cb183d50, C4<0>, C4<0>, C4<0>;
L_0x5c49cb183e60 .functor AND 1, v0x5c49cb17f4c0_0, v0x5c49cb17f560_0, C4<1>, C4<1>;
L_0x5c49cb183ed0 .functor AND 1, L_0x5c49cb183e60, v0x5c49cb17f600_0, C4<1>, C4<1>;
L_0x5c49cb183fb0 .functor AND 1, L_0x5c49cb183ed0, v0x5c49cb17f6d0_0, C4<1>, C4<1>;
L_0x5c49cb184020 .functor NOT 1, L_0x5c49cb183fb0, C4<0>, C4<0>, C4<0>;
L_0x5c49cb184130 .functor AND 1, v0x5c49cb17f1d0_0, v0x5c49cb17f290_0, C4<1>, C4<1>;
L_0x5c49cb1841a0 .functor AND 1, L_0x5c49cb184130, v0x5c49cb17f330_0, C4<1>, C4<1>;
L_0x5c49cb1842c0 .functor AND 1, L_0x5c49cb1841a0, v0x5c49cb17f3d0_0, C4<1>, C4<1>;
L_0x5c49cb184330 .functor NOT 1, L_0x5c49cb1842c0, C4<0>, C4<0>, C4<0>;
L_0x5c49cb184460 .functor AND 1, v0x5c49cb17f4c0_0, v0x5c49cb17f560_0, C4<1>, C4<1>;
L_0x5c49cb1844d0 .functor AND 1, L_0x5c49cb184460, v0x5c49cb17f600_0, C4<1>, C4<1>;
L_0x5c49cb1843f0 .functor AND 1, L_0x5c49cb1844d0, v0x5c49cb17f6d0_0, C4<1>, C4<1>;
L_0x5c49cb184690 .functor NOT 1, L_0x5c49cb1843f0, C4<0>, C4<0>, C4<0>;
L_0x5c49cb1847e0 .functor AND 1, L_0x5c49cb184330, L_0x5c49cb184690, C4<1>, C4<1>;
L_0x5c49cb1848f0 .functor NOT 1, L_0x5c49cb1847e0, C4<0>, C4<0>, C4<0>;
L_0x5c49cb184a50 .functor AND 1, L_0x5c49cb184330, L_0x5c49cb184690, C4<1>, C4<1>;
L_0x5c49cb184ac0 .functor NOT 1, L_0x5c49cb184a50, C4<0>, C4<0>, C4<0>;
L_0x5c49cb184c30 .functor AND 1, L_0x5c49cb184ac0, L_0x5c49cb1848f0, C4<1>, C4<1>;
L_0x5c49cb184d40 .functor NOT 1, L_0x5c49cb184c30, C4<0>, C4<0>, C4<0>;
L_0x5c49cb184ec0 .functor AND 1, L_0x5c49cb184ac0, L_0x5c49cb1848f0, C4<1>, C4<1>;
L_0x5c49cb184f30 .functor NOT 1, L_0x5c49cb184ec0, C4<0>, C4<0>, C4<0>;
L_0x5c49cb1850c0 .functor AND 1, L_0x5c49cb184f30, L_0x5c49cb184d40, C4<1>, C4<1>;
L_0x5c49cb1851d0 .functor NOT 1, L_0x5c49cb1850c0, C4<0>, C4<0>, C4<0>;
L_0x5c49cb185370 .functor AND 1, L_0x5c49cb184f30, L_0x5c49cb184d40, C4<1>, C4<1>;
L_0x5c49cb1853e0 .functor NOT 1, L_0x5c49cb185370, C4<0>, C4<0>, C4<0>;
L_0x5c49cb185590 .functor BUFZ 1, L_0x5c49cb1851d0, C4<0>, C4<0>, C4<0>;
L_0x5c49cb1856a0 .functor BUFZ 1, L_0x5c49cb1853e0, C4<0>, C4<0>, C4<0>;
v0x5c49cb17fcb0_0 .net *"_ivl_0", 0 0, L_0x5c49cb14a610;  1 drivers
v0x5c49cb17fd90_0 .net *"_ivl_10", 0 0, L_0x5c49cb183ed0;  1 drivers
v0x5c49cb17fe70_0 .net *"_ivl_12", 0 0, L_0x5c49cb183fb0;  1 drivers
v0x5c49cb17ff60_0 .net *"_ivl_16", 0 0, L_0x5c49cb184130;  1 drivers
v0x5c49cb180040_0 .net *"_ivl_18", 0 0, L_0x5c49cb1841a0;  1 drivers
v0x5c49cb180170_0 .net *"_ivl_2", 0 0, L_0x5c49cb183ce0;  1 drivers
v0x5c49cb180250_0 .net *"_ivl_20", 0 0, L_0x5c49cb1842c0;  1 drivers
v0x5c49cb180330_0 .net *"_ivl_24", 0 0, L_0x5c49cb184460;  1 drivers
v0x5c49cb180410_0 .net *"_ivl_26", 0 0, L_0x5c49cb1844d0;  1 drivers
v0x5c49cb180580_0 .net *"_ivl_28", 0 0, L_0x5c49cb1843f0;  1 drivers
v0x5c49cb180660_0 .net *"_ivl_32", 0 0, L_0x5c49cb1847e0;  1 drivers
v0x5c49cb180740_0 .net *"_ivl_36", 0 0, L_0x5c49cb184a50;  1 drivers
v0x5c49cb180820_0 .net *"_ivl_4", 0 0, L_0x5c49cb183d50;  1 drivers
v0x5c49cb180900_0 .net *"_ivl_40", 0 0, L_0x5c49cb184c30;  1 drivers
v0x5c49cb1809e0_0 .net *"_ivl_44", 0 0, L_0x5c49cb184ec0;  1 drivers
v0x5c49cb180ac0_0 .net *"_ivl_48", 0 0, L_0x5c49cb1850c0;  1 drivers
v0x5c49cb180ba0_0 .net *"_ivl_52", 0 0, L_0x5c49cb185370;  1 drivers
v0x5c49cb180d90_0 .net *"_ivl_8", 0 0, L_0x5c49cb183e60;  1 drivers
v0x5c49cb180e70_0 .net "n1", 0 0, L_0x5c49cb183dc0;  1 drivers
v0x5c49cb180f30_0 .net "n10", 0 0, L_0x5c49cb1853e0;  1 drivers
v0x5c49cb180ff0_0 .net "n2", 0 0, L_0x5c49cb184020;  1 drivers
v0x5c49cb1810b0_0 .net "n3", 0 0, L_0x5c49cb184330;  1 drivers
v0x5c49cb181170_0 .net "n4", 0 0, L_0x5c49cb184690;  1 drivers
v0x5c49cb181230_0 .net "n5", 0 0, L_0x5c49cb1848f0;  1 drivers
v0x5c49cb1812f0_0 .net "n6", 0 0, L_0x5c49cb184ac0;  1 drivers
v0x5c49cb1813b0_0 .net "n7", 0 0, L_0x5c49cb184d40;  1 drivers
v0x5c49cb181470_0 .net "n8", 0 0, L_0x5c49cb184f30;  1 drivers
v0x5c49cb181530_0 .net "n9", 0 0, L_0x5c49cb1851d0;  1 drivers
v0x5c49cb1815f0_0 .net "p1a", 0 0, v0x5c49cb17f1d0_0;  alias, 1 drivers
v0x5c49cb181690_0 .net "p1b", 0 0, v0x5c49cb17f290_0;  alias, 1 drivers
v0x5c49cb181780_0 .net "p1c", 0 0, v0x5c49cb17f330_0;  alias, 1 drivers
v0x5c49cb181870_0 .net "p1d", 0 0, v0x5c49cb17f3d0_0;  alias, 1 drivers
v0x5c49cb181960_0 .net "p1y", 0 0, L_0x5c49cb185590;  alias, 1 drivers
v0x5c49cb181c30_0 .net "p2a", 0 0, v0x5c49cb17f4c0_0;  alias, 1 drivers
v0x5c49cb181d20_0 .net "p2b", 0 0, v0x5c49cb17f560_0;  alias, 1 drivers
v0x5c49cb181e10_0 .net "p2c", 0 0, v0x5c49cb17f600_0;  alias, 1 drivers
v0x5c49cb181f00_0 .net "p2d", 0 0, v0x5c49cb17f6d0_0;  alias, 1 drivers
v0x5c49cb181ff0_0 .net "p2y", 0 0, L_0x5c49cb1856a0;  alias, 1 drivers
S_0x5c49cb182250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x5c49cb157b00;
 .timescale -12 -12;
E_0x5c49cb142c00 .event anyedge, v0x5c49cb1832c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5c49cb1832c0_0;
    %nor/r;
    %assign/vec4 v0x5c49cb1832c0_0, 0;
    %wait E_0x5c49cb142c00;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5c49cb17e760;
T_3 ;
    %fork t_1, S_0x5c49cb17e910;
    %jmp t_0;
    .scope S_0x5c49cb17e910;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c49cb17eb50_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f290_0, 0;
    %assign/vec4 v0x5c49cb17f1d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f560_0, 0;
    %assign/vec4 v0x5c49cb17f4c0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c49cb1429b0;
    %load/vec4 v0x5c49cb17eb50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f290_0, 0;
    %assign/vec4 v0x5c49cb17f1d0_0, 0;
    %load/vec4 v0x5c49cb17eb50_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f560_0, 0;
    %assign/vec4 v0x5c49cb17f4c0_0, 0;
    %load/vec4 v0x5c49cb17eb50_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5c49cb17eb50_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5c49cb17ef30;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c49cb142760;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c49cb17f290_0, 0;
    %assign/vec4 v0x5c49cb17f1d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x5c49cb17e760;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x5c49cb157b00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c49cb182a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c49cb1832c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5c49cb157b00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5c49cb182a00_0;
    %inv;
    %store/vec4 v0x5c49cb182a00_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5c49cb157b00;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5c49cb17f110_0, v0x5c49cb183400_0, v0x5c49cb182aa0_0, v0x5c49cb182b40_0, v0x5c49cb182be0_0, v0x5c49cb182c80_0, v0x5c49cb182e60_0, v0x5c49cb182f00_0, v0x5c49cb182fa0_0, v0x5c49cb183040_0, v0x5c49cb182dc0_0, v0x5c49cb182d20_0, v0x5c49cb183180_0, v0x5c49cb1830e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5c49cb157b00;
T_7 ;
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5c49cb157b00;
T_8 ;
    %wait E_0x5c49cb142760;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c49cb183220_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c49cb183220_0, 4, 32;
    %load/vec4 v0x5c49cb183360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c49cb183220_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c49cb183220_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c49cb183220_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5c49cb182dc0_0;
    %load/vec4 v0x5c49cb182dc0_0;
    %load/vec4 v0x5c49cb182d20_0;
    %xor;
    %load/vec4 v0x5c49cb182dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c49cb183220_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c49cb183220_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x5c49cb183180_0;
    %load/vec4 v0x5c49cb183180_0;
    %load/vec4 v0x5c49cb1830e0_0;
    %xor;
    %load/vec4 v0x5c49cb183180_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c49cb183220_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x5c49cb183220_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c49cb183220_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/7420/7420_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth1/7420/iter0/response0/top_module.sv";
