// Seed: 1274832324
module module_0;
  tri id_1 = 1;
  reg id_2;
  always @(id_2) id_2 = #1 1;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input wand id_4,
    input supply0 id_5,
    output uwire id_6
);
  module_0();
  wor id_8;
  assign id_2 = id_8;
endmodule
module module_2 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wand id_2
);
  assign id_2 = id_1;
  module_0();
endmodule
