<stg><name>singleDecision</name>


<trans_list>

<trans id="237" from="1" to="2">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="2" to="3">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="3" to="4">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="4" to="5">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="5" to="6">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="6" to="7">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="7" to="8">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="8" to="9">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="9" to="10">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="10" to="11">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="11" to="12">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="12" to="13">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="13" to="14">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="14" to="15">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="15" to="16">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="16" to="17">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="17" to="18">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="18" to="19">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap(i16 %A_stim_reset) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 %V_stim_reset) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 %set_thresh) nounwind, !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v_thresh) nounwind, !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_thresh) nounwind, !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_flip) nounwind, !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v_flip) nounwind, !map !33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %datapoint) nounwind, !map !37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_r) nounwind, !map !43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %stim) nounwind, !map !47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:10  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  %v_flip_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v_flip) nounwind

]]></node>
<StgValue><ssdm name="v_flip_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %a_flip_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_flip) nounwind

]]></node>
<StgValue><ssdm name="a_flip_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:13  %a_thresh_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_thresh) nounwind

]]></node>
<StgValue><ssdm name="a_thresh_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14  %v_thresh_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v_thresh) nounwind

]]></node>
<StgValue><ssdm name="v_thresh_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:15  %set_thresh_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %set_thresh) nounwind

]]></node>
<StgValue><ssdm name="set_thresh_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:16  %V_stim_reset_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %V_stim_reset) nounwind

]]></node>
<StgValue><ssdm name="V_stim_reset_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:17  %A_stim_reset_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %A_stim_reset) nounwind

]]></node>
<StgValue><ssdm name="A_stim_reset_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:18  %tmp = icmp eq i16 %A_stim_reset_read, 0

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:19  %AstimDelay_load = load i32* @AstimDelay, align 4

]]></node>
<StgValue><ssdm name="AstimDelay_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:20  %tmp_1 = icmp eq i16 %V_stim_reset_read, 0

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:21  %VstimDelay_load = load i32* @VstimDelay, align 4

]]></node>
<StgValue><ssdm name="VstimDelay_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:22  %tmp_2 = icmp eq i16 %set_thresh_read, 0

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:23  br i1 %tmp_2, label %._crit_edge12_ifconv, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %v_thresh_read, i32* @vthresh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %a_thresh_read, i32* @athresh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %a_flip_read, i32* @aflip, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %v_flip_read, i32* @vflip, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge12_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:4  %recentdatapoints_head_i_load = load i32* @recentdatapoints_head_i, align 4

]]></node>
<StgValue><ssdm name="recentdatapoints_head_i_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:6  %tmp_i_4 = sext i32 %recentdatapoints_head_i_load to i64

]]></node>
<StgValue><ssdm name="tmp_i_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge12_ifconv:7  %recentdatapoints_data_addr = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i_4

]]></node>
<StgValue><ssdm name="recentdatapoints_data_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge12_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:28  %AstimDelay_load_op = add i32 %AstimDelay_load, 1

]]></node>
<StgValue><ssdm name="AstimDelay_load_op"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:29  %tmp_7 = select i1 %tmp, i32 %AstimDelay_load_op, i32 1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:30  %VstimDelay_load_op = add i32 %VstimDelay_load, 1

]]></node>
<StgValue><ssdm name="VstimDelay_load_op"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:31  %tmp_8 = select i1 %tmp_1, i32 %VstimDelay_load_op, i32 1

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:79  store i32 %tmp_8, i32* @VstimDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:80  store i32 %tmp_7, i32* @AstimDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge12_ifconv:0  %datapoint_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %datapoint) nounwind

]]></node>
<StgValue><ssdm name="datapoint_read"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge12_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
._crit_edge12_ifconv:12  store i16 %datapoint_read, i16* %recentdatapoints_data_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:16  %tmp_37_i = add nsw i32 %recentdatapoints_head_i_load, 1

]]></node>
<StgValue><ssdm name="tmp_37_i"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:17  %tmp_38_i = icmp eq i32 %tmp_37_i, 20

]]></node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:18  %p_tmp_i = select i1 %tmp_38_i, i32 0, i32 %tmp_37_i

]]></node>
<StgValue><ssdm name="p_tmp_i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:19  store i32 %p_tmp_i, i32* @recentdatapoints_head_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:33  %i = add nsw i32 %p_tmp_i, -1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:34  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i, i32 31)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:35  %i_1 = add nsw i32 %p_tmp_i, 19

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:36  %p_i = select i1 %tmp_12, i32 %i_1, i32 %i

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:37  %tmp_39_i = sext i32 %p_i to i64

]]></node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge12_ifconv:38  %recentdatapoints_data_addr_1 = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_39_i

]]></node>
<StgValue><ssdm name="recentdatapoints_data_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge12_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge12_ifconv:1  %val_assign = sext i16 %datapoint_read to i32

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:2  %recentdatapoints_len_load = load i32* @recentdatapoints_len, align 4

]]></node>
<StgValue><ssdm name="recentdatapoints_len_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:3  %tmp_i = icmp eq i32 %recentdatapoints_len_load, 20

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:5  %recentdatapoints_sum_load = load i32* @recentdatapoints_sum, align 4

]]></node>
<StgValue><ssdm name="recentdatapoints_sum_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge12_ifconv:9  %extLd = sext i16 %recentdatapoints_data_load to i32

]]></node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:10  %tmp_33_i = sub nsw i32 %recentdatapoints_sum_load, %extLd

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:11  %recentdatapoints_sum_loc_i = select i1 %tmp_i, i32 %tmp_33_i, i32 %recentdatapoints_sum_load

]]></node>
<StgValue><ssdm name="recentdatapoints_sum_loc_i"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:13  %tmp_35_i = add nsw i32 %recentdatapoints_sum_loc_i, %val_assign

]]></node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:14  %recentdatapoints_len_load_op = add i32 %recentdatapoints_len_load, 1

]]></node>
<StgValue><ssdm name="recentdatapoints_len_load_op"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:15  %tmp_36_i = select i1 %tmp_i, i32 20, i32 %recentdatapoints_len_load_op

]]></node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:20  store i32 %tmp_35_i, i32* @recentdatapoints_sum, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:21  store i32 %tmp_36_i, i32* @recentdatapoints_len, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:32  %tmp_i9 = icmp eq i32 %tmp_36_i, 0

]]></node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge12_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge12_ifconv:40  %datapointV = select i1 %tmp_i9, i16 0, i16 %recentdatapoints_data_load_1

]]></node>
<StgValue><ssdm name="datapointV"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge12_ifconv:41  %datapointV_cast = sext i16 %datapointV to i32

]]></node>
<StgValue><ssdm name="datapointV_cast"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:43  %vflip_load = load i32* @vflip, align 4

]]></node>
<StgValue><ssdm name="vflip_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:44  %tmp_9 = mul nsw i32 %vflip_load, %datapointV_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:44  %tmp_9 = mul nsw i32 %vflip_load, %datapointV_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:44  %tmp_9 = mul nsw i32 %vflip_load, %datapointV_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:45  %vthresh_load = load i32* @vthresh, align 4

]]></node>
<StgValue><ssdm name="vthresh_load"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:46  %tmp_s = icmp sgt i32 %tmp_9, %vthresh_load

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:50  %recentVBools_head_i_load = load i32* @recentVBools_head_i, align 4

]]></node>
<StgValue><ssdm name="recentVBools_head_i_load"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:51  %tmp_i2 = sext i32 %recentVBools_head_i_load to i64

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge12_ifconv:52  %recentVBools_data_addr = getelementptr [11 x i1]* @recentVBools_data, i64 0, i64 %tmp_i2

]]></node>
<StgValue><ssdm name="recentVBools_data_addr"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="4">
<![CDATA[
._crit_edge12_ifconv:53  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1

]]></node>
<StgValue><ssdm name="recentVBools_data_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="4">
<![CDATA[
._crit_edge12_ifconv:53  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1

]]></node>
<StgValue><ssdm name="recentVBools_data_load"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
._crit_edge12_ifconv:57  store i1 %tmp_s, i1* %recentVBools_data_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:61  %tmp_44_i = add nsw i32 %recentVBools_head_i_load, 1

]]></node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:62  %tmp_45_i = icmp eq i32 %tmp_44_i, 11

]]></node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:63  %p_tmp_i1 = select i1 %tmp_45_i, i32 0, i32 %tmp_44_i

]]></node>
<StgValue><ssdm name="p_tmp_i1"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:64  store i32 %p_tmp_i1, i32* @recentVBools_head_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:48  %recentVBools_len_load = load i32* @recentVBools_len, align 4

]]></node>
<StgValue><ssdm name="recentVBools_len_load"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:49  %tmp_i1 = icmp eq i32 %recentVBools_len_load, 11

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:59  %recentVBools_len_load_op = add i32 %recentVBools_len_load, 1

]]></node>
<StgValue><ssdm name="recentVBools_len_load_op"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:60  %tmp_43_i = select i1 %tmp_i1, i32 11, i32 %recentVBools_len_load_op

]]></node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:66  store i32 %tmp_43_i, i32* @recentVBools_len, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:67  %i_2 = add nsw i32 %p_tmp_i1, -1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:68  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:69  %i_3 = add nsw i32 %p_tmp_i1, 10

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:70  %p_i1 = select i1 %tmp_25, i32 %i_3, i32 %i_2

]]></node>
<StgValue><ssdm name="p_i1"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:71  %tmp_46_i = sext i32 %p_i1 to i64

]]></node>
<StgValue><ssdm name="tmp_46_i"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge12_ifconv:72  %recentVBools_data_addr_1 = getelementptr [11 x i1]* @recentVBools_data, i64 0, i64 %tmp_46_i

]]></node>
<StgValue><ssdm name="recentVBools_data_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="4">
<![CDATA[
._crit_edge12_ifconv:73  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

]]></node>
<StgValue><ssdm name="recentVBools_data_load_1"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:74  %not_tmp_i2 = icmp ne i32 %tmp_43_i, 0

]]></node>
<StgValue><ssdm name="not_tmp_i2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:22  %AbeatDelay_load = load i32* @AbeatDelay, align 4

]]></node>
<StgValue><ssdm name="AbeatDelay_load"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:23  %tmp_4 = add nsw i32 %AbeatDelay_load, 1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:24  %VbeatDelay_load = load i32* @VbeatDelay, align 4

]]></node>
<StgValue><ssdm name="VbeatDelay_load"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:25  %tmp_5 = add nsw i32 %VbeatDelay_load, 1

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:26  %VbeatFallDelay_load = load i32* @VbeatFallDelay, align 4

]]></node>
<StgValue><ssdm name="VbeatFallDelay_load"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:27  %tmp_6 = add nsw i32 %VbeatFallDelay_load, 1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:42  %sum = load i32* @recentVBools_sum, align 4

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge12_ifconv:47  %val_assign_1 = zext i1 %tmp_s to i32

]]></node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge12_ifconv:54  %extLd1 = zext i1 %recentVBools_data_load to i32

]]></node>
<StgValue><ssdm name="extLd1"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:55  %tmp_40_i = sub nsw i32 %sum, %extLd1

]]></node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:56  %recentVBools_sum_loc_i = select i1 %tmp_i1, i32 %tmp_40_i, i32 %sum

]]></node>
<StgValue><ssdm name="recentVBools_sum_loc_i"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:58  %tmp_42_i = add nsw i32 %recentVBools_sum_loc_i, %val_assign_1

]]></node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:65  store i32 %tmp_42_i, i32* @recentVBools_sum, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="4">
<![CDATA[
._crit_edge12_ifconv:73  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

]]></node>
<StgValue><ssdm name="recentVBools_data_load_1"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge12_ifconv:75  %p_0_i = and i1 %recentVBools_data_load_1, %not_tmp_i2

]]></node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge12_ifconv:76  %p_0_i_cast = zext i1 %p_0_i to i32

]]></node>
<StgValue><ssdm name="p_0_i_cast"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:77  %sum_1 = add nsw i32 %p_0_i_cast, %sum

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:78  %tmp_3 = icmp sgt i32 %sum_1, 5

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge12_ifconv:81  %last_sample_is_V_load = load i1* @last_sample_is_V, align 1

]]></node>
<StgValue><ssdm name="last_sample_is_V_load"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge12_ifconv:82  br i1 %tmp_3, label %1, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %last_sample_is_V_load, label %4, label %._crit_edge13_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="last_sample_is_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @last_sample_is_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="last_sample_is_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge13_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %last_sample_is_V_load, label %._crit_edge13_ifconv, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="last_sample_is_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @last_sample_is_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="last_sample_is_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge13_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:3  %tmp_i3 = icmp eq i32 %tmp_36_i, 20

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:4  %tmp_i4 = sext i32 %p_tmp_i to i64

]]></node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge13_ifconv:5  %recentdatapoints_data_addr_2 = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i4

]]></node>
<StgValue><ssdm name="recentdatapoints_data_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge13_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge13_ifconv:0  %VbeatDelay_new_1 = phi i32 [ 0, %2 ], [ %tmp_5, %1 ], [ %tmp_5, %4 ], [ %tmp_5, %3 ]

]]></node>
<StgValue><ssdm name="VbeatDelay_new_1"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge13_ifconv:1  %VbeatFallDelay_new_1 = phi i32 [ %tmp_6, %2 ], [ %tmp_6, %1 ], [ 0, %4 ], [ %tmp_6, %3 ]

]]></node>
<StgValue><ssdm name="VbeatFallDelay_new_1"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge13_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load_2"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:7  %datapointA = select i1 %tmp_i3, i16 %recentdatapoints_data_load_2, i16 0

]]></node>
<StgValue><ssdm name="datapointA"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:47  store i32 %VbeatFallDelay_new_1, i32* @VbeatFallDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:48  store i32 %VbeatDelay_new_1, i32* @VbeatDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:50  %tmp_13 = icmp sgt i32 %VbeatDelay_new_1, %VbeatFallDelay_new_1

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge13_ifconv:8  %datapointA_cast = sext i16 %datapointA to i32

]]></node>
<StgValue><ssdm name="datapointA_cast"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:10  %aflip_load = load i32* @aflip, align 4

]]></node>
<StgValue><ssdm name="aflip_load"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:11  %tmp_10 = mul nsw i32 %aflip_load, %datapointA_cast

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="158" st_id="13" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:11  %tmp_10 = mul nsw i32 %aflip_load, %datapointA_cast

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="159" st_id="14" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:11  %tmp_10 = mul nsw i32 %aflip_load, %datapointA_cast

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:12  %athresh_load = load i32* @athresh, align 4

]]></node>
<StgValue><ssdm name="athresh_load"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:13  %tmp_11 = icmp sgt i32 %tmp_10, %athresh_load

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:17  %recentABools_head_i_load = load i32* @recentABools_head_i, align 4

]]></node>
<StgValue><ssdm name="recentABools_head_i_load"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:18  %tmp_i5 = sext i32 %recentABools_head_i_load to i64

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge13_ifconv:19  %recentABools_data_addr = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_i5

]]></node>
<StgValue><ssdm name="recentABools_data_addr"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="5">
<![CDATA[
._crit_edge13_ifconv:20  %recentABools_data_load = load i1* %recentABools_data_addr, align 1

]]></node>
<StgValue><ssdm name="recentABools_data_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="166" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="5">
<![CDATA[
._crit_edge13_ifconv:20  %recentABools_data_load = load i1* %recentABools_data_addr, align 1

]]></node>
<StgValue><ssdm name="recentABools_data_load"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
._crit_edge13_ifconv:24  store i1 %tmp_11, i1* %recentABools_data_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:28  %tmp_51_i = add nsw i32 %recentABools_head_i_load, 1

]]></node>
<StgValue><ssdm name="tmp_51_i"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:29  %tmp_52_i = icmp eq i32 %tmp_51_i, 30

]]></node>
<StgValue><ssdm name="tmp_52_i"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13_ifconv:30  %p_tmp_i2 = select i1 %tmp_52_i, i32 0, i32 %tmp_51_i

]]></node>
<StgValue><ssdm name="p_tmp_i2"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:31  store i32 %p_tmp_i2, i32* @recentABools_head_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:15  %recentABools_len_load = load i32* @recentABools_len, align 4

]]></node>
<StgValue><ssdm name="recentABools_len_load"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:16  %tmp_i4_5 = icmp eq i32 %recentABools_len_load, 30

]]></node>
<StgValue><ssdm name="tmp_i4_5"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:26  %recentABools_len_load_op = add i32 %recentABools_len_load, 1

]]></node>
<StgValue><ssdm name="recentABools_len_load_op"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13_ifconv:27  %tmp_50_i = select i1 %tmp_i4_5, i32 30, i32 %recentABools_len_load_op

]]></node>
<StgValue><ssdm name="tmp_50_i"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:33  store i32 %tmp_50_i, i32* @recentABools_len, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:34  %i_4 = add nsw i32 %p_tmp_i2, -1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13_ifconv:35  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_4, i32 31)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:36  %i_5 = add nsw i32 %p_tmp_i2, 29

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13_ifconv:37  %p_i2 = select i1 %tmp_26, i32 %i_5, i32 %i_4

]]></node>
<StgValue><ssdm name="p_i2"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:38  %tmp_53_i = sext i32 %p_i2 to i64

]]></node>
<StgValue><ssdm name="tmp_53_i"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge13_ifconv:39  %recentABools_data_addr_1 = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_53_i

]]></node>
<StgValue><ssdm name="recentABools_data_addr_1"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="5">
<![CDATA[
._crit_edge13_ifconv:40  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

]]></node>
<StgValue><ssdm name="recentABools_data_load_1"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:41  %not_tmp_i5 = icmp ne i32 %tmp_50_i, 0

]]></node>
<StgValue><ssdm name="not_tmp_i5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:9  %sum_2 = load i32* @recentABools_sum, align 4

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge13_ifconv:14  %val_assign_2 = zext i1 %tmp_11 to i32

]]></node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_i4_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge13_ifconv:21  %extLd2 = zext i1 %recentABools_data_load to i32

]]></node>
<StgValue><ssdm name="extLd2"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_i4_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:22  %tmp_47_i = sub nsw i32 %sum_2, %extLd2

]]></node>
<StgValue><ssdm name="tmp_47_i"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13_ifconv:23  %recentABools_sum_loc_i = select i1 %tmp_i4_5, i32 %tmp_47_i, i32 %sum_2

]]></node>
<StgValue><ssdm name="recentABools_sum_loc_i"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:25  %tmp_49_i = add nsw i32 %recentABools_sum_loc_i, %val_assign_2

]]></node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:32  store i32 %tmp_49_i, i32* @recentABools_sum, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="5">
<![CDATA[
._crit_edge13_ifconv:40  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

]]></node>
<StgValue><ssdm name="recentABools_data_load_1"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge13_ifconv:42  %p_0_i2 = and i1 %recentABools_data_load_1, %not_tmp_i5

]]></node>
<StgValue><ssdm name="p_0_i2"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge13_ifconv:43  %p_0_i2_cast = zext i1 %p_0_i2 to i32

]]></node>
<StgValue><ssdm name="p_0_i2_cast"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:44  %sum_3 = add nsw i32 %p_0_i2_cast, %sum_2

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge13_ifconv:45  %tmp_27 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sum_3, i32 4, i32 31)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge13_ifconv:46  %icmp = icmp sgt i28 %tmp_27, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge13_ifconv:2  %last_sample_is_V_loc_2 = phi i1 [ true, %2 ], [ %last_sample_is_V_load, %1 ], [ false, %4 ], [ %last_sample_is_V_load, %3 ]

]]></node>
<StgValue><ssdm name="last_sample_is_V_loc_2"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge13_ifconv:49  %last_sample_is_A_load = load i1* @last_sample_is_A, align 1

]]></node>
<StgValue><ssdm name="last_sample_is_A_load"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge13_ifconv:51  %or_cond2 = and i1 %icmp, %tmp_13

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge13_ifconv:52  br i1 %or_cond2, label %5, label %._crit_edge15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15:0  br i1 %last_sample_is_A_load, label %7, label %._crit_edge17_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="last_sample_is_A_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @last_sample_is_A, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="last_sample_is_A_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge17_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %last_sample_is_A_load, label %._crit_edge17_ifconv, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
<literal name="last_sample_is_A_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @last_sample_is_A, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
<literal name="last_sample_is_A_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge17_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:15  %tmp_20 = icmp sgt i32 %tmp_7, 30

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:19  %tmp_23 = icmp sgt i32 %tmp_8, 11

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge17_ifconv:0  %AbeatDelay_new = phi i32 [ 0, %6 ], [ %tmp_4, %5 ], [ %tmp_4, %._crit_edge15 ], [ %tmp_4, %7 ]

]]></node>
<StgValue><ssdm name="AbeatDelay_new"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge17_ifconv:1  %tmp_14 = phi i1 [ true, %6 ], [ %last_sample_is_A_load, %5 ], [ %last_sample_is_A_load, %._crit_edge15 ], [ false, %7 ]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:2  %tmp_15 = icmp ne i32 %VbeatDelay_new_1, 0

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:3  %tmp_16 = xor i1 %last_sample_is_V_loc_2, true

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:4  %or_cond = or i1 %tmp_15, %tmp_16

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:5  store i32 %AbeatDelay_new, i32* @AbeatDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:6  %tmp_17 = icmp ne i32 %AbeatDelay_new, 0

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:7  %tmp_18 = xor i1 %tmp_14, true

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:8  %or_cond4 = or i1 %tmp_17, %tmp_18

]]></node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge17_ifconv:9  %storemerge = select i1 %or_cond4, i6 0, i6 -31

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge17_ifconv:10  %storemerge1 = select i1 %or_cond, i6 %storemerge, i6 -10

]]></node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge17_ifconv:11  %storemerge1_cast1 = sext i6 %storemerge1 to i7

]]></node>
<StgValue><ssdm name="storemerge1_cast1"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge17_ifconv:12  %storemerge1_cast = zext i7 %storemerge1_cast1 to i16

]]></node>
<StgValue><ssdm name="storemerge1_cast"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge17_ifconv:13  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_r, i16 %storemerge1_cast) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:14  %tmp_19 = icmp sgt i32 %AbeatDelay_new, 1000

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:16  %or_cond8 = and i1 %tmp_19, %tmp_20

]]></node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:17  %tmp_21 = icmp sgt i32 %VbeatDelay_new_1, %AbeatDelay_new

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:18  %tmp_22 = icmp sgt i32 %AbeatDelay_new, 900

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:20  %tmp1 = and i1 %tmp_22, %tmp_23

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:21  %or_cond1 = and i1 %tmp1, %tmp_21

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge17_ifconv:22  %p_s = select i1 %or_cond1, i6 -10, i6 -31

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:23  %tmp_24 = or i1 %or_cond1, %or_cond8

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge17_ifconv:24  %stim_new_1 = select i1 %tmp_24, i6 %p_s, i6 0

]]></node>
<StgValue><ssdm name="stim_new_1"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge17_ifconv:25  %stim_new_1_cast1 = sext i6 %stim_new_1 to i7

]]></node>
<StgValue><ssdm name="stim_new_1_cast1"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge17_ifconv:26  %stim_new_1_cast = zext i7 %stim_new_1_cast1 to i16

]]></node>
<StgValue><ssdm name="stim_new_1_cast"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge17_ifconv:27  call void @_ssdm_op_Write.ap_auto.i16P(i16* %stim, i16 %stim_new_1_cast) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0">
<![CDATA[
._crit_edge17_ifconv:28  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
