read -sv run_verilog_mid/adder_32b_10_78_271fc0a8c270758a1b49a6e11b21cff6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_78_271fc0a8c270758a1b49a6e11b21cff6_yosys.v
