{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544056707928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544056707929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 22:38:27 2018 " "Processing started: Wed Dec 05 22:38:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544056707929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544056707929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544056707930 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544056709042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544056709218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544056709218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.v 3 3 " "Found 3 design units, including 3 entities, in source file teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544056709236 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlador " "Found entity 2: controlador" {  } { { "teclado.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/teclado.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544056709236 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debouncer " "Found entity 3: Debouncer" {  } { { "teclado.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/teclado.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544056709236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544056709236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544056709252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544056709252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544056709263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544056709263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544056709274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544056709274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg8bit " "Found entity 1: Reg8bit" {  } { { "Reg8bit.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/Reg8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544056709284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544056709284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadore.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calculadore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Calculadore " "Found entity 1: Calculadore" {  } { { "Calculadore.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/Calculadore.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544056709293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544056709293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coder7.v 1 1 " "Found 1 design units, including 1 entities, in source file coder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 coder7 " "Found entity 1: coder7" {  } { { "coder7.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/coder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544056709304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544056709304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg4bit " "Found entity 1: Reg4bit" {  } { { "Reg4bit.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/Reg4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544056709314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544056709314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinadeestados.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maquinadeestados.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinaDeEstados " "Found entity 1: MaquinaDeEstados" {  } { { "MaquinaDeEstados.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/MaquinaDeEstados.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544056709324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544056709324 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 controle.v(10) " "Verilog HDL Expression warning at controle.v(10): truncated literal to match 5 bits" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544056709336 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 controle.v(11) " "Verilog HDL Expression warning at controle.v(11): truncated literal to match 5 bits" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544056709336 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 controle.v(12) " "Verilog HDL Expression warning at controle.v(12): truncated literal to match 5 bits" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544056709337 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 controle.v(17) " "Verilog HDL Expression warning at controle.v(17): truncated literal to match 5 bits" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544056709337 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 controle.v(20) " "Verilog HDL Expression warning at controle.v(20): truncated literal to match 5 bits" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544056709337 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 controle.v(22) " "Verilog HDL Expression warning at controle.v(22): truncated literal to match 5 bits" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544056709338 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 controle.v(24) " "Verilog HDL Expression warning at controle.v(24): truncated literal to match 5 bits" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544056709338 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 controle.v(25) " "Verilog HDL Expression warning at controle.v(25): truncated literal to match 5 bits" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544056709338 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 controle.v(26) " "Verilog HDL Expression warning at controle.v(26): truncated literal to match 5 bits" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544056709339 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 controle.v(27) " "Verilog HDL Expression warning at controle.v(27): truncated literal to match 5 bits" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544056709339 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 controle.v(28) " "Verilog HDL Expression warning at controle.v(28): truncated literal to match 5 bits" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544056709339 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 controle.v(32) " "Verilog HDL Expression warning at controle.v(32): truncated literal to match 5 bits" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544056709339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544056709341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544056709341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaquinaDeEstados " "Elaborating entity \"MaquinaDeEstados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544056709477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:inst " "Elaborating entity \"controle\" for hierarchy \"controle:inst\"" {  } { { "MaquinaDeEstados.bdf" "inst" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/MaquinaDeEstados.bdf" { { -16 392 552 64 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544056709619 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controle.v(15) " "Verilog HDL Casex/Casez warning at controle.v(15): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 15 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1544056709623 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controle.v(17) " "Verilog HDL Casex/Casez warning at controle.v(17): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 17 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1544056709623 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controle.v(18) " "Verilog HDL Casex/Casez warning at controle.v(18): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 18 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1544056709623 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controle.v(19) " "Verilog HDL Casex/Casez warning at controle.v(19): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 19 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1544056709623 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controle.v(20) " "Verilog HDL Casex/Casez warning at controle.v(20): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 20 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1544056709624 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controle.v(22) " "Verilog HDL Casex/Casez warning at controle.v(22): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 22 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1544056709624 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controle.v(23) " "Verilog HDL Casex/Casez warning at controle.v(23): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 23 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1544056709624 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controle.v(24) " "Verilog HDL Case Statement warning at controle.v(24): case item expression covers a value already covered by a previous case item" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 24 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1544056709625 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controle.v(25) " "Verilog HDL Casex/Casez warning at controle.v(25): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 25 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1544056709625 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controle.v(26) " "Verilog HDL Casex/Casez warning at controle.v(26): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 26 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1544056709626 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controle.v(27) " "Verilog HDL Casex/Casez warning at controle.v(27): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 27 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1544056709626 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controle.v(28) " "Verilog HDL Case Statement warning at controle.v(28): case item expression covers a value already covered by a previous case item" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 28 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1544056709626 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controle.v(30) " "Verilog HDL Case Statement warning at controle.v(30): case item expression covers a value already covered by a previous case item" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 30 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1544056709626 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controle.v(31) " "Verilog HDL Case Statement warning at controle.v(31): case item expression covers a value already covered by a previous case item" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 31 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1544056709627 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controle.v(32) " "Verilog HDL Case Statement warning at controle.v(32): case item expression covers a value already covered by a previous case item" {  } { { "controle.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/controle.v" 32 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1544056709627 "|MaquinaDeEstados|controle:inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[1\] GND " "Pin \"Q\[1\]\" is stuck at GND" {  } { { "MaquinaDeEstados.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/MaquinaDeEstados.bdf" { { 88 568 744 104 "Q\[1\]" "" } { 152 576 752 168 "Q\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544056710942 "|MaquinaDeEstados|Q[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544056710942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544056711612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544056711612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544056711874 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544056711874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544056711874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544056711874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544056712014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 22:38:32 2018 " "Processing ended: Wed Dec 05 22:38:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544056712014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544056712014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544056712014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544056712014 ""}
