/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:58 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_PCIE_0_EP_CFG_L1SUB_H__
#define BCHP_PCIE_0_EP_CFG_L1SUB_H__

/***************************************************************************
 *PCIE_0_EP_CFG_L1SUB
 ***************************************************************************/
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1SUB_CAPID   0x00472240 /* [RO] PML1sub_capID */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG 0x00472244 /* [RO] PML1_sub_Cap_reg */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1 0x00472248 /* [RW] PML1_sub_control1 */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL2 0x0047224c /* [RW] PML1_sub_control2 */

/***************************************************************************
 *PML1SUB_CAPID - PML1sub_capID
 ***************************************************************************/
/* PCIE_0_EP_CFG_L1SUB :: PML1SUB_CAPID :: NEXT [31:20] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1SUB_CAPID_NEXT_MASK           0xfff00000
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1SUB_CAPID_NEXT_SHIFT          20
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1SUB_CAPID_NEXT_DEFAULT        0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1SUB_CAPID :: CAP_VER [19:16] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1SUB_CAPID_CAP_VER_MASK        0x000f0000
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1SUB_CAPID_CAP_VER_SHIFT       16
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1SUB_CAPID_CAP_VER_DEFAULT     0x00000001

/* PCIE_0_EP_CFG_L1SUB :: PML1SUB_CAPID :: L1SUB_EXT_CAP_ID [15:00] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1SUB_CAPID_L1SUB_EXT_CAP_ID_MASK 0x0000ffff
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1SUB_CAPID_L1SUB_EXT_CAP_ID_SHIFT 0
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1SUB_CAPID_L1SUB_EXT_CAP_ID_DEFAULT 0x0000001e

/***************************************************************************
 *PML1_SUB_CAP_REG - PML1_sub_Cap_reg
 ***************************************************************************/
/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CAP_REG :: RESERVED [31:24] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_RESERVED_MASK    0xff000000
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_RESERVED_SHIFT   24
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_RESERVED_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CAP_REG :: L1SUB_PWR_ON_VALUE [23:19] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_L1SUB_PWR_ON_VALUE_MASK 0x00f80000
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_L1SUB_PWR_ON_VALUE_SHIFT 19
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_L1SUB_PWR_ON_VALUE_DEFAULT 0x00000005

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CAP_REG :: RESERVED_0 [18:18] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_RESERVED_0_MASK  0x00040000
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_RESERVED_0_SHIFT 18
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_RESERVED_0_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CAP_REG :: L1SUB_PWR_ON_SCALE [17:16] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_L1SUB_PWR_ON_SCALE_MASK 0x00030000
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_L1SUB_PWR_ON_SCALE_SHIFT 16
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_L1SUB_PWR_ON_SCALE_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CAP_REG :: L1SUB_CMN_MODE_UP_TIME [15:08] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_L1SUB_CMN_MODE_UP_TIME_MASK 0x0000ff00
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_L1SUB_CMN_MODE_UP_TIME_SHIFT 8
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_L1SUB_CMN_MODE_UP_TIME_DEFAULT 0x00000008

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CAP_REG :: RESERVED_1 [07:05] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_RESERVED_1_MASK  0x000000e0
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_RESERVED_1_SHIFT 5
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_RESERVED_1_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CAP_REG :: CLKREQ_L1SUB_SUPP [04:04] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_CLKREQ_L1SUB_SUPP_MASK 0x00000010
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_CLKREQ_L1SUB_SUPP_SHIFT 4
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_CLKREQ_L1SUB_SUPP_DEFAULT 0x00000001

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CAP_REG :: ASPM_L1_1_SUPP [03:03] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_ASPM_L1_1_SUPP_MASK 0x00000008
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_ASPM_L1_1_SUPP_SHIFT 3
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_ASPM_L1_1_SUPP_DEFAULT 0x00000001

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CAP_REG :: ASPM_L1_2_SUPP [02:02] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_ASPM_L1_2_SUPP_MASK 0x00000004
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_ASPM_L1_2_SUPP_SHIFT 2
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_ASPM_L1_2_SUPP_DEFAULT 0x00000001

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CAP_REG :: PM_L1_1_SUPP [01:01] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_PM_L1_1_SUPP_MASK 0x00000002
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_PM_L1_1_SUPP_SHIFT 1
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_PM_L1_1_SUPP_DEFAULT 0x00000001

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CAP_REG :: PM_L1_2_SUPP [00:00] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_PM_L1_2_SUPP_MASK 0x00000001
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_PM_L1_2_SUPP_SHIFT 0
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG_PM_L1_2_SUPP_DEFAULT 0x00000001

/***************************************************************************
 *PML1_SUB_CONTROL1 - PML1_sub_control1
 ***************************************************************************/
/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CONTROL1 :: LTR_L1_2_THRESHOLD_SCALE [31:29] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_LTR_L1_2_THRESHOLD_SCALE_MASK 0xe0000000
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_LTR_L1_2_THRESHOLD_SCALE_SHIFT 29
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_LTR_L1_2_THRESHOLD_SCALE_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CONTROL1 :: RESERVED [28:26] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_RESERVED_MASK   0x1c000000
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_RESERVED_SHIFT  26
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_RESERVED_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CONTROL1 :: LTR_L1_2_THRESHOLD_VALUE [25:16] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_LTR_L1_2_THRESHOLD_VALUE_MASK 0x03ff0000
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_LTR_L1_2_THRESHOLD_VALUE_SHIFT 16
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_LTR_L1_2_THRESHOLD_VALUE_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CONTROL1 :: COMMON_MODE_RESTORE_TIME [15:08] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_COMMON_MODE_RESTORE_TIME_MASK 0x0000ff00
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_COMMON_MODE_RESTORE_TIME_SHIFT 8
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_COMMON_MODE_RESTORE_TIME_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CONTROL1 :: RESERVED_1 [07:05] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_RESERVED_1_MASK 0x000000e0
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_RESERVED_1_SHIFT 5
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_RESERVED_1_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CONTROL1 :: L1PM_SUB_MECH [04:04] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_L1PM_SUB_MECH_MASK 0x00000010
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_L1PM_SUB_MECH_SHIFT 4
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_L1PM_SUB_MECH_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CONTROL1 :: ASPM_L1_1_ENABLE [03:03] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_ASPM_L1_1_ENABLE_MASK 0x00000008
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_ASPM_L1_1_ENABLE_SHIFT 3
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_ASPM_L1_1_ENABLE_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CONTROL1 :: ASPM_L1_2_ENABLE [02:02] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_ASPM_L1_2_ENABLE_MASK 0x00000004
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_ASPM_L1_2_ENABLE_SHIFT 2
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_ASPM_L1_2_ENABLE_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CONTROL1 :: PM_L1_1_ENABLE [01:01] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_PM_L1_1_ENABLE_MASK 0x00000002
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_PM_L1_1_ENABLE_SHIFT 1
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_PM_L1_1_ENABLE_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CONTROL1 :: PM_L1_2_ENABLE [00:00] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_PM_L1_2_ENABLE_MASK 0x00000001
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_PM_L1_2_ENABLE_SHIFT 0
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL1_PM_L1_2_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *PML1_SUB_CONTROL2 - PML1_sub_control2
 ***************************************************************************/
/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CONTROL2 :: RSVD [31:08] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL2_RSVD_MASK       0xffffff00
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL2_RSVD_SHIFT      8
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL2_RSVD_DEFAULT    0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CONTROL2 :: T_POWER_ON_VALUE [07:03] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL2_T_POWER_ON_VALUE_MASK 0x000000f8
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL2_T_POWER_ON_VALUE_SHIFT 3
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL2_T_POWER_ON_VALUE_DEFAULT 0x00000005

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CONTROL2 :: RSVD_A [02:02] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL2_RSVD_A_MASK     0x00000004
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL2_RSVD_A_SHIFT    2
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL2_RSVD_A_DEFAULT  0x00000000

/* PCIE_0_EP_CFG_L1SUB :: PML1_SUB_CONTROL2 :: T_POWER_ON_SCALE [01:00] */
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL2_T_POWER_ON_SCALE_MASK 0x00000003
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL2_T_POWER_ON_SCALE_SHIFT 0
#define BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CONTROL2_T_POWER_ON_SCALE_DEFAULT 0x00000000

#endif /* #ifndef BCHP_PCIE_0_EP_CFG_L1SUB_H__ */

/* End of File */
