#
# Vivado (TM) v2014.4 (64-bit)
#
# nexys4ddr_project.tcl: Tcl script for re-creating project 'nexys4ddr_piton'
#
# Generated by Vivado on Tue Jan 26 17:28:38 EST 2016
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (nexys4ddr_project.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/include/uart16550_define.vh"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/include/mc_define.h"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/include/dmbr_define.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/include/define.vh"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/include/l15.vh"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/include/network_define.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_stsm.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_shiftreg.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_rtsm.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_lfsr.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_htsm.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_counter.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/swrvr_clib.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/swrvr_dlib.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rndrob.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_cnt6.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclcomp7.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluspr.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluor32.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluadder64.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/bw_r_irf/bw_r_irf_register8/rtl/bw_r_irf_register8.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/bw_r_irf/bw_r_irf_register16/rtl/bw_r_irf_register16.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/proto/bram_sdp_128x80_wrapper.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/u1.beh.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/tlu_rrobin_picker.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/tlu_prencoder16.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/tlu_addern_32.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_1rw_128x78.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_zcmp64.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_penc64.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_dec64.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrfsm.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swpla.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_rndrob.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_par34.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_par32.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_par16.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lfsr5.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_incr46.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ctr5.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_cmp35.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_part_add32.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_inc3.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_reg.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecc_dec.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_div_yreg.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_div_32eql.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_byp_eccgen.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alu_16eql.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluzcmp64.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alulogic.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluaddsub.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/mul64.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/m1.beh.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_dc_parity_gen.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_dcache_lfsr.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_dp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/tlu_incr64.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/mul/rtl/sparc_mul_dp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_wseldp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_sscan.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_imd.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqdp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errdp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_vis.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_dp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_shft.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecc.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_div.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_byp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alu.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/components/rtl/one_of_five.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_tlbdp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_tagdp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctldp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp1.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/l15_priority_encoder.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/srams/rtl/bw_r_tlb.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x152b.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/srams/rtl/bw_r_rf16x32.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/srams/rtl/bw_r_idct.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/srams/rtl/bw_r_frf.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/proto/bram_sdp_512x64_wrapper.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/proto/bram_sdp_2048x144_wrapper.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/proto/bram_sdp_128x108_wrapper.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/tlu.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/mul/rtl/sparc_mul_top.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_priority_encoder.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_data_pgen.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_data_ecc.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/l15_home_encoder.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/flat_id_to_xy.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/tlu/rtl/tlu_nospu_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/mul/rtl/sparc_mul_top_nospu_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_nospu_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_nospu_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/simplenocbuffer.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/pcx_decoder.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/pcx_buffer.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/components/rtl/one_of_eight.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/noc3encoder.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/noc3buffer.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/noc2decoder.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/noc1encoder.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/components/rtl/net_dff.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/lsu/rtl/lsu_nospu_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_tag.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_state.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_mshr_decoder.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_mshr.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_encoder.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_dir.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_decoder.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_data.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/l15_rf_128x8.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/l15_rf_128x6.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/l15_rf_128x12.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/l15_cpxencoder.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/components/rtl/flip_bus.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/rtl/cpx_spc_rpt.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/rtl/cpx_spc_buf.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/rtl/cfg_asi.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/components/rtl/bus_compare_equal.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/ucb_bus_out.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/ucb_bus_in.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/rtl/synchronizer.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/rtl/sparc.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/include/jtag.vh"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/rtap/rtl/rtap_ucb_transmitter.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/rtap/rtl/rtap_ucb_receiver.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_tag_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_state_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_smc_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_pipe2.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_pipe1.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_dir_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_data_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_config_regs.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2_broadcast_counter_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/l15.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/jtag/rtl/jtag_interface_tap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/valrdy_to_credit.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/rtl/sparc_core.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/rtap/rtl/rtap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l2/rtl/l2.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/l15/rtl/l15_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/jtag/rtl/jtag_ucb_transmitter.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/jtag/rtl/jtag_ucb_receiver.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/jtag/rtl/jtag_interface.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/jtag/rtl/jtag_ctap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_arb_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_wrap.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/credit_to_valrdy.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/rtl/cpx_arbitrator.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/rtl/config_regs.tmp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/clk_gating_latch.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/proto/bram_sdp_128x512_wrapper.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/proto/bram_map.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/rtl/tile.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/rtl/OCI.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/jtag/rtl/jtag.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/verif/env/common/fake_mem_ctrl.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/verif/env/manycore/ciop_iob.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/verif/env/manycore/cross_module.tmp.h"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/rtl/chip.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/proto/blinker.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/verif/env/manycore/manycore_top.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/proto/bram_sdp_4096x144_wrapper.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/proto/bram_sdp_1024x64_wrapper.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/srams/rtl/sram_wrappers/sram_1rw_128x132.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/ucb_flow_2buf.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/proto/bram_sdp_256x272_wrapper.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_1rw_256x272.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/proto/bram_sdp_128x288_wrapper.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_1rw_128x288.v.xlx.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_3to1.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_3b.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_2b.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_denorm_3to1.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_denorm_3b.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl4.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl3.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl2.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl1.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_frac.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_denorm_frac.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_64b.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_53b.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_rptr_min_global.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_rptr_macros.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_out_dp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_out_ctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_mul_frac_dp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_mul_exp_dp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_in_dp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_div_frac_dp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_div_exp_dp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_add_frac_dp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_add_exp_dp.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_rptr_groups.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_out.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_mul.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_in.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_div.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_add.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_buf.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/chip_bridge/rtl/sync_fifo.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/fpu/rtl/fpu_arb.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/chip_bridge/rtl/async_fifo.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/chip_bridge/rtl/chip_bridge.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/proto/bram_sdp_4096x512_wrapper.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/fpga_bridge/rtl/fpga_bridge.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/synchronizer_asr.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/cluster_header_sync.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/sync_pulse_synchronizer.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/test_stub_scan.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/synchronizer_asr_dup.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/dbl_buf.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/ucb_flow_spi.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/test_stub_bist.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/ucb_flow_jbi.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/cluster_header_dup.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/ucb_noflow.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/cmp_sram_redhdr.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/cluster_header.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/chip/tile/common/rtl/cluster_header_ctu.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/mem_io_splitter/rtl/mem_io_splitter.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/iosplitter_axi_lite/rtl/iosplitter_axi_lite.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/proto/bram_sdp_256x512_wrapper.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/iosplitter_axi_lite/rtl/iosplitter_axi_lite_updated.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/test_proto.coe"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_256x128/artix7_bram_256x128.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_128x288/artix7_bram_128x288.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_256x272/artix7_bram_256x272.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_4096x144/artix7_bram_4096x144.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_1024x64/artix7_bram_1024x64.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_2p_256x176/artix7_bram_2p_256x176.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_clk_18MHz/artix7_clk_18MHz.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_128x512/artix7_bram_128x512.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_512x32/artix7_bram_512x32.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_512x128/artix7_bram_512x128.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_128x160/artix7_bram_128x160.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_2p_128x176/artix7_bram_2p_128x176.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_512x64/artix7_bram_512x64.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_2048x144/artix7_bram_2048x144.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_128x108/artix7_bram_128x108.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_128x80/artix7_bram_128x80.bd"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/mc/rtl/mc_top.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/io_ctrl/rtl/io_ctrl_top.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/mc/rtl/pkt_trans_dp_wide.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/mem_io_splitter/rtl/uart_boot_splitter.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/mig_trans_intfc/mig_async_fifo.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/noc_axilite_bridge/rtl/noc_axilite_bridge.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/nexys4ddr_piton/nexys4ddr_piton.srcs/sources_1/ip/mig_7series_0/mig_a.prj"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/nexys4ddr_piton/nexys4ddr_piton.srcs/sources_1/ip/mig_7series_0/mig_b.prj"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/io_ctrl/rtl/uart_top.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/io_ctrl/rtl/uart_writer.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/io_ctrl/rtl/uart_mux.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/io_ctrl/rtl/uart_reader.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/uart_data.coe"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/uart_addr.coe"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/mem_uart_done.coe"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/mc/rtl/mig_mux.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/piton/design/fpga/mc/rtl/mig_addr_translator.v"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/artix7_bram_256x512/artix7_bram_256x512.xci"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/clk_wiz_0/clk_wiz_0.xci"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/nexys4ddr_piton/nexys4ddr_piton.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/afifo_mem_splitter/afifo_mem_splitter.xci"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/afifo_splitter_mem/afifo_splitter_mem.xci"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/uart_16550/uart_16550.xci"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/atg_uart_init/atg_uart_init.xci"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/uart_mig_afifo/uart_mig_afifo.xci"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/ip_cores/mem_uart_done/mem_uart_done.xci"
#    "/tigress/alavrov/chip/fpga_nexys4ddr/build/nexys4ddr/constraints.xdc"
#
# 3. The following remote source files that were added to the original project:-
#
#    <none>
#
#*****************************************************************************************
set MODEL_DIR $::env(MODEL_DIR)
set DV_ROOT $::env(DV_ROOT)

# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "$MODEL_DIR/nexys4ddr"

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir"]"

# Create project
create_project -force nexys4ddr_piton ./nexys4ddr_piton

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [get_projects nexys4ddr_piton]
set_property "board_part" "" $obj
set_property "compxlib.compiled_library_dir" "$proj_dir/nexys4ddr_piton.cache/compile_simlib" $obj
set_property "compxlib.funcsim" "1" $obj
set_property "compxlib.overwrite_libs" "0" $obj
set_property "compxlib.timesim" "1" $obj
set_property "default_lib" "xil_defaultlib" $obj
set_property "ip_cache_permissions" "" $obj
set_property "ip_output_repo" "" $obj
set_property "managed_ip" "0" $obj
set_property "part" "xc7a100tcsg324-1" $obj
set_property "simulator_language" "Mixed" $obj
set_property "source_mgmt_mode" "DisplayOnly" $obj
set_property "target_language" "Verilog" $obj
set_property "target_simulator" "XSim" $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 "[file normalize "$origin_dir/../../piton/design/fpga/include/uart16550_define.vh"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/include/mc_define.h"]"\
 "[file normalize "$origin_dir/../../piton/design/include/dmbr_define.v"]"\
 "[file normalize "$origin_dir/../../piton/design/include/define.vh"]"\
 "[file normalize "$origin_dir/../../piton/design/include/l15.vh"]"\
 "[file normalize "$origin_dir/../../piton/design/include/network_define.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_stsm.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_shiftreg.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_rtsm.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_lfsr.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_htsm.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_counter.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/swrvr_clib.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/swrvr_dlib.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rndrob.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_cnt6.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclcomp7.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluspr.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluor32.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluadder64.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/bw_r_irf/bw_r_irf_register8/rtl/bw_r_irf_register8.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/bw_r_irf/bw_r_irf_register16/rtl/bw_r_irf_register16.v"]"\
 "[file normalize "$origin_dir/../../piton/design/proto/bram_sdp_128x80_wrapper.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/u1.beh.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/tlu_rrobin_picker.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/tlu_prencoder16.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/tlu_addern_32.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_1rw_128x78.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_zcmp64.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_penc64.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_dec64.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrfsm.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swpla.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_rndrob.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_par34.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_par32.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_par16.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lfsr5.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_incr46.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ctr5.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_cmp35.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_part_add32.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_inc3.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_reg.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecc_dec.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_div_yreg.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_div_32eql.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_byp_eccgen.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alu_16eql.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluzcmp64.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alulogic.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluaddsub.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/mul64.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/m1.beh.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_dc_parity_gen.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_dcache_lfsr.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_dp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/tlu_incr64.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/mul/rtl/sparc_mul_dp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_wseldp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_sscan.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_imd.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqdp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errdp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_vis.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_dp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_shft.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecc.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_div.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_byp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alu.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/components/rtl/one_of_five.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_tlbdp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_tagdp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctldp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp1.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/l15_priority_encoder.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/srams/rtl/bw_r_tlb.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x152b.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/srams/rtl/bw_r_rf16x32.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/srams/rtl/bw_r_idct.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/srams/rtl/bw_r_frf.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v"]"\
 "[file normalize "$origin_dir/../../piton/design/proto/bram_sdp_512x64_wrapper.v"]"\
 "[file normalize "$origin_dir/../../piton/design/proto/bram_sdp_2048x144_wrapper.v"]"\
 "[file normalize "$origin_dir/../../piton/design/proto/bram_sdp_128x108_wrapper.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/tlu.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/mul/rtl/sparc_mul_top.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_priority_encoder.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_data_pgen.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_data_ecc.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/l15_home_encoder.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/flat_id_to_xy.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/tlu/rtl/tlu_nospu_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/mul/rtl/sparc_mul_top_nospu_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_nospu_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_nospu_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/exu/rtl/sparc_exu_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/simplenocbuffer.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/pcx_decoder.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/pcx_buffer.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/components/rtl/one_of_eight.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/noc3encoder.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/noc3buffer.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/noc2decoder.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/noc1encoder.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/components/rtl/net_dff.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/lsu/rtl/lsu_nospu_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_tag.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_state.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_smc.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_mshr_decoder.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_mshr.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_encoder.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_dir.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_decoder.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_data.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/l15_rf_128x8.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/l15_rf_128x6.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/l15_rf_128x12.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/l15_csm.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/l15_cpxencoder.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/components/rtl/flip_bus.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/rtl/cpx_spc_rpt.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/rtl/cpx_spc_buf.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/rtl/cfg_asi.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/components/rtl/bus_compare_equal.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/ucb_bus_out.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/ucb_bus_in.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/rtl/synchronizer.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/rtl/sparc.v"]"\
 "[file normalize "$origin_dir/../../piton/design/include/jtag.vh"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/rtap/rtl/rtap_ucb_transmitter.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/rtap/rtl/rtap_ucb_receiver.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_tag_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_state_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_smc_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_pipe2.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_pipe1.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_mshr_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_dir_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_data_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_config_regs.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2_broadcast_counter_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/l15.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/jtag/rtl/jtag_interface_tap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/valrdy_to_credit.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/rtl/sparc_core.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/rtap/rtl/rtap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l2/rtl/l2.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/l15/rtl/l15_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/jtag/rtl/jtag_ucb_transmitter.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/jtag/rtl/jtag_ucb_receiver.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/jtag/rtl/jtag_interface.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/jtag/rtl/jtag_ctap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_arb_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_wrap.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/credit_to_valrdy.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/rtl/cpx_arbitrator.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/rtl/config_regs.tmp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/clk_gating_latch.v"]"\
 "[file normalize "$origin_dir/../../piton/design/proto/bram_sdp_128x512_wrapper.v"]"\
 "[file normalize "$origin_dir/../../piton/design/proto/bram_map.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/rtl/tile.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/rtl/OCI.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/jtag/rtl/jtag.v"]"\
 "[file normalize "$origin_dir/../../piton/verif/env/common/fake_mem_ctrl.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/verif/env/manycore/ciop_iob.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/verif/env/manycore/cross_module.tmp.h"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/rtl/chip.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/design/proto/blinker.v"]"\
 "[file normalize "$origin_dir/../../piton/verif/env/manycore/manycore_top.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/design/proto/bram_sdp_4096x144_wrapper.v"]"\
 "[file normalize "$origin_dir/../../piton/design/proto/bram_sdp_1024x64_wrapper.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/srams/rtl/sram_wrappers/sram_1rw_128x132.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/ucb_flow_2buf.v"]"\
 "[file normalize "$origin_dir/../../piton/design/proto/bram_sdp_256x272_wrapper.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_1rw_256x272.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/design/proto/bram_sdp_128x288_wrapper.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_1rw_128x288.v.xlx.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_3to1.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_3b.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_2b.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_denorm_3to1.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_denorm_3b.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl4.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl3.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl2.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl1.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_frac.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_denorm_frac.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_64b.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_53b.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_rptr_min_global.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_rptr_macros.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_out_dp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_out_ctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_mul_frac_dp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_mul_exp_dp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_in_dp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_div_frac_dp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_div_exp_dp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_add_frac_dp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_add_exp_dp.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_rptr_groups.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_out.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_mul.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_in.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_div.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_add.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_buf.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/chip_bridge/rtl/sync_fifo.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/fpu/rtl/fpu_arb.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/chip_bridge/rtl/async_fifo.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/chip_bridge/rtl/chip_bridge.v"]"\
 "[file normalize "$origin_dir/../../piton/design/proto/bram_sdp_4096x512_wrapper.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/fpga_bridge/rtl/fpga_bridge.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/synchronizer_asr.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/cluster_header_sync.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/sync_pulse_synchronizer.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/test_stub_scan.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/synchronizer_asr_dup.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/dbl_buf.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/ucb_flow_spi.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/test_stub_bist.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/ucb_flow_jbi.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/cluster_header_dup.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/ucb_noflow.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/cmp_sram_redhdr.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/cluster_header.v"]"\
 "[file normalize "$origin_dir/../../piton/design/chip/tile/common/rtl/cluster_header_ctu.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/mem_io_splitter/rtl/mem_io_splitter.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/iosplitter_axi_lite/rtl/iosplitter_axi_lite.v"]"\
 "[file normalize "$origin_dir/../../piton/design/proto/bram_sdp_256x512_wrapper.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/iosplitter_axi_lite/rtl/iosplitter_axi_lite_updated.v"]"\
 "[file normalize "$origin_dir/../test_proto.coe"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_256x128/artix7_bram_256x128.bd"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_128x288/artix7_bram_128x288.bd"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_256x272/artix7_bram_256x272.bd"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_4096x144/artix7_bram_4096x144.bd"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_1024x64/artix7_bram_1024x64.bd"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_2p_256x176/artix7_bram_2p_256x176.bd"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_128x512/artix7_bram_128x512.bd"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_512x32/artix7_bram_512x32.bd"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_512x128/artix7_bram_512x128.bd"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_128x160/artix7_bram_128x160.bd"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_2p_128x176/artix7_bram_2p_128x176.bd"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_512x64/artix7_bram_512x64.bd"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_2048x144/artix7_bram_2048x144.bd"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_128x108/artix7_bram_128x108.bd"]"\
 "[file normalize "$origin_dir/ip_cores/artix7_bram_128x80/artix7_bram_128x80.bd"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/mc/rtl/mc_top.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/io_ctrl/rtl/io_ctrl_top.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/mc/rtl/pkt_trans_dp_wide.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/mem_io_splitter/rtl/uart_boot_splitter.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/mig_trans_intfc/mig_async_fifo.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/noc_axilite_bridge/rtl/noc_axilite_bridge.v"]"\
 "[file normalize "$origin_dir/ip_cores/mig_7series_0/mig_a.prj"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/io_ctrl/rtl/uart_top.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/io_ctrl/rtl/uart_writer.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/io_ctrl/rtl/uart_mux.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/io_ctrl/rtl/uart_reader.v"]"\
 "[file normalize "$origin_dir/uart_data.coe"]"\
 "[file normalize "$origin_dir/uart_addr.coe"]"\
 "[file normalize "$origin_dir/mem_uart_done.coe"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/mc/rtl/mig_mux.v"]"\
 "[file normalize "$origin_dir/../../piton/design/fpga/mc/rtl/mig_addr_translator.v"]"\
 "[file normalize "$origin_dir/../../piton/verif/env/common/fake_boot_ctrl.v.xlx.v"]"\
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "include/uart16550_define.vh"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog Header" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "1" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "include/mc_define.h"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog Header" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "1" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "include/dmbr_define.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "1" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "include/define.vh"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog Header" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "1" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "include/l15.vh"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog Header" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "1" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "include/network_define.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_esl_stsm.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_esl_shiftreg.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_esl_rtsm.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_esl_lfsr.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_esl_htsm.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_esl_counter.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_irf_register.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/swrvr_clib.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/swrvr_dlib.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_esl_fsm.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_rndrob.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_ecl_cnt6.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_eclcomp7.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_aluspr.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_aluor32.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_aluadder64.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_irf_register8.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_irf_register16.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "proto/bram_sdp_128x80_wrapper.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/u1.beh.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/tlu_rrobin_picker.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/tlu_prencoder16.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/tlu_addern_32.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "sram_wrappers/sram_1rw_128x78.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_tlu_zcmp64.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_tlu_penc64.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_tlu_dec64.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_thrfsm.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_thrcmpl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_swpla.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_rndrob.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_par34.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_par32.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_par16.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_milfsm.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_lru4.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_lfsr5.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_incr46.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_esl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_ctr5.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_cmp35.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ffu_part_add32.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ffu_ctl_visctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_rml_inc3.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_rml_cwp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_reg.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_ecl_wb.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_ecl_mdqctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_ecl_eccctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_ecl_divcntl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_eclccr.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_eclbyplog_rs1.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_eclbyplog.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_ecc_dec.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_div_yreg.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_div_32eql.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_byp_eccgen.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_alu_16eql.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_aluzcmp64.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_alulogic.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_aluaddsub.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/mul64.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/m1.beh.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_rrobin_picker2.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_pcx_qmon.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_dc_parity_gen.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_dcache_lfsr.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_asi_decode.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_irf.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/tlu_tdp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/tlu_tcl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/tlu_pib.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/tlu_mmu_dp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/tlu_mmu_ctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/tlu_misctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/tlu_incr64.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/tlu_hyperv.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_tlu_intdp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_tlu_intctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_mul_dp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_mul_cntl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_wseldp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_swl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_sscan.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_invctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_imd.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_ifqdp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_ifqctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_fdp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_fcl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_errdp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_errctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_dec.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_dcl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ffu_vis.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ffu_dp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ffu_ctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_shft.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_rml.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_ecl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_ecc.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_div.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_byp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_alu.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/one_of_five.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_tlbdp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_tagdp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_stb_rwdp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_stb_rwctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_stb_ctldp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_stb_ctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_qdp2.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_qdp1.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_qctl2.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_qctl1.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_excpctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_dctldp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_dctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_dcdp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l15_priority_encoder.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/dynamic_input_route_request_calc.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_tlb.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_scm.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_rf32x80.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_rf32x152b.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_rf16x32.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_rf16x160.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_irf_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_idct.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_icd.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_frf.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bw_r_dcd.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "proto/bram_sdp_512x64_wrapper.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "proto/bram_sdp_2048x144_wrapper.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "proto/bram_sdp_128x108_wrapper.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/tlu.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "sram_wrappers/sram_l2_tag.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "sram_wrappers/sram_l2_state.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "sram_wrappers/sram_l2_dir.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "sram_wrappers/sram_l2_data.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_mul_top.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ffu.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/space_avail_top.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/network_input_blk_multi_out.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_priority_encoder.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_data_pgen.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_data_ecc.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l15_home_encoder.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l15_hmc.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/flat_id_to_xy.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/dynamic_output_datapath.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/dynamic_output_control.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/dynamic_input_control.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/tlu_nospu_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "sram_wrappers/sram_l15_tag.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "sram_wrappers/sram_l15_hmt.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "sram_wrappers/sram_l15_data.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_mul_top_nospu_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ifu_nospu_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_ffu_nospu_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_exu_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/simplenocbuffer.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/pcx_decoder.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/pcx_buffer.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/one_of_eight.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/noc3encoder.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/noc3buffer.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/noc2decoder.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/noc1encoder.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/noc1buffer.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/net_dff.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/lsu_nospu_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_tag.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_state.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_smc.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_pipe2_dpath.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_pipe2_ctrl.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_pipe2_buf_in.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_pipe1_dpath.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_pipe1_ctrl.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_pipe1_buf_out.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_pipe1_buf_in.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_mshr_decoder.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_mshr.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_encoder.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_dir.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_decoder.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_data.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_broadcast_counter.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l15_rf_128x8.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l15_rf_128x6.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l15_rf_128x12.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l15_pipeline.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l15_mshr.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l15_csm.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l15_cpxencoder.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/flip_bus.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/dynamic_output_top.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/dynamic_input_top_4.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/dynamic_input_top_16.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/cpx_spc_rpt.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/cpx_spc_buf.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/cfg_asi.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/bus_compare_equal.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/ucb_bus_out.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/ucb_bus_in.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/synchronizer.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "include/jtag.vh"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog Header" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/rtap_ucb_transmitter.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/rtap_ucb_receiver.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_tag_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_state_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_smc_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_pipe2.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_pipe1.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_mshr_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_dir_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_data_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_config_regs.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2_broadcast_counter_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l15.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/jtag_interface_tap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/dynamic_node_top.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/valrdy_to_credit.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sparc_core.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/rtap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l2.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/l15_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/jtag_ucb_transmitter.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/jtag_ucb_receiver.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/jtag_interface.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/jtag_ctap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_arb_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/dynamic_node_top_wrap.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/dmbr.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/credit_to_valrdy.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/cpx_arbitrator.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/config_regs.tmp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/clk_gating_latch.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "proto/bram_sdp_128x512_wrapper.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "proto/bram_map.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/tile.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/OCI.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/jtag.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "common/fake_mem_ctrl.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "manycore/ciop_iob.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "manycore/cross_module.tmp.h"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog Header" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/chip.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "proto/blinker.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "manycore/manycore_top.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "proto/bram_sdp_4096x144_wrapper.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "proto/bram_sdp_1024x64_wrapper.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "sram_wrappers/sram_1rw_128x132.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/ucb_flow_2buf.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "proto/bram_sdp_256x272_wrapper.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "sram_wrappers/sram_1rw_256x272.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "proto/bram_sdp_128x288_wrapper.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "sram_wrappers/sram_1rw_128x288.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_in2_gt_in1_3to1.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_in2_gt_in1_3b.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_in2_gt_in1_2b.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_denorm_3to1.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_denorm_3b.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_cnt_lead0_lvl4.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_cnt_lead0_lvl3.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_cnt_lead0_lvl2.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_cnt_lead0_lvl1.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_in2_gt_in1_frac.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_denorm_frac.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_cnt_lead0_64b.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_cnt_lead0_53b.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_rptr_min_global.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_rptr_macros.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_out_dp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_out_ctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_mul_frac_dp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_mul_exp_dp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_mul_ctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_in_dp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_in_ctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_div_frac_dp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_div_exp_dp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_div_ctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_add_frac_dp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_add_exp_dp.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_add_ctl.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_rptr_groups.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_out.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_mul.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_in.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_div.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_add.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_buf.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sync_fifo.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpu_arb.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/chip_net_chooser_32.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/async_fifo.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpga_net_chooser_32.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/chip_bridge_send_32.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/chip_bridge_rcv_32.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpga_bridge_send_32.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpga_bridge_rcv_32.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/chip_bridge.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "proto/bram_sdp_4096x512_wrapper.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/fpga_bridge.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/synchronizer_asr.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/cluster_header_sync.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/sync_pulse_synchronizer.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/test_stub_scan.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/synchronizer_asr_dup.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/dbl_buf.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/ucb_flow_spi.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/test_stub_bist.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/ucb_flow_jbi.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/cluster_header_dup.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/ucb_noflow.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/cmp_sram_redhdr.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/cluster_header.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/cluster_header_ctu.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/mem_io_splitter.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/iosplitter_axi_lite.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "SystemVerilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "proto/bram_sdp_256x512_wrapper.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/iosplitter_axi_lite_updated.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "build/test_proto.coe"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "scoped_to_cells" "" $file_obj
set_property "scoped_to_ref" "" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_256x128/artix7_bram_256x128.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_128x288/artix7_bram_128x288.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_256x272/artix7_bram_256x272.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_4096x144/artix7_bram_4096x144.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_1024x64/artix7_bram_1024x64.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_2p_256x176/artix7_bram_2p_256x176.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_128x512/artix7_bram_128x512.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_512x32/artix7_bram_512x32.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_512x128/artix7_bram_512x128.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_128x160/artix7_bram_128x160.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_2p_128x176/artix7_bram_2p_128x176.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_512x64/artix7_bram_512x64.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_2048x144/artix7_bram_2048x144.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_128x108/artix7_bram_128x108.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "artix7_bram_128x80/artix7_bram_128x80.bd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "0" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "is_locked" "0" $file_obj
}
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "None" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/mc_top.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/io_ctrl_top.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/pkt_trans_dp_wide.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/uart_boot_splitter.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "mig_trans_intfc/mig_async_fifo.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/noc_axilite_bridge.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "mig_7series_0/mig_a.prj"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "scoped_to_cells" "" $file_obj
set_property "scoped_to_ref" "" $file_obj
set_property "used_in" "synthesis" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/uart_top.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/uart_writer.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/uart_mux.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/uart_reader.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "nexys4ddr/uart_data.coe"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "scoped_to_cells" "" $file_obj
set_property "scoped_to_ref" "" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "nexys4ddr/uart_addr.coe"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "scoped_to_cells" "" $file_obj
set_property "scoped_to_ref" "" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "nexys4ddr/mem_uart_done.coe"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "scoped_to_cells" "" $file_obj
set_property "scoped_to_ref" "" $file_obj
set_property "used_in" "synthesis simulation" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/mig_mux.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "rtl/mig_addr_translator.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

set file "common/fake_boot_ctrl.v.xlx.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "Verilog" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property "design_mode" "RTL" $obj
set_property "edif_extra_search_paths" "" $obj
set_property "generic" "" $obj
set_property "include_dirs" "[file normalize "$DV_ROOT/design/include"] [file normalize "$DV_ROOT/verif/env/manycore"] [file normalize "$DV_ROOT/design/fpga/include"]" $obj
set_property "lib_map_file" "" $obj
set_property "loop_count" "1000" $obj
set_property "name" "sources_1" $obj
set_property "top" "cmp_top" $obj
set_property "verilog_define" "NO_SCAN PITON_PROTO_SYNTH FPGA_SYN_1THREAD FPGA_SYN PITON_PROTO NO_USE_IBM_SRAMS L2_32K_4WAY PITON_NO_FPU PITON_NO_DMBR NEXYS4DDR_BOARD PITON_PROTO_MC_DDR3 PITON_PROTO_NO_MON PITON_FPGA_BRAM_BOOT_TEST NO_RLT_CSM" $obj
set_property "verilog_uppercase" "0" $obj

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 "[file normalize "$origin_dir/ip_cores/bram_256x512/bram_256x512.xci"]"\
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "bram_256x512/bram_256x512.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "Singular" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 "[file normalize "$origin_dir/ip_cores/clk_wiz_0/clk_wiz_0.xci"]"\
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "clk_wiz_0/clk_wiz_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "Singular" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 "[file normalize "$origin_dir/ip_cores/mig_7series_0/mig_7series_0.xci"]"\
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "mig_7series_0/mig_7series_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "Singular" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 "[file normalize "$origin_dir/ip_cores/afifo_mem_splitter/afifo_mem_splitter.xci"]"\
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "afifo_mem_splitter/afifo_mem_splitter.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "Singular" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 "[file normalize "$origin_dir/ip_cores/afifo_splitter_mem/afifo_splitter_mem.xci"]"\
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "afifo_splitter_mem/afifo_splitter_mem.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "Singular" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 "[file normalize "$origin_dir/ip_cores/uart_16550/uart_16550.xci"]"\
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "uart_16550/uart_16550.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "Singular" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 "[file normalize "$origin_dir/ip_cores/atg_uart_init/atg_uart_init.xci"]"\
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "atg_uart_init/atg_uart_init.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "Singular" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 "[file normalize "$origin_dir/ip_cores/uart_mig_afifo/uart_mig_afifo.xci"]"\
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "uart_mig_afifo/uart_mig_afifo.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "Singular" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 "[file normalize "$origin_dir/ip_cores/mem_uart_done/mem_uart_done.xci"]"\
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "mem_uart_done/mem_uart_done.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
if { ![get_property "is_locked" $file_obj] } {
  set_property "generate_synth_checkpoint" "1" $file_obj
}
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property "synth_checkpoint_mode" "Singular" $file_obj
}
set_property "used_in" "synthesis implementation simulation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_simulation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj


# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/constraints.xdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/constraints.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property "file_type" "XDC" $file_obj
set_property "is_enabled" "1" $file_obj
set_property "is_global_include" "0" $file_obj
set_property "library" "xil_defaultlib" $file_obj
set_property "path_mode" "RelativeFirst" $file_obj
set_property "processing_order" "NORMAL" $file_obj
set_property "scoped_to_cells" "" $file_obj
set_property "scoped_to_ref" "" $file_obj
set_property "used_in" "synthesis implementation" $file_obj
set_property "used_in_implementation" "1" $file_obj
set_property "used_in_synthesis" "1" $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property "name" "constrs_1" $obj
set_property "target_constrs_file" "[file normalize "$origin_dir/constraints.xdc"]" $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Empty (no sources present)

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property "generic" "" $obj
set_property "include_dirs" "" $obj
set_property "name" "sim_1" $obj
set_property "nl.cell" "" $obj
set_property "nl.incl_unisim_models" "0" $obj
set_property "nl.process_corner" "slow" $obj
set_property "nl.rename_top" "" $obj
set_property "nl.sdf_anno" "1" $obj
set_property "nl.write_all_overrides" "0" $obj
set_property "runtime" "1000ns" $obj
set_property "source_set" "sources_1" $obj
set_property "top" "" $obj
set_property "unit_under_test" "" $obj
set_property "verilog_define" "" $obj
set_property "verilog_uppercase" "0" $obj
set_property "xelab.debug_level" "typical" $obj
set_property "xelab.dll" "0" $obj
set_property "xelab.load_glbl" "1" $obj
set_property "xelab.more_options" "" $obj
set_property "xelab.mt_level" "auto" $obj
set_property "xelab.nosort" "0" $obj
set_property "xelab.rangecheck" "0" $obj
set_property "xelab.relax" "1" $obj
set_property "xelab.sdf_delay" "sdfmax" $obj
set_property "xelab.snapshot" "" $obj
set_property "xelab.unifast" "0" $obj
set_property "xsim.compile.xvhdl.more_options" "" $obj
set_property "xsim.compile.xvhdl.nosort" "0" $obj
set_property "xsim.compile.xvlog.more_options" "" $obj
set_property "xsim.compile.xvlog.nosort" "0" $obj
set_property "xsim.elaborate.debug_level" "typical" $obj
set_property "xsim.elaborate.load_glbl" "1" $obj
set_property "xsim.elaborate.mt_level" "auto" $obj
set_property "xsim.elaborate.rangecheck" "0" $obj
set_property "xsim.elaborate.relax" "1" $obj
set_property "xsim.elaborate.sdf_delay" "sdfmax" $obj
set_property "xsim.elaborate.snapshot" "" $obj
set_property "xsim.elaborate.unifast" "0" $obj
set_property "xsim.elaborate.xelab.more_options" "" $obj
set_property "xsim.more_options" "" $obj
set_property "xsim.saif" "" $obj
set_property "xsim.simulate.runtime" "1000ns" $obj
set_property "xsim.simulate.saif" "" $obj
set_property "xsim.simulate.uut" "" $obj
set_property "xsim.simulate.wdb" "" $obj
set_property "xsim.simulate.xsim.more_options" "" $obj
set_property "xsim.tclbatch" "" $obj
set_property "xsim.view" "" $obj
set_property "xsim.wdb" "" $obj

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
  create_run -name synth_1 -part xc7a100tcsg324-1 -flow {Vivado Synthesis 2014} -strategy "Flow_AreaOptimized_High" -constrset constrs_1
} else {
  set_property strategy "Flow_AreaOptimized_High" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2014" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property "constrset" "constrs_1" $obj
set_property "description" "Performs general area optimizations including changing the threshold for control set optimizations, forcing ternary adder implementation, applying lower thresholds for use of carry chain in comparators and also area optimized mux optimizations." $obj
set_property "flow" "Vivado Synthesis 2014" $obj
set_property "name" "synth_1" $obj
set_property "needs_refresh" "1" $obj
set_property "part" "xc7a100tcsg324-1" $obj
set_property "srcset" "sources_1" $obj
set_property "strategy" "Flow_AreaOptimized_High" $obj
set_property "incremental_checkpoint" "" $obj
set_property "steps.synth_design.tcl.pre" "" $obj
set_property "steps.synth_design.tcl.post" "" $obj
set_property "steps.synth_design.args.flatten_hierarchy" "rebuilt" $obj
set_property "steps.synth_design.args.gated_clock_conversion" "off" $obj
set_property "steps.synth_design.args.bufg" "12" $obj
set_property "steps.synth_design.args.fanout_limit" "10000" $obj
set_property "steps.synth_design.args.directive" "AreaOptimizedHigh" $obj
set_property "steps.synth_design.args.fsm_extraction" "auto" $obj
set_property "steps.synth_design.args.keep_equivalent_registers" "0" $obj
set_property "steps.synth_design.args.resource_sharing" "auto" $obj
set_property "steps.synth_design.args.control_set_opt_threshold" "1" $obj
set_property "steps.synth_design.args.no_lc" "0" $obj
set_property "steps.synth_design.args.shreg_min_size" "2" $obj
set_property "steps.synth_design.args.max_bram" "-1" $obj
set_property "steps.synth_design.args.max_dsp" "-1" $obj
set_property -name {steps.synth_design.args.more options} -value {} -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
  create_run -name impl_1 -part xc7a100tcsg324-1 -flow {Vivado Implementation 2014} -strategy "Area_Explore" -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Area_Explore" [get_runs impl_1]
  set_property flow "Vivado Implementation 2014" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property "constrset" "constrs_1" $obj
set_property "description" "Uses multiple optimization algorithms to get potentially fewer LUTs." $obj
set_property "flow" "Vivado Implementation 2014" $obj
set_property "name" "impl_1" $obj
set_property "needs_refresh" "0" $obj
set_property "part" "xc7a100tcsg324-1" $obj
set_property "srcset" "sources_1" $obj
set_property "strategy" "Area_Explore" $obj
set_property "incremental_checkpoint" "" $obj
set_property "steps.opt_design.is_enabled" "1" $obj
set_property "steps.opt_design.tcl.pre" "" $obj
set_property "steps.opt_design.tcl.post" "" $obj
set_property "steps.opt_design.args.verbose" "1" $obj
set_property "steps.opt_design.args.directive" "ExploreArea" $obj
set_property -name {steps.opt_design.args.more options} -value {} -objects $obj
set_property "steps.power_opt_design.is_enabled" "0" $obj
set_property "steps.power_opt_design.tcl.pre" "" $obj
set_property "steps.power_opt_design.tcl.post" "" $obj
set_property -name {steps.power_opt_design.args.more options} -value {} -objects $obj
set_property "steps.place_design.tcl.pre" "" $obj
set_property "steps.place_design.tcl.post" "" $obj
set_property "steps.place_design.args.directive" "Explore" $obj
set_property -name {steps.place_design.args.more options} -value {} -objects $obj
set_property "steps.post_place_power_opt_design.is_enabled" "0" $obj
set_property "steps.post_place_power_opt_design.tcl.pre" "" $obj
set_property "steps.post_place_power_opt_design.tcl.post" "" $obj
set_property -name {steps.post_place_power_opt_design.args.more options} -value {} -objects $obj
set_property "steps.phys_opt_design.is_enabled" "0" $obj
set_property "steps.phys_opt_design.tcl.pre" "" $obj
set_property "steps.phys_opt_design.tcl.post" "" $obj
set_property "steps.phys_opt_design.args.directive" "AggressiveExplore" $obj
set_property -name {steps.phys_opt_design.args.more options} -value {} -objects $obj
set_property "steps.route_design.tcl.pre" "" $obj
set_property "steps.route_design.tcl.post" "" $obj
set_property "steps.route_design.args.directive" "Default" $obj
set_property -name {steps.route_design.args.more options} -value {} -objects $obj
set_property "steps.post_route_phys_opt_design.is_enabled" "0" $obj
set_property "steps.post_route_phys_opt_design.tcl.pre" "" $obj
set_property "steps.post_route_phys_opt_design.tcl.post" "" $obj
set_property "steps.post_route_phys_opt_design.args.directive" "Default" $obj
set_property -name {steps.post_route_phys_opt_design.args.more options} -value {} -objects $obj
set_property "steps.write_bitstream.tcl.pre" "" $obj
set_property "steps.write_bitstream.tcl.post" "" $obj
set_property "steps.write_bitstream.args.raw_bitfile" "1" $obj
set_property "steps.write_bitstream.args.mask_file" "0" $obj
set_property "steps.write_bitstream.args.no_binary_bitfile" "0" $obj
set_property "steps.write_bitstream.args.bin_file" "1" $obj
set_property "steps.write_bitstream.args.logic_location_file" "0" $obj
set_property -name {steps.write_bitstream.args.more options} -value {} -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]

puts "INFO: Project created:nexys4ddr_piton"
