0.6
2019.1
May 24 2019
14:51:52
/home/cenema/Desktop/Xilinx_Projects/CX-204/CX-204-lab6/CX204-LAB6/CX204-LAB6/CX204-LAB6.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/CX-204/CX-204-lab6/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sim_1/new/reg_file_tb.sv,1735057648,systemVerilog,,,,reg_file_tb,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/CX-204/CX-204-lab6/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/inst_mem.sv,1735048176,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/CX-204/CX-204-lab6/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/inst_mem_tb.sv,,inst_mem,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/CX-204/CX-204-lab6/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/inst_mem_tb.sv,1735047869,systemVerilog,,,,inst_mem_tb,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/CX-204/CX-204-lab6/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/reg_file.sv,1735057560,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/CX-204/CX-204-lab6/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sim_1/new/reg_file_tb.sv,,reg_file,,,,,,,,
