/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2012-2014,2018-2021 The Linux Foundation. All rights reserved.
 */

#ifndef _DT_BINDINGS_QCOM_SPMI_VADC_CAF_H
#define _DT_BINDINGS_QCOM_SPMI_VADC_CAF_H

#include <dt-bindings/iio/qcom,spmi-vadc.h>

/* ADC channels for ADC for PMIC7 */

#define ADC7_REF_GND				0x00
#define ADC7_1P25VREF				0x01
#define ADC7_VREF_VADC				0x02
#define ADC7_DIE_TEMP				0x03

#define ADC7_AMUX_THM1				0x04
#define ADC7_AMUX_THM2				0x05
#define ADC7_AMUX_THM3				0x06
#define ADC7_AMUX_THM4				0x07
#define ADC7_AMUX_THM5				0x08
#define ADC7_AMUX_THM6				0x09
#define ADC7_GPIO1				0x0a
#define ADC7_GPIO2				0x0b
#define ADC7_GPIO3				0x0c
#define ADC7_GPIO4				0x0d

#define ADC7_CHG_TEMP				0x10
#define ADC7_USB_IN_V_16			0x11
#define ADC7_VDC_16				0x12
#define ADC7_CC1_ID				0x13
#define ADC7_VREF_BAT_THERM			0x15
#define ADC7_IIN_FB				0x17
#define ADC7_ICHG_SMB				0x18
#define ADC7_IIN_SMB				0x19
#define ADC7_ICHG_FB				0xa1

/* 30k pull-up1 */
#define ADC7_AMUX_THM1_30K_PU			0x24
#define ADC7_AMUX_THM2_30K_PU			0x25
#define ADC7_AMUX_THM3_30K_PU			0x26
#define ADC7_AMUX_THM4_30K_PU			0x27
#define ADC7_AMUX_THM5_30K_PU			0x28
#define ADC7_AMUX_THM6_30K_PU			0x29
#define ADC7_GPIO1_30K_PU			0x2a
#define ADC7_GPIO2_30K_PU			0x2b
#define ADC7_GPIO3_30K_PU			0x2c
#define ADC7_GPIO4_30K_PU			0x2d
#define ADC7_CC1_ID_30K_PU			0x33

/* 100k pull-up2 */
#define ADC7_AMUX_THM1_100K_PU			0x44
#define ADC7_AMUX_THM2_100K_PU			0x45
#define ADC7_AMUX_THM3_100K_PU			0x46
#define ADC7_AMUX_THM4_100K_PU			0x47
#define ADC7_AMUX_THM5_100K_PU			0x48
#define ADC7_AMUX_THM6_100K_PU			0x49
#define ADC7_GPIO1_100K_PU			0x4a
#define ADC7_GPIO2_100K_PU			0x4b
#define ADC7_GPIO3_100K_PU			0x4c
#define ADC7_GPIO4_100K_PU			0x4d
#define ADC7_CC1_ID_100K_PU			0x53

/* 400k pull-up3 */
#define ADC7_AMUX_THM1_400K_PU			0x64
#define ADC7_AMUX_THM2_400K_PU			0x65
#define ADC7_AMUX_THM3_400K_PU			0x66
#define ADC7_AMUX_THM4_400K_PU			0x67
#define ADC7_AMUX_THM5_400K_PU			0x68
#define ADC7_AMUX_THM6_400K_PU			0x69
#define ADC7_GPIO1_400K_PU			0x6a
#define ADC7_GPIO2_400K_PU			0x6b
#define ADC7_GPIO3_400K_PU			0x6c
#define ADC7_GPIO4_400K_PU			0x6d
#define ADC7_CC1_ID_400K_PU			0x73

/* 1/3 Divider */
#define ADC7_GPIO1_DIV3				0x8a
#define ADC7_GPIO2_DIV3				0x8b
#define ADC7_GPIO3_DIV3				0x8c
#define ADC7_GPIO4_DIV3				0x8d

#define ADC7_VPH_PWR				0x8e
#define ADC7_VBAT_SNS				0x8f

#define ADC7_SBUx				0x94
#define ADC7_VBAT_2S_MID			0x96

/* ADC channels for PMIC5 Gen3 */

#define ADC5_GEN3_OFFSET_REF			0x00
#define ADC5_GEN3_1P25VREF			0x01
#define ADC5_GEN3_VREF_VADC			0x02
#define ADC5_GEN3_DIE_TEMP			0x03

#define ADC5_GEN3_AMUX1_THM			0x04
#define ADC5_GEN3_AMUX2_THM			0x05
#define ADC5_GEN3_AMUX3_THM			0x06
#define ADC5_GEN3_AMUX4_THM			0x07
#define ADC5_GEN3_AMUX5_THM			0x08
#define ADC5_GEN3_AMUX6_THM			0x09
#define ADC5_GEN3_AMUX1_GPIO			0x0a
#define ADC5_GEN3_AMUX2_GPIO			0x0b
#define ADC5_GEN3_AMUX3_GPIO			0x0c
#define ADC5_GEN3_AMUX4_GPIO			0x0d

#define ADC5_GEN3_CHG_TEMP			0x10
#define ADC5_GEN3_USB_SNS_V_16			0x11
#define ADC5_GEN3_VIN_DIV16_MUX			0x12
#define ADC5_GEN3_VREF_BAT_THERM		0x15
#define ADC5_GEN3_IIN_FB			0x17
#define ADC5_GEN3_ICHG_SMB			0x18
#define ADC5_GEN3_IIN_SMB			0x19
#define ADC5_GEN3_ICHG_FB			0xa1

/* 30k pull-up1 */
#define ADC5_GEN3_AMUX1_THM_30K_PU		0x24
#define ADC5_GEN3_AMUX2_THM_30K_PU		0x25
#define ADC5_GEN3_AMUX3_THM_30K_PU		0x26
#define ADC5_GEN3_AMUX4_THM_30K_PU		0x27
#define ADC5_GEN3_AMUX5_THM_30K_PU		0x28
#define ADC5_GEN3_AMUX6_THM_30K_PU		0x29
#define ADC5_GEN3_AMUX1_GPIO_30K_PU		0x2a
#define ADC5_GEN3_AMUX2_GPIO_30K_PU		0x2b
#define ADC5_GEN3_AMUX3_GPIO_30K_PU		0x2c
#define ADC5_GEN3_AMUX4_GPIO_30K_PU		0x2d

/* 100k pull-up2 */
#define ADC5_GEN3_AMUX1_THM_100K_PU		0x44
#define ADC5_GEN3_AMUX2_THM_100K_PU		0x45
#define ADC5_GEN3_AMUX3_THM_100K_PU		0x46
#define ADC5_GEN3_AMUX4_THM_100K_PU		0x47
#define ADC5_GEN3_AMUX5_THM_100K_PU		0x48
#define ADC5_GEN3_AMUX6_THM_100K_PU		0x49
#define ADC5_GEN3_AMUX1_GPIO_100K_PU		0x4a
#define ADC5_GEN3_AMUX2_GPIO_100K_PU		0x4b
#define ADC5_GEN3_AMUX3_GPIO_100K_PU		0x4c
#define ADC5_GEN3_AMUX4_GPIO_100K_PU		0x4d

/* 400k pull-up3 */
#define ADC5_GEN3_AMUX1_THM_400K_PU		0x64
#define ADC5_GEN3_AMUX2_THM_400K_PU		0x65
#define ADC5_GEN3_AMUX3_THM_400K_PU		0x66
#define ADC5_GEN3_AMUX4_THM_400K_PU		0x67
#define ADC5_GEN3_AMUX5_THM_400K_PU		0x68
#define ADC5_GEN3_AMUX6_THM_400K_PU		0x69
#define ADC5_GEN3_AMUX1_GPIO_400K_PU		0x6a
#define ADC5_GEN3_AMUX2_GPIO_400K_PU		0x6b
#define ADC5_GEN3_AMUX3_GPIO_400K_PU		0x6c
#define ADC5_GEN3_AMUX4_GPIO_400K_PU		0x6d

/* 1/3 Divider */
#define ADC5_GEN3_AMUX1_GPIO_DIV3		0x8a
#define ADC5_GEN3_AMUX2_GPIO_DIV3		0x8b
#define ADC5_GEN3_AMUX3_GPIO_DIV3		0x8c

#define ADC5_GEN3_VPH_PWR			0x8e
#define ADC5_GEN3_VBAT_SNS_QBG			0x8f

#define ADC5_GEN3_VBAT_SNS_CHGR			0x94
#define ADC5_GEN3_VBAT_2S_MID_QBG		0x96
#define ADC5_GEN3_VBAT_2S_MID_CHGR		0x9d

#define ADC5_OFFSET_EXT2			0xf8

/* VADC scale function index */
#define ADC_SCALE_DEFAULT			0
#define ADC_SCALE_THERM_100K_PULLUP		1
#define ADC_SCALE_PMIC_THERM			2
#define ADC_SCALE_XOTHERM			3
#define ADC_SCALE_PMI_CHG_TEMP			4
#define ADC_SCALE_HW_CALIB_DEFAULT		5
#define ADC_SCALE_HW_CALIB_THERM_100K_PULLUP	6
#define ADC_SCALE_HW_CALIB_XOTHERM		7
#define ADC_SCALE_HW_CALIB_PMIC_THERM		8
#define ADC_SCALE_HW_CALIB_CUR			9
#define ADC_SCALE_HW_CALIB_PM5_CHG_TEMP		10
#define ADC_SCALE_HW_CALIB_PM5_SMB_TEMP		11
#define ADC_SCALE_HW_CALIB_BATT_THERM_100K	12
#define ADC_SCALE_HW_CALIB_BATT_THERM_30K	13
#define ADC_SCALE_HW_CALIB_BATT_THERM_400K	14
#define ADC_SCALE_HW_CALIB_PM5_SMB1398_TEMP	15
#define ADC_SCALE_HW_CALIB_THERM_100K_PU_PM7	16
#define ADC_SCALE_HW_CALIB_PMIC_THERM_PM7	17
#define ADC_SCALE_HW_CALIB_PM7_SMB_TEMP		18
#define ADC_SCALE_HW_CALIB_PM7_CHG_TEMP		19
#define ADC_SCALE_HW_CALIB_CUR_RAW		20
#define ADC_SCALE_HW_CALIB_PM2250_S3_DIE_TEMP	21
#define ADC_SCALE_HW_CALIB_PM5_CUR		22
#define ADC_SCALE_HW_CALIB_PM5_GEN3_BATT_THERM_100K	23
#define ADC_SCALE_HW_CALIB_PM5_GEN3_BATT_ID_100K	24
#define ADC_SCALE_HW_CALIB_PM5_GEN3_USB_IN_I	25

#endif /* _DT_BINDINGS_QCOM_SPMI_VADC_CAF_H */
