<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › cpufreq › s3c2416-cpufreq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>s3c2416-cpufreq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * S3C2416/2450 CPUfreq Support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2011 Heiko Stuebner &lt;heiko@sntech.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * based on s3c64xx_cpufreq.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2009 Wolfson Microelectronics plc</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/cpufreq.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/regulator/consumer.h&gt;</span>
<span class="cp">#include &lt;linux/reboot.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="k">static</span> <span class="n">DEFINE_MUTEX</span><span class="p">(</span><span class="n">cpufreq_lock</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">s3c2416_data</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">armdiv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">armclk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">hclk</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">regulator_latency</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_ARM_S3C2416_CPUFREQ_VCORESCALE</span>
	<span class="k">struct</span> <span class="n">regulator</span> <span class="o">*</span><span class="n">vddarm</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="k">struct</span> <span class="n">cpufreq_frequency_table</span> <span class="o">*</span><span class="n">freq_table</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">is_dvs</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">disable_dvs</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c2416_data</span> <span class="n">s3c2416_cpufreq</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">s3c2416_dvfs</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vddarm_min</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vddarm_max</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* pseudo-frequency for dvs mode */</span>
<span class="cp">#define FREQ_DVS	132333</span>

<span class="cm">/* frequency to sleep and reboot in</span>
<span class="cm"> * it&#39;s essential to leave dvs, as some boards do not reconfigure the</span>
<span class="cm"> * regulator on reboot</span>
<span class="cm"> */</span>
<span class="cp">#define FREQ_SLEEP	133333</span>

<span class="cm">/* Sources for the ARMCLK */</span>
<span class="cp">#define SOURCE_HCLK	0</span>
<span class="cp">#define SOURCE_ARMDIV	1</span>

<span class="cp">#ifdef CONFIG_ARM_S3C2416_CPUFREQ_VCORESCALE</span>
<span class="cm">/* S3C2416 only supports changing the voltage in the dvs-mode.</span>
<span class="cm"> * Voltages down to 1.0V seem to work, so we take what the regulator</span>
<span class="cm"> * can get us.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c2416_dvfs</span> <span class="n">s3c2416_dvfs_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">SOURCE_HCLK</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>  <span class="mi">950000</span><span class="p">,</span> <span class="mi">1250000</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">SOURCE_ARMDIV</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1250000</span><span class="p">,</span> <span class="mi">1350000</span> <span class="p">},</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cpufreq_frequency_table</span> <span class="n">s3c2416_freq_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">SOURCE_HCLK</span><span class="p">,</span> <span class="n">FREQ_DVS</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SOURCE_ARMDIV</span><span class="p">,</span> <span class="mi">133333</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SOURCE_ARMDIV</span><span class="p">,</span> <span class="mi">266666</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SOURCE_ARMDIV</span><span class="p">,</span> <span class="mi">400000</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CPUFREQ_TABLE_END</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cpufreq_frequency_table</span> <span class="n">s3c2450_freq_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">SOURCE_HCLK</span><span class="p">,</span> <span class="n">FREQ_DVS</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SOURCE_ARMDIV</span><span class="p">,</span> <span class="mi">133500</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SOURCE_ARMDIV</span><span class="p">,</span> <span class="mi">267000</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SOURCE_ARMDIV</span><span class="p">,</span> <span class="mi">534000</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CPUFREQ_TABLE_END</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2416_cpufreq_verify_speed</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpufreq_policy</span> <span class="o">*</span><span class="n">policy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c2416_data</span> <span class="o">*</span><span class="n">s3c_freq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c2416_cpufreq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpu</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">cpufreq_frequency_table_verify</span><span class="p">(</span><span class="n">policy</span><span class="p">,</span> <span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">freq_table</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">s3c2416_cpufreq_get_speed</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c2416_data</span> <span class="o">*</span><span class="n">s3c_freq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c2416_cpufreq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* return our pseudo-frequency when in dvs mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">is_dvs</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">FREQ_DVS</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armclk</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2416_cpufreq_set_armdiv</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c2416_data</span> <span class="o">*</span><span class="n">s3c_freq</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armdiv</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span> <span class="o">!=</span> <span class="n">freq</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_set_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armdiv</span><span class="p">,</span> <span class="n">freq</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cpufreq: Failed to set armdiv rate %dkHz: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">freq</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2416_cpufreq_enter_dvs</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c2416_data</span> <span class="o">*</span><span class="n">s3c_freq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_ARM_S3C2416_CPUFREQ_VCORESCALE</span>
	<span class="k">struct</span> <span class="n">s3c2416_dvfs</span> <span class="o">*</span><span class="n">dvfs</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">is_dvs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: already in dvs mode, nothing to do</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: switching armclk to hclk (%lukHz)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">hclk</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_set_parent</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armclk</span><span class="p">,</span> <span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">hclk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cpufreq: Failed to switch armclk to hclk: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#ifdef CONFIG_ARM_S3C2416_CPUFREQ_VCORESCALE</span>
	<span class="cm">/* changing the core voltage is only allowed when in dvs mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">vddarm</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dvfs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c2416_dvfs_table</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>

		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: setting regultor to %d-%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">dvfs</span><span class="o">-&gt;</span><span class="n">vddarm_min</span><span class="p">,</span> <span class="n">dvfs</span><span class="o">-&gt;</span><span class="n">vddarm_max</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">regulator_set_voltage</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">vddarm</span><span class="p">,</span>
					    <span class="n">dvfs</span><span class="o">-&gt;</span><span class="n">vddarm_min</span><span class="p">,</span>
					    <span class="n">dvfs</span><span class="o">-&gt;</span><span class="n">vddarm_max</span><span class="p">);</span>

		<span class="cm">/* when lowering the voltage failed, there is nothing to do */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cpufreq: Failed to set VDDARM: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">is_dvs</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2416_cpufreq_leave_dvs</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c2416_data</span> <span class="o">*</span><span class="n">s3c_freq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_ARM_S3C2416_CPUFREQ_VCORESCALE</span>
	<span class="k">struct</span> <span class="n">s3c2416_dvfs</span> <span class="o">*</span><span class="n">dvfs</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">is_dvs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: not in dvs mode, so can&#39;t leave</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#ifdef CONFIG_ARM_S3C2416_CPUFREQ_VCORESCALE</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">vddarm</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dvfs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c2416_dvfs_table</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>

		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: setting regultor to %d-%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">dvfs</span><span class="o">-&gt;</span><span class="n">vddarm_min</span><span class="p">,</span> <span class="n">dvfs</span><span class="o">-&gt;</span><span class="n">vddarm_max</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">regulator_set_voltage</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">vddarm</span><span class="p">,</span>
					    <span class="n">dvfs</span><span class="o">-&gt;</span><span class="n">vddarm_min</span><span class="p">,</span>
					    <span class="n">dvfs</span><span class="o">-&gt;</span><span class="n">vddarm_max</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cpufreq: Failed to set VDDARM: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="cm">/* force armdiv to hclk frequency for transition from dvs*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armdiv</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">hclk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: force armdiv to hclk frequency (%lukHz)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">hclk</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">s3c2416_cpufreq_set_armdiv</span><span class="p">(</span><span class="n">s3c_freq</span><span class="p">,</span>
					<span class="n">clk_get_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">hclk</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cpufreq: Failed to to set the armdiv to %lukHz: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">hclk</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: switching armclk parent to armdiv (%lukHz)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">clk_get_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armdiv</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_set_parent</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armclk</span><span class="p">,</span> <span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armdiv</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cpufreq: Failed to switch armclk clock parent to armdiv: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">is_dvs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2416_cpufreq_set_target</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpufreq_policy</span> <span class="o">*</span><span class="n">policy</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">target_freq</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">relation</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c2416_data</span> <span class="o">*</span><span class="n">s3c_freq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c2416_cpufreq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpufreq_freqs</span> <span class="n">freqs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">,</span> <span class="n">ret</span><span class="p">,</span> <span class="n">to_dvs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpufreq_lock</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: to %dKHz, relation %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">target_freq</span><span class="p">,</span> <span class="n">relation</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">cpufreq_frequency_table_target</span><span class="p">(</span><span class="n">policy</span><span class="p">,</span> <span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">freq_table</span><span class="p">,</span>
					     <span class="n">target_freq</span><span class="p">,</span> <span class="n">relation</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">i</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">idx</span> <span class="o">=</span> <span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">freq_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">index</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="n">SOURCE_HCLK</span><span class="p">)</span>
		<span class="n">to_dvs</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* switching to dvs when it&#39;s not allowed */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">to_dvs</span> <span class="o">&amp;&amp;</span> <span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">disable_dvs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: entering dvs mode not allowed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">freqs</span><span class="p">.</span><span class="n">cpu</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">freqs</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">freqs</span><span class="p">.</span><span class="n">old</span> <span class="o">=</span> <span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">is_dvs</span> <span class="o">?</span> <span class="n">FREQ_DVS</span>
				     <span class="o">:</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armclk</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="cm">/* When leavin dvs mode, always switch the armdiv to the hclk rate</span>
<span class="cm">	 * The S3C2416 has stability issues when switching directly to</span>
<span class="cm">	 * higher frequencies.</span>
<span class="cm">	 */</span>
	<span class="n">freqs</span><span class="p">.</span><span class="n">new</span> <span class="o">=</span> <span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">is_dvs</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">to_dvs</span><span class="p">)</span>
				<span class="o">?</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">hclk</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span>
				<span class="o">:</span> <span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">freq_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">frequency</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: Transition %d-%dkHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">freqs</span><span class="p">.</span><span class="n">old</span><span class="p">,</span> <span class="n">freqs</span><span class="p">.</span><span class="n">new</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">to_dvs</span> <span class="o">&amp;&amp;</span> <span class="n">freqs</span><span class="p">.</span><span class="n">old</span> <span class="o">==</span> <span class="n">freqs</span><span class="p">.</span><span class="n">new</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">cpufreq_notify_transition</span><span class="p">(</span><span class="o">&amp;</span><span class="n">freqs</span><span class="p">,</span> <span class="n">CPUFREQ_PRECHANGE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">to_dvs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: enter dvs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">s3c2416_cpufreq_enter_dvs</span><span class="p">(</span><span class="n">s3c_freq</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">is_dvs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: leave dvs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">s3c2416_cpufreq_leave_dvs</span><span class="p">(</span><span class="n">s3c_freq</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: change armdiv to %dkHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">freqs</span><span class="p">.</span><span class="n">new</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">s3c2416_cpufreq_set_armdiv</span><span class="p">(</span><span class="n">s3c_freq</span><span class="p">,</span> <span class="n">freqs</span><span class="p">.</span><span class="n">new</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">cpufreq_notify_transition</span><span class="p">(</span><span class="o">&amp;</span><span class="n">freqs</span><span class="p">,</span> <span class="n">CPUFREQ_POSTCHANGE</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpufreq_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_ARM_S3C2416_CPUFREQ_VCORESCALE</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">s3c2416_cpufreq_cfg_regulator</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c2416_data</span> <span class="o">*</span><span class="n">s3c_freq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">,</span> <span class="n">v</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">found</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpufreq_frequency_table</span> <span class="o">*</span><span class="n">freq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s3c2416_dvfs</span> <span class="o">*</span><span class="n">dvfs</span><span class="p">;</span>

	<span class="n">count</span> <span class="o">=</span> <span class="n">regulator_count_voltages</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">vddarm</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cpufreq: Unable to check supported voltages</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">freq</span> <span class="o">=</span> <span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">freq_table</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">count</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">freq</span><span class="o">-&gt;</span><span class="n">frequency</span> <span class="o">!=</span> <span class="n">CPUFREQ_TABLE_END</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">freq</span><span class="o">-&gt;</span><span class="n">frequency</span> <span class="o">==</span> <span class="n">CPUFREQ_ENTRY_INVALID</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">dvfs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c2416_dvfs_table</span><span class="p">[</span><span class="n">freq</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">];</span>
		<span class="n">found</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="cm">/* Check only the min-voltage, more is always ok on S3C2416 */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">v</span> <span class="o">=</span> <span class="n">regulator_list_voltage</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">vddarm</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">&gt;=</span> <span class="n">dvfs</span><span class="o">-&gt;</span><span class="n">vddarm_min</span><span class="p">)</span>
				<span class="n">found</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">found</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: %dkHz unsupported by regulator</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">freq</span><span class="o">-&gt;</span><span class="n">frequency</span><span class="p">);</span>
			<span class="n">freq</span><span class="o">-&gt;</span><span class="n">frequency</span> <span class="o">=</span> <span class="n">CPUFREQ_ENTRY_INVALID</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">freq</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Guessed */</span>
	<span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">regulator_latency</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">*</span> <span class="mi">1000</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2416_cpufreq_reboot_notifier_evt</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">this</span><span class="p">,</span>
					       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">ptr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c2416_data</span> <span class="o">*</span><span class="n">s3c_freq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c2416_cpufreq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpufreq_lock</span><span class="p">);</span>

	<span class="cm">/* disable further changes */</span>
	<span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">disable_dvs</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpufreq_lock</span><span class="p">);</span>

	<span class="cm">/* some boards don&#39;t reconfigure the regulator on reboot, which</span>
<span class="cm">	 * could lead to undervolting the cpu when the clock is reset.</span>
<span class="cm">	 * Therefore we always leave the DVS mode on reboot.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">is_dvs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: leave dvs on reboot</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cpufreq_driver_target</span><span class="p">(</span><span class="n">cpufreq_cpu_get</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">FREQ_SLEEP</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">NOTIFY_BAD</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">NOTIFY_DONE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">s3c2416_cpufreq_reboot_notifier</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">notifier_call</span> <span class="o">=</span> <span class="n">s3c2416_cpufreq_reboot_notifier_evt</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">s3c2416_cpufreq_driver_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpufreq_policy</span> <span class="o">*</span><span class="n">policy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c2416_data</span> <span class="o">*</span><span class="n">s3c_freq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c2416_cpufreq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpufreq_frequency_table</span> <span class="o">*</span><span class="n">freq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">msysclk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpu</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">msysclk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;msysclk&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">msysclk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">msysclk</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cpufreq: Unable to obtain msysclk: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * S3C2416 and S3C2450 share the same processor-ID and also provide no</span>
<span class="cm">	 * other means to distinguish them other than through the rate of</span>
<span class="cm">	 * msysclk. On S3C2416 msysclk runs at 800MHz and on S3C2450 at 533MHz.</span>
<span class="cm">	 */</span>
	<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">msysclk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">==</span> <span class="mi">800</span> <span class="o">*</span> <span class="mi">1000</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;cpufreq: msysclk running at %lukHz, using S3C2416 frequency table</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">rate</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>
		<span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">freq_table</span> <span class="o">=</span> <span class="n">s3c2416_freq_table</span><span class="p">;</span>
		<span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">max_freq</span> <span class="o">=</span> <span class="mi">400000</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000</span> <span class="o">==</span> <span class="mi">534000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;cpufreq: msysclk running at %lukHz, using S3C2450 frequency table</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">rate</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>
		<span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">freq_table</span> <span class="o">=</span> <span class="n">s3c2450_freq_table</span><span class="p">;</span>
		<span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">max_freq</span> <span class="o">=</span> <span class="mi">534000</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* not needed anymore */</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">msysclk</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">freq_table</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cpufreq: No frequency information for this CPU, msysclk at %lukHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">rate</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">is_dvs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armdiv</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;armdiv&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armdiv</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armdiv</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cpufreq: Unable to obtain ARMDIV: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">hclk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">hclk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">hclk</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cpufreq: Unable to obtain HCLK: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_hclk</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* chech hclk rate, we only support the common 133MHz for now</span>
<span class="cm">	 * hclk could also run at 66MHz, but this not often used</span>
<span class="cm">	 */</span>
	<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">hclk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;</span> <span class="mi">133</span> <span class="o">*</span> <span class="mi">1000</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cpufreq: HCLK not at 133MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">clk_put</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">hclk</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_armclk</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armclk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;armclk&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armclk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armclk</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cpufreq: Unable to obtain ARMCLK: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_armclk</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#ifdef CONFIG_ARM_S3C2416_CPUFREQ_VCORESCALE</span>
	<span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">vddarm</span> <span class="o">=</span> <span class="n">regulator_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;vddarm&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">vddarm</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">vddarm</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;cpufreq: Failed to obtain VDDARM: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_vddarm</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">s3c2416_cpufreq_cfg_regulator</span><span class="p">(</span><span class="n">s3c_freq</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">regulator_latency</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">freq</span> <span class="o">=</span> <span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">freq_table</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">freq</span><span class="o">-&gt;</span><span class="n">frequency</span> <span class="o">!=</span> <span class="n">CPUFREQ_TABLE_END</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* special handling for dvs mode */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">freq</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">hclk</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: %dkHz unsupported as it would need unavailable dvs mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					 <span class="n">freq</span><span class="o">-&gt;</span><span class="n">frequency</span><span class="p">);</span>
				<span class="n">freq</span><span class="o">-&gt;</span><span class="n">frequency</span> <span class="o">=</span> <span class="n">CPUFREQ_ENTRY_INVALID</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">freq</span><span class="o">++</span><span class="p">;</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="cm">/* Check for frequencies we can generate */</span>
		<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_round_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armdiv</span><span class="p">,</span>
				      <span class="n">freq</span><span class="o">-&gt;</span><span class="n">frequency</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
		<span class="n">rate</span> <span class="o">/=</span> <span class="mi">1000</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">!=</span> <span class="n">freq</span><span class="o">-&gt;</span><span class="n">frequency</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpufreq: %dkHz unsupported by clock (clk_round_rate return %lu)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">freq</span><span class="o">-&gt;</span><span class="n">frequency</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
			<span class="n">freq</span><span class="o">-&gt;</span><span class="n">frequency</span> <span class="o">=</span> <span class="n">CPUFREQ_ENTRY_INVALID</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">freq</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">policy</span><span class="o">-&gt;</span><span class="n">cur</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armclk</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="cm">/* Datasheet says PLL stabalisation time must be at least 300us,</span>
<span class="cm">	 * so but add some fudge. (reference in LOCKCON0 register description)</span>
<span class="cm">	 */</span>
	<span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">transition_latency</span> <span class="o">=</span> <span class="p">(</span><span class="mi">500</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">+</span>
					     <span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">regulator_latency</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">cpufreq_frequency_table_cpuinfo</span><span class="p">(</span><span class="n">policy</span><span class="p">,</span> <span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">freq_table</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_freq_table</span><span class="p">;</span>

	<span class="n">cpufreq_frequency_table_get_attr</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">freq_table</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">register_reboot_notifier</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c2416_cpufreq_reboot_notifier</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_freq_table:</span>
<span class="cp">#ifdef CONFIG_ARM_S3C2416_CPUFREQ_VCORESCALE</span>
	<span class="n">regulator_put</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">vddarm</span><span class="p">);</span>
<span class="nl">err_vddarm:</span>
<span class="cp">#endif</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armclk</span><span class="p">);</span>
<span class="nl">err_armclk:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">hclk</span><span class="p">);</span>
<span class="nl">err_hclk:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">s3c_freq</span><span class="o">-&gt;</span><span class="n">armdiv</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">freq_attr</span> <span class="o">*</span><span class="n">s3c2416_cpufreq_attr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">cpufreq_freq_attr_scaling_available_freqs</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cpufreq_driver</span> <span class="n">s3c2416_cpufreq_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>		<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">verify</span>		<span class="o">=</span> <span class="n">s3c2416_cpufreq_verify_speed</span><span class="p">,</span>
	<span class="p">.</span><span class="n">target</span>		<span class="o">=</span> <span class="n">s3c2416_cpufreq_set_target</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get</span>		<span class="o">=</span> <span class="n">s3c2416_cpufreq_get_speed</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="n">s3c2416_cpufreq_driver_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;s3c2416&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">attr</span>		<span class="o">=</span> <span class="n">s3c2416_cpufreq_attr</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">s3c2416_cpufreq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cpufreq_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c2416_cpufreq_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_init</span><span class="p">(</span><span class="n">s3c2416_cpufreq_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
