Super! Pokraƒçujme teda kompletiz√°ciou **AXI4-Stream to HDMI** cesty v SystemVerilogu.

Zlo≈æ√≠me to do funkƒçn√©ho celku v ≈°tyroch hlavn√Ωch blokoch:

---

### üß± **1. Modul: `axis_to_rgb`**

Zabezpeƒçuje prijatie pixelov z AXIS rozhrania a ich konverziu do RGB form√°tu.

```systemverilog
module axis_to_rgb #(
    parameter DATA_WIDTH = 24  // RGB888
)(
    input  logic                  clk,
    input  logic                  rst,

    // AXI4-Stream interface
    input  logic [DATA_WIDTH-1:0] s_axis_tdata,
    input  logic                  s_axis_tvalid,
    output logic                  s_axis_tready,
    input  logic                  s_axis_tlast,
    input  logic                  s_axis_tuser,

    // Output RGB
    output logic [7:0]            rgb_r,
    output logic [7:0]            rgb_g,
    output logic [7:0]            rgb_b,
    output logic                  rgb_valid
);

    assign s_axis_tready = 1'b1;  // Always ready to accept
    assign rgb_r = s_axis_tdata[23:16];
    assign rgb_g = s_axis_tdata[15:8];
    assign rgb_b = s_axis_tdata[7:0];
    assign rgb_valid = s_axis_tvalid;

endmodule
```

---

### üé® **2. Modul: `rgb2tmds`**

Kod√©r RGB + sync sign√°lov do TMDS k√≥du.

*(Z√°kladn√° verzia, iba pre 1 kan√°l ‚Äì roz≈°√≠rime podƒæa potreby)*

```systemverilog
module rgb2tmds (
    input  logic         clk,
    input  logic         rst,
    input  logic [7:0]   data,
    input  logic         c0,     // hsync
    input  logic         c1,     // vsync
    input  logic         de,     // data enable (akt√≠vne pixelov√© d√°ta)
    output logic [9:0]   tmds_out
);
    // Implement√°cia TMDS k√≥dovania (zjednodu≈°en√° pre prezent√°ciu)
    // Skutoƒçn√Ω TMDS obsahuje rovnov√°hu jedniƒçiek a n√∫l, invertovanie atƒè.

    always_ff @(posedge clk or posedge rst) begin
        if (rst)
            tmds_out <= 10'b0;
        else if (!de) begin
            // Control data (sync pulses)
            case ({c1, c0})
                2'b00: tmds_out <= 10'b1101010100;
                2'b01: tmds_out <= 10'b0010101011;
                2'b10: tmds_out <= 10'b0101010100;
                2'b11: tmds_out <= 10'b1010101011;
            endcase
        end else begin
            // Simple 8b/10b passthrough (real impl. requires balance)
            tmds_out <= {2'b01, data}; // simplifikovan√Ω TMDS
        end
    end

endmodule
```

---

### üåÄ **3. Modul: `tmds_serializer`**

Serializuje 10-bit TMDS d√°ta do 1-bitov√©ho toku (na vysokom takte, napr. 10√ó pixel\_clk).

```systemverilog
module tmds_serializer (
    input  logic         clk_serial,  // 10x pixel_clk
    input  logic         clk_pixel,
    input  logic [9:0]   tmds_data,
    output logic         tmds_out
);

    logic [9:0] shift_reg;
    logic [3:0] bit_cnt;

    always_ff @(posedge clk_pixel) begin
        shift_reg <= tmds_data;
        bit_cnt   <= 4'd0;
    end

    always_ff @(posedge clk_serial) begin
        tmds_out <= shift_reg[0];
        shift_reg <= {1'b0, shift_reg[9:1]};
        bit_cnt <= bit_cnt + 1;
    end

endmodule
```

---

### üß© **4. Modul: `axis_to_hdmi_top`**

Sp√°ja v≈°etky ƒçasti ‚Äì prij√≠ma AXIS a vysiela TMDS na HDMI.

```systemverilog
module axis_to_hdmi_top (
    input  logic         clk_pixel,    // pixel clock
    input  logic         clk_serial,   // 10x pixel clock
    input  logic         rst,

    // AXI-Stream video
    input  logic [23:0]  s_axis_tdata,
    input  logic         s_axis_tvalid,
    input  logic         s_axis_tlast,
    input  logic         s_axis_tuser,

    output logic         tmds_clk_p,
    output logic         tmds_clk_n,
    output logic [2:0]   tmds_data_p,
    output logic [2:0]   tmds_data_n
);

    logic [7:0] r, g, b;
    logic       rgb_valid;

    axis_to_rgb axis_rgb (
        .clk(clk_pixel),
        .rst(rst),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tvalid(s_axis_tvalid),
        .s_axis_tready(),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tuser(s_axis_tuser),
        .rgb_r(r),
        .rgb_g(g),
        .rgb_b(b),
        .rgb_valid(rgb_valid)
    );

    logic [9:0] tmds_red, tmds_green, tmds_blue;

    rgb2tmds enc_r (.clk(clk_pixel), .rst(rst), .data(r), .c0(1'b0), .c1(1'b0), .de(rgb_valid), .tmds_out(tmds_red));
    rgb2tmds enc_g (.clk(clk_pixel), .rst(rst), .data(g), .c0(1'b0), .c1(1'b0), .de(rgb_valid), .tmds_out(tmds_green));
    rgb2tmds enc_b (.clk(clk_pixel), .rst(rst), .data(b), .c0(1'b0), .c1(1'b0), .de(rgb_valid), .tmds_out(tmds_blue));

    tmds_serializer ser_r (.clk_serial(clk_serial), .clk_pixel(clk_pixel), .tmds_data(tmds_red), .tmds_out(tmds_data_p[2]));
    tmds_serializer ser_g (.clk_serial(clk_serial), .clk_pixel(clk_pixel), .tmds_data(tmds_green), .tmds_out(tmds_data_p[1]));
    tmds_serializer ser_b (.clk_serial(clk_serial), .clk_pixel(clk_pixel), .tmds_data(tmds_blue), .tmds_out(tmds_data_p[0]));

    assign tmds_clk_p = clk_pixel;
    assign tmds_clk_n = ~clk_pixel;
    assign tmds_data_n = ~tmds_data_p;

endmodule
```

---

## üìå Zhrnutie

T√Ωmto si dostal:

* kompletn√Ω z√°klad pre **prevod AXI-Stream videa do HDMI v√Ωstupu** cez TMDS
* m√¥≈æe≈° ho roz≈°√≠ri≈• o:

  * **video timing gener√°tor (hsync, vsync)**
  * **spr√°vne TMDS vyv√°≈æenie (differential coding)**
  * **PLL na 10√ó frekvenciu pre serializ√°ciu**
  * **EDID/I2C komunik√°ciu s monitorom**

---

## üîß M√¥≈æeme pokraƒçova≈•:

* Prida≈• **video timing generator**
* Vlo≈æi≈• FIFO medzi AXIS a RGB
* Doplni≈• testbench pre simul√°ciu HDMI
* Roz≈°√≠ri≈• na **720p alebo 1080p**

Chce≈° roz≈°√≠ri≈• niektor√∫ z t√Ωchto ƒçast√≠?
