// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _attention_HH_
#define _attention_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "rms_norm_1536_s.h"
#include "softmax_1_16_6_s.h"
#include "linear_forward_no_mu.h"
#include "quantize_activation.h"
#include "apply_rotary_pos_emb.h"
#include "GEMM_3D_float.h"
#include "GEMM_3D_float_1.h"
#include "cache_update.h"
#include "transpose_last_two_d.h"
#include "reshape_2D_to_3D.h"
#include "init_2d_mem.h"
#include "dut_mul_58ns_56s_IfE.h"
#include "attention_ln_weigqcK.h"
#include "attention_q_weights.h"
#include "attention_k_weights.h"
#include "attention_v_weights.h"
#include "attention_k_cache_V.h"
#include "attention_v_cache_V.h"
#include "attention_ln_weigrcU.h"
#include "attention_o_weights.h"
#include "attention_quantizsc4.h"
#include "apply_rotary_pos_ibs.h"
#include "attention_q_proj_wdI.h"
#include "attention_k_cacheBew.h"
#include "attention_attn_weEe0.h"

namespace ap_rtl {

struct attention : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > hidden_states_0_V_address0;
    sc_out< sc_logic > hidden_states_0_V_ce0;
    sc_out< sc_logic > hidden_states_0_V_we0;
    sc_out< sc_lv<40> > hidden_states_0_V_d0;
    sc_in< sc_lv<40> > hidden_states_0_V_q0;
    sc_out< sc_lv<11> > final_output_0_V_address0;
    sc_out< sc_logic > final_output_0_V_ce0;
    sc_out< sc_logic > final_output_0_V_we0;
    sc_out< sc_lv<40> > final_output_0_V_d0;
    sc_in< sc_lv<40> > final_output_0_V_q0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    attention(sc_module_name name);
    SC_HAS_PROCESS(attention);

    ~attention();

    sc_trace_file* mVcdFile;

    attention_ln_weigqcK* ln_weight_in_V_U;
    attention_q_weights* q_weights_U;
    attention_k_weights* k_weights_U;
    attention_v_weights* v_weights_U;
    attention_k_cache_V* k_cache_V_U;
    attention_v_cache_V* v_cache_V_U;
    attention_ln_weigrcU* ln_weight_V_U;
    attention_o_weights* o_weights_U;
    attention_quantizsc4* quantized_hidden_sta_U;
    apply_rotary_pos_ibs* q_proj_re_0_V_U;
    apply_rotary_pos_ibs* k_proj_re_0_V_U;
    apply_rotary_pos_ibs* v_proj_re_0_V_U;
    attention_q_proj_wdI* q_proj_0_V_U;
    attention_q_proj_wdI* k_proj_0_V_U;
    apply_rotary_pos_ibs* v_proj_0_V_U;
    apply_rotary_pos_ibs* q_embed_0_V_U;
    apply_rotary_pos_ibs* k_embed_0_V_U;
    attention_k_cacheBew* k_cache_upd_V_U;
    attention_k_cacheBew* v_cache_upd_V_U;
    attention_k_cacheBew* k_proj_transposed_V_U;
    attention_attn_weEe0* attn_weights_0_V_U;
    apply_rotary_pos_ibs* attn_output_0_U;
    apply_rotary_pos_ibs* attn_output_2D_0_V_U;
    attention_quantizsc4* quantized_final_outp_U;
    rms_norm_1536_s* grp_rms_norm_1536_s_fu_287;
    softmax_1_16_6_s* grp_softmax_1_16_6_s_fu_296;
    linear_forward_no_mu* grp_linear_forward_no_mu_fu_307;
    quantize_activation* grp_quantize_activation_fu_325;
    apply_rotary_pos_emb* grp_apply_rotary_pos_emb_fu_332;
    GEMM_3D_float* grp_GEMM_3D_float_fu_344;
    GEMM_3D_float_1* grp_GEMM_3D_float_1_fu_351;
    cache_update* grp_cache_update_fu_358;
    transpose_last_two_d* grp_transpose_last_two_d_fu_367;
    reshape_2D_to_3D* grp_reshape_2D_to_3D_fu_373;
    init_2d_mem* grp_init_2d_mem_fu_379;
    init_2d_mem* grp_init_2d_mem_fu_385;
    init_2d_mem* grp_init_2d_mem_fu_391;
    dut_mul_58ns_56s_IfE<1,3,58,56,113>* dut_mul_58ns_56s_IfE_U53;
    sc_signal< sc_lv<37> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ln_weight_in_V_ce0;
    sc_signal< sc_lv<40> > ln_weight_in_V_q0;
    sc_signal< sc_logic > q_weights_ce0;
    sc_signal< sc_lv<8> > q_weights_q0;
    sc_signal< sc_logic > k_weights_ce0;
    sc_signal< sc_lv<8> > k_weights_q0;
    sc_signal< sc_logic > v_weights_ce0;
    sc_signal< sc_lv<8> > v_weights_q0;
    sc_signal< sc_logic > k_cache_V_ce0;
    sc_signal< sc_lv<40> > k_cache_V_q0;
    sc_signal< sc_logic > v_cache_V_ce0;
    sc_signal< sc_lv<40> > v_cache_V_q0;
    sc_signal< sc_logic > ln_weight_V_ce0;
    sc_signal< sc_lv<40> > ln_weight_V_q0;
    sc_signal< sc_logic > o_weights_ce0;
    sc_signal< sc_lv<8> > o_weights_q0;
    sc_signal< sc_lv<40> > grp_quantize_activation_fu_325_ap_return;
    sc_signal< sc_lv<40> > reg_398;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_quantize_activation_fu_325_ap_ready;
    sc_signal< sc_logic > grp_quantize_activation_fu_325_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<5> > h_fu_409_p2;
    sc_signal< sc_lv<5> > h_reg_657;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<8> > sub_ln1265_fu_435_p2;
    sc_signal< sc_lv<8> > sub_ln1265_reg_662;
    sc_signal< sc_lv<1> > icmp_ln176_fu_403_p2;
    sc_signal< sc_lv<3> > add_ln178_fu_447_p2;
    sc_signal< sc_lv<3> > add_ln178_reg_670;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<7> > attn_weights_0_V_ad_reg_675;
    sc_signal< sc_lv<1> > icmp_ln178_fu_441_p2;
    sc_signal< sc_lv<40> > attn_weights_0_V_q0;
    sc_signal< sc_lv<40> > attn_weights_0_V_lo_reg_680;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<1> > tmp_78_reg_685;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<113> > grp_fu_486_p2;
    sc_signal< sc_lv<113> > mul_ln1148_reg_696;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<37> > tmp_80_reg_701;
    sc_signal< sc_lv<37> > select_ln1148_fu_517_p3;
    sc_signal< sc_lv<37> > select_ln1148_reg_706;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<5> > add_ln208_fu_549_p2;
    sc_signal< sc_lv<5> > add_ln208_reg_715;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<12> > sub_ln210_fu_583_p2;
    sc_signal< sc_lv<12> > sub_ln210_reg_720;
    sc_signal< sc_lv<1> > icmp_ln208_fu_543_p2;
    sc_signal< sc_lv<12> > sub_ln203_fu_609_p2;
    sc_signal< sc_lv<12> > sub_ln203_reg_725;
    sc_signal< sc_lv<7> > add_ln209_fu_625_p2;
    sc_signal< sc_lv<7> > add_ln209_reg_733;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<12> > add_ln210_fu_631_p2;
    sc_signal< sc_lv<12> > add_ln210_reg_738;
    sc_signal< sc_lv<1> > icmp_ln209_fu_619_p2;
    sc_signal< sc_lv<11> > quantized_hidden_sta_address0;
    sc_signal< sc_logic > quantized_hidden_sta_ce0;
    sc_signal< sc_logic > quantized_hidden_sta_we0;
    sc_signal< sc_lv<8> > quantized_hidden_sta_q0;
    sc_signal< sc_lv<11> > q_proj_re_0_V_address0;
    sc_signal< sc_logic > q_proj_re_0_V_ce0;
    sc_signal< sc_logic > q_proj_re_0_V_we0;
    sc_signal< sc_lv<40> > q_proj_re_0_V_d0;
    sc_signal< sc_lv<40> > q_proj_re_0_V_q0;
    sc_signal< sc_lv<11> > k_proj_re_0_V_address0;
    sc_signal< sc_logic > k_proj_re_0_V_ce0;
    sc_signal< sc_logic > k_proj_re_0_V_we0;
    sc_signal< sc_lv<40> > k_proj_re_0_V_d0;
    sc_signal< sc_lv<40> > k_proj_re_0_V_q0;
    sc_signal< sc_lv<11> > v_proj_re_0_V_address0;
    sc_signal< sc_logic > v_proj_re_0_V_ce0;
    sc_signal< sc_logic > v_proj_re_0_V_we0;
    sc_signal< sc_lv<40> > v_proj_re_0_V_d0;
    sc_signal< sc_lv<40> > v_proj_re_0_V_q0;
    sc_signal< sc_lv<11> > q_proj_0_V_address0;
    sc_signal< sc_logic > q_proj_0_V_ce0;
    sc_signal< sc_logic > q_proj_0_V_we0;
    sc_signal< sc_lv<40> > q_proj_0_V_q0;
    sc_signal< sc_logic > q_proj_0_V_ce1;
    sc_signal< sc_lv<40> > q_proj_0_V_q1;
    sc_signal< sc_lv<11> > k_proj_0_V_address0;
    sc_signal< sc_logic > k_proj_0_V_ce0;
    sc_signal< sc_logic > k_proj_0_V_we0;
    sc_signal< sc_lv<40> > k_proj_0_V_q0;
    sc_signal< sc_logic > k_proj_0_V_ce1;
    sc_signal< sc_lv<40> > k_proj_0_V_q1;
    sc_signal< sc_lv<11> > v_proj_0_V_address0;
    sc_signal< sc_logic > v_proj_0_V_ce0;
    sc_signal< sc_logic > v_proj_0_V_we0;
    sc_signal< sc_lv<40> > v_proj_0_V_q0;
    sc_signal< sc_lv<11> > q_embed_0_V_address0;
    sc_signal< sc_logic > q_embed_0_V_ce0;
    sc_signal< sc_logic > q_embed_0_V_we0;
    sc_signal< sc_lv<40> > q_embed_0_V_q0;
    sc_signal< sc_lv<11> > k_embed_0_V_address0;
    sc_signal< sc_logic > k_embed_0_V_ce0;
    sc_signal< sc_logic > k_embed_0_V_we0;
    sc_signal< sc_lv<40> > k_embed_0_V_q0;
    sc_signal< sc_lv<14> > k_cache_upd_V_address0;
    sc_signal< sc_logic > k_cache_upd_V_ce0;
    sc_signal< sc_logic > k_cache_upd_V_we0;
    sc_signal< sc_lv<40> > k_cache_upd_V_q0;
    sc_signal< sc_lv<14> > v_cache_upd_V_address0;
    sc_signal< sc_logic > v_cache_upd_V_ce0;
    sc_signal< sc_logic > v_cache_upd_V_we0;
    sc_signal< sc_lv<40> > v_cache_upd_V_q0;
    sc_signal< sc_lv<14> > k_proj_transposed_V_address0;
    sc_signal< sc_logic > k_proj_transposed_V_ce0;
    sc_signal< sc_logic > k_proj_transposed_V_we0;
    sc_signal< sc_lv<40> > k_proj_transposed_V_q0;
    sc_signal< sc_lv<7> > attn_weights_0_V_address0;
    sc_signal< sc_logic > attn_weights_0_V_ce0;
    sc_signal< sc_logic > attn_weights_0_V_we0;
    sc_signal< sc_lv<40> > attn_weights_0_V_d0;
    sc_signal< sc_lv<11> > attn_output_0_address0;
    sc_signal< sc_logic > attn_output_0_ce0;
    sc_signal< sc_logic > attn_output_0_we0;
    sc_signal< sc_lv<40> > attn_output_0_q0;
    sc_signal< sc_lv<11> > attn_output_2D_0_V_address0;
    sc_signal< sc_logic > attn_output_2D_0_V_ce0;
    sc_signal< sc_logic > attn_output_2D_0_V_we0;
    sc_signal< sc_lv<40> > attn_output_2D_0_V_d0;
    sc_signal< sc_lv<40> > attn_output_2D_0_V_q0;
    sc_signal< sc_lv<11> > quantized_final_outp_address0;
    sc_signal< sc_logic > quantized_final_outp_ce0;
    sc_signal< sc_logic > quantized_final_outp_we0;
    sc_signal< sc_lv<8> > quantized_final_outp_q0;
    sc_signal< sc_logic > grp_rms_norm_1536_s_fu_287_ap_start;
    sc_signal< sc_logic > grp_rms_norm_1536_s_fu_287_ap_done;
    sc_signal< sc_logic > grp_rms_norm_1536_s_fu_287_ap_idle;
    sc_signal< sc_logic > grp_rms_norm_1536_s_fu_287_ap_ready;
    sc_signal< sc_lv<11> > grp_rms_norm_1536_s_fu_287_input_0_V_address0;
    sc_signal< sc_logic > grp_rms_norm_1536_s_fu_287_input_0_V_ce0;
    sc_signal< sc_logic > grp_rms_norm_1536_s_fu_287_input_0_V_we0;
    sc_signal< sc_lv<40> > grp_rms_norm_1536_s_fu_287_input_0_V_d0;
    sc_signal< sc_lv<40> > grp_rms_norm_1536_s_fu_287_input_0_V_q0;
    sc_signal< sc_lv<11> > grp_rms_norm_1536_s_fu_287_weight_V_address0;
    sc_signal< sc_logic > grp_rms_norm_1536_s_fu_287_weight_V_ce0;
    sc_signal< sc_lv<40> > grp_rms_norm_1536_s_fu_287_weight_V_q0;
    sc_signal< sc_logic > grp_softmax_1_16_6_s_fu_296_ap_start;
    sc_signal< sc_logic > grp_softmax_1_16_6_s_fu_296_ap_done;
    sc_signal< sc_logic > grp_softmax_1_16_6_s_fu_296_ap_idle;
    sc_signal< sc_logic > grp_softmax_1_16_6_s_fu_296_ap_ready;
    sc_signal< sc_lv<7> > grp_softmax_1_16_6_s_fu_296_input_0_V_address0;
    sc_signal< sc_logic > grp_softmax_1_16_6_s_fu_296_input_0_V_ce0;
    sc_signal< sc_logic > grp_softmax_1_16_6_s_fu_296_input_0_V_we0;
    sc_signal< sc_lv<40> > grp_softmax_1_16_6_s_fu_296_input_0_V_d0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_307_ap_start;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_307_ap_done;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_307_ap_idle;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_307_ap_ready;
    sc_signal< sc_lv<11> > grp_linear_forward_no_mu_fu_307_input_0_V_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_307_input_0_V_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_307_input_0_V_q0;
    sc_signal< sc_lv<11> > grp_linear_forward_no_mu_fu_307_output_0_V_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_307_output_0_V_ce0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_307_output_0_V_we0;
    sc_signal< sc_lv<40> > grp_linear_forward_no_mu_fu_307_output_0_V_d0;
    sc_signal< sc_lv<40> > grp_linear_forward_no_mu_fu_307_output_0_V_q0;
    sc_signal< sc_lv<20> > grp_linear_forward_no_mu_fu_307_packed_weights_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_307_packed_weights_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_307_packed_weights_q0;
    sc_signal< sc_lv<22> > grp_linear_forward_no_mu_fu_307_w_scale_V;
    sc_signal< sc_logic > grp_quantize_activation_fu_325_ap_start;
    sc_signal< sc_logic > grp_quantize_activation_fu_325_ap_idle;
    sc_signal< sc_lv<11> > grp_quantize_activation_fu_325_input_0_V_address0;
    sc_signal< sc_logic > grp_quantize_activation_fu_325_input_0_V_ce0;
    sc_signal< sc_lv<40> > grp_quantize_activation_fu_325_input_0_V_q0;
    sc_signal< sc_lv<11> > grp_quantize_activation_fu_325_output_states_0_V_address0;
    sc_signal< sc_logic > grp_quantize_activation_fu_325_output_states_0_V_ce0;
    sc_signal< sc_logic > grp_quantize_activation_fu_325_output_states_0_V_we0;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_325_output_states_0_V_d0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_332_ap_start;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_332_ap_done;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_332_ap_idle;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_332_ap_ready;
    sc_signal< sc_lv<11> > grp_apply_rotary_pos_emb_fu_332_input_q_0_V_address0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_332_input_q_0_V_ce0;
    sc_signal< sc_lv<11> > grp_apply_rotary_pos_emb_fu_332_input_q_0_V_address1;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_332_input_q_0_V_ce1;
    sc_signal< sc_lv<11> > grp_apply_rotary_pos_emb_fu_332_input_k_0_V_address0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_332_input_k_0_V_ce0;
    sc_signal< sc_lv<11> > grp_apply_rotary_pos_emb_fu_332_input_k_0_V_address1;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_332_input_k_0_V_ce1;
    sc_signal< sc_lv<11> > grp_apply_rotary_pos_emb_fu_332_output_q_0_V_address0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_332_output_q_0_V_ce0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_332_output_q_0_V_we0;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_332_output_q_0_V_d0;
    sc_signal< sc_lv<11> > grp_apply_rotary_pos_emb_fu_332_output_k_0_V_address0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_332_output_k_0_V_ce0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_332_output_k_0_V_we0;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_332_output_k_0_V_d0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_344_ap_start;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_344_ap_done;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_344_ap_idle;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_344_ap_ready;
    sc_signal< sc_lv<11> > grp_GEMM_3D_float_fu_344_input_1_0_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_344_input_1_0_V_ce0;
    sc_signal< sc_lv<14> > grp_GEMM_3D_float_fu_344_input_2_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_344_input_2_V_ce0;
    sc_signal< sc_lv<7> > grp_GEMM_3D_float_fu_344_output_0_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_344_output_0_V_ce0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_344_output_0_V_we0;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_fu_344_output_0_V_d0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_351_ap_start;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_351_ap_done;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_351_ap_idle;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_351_ap_ready;
    sc_signal< sc_lv<7> > grp_GEMM_3D_float_1_fu_351_input_1_0_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_351_input_1_0_V_ce0;
    sc_signal< sc_lv<14> > grp_GEMM_3D_float_1_fu_351_input_2_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_351_input_2_V_ce0;
    sc_signal< sc_lv<11> > grp_GEMM_3D_float_1_fu_351_output_0_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_351_output_0_V_ce0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_351_output_0_V_we0;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_351_output_0_V_d0;
    sc_signal< sc_logic > grp_cache_update_fu_358_ap_start;
    sc_signal< sc_logic > grp_cache_update_fu_358_ap_done;
    sc_signal< sc_logic > grp_cache_update_fu_358_ap_idle;
    sc_signal< sc_logic > grp_cache_update_fu_358_ap_ready;
    sc_signal< sc_lv<13> > grp_cache_update_fu_358_cache_in_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_358_cache_in_V_ce0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_358_cache_in_V_q0;
    sc_signal< sc_lv<14> > grp_cache_update_fu_358_cache_out_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_358_cache_out_V_ce0;
    sc_signal< sc_logic > grp_cache_update_fu_358_cache_out_V_we0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_358_cache_out_V_d0;
    sc_signal< sc_lv<11> > grp_cache_update_fu_358_update_0_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_358_update_0_V_ce0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_358_update_0_V_q0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_367_ap_start;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_367_ap_done;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_367_ap_idle;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_367_ap_ready;
    sc_signal< sc_lv<14> > grp_transpose_last_two_d_fu_367_input_V_address0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_367_input_V_ce0;
    sc_signal< sc_lv<14> > grp_transpose_last_two_d_fu_367_output_V_address0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_367_output_V_ce0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_367_output_V_we0;
    sc_signal< sc_lv<40> > grp_transpose_last_two_d_fu_367_output_V_d0;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_373_ap_start;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_373_ap_done;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_373_ap_idle;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_373_ap_ready;
    sc_signal< sc_lv<11> > grp_reshape_2D_to_3D_fu_373_input_0_V_address0;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_373_input_0_V_ce0;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_373_input_0_V_q0;
    sc_signal< sc_lv<11> > grp_reshape_2D_to_3D_fu_373_output_0_V_address0;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_373_output_0_V_ce0;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_373_output_0_V_we0;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_373_output_0_V_d0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_379_ap_start;
    sc_signal< sc_logic > grp_init_2d_mem_fu_379_ap_done;
    sc_signal< sc_logic > grp_init_2d_mem_fu_379_ap_idle;
    sc_signal< sc_logic > grp_init_2d_mem_fu_379_ap_ready;
    sc_signal< sc_lv<11> > grp_init_2d_mem_fu_379_mem_0_V_address0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_379_mem_0_V_ce0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_379_mem_0_V_we0;
    sc_signal< sc_lv<40> > grp_init_2d_mem_fu_379_mem_0_V_d0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_385_ap_start;
    sc_signal< sc_logic > grp_init_2d_mem_fu_385_ap_done;
    sc_signal< sc_logic > grp_init_2d_mem_fu_385_ap_idle;
    sc_signal< sc_logic > grp_init_2d_mem_fu_385_ap_ready;
    sc_signal< sc_lv<11> > grp_init_2d_mem_fu_385_mem_0_V_address0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_385_mem_0_V_ce0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_385_mem_0_V_we0;
    sc_signal< sc_lv<40> > grp_init_2d_mem_fu_385_mem_0_V_d0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_391_ap_start;
    sc_signal< sc_logic > grp_init_2d_mem_fu_391_ap_done;
    sc_signal< sc_logic > grp_init_2d_mem_fu_391_ap_idle;
    sc_signal< sc_logic > grp_init_2d_mem_fu_391_ap_ready;
    sc_signal< sc_lv<11> > grp_init_2d_mem_fu_391_mem_0_V_address0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_391_mem_0_V_ce0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_391_mem_0_V_we0;
    sc_signal< sc_lv<40> > grp_init_2d_mem_fu_391_mem_0_V_d0;
    sc_signal< sc_lv<5> > h_0_reg_243;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<3> > d_0_0_reg_254;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<5> > h106_0_0_reg_265;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<7> > d107_0_0_reg_276;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > grp_rms_norm_1536_s_fu_287_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > grp_softmax_1_16_6_s_fu_296_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_307_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_logic > grp_quantize_activation_fu_325_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_332_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_344_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_351_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > grp_cache_update_fu_358_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_367_ap_start_reg;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_373_ap_start_reg;
    sc_signal< sc_logic > grp_init_2d_mem_fu_379_ap_start_reg;
    sc_signal< sc_logic > grp_init_2d_mem_fu_385_ap_start_reg;
    sc_signal< sc_logic > grp_init_2d_mem_fu_391_ap_start_reg;
    sc_signal< sc_lv<64> > sext_ln1265_fu_462_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_641_p1;
    sc_signal< sc_lv<64> > zext_ln210_1_fu_649_p1;
    sc_signal< sc_lv<40> > select_ln1148_2_fu_535_p3;
    sc_signal< sc_lv<6> > tmp_66_fu_423_p3;
    sc_signal< sc_lv<8> > tmp_65_fu_415_p3;
    sc_signal< sc_lv<8> > zext_ln1265_fu_431_p1;
    sc_signal< sc_lv<8> > zext_ln1265_2_fu_453_p1;
    sc_signal< sc_lv<8> > add_ln1265_fu_457_p2;
    sc_signal< sc_lv<56> > shl_ln5_fu_475_p3;
    sc_signal< sc_lv<58> > grp_fu_486_p0;
    sc_signal< sc_lv<113> > sub_ln1148_fu_502_p2;
    sc_signal< sc_lv<37> > tmp_79_fu_507_p4;
    sc_signal< sc_lv<40> > sext_ln703_fu_523_p1;
    sc_signal< sc_lv<40> > sub_ln703_fu_526_p2;
    sc_signal< sc_lv<40> > sext_ln703_1_fu_532_p1;
    sc_signal< sc_lv<4> > trunc_ln210_fu_555_p1;
    sc_signal< sc_lv<11> > shl_ln_fu_559_p3;
    sc_signal< sc_lv<9> > shl_ln210_1_fu_571_p3;
    sc_signal< sc_lv<12> > zext_ln210_fu_567_p1;
    sc_signal< sc_lv<12> > zext_ln210_2_fu_579_p1;
    sc_signal< sc_lv<10> > tmp_68_fu_597_p3;
    sc_signal< sc_lv<12> > tmp_67_fu_589_p3;
    sc_signal< sc_lv<12> > zext_ln203_fu_605_p1;
    sc_signal< sc_lv<12> > zext_ln209_fu_615_p1;
    sc_signal< sc_lv<12> > add_ln203_fu_636_p2;
    sc_signal< sc_lv<32> > sext_ln210_fu_646_p1;
    sc_signal< sc_lv<37> > ap_NS_fsm;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< bool > ap_block_state8_on_subcall_done;
    sc_signal< bool > ap_block_state10_on_subcall_done;
    sc_signal< bool > ap_block_state12_on_subcall_done;
    sc_signal< bool > ap_block_state16_on_subcall_done;
    sc_signal< bool > ap_block_state33_on_subcall_done;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<37> ap_ST_fsm_state1;
    static const sc_lv<37> ap_ST_fsm_state2;
    static const sc_lv<37> ap_ST_fsm_state3;
    static const sc_lv<37> ap_ST_fsm_state4;
    static const sc_lv<37> ap_ST_fsm_state5;
    static const sc_lv<37> ap_ST_fsm_state6;
    static const sc_lv<37> ap_ST_fsm_state7;
    static const sc_lv<37> ap_ST_fsm_state8;
    static const sc_lv<37> ap_ST_fsm_state9;
    static const sc_lv<37> ap_ST_fsm_state10;
    static const sc_lv<37> ap_ST_fsm_state11;
    static const sc_lv<37> ap_ST_fsm_state12;
    static const sc_lv<37> ap_ST_fsm_state13;
    static const sc_lv<37> ap_ST_fsm_state14;
    static const sc_lv<37> ap_ST_fsm_state15;
    static const sc_lv<37> ap_ST_fsm_state16;
    static const sc_lv<37> ap_ST_fsm_state17;
    static const sc_lv<37> ap_ST_fsm_state18;
    static const sc_lv<37> ap_ST_fsm_state19;
    static const sc_lv<37> ap_ST_fsm_state20;
    static const sc_lv<37> ap_ST_fsm_state21;
    static const sc_lv<37> ap_ST_fsm_state22;
    static const sc_lv<37> ap_ST_fsm_state23;
    static const sc_lv<37> ap_ST_fsm_state24;
    static const sc_lv<37> ap_ST_fsm_state25;
    static const sc_lv<37> ap_ST_fsm_state26;
    static const sc_lv<37> ap_ST_fsm_state27;
    static const sc_lv<37> ap_ST_fsm_state28;
    static const sc_lv<37> ap_ST_fsm_state29;
    static const sc_lv<37> ap_ST_fsm_state30;
    static const sc_lv<37> ap_ST_fsm_state31;
    static const sc_lv<37> ap_ST_fsm_state32;
    static const sc_lv<37> ap_ST_fsm_state33;
    static const sc_lv<37> ap_ST_fsm_state34;
    static const sc_lv<37> ap_ST_fsm_state35;
    static const sc_lv<37> ap_ST_fsm_state36;
    static const sc_lv<37> ap_ST_fsm_state37;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<22> ap_const_lv22_132AE2;
    static const sc_lv<22> ap_const_lv22_12D593;
    static const sc_lv<22> ap_const_lv22_AED1D;
    static const sc_lv<22> ap_const_lv22_B1C47;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<113> ap_const_lv113_1A20BD8AC303420;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<113> ap_const_lv113_0;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const bool ap_const_boolean_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln1265_fu_457_p2();
    void thread_add_ln178_fu_447_p2();
    void thread_add_ln203_fu_636_p2();
    void thread_add_ln208_fu_549_p2();
    void thread_add_ln209_fu_625_p2();
    void thread_add_ln210_fu_631_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state10_on_subcall_done();
    void thread_ap_block_state12_on_subcall_done();
    void thread_ap_block_state16_on_subcall_done();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_block_state33_on_subcall_done();
    void thread_ap_block_state8_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_attn_output_0_address0();
    void thread_attn_output_0_ce0();
    void thread_attn_output_0_we0();
    void thread_attn_output_2D_0_V_address0();
    void thread_attn_output_2D_0_V_ce0();
    void thread_attn_output_2D_0_V_d0();
    void thread_attn_output_2D_0_V_we0();
    void thread_attn_weights_0_V_address0();
    void thread_attn_weights_0_V_ce0();
    void thread_attn_weights_0_V_d0();
    void thread_attn_weights_0_V_we0();
    void thread_final_output_0_V_address0();
    void thread_final_output_0_V_ce0();
    void thread_final_output_0_V_d0();
    void thread_final_output_0_V_we0();
    void thread_grp_GEMM_3D_float_1_fu_351_ap_start();
    void thread_grp_GEMM_3D_float_fu_344_ap_start();
    void thread_grp_apply_rotary_pos_emb_fu_332_ap_start();
    void thread_grp_cache_update_fu_358_ap_start();
    void thread_grp_cache_update_fu_358_cache_in_V_q0();
    void thread_grp_cache_update_fu_358_update_0_V_q0();
    void thread_grp_fu_486_p0();
    void thread_grp_init_2d_mem_fu_379_ap_start();
    void thread_grp_init_2d_mem_fu_385_ap_start();
    void thread_grp_init_2d_mem_fu_391_ap_start();
    void thread_grp_linear_forward_no_mu_fu_307_ap_start();
    void thread_grp_linear_forward_no_mu_fu_307_input_0_V_q0();
    void thread_grp_linear_forward_no_mu_fu_307_output_0_V_q0();
    void thread_grp_linear_forward_no_mu_fu_307_packed_weights_q0();
    void thread_grp_linear_forward_no_mu_fu_307_w_scale_V();
    void thread_grp_quantize_activation_fu_325_ap_start();
    void thread_grp_quantize_activation_fu_325_input_0_V_q0();
    void thread_grp_reshape_2D_to_3D_fu_373_ap_start();
    void thread_grp_reshape_2D_to_3D_fu_373_input_0_V_q0();
    void thread_grp_rms_norm_1536_s_fu_287_ap_start();
    void thread_grp_rms_norm_1536_s_fu_287_input_0_V_q0();
    void thread_grp_rms_norm_1536_s_fu_287_weight_V_q0();
    void thread_grp_softmax_1_16_6_s_fu_296_ap_start();
    void thread_grp_transpose_last_two_d_fu_367_ap_start();
    void thread_h_fu_409_p2();
    void thread_hidden_states_0_V_address0();
    void thread_hidden_states_0_V_ce0();
    void thread_hidden_states_0_V_d0();
    void thread_hidden_states_0_V_we0();
    void thread_icmp_ln176_fu_403_p2();
    void thread_icmp_ln178_fu_441_p2();
    void thread_icmp_ln208_fu_543_p2();
    void thread_icmp_ln209_fu_619_p2();
    void thread_k_cache_V_ce0();
    void thread_k_cache_upd_V_address0();
    void thread_k_cache_upd_V_ce0();
    void thread_k_cache_upd_V_we0();
    void thread_k_embed_0_V_address0();
    void thread_k_embed_0_V_ce0();
    void thread_k_embed_0_V_we0();
    void thread_k_proj_0_V_address0();
    void thread_k_proj_0_V_ce0();
    void thread_k_proj_0_V_ce1();
    void thread_k_proj_0_V_we0();
    void thread_k_proj_re_0_V_address0();
    void thread_k_proj_re_0_V_ce0();
    void thread_k_proj_re_0_V_d0();
    void thread_k_proj_re_0_V_we0();
    void thread_k_proj_transposed_V_address0();
    void thread_k_proj_transposed_V_ce0();
    void thread_k_proj_transposed_V_we0();
    void thread_k_weights_ce0();
    void thread_ln_weight_V_ce0();
    void thread_ln_weight_in_V_ce0();
    void thread_o_weights_ce0();
    void thread_q_embed_0_V_address0();
    void thread_q_embed_0_V_ce0();
    void thread_q_embed_0_V_we0();
    void thread_q_proj_0_V_address0();
    void thread_q_proj_0_V_ce0();
    void thread_q_proj_0_V_ce1();
    void thread_q_proj_0_V_we0();
    void thread_q_proj_re_0_V_address0();
    void thread_q_proj_re_0_V_ce0();
    void thread_q_proj_re_0_V_d0();
    void thread_q_proj_re_0_V_we0();
    void thread_q_weights_ce0();
    void thread_quantized_final_outp_address0();
    void thread_quantized_final_outp_ce0();
    void thread_quantized_final_outp_we0();
    void thread_quantized_hidden_sta_address0();
    void thread_quantized_hidden_sta_ce0();
    void thread_quantized_hidden_sta_we0();
    void thread_select_ln1148_2_fu_535_p3();
    void thread_select_ln1148_fu_517_p3();
    void thread_sext_ln1265_fu_462_p1();
    void thread_sext_ln203_fu_641_p1();
    void thread_sext_ln210_fu_646_p1();
    void thread_sext_ln703_1_fu_532_p1();
    void thread_sext_ln703_fu_523_p1();
    void thread_shl_ln210_1_fu_571_p3();
    void thread_shl_ln5_fu_475_p3();
    void thread_shl_ln_fu_559_p3();
    void thread_sub_ln1148_fu_502_p2();
    void thread_sub_ln1265_fu_435_p2();
    void thread_sub_ln203_fu_609_p2();
    void thread_sub_ln210_fu_583_p2();
    void thread_sub_ln703_fu_526_p2();
    void thread_tmp_65_fu_415_p3();
    void thread_tmp_66_fu_423_p3();
    void thread_tmp_67_fu_589_p3();
    void thread_tmp_68_fu_597_p3();
    void thread_tmp_79_fu_507_p4();
    void thread_trunc_ln210_fu_555_p1();
    void thread_v_cache_V_ce0();
    void thread_v_cache_upd_V_address0();
    void thread_v_cache_upd_V_ce0();
    void thread_v_cache_upd_V_we0();
    void thread_v_proj_0_V_address0();
    void thread_v_proj_0_V_ce0();
    void thread_v_proj_0_V_we0();
    void thread_v_proj_re_0_V_address0();
    void thread_v_proj_re_0_V_ce0();
    void thread_v_proj_re_0_V_d0();
    void thread_v_proj_re_0_V_we0();
    void thread_v_weights_ce0();
    void thread_zext_ln1265_2_fu_453_p1();
    void thread_zext_ln1265_fu_431_p1();
    void thread_zext_ln203_fu_605_p1();
    void thread_zext_ln209_fu_615_p1();
    void thread_zext_ln210_1_fu_649_p1();
    void thread_zext_ln210_2_fu_579_p1();
    void thread_zext_ln210_fu_567_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
