{"vcs1":{"timestamp_begin":1735062768.554736475, "rt":1.80, "ut":0.73, "st":0.27}}
{"vcselab":{"timestamp_begin":1735062770.440667025, "rt":0.94, "ut":0.29, "st":0.14}}
{"link":{"timestamp_begin":1735062771.449010246, "rt":0.37, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735062767.809912681}
{"VCS_COMP_START_TIME": 1735062767.809912681}
{"VCS_COMP_END_TIME": 1735062773.702452701}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331564}}
{"stitch_vcselab": {"peak_mem": 231548}}
