## Architecture
### Necessary components
- Memory
  - Code segment: TODO: find infos
  - Data segment: TODO: find infos
- CPU
  - Registers
  - Interpreter
- Clock
  - Signal for CPU to cycle
- Port
  - Input / Output
    - Digital / Analog

- Data BUS
  - bidirectional
  - connections
    - CPU <---> Clock
    - CPU <---> Memory <---> Port

- Address BUS
  - unidirectional
  - connections
    - CPU <---> Memory <---> Port

- Control BUS
  - unidirectional
  - connections
    - CPU <---> Memory <---> Port


## Data transmission
There is __no__ data transmitted.
TODO: See write cycle
