---
# Display name
title: Debjit Pal

# Is this the primary user of the site?
superuser: true

# Role/position/tagline
role: Post-Doctoral Associate

# Organizations/Affiliations to show in About widget
organizations:
- name: Cornell University
  url: https://www.cornell.edu/

# Short bio (displayed in user profile at end of posts)
bio: My research interests include ML for EDA, SoC verification, Edge Intelligence as Service, and Compiler Optimizations for Reconfigurable and High-Performance Computing.

# Interests to show in About widget
#interests:

# Education to show in About widget
#education:[]
#  courses:[]

# Social/Academic Networking
# For available icons, see: https://wowchemy.com/docs/getting-started/page-builder/#icons
#   For an email link, use "fas" icon pack, "envelope" icon, and a link in the
#   form "mailto:your-email@example.com" or "/#contact" for contact widget.
social:
- icon: envelope
  icon_pack: fas
  link: 'mailto:debjit.pal@cornell.edu'
- icon: google-scholar
  icon_pack: ai
  link: https://scholar.google.com/citations?user=nbrD8ssAAAAJ&hl=en
- icon: github
  icon_pack: fab
  link: https://github.com/paldebjit
- icon: cv
  icon_pack: ai
  link: uploads/resume_dpal2_wor.pdf


# Highlight the author in author lists? (true/false)
highlight_name: true

#### **Experiences** ####

#- Intern: National Semiconductor (2009), AMD (2014)
#- Teaching Assistant @ UIUC: Logic Synthesis([2013](https://courses.engr.illinois.edu/ece462/fa2013/), [2015](https://courses.engr.illinois.edu/ece462/fa2015/)), Computer Organization and Design ([2015](https://courses.engr.illinois.edu/ece411/sp2015/)), Digital System Laboratory (2016), Computer Systems and Programming (2016)

---

Debjit Pal is a Post-Doctoral associate


#### **Research Interests** ####
- Machine Learning for Electronic Design Automation (EDA)
- Reconfigurable Computing, Compiler Optimizations for High-Performance Computing
- System-on-Chip (SoC) Verification
- Edge Intelligence (EI) as Service, Trustworthy EI


#### **Education** ####
- **Ph.D.** in Electrical and Computer Engineering (UIUC 2019)
    - Thesis: <a href="uploads/doctoral_dissertation_dpal2.pdf" target="_blank">Scalable Functional Validation of Next Generation SoCs</a>
- **M.S** in Computer Science and Engineering (IIT Kharagpur, 2012)
    - Thesis: <a href="uploads/master_dissertation_dpal2.pdf" target="_blank">Automated Mixed-Signal Verification using Monitors and Simulation Relations</a>
- **B.E** in Electronics and Tele-Communication Engineering (Jadavpur University Kolkata, 2008)

#### **Professional Services** ####

- ###### Technical Program Committee (TPC) Member
    - Design Automation Conference (DAC) (2021, 2020)
    - VLSI Design Conference (VLSID) (2021, 2020)
- ###### Reviewer
    - <span style="color:blue">**Journal**:</span> **IEEE TVLSI** (2019, 2018, 2017), **IEEE TCAD** (2020, 2016), **IEEE TC** (2019), **ACM TODAES** (2019)
    - <span style="color:blue">**Conference**:</span> **DAC** (2019, 2018, 2017, 2016, 2015, 2014), **DATE** (2021, 2019, 2018, 2017), **ICCAD** (2018, 2017), **FMCAD** (2016), **IWLS** (2020), **FPGA** (2021), **ASPLOS-LATTE Workshop** (2021) 
