# testlist generated on 2023-08-15 07:23 GMT
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_RWX_Access_U_01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_Access_U_01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_RWX_Access_U_01.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_RWX_Access_U_02.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_Access_U_02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_RWX_Access_U_02.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_RWX_Access_U_03.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_Access_U_03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_RWX_Access_U_03.S
