
19_uart_rx_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000450  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000618  08000620  00010620  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000618  08000618  00010620  2**0
                  CONTENTS
  4 .ARM          00000000  08000618  08000618  00010620  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000618  08000620  00010620  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000618  08000618  00010618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800061c  0800061c  0001061c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010620  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000620  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000620  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010620  2**0
                  CONTENTS, READONLY
 12 .debug_info   000012af  00000000  00000000  00010650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000005e1  00000000  00000000  000118ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000158  00000000  00000000  00011ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000100  00000000  00000000  00012038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c7c6  00000000  00000000  00012138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001cc7  00000000  00000000  0002e8fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ef59  00000000  00000000  000305c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cf51e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000003b0  00000000  00000000  000cf570  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000000 	.word	0x20000000
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000600 	.word	0x08000600

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000004 	.word	0x20000004
 8000204:	08000600 	.word	0x08000600

08000208 <set_pin_mode>:
#include "gpio.h"

/* Set Port Mode */
void set_pin_mode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000208:	b480      	push	{r7}
 800020a:	b089      	sub	sp, #36	; 0x24
 800020c:	af00      	add	r7, sp, #0
 800020e:	60f8      	str	r0, [r7, #12]
 8000210:	60b9      	str	r1, [r7, #8]
 8000212:	607a      	str	r2, [r7, #4]
	// Clear the relevant bits & set new bits

	MODIFY_REG(	GPIOx->MODER,
 8000214:	68fb      	ldr	r3, [r7, #12]
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	68ba      	ldr	r2, [r7, #8]
 800021a:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800021c:	697a      	ldr	r2, [r7, #20]
 800021e:	fa92 f2a2 	rbit	r2, r2
 8000222:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000224:	693a      	ldr	r2, [r7, #16]
 8000226:	fab2 f282 	clz	r2, r2
 800022a:	b2d2      	uxtb	r2, r2
 800022c:	0052      	lsls	r2, r2, #1
 800022e:	2103      	movs	r1, #3
 8000230:	fa01 f202 	lsl.w	r2, r1, r2
 8000234:	43d2      	mvns	r2, r2
 8000236:	401a      	ands	r2, r3
 8000238:	68bb      	ldr	r3, [r7, #8]
 800023a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800023c:	69fb      	ldr	r3, [r7, #28]
 800023e:	fa93 f3a3 	rbit	r3, r3
 8000242:	61bb      	str	r3, [r7, #24]
  return result;
 8000244:	69bb      	ldr	r3, [r7, #24]
 8000246:	fab3 f383 	clz	r3, r3
 800024a:	b2db      	uxtb	r3, r3
 800024c:	005b      	lsls	r3, r3, #1
 800024e:	6879      	ldr	r1, [r7, #4]
 8000250:	fa01 f303 	lsl.w	r3, r1, r3
 8000254:	431a      	orrs	r2, r3
 8000256:	68fb      	ldr	r3, [r7, #12]
 8000258:	601a      	str	r2, [r3, #0]
				(0x3 << POSITION_VAL(Pin) * 2U),
				(Mode << POSITION_VAL(Pin) * 2U)
			  );
}
 800025a:	bf00      	nop
 800025c:	3724      	adds	r7, #36	; 0x24
 800025e:	46bd      	mov	sp, r7
 8000260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000264:	4770      	bx	lr
	...

08000268 <user_leds_init>:
#include "led.h"
#include "stm32f7xx.h"

void user_leds_init(void)
{
 8000268:	b480      	push	{r7}
 800026a:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= GPIOI_CLK_EN;
 800026c:	4b08      	ldr	r3, [pc, #32]	; (8000290 <user_leds_init+0x28>)
 800026e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000270:	4a07      	ldr	r2, [pc, #28]	; (8000290 <user_leds_init+0x28>)
 8000272:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000276:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOI->MODER |= USER_LED1_MODER;
 8000278:	4b06      	ldr	r3, [pc, #24]	; (8000294 <user_leds_init+0x2c>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a05      	ldr	r2, [pc, #20]	; (8000294 <user_leds_init+0x2c>)
 800027e:	f043 0304 	orr.w	r3, r3, #4
 8000282:	6013      	str	r3, [r2, #0]
}
 8000284:	bf00      	nop
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	40023800 	.word	0x40023800
 8000294:	40022000 	.word	0x40022000

08000298 <all_leds_on>:

void all_leds_on(void)
{
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
	GPIOI->ODR |= USER_LED1;
 800029c:	4b05      	ldr	r3, [pc, #20]	; (80002b4 <all_leds_on+0x1c>)
 800029e:	695b      	ldr	r3, [r3, #20]
 80002a0:	4a04      	ldr	r2, [pc, #16]	; (80002b4 <all_leds_on+0x1c>)
 80002a2:	f043 0302 	orr.w	r3, r3, #2
 80002a6:	6153      	str	r3, [r2, #20]
}
 80002a8:	bf00      	nop
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	40022000 	.word	0x40022000

080002b8 <all_leds_off>:

void all_leds_off(void)
{
 80002b8:	b480      	push	{r7}
 80002ba:	af00      	add	r7, sp, #0
	GPIOI->ODR &=~ USER_LED1;
 80002bc:	4b05      	ldr	r3, [pc, #20]	; (80002d4 <all_leds_off+0x1c>)
 80002be:	695b      	ldr	r3, [r3, #20]
 80002c0:	4a04      	ldr	r2, [pc, #16]	; (80002d4 <all_leds_off+0x1c>)
 80002c2:	f023 0302 	bic.w	r3, r3, #2
 80002c6:	6153      	str	r3, [r2, #20]
}
 80002c8:	bf00      	nop
 80002ca:	46bd      	mov	sp, r7
 80002cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d0:	4770      	bx	lr
 80002d2:	bf00      	nop
 80002d4:	40022000 	.word	0x40022000

080002d8 <main>:
char ch;

static void usart_rx_callback(void);

int main (void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
	user_leds_init();
 80002dc:	f7ff ffc4 	bl	8000268 <user_leds_init>
	uart6_rx_interrupt_init();
 80002e0:	f000 f870 	bl	80003c4 <uart6_rx_interrupt_init>

	while (1)
	{
		//ch = uart_read(USART6);

		switch(ch)
 80002e4:	4b06      	ldr	r3, [pc, #24]	; (8000300 <main+0x28>)
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	2b30      	cmp	r3, #48	; 0x30
 80002ea:	d002      	beq.n	80002f2 <main+0x1a>
 80002ec:	2b31      	cmp	r3, #49	; 0x31
 80002ee:	d003      	beq.n	80002f8 <main+0x20>
			break;
		case '1':
			all_leds_on();
			break;
		default:
			break;
 80002f0:	e005      	b.n	80002fe <main+0x26>
			all_leds_off();
 80002f2:	f7ff ffe1 	bl	80002b8 <all_leds_off>
			break;
 80002f6:	e002      	b.n	80002fe <main+0x26>
			all_leds_on();
 80002f8:	f7ff ffce 	bl	8000298 <all_leds_on>
			break;
 80002fc:	bf00      	nop
		switch(ch)
 80002fe:	e7f1      	b.n	80002e4 <main+0xc>
 8000300:	2000001c 	.word	0x2000001c

08000304 <usart_rx_callback>:
		}
	}
}

static void usart_rx_callback(void)
{
 8000304:	b480      	push	{r7}
 8000306:	af00      	add	r7, sp, #0
	ch = (READ_BIT(USART6->RDR, USART_RDR_RDR) & 0XFFU);
 8000308:	4b04      	ldr	r3, [pc, #16]	; (800031c <usart_rx_callback+0x18>)
 800030a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800030c:	b2da      	uxtb	r2, r3
 800030e:	4b04      	ldr	r3, [pc, #16]	; (8000320 <usart_rx_callback+0x1c>)
 8000310:	701a      	strb	r2, [r3, #0]
}
 8000312:	bf00      	nop
 8000314:	46bd      	mov	sp, r7
 8000316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031a:	4770      	bx	lr
 800031c:	40011400 	.word	0x40011400
 8000320:	2000001c 	.word	0x2000001c

08000324 <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
	/* Check if RXNE Interrupt has Occurred */
	if ((USART6->ISR & ISR_RXNE) == ISR_RXNE)
 8000328:	4b04      	ldr	r3, [pc, #16]	; (800033c <USART6_IRQHandler+0x18>)
 800032a:	69db      	ldr	r3, [r3, #28]
 800032c:	f003 0320 	and.w	r3, r3, #32
 8000330:	2b20      	cmp	r3, #32
 8000332:	d101      	bne.n	8000338 <USART6_IRQHandler+0x14>
	{
		/* Do Something */
		usart_rx_callback();
 8000334:	f7ff ffe6 	bl	8000304 <usart_rx_callback>
	}
}
 8000338:	bf00      	nop
 800033a:	bd80      	pop	{r7, pc}
 800033c:	40011400 	.word	0x40011400

08000340 <set_ahb1_periph_clock>:
#include "rcc.h"


/* Enable clock access to AHB1 */
void set_ahb1_periph_clock(uint32_t periphs)
{
 8000340:	b480      	push	{r7}
 8000342:	b083      	sub	sp, #12
 8000344:	af00      	add	r7, sp, #0
 8000346:	6078      	str	r0, [r7, #4]
	SET_BIT(RCC->AHB1ENR, periphs);
 8000348:	4b05      	ldr	r3, [pc, #20]	; (8000360 <set_ahb1_periph_clock+0x20>)
 800034a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800034c:	4904      	ldr	r1, [pc, #16]	; (8000360 <set_ahb1_periph_clock+0x20>)
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	4313      	orrs	r3, r2
 8000352:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000354:	bf00      	nop
 8000356:	370c      	adds	r7, #12
 8000358:	46bd      	mov	sp, r7
 800035a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035e:	4770      	bx	lr
 8000360:	40023800 	.word	0x40023800

08000364 <set_apb2_periph_clock>:
	SET_BIT(RCC->APB1ENR, periphs);
}

/* Enable clock access to APB2 */
void set_apb2_periph_clock(uint32_t periphs)
	{
 8000364:	b480      	push	{r7}
 8000366:	b083      	sub	sp, #12
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
		SET_BIT(RCC->APB2ENR, periphs);
 800036c:	4b05      	ldr	r3, [pc, #20]	; (8000384 <set_apb2_periph_clock+0x20>)
 800036e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000370:	4904      	ldr	r1, [pc, #16]	; (8000384 <set_apb2_periph_clock+0x20>)
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	4313      	orrs	r3, r2
 8000376:	644b      	str	r3, [r1, #68]	; 0x44
	}
 8000378:	bf00      	nop
 800037a:	370c      	adds	r7, #12
 800037c:	46bd      	mov	sp, r7
 800037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000382:	4770      	bx	lr
 8000384:	40023800 	.word	0x40023800

08000388 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000388:	b480      	push	{r7}
 800038a:	b083      	sub	sp, #12
 800038c:	af00      	add	r7, sp, #0
 800038e:	4603      	mov	r3, r0
 8000390:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000396:	2b00      	cmp	r3, #0
 8000398:	db0b      	blt.n	80003b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800039a:	79fb      	ldrb	r3, [r7, #7]
 800039c:	f003 021f 	and.w	r2, r3, #31
 80003a0:	4907      	ldr	r1, [pc, #28]	; (80003c0 <__NVIC_EnableIRQ+0x38>)
 80003a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003a6:	095b      	lsrs	r3, r3, #5
 80003a8:	2001      	movs	r0, #1
 80003aa:	fa00 f202 	lsl.w	r2, r0, r2
 80003ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80003b2:	bf00      	nop
 80003b4:	370c      	adds	r7, #12
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop
 80003c0:	e000e100 	.word	0xe000e100

080003c4 <uart6_rx_interrupt_init>:
	/* 7. Enable USART */
	uart_enable(USART6);
}

void uart6_rx_interrupt_init(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	af00      	add	r7, sp, #0

	// ARD D0 = PC7 = RX
	// ARD D1 = PC6 = TX

	/* 1. Enable clock access to GPIOC */
	set_ahb1_periph_clock(GPIO_C_EN);
 80003c8:	2004      	movs	r0, #4
 80003ca:	f7ff ffb9 	bl	8000340 <set_ahb1_periph_clock>

	// ******* CONFIGURE TX PIN ******* //

	/* 2. Set [PC6] to alternate function */
	set_pin_mode(GPIOC, UART6_TX, GPIO_ALTERNATE_MODE);
 80003ce:	2202      	movs	r2, #2
 80003d0:	2140      	movs	r1, #64	; 0x40
 80003d2:	482c      	ldr	r0, [pc, #176]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 80003d4:	f7ff ff18 	bl	8000208 <set_pin_mode>

	/* 3. Set alternate function type to USART */
	GPIOC->AFR[0] &= ~(1U<<24);
 80003d8:	4b2a      	ldr	r3, [pc, #168]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 80003da:	6a1b      	ldr	r3, [r3, #32]
 80003dc:	4a29      	ldr	r2, [pc, #164]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 80003de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80003e2:	6213      	str	r3, [r2, #32]
	GPIOC->AFR[0] &= ~(1U<<25);
 80003e4:	4b27      	ldr	r3, [pc, #156]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 80003e6:	6a1b      	ldr	r3, [r3, #32]
 80003e8:	4a26      	ldr	r2, [pc, #152]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 80003ea:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80003ee:	6213      	str	r3, [r2, #32]
	GPIOC->AFR[0] &= ~(1U<<26);
 80003f0:	4b24      	ldr	r3, [pc, #144]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 80003f2:	6a1b      	ldr	r3, [r3, #32]
 80003f4:	4a23      	ldr	r2, [pc, #140]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 80003f6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80003fa:	6213      	str	r3, [r2, #32]
	GPIOC->AFR[0] |=  (1U<<27);
 80003fc:	4b21      	ldr	r3, [pc, #132]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 80003fe:	6a1b      	ldr	r3, [r3, #32]
 8000400:	4a20      	ldr	r2, [pc, #128]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 8000402:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000406:	6213      	str	r3, [r2, #32]

	// ******* CONFIGURE RX PIN ******* //


	/* Set [PC7] to alternate function */
	set_pin_mode(GPIOC, UART6_RX, GPIO_ALTERNATE_MODE);
 8000408:	2202      	movs	r2, #2
 800040a:	2180      	movs	r1, #128	; 0x80
 800040c:	481d      	ldr	r0, [pc, #116]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 800040e:	f7ff fefb 	bl	8000208 <set_pin_mode>

	/* Set alternate function to USART */
	GPIOC->AFR[0] &= ~(1U<<28);
 8000412:	4b1c      	ldr	r3, [pc, #112]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 8000414:	6a1b      	ldr	r3, [r3, #32]
 8000416:	4a1b      	ldr	r2, [pc, #108]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 8000418:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800041c:	6213      	str	r3, [r2, #32]
	GPIOC->AFR[0] &= ~(1U<<29);
 800041e:	4b19      	ldr	r3, [pc, #100]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 8000420:	6a1b      	ldr	r3, [r3, #32]
 8000422:	4a18      	ldr	r2, [pc, #96]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 8000424:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000428:	6213      	str	r3, [r2, #32]
	GPIOC->AFR[0] &= ~(1U<<30);
 800042a:	4b16      	ldr	r3, [pc, #88]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 800042c:	6a1b      	ldr	r3, [r3, #32]
 800042e:	4a15      	ldr	r2, [pc, #84]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 8000430:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8000434:	6213      	str	r3, [r2, #32]
	GPIOC->AFR[0] |=  (1U<<31);
 8000436:	4b13      	ldr	r3, [pc, #76]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 8000438:	6a1b      	ldr	r3, [r3, #32]
 800043a:	4a12      	ldr	r2, [pc, #72]	; (8000484 <uart6_rx_interrupt_init+0xc0>)
 800043c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000440:	6213      	str	r3, [r2, #32]

	/* 4. Enable clock access to the USART6 module */
	set_apb2_periph_clock(USART6_EN);
 8000442:	2020      	movs	r0, #32
 8000444:	f7ff ff8e 	bl	8000364 <set_apb2_periph_clock>

	/* 5. Configure USART parameters */
	uart_parameters_config (USART6, UART_DATAWIDTH_8B, UART_PARITY_NONE, UART_STOPBITS_1);
 8000448:	2300      	movs	r3, #0
 800044a:	2200      	movs	r2, #0
 800044c:	2100      	movs	r1, #0
 800044e:	480e      	ldr	r0, [pc, #56]	; (8000488 <uart6_rx_interrupt_init+0xc4>)
 8000450:	f000 f81e 	bl	8000490 <uart_parameters_config>
	set_uart_transfer_direction(USART6, USART_CR1_TE | USART_CR1_RE);
 8000454:	210c      	movs	r1, #12
 8000456:	480c      	ldr	r0, [pc, #48]	; (8000488 <uart6_rx_interrupt_init+0xc4>)
 8000458:	f000 f871 	bl	800053e <set_uart_transfer_direction>

	/* 6. Set Baud Rate */
	uart_set_baudrate(USART6, 16000000, 115200);
 800045c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000460:	490a      	ldr	r1, [pc, #40]	; (800048c <uart6_rx_interrupt_init+0xc8>)
 8000462:	4809      	ldr	r0, [pc, #36]	; (8000488 <uart6_rx_interrupt_init+0xc4>)
 8000464:	f000 f849 	bl	80004fa <uart_set_baudrate>

	/* 7. Enable USART */
	uart_enable(USART6);
 8000468:	4807      	ldr	r0, [pc, #28]	; (8000488 <uart6_rx_interrupt_init+0xc4>)
 800046a:	f000 f858 	bl	800051e <uart_enable>

	/* 8. Enable RXNE Interrupt */
	USART6->CR1 |= CR1_RXNEIE;
 800046e:	4b06      	ldr	r3, [pc, #24]	; (8000488 <uart6_rx_interrupt_init+0xc4>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	4a05      	ldr	r2, [pc, #20]	; (8000488 <uart6_rx_interrupt_init+0xc4>)
 8000474:	f043 0320 	orr.w	r3, r3, #32
 8000478:	6013      	str	r3, [r2, #0]

	/* 9. Enable Interrupt in NVIC */
	NVIC_EnableIRQ(USART6_IRQn);
 800047a:	2047      	movs	r0, #71	; 0x47
 800047c:	f7ff ff84 	bl	8000388 <__NVIC_EnableIRQ>
}
 8000480:	bf00      	nop
 8000482:	bd80      	pop	{r7, pc}
 8000484:	40020800 	.word	0x40020800
 8000488:	40011400 	.word	0x40011400
 800048c:	00f42400 	.word	0x00f42400

08000490 <uart_parameters_config>:
/* Sets UART Parameters */
static void uart_parameters_config (	USART_TypeDef *USARTx,
								uint32_t DataWidth,
								uint32_t Parity,
								uint32_t StopBits )
{
 8000490:	b480      	push	{r7}
 8000492:	b085      	sub	sp, #20
 8000494:	af00      	add	r7, sp, #0
 8000496:	60f8      	str	r0, [r7, #12]
 8000498:	60b9      	str	r1, [r7, #8]
 800049a:	607a      	str	r2, [r7, #4]
 800049c:	603b      	str	r3, [r7, #0]

	MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 800049e:	68fb      	ldr	r3, [r7, #12]
 80004a0:	681a      	ldr	r2, [r3, #0]
 80004a2:	4b0b      	ldr	r3, [pc, #44]	; (80004d0 <uart_parameters_config+0x40>)
 80004a4:	4013      	ands	r3, r2
 80004a6:	6879      	ldr	r1, [r7, #4]
 80004a8:	68ba      	ldr	r2, [r7, #8]
 80004aa:	430a      	orrs	r2, r1
 80004ac:	431a      	orrs	r2, r3
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	601a      	str	r2, [r3, #0]
	MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80004b2:	68fb      	ldr	r3, [r7, #12]
 80004b4:	685b      	ldr	r3, [r3, #4]
 80004b6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80004ba:	683b      	ldr	r3, [r7, #0]
 80004bc:	431a      	orrs	r2, r3
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	605a      	str	r2, [r3, #4]
}
 80004c2:	bf00      	nop
 80004c4:	3714      	adds	r7, #20
 80004c6:	46bd      	mov	sp, r7
 80004c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop
 80004d0:	efffe9ff 	.word	0xefffe9ff

080004d4 <compute_uart_div>:

/* Calculates proper frequency based on system clock */
uint16_t compute_uart_div(uint32_t PeriphClock, uint32_t BaudRate)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b083      	sub	sp, #12
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
 80004dc:	6039      	str	r1, [r7, #0]
	return (PeriphClock + (BaudRate / 2U) ) / BaudRate;
 80004de:	683b      	ldr	r3, [r7, #0]
 80004e0:	085a      	lsrs	r2, r3, #1
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	441a      	add	r2, r3
 80004e6:	683b      	ldr	r3, [r7, #0]
 80004e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80004ec:	b29b      	uxth	r3, r3
}
 80004ee:	4618      	mov	r0, r3
 80004f0:	370c      	adds	r7, #12
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr

080004fa <uart_set_baudrate>:

/* Sets UART Baud Rate */
static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClock, uint32_t BaudRate)
{
 80004fa:	b580      	push	{r7, lr}
 80004fc:	b084      	sub	sp, #16
 80004fe:	af00      	add	r7, sp, #0
 8000500:	60f8      	str	r0, [r7, #12]
 8000502:	60b9      	str	r1, [r7, #8]
 8000504:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_div(PeriphClock, BaudRate);
 8000506:	6879      	ldr	r1, [r7, #4]
 8000508:	68b8      	ldr	r0, [r7, #8]
 800050a:	f7ff ffe3 	bl	80004d4 <compute_uart_div>
 800050e:	4603      	mov	r3, r0
 8000510:	461a      	mov	r2, r3
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	60da      	str	r2, [r3, #12]
}
 8000516:	bf00      	nop
 8000518:	3710      	adds	r7, #16
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}

0800051e <uart_enable>:

/* Enable the UART Module */
static void uart_enable(USART_TypeDef *USARTx)
{
 800051e:	b480      	push	{r7}
 8000520:	b083      	sub	sp, #12
 8000522:	af00      	add	r7, sp, #0
 8000524:	6078      	str	r0, [r7, #4]
	SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	f043 0201 	orr.w	r2, r3, #1
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	601a      	str	r2, [r3, #0]
}
 8000532:	bf00      	nop
 8000534:	370c      	adds	r7, #12
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr

0800053e <set_uart_transfer_direction>:

/* Set UART Transfer Direction */
static void set_uart_transfer_direction(USART_TypeDef *USARTx, uint32_t TransferDirection)
{
 800053e:	b480      	push	{r7}
 8000540:	b083      	sub	sp, #12
 8000542:	af00      	add	r7, sp, #0
 8000544:	6078      	str	r0, [r7, #4]
 8000546:	6039      	str	r1, [r7, #0]
	MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	f023 020c 	bic.w	r2, r3, #12
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	431a      	orrs	r2, r3
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	601a      	str	r2, [r3, #0]
}
 8000558:	bf00      	nop
 800055a:	370c      	adds	r7, #12
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr

08000564 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000564:	480d      	ldr	r0, [pc, #52]	; (800059c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000566:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000568:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800056c:	480c      	ldr	r0, [pc, #48]	; (80005a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800056e:	490d      	ldr	r1, [pc, #52]	; (80005a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000570:	4a0d      	ldr	r2, [pc, #52]	; (80005a8 <LoopForever+0xe>)
  movs r3, #0
 8000572:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000574:	e002      	b.n	800057c <LoopCopyDataInit>

08000576 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000576:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000578:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800057a:	3304      	adds	r3, #4

0800057c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800057c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800057e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000580:	d3f9      	bcc.n	8000576 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000582:	4a0a      	ldr	r2, [pc, #40]	; (80005ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000584:	4c0a      	ldr	r4, [pc, #40]	; (80005b0 <LoopForever+0x16>)
  movs r3, #0
 8000586:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000588:	e001      	b.n	800058e <LoopFillZerobss>

0800058a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800058a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800058c:	3204      	adds	r2, #4

0800058e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800058e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000590:	d3fb      	bcc.n	800058a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000592:	f000 f811 	bl	80005b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000596:	f7ff fe9f 	bl	80002d8 <main>

0800059a <LoopForever>:

LoopForever:
    b LoopForever
 800059a:	e7fe      	b.n	800059a <LoopForever>
  ldr   r0, =_estack
 800059c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80005a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005a4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80005a8:	08000620 	.word	0x08000620
  ldr r2, =_sbss
 80005ac:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80005b0:	20000020 	.word	0x20000020

080005b4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005b4:	e7fe      	b.n	80005b4 <ADC_IRQHandler>
	...

080005b8 <__libc_init_array>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	4d0d      	ldr	r5, [pc, #52]	; (80005f0 <__libc_init_array+0x38>)
 80005bc:	4c0d      	ldr	r4, [pc, #52]	; (80005f4 <__libc_init_array+0x3c>)
 80005be:	1b64      	subs	r4, r4, r5
 80005c0:	10a4      	asrs	r4, r4, #2
 80005c2:	2600      	movs	r6, #0
 80005c4:	42a6      	cmp	r6, r4
 80005c6:	d109      	bne.n	80005dc <__libc_init_array+0x24>
 80005c8:	4d0b      	ldr	r5, [pc, #44]	; (80005f8 <__libc_init_array+0x40>)
 80005ca:	4c0c      	ldr	r4, [pc, #48]	; (80005fc <__libc_init_array+0x44>)
 80005cc:	f000 f818 	bl	8000600 <_init>
 80005d0:	1b64      	subs	r4, r4, r5
 80005d2:	10a4      	asrs	r4, r4, #2
 80005d4:	2600      	movs	r6, #0
 80005d6:	42a6      	cmp	r6, r4
 80005d8:	d105      	bne.n	80005e6 <__libc_init_array+0x2e>
 80005da:	bd70      	pop	{r4, r5, r6, pc}
 80005dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80005e0:	4798      	blx	r3
 80005e2:	3601      	adds	r6, #1
 80005e4:	e7ee      	b.n	80005c4 <__libc_init_array+0xc>
 80005e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80005ea:	4798      	blx	r3
 80005ec:	3601      	adds	r6, #1
 80005ee:	e7f2      	b.n	80005d6 <__libc_init_array+0x1e>
 80005f0:	08000618 	.word	0x08000618
 80005f4:	08000618 	.word	0x08000618
 80005f8:	08000618 	.word	0x08000618
 80005fc:	0800061c 	.word	0x0800061c

08000600 <_init>:
 8000600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000602:	bf00      	nop
 8000604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000606:	bc08      	pop	{r3}
 8000608:	469e      	mov	lr, r3
 800060a:	4770      	bx	lr

0800060c <_fini>:
 800060c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800060e:	bf00      	nop
 8000610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000612:	bc08      	pop	{r3}
 8000614:	469e      	mov	lr, r3
 8000616:	4770      	bx	lr
