Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec  6 14:57:45 2024
| Host         : Sam-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.819      -10.843                      3                  356        0.128        0.000                      0                  356        4.500        0.000                       0                   247  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.819      -10.843                      3                  356        0.128        0.000                      0                  356        4.500        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -3.819ns,  Total Violation      -10.843ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.819ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.687ns  (logic 6.658ns (48.643%)  route 7.029ns (51.357%))
  Logic Levels:           27  (CARRY4=16 LUT1=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.636     5.157    vga/CLK
    SLICE_X7Y47          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  vga/v_count_reg_reg[9]/Q
                         net (fo=22, routed)          0.955     6.531    vga/y[9]
    SLICE_X7Y47          LUT5 (Prop_lut5_I3_O)        0.299     6.830 f  vga/rgb_reg[7]_i_301/O
                         net (fo=10, routed)          0.341     7.171    vga/rgb_reg[7]_i_301_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124     7.295 r  vga/rgb_reg[7]_i_287/O
                         net (fo=6, routed)           0.574     7.870    vga/rgb_reg[7]_i_287_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.994 r  vga/rgb_reg[7]_i_484/O
                         net (fo=1, routed)           0.000     7.994    vga/rgb_reg[7]_i_484_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.526 r  vga/rgb_reg_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000     8.526    vga/rgb_reg_reg[7]_i_445_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.860 r  vga/rgb_reg_reg[7]_i_398/O[1]
                         net (fo=3, routed)           0.739     9.598    vga_n_7
    SLICE_X5Y45          LUT4 (Prop_lut4_I0_O)        0.303     9.901 r  rgb_reg[7]_i_393/O
                         net (fo=1, routed)           0.000     9.901    vga/rgb_reg_reg[7]_i_273_1[3]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.302 r  vga/rgb_reg_reg[7]_i_331/CO[3]
                         net (fo=1, routed)           0.000    10.302    vga/rgb_reg_reg[7]_i_331_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  vga/rgb_reg_reg[7]_i_273/CO[3]
                         net (fo=1, routed)           0.000    10.416    vga/rgb_reg_reg[7]_i_273_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.530 r  vga/rgb_reg_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000    10.530    vga/rgb_reg_reg[7]_i_214_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.644 r  vga/rgb_reg_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.644    vga/rgb_reg_reg[7]_i_157_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.957 f  vga/rgb_reg_reg[7]_i_111/O[3]
                         net (fo=6, routed)           0.593    11.550    vga_n_14
    SLICE_X6Y51          LUT1 (Prop_lut1_I0_O)        0.306    11.856 r  rgb_reg[7]_i_227/O
                         net (fo=1, routed)           0.000    11.856    rgb_reg[7]_i_227_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.389 r  rgb_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    12.389    rgb_reg_reg[7]_i_166_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.608 r  rgb_reg_reg[7]_i_113/O[0]
                         net (fo=3, routed)           0.469    13.078    vga/rgb_reg_reg[7]_i_353_0[0]
    SLICE_X7Y49          LUT5 (Prop_lut5_I0_O)        0.295    13.373 r  vga/rgb_reg[7]_i_456/O
                         net (fo=1, routed)           0.481    13.853    vga/rgb_reg[7]_i_456_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.360 r  vga/rgb_reg_reg[7]_i_410/CO[3]
                         net (fo=1, routed)           0.001    14.361    vga/rgb_reg_reg[7]_i_410_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  vga/rgb_reg_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.475    vga/rgb_reg_reg[7]_i_353_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  vga/rgb_reg_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    14.589    vga/rgb_reg_reg[7]_i_292_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.703 r  vga/rgb_reg_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.703    vga/rgb_reg_reg[7]_i_228_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.817 r  vga/rgb_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.817    vga/rgb_reg_reg[7]_i_171_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.931 r  vga/rgb_reg_reg[7]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.931    vga/rgb_reg_reg[7]_i_117_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.159 r  vga/rgb_reg_reg[7]_i_80/CO[2]
                         net (fo=10, routed)          0.501    15.660    vga/rgb_reg_reg[7]_i_80_n_1
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.313    15.973 r  vga/rgb_reg[7]_i_76_replica/O
                         net (fo=14, routed)          0.709    16.683    tetris_inst/v_count_reg_reg[8]_5_repN_alias
    SLICE_X0Y57          LUT5 (Prop_lut5_I1_O)        0.124    16.807 r  tetris_inst/rgb_reg[7]_i_35/O
                         net (fo=1, routed)           0.667    17.474    tetris_inst/rgb_reg[7]_i_35_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124    17.598 r  tetris_inst/rgb_reg[7]_i_11/O
                         net (fo=1, routed)           0.583    18.181    tetris_inst/rgb_reg[7]_i_11_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.124    18.305 r  tetris_inst/rgb_reg[7]_i_3_comp/O
                         net (fo=2, routed)           0.416    18.721    vga/rgb_reg_reg[7]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.124    18.845 r  vga/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.845    rgb_next[4]
    SLICE_X1Y56          FDCE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X1Y56          FDCE (Setup_fdce_C_D)        0.031    15.025    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -18.845    
  -------------------------------------------------------------------
                         slack                                 -3.819    

Slack (VIOLATED) :        -3.817ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.683ns  (logic 6.658ns (48.657%)  route 7.025ns (51.343%))
  Logic Levels:           27  (CARRY4=16 LUT1=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.636     5.157    vga/CLK
    SLICE_X7Y47          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  vga/v_count_reg_reg[9]/Q
                         net (fo=22, routed)          0.955     6.531    vga/y[9]
    SLICE_X7Y47          LUT5 (Prop_lut5_I3_O)        0.299     6.830 f  vga/rgb_reg[7]_i_301/O
                         net (fo=10, routed)          0.341     7.171    vga/rgb_reg[7]_i_301_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124     7.295 r  vga/rgb_reg[7]_i_287/O
                         net (fo=6, routed)           0.574     7.870    vga/rgb_reg[7]_i_287_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.994 r  vga/rgb_reg[7]_i_484/O
                         net (fo=1, routed)           0.000     7.994    vga/rgb_reg[7]_i_484_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.526 r  vga/rgb_reg_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000     8.526    vga/rgb_reg_reg[7]_i_445_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.860 r  vga/rgb_reg_reg[7]_i_398/O[1]
                         net (fo=3, routed)           0.739     9.598    vga_n_7
    SLICE_X5Y45          LUT4 (Prop_lut4_I0_O)        0.303     9.901 r  rgb_reg[7]_i_393/O
                         net (fo=1, routed)           0.000     9.901    vga/rgb_reg_reg[7]_i_273_1[3]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.302 r  vga/rgb_reg_reg[7]_i_331/CO[3]
                         net (fo=1, routed)           0.000    10.302    vga/rgb_reg_reg[7]_i_331_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  vga/rgb_reg_reg[7]_i_273/CO[3]
                         net (fo=1, routed)           0.000    10.416    vga/rgb_reg_reg[7]_i_273_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.530 r  vga/rgb_reg_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000    10.530    vga/rgb_reg_reg[7]_i_214_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.644 r  vga/rgb_reg_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.644    vga/rgb_reg_reg[7]_i_157_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.957 f  vga/rgb_reg_reg[7]_i_111/O[3]
                         net (fo=6, routed)           0.593    11.550    vga_n_14
    SLICE_X6Y51          LUT1 (Prop_lut1_I0_O)        0.306    11.856 r  rgb_reg[7]_i_227/O
                         net (fo=1, routed)           0.000    11.856    rgb_reg[7]_i_227_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.389 r  rgb_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    12.389    rgb_reg_reg[7]_i_166_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.608 r  rgb_reg_reg[7]_i_113/O[0]
                         net (fo=3, routed)           0.469    13.078    vga/rgb_reg_reg[7]_i_353_0[0]
    SLICE_X7Y49          LUT5 (Prop_lut5_I0_O)        0.295    13.373 r  vga/rgb_reg[7]_i_456/O
                         net (fo=1, routed)           0.481    13.853    vga/rgb_reg[7]_i_456_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.360 r  vga/rgb_reg_reg[7]_i_410/CO[3]
                         net (fo=1, routed)           0.001    14.361    vga/rgb_reg_reg[7]_i_410_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  vga/rgb_reg_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.475    vga/rgb_reg_reg[7]_i_353_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  vga/rgb_reg_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    14.589    vga/rgb_reg_reg[7]_i_292_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.703 r  vga/rgb_reg_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.703    vga/rgb_reg_reg[7]_i_228_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.817 r  vga/rgb_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.817    vga/rgb_reg_reg[7]_i_171_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.931 r  vga/rgb_reg_reg[7]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.931    vga/rgb_reg_reg[7]_i_117_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.159 r  vga/rgb_reg_reg[7]_i_80/CO[2]
                         net (fo=10, routed)          0.501    15.660    vga/rgb_reg_reg[7]_i_80_n_1
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.313    15.973 r  vga/rgb_reg[7]_i_76_replica/O
                         net (fo=14, routed)          0.709    16.683    tetris_inst/v_count_reg_reg[8]_5_repN_alias
    SLICE_X0Y57          LUT5 (Prop_lut5_I1_O)        0.124    16.807 r  tetris_inst/rgb_reg[7]_i_35/O
                         net (fo=1, routed)           0.667    17.474    tetris_inst/rgb_reg[7]_i_35_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124    17.598 r  tetris_inst/rgb_reg[7]_i_11/O
                         net (fo=1, routed)           0.583    18.181    tetris_inst/rgb_reg[7]_i_11_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.124    18.305 r  tetris_inst/rgb_reg[7]_i_3_comp/O
                         net (fo=2, routed)           0.412    18.717    vga/rgb_reg_reg[7]
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124    18.841 r  vga/rgb_reg[7]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.841    rgb_next[7]
    SLICE_X1Y56          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X1Y56          FDCE (Setup_fdce_C_D)        0.029    15.023    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -18.841    
  -------------------------------------------------------------------
                         slack                                 -3.817    

Slack (VIOLATED) :        -3.206ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.071ns  (logic 6.867ns (52.536%)  route 6.204ns (47.464%))
  Logic Levels:           24  (CARRY4=15 LUT2=1 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.638     5.159    vga/CLK
    SLICE_X2Y43          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     5.677 f  vga/h_count_reg_reg[6]/Q
                         net (fo=37, routed)          0.649     6.326    vga/x[6]
    SLICE_X2Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.450 f  vga/rgb_reg[11]_i_6/O
                         net (fo=71, routed)          0.349     6.799    vga/rgb_reg[11]_i_6_n_0
    SLICE_X2Y44          LUT4 (Prop_lut4_I0_O)        0.124     6.923 r  vga/rgb_reg[11]_i_2/O
                         net (fo=49, routed)          0.380     7.304    vga/rgb_reg[11]_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.428 r  vga/rgb_reg[7]_i_199/O
                         net (fo=3, routed)           0.866     8.294    vga/rgb_reg[7]_i_199_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.890 r  vga/rgb_reg_reg[7]_i_141/O[3]
                         net (fo=2, routed)           0.705     9.595    vga/rgb_reg_reg[7]_i_141_n_4
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.299     9.894 r  vga/rgb_reg[7]_i_83/O
                         net (fo=2, routed)           0.514    10.407    vga/rgb_reg[7]_i_83_n_0
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.331    10.738 r  vga/rgb_reg[7]_i_87/O
                         net (fo=1, routed)           0.000    10.738    vga/rgb_reg[7]_i_87_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.114 r  vga/rgb_reg_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.114    vga/rgb_reg_reg[7]_i_30_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.437 r  vga/rgb_reg_reg[7]_i_15/O[1]
                         net (fo=6, routed)           0.480    11.917    vga_n_38
    SLICE_X1Y50          LUT2 (Prop_lut2_I1_O)        0.306    12.223 r  rgb_reg[7]_i_151/O
                         net (fo=1, routed)           0.000    12.223    rgb_reg[7]_i_151_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.624 r  rgb_reg_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.624    rgb_reg_reg[7]_i_100_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.846 r  rgb_reg_reg[7]_i_47/O[0]
                         net (fo=3, routed)           0.319    13.165    vga/rgb_reg_reg[7]_i_264_0[0]
    SLICE_X3Y50          LUT4 (Prop_lut4_I0_O)        0.299    13.464 r  vga/rgb_reg[7]_i_382/O
                         net (fo=1, routed)           0.658    14.122    vga/rgb_reg[7]_i_382_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.629 r  vga/rgb_reg_reg[7]_i_322/CO[3]
                         net (fo=1, routed)           0.000    14.629    vga/rgb_reg_reg[7]_i_322_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.743 r  vga/rgb_reg_reg[7]_i_264/CO[3]
                         net (fo=1, routed)           0.000    14.743    vga/rgb_reg_reg[7]_i_264_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.857 r  vga/rgb_reg_reg[7]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.857    vga/rgb_reg_reg[7]_i_205_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.971 r  vga/rgb_reg_reg[7]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.971    vga/rgb_reg_reg[7]_i_142_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.085 r  vga/rgb_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    15.085    vga/rgb_reg_reg[7]_i_91_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.199 r  vga/rgb_reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.199    vga/rgb_reg_reg[7]_i_40_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.427 r  vga/rgb_reg_reg[7]_i_13/CO[2]
                         net (fo=8, routed)           0.509    15.936    vga/rgb_reg_reg[7]_i_13_n_1
    SLICE_X1Y54          LUT5 (Prop_lut5_I3_O)        0.313    16.249 r  vga/rgb_reg[11]_i_25/O
                         net (fo=1, routed)           0.334    16.583    vga/rgb_reg[11]_i_25_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.133 r  vga/rgb_reg_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.133    vga/rgb_reg_reg[11]_i_15_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.250 r  vga/rgb_reg_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.250    vga/rgb_reg_reg[11]_i_7_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.479 r  vga/rgb_reg_reg[11]_i_3/CO[2]
                         net (fo=3, routed)           0.442    17.920    vga/tetris_inst/rgb221_in
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.310    18.230 r  vga/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    18.230    rgb_next[11]
    SLICE_X5Y56          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)        0.032    15.024    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -18.230    
  -------------------------------------------------------------------
                         slack                                 -3.206    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/player_board_next_reg[11][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 1.576ns (18.421%)  route 6.980ns (81.579%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.639     5.160    vga/CLK
    SLICE_X1Y47          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     5.616 f  vga/h_count_reg_reg[0]/Q
                         net (fo=25, routed)          1.362     6.979    vga/x[0]
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.103 f  vga/refresh_counter[7]_i_3/O
                         net (fo=2, routed)           0.419     7.522    vga/refresh_counter[7]_i_3_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.646 f  vga/lfsr[7]_i_5/O
                         net (fo=1, routed)           0.728     8.373    vga/lfsr[7]_i_5_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I5_O)        0.124     8.497 r  vga/lfsr[7]_i_1/O
                         net (fo=24, routed)          1.113     9.611    tetris_inst/lfsr
    SLICE_X0Y58          LUT5 (Prop_lut5_I2_O)        0.124     9.735 f  tetris_inst/player_board_next[14][3]_i_2/O
                         net (fo=5, routed)           0.860    10.594    tetris_inst/player_board_next[14][3]_i_2_n_0
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.152    10.746 r  tetris_inst/player_board_next[15][5]_i_5/O
                         net (fo=1, routed)           0.436    11.183    tetris_inst/player_board_next[15][5]_i_5_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I4_O)        0.326    11.509 r  tetris_inst/player_board_next[15][5]_i_3/O
                         net (fo=67, routed)          1.576    13.084    tetris_inst/player_board_next[15][5]_i_3_n_0
    SLICE_X6Y58          LUT2 (Prop_lut2_I1_O)        0.146    13.230 r  tetris_inst/player_board_next[11][4]_i_1/O
                         net (fo=1, routed)           0.485    13.716    tetris_inst/player_board_next[11][4]_i_1_n_0
    SLICE_X6Y57          FDCE                                         r  tetris_inst/player_board_next_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506    14.847    tetris_inst/CLK
    SLICE_X6Y57          FDCE                                         r  tetris_inst/player_board_next_reg[11][4]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X6Y57          FDCE (Setup_fdce_C_D)       -0.235    14.756    tetris_inst/player_board_next_reg[11][4]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -13.716    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/player_board_next_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 1.583ns (18.833%)  route 6.822ns (81.167%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.639     5.160    vga/CLK
    SLICE_X1Y47          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     5.616 f  vga/h_count_reg_reg[0]/Q
                         net (fo=25, routed)          1.362     6.979    vga/x[0]
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.103 f  vga/refresh_counter[7]_i_3/O
                         net (fo=2, routed)           0.419     7.522    vga/refresh_counter[7]_i_3_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.646 f  vga/lfsr[7]_i_5/O
                         net (fo=1, routed)           0.728     8.373    vga/lfsr[7]_i_5_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I5_O)        0.124     8.497 r  vga/lfsr[7]_i_1/O
                         net (fo=24, routed)          1.113     9.611    tetris_inst/lfsr
    SLICE_X0Y58          LUT5 (Prop_lut5_I2_O)        0.124     9.735 f  tetris_inst/player_board_next[14][3]_i_2/O
                         net (fo=5, routed)           0.860    10.594    tetris_inst/player_board_next[14][3]_i_2_n_0
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.152    10.746 r  tetris_inst/player_board_next[15][5]_i_5/O
                         net (fo=1, routed)           0.436    11.183    tetris_inst/player_board_next[15][5]_i_5_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I4_O)        0.326    11.509 r  tetris_inst/player_board_next[15][5]_i_3/O
                         net (fo=67, routed)          1.522    13.030    tetris_inst/player_board_next[15][5]_i_3_n_0
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.153    13.183 r  tetris_inst/player_board_next[2][5]_i_1/O
                         net (fo=1, routed)           0.382    13.566    tetris_inst/player_board_next[2][5]_i_1_n_0
    SLICE_X9Y61          FDCE                                         r  tetris_inst/player_board_next_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.437    14.778    tetris_inst/CLK
    SLICE_X9Y61          FDCE                                         r  tetris_inst/player_board_next_reg[2][5]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X9Y61          FDCE (Setup_fdce_C_D)       -0.288    14.634    tetris_inst/player_board_next_reg[2][5]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/player_board_next_reg[10][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.317ns  (logic 1.579ns (18.986%)  route 6.738ns (81.014%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.639     5.160    vga/CLK
    SLICE_X1Y47          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     5.616 f  vga/h_count_reg_reg[0]/Q
                         net (fo=25, routed)          1.362     6.979    vga/x[0]
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.103 f  vga/refresh_counter[7]_i_3/O
                         net (fo=2, routed)           0.419     7.522    vga/refresh_counter[7]_i_3_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.646 f  vga/lfsr[7]_i_5/O
                         net (fo=1, routed)           0.728     8.373    vga/lfsr[7]_i_5_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I5_O)        0.124     8.497 r  vga/lfsr[7]_i_1/O
                         net (fo=24, routed)          1.113     9.611    tetris_inst/lfsr
    SLICE_X0Y58          LUT5 (Prop_lut5_I2_O)        0.124     9.735 f  tetris_inst/player_board_next[14][3]_i_2/O
                         net (fo=5, routed)           0.860    10.594    tetris_inst/player_board_next[14][3]_i_2_n_0
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.152    10.746 r  tetris_inst/player_board_next[15][5]_i_5/O
                         net (fo=1, routed)           0.436    11.183    tetris_inst/player_board_next[15][5]_i_5_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I4_O)        0.326    11.509 r  tetris_inst/player_board_next[15][5]_i_3/O
                         net (fo=67, routed)          1.484    12.993    tetris_inst/player_board_next[15][5]_i_3_n_0
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.149    13.142 r  tetris_inst/player_board_next[10][3]_i_1/O
                         net (fo=1, routed)           0.335    13.477    tetris_inst/player_board_next[10][3]_i_1_n_0
    SLICE_X9Y58          FDCE                                         r  tetris_inst/player_board_next_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.439    14.780    tetris_inst/CLK
    SLICE_X9Y58          FDCE                                         r  tetris_inst/player_board_next_reg[10][3]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)       -0.289    14.635    tetris_inst/player_board_next_reg[10][3]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -13.477    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[14][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 1.554ns (18.381%)  route 6.901ns (81.619%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.639     5.160    vga/CLK
    SLICE_X1Y47          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     5.616 f  vga/h_count_reg_reg[0]/Q
                         net (fo=25, routed)          1.362     6.979    vga/x[0]
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.103 f  vga/refresh_counter[7]_i_3/O
                         net (fo=2, routed)           0.419     7.522    vga/refresh_counter[7]_i_3_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.646 f  vga/lfsr[7]_i_5/O
                         net (fo=1, routed)           0.728     8.373    vga/lfsr[7]_i_5_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I5_O)        0.124     8.497 r  vga/lfsr[7]_i_1/O
                         net (fo=24, routed)          1.113     9.611    tetris_inst/lfsr
    SLICE_X0Y58          LUT5 (Prop_lut5_I2_O)        0.124     9.735 r  tetris_inst/player_board_next[14][3]_i_2/O
                         net (fo=5, routed)           0.860    10.594    tetris_inst/player_board_next[14][3]_i_2_n_0
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.152    10.746 f  tetris_inst/player_board_next[15][5]_i_5/O
                         net (fo=1, routed)           0.436    11.183    tetris_inst/player_board_next[15][5]_i_5_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I4_O)        0.326    11.509 f  tetris_inst/player_board_next[15][5]_i_3/O
                         net (fo=67, routed)          0.845    12.354    tetris_inst/player_board_next[15][5]_i_3_n_0
    SLICE_X9Y63          LUT2 (Prop_lut2_I1_O)        0.124    12.478 r  tetris_inst/current_board_next[14][5]_i_1/O
                         net (fo=60, routed)          1.137    13.615    tetris_inst/current_board_next[14][5]_i_1_n_0
    SLICE_X3Y58          FDCE                                         r  tetris_inst/current_board_next_reg[14][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.508    14.849    tetris_inst/CLK
    SLICE_X3Y58          FDCE                                         r  tetris_inst/current_board_next_reg[14][3]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X3Y58          FDCE (Setup_fdce_C_CE)      -0.205    14.788    tetris_inst/current_board_next_reg[14][3]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[14][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 1.554ns (18.381%)  route 6.901ns (81.619%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.639     5.160    vga/CLK
    SLICE_X1Y47          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     5.616 f  vga/h_count_reg_reg[0]/Q
                         net (fo=25, routed)          1.362     6.979    vga/x[0]
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.103 f  vga/refresh_counter[7]_i_3/O
                         net (fo=2, routed)           0.419     7.522    vga/refresh_counter[7]_i_3_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.646 f  vga/lfsr[7]_i_5/O
                         net (fo=1, routed)           0.728     8.373    vga/lfsr[7]_i_5_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I5_O)        0.124     8.497 r  vga/lfsr[7]_i_1/O
                         net (fo=24, routed)          1.113     9.611    tetris_inst/lfsr
    SLICE_X0Y58          LUT5 (Prop_lut5_I2_O)        0.124     9.735 r  tetris_inst/player_board_next[14][3]_i_2/O
                         net (fo=5, routed)           0.860    10.594    tetris_inst/player_board_next[14][3]_i_2_n_0
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.152    10.746 f  tetris_inst/player_board_next[15][5]_i_5/O
                         net (fo=1, routed)           0.436    11.183    tetris_inst/player_board_next[15][5]_i_5_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I4_O)        0.326    11.509 f  tetris_inst/player_board_next[15][5]_i_3/O
                         net (fo=67, routed)          0.845    12.354    tetris_inst/player_board_next[15][5]_i_3_n_0
    SLICE_X9Y63          LUT2 (Prop_lut2_I1_O)        0.124    12.478 r  tetris_inst/current_board_next[14][5]_i_1/O
                         net (fo=60, routed)          1.137    13.615    tetris_inst/current_board_next[14][5]_i_1_n_0
    SLICE_X3Y58          FDCE                                         r  tetris_inst/current_board_next_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.508    14.849    tetris_inst/CLK
    SLICE_X3Y58          FDCE                                         r  tetris_inst/current_board_next_reg[14][5]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X3Y58          FDCE (Setup_fdce_C_CE)      -0.205    14.788    tetris_inst/current_board_next_reg[14][5]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[11][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 1.554ns (18.309%)  route 6.933ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.639     5.160    vga/CLK
    SLICE_X1Y47          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     5.616 f  vga/h_count_reg_reg[0]/Q
                         net (fo=25, routed)          1.362     6.979    vga/x[0]
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.103 f  vga/refresh_counter[7]_i_3/O
                         net (fo=2, routed)           0.419     7.522    vga/refresh_counter[7]_i_3_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.646 f  vga/lfsr[7]_i_5/O
                         net (fo=1, routed)           0.728     8.373    vga/lfsr[7]_i_5_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I5_O)        0.124     8.497 r  vga/lfsr[7]_i_1/O
                         net (fo=24, routed)          1.113     9.611    tetris_inst/lfsr
    SLICE_X0Y58          LUT5 (Prop_lut5_I2_O)        0.124     9.735 r  tetris_inst/player_board_next[14][3]_i_2/O
                         net (fo=5, routed)           0.860    10.594    tetris_inst/player_board_next[14][3]_i_2_n_0
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.152    10.746 f  tetris_inst/player_board_next[15][5]_i_5/O
                         net (fo=1, routed)           0.436    11.183    tetris_inst/player_board_next[15][5]_i_5_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I4_O)        0.326    11.509 f  tetris_inst/player_board_next[15][5]_i_3/O
                         net (fo=67, routed)          0.845    12.354    tetris_inst/player_board_next[15][5]_i_3_n_0
    SLICE_X9Y63          LUT2 (Prop_lut2_I1_O)        0.124    12.478 r  tetris_inst/current_board_next[14][5]_i_1/O
                         net (fo=60, routed)          1.170    13.648    tetris_inst/current_board_next[14][5]_i_1_n_0
    SLICE_X6Y59          FDCE                                         r  tetris_inst/current_board_next_reg[11][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.505    14.846    tetris_inst/CLK
    SLICE_X6Y59          FDCE                                         r  tetris_inst/current_board_next_reg[11][2]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X6Y59          FDCE (Setup_fdce_C_CE)      -0.169    14.821    tetris_inst/current_board_next_reg[11][2]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[5][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 1.554ns (18.309%)  route 6.933ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.639     5.160    vga/CLK
    SLICE_X1Y47          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     5.616 f  vga/h_count_reg_reg[0]/Q
                         net (fo=25, routed)          1.362     6.979    vga/x[0]
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.103 f  vga/refresh_counter[7]_i_3/O
                         net (fo=2, routed)           0.419     7.522    vga/refresh_counter[7]_i_3_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.646 f  vga/lfsr[7]_i_5/O
                         net (fo=1, routed)           0.728     8.373    vga/lfsr[7]_i_5_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I5_O)        0.124     8.497 r  vga/lfsr[7]_i_1/O
                         net (fo=24, routed)          1.113     9.611    tetris_inst/lfsr
    SLICE_X0Y58          LUT5 (Prop_lut5_I2_O)        0.124     9.735 r  tetris_inst/player_board_next[14][3]_i_2/O
                         net (fo=5, routed)           0.860    10.594    tetris_inst/player_board_next[14][3]_i_2_n_0
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.152    10.746 f  tetris_inst/player_board_next[15][5]_i_5/O
                         net (fo=1, routed)           0.436    11.183    tetris_inst/player_board_next[15][5]_i_5_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I4_O)        0.326    11.509 f  tetris_inst/player_board_next[15][5]_i_3/O
                         net (fo=67, routed)          0.845    12.354    tetris_inst/player_board_next[15][5]_i_3_n_0
    SLICE_X9Y63          LUT2 (Prop_lut2_I1_O)        0.124    12.478 r  tetris_inst/current_board_next[14][5]_i_1/O
                         net (fo=60, routed)          1.170    13.648    tetris_inst/current_board_next[14][5]_i_1_n_0
    SLICE_X6Y59          FDCE                                         r  tetris_inst/current_board_next_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.505    14.846    tetris_inst/CLK
    SLICE_X6Y59          FDCE                                         r  tetris_inst/current_board_next_reg[5][2]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X6Y59          FDCE (Setup_fdce_C_CE)      -0.169    14.821    tetris_inst/current_board_next_reg[5][2]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  1.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_next_reg[6][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[6][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.589     1.472    tetris_inst/CLK
    SLICE_X7Y60          FDCE                                         r  tetris_inst/current_board_next_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  tetris_inst/current_board_next_reg[6][5]/Q
                         net (fo=3, routed)           0.076     1.689    tetris_inst/current_board_next_reg[6]_18[5]
    SLICE_X6Y60          LUT2 (Prop_lut2_I0_O)        0.045     1.734 r  tetris_inst/display_board[6][5]_i_1/O
                         net (fo=1, routed)           0.000     1.734    tetris_inst/p_35_out[5]
    SLICE_X6Y60          FDCE                                         r  tetris_inst/display_board_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.860     1.987    tetris_inst/CLK
    SLICE_X6Y60          FDCE                                         r  tetris_inst/display_board_reg[6][5]/C
                         clock pessimism             -0.502     1.485    
    SLICE_X6Y60          FDCE (Hold_fdce_C_D)         0.121     1.606    tetris_inst/display_board_reg[6][5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tetris_inst/player_board_next_reg[8][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[8][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.563     1.446    tetris_inst/CLK
    SLICE_X9Y59          FDCE                                         r  tetris_inst/player_board_next_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  tetris_inst/player_board_next_reg[8][2]/Q
                         net (fo=4, routed)           0.078     1.666    tetris_inst/player_board_next_reg[8]_13[2]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.711 r  tetris_inst/display_board[8][2]_i_1/O
                         net (fo=1, routed)           0.000     1.711    tetris_inst/p_37_out[2]
    SLICE_X8Y59          FDCE                                         r  tetris_inst/display_board_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.832     1.960    tetris_inst/CLK
    SLICE_X8Y59          FDCE                                         r  tetris_inst/display_board_reg[8][2]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X8Y59          FDCE (Hold_fdce_C_D)         0.121     1.580    tetris_inst/display_board_reg[8][2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_next_reg[10][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[10][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.563     1.446    tetris_inst/CLK
    SLICE_X9Y57          FDCE                                         r  tetris_inst/current_board_next_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  tetris_inst/current_board_next_reg[10][2]/Q
                         net (fo=3, routed)           0.099     1.686    tetris_inst/current_board_next_reg[10]_10[2]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.045     1.731 r  tetris_inst/display_board[10][2]_i_1/O
                         net (fo=1, routed)           0.000     1.731    tetris_inst/p_39_out[2]
    SLICE_X8Y57          FDCE                                         r  tetris_inst/display_board_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.832     1.960    tetris_inst/CLK
    SLICE_X8Y57          FDCE                                         r  tetris_inst/display_board_reg[10][2]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X8Y57          FDCE (Hold_fdce_C_D)         0.120     1.579    tetris_inst/display_board_reg[10][2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_next_reg[4][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.587     1.470    tetris_inst/CLK
    SLICE_X4Y63          FDCE                                         r  tetris_inst/current_board_next_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  tetris_inst/current_board_next_reg[4][4]/Q
                         net (fo=3, routed)           0.074     1.685    tetris_inst/current_board_next_reg[4]_22[4]
    SLICE_X5Y63          LUT2 (Prop_lut2_I0_O)        0.045     1.730 r  tetris_inst/display_board[4][4]_i_1/O
                         net (fo=1, routed)           0.000     1.730    tetris_inst/p_33_out[4]
    SLICE_X5Y63          FDCE                                         r  tetris_inst/display_board_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.856     1.984    tetris_inst/CLK
    SLICE_X5Y63          FDCE                                         r  tetris_inst/display_board_reg[4][4]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.092     1.575    tetris_inst/display_board_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tetris_inst/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.593     1.476    tetris_inst/CLK
    SLICE_X3Y39          FDCE                                         r  tetris_inst/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tetris_inst/refresh_counter_reg[0]/Q
                         net (fo=8, routed)           0.109     1.726    tetris_inst/refresh_counter_reg[0]
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.045     1.771 r  tetris_inst/refresh_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.771    tetris_inst/p_0_in__0[4]
    SLICE_X2Y39          FDCE                                         r  tetris_inst/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.864     1.991    tetris_inst/CLK
    SLICE_X2Y39          FDCE                                         r  tetris_inst/refresh_counter_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.120     1.609    tetris_inst/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_next_reg[5][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[5][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.589     1.472    tetris_inst/CLK
    SLICE_X7Y60          FDCE                                         r  tetris_inst/current_board_next_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  tetris_inst/current_board_next_reg[5][5]/Q
                         net (fo=3, routed)           0.110     1.724    tetris_inst/current_board_next_reg[5]_20[5]
    SLICE_X6Y60          LUT2 (Prop_lut2_I0_O)        0.045     1.769 r  tetris_inst/display_board[5][5]_i_1/O
                         net (fo=1, routed)           0.000     1.769    tetris_inst/p_34_out[5]
    SLICE_X6Y60          FDCE                                         r  tetris_inst/display_board_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.860     1.987    tetris_inst/CLK
    SLICE_X6Y60          FDCE                                         r  tetris_inst/display_board_reg[5][5]/C
                         clock pessimism             -0.502     1.485    
    SLICE_X6Y60          FDCE (Hold_fdce_C_D)         0.120     1.605    tetris_inst/display_board_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_next_reg[8][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[8][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.563     1.446    tetris_inst/CLK
    SLICE_X11Y58         FDCE                                         r  tetris_inst/current_board_next_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  tetris_inst/current_board_next_reg[8][3]/Q
                         net (fo=3, routed)           0.110     1.698    tetris_inst/current_board_next_reg[8]_14[3]
    SLICE_X10Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.743 r  tetris_inst/display_board[8][3]_i_1/O
                         net (fo=1, routed)           0.000     1.743    tetris_inst/p_37_out[3]
    SLICE_X10Y58         FDCE                                         r  tetris_inst/display_board_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.832     1.960    tetris_inst/CLK
    SLICE_X10Y58         FDCE                                         r  tetris_inst/display_board_reg[8][3]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X10Y58         FDCE (Hold_fdce_C_D)         0.120     1.579    tetris_inst/display_board_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_next_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.331%)  route 0.112ns (37.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.562     1.445    tetris_inst/CLK
    SLICE_X11Y60         FDCE                                         r  tetris_inst/current_board_next_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  tetris_inst/current_board_next_reg[0][2]/Q
                         net (fo=3, routed)           0.112     1.699    tetris_inst/current_board_next_reg[0]_30[2]
    SLICE_X10Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.744 r  tetris_inst/display_board[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.744    tetris_inst/p_29_out[2]
    SLICE_X10Y60         FDCE                                         r  tetris_inst/display_board_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.831     1.959    tetris_inst/CLK
    SLICE_X10Y60         FDCE                                         r  tetris_inst/display_board_reg[0][2]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X10Y60         FDCE (Hold_fdce_C_D)         0.121     1.579    tetris_inst/display_board_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_next_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.562     1.445    tetris_inst/CLK
    SLICE_X11Y60         FDCE                                         r  tetris_inst/current_board_next_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  tetris_inst/current_board_next_reg[0][3]/Q
                         net (fo=3, routed)           0.112     1.698    tetris_inst/current_board_next_reg[0]_30[3]
    SLICE_X10Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.743 r  tetris_inst/display_board[0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.743    tetris_inst/p_29_out[3]
    SLICE_X10Y60         FDCE                                         r  tetris_inst/display_board_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.831     1.959    tetris_inst/CLK
    SLICE_X10Y60         FDCE                                         r  tetris_inst/display_board_reg[0][3]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X10Y60         FDCE (Hold_fdce_C_D)         0.120     1.578    tetris_inst/display_board_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 tetris_inst/player_board_next_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.562     1.445    tetris_inst/CLK
    SLICE_X9Y61          FDCE                                         r  tetris_inst/player_board_next_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  tetris_inst/player_board_next_reg[1][2]/Q
                         net (fo=4, routed)           0.122     1.709    tetris_inst/player_board_next_reg[1]_27[2]
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.045     1.754 r  tetris_inst/display_board[1][2]_i_1/O
                         net (fo=1, routed)           0.000     1.754    tetris_inst/p_30_out[2]
    SLICE_X8Y61          FDCE                                         r  tetris_inst/display_board_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.831     1.959    tetris_inst/CLK
    SLICE_X8Y61          FDCE                                         r  tetris_inst/display_board_reg[1][2]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X8Y61          FDCE (Hold_fdce_C_D)         0.120     1.578    tetris_inst/display_board_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y54    rgb_reg_reg[8]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58    tetris_inst/block_generate_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58    tetris_inst/can_move_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y63    tetris_inst/current_board_next_reg[3][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y62    tetris_inst/current_board_next_reg[4][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y60    tetris_inst/current_board_next_reg[4][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y63    tetris_inst/current_board_next_reg[4][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y60    tetris_inst/current_board_next_reg[4][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y59    tetris_inst/current_board_next_reg[5][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59    tetris_inst/current_board_next_reg[5][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59    tetris_inst/current_board_next_reg[5][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y60    tetris_inst/current_board_next_reg[5][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y60    tetris_inst/current_board_next_reg[6][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y60    tetris_inst/current_board_next_reg[7][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    tetris_inst/display_board_reg[4][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    tetris_inst/display_board_reg[4][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    tetris_inst/display_board_reg[5][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    tetris_inst/display_board_reg[5][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    tetris_inst/display_board_reg[5][5]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    tetris_inst/block_generate_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    tetris_inst/can_move_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60    tetris_inst/current_board_next_reg[6][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60    tetris_inst/current_board_next_reg[6][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y60   tetris_inst/current_board_next_reg[7][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y60   tetris_inst/current_board_next_reg[7][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58    tetris_inst/current_board_next_reg[8][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58   tetris_inst/current_board_next_reg[8][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58   tetris_inst/current_board_next_reg[8][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58    tetris_inst/current_board_next_reg[8][5]/C



