

================================================================
== Vivado HLS Report for 'dut_dense_mlp'
================================================================
* Date:           Fri Dec  9 22:57:37 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_more.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1695|  1695|  1695|  1695|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- LOOP_DENSE_MLP_0   |  1694|  1694|       847|          -|          -|     2|    no    |
        | + LOOP_DENSE_MLP_1  |   840|   840|        10|          -|          -|    84|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	13  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	3  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_18 [1/1] 1.57ns
:0  br label %1


 <State 2>: 1.72ns
ST_2: n [1/1] 0.00ns
:0  %n = phi i2 [ 0, %0 ], [ %n_1, %branch0 ]

ST_2: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i8 [ 0, %0 ], [ %next_mul, %branch0 ]

ST_2: next_mul [1/1] 1.72ns
:2  %next_mul = add i8 %phi_mul, 84

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_2: exitcond1 [1/1] 1.36ns
:4  %exitcond1 = icmp eq i2 %n, -2

ST_2: n_1 [1/1] 0.80ns
:5  %n_1 = add i2 %n, 1

ST_2: stg_25 [1/1] 0.00ns
:6  br i1 %exitcond1, label %5, label %2

ST_2: stg_26 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind

ST_2: tmp_46 [1/1] 0.00ns
:1  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str2)

ST_2: stg_28 [1/1] 1.57ns
:2  br label %3

ST_2: stg_29 [1/1] 0.00ns
:0  ret void


 <State 3>: 8.63ns
ST_3: sum [1/1] 0.00ns
:0  %sum = phi float [ 0.000000e+00, %2 ], [ %sum_1, %4 ]

ST_3: m [1/1] 0.00ns
:1  %m = phi i7 [ 0, %2 ], [ %m_2, %4 ]

ST_3: m_cast [1/1] 0.00ns
:2  %m_cast = zext i7 %m to i8

ST_3: empty_37 [1/1] 0.00ns
:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)

ST_3: exitcond [1/1] 1.97ns
:4  %exitcond = icmp eq i7 %m, -44

ST_3: m_2 [1/1] 1.72ns
:5  %m_2 = add i7 %m, 1

ST_3: stg_36 [1/1] 0.00ns
:6  br i1 %exitcond, label %branch0, label %4

ST_3: w_index [1/1] 1.72ns
:1  %w_index = add i8 %phi_mul, %m_cast

ST_3: newIndex3 [1/1] 0.00ns
:2  %newIndex3 = zext i7 %m to i64

ST_3: input_0_addr [1/1] 0.00ns
:3  %input_0_addr = getelementptr [147 x i128]* %input_0, i64 0, i64 %newIndex3

ST_3: input_0_load [2/2] 2.71ns
:4  %input_0_load = load i128* %input_0_addr, align 8

ST_3: tmp_13 [1/1] 0.00ns
:7  %tmp_13 = zext i8 %w_index to i64

ST_3: fc3_weight_addr [1/1] 0.00ns
:8  %fc3_weight_addr = getelementptr [168 x float]* @fc3_weight, i64 0, i64 %tmp_13

ST_3: fc3_weight_load [2/2] 2.39ns
:9  %fc3_weight_load = load float* %fc3_weight_addr, align 4

ST_3: tmp [1/1] 0.00ns
branch0:0  %tmp = trunc i2 %n to i1

ST_3: bias_load_phi [1/1] 1.37ns
branch0:1  %bias_load_phi = select i1 %tmp, float 0x3FCEB24800000000, float 0xBFD067CE80000000

ST_3: biased [5/5] 7.26ns
branch0:2  %biased = fadd float %sum, %bias_load_phi


 <State 4>: 8.41ns
ST_4: input_0_load [1/2] 2.71ns
:4  %input_0_load = load i128* %input_0_addr, align 8

ST_4: tmp_104 [1/1] 0.00ns
:5  %tmp_104 = trunc i128 %input_0_load to i32

ST_4: tmp_48 [1/1] 0.00ns
:6  %tmp_48 = bitcast i32 %tmp_104 to float

ST_4: fc3_weight_load [1/2] 2.39ns
:9  %fc3_weight_load = load float* %fc3_weight_addr, align 4

ST_4: tmp_14 [4/4] 5.70ns
:10  %tmp_14 = fmul float %tmp_48, %fc3_weight_load


 <State 5>: 5.70ns
ST_5: tmp_14 [3/4] 5.70ns
:10  %tmp_14 = fmul float %tmp_48, %fc3_weight_load


 <State 6>: 5.70ns
ST_6: tmp_14 [2/4] 5.70ns
:10  %tmp_14 = fmul float %tmp_48, %fc3_weight_load


 <State 7>: 5.70ns
ST_7: tmp_14 [1/4] 5.70ns
:10  %tmp_14 = fmul float %tmp_48, %fc3_weight_load


 <State 8>: 7.26ns
ST_8: sum_1 [5/5] 7.26ns
:11  %sum_1 = fadd float %sum, %tmp_14


 <State 9>: 7.26ns
ST_9: sum_1 [4/5] 7.26ns
:11  %sum_1 = fadd float %sum, %tmp_14


 <State 10>: 7.26ns
ST_10: sum_1 [3/5] 7.26ns
:11  %sum_1 = fadd float %sum, %tmp_14


 <State 11>: 7.26ns
ST_11: sum_1 [2/5] 7.26ns
:11  %sum_1 = fadd float %sum, %tmp_14


 <State 12>: 7.26ns
ST_12: stg_59 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind

ST_12: sum_1 [1/5] 7.26ns
:11  %sum_1 = fadd float %sum, %tmp_14

ST_12: stg_61 [1/1] 0.00ns
:12  br label %3


 <State 13>: 7.26ns
ST_13: biased [4/5] 7.26ns
branch0:2  %biased = fadd float %sum, %bias_load_phi


 <State 14>: 7.26ns
ST_14: biased [3/5] 7.26ns
branch0:2  %biased = fadd float %sum, %bias_load_phi


 <State 15>: 7.26ns
ST_15: biased [2/5] 7.26ns
branch0:2  %biased = fadd float %sum, %bias_load_phi


 <State 16>: 7.26ns
ST_16: biased [1/5] 7.26ns
branch0:2  %biased = fadd float %sum, %bias_load_phi

ST_16: newIndex2 [1/1] 0.00ns
branch0:3  %newIndex2 = zext i2 %n to i64

ST_16: output_0_addr [1/1] 0.00ns
branch0:4  %output_0_addr = getelementptr [147 x i128]* %output_0, i64 0, i64 %newIndex2

ST_16: output_0_load [2/2] 2.71ns
branch0:6  %output_0_load = load i128* %output_0_addr, align 8


 <State 17>: 5.42ns
ST_17: tmp_s [1/1] 0.00ns
branch0:5  %tmp_s = bitcast float %biased to i32

ST_17: output_0_load [1/2] 2.71ns
branch0:6  %output_0_load = load i128* %output_0_addr, align 8

ST_17: tmp_47 [1/1] 0.00ns
branch0:7  %tmp_47 = call i128 @_ssdm_op_PartSet.i128.i128.i32.i9.i9(i128 %output_0_load, i32 %tmp_s, i9 0, i9 31)

ST_17: stg_72 [1/1] 2.71ns
branch0:8  store i128 %tmp_47, i128* %output_0_addr, align 8

ST_17: empty_38 [1/1] 0.00ns
branch0:9  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str2, i32 %tmp_46)

ST_17: stg_74 [1/1] 0.00ns
branch0:10  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc3_weight]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_18          (br               ) [ 011111111111111111]
n               (phi              ) [ 001111111111111110]
phi_mul         (phi              ) [ 001111111111100000]
next_mul        (add              ) [ 011111111111111111]
empty           (speclooptripcount) [ 000000000000000000]
exitcond1       (icmp             ) [ 001111111111111111]
n_1             (add              ) [ 011111111111111111]
stg_25          (br               ) [ 000000000000000000]
stg_26          (specloopname     ) [ 000000000000000000]
tmp_46          (specregionbegin  ) [ 000111111111111111]
stg_28          (br               ) [ 001111111111111111]
stg_29          (ret              ) [ 000000000000000000]
sum             (phi              ) [ 000111111111111110]
m               (phi              ) [ 000100000000000000]
m_cast          (zext             ) [ 000000000000000000]
empty_37        (speclooptripcount) [ 000000000000000000]
exitcond        (icmp             ) [ 001111111111111111]
m_2             (add              ) [ 001111111111111111]
stg_36          (br               ) [ 000000000000000000]
w_index         (add              ) [ 000000000000000000]
newIndex3       (zext             ) [ 000000000000000000]
input_0_addr    (getelementptr    ) [ 000010000000000000]
tmp_13          (zext             ) [ 000000000000000000]
fc3_weight_addr (getelementptr    ) [ 000010000000000000]
tmp             (trunc            ) [ 000000000000000000]
bias_load_phi   (select           ) [ 000000000000011110]
input_0_load    (load             ) [ 000000000000000000]
tmp_104         (trunc            ) [ 000000000000000000]
tmp_48          (bitcast          ) [ 000001110000000000]
fc3_weight_load (load             ) [ 000001110000000000]
tmp_14          (fmul             ) [ 000000001111100000]
stg_59          (specloopname     ) [ 000000000000000000]
sum_1           (fadd             ) [ 001111111111111111]
stg_61          (br               ) [ 001111111111111111]
biased          (fadd             ) [ 000000000000000001]
newIndex2       (zext             ) [ 000000000000000000]
output_0_addr   (getelementptr    ) [ 000000000000000001]
tmp_s           (bitcast          ) [ 000000000000000000]
output_0_load   (load             ) [ 000000000000000000]
tmp_47          (partset          ) [ 000000000000000000]
stg_72          (store            ) [ 000000000000000000]
empty_38        (specregionend    ) [ 000000000000000000]
stg_74          (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fc3_weight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i128.i128.i32.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="input_0_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="128" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="7" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="62" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="fc3_weight_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc3_weight_addr/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc3_weight_load/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_0_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="2" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/16 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="128" slack="0"/>
<pin id="86" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_0_load/16 stg_72/17 "/>
</bind>
</comp>

<comp id="88" class="1005" name="n_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="1"/>
<pin id="90" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="n_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="2" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="phi_mul_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="1"/>
<pin id="102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="phi_mul_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="sum_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="sum_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="32" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="m_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="1"/>
<pin id="126" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="m_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="biased/3 sum_1/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="next_mul_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="exitcond1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="n_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="m_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exitcond_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="m_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="w_index_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="1"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="newIndex3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex3/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_13_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="bias_load_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bias_load_phi/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_104_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="128" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_104/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_48_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="newIndex2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="5"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex2/16 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_47_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="128" slack="0"/>
<pin id="228" dir="0" index="1" bw="128" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="0" index="3" bw="1" slack="0"/>
<pin id="231" dir="0" index="4" bw="6" slack="0"/>
<pin id="232" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_47/17 "/>
</bind>
</comp>

<comp id="239" class="1005" name="next_mul_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="247" class="1005" name="n_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="0"/>
<pin id="249" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="m_2_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="input_0_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="fc3_weight_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fc3_weight_addr "/>
</bind>
</comp>

<comp id="270" class="1005" name="bias_load_phi_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load_phi "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_48_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="280" class="1005" name="fc3_weight_load_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc3_weight_load "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_14_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="290" class="1005" name="sum_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="biased_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biased "/>
</bind>
</comp>

<comp id="300" class="1005" name="output_0_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="36" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="36" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="116" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="112" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="71" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="104" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="92" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="92" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="128" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="128" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="128" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="100" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="164" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="128" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="194"><net_src comp="180" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="199"><net_src comp="88" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="200" pin="3"/><net_sink comp="135" pin=1"/></net>

<net id="212"><net_src comp="59" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="221"><net_src comp="88" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="83" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="223" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="238"><net_src comp="226" pin="5"/><net_sink comp="83" pin=1"/></net>

<net id="242"><net_src comp="146" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="250"><net_src comp="158" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="258"><net_src comp="174" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="263"><net_src comp="52" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="268"><net_src comp="64" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="273"><net_src comp="200" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="278"><net_src comp="213" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="283"><net_src comp="71" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="288"><net_src comp="141" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="293"><net_src comp="135" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="298"><net_src comp="135" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="303"><net_src comp="76" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="83" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {17 }
 - Input state : 
	Port: dut_dense_mlp : input_0 | {3 4 }
	Port: dut_dense_mlp : output_0 | {16 17 }
	Port: dut_dense_mlp : fc3_weight | {3 4 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		exitcond1 : 1
		n_1 : 1
		stg_25 : 2
	State 3
		m_cast : 1
		exitcond : 1
		m_2 : 1
		stg_36 : 2
		w_index : 2
		newIndex3 : 1
		input_0_addr : 2
		input_0_load : 3
		tmp_13 : 3
		fc3_weight_addr : 4
		fc3_weight_load : 5
		bias_load_phi : 1
		biased : 2
	State 4
		tmp_104 : 1
		tmp_48 : 2
		tmp_14 : 3
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		output_0_addr : 1
		output_0_load : 2
	State 17
		tmp_47 : 1
		stg_72 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_135      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_141      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|  select  | bias_load_phi_fu_200 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    next_mul_fu_146   |    0    |    0    |    8    |
|    add   |      n_1_fu_158      |    0    |    0    |    2    |
|          |      m_2_fu_174      |    0    |    0    |    7    |
|          |    w_index_fu_180    |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|   icmp   |   exitcond1_fu_152   |    0    |    0    |    1    |
|          |    exitcond_fu_168   |    0    |    0    |    3    |
|----------|----------------------|---------|---------|---------|
|          |     m_cast_fu_164    |    0    |    0    |    0    |
|   zext   |   newIndex3_fu_186   |    0    |    0    |    0    |
|          |     tmp_13_fu_191    |    0    |    0    |    0    |
|          |   newIndex2_fu_218   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |      tmp_fu_196      |    0    |    0    |    0    |
|          |    tmp_104_fu_209    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  partset |     tmp_47_fu_226    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   348   |   772   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| bias_load_phi_reg_270 |   32   |
|     biased_reg_295    |   32   |
|fc3_weight_addr_reg_265|    8   |
|fc3_weight_load_reg_280|   32   |
|  input_0_addr_reg_260 |    8   |
|      m_2_reg_255      |    7   |
|       m_reg_124       |    7   |
|      n_1_reg_247      |    2   |
|        n_reg_88       |    2   |
|    next_mul_reg_239   |    8   |
| output_0_addr_reg_300 |    8   |
|    phi_mul_reg_100    |    8   |
|     sum_1_reg_290     |   32   |
|      sum_reg_112      |   32   |
|     tmp_14_reg_285    |   32   |
|     tmp_48_reg_275    |   32   |
+-----------------------+--------+
|         Total         |   282  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_71 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_83 |  p0  |   2  |   8  |   16   ||    8    |
|     n_reg_88     |  p0  |   2  |   2  |    4   ||    2    |
|  phi_mul_reg_100 |  p0  |   2  |   8  |   16   ||    8    |
|    sum_reg_112   |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_135    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_135    |  p1  |   3  |  32  |   96   ||    32   |
|    grp_fu_141    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_141    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   420  ||  15.71  ||   194   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   772  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   194  |
|  Register |    -   |    -   |   282  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   15   |   630  |   966  |
+-----------+--------+--------+--------+--------+
