#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Jan 27 18:18:54 2024
# Process ID: 10896
# Current directory: /home/vlsi1_010hs23/ex6/vivado/ex6.runs/impl_1
# Command line: vivado -log zybo_top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zybo_top_wrapper.tcl -notrace
# Log file: /home/vlsi1_010hs23/ex6/vivado/ex6.runs/impl_1/zybo_top_wrapper.vdi
# Journal file: /home/vlsi1_010hs23/ex6/vivado/ex6.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zybo_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vlsi1_010hs23/ex6/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/pack/vivado-2017.2-kgf/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rgb2dvi_0/src/rgb2dvi.xdc] for cell 'zybo_top_i/hdmi_tx/rgb2dvi/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rgb2dvi_0/src/rgb2dvi.xdc] for cell 'zybo_top_i/hdmi_tx/rgb2dvi/U0'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0_board.xdc] for cell 'zybo_top_i/hdmi_rx/clk_gen/inst'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0_board.xdc] for cell 'zybo_top_i/hdmi_rx/clk_gen/inst'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0.xdc] for cell 'zybo_top_i/hdmi_rx/clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0.xdc:57]
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0.xdc] for cell 'zybo_top_i/hdmi_rx/clk_gen/inst'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_dvi2rgb_0/src/dvi2rgb.xdc] for cell 'zybo_top_i/hdmi_rx/dvi2rgb/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_dvi2rgb_0/src/dvi2rgb.xdc] for cell 'zybo_top_i/hdmi_rx/dvi2rgb/U0'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_dvi2rgb_0/src/dvi2rgb_ooc.xdc] for cell 'zybo_top_i/hdmi_rx/dvi2rgb/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_dvi2rgb_0/src/dvi2rgb_ooc.xdc] for cell 'zybo_top_i/hdmi_rx/dvi2rgb/U0'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_2/zybo_top_fifo_generator_0_2.xdc] for cell 'zybo_top_i/hdmi_tx/tx_dc_fifo/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_2/zybo_top_fifo_generator_0_2.xdc] for cell 'zybo_top_i/hdmi_tx/tx_dc_fifo/U0'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_1/zybo_top_fifo_generator_0_1.xdc] for cell 'zybo_top_i/hdmi_rx/rx_dc_fifo/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_1/zybo_top_fifo_generator_0_1.xdc] for cell 'zybo_top_i/hdmi_rx/rx_dc_fifo/U0'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/constraints/zybo-z7.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/vlsi1_010hs23/ex6/vivado/constraints/zybo-z7.xdc:18]
INFO: [Vivado 12-2286] Implicit search of objects for pattern '*' matched to 'clock' objects. [/home/vlsi1_010hs23/ex6/vivado/constraints/zybo-z7.xdc:18]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern '*' matched to 'clock' objects. [/home/vlsi1_010hs23/ex6/vivado/constraints/zybo-z7.xdc:28]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern '*' matched to 'clock' objects. [/home/vlsi1_010hs23/ex6/vivado/constraints/zybo-z7.xdc:38]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/constraints/zybo-z7.xdc]
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'zybo_top_i/hdmi_tx/rgb2dvi/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'zybo_top_i/hdmi_tx/rgb2dvi/U0'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_2/zybo_top_fifo_generator_0_2_clocks.xdc] for cell 'zybo_top_i/hdmi_tx/tx_dc_fifo/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_2/zybo_top_fifo_generator_0_2_clocks.xdc] for cell 'zybo_top_i/hdmi_tx/tx_dc_fifo/U0'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_1/zybo_top_fifo_generator_0_1_clocks.xdc] for cell 'zybo_top_i/hdmi_rx/rx_dc_fifo/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_1/zybo_top_fifo_generator_0_1_clocks.xdc] for cell 'zybo_top_i/hdmi_rx/rx_dc_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1956.500 ; gain = 831.832 ; free physical = 23251 ; free virtual = 72739
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2020.531 ; gain = 64.031 ; free physical = 23240 ; free virtual = 72729
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 942c53ee

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2020.531 ; gain = 0.000 ; free physical = 23242 ; free virtual = 72730
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 87 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11e69a1f3

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2020.531 ; gain = 0.000 ; free physical = 23241 ; free virtual = 72729
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 3 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 921cb987

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2020.531 ; gain = 0.000 ; free physical = 23241 ; free virtual = 72729
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 20 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 921cb987

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2020.531 ; gain = 0.000 ; free physical = 23241 ; free virtual = 72729
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 921cb987

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2020.531 ; gain = 0.000 ; free physical = 23241 ; free virtual = 72729
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2020.531 ; gain = 0.000 ; free physical = 23241 ; free virtual = 72729
Ending Logic Optimization Task | Checksum: 921cb987

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2020.531 ; gain = 0.000 ; free physical = 23241 ; free virtual = 72729

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a963ae3a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2020.531 ; gain = 0.000 ; free physical = 23241 ; free virtual = 72729
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2020.531 ; gain = 0.000 ; free physical = 23240 ; free virtual = 72729
INFO: [Common 17-1381] The checkpoint '/home/vlsi1_010hs23/ex6/vivado/ex6.runs/impl_1/zybo_top_wrapper_opt.dcp' has been generated.
Command: report_drc -file zybo_top_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vlsi1_010hs23/ex6/vivado/ex6.runs/impl_1/zybo_top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraPostPlacementOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2037.531 ; gain = 0.000 ; free physical = 23227 ; free virtual = 72716
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6095cdda

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2037.531 ; gain = 0.000 ; free physical = 23227 ; free virtual = 72716
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2037.531 ; gain = 0.000 ; free physical = 23228 ; free virtual = 72717

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5f814ebe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2061.543 ; gain = 24.012 ; free physical = 23224 ; free virtual = 72712

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ce95a7d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2100.586 ; gain = 63.055 ; free physical = 23217 ; free virtual = 72706

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ce95a7d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2100.586 ; gain = 63.055 ; free physical = 23217 ; free virtual = 72706
Phase 1 Placer Initialization | Checksum: ce95a7d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2100.586 ; gain = 63.055 ; free physical = 23217 ; free virtual = 72706

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d67b7d33

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23195 ; free virtual = 72684

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d67b7d33

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23195 ; free virtual = 72684

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1034f31ba

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23195 ; free virtual = 72684

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 111b400fc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23195 ; free virtual = 72684

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ffe7f86d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23195 ; free virtual = 72684

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13967bf54

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23194 ; free virtual = 72683

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 198d805a2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23191 ; free virtual = 72680

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13dd7e743

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23191 ; free virtual = 72680

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13dd7e743

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23191 ; free virtual = 72680
Phase 3 Detail Placement | Checksum: 13dd7e743

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23191 ; free virtual = 72680

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c44db656

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: c44db656

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23192 ; free virtual = 72681
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.668. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 104639674

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23191 ; free virtual = 72680
Phase 4.1 Post Commit Optimization | Checksum: 104639674

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23191 ; free virtual = 72680
Post Placement Optimization Initialization | Checksum: 104639674
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.668. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 104639674

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23191 ; free virtual = 72680

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 104639674

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23191 ; free virtual = 72680

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: e64b8f79

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23191 ; free virtual = 72680
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e64b8f79

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23191 ; free virtual = 72680
Ending Placer Task | Checksum: 4fbc1e15

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2156.613 ; gain = 119.082 ; free physical = 23206 ; free virtual = 72695
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2156.613 ; gain = 0.000 ; free physical = 23204 ; free virtual = 72697
INFO: [Common 17-1381] The checkpoint '/home/vlsi1_010hs23/ex6/vivado/ex6.runs/impl_1/zybo_top_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2156.613 ; gain = 0.000 ; free physical = 23199 ; free virtual = 72689
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2156.613 ; gain = 0.000 ; free physical = 23206 ; free virtual = 72696
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2156.613 ; gain = 0.000 ; free physical = 23206 ; free virtual = 72696
Command: phys_opt_design -directive AlternateFlowWithRetiming
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AlternateFlowWithRetiming
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2156.613 ; gain = 0.000 ; free physical = 23201 ; free virtual = 72695
INFO: [Common 17-1381] The checkpoint '/home/vlsi1_010hs23/ex6/vivado/ex6.runs/impl_1/zybo_top_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 240422f4 ConstDB: 0 ShapeSum: 2bb7fb21 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f1654af4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2203.258 ; gain = 46.645 ; free physical = 23066 ; free virtual = 72557

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f1654af4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2203.258 ; gain = 46.645 ; free physical = 23066 ; free virtual = 72557

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f1654af4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2208.246 ; gain = 51.633 ; free physical = 23035 ; free virtual = 72526

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f1654af4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2208.246 ; gain = 51.633 ; free physical = 23035 ; free virtual = 72526
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 150bff7a7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23026 ; free virtual = 72517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.626  | TNS=0.000  | WHS=-0.761 | THS=-72.782|

Phase 2 Router Initialization | Checksum: 14e33e508

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23025 ; free virtual = 72516

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 165829430

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23026 ; free virtual = 72517

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.518  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cab5f4aa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23026 ; free virtual = 72517
Phase 4 Rip-up And Reroute | Checksum: 1cab5f4aa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23026 ; free virtual = 72517

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13ec3b2ad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23026 ; free virtual = 72517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.518  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 13ec3b2ad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23026 ; free virtual = 72517

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13ec3b2ad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23026 ; free virtual = 72517
Phase 5 Delay and Skew Optimization | Checksum: 13ec3b2ad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23026 ; free virtual = 72517

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12f0b3eb6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23026 ; free virtual = 72517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.518  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15b9bf8b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23026 ; free virtual = 72517
Phase 6 Post Hold Fix | Checksum: 15b9bf8b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23026 ; free virtual = 72517

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.369266 %
  Global Horizontal Routing Utilization  = 0.35049 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16715af01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23026 ; free virtual = 72517

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16715af01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23024 ; free virtual = 72515

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e34f798f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23024 ; free virtual = 72515

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.518  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: b227a530

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23024 ; free virtual = 72515
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23140 ; free virtual = 72631

Routing Is Done.
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2232.301 ; gain = 75.688 ; free physical = 23140 ; free virtual = 72631
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2232.301 ; gain = 0.000 ; free physical = 23137 ; free virtual = 72632
INFO: [Common 17-1381] The checkpoint '/home/vlsi1_010hs23/ex6/vivado/ex6.runs/impl_1/zybo_top_wrapper_routed.dcp' has been generated.
Command: report_drc -file zybo_top_wrapper_drc_routed.rpt -pb zybo_top_wrapper_drc_routed.pb -rpx zybo_top_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vlsi1_010hs23/ex6/vivado/ex6.runs/impl_1/zybo_top_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file zybo_top_wrapper_methodology_drc_routed.rpt -rpx zybo_top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/vlsi1_010hs23/ex6/vivado/ex6.runs/impl_1/zybo_top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file zybo_top_wrapper_power_routed.rpt -pb zybo_top_wrapper_power_summary_routed.pb -rpx zybo_top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family zynq. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family zynq. Ignoring the voltage setting.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
79 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 27 18:19:34 2024...
