February 19:
	Drawn diagrams for verilog modules