#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Dec 10 22:47:28 2024
# Process ID: 14168
# Current directory: C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13108 C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.xpr
# Log file: C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/vivado.log
# Journal file: C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project\vivado.jou
# Running On        :MSI
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :2803 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16867 MB
# Swap memory       :1186 MB
# Total Virtual     :18053 MB
# Available Virtual :7741 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.xpr
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
export_ip_user_files -of_objects  [get_files C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync_button.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync_button.vhd
close [ open C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd w ]
add_files C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
