verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/30ef" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_stereolbm_axis_cambm_0_1/drivers/stereolbm_axis_cambm_v1_0/src" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_wr_0_0/sim/design_1_v_frmbuf_wr_0_0.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_rd_0_0/sim/design_1_v_frmbuf_rd_0_0.v" \
"../../../bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/sim/design_1_v_vid_in_axi4s_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_v_vid_in_axi4s_0_1/sim/design_1_v_vid_in_axi4s_0_1.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_wr_0_1/sim/design_1_v_frmbuf_wr_0_1.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_rd_0_1/sim/design_1_v_frmbuf_rd_0_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdata_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tuser_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tstrb_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tkeep_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tid_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdest_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tlast_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/top_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/sim/design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tdata_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tuser_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tstrb_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tkeep_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tid_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tdest_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tlast_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/top_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/sim/design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tdata_design_1_axis_subset_converter_0_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tuser_design_1_axis_subset_converter_0_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tstrb_design_1_axis_subset_converter_0_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tkeep_design_1_axis_subset_converter_0_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tid_design_1_axis_subset_converter_0_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tdest_design_1_axis_subset_converter_0_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tlast_design_1_axis_subset_converter_0_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/top_design_1_axis_subset_converter_0_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/sim/design_1_axis_subset_converter_0_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tdata_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tuser_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tstrb_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tkeep_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tid_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tdest_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tlast_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/top_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/sim/design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_xbar_4/sim/design_1_xbar_4.v" \
"../../../bd/design_1/ip/design_1_xbar_5/sim/design_1_xbar_5.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_wr_2_0/sim/design_1_v_frmbuf_wr_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tdata_design_1_axis_subset_converter_3_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tuser_design_1_axis_subset_converter_3_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tstrb_design_1_axis_subset_converter_3_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tkeep_design_1_axis_subset_converter_3_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tid_design_1_axis_subset_converter_3_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tdest_design_1_axis_subset_converter_3_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tlast_design_1_axis_subset_converter_3_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/top_design_1_axis_subset_converter_3_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_1/sim/design_1_axis_subset_converter_3_1.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_rd_2_0/sim/design_1_v_frmbuf_rd_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_2/hdl/tdata_design_1_axis_subset_converter_3_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_2/hdl/tuser_design_1_axis_subset_converter_3_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_2/hdl/tstrb_design_1_axis_subset_converter_3_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_2/hdl/tkeep_design_1_axis_subset_converter_3_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_2/hdl/tid_design_1_axis_subset_converter_3_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_2/hdl/tdest_design_1_axis_subset_converter_3_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_2/hdl/tlast_design_1_axis_subset_converter_3_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_2/hdl/top_design_1_axis_subset_converter_3_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_2/sim/design_1_axis_subset_converter_3_2.v" \
"../../../bd/design_1/ip/design_1_xbar_6/sim/design_1_xbar_6.v" \
"../../../bd/design_1/ip/design_1_xbar_7/sim/design_1_xbar_7.v" \

verilog floating_point_v7_1_15 --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/30ef" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_stereolbm_axis_cambm_0_1/drivers/stereolbm_axis_cambm_v1_0/src" \
"../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/30ef" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_stereolbm_axis_cambm_0_1/drivers/stereolbm_axis_cambm_v1_0/src" \
"../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/132c/hdl/ip/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" \
"../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/132c/hdl/ip/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" \
"../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/132c/hdl/ip/stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip.v" \
"../../../../ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/132c/hdl/ip/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip.v" \
"../../../bd/design_1/ip/design_1_stereolbm_axis_cambm_0_1/sim/design_1_stereolbm_axis_cambm_0_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" \
"../../../bd/design_1/ip/design_1_auto_cc_1/sim/design_1_auto_cc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
