/// Auto-generated register definitions for DBG
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::dbg {

// ============================================================================
// DBG - Debug support
// Base Address: 0xE0042000
// ============================================================================

/// DBG Register Structure
struct DBG_Registers {

    /// IDCODE
    /// Offset: 0x0000
    /// Reset value: 0x10006411
    /// Access: read-only
    volatile uint32_t DBGMCU_IDCODE;

    /// Control Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DBGMCU_CR;

    /// Debug MCU APB1 Freeze registe
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DBGMCU_APB1_FZ;

    /// Debug MCU APB2 Freeze registe
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DBGMCU_APB2_FZ;
};

static_assert(sizeof(DBG_Registers) >= 16, "DBG_Registers size mismatch");

/// DBG peripheral instance
inline DBG_Registers* DBG() {
    return reinterpret_cast<DBG_Registers*>(0xE0042000);
}

}  // namespace alloy::hal::st::stm32f7::dbg
