From ed5d3b25f43930b918a47f2f60c23b35a4becb82 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E2=80=9Cweijinmei=E2=80=9D?= <jinmei.wei@spacemit.com>
Date: Thu, 28 Dec 2023 18:07:45 +0800
Subject: [PATCH 0267/1202] reset: add apb2 reg base resets

Change-Id: I0032d49baa0084656b286b3beda3fad2f558534c
---
 drivers/reset/reset-spacemit-k1x.c            | 32 +++++++++++++++++++
 .../dt-bindings/reset/spacemit-k1x-reset.h    | 11 ++++++-
 2 files changed, 42 insertions(+), 1 deletion(-)

diff --git a/drivers/reset/reset-spacemit-k1x.c b/drivers/reset/reset-spacemit-k1x.c
index a4d9ab3848ee..636aeea6cae4 100644
--- a/drivers/reset/reset-spacemit-k1x.c
+++ b/drivers/reset/reset-spacemit-k1x.c
@@ -117,6 +117,16 @@
 #define APMU_EMAC1_CLK_RES_CTRL     0x3ec
 /* end of APMU register offset */
 
+/* APBC2 register offset */
+#define APBC2_UART1_CLK_RST		0x00
+#define APBC2_SSP2_CLK_RST		0x04
+#define APBC2_TWSI3_CLK_RST		0x08
+#define APBC2_RTC_CLK_RST		0x0c
+#define APBC2_TIMERS0_CLK_RST		0x10
+#define APBC2_KPC_CLK_RST		0x14
+#define APBC2_GPIO_CLK_RST		0x1c
+/* end of APBC2 register offset */
+
 enum spacemit_reset_base_type{
 	RST_BASE_TYPE_MPMU       = 0,
 	RST_BASE_TYPE_APMU       = 1,
@@ -126,6 +136,7 @@ enum spacemit_reset_base_type{
 	RST_BASE_TYPE_DCIU       = 5,
 	RST_BASE_TYPE_DDRC       = 6,
 	RST_BASE_TYPE_AUDC       = 7,
+	RST_BASE_TYPE_APBC2      = 8,
 };
 
 struct spacemit_reset_signal {
@@ -153,6 +164,7 @@ struct spacemit_reset {
 	void __iomem *dciu_base;
 	void __iomem *ddrc_base;
 	void __iomem *audio_ctrl_base;
+	void __iomem *apbc2_base;
 	const struct spacemit_reset_signal *signals;
 };
 
@@ -255,6 +267,14 @@ static const struct spacemit_reset_signal
 	[RESET_PCIE2]	 = { APMU_PCIE_CLK_RES_CTRL_2, 0x138, 0x38, 0x100, RST_BASE_TYPE_APMU },
 	[RESET_EMAC0]	 = { APMU_EMAC0_CLK_RES_CTRL, BIT(1), BIT(1), 0, RST_BASE_TYPE_APMU },
 	[RESET_EMAC1]	 = { APMU_EMAC1_CLK_RES_CTRL, BIT(1), BIT(1), 0, RST_BASE_TYPE_APMU },
+	//APBC2
+	[RESET_SEC_UART1] 	= { APBC2_UART1_CLK_RST, BIT(2), 0, BIT(2), RST_BASE_TYPE_APBC2 },
+	[RESET_SEC_SSP2] 	= { APBC2_SSP2_CLK_RST, BIT(2), 0, BIT(2), RST_BASE_TYPE_APBC2 },
+	[RESET_SEC_TWSI3] 	= { APBC2_TWSI3_CLK_RST, BIT(2), 0, BIT(2), RST_BASE_TYPE_APBC2 },
+	[RESET_SEC_RTC] 	= { APBC2_RTC_CLK_RST, BIT(2), 0, BIT(2), RST_BASE_TYPE_APBC2 },
+	[RESET_SEC_TIMERS0] 	= { APBC2_TIMERS0_CLK_RST, BIT(2), 0, BIT(2), RST_BASE_TYPE_APBC2 },
+	[RESET_SEC_KPC] 	= { APBC2_KPC_CLK_RST, BIT(2), 0, BIT(2), RST_BASE_TYPE_APBC2 },
+	[RESET_SEC_GPIO] 	= { APBC2_GPIO_CLK_RST, BIT(2), 0, BIT(2), RST_BASE_TYPE_APBC2 },
 };
 
 static struct spacemit_reset *to_spacemit_reset(
@@ -292,6 +312,9 @@ static u32 spacemit_reset_read(struct spacemit_reset *reset,
 		case RST_BASE_TYPE_AUDC:
 			base = reset->audio_ctrl_base;
 			break;
+		case RST_BASE_TYPE_APBC2:
+			base = reset->apbc2_base;
+			break;
 		default:
 			base = reset->apbc_base;
 			break;
@@ -330,6 +353,9 @@ static void spacemit_reset_write(struct spacemit_reset *reset, u32 value,
 		case RST_BASE_TYPE_AUDC:
 			base = reset->audio_ctrl_base;
 			break;
+		case RST_BASE_TYPE_APBC2:
+			base = reset->apbc2_base;
+			break;
 		default:
 			base = reset->apbc_base;
 			break;
@@ -449,6 +475,12 @@ static void spacemit_reset_init(struct device_node *np)
 			pr_err("failed to map ddrc registers\n");
 			goto out;
 		}
+
+		reset->apbc2_base = of_iomap(np, 7);
+		if (!reset->apbc2_base) {
+			pr_err("failed to map apbc2 registers\n");
+			goto out;
+		}
 	}
 
 	reset->lock = &g_cru_lock;
diff --git a/include/dt-bindings/reset/spacemit-k1x-reset.h b/include/dt-bindings/reset/spacemit-k1x-reset.h
index 67bc0ea2563d..d8074e07e619 100644
--- a/include/dt-bindings/reset/spacemit-k1x-reset.h
+++ b/include/dt-bindings/reset/spacemit-k1x-reset.h
@@ -103,6 +103,15 @@
 #define	RESET_EMAC0        92
 #define	RESET_EMAC1        93
 
-#define RESET_NUMBER       94
+//APBC2
+#define	RESET_SEC_UART1    94
+#define	RESET_SEC_SSP2     95
+#define	RESET_SEC_TWSI3    96
+#define	RESET_SEC_RTC      97
+#define	RESET_SEC_TIMERS0  98
+#define	RESET_SEC_KPC      99
+#define	RESET_SEC_GPIO     100
+
+#define	RESET_NUMBER       101
 
 #endif /* __DT_BINDINGS_RESET_SAPCEMIT_K1X_H__ */
-- 
2.47.0

