Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Apr 30 20:36:17 2018
| Host         : DESKTOP-7EVIT25 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pwm_led_top_control_sets_placed.rpt
| Design       : pwm_led_top
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              72 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              18 |            6 |
| Yes          | Yes                   | No                     |              48 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------+----------------------------------------+------------------+----------------+
|    Clock Signal   |          Enable Signal         |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------+--------------------------------+----------------------------------------+------------------+----------------+
|  clk_pi_IBUF_BUFG |                                | rst_pi_IBUF                            |                1 |              4 |
|  clk_pi_IBUF_BUFG | u_sync/act_sync[1]             | u_Rstsync/rst_loc                      |                1 |              4 |
|  clk_pi_IBUF_BUFG | u_dim_log/value_green          | u_Rstsync/rst_loc                      |                1 |              4 |
|  clk_pi_IBUF_BUFG | u_pwm_dac_b/ref_cnt[3]_i_2_n_0 | u_pwm_dac_b/ref_cnt[3]_i_1_n_0         |                1 |              4 |
|  clk_pi_IBUF_BUFG | u_sync/act_sync[2]             | u_Rstsync/rst_loc                      |                2 |              5 |
|  clk_pi_IBUF_BUFG | u_dim_log/value_red            | u_Rstsync/rst_loc                      |                2 |              5 |
|  clk_pi_IBUF_BUFG | u_Rstsync/ref_cnt_reg[4][0]    | u_pwm_dac_g/ref_cnt[4]_i_1__0_n_0      |                1 |              5 |
|  clk_pi_IBUF_BUFG | u_Rstsync/E[0]                 | u_pwm_dac_r/ref_cnt[5]_i_1_n_0         |                2 |              6 |
|  clk_pi_IBUF_BUFG | u_pwm_dac_r/ref_cnt_enb0       | u_pwm_dac_r/ref_cnt_enb[10]_i_1_n_0    |                3 |             11 |
|  clk_pi_IBUF_BUFG | u_pwm_dac_g/ref_cnt_enb0       | u_pwm_dac_g/ref_cnt_enb[10]_i_1__1_n_0 |                3 |             11 |
|  clk_pi_IBUF_BUFG | u_pwm_dac_b/ref_cnt_enb0       | u_pwm_dac_b/ref_cnt_enb[10]_i_1__0_n_0 |                4 |             11 |
|  clk_pi_IBUF_BUFG |                                | u_Rstsync/rst_loc                      |               23 |             68 |
+-------------------+--------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     4 |
| 5      |                     3 |
| 6      |                     1 |
| 11     |                     3 |
| 16+    |                     1 |
+--------+-----------------------+


