<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-boot.info - include/phb3.h</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">include</a> - phb3.h<span style="font-size: 80%;"> (source / <a href="phb3.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">20</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2019-07-22 06:09:47</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Copyright 2013-2014 IBM Corp.</a>
<a name="2"><span class="lineNum">       2 </span>            :  *</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="4"><span class="lineNum">       4 </span>            :  * you may not use this file except in compliance with the License.</a>
<a name="5"><span class="lineNum">       5 </span>            :  * You may obtain a copy of the License at</a>
<a name="6"><span class="lineNum">       6 </span>            :  *</a>
<a name="7"><span class="lineNum">       7 </span>            :  *      http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="8"><span class="lineNum">       8 </span>            :  *</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Unless required by applicable law or agreed to in writing, software</a>
<a name="10"><span class="lineNum">      10 </span>            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="11"><span class="lineNum">      11 </span>            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or</a>
<a name="12"><span class="lineNum">      12 </span>            :  * implied.</a>
<a name="13"><span class="lineNum">      13 </span>            :  * See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            :  * limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            :  */</a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span>            : #ifndef __PHB3_H</a>
<a name="18"><span class="lineNum">      18 </span>            : #define __PHB3_H</a>
<a name="19"><span class="lineNum">      19 </span>            : </a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;interrupts.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : </a>
<a name="22"><span class="lineNum">      22 </span>            : /*</a>
<a name="23"><span class="lineNum">      23 </span>            :  * Memory map</a>
<a name="24"><span class="lineNum">      24 </span>            :  *</a>
<a name="25"><span class="lineNum">      25 </span>            :  * In addition to the 4K MMIO registers window, the PBCQ will</a>
<a name="26"><span class="lineNum">      26 </span>            :  * forward down one or two large MMIO regions for use by the</a>
<a name="27"><span class="lineNum">      27 </span>            :  * PHB.</a>
<a name="28"><span class="lineNum">      28 </span>            :  *</a>
<a name="29"><span class="lineNum">      29 </span>            :  * We try to use the largest MMIO window for the M64 space and</a>
<a name="30"><span class="lineNum">      30 </span>            :  * the smallest for the M32 space, but we require at least 2G</a>
<a name="31"><span class="lineNum">      31 </span>            :  * of M32, otherwise we carve it out of M64.</a>
<a name="32"><span class="lineNum">      32 </span>            :  */</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : #define M32_PCI_START           0x080000000     /* Offset of the actual M32 window in PCI */</a>
<a name="35"><span class="lineNum">      35 </span>            : #define M32_PCI_SIZE            0x80000000ul    /* Size for M32 */</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : /*</a>
<a name="38"><span class="lineNum">      38 </span>            :  * Interrupt map.</a>
<a name="39"><span class="lineNum">      39 </span>            :  *</a>
<a name="40"><span class="lineNum">      40 </span>            :  * Each PHB supports 2K interrupt sources, which is shared by</a>
<a name="41"><span class="lineNum">      41 </span>            :  * LSI and MSI. With default configuration, MSI would use range</a>
<a name="42"><span class="lineNum">      42 </span>            :  * [0, 0x7f7] and LSI would use [0x7f8, 0x7ff]. The interrupt</a>
<a name="43"><span class="lineNum">      43 </span>            :  * source should be combined with IRSN to form final hardware</a>
<a name="44"><span class="lineNum">      44 </span>            :  * IRQ.</a>
<a name="45"><span class="lineNum">      45 </span>            :  */</a>
<a name="46"><span class="lineNum">      46 </span>            : #define PHB3_MSI_IRQ_MIN                0x000</a>
<a name="47"><span class="lineNum">      47 </span>            : #define PHB3_MSI_IRQ_COUNT              0x7F8</a>
<a name="48"><span class="lineNum">      48 </span>            : #define PHB3_MSI_IRQ_MAX                (PHB3_MSI_IRQ_MIN+PHB3_MSI_IRQ_COUNT-1)</a>
<a name="49"><span class="lineNum">      49 </span>            : #define PHB3_LSI_IRQ_MIN                (PHB3_MSI_IRQ_COUNT)</a>
<a name="50"><span class="lineNum">      50 </span>            : #define PHB3_LSI_IRQ_COUNT              8</a>
<a name="51"><span class="lineNum">      51 </span>            : #define PHB3_LSI_IRQ_MAX                (PHB3_LSI_IRQ_MIN+PHB3_LSI_IRQ_COUNT-1)</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            : #define PHB3_MSI_IRQ_BASE(chip, phb)    (p8_chip_irq_phb_base(chip, phb) | \</a>
<a name="54"><span class="lineNum">      54 </span>            :                                          PHB3_MSI_IRQ_MIN)</a>
<a name="55"><span class="lineNum">      55 </span>            : #define PHB3_LSI_IRQ_BASE(chip, phb)    (p8_chip_irq_phb_base(chip, phb) | \</a>
<a name="56"><span class="lineNum">      56 </span>            :                                          PHB3_LSI_IRQ_MIN)</a>
<a name="57"><span class="lineNum">      57 </span>            : #define PHB3_IRQ_NUM(irq)               (irq &amp; 0x7FF)</a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span>            : /*</a>
<a name="60"><span class="lineNum">      60 </span>            :  * LSI interrupts</a>
<a name="61"><span class="lineNum">      61 </span>            :  *</a>
<a name="62"><span class="lineNum">      62 </span>            :  * The LSI interrupt block supports 8 interrupts. 4 of them are the</a>
<a name="63"><span class="lineNum">      63 </span>            :  * standard PCIe INTA..INTB. The rest is for additional functions</a>
<a name="64"><span class="lineNum">      64 </span>            :  * of the PHB</a>
<a name="65"><span class="lineNum">      65 </span>            :  */</a>
<a name="66"><span class="lineNum">      66 </span>            : #define PHB3_LSI_PCIE_INTA              0</a>
<a name="67"><span class="lineNum">      67 </span>            : #define PHB3_LSI_PCIE_INTB              1</a>
<a name="68"><span class="lineNum">      68 </span>            : #define PHB3_LSI_PCIE_INTC              2</a>
<a name="69"><span class="lineNum">      69 </span>            : #define PHB3_LSI_PCIE_INTD              3</a>
<a name="70"><span class="lineNum">      70 </span>            : #define PHB3_LSI_PCIE_INF               6</a>
<a name="71"><span class="lineNum">      71 </span>            : #define PHB3_LSI_PCIE_ER                7</a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span>            : /*</a>
<a name="74"><span class="lineNum">      74 </span>            :  * In-memory tables</a>
<a name="75"><span class="lineNum">      75 </span>            :  *</a>
<a name="76"><span class="lineNum">      76 </span>            :  * PHB3 requires a bunch of tables to be in memory instead of</a>
<a name="77"><span class="lineNum">      77 </span>            :  * arrays inside the chip (unlike previous versions of the</a>
<a name="78"><span class="lineNum">      78 </span>            :  * design).</a>
<a name="79"><span class="lineNum">      79 </span>            :  *</a>
<a name="80"><span class="lineNum">      80 </span>            :  * Some of them (IVT, etc...) will be provided by the OS via an</a>
<a name="81"><span class="lineNum">      81 </span>            :  * OPAL call, not only not all of them, we also need to make sure</a>
<a name="82"><span class="lineNum">      82 </span>            :  * some like PELT-V exist before we do our internal slot probing</a>
<a name="83"><span class="lineNum">      83 </span>            :  * or bad thing would happen on error (the whole PHB would go into</a>
<a name="84"><span class="lineNum">      84 </span>            :  * Fatal error state).</a>
<a name="85"><span class="lineNum">      85 </span>            :  *</a>
<a name="86"><span class="lineNum">      86 </span>            :  * So we maintain a set of tables internally for those mandatory</a>
<a name="87"><span class="lineNum">      87 </span>            :  * ones within our core memory. They are fairly small. They can</a>
<a name="88"><span class="lineNum">      88 </span>            :  * still be replaced by OS provided ones via OPAL APIs (and reset</a>
<a name="89"><span class="lineNum">      89 </span>            :  * to the internal ones) so the OS can provide node local allocation</a>
<a name="90"><span class="lineNum">      90 </span>            :  * for better performances.</a>
<a name="91"><span class="lineNum">      91 </span>            :  *</a>
<a name="92"><span class="lineNum">      92 </span>            :  * All those tables have to be naturally aligned</a>
<a name="93"><span class="lineNum">      93 </span>            :  */</a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span>            : /* RTT Table : 128KB - Maps RID to PE# </a>
<a name="96"><span class="lineNum">      96 </span>            :  *</a>
<a name="97"><span class="lineNum">      97 </span>            :  * Entries are 2 bytes indexed by PCIe RID</a>
<a name="98"><span class="lineNum">      98 </span>            :  */</a>
<a name="99"><span class="lineNum">      99 </span>            : #define RTT_TABLE_ENTRIES       0x10000</a>
<a name="100"><span class="lineNum">     100 </span>            : #define RTT_TABLE_SIZE          0x20000</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span>            : /* IVT Table : MSI Interrupt vectors * state.</a>
<a name="103"><span class="lineNum">     103 </span>            :  *</a>
<a name="104"><span class="lineNum">     104 </span>            :  * We're sure that simics has 16-bytes IVE, totally 32KB.</a>
<a name="105"><span class="lineNum">     105 </span>            :  * However the real HW possiblly has 128-bytes IVE, totally 256KB.</a>
<a name="106"><span class="lineNum">     106 </span>            :  */</a>
<a name="107"><span class="lineNum">     107 </span>            : #define IVT_TABLE_ENTRIES       0x800</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            : /* Default to 128-bytes IVEs, uncomment that to force it back to 16-bytes */</a>
<a name="110"><span class="lineNum">     110 </span>            : //#define IVT_TABLE_IVE_16B</a>
<a name="111"><span class="lineNum">     111 </span>            : </a>
<a name="112"><span class="lineNum">     112 </span>            : #ifdef IVT_TABLE_IVE_16B</a>
<a name="113"><span class="lineNum">     113 </span>            : #define IVT_TABLE_SIZE          0x8000</a>
<a name="114"><span class="lineNum">     114 </span>            : #define IVT_TABLE_STRIDE        2               /* double-words */</a>
<a name="115"><span class="lineNum">     115 </span>            : #else</a>
<a name="116"><span class="lineNum">     116 </span>            : #define IVT_TABLE_SIZE          0x40000</a>
<a name="117"><span class="lineNum">     117 </span>            : #define IVT_TABLE_STRIDE        16              /* double-words */</a>
<a name="118"><span class="lineNum">     118 </span>            : #endif</a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span>            : /* PELT-V Table : 8KB - Maps PE# to PE# dependencies</a>
<a name="121"><span class="lineNum">     121 </span>            :  *</a>
<a name="122"><span class="lineNum">     122 </span>            :  * 256 entries of 256 bits (32 bytes) each</a>
<a name="123"><span class="lineNum">     123 </span>            :  */</a>
<a name="124"><span class="lineNum">     124 </span>            : #define PELTV_TABLE_SIZE        0x2000</a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            : /* PEST Table : 4KB - PE state table</a>
<a name="127"><span class="lineNum">     127 </span>            :  *</a>
<a name="128"><span class="lineNum">     128 </span>            :  * 256 entries of 16 bytes each containing state bits for each PE</a>
<a name="129"><span class="lineNum">     129 </span>            :  *</a>
<a name="130"><span class="lineNum">     130 </span>            :  * AFAIK: This acts as a backup for an on-chip cache and shall be</a>
<a name="131"><span class="lineNum">     131 </span>            :  * accessed via the indirect IODA table access registers only</a>
<a name="132"><span class="lineNum">     132 </span>            :  */</a>
<a name="133"><span class="lineNum">     133 </span>            : #define PEST_TABLE_SIZE         0x1000</a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span>            : /* RBA Table : 256 bytes - Reject Bit Array</a>
<a name="136"><span class="lineNum">     136 </span>            :  *</a>
<a name="137"><span class="lineNum">     137 </span>            :  * 2048 interrupts, 1 bit each, indiates the reject state of interrupts</a>
<a name="138"><span class="lineNum">     138 </span>            :  */</a>
<a name="139"><span class="lineNum">     139 </span>            : #define RBA_TABLE_SIZE          0x100</a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span>            : /*</a>
<a name="142"><span class="lineNum">     142 </span>            :  * Maximal supported PE# in PHB3. We probably probe it from EEH</a>
<a name="143"><span class="lineNum">     143 </span>            :  * capability register later.</a>
<a name="144"><span class="lineNum">     144 </span>            :  */</a>
<a name="145"><span class="lineNum">     145 </span>            : #define PHB3_MAX_PE_NUM         256</a>
<a name="146"><span class="lineNum">     146 </span>            : #define PHB3_RESERVED_PE_NUM    255</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            : /*</a>
<a name="149"><span class="lineNum">     149 </span>            :  * PHB3 PCI slot state. When you're going to apply any</a>
<a name="150"><span class="lineNum">     150 </span>            :  * changes here, please make sure the base state isn't</a>
<a name="151"><span class="lineNum">     151 </span>            :  * conflicting with those defined in pci-slot.h</a>
<a name="152"><span class="lineNum">     152 </span>            :  */</a>
<a name="153"><span class="lineNum">     153 </span>            : #define PHB3_SLOT_NORMAL                        PCI_SLOT_STATE_NORMAL</a>
<a name="154"><span class="lineNum">     154 </span>            : #define PHB3_SLOT_LINK                          PCI_SLOT_STATE_LINK</a>
<a name="155"><span class="lineNum">     155 </span>            : #define   PHB3_SLOT_LINK_START                  (PHB3_SLOT_LINK + 1)</a>
<a name="156"><span class="lineNum">     156 </span>            : #define   PHB3_SLOT_LINK_WAIT_ELECTRICAL        (PHB3_SLOT_LINK + 2)</a>
<a name="157"><span class="lineNum">     157 </span>            : #define   PHB3_SLOT_LINK_WAIT                   (PHB3_SLOT_LINK + 3)</a>
<a name="158"><span class="lineNum">     158 </span>            : #define PHB3_SLOT_HRESET                        PCI_SLOT_STATE_HRESET</a>
<a name="159"><span class="lineNum">     159 </span>            : #define   PHB3_SLOT_HRESET_START                (PHB3_SLOT_HRESET + 1)</a>
<a name="160"><span class="lineNum">     160 </span>            : #define   PHB3_SLOT_HRESET_DELAY                (PHB3_SLOT_HRESET + 2)</a>
<a name="161"><span class="lineNum">     161 </span>            : #define   PHB3_SLOT_HRESET_DELAY2               (PHB3_SLOT_HRESET + 3)</a>
<a name="162"><span class="lineNum">     162 </span>            : #define PHB3_SLOT_FRESET                        PCI_SLOT_STATE_FRESET</a>
<a name="163"><span class="lineNum">     163 </span>            : #define   PHB3_SLOT_FRESET_START                (PHB3_SLOT_FRESET + 1)</a>
<a name="164"><span class="lineNum">     164 </span>            : #define   PHB3_SLOT_FRESET_ASSERT_DELAY         (PHB3_SLOT_FRESET + 2)</a>
<a name="165"><span class="lineNum">     165 </span>            : #define   PHB3_SLOT_FRESET_DEASSERT_DELAY       (PHB3_SLOT_FRESET + 3)</a>
<a name="166"><span class="lineNum">     166 </span>            : #define PHB3_SLOT_CRESET                        PCI_SLOT_STATE_CRESET</a>
<a name="167"><span class="lineNum">     167 </span>            : #define   PHB3_SLOT_CRESET_START                (PHB3_SLOT_CRESET + 1)</a>
<a name="168"><span class="lineNum">     168 </span>            : #define   PHB3_SLOT_CRESET_WAIT_CQ              (PHB3_SLOT_CRESET + 2)</a>
<a name="169"><span class="lineNum">     169 </span>            : #define   PHB3_SLOT_CRESET_REINIT               (PHB3_SLOT_CRESET + 3)</a>
<a name="170"><span class="lineNum">     170 </span>            : #define   PHB3_SLOT_CRESET_FRESET               (PHB3_SLOT_CRESET + 4)</a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span>            : /*</a>
<a name="173"><span class="lineNum">     173 </span>            :  * PHB3 error descriptor. Errors from all components (PBCQ, PHB)</a>
<a name="174"><span class="lineNum">     174 </span>            :  * will be cached to PHB3 instance. However, PBCQ errors would</a>
<a name="175"><span class="lineNum">     175 </span>            :  * have higher priority than those from PHB</a>
<a name="176"><span class="lineNum">     176 </span>            :  */</a>
<a name="177"><span class="lineNum">     177 </span>            : #define PHB3_ERR_SRC_NONE       0</a>
<a name="178"><span class="lineNum">     178 </span>            : #define PHB3_ERR_SRC_PBCQ       1</a>
<a name="179"><span class="lineNum">     179 </span>            : #define PHB3_ERR_SRC_PHB        2</a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span>            : #define PHB3_ERR_CLASS_NONE     0</a>
<a name="182"><span class="lineNum">     182 </span>            : #define PHB3_ERR_CLASS_DEAD     1</a>
<a name="183"><span class="lineNum">     183 </span>            : #define PHB3_ERR_CLASS_FENCED   2</a>
<a name="184"><span class="lineNum">     184 </span>            : #define PHB3_ERR_CLASS_ER       3</a>
<a name="185"><span class="lineNum">     185 </span>            : #define PHB3_ERR_CLASS_INF      4</a>
<a name="186"><span class="lineNum">     186 </span>            : #define PHB3_ERR_CLASS_LAST     5</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span>            : struct phb3_err {</a>
<a name="189"><span class="lineNum">     189 </span>            :         uint32_t err_src;</a>
<a name="190"><span class="lineNum">     190 </span>            :         uint32_t err_class;</a>
<a name="191"><span class="lineNum">     191 </span>            :         uint32_t err_bit;</a>
<a name="192"><span class="lineNum">     192 </span>            : };</a>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<a name="194"><span class="lineNum">     194 </span>            : /* Link timeouts, increments of 100ms */</a>
<a name="195"><span class="lineNum">     195 </span>            : #define PHB3_LINK_WAIT_RETRIES          20</a>
<a name="196"><span class="lineNum">     196 </span>            : #define PHB3_LINK_ELECTRICAL_RETRIES    20</a>
<a name="197"><span class="lineNum">     197 </span>            : </a>
<a name="198"><span class="lineNum">     198 </span>            : /* PHB3 flags */</a>
<a name="199"><span class="lineNum">     199 </span>            : #define PHB3_AIB_FENCED         (1 &lt;&lt; 0)</a>
<a name="200"><span class="lineNum">     200 </span>            : #define PHB3_CFG_USE_ASB        (1 &lt;&lt; 1)</a>
<a name="201"><span class="lineNum">     201 </span>            : #define PHB3_CFG_BLOCKED        (1 &lt;&lt; 2)</a>
<a name="202"><span class="lineNum">     202 </span>            : #define PHB3_CAPP_RECOVERY      (1 &lt;&lt; 3)</a>
<a name="203"><span class="lineNum">     203 </span>            : #define PHB3_CAPP_DISABLING     (1 &lt;&lt; 4)</a>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<a name="205"><span class="lineNum">     205 </span>            : struct phb3 {</a>
<a name="206"><span class="lineNum">     206 </span>            :         unsigned int            index;      /* 0..2 index inside P8 */</a>
<a name="207"><span class="lineNum">     207 </span>            :         unsigned int            flags;</a>
<a name="208"><span class="lineNum">     208 </span>            :         unsigned int            chip_id;    /* Chip ID (== GCID on P8) */</a>
<a name="209"><span class="lineNum">     209 </span>            :         bool                    broken;</a>
<a name="210"><span class="lineNum">     210 </span>            :         unsigned int            rev;        /* 00MMmmmm */</a>
<a name="211"><span class="lineNum">     211 </span>            : #define PHB3_REV_MURANO_DD10    0xa30001</a>
<a name="212"><span class="lineNum">     212 </span>            : #define PHB3_REV_VENICE_DD10    0xa30002</a>
<a name="213"><span class="lineNum">     213 </span>            : #define PHB3_REV_MURANO_DD20    0xa30003</a>
<a name="214"><span class="lineNum">     214 </span>            : #define PHB3_REV_MURANO_DD21    0xa30004</a>
<a name="215"><span class="lineNum">     215 </span>            : #define PHB3_REV_VENICE_DD20    0xa30005</a>
<a name="216"><span class="lineNum">     216 </span>            : #define PHB3_REV_NAPLES_DD10    0xb30001</a>
<a name="217"><span class="lineNum">     217 </span>            :         void                    *regs;</a>
<a name="218"><span class="lineNum">     218 </span>            :         uint64_t                pe_xscom;   /* XSCOM bases */</a>
<a name="219"><span class="lineNum">     219 </span>            :         uint64_t                pci_xscom;</a>
<a name="220"><span class="lineNum">     220 </span>            :         uint64_t                spci_xscom;</a>
<a name="221"><span class="lineNum">     221 </span>            :         uint64_t                mm0_base;    /* Full MM window to PHB */</a>
<a name="222"><span class="lineNum">     222 </span>            :         uint64_t                mm0_size;    /* '' '' '' */</a>
<a name="223"><span class="lineNum">     223 </span>            :         uint64_t                mm1_base;    /* Full MM window to PHB */</a>
<a name="224"><span class="lineNum">     224 </span>            :         uint64_t                mm1_size;    /* '' '' '' */</a>
<a name="225"><span class="lineNum">     225 </span>            :         uint32_t                base_msi;</a>
<a name="226"><span class="lineNum">     226 </span>            :         uint32_t                base_lsi;</a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span>            :         /* SkiBoot owned in-memory tables */</a>
<a name="229"><span class="lineNum">     229 </span>            :         uint64_t                tbl_rtt;</a>
<a name="230"><span class="lineNum">     230 </span>            :         uint64_t                tbl_peltv;</a>
<a name="231"><span class="lineNum">     231 </span>            :         uint64_t                tbl_pest;</a>
<a name="232"><span class="lineNum">     232 </span>            :         uint64_t                tbl_ivt;</a>
<a name="233"><span class="lineNum">     233 </span>            :         uint64_t                tbl_rba;</a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span>            :         bool                    skip_perst; /* Skip first perst */</a>
<a name="236"><span class="lineNum">     236 </span>            :         bool                    has_link;</a>
<a name="237"><span class="lineNum">     237 </span>            :         int64_t                 ecap;       /* cached PCI-E cap offset */</a>
<a name="238"><span class="lineNum">     238 </span>            :         int64_t                 aercap;     /* cached AER ecap offset */</a>
<a name="239"><span class="lineNum">     239 </span>            :         const __be64            *lane_eq;</a>
<a name="240"><span class="lineNum">     240 </span>            :         unsigned int            max_link_speed;</a>
<a name="241"><span class="lineNum">     241 </span>            :         uint32_t                no_ecrc_devs;</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span>            :         uint16_t                rte_cache[RTT_TABLE_ENTRIES];</a>
<a name="244"><span class="lineNum">     244 </span>            :         uint8_t                 peltv_cache[PELTV_TABLE_SIZE];</a>
<a name="245"><span class="lineNum">     245 </span>            :         uint64_t                lxive_cache[8];</a>
<a name="246"><span class="lineNum">     246 </span>            :         uint64_t                ive_cache[IVT_TABLE_ENTRIES];</a>
<a name="247"><span class="lineNum">     247 </span>            :         uint64_t                tve_cache[512];</a>
<a name="248"><span class="lineNum">     248 </span>            :         uint64_t                m32d_cache[256];</a>
<a name="249"><span class="lineNum">     249 </span>            :         uint64_t                m64b_cache[16];</a>
<a name="250"><span class="lineNum">     250 </span>            :         uint64_t                nfir_cache;     /* Used by complete reset */</a>
<a name="251"><span class="lineNum">     251 </span>            :         bool                    err_pending;</a>
<a name="252"><span class="lineNum">     252 </span>            :         struct phb3_err         err;</a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            :         struct phb              phb;</a>
<a name="255"><span class="lineNum">     255 </span>            : };</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span>            : #define PHB3_IS_NAPLES(p) ((p)-&gt;rev == PHB3_REV_NAPLES_DD10)</a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span>            : /*</a>
<a name="260"><span class="lineNum">     260 </span>            :  * Venice/Murano have one CAPP unit, that can be attached to PHB0,1 or 2.</a>
<a name="261"><span class="lineNum">     261 </span>            :  * Naples has two CAPP units: CAPP0 attached to PHB0, CAPP1 attached to PHB1.</a>
<a name="262"><span class="lineNum">     262 </span>            :  */</a>
<a name="263"><span class="lineNum">     263 </span>            : #define PHB3_CAPP_MAX_PHB_INDEX(p) (PHB3_IS_NAPLES(p) ? 1 : 2)</a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span>            : #define PHB3_CAPP_REG_OFFSET(p) \</a>
<a name="266"><span class="lineNum">     266 </span>            :         ((p)-&gt;index &amp;&amp; PHB3_IS_NAPLES(p) ? CAPP1_REG_OFFSET : 0x0)</a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 : static inline struct phb3 *phb_to_phb3(struct phb *phb)</span></a>
<a name="269"><span class="lineNum">     269 </span>            : {</a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :         return container_of(phb, struct phb3, phb);</span></a>
<a name="271"><span class="lineNum">     271 </span>            : }</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 : static inline uint64_t phb3_read_reg_asb(struct phb3 *p, uint64_t offset)</span></a>
<a name="274"><span class="lineNum">     274 </span>            : {</a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :         uint64_t val;</span></a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :         xscom_write(p-&gt;chip_id, p-&gt;spci_xscom, offset);</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :         xscom_read(p-&gt;chip_id, p-&gt;spci_xscom + 0x2, &amp;val);</span></a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :         return val;</span></a>
<a name="281"><span class="lineNum">     281 </span>            : }</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 : static inline void phb3_write_reg_asb(struct phb3 *p,</span></a>
<a name="284"><span class="lineNum">     284 </span>            :                                       uint64_t offset, uint64_t val)</a>
<a name="285"><span class="lineNum">     285 </span>            : {</a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :         xscom_write(p-&gt;chip_id, p-&gt;spci_xscom, offset);</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :         xscom_write(p-&gt;chip_id, p-&gt;spci_xscom + 0x2, val);</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 : }</span></a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 : static inline bool phb3_err_pending(struct phb3 *p)</span></a>
<a name="291"><span class="lineNum">     291 </span>            : {</a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :         return p-&gt;err_pending;</span></a>
<a name="293"><span class="lineNum">     293 </span>            : }</a>
<a name="294"><span class="lineNum">     294 </span>            : </a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 : static inline void phb3_set_err_pending(struct phb3 *p, bool pending)</span></a>
<a name="296"><span class="lineNum">     296 </span>            : {</a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :         if (!pending) {</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :                 p-&gt;err.err_src   = PHB3_ERR_SRC_NONE;</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :                 p-&gt;err.err_class = PHB3_ERR_CLASS_NONE;</span></a>
<a name="300"><span class="lineNum">     300 </span><span class="lineNoCov">          0 :                 p-&gt;err.err_bit   = -1;</span></a>
<a name="301"><span class="lineNum">     301 </span>            :         }</a>
<a name="302"><span class="lineNum">     302 </span>            : </a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :         p-&gt;err_pending = pending;</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 : }</span></a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span>            : #endif /* __PHB3_H */</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
