
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Wed Aug 20 00:16:21 2025
| Design       : hdmi_top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                                                                      
*********************************************************************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                                            Clock   Non-clock                                                                                                                        
 Clock                                                                                                                       Period       Waveform            Type          Loads       Loads  Sources                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                                                                                            1000.0000    {0.0000 500.0000}   Declared          0           0  {sys_clk}                                                                                                             
 PLL|u_pll/u_gpll/CLKOUT0                                                                                                    1000.0000    {0.0000 500.0000}   Declared        103          24  {u_pll/u_gpll/gpll_inst/CLKOUT0}                                                                                      
 PLL_2|pll_inst/u_gpll/CLKOUT1                                                                                               1000.0000    {0.0000 500.0000}   Declared         59           1  {pll_inst/u_gpll/gpll_inst/CLKOUT1}                                                                                   
 PLL_2|pll_inst/u_gpll/CLKOUT2                                                                                               1000.0000    {0.0000 500.0000}   Declared          0           0  {pll_inst/u_gpll/gpll_inst/CLKOUT2}                                                                                   
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY    1000.0000    {0.0000 500.0000}   Declared         35           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY}         
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT  1000.0000    {0.0000 500.0000}   Declared         35           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT} 
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY    1000.0000    {0.0000 500.0000}   Declared         84           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY}         
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT  1000.0000    {0.0000 500.0000}   Declared         84           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT} 
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0                                    1000.0000    {0.0000 500.0000}   Declared        104          19  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0}                                         
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0                                   1000.0000    {0.0000 500.0000}   Declared       3000         209  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0}                                          
 PLL_2|pll_inst/u_gpll/CLKOUT0                                                                                               1000.0000    {0.0000 500.0000}   Declared        153          81  {pll_inst/u_gpll/gpll_inst/CLKOUT0}                                                                                   
=====================================================================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hdmi_top|sys_clk                          
 Inferred_clock_group_1        asynchronous               PLL|u_pll/u_gpll/CLKOUT0                  
 Inferred_clock_group_2        asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT1             
 Inferred_clock_group_3        asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT2             
 Inferred_clock_group_4        asynchronous               ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY
 Inferred_clock_group_5        asynchronous               ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT
 Inferred_clock_group_6        asynchronous               ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY
 Inferred_clock_group_7        asynchronous               ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT
 Inferred_clock_group_8        asynchronous               ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
 Inferred_clock_group_9        asynchronous               ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
 Inferred_clock_group_10       asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT0             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                             1.0000 MHz    245.8815 MHz      1000.0000         4.0670        995.933
 PLL_2|pll_inst/u_gpll/CLKOUT1
                             1.0000 MHz    496.5243 MHz      1000.0000         2.0140        997.986
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                             1.0000 MHz    342.7005 MHz      1000.0000         2.9180        997.082
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                             1.0000 MHz    167.6727 MHz      1000.0000         5.9640        994.036
 PLL_2|pll_inst/u_gpll/CLKOUT0
                             1.0000 MHz    113.2503 MHz      1000.0000         8.8300        991.170
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   995.933       0.000              0            523
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                   997.986       0.000              0            155
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   997.082       0.000              0            430
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   994.036       0.000              0          12367
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   991.170       0.000              0            788
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.153       0.000              0            523
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                     0.352       0.000              0            155
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.251       0.000              0            430
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.140       0.000              0          12367
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.287       0.000              0            788
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   998.171       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   998.263       0.000              0            102
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   996.052       0.000              0           2840
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   997.344       0.000              0             27
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.104       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.349       0.000              0            102
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.262       0.000              0           2840
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.284       0.000              0             27
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0                          499.040       0.000              0            103
 PLL_2|pll_inst/u_gpll/CLKOUT1                     499.800       0.000              0             59
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             35
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   497.850       0.000              0             35
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             84
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   498.400       0.000              0             84
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   499.800       0.000              0            103
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   499.040       0.000              0           2999
 PLL_2|pll_inst/u_gpll/CLKOUT0                     499.040       0.000              0            153
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   997.563       0.000              0            523
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                   998.734       0.000              0            155
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   998.238       0.000              0            430
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   996.390       0.000              0          12367
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   994.503       0.000              0            788
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.120       0.000              0            523
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                     0.251       0.000              0            155
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.166       0.000              0            430
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.100       0.000              0          12367
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.251       0.000              0            788
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   998.878       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   998.903       0.000              0            102
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   997.390       0.000              0           2840
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   998.311       0.000              0             27
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.110       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.247       0.000              0            102
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.179       0.000              0           2840
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.276       0.000              0             27
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0                          499.430       0.000              0            103
 PLL_2|pll_inst/u_gpll/CLKOUT1                     499.800       0.000              0             59
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             35
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   497.850       0.000              0             35
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             84
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   498.400       0.000              0             84
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   499.800       0.000              0            103
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   499.430       0.000              0           2999
 PLL_2|pll_inst/u_gpll/CLKOUT0                     499.430       0.000              0            153
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/send_data[2]/opit_0_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.523
  Launch Clock Delay      :  2.635
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.466       2.635         ntR1891          
 CLMS_33_715/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/send_data[2]/opit_0_L6Q_perm/CLK

 CLMS_33_715/Q1                    tco                   0.203       2.838 r       ms7210_ctrl_iic_top_inst/iic_dri/send_data[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=1)        0.850       3.688         ms7210_ctrl_iic_top_inst/iic_dri/send_data [2]
 CLMS_33_697/Y3                    td                    0.108       3.796 r       ms7210_ctrl_iic_top_inst/iic_dri/N120_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.520       4.316         ms7210_ctrl_iic_top_inst/iic_dri/_N14123
 CLMA_21_702/Y0                    td                    0.096       4.412 r       ms7210_ctrl_iic_top_inst/iic_dri/N493_and[0][2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269       4.681         ms7210_ctrl_iic_top_inst/iic_dri/_N16116
 CLMA_21_697/Y2                    td                    0.096       4.777 r       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_5/gateop_perm/L6
                                   net (fanout=1)        0.270       5.047         ms7210_ctrl_iic_top_inst/iic_dri/_N43518
 CLMA_21_703/Y0                    td                    0.096       5.143 r       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.399       5.542         ms7210_ctrl_iic_top_inst/iic_dri/N493
 CLMA_33_696/Y3                    td                    0.108       5.650 r       ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.559       6.209         ms7210_ctrl_iic_top_inst/iic_dri/_N43225
 IOLHR_16_690/TX_DATA[0]                                                   r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]

 Data arrival time                                                   6.209         Logic Levels: 5  
                                                                                   Logic: 0.707ns(19.782%), Route: 2.867ns(80.218%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.672    1002.523         ntR1891          
 IOLHR_16_690/OCLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/OCLK
 clock pessimism                                         0.318    1002.841                          
 clock uncertainty                                      -0.150    1002.691                          

 Setup time                                             -0.549    1002.142                          

 Data required time                                               1002.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.142                          
 Data arrival time                                                   6.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.933                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  2.628
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.459       2.628         ntR1891          
 CLMS_45_745/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK

 CLMS_45_745/Q2                    tco                   0.203       2.831 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[19]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.562       3.393         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [19]
 CLMS_45_715/Y1                    td                    0.229       3.622 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_12/LUT6_inst_perm/L6
                                   net (fanout=1)        0.248       3.870         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N43451
 CLMA_45_726/CR0                   td                    0.224       4.094 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.244       4.338         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N43460
 CLMA_45_726/Y1                    td                    0.074       4.412 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_22/LUT6_inst_perm/L6
                                   net (fanout=4)        0.245       4.657         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [0]
 CLMA_45_726/Y0                    td                    0.096       4.753 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539/gateop_LUT6DL5_perm/L6
                                   net (fanout=1)        0.676       5.429         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539
 CLMS_45_715/RSCO                  td                    0.098       5.527 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[0]/opit_0_L6Q_LUT6DQL5_perm/RSCO
                                   net (fanout=4)        0.000       5.527         ntR755           
 CLMS_45_721/RSCO                  td                    0.075       5.602 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.602         ntR754           
 CLMS_45_727/RSCO                  td                    0.075       5.677 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.677         ntR753           
 CLMS_45_733/RSCO                  td                    0.075       5.752 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.752         ntR752           
 CLMS_45_739/RSCO                  td                    0.075       5.827 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.827         ntR751           
 CLMS_45_745/RSCO                  td                    0.075       5.902 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=1)        0.000       5.902         ntR750           
 CLMS_45_751/RSCI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS

 Data arrival time                                                   5.902         Logic Levels: 10 
                                                                                   Logic: 1.299ns(39.676%), Route: 1.975ns(60.324%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.388    1002.239         ntR1891          
 CLMS_45_751/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.359    1002.598                          
 clock uncertainty                                      -0.150    1002.448                          

 Setup time                                             -0.224    1002.224                          

 Data required time                                               1002.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.224                          
 Data arrival time                                                   5.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.322                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/busy/opit_0_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[6]/opit_0_inv_L6Q_LUT6DL5Q_perm/CE
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.250
  Launch Clock Delay      :  2.638
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.469       2.638         ntR1891          
 CLMA_33_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/busy/opit_0_L6Q_perm/CLK

 CLMA_33_696/Q2                    tco                   0.203       2.841 r       ms7210_ctrl_iic_top_inst/iic_dri/busy/opit_0_L6Q_perm/L6Q
                                   net (fanout=5)        0.558       3.399         ms7210_ctrl_iic_top_inst/busy
 CLMS_27_715/CR0                   td                    0.212       3.611 r       ms7210_ctrl_iic_top_inst/N21[11]/LUT6D_inst_perm/L5
                                   net (fanout=11)       0.558       4.169         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_falling
 CLMA_33_690/Y1                    td                    0.108       4.277 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_10/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119       4.396         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N43432
 CLMA_33_690/Y0                    td                    0.179       4.575 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_11/LUT6_inst_perm/L6
                                   net (fanout=4)        0.474       5.049         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [3]
 CLMA_45_714/Y1                    td                    0.108       5.157 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[1]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=17)       0.731       5.888         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N591
 CLMS_27_703/CE                                                            r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[6]/opit_0_inv_L6Q_LUT6DL5Q_perm/CE

 Data arrival time                                                   5.888         Logic Levels: 4  
                                                                                   Logic: 0.810ns(24.923%), Route: 2.440ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.399    1002.250         ntR1891          
 CLMS_27_703/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[6]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                         0.359    1002.609                          
 clock uncertainty                                      -0.150    1002.459                          

 Setup time                                             -0.226    1002.233                          

 Data required time                                               1002.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.233                          
 Data arrival time                                                   5.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.345                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.913
  Launch Clock Delay      :  2.251
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.400       2.251         ntR1891          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_27_696/Q2                    tco                   0.158       2.409 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.302       2.711         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.711         Logic Levels: 0  
                                                                                   Logic: 0.158ns(34.348%), Route: 0.302ns(65.652%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.744       2.913         ntR1891          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.318       2.595                          
 clock uncertainty                                       0.000       2.595                          

 Hold time                                              -0.037       2.558                          

 Data required time                                                  2.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.558                          
 Data arrival time                                                   2.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.153                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.953
  Launch Clock Delay      :  2.250
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.399       2.250         ntR1891          
 CLMA_33_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_33_696/Q1                    tco                   0.158       2.408 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.369       2.777         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.777         Logic Levels: 0  
                                                                                   Logic: 0.158ns(29.981%), Route: 0.369ns(70.019%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.784       2.953         ntR1891          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.318       2.635                          
 clock uncertainty                                       0.000       2.635                          

 Hold time                                              -0.041       2.594                          

 Data required time                                                  2.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.594                          
 Data arrival time                                                   2.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[3]/opit_0_inv_srl/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[5]/opit_0_inv_srl/D
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.636
  Launch Clock Delay      :  2.248
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.397       2.248         ntR1891          
 CLMA_33_708/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[3]/opit_0_inv_srl/CLK

 CLMA_33_708/CR2                   tco                   0.173       2.421 f       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[3]/opit_0_inv_srl/CR0
                                   net (fanout=2)        0.072       2.493         ms7210_ctrl_iic_top_inst/iic_dri/receiv_data [4]
 CLMA_33_708/M3                                                            f       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[5]/opit_0_inv_srl/D

 Data arrival time                                                   2.493         Logic Levels: 0  
                                                                                   Logic: 0.173ns(70.612%), Route: 0.072ns(29.388%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.467       2.636         ntR1891          
 CLMA_33_708/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[5]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.387       2.249                          
 clock uncertainty                                       0.000       2.249                          

 Hold time                                               0.043       2.292                          

 Data required time                                                  2.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.292                          
 Data arrival time                                                   2.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.215
  Launch Clock Delay      :  2.601
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.168       1.280 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.432       2.601         ntR1888          
 CLMA_231_745/CLK                                                          r       sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/CLK

 CLMA_231_745/Q0                   tco                   0.203       2.804 r       sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/Q
                                   net (fanout=4)        0.396       3.200         sd_ctrl_inst/sd_init_inst/miso_dly
 CLMS_243_745/Y2                   td                    0.108       3.308 r       sd_ctrl_inst/sd_read_inst/rd_data_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.422       3.730         sd_ctrl_inst/sd_read_inst/_N43737
 CLMS_243_757/Y1                   td                    0.096       3.826 r       sd_ctrl_inst/sd_read_inst/N409/LUT6_inst_perm/L6
                                   net (fanout=1)        0.425       4.251         sd_ctrl_inst/sd_read_inst/N409
 CLMS_243_745/B3                                                           r       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I3

 Data arrival time                                                   4.251         Logic Levels: 2  
                                                                                   Logic: 0.407ns(24.667%), Route: 1.243ns(75.333%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948    1000.948         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.143    1001.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.364    1002.215         ntR1888          
 CLMS_243_745/CLK                                                          r       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.318    1002.533                          
 clock uncertainty                                      -0.150    1002.383                          

 Setup time                                             -0.146    1002.237                          

 Data required time                                               1002.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.237                          
 Data arrival time                                                   4.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.986                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[2]/opit_0_L5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[6]/opit_0_L6Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.215
  Launch Clock Delay      :  2.603
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.168       1.280 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.434       2.603         ntR1888          
 CLMA_249_750/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[2]/opit_0_L5Q_perm/CLK

 CLMA_249_750/CR3                  tco                   0.248       2.851 r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[2]/opit_0_L5Q_perm/L5Q
                                   net (fanout=8)        0.137       2.988         sd_ctrl_inst/sd_read_inst/cnt_ack_bit [2]
 CLMA_249_751/CR1                  td                    0.227       3.215 r       CLKROUTE_54/CR   
                                   net (fanout=1)        0.244       3.459         ntR1802          
 CLMA_249_750/Y3                   td                    0.207       3.666 r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[2]/opit_0_L5Q_perm/L6
                                   net (fanout=2)        0.559       4.225         sd_ctrl_inst/sd_read_inst/_N8258
 CLMA_243_744/A3                                                           r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[6]/opit_0_L6Q_perm/I3

 Data arrival time                                                   4.225         Logic Levels: 2  
                                                                                   Logic: 0.682ns(42.047%), Route: 0.940ns(57.953%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948    1000.948         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.143    1001.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.364    1002.215         ntR1888          
 CLMA_243_744/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[6]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.318    1002.533                          
 clock uncertainty                                      -0.150    1002.383                          

 Setup time                                             -0.150    1002.233                          

 Data required time                                               1002.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.233                          
 Data arrival time                                                   4.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.008                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[2]/opit_0_L5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[7]/opit_0_L6Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.215
  Launch Clock Delay      :  2.603
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.168       1.280 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.434       2.603         ntR1888          
 CLMA_249_750/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[2]/opit_0_L5Q_perm/CLK

 CLMA_249_750/CR3                  tco                   0.248       2.851 r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[2]/opit_0_L5Q_perm/L5Q
                                   net (fanout=8)        0.587       3.438         sd_ctrl_inst/sd_read_inst/cnt_ack_bit [2]
 CLMA_249_750/Y2                   td                    0.224       3.662 r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[3]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.548       4.210         sd_ctrl_inst/sd_read_inst/_N8262
 CLMS_243_745/D4                                                           r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[7]/opit_0_L6Q_perm/I4

 Data arrival time                                                   4.210         Logic Levels: 1  
                                                                                   Logic: 0.472ns(29.371%), Route: 1.135ns(70.629%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948    1000.948         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.143    1001.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.364    1002.215         ntR1888          
 CLMS_243_745/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[7]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.318    1002.533                          
 clock uncertainty                                      -0.150    1002.383                          

 Setup time                                             -0.133    1002.250                          

 Data required time                                               1002.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.250                          
 Data arrival time                                                   4.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.040                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[1]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.603
  Launch Clock Delay      :  2.215
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948       0.948         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.143       1.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.364       2.215         ntR1888          
 CLMS_243_745/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[1]/opit_0_L6QL5Q1_perm/CLK

 CLMS_243_745/CR0                  tco                   0.173       2.388 f       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[1]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=7)        0.144       2.532         sd_ctrl_inst/sd_read_inst/cnt_ack_bit [0]
 CLMS_243_745/B4                                                           f       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I4

 Data arrival time                                                   2.532         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.574%), Route: 0.144ns(45.426%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.168       1.280 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.434       2.603         ntR1888          
 CLMS_243_745/CLK                                                          r       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.387       2.216                          
 clock uncertainty                                       0.000       2.216                          

 Hold time                                              -0.036       2.180                          

 Data required time                                                  2.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.180                          
 Data arrival time                                                   2.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/byte_head[9]/opit_0_L6QL5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.597
  Launch Clock Delay      :  2.209
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948       0.948         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.143       1.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.358       2.209         ntR1888          
 CLMA_249_768/CLK                                                          r       sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/CLK

 CLMA_249_768/CR2                  tco                   0.173       2.382 f       sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.143       2.525         sd_ctrl_inst/sd_read_inst/byte_head [8]
 CLMA_249_768/B3                                                           f       sd_ctrl_inst/sd_read_inst/byte_head[9]/opit_0_L6QL5Q_perm/I3

 Data arrival time                                                   2.525         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.747%), Route: 0.143ns(45.253%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.168       1.280 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.428       2.597         ntR1888          
 CLMA_249_768/CLK                                                          r       sd_ctrl_inst/sd_read_inst/byte_head[9]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.387       2.210                          
 clock uncertainty                                       0.000       2.210                          

 Hold time                                              -0.038       2.172                          

 Data required time                                                  2.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.172                          
 Data arrival time                                                   2.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/byte_head[7]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.597
  Launch Clock Delay      :  2.209
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948       0.948         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.143       1.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.358       2.209         ntR1888          
 CLMA_249_768/CLK                                                          r       sd_ctrl_inst/sd_read_inst/byte_head[7]/opit_0_L6QL5Q_perm/CLK

 CLMA_249_768/CR3                  tco                   0.172       2.381 f       sd_ctrl_inst/sd_read_inst/byte_head[7]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.146       2.527         sd_ctrl_inst/sd_read_inst/byte_head [7]
 CLMA_249_768/C3                                                           f       sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/I3

 Data arrival time                                                   2.527         Logic Levels: 0  
                                                                                   Logic: 0.172ns(54.088%), Route: 0.146ns(45.912%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.168       1.280 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.428       2.597         ntR1888          
 CLMA_249_768/CLK                                                          r       sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.387       2.210                          
 clock uncertainty                                       0.000       2.210                          

 Hold time                                              -0.041       2.169                          

 Data required time                                                  2.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.169                          
 Data arrival time                                                   2.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.931
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.458       2.268         ntR1889          
 CLMA_303_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_303_540/CR3                  tco                   0.248       2.516 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.574       3.090         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_303_529/Y3                   td                    0.212       3.302 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_32/LUT6_inst_perm/L6
                                   net (fanout=2)        0.268       3.570         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44275
 CLMA_309_528/Y0                   td                    0.096       3.666 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=12)       0.272       3.938         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_309_522/Y0                   td                    0.179       4.117 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L6
                                   net (fanout=4)        0.390       4.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_303_517/CECO                 td                    0.136       4.643 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       4.643         ntR38            
 CLMA_303_523/CECO                 td                    0.136       4.779 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=3)        0.000       4.779         ntR37            
 CLMA_303_529/CECI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.779         Logic Levels: 5  
                                                                                   Logic: 1.007ns(40.104%), Route: 1.504ns(59.896%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.386    1001.931         ntR1889          
 CLMA_303_529/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306    1002.237                          
 clock uncertainty                                      -0.150    1002.087                          

 Setup time                                             -0.226    1001.861                          

 Data required time                                               1001.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.861                          
 Data arrival time                                                   4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.082                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.931
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.458       2.268         ntR1889          
 CLMA_303_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_303_540/CR3                  tco                   0.248       2.516 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.574       3.090         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_303_529/Y3                   td                    0.212       3.302 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_32/LUT6_inst_perm/L6
                                   net (fanout=2)        0.268       3.570         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44275
 CLMA_309_528/Y0                   td                    0.096       3.666 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=12)       0.272       3.938         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_309_522/Y0                   td                    0.179       4.117 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L6
                                   net (fanout=4)        0.390       4.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_303_517/CECO                 td                    0.136       4.643 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       4.643         ntR38            
 CLMA_303_523/CECO                 td                    0.136       4.779 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=3)        0.000       4.779         ntR37            
 CLMA_303_529/CECI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   4.779         Logic Levels: 5  
                                                                                   Logic: 1.007ns(40.104%), Route: 1.504ns(59.896%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.386    1001.931         ntR1889          
 CLMA_303_529/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.306    1002.237                          
 clock uncertainty                                      -0.150    1002.087                          

 Setup time                                             -0.226    1001.861                          

 Data required time                                               1001.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.861                          
 Data arrival time                                                   4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.082                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L6Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.931
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.458       2.268         ntR1889          
 CLMA_303_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_303_540/CR3                  tco                   0.248       2.516 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.574       3.090         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_303_529/Y3                   td                    0.212       3.302 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_32/LUT6_inst_perm/L6
                                   net (fanout=2)        0.268       3.570         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44275
 CLMA_309_528/Y0                   td                    0.096       3.666 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=12)       0.272       3.938         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_309_522/Y0                   td                    0.179       4.117 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L6
                                   net (fanout=4)        0.390       4.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_303_517/CECO                 td                    0.136       4.643 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       4.643         ntR38            
 CLMA_303_523/CECO                 td                    0.136       4.779 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=3)        0.000       4.779         ntR37            
 CLMA_303_529/CECI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   4.779         Logic Levels: 5  
                                                                                   Logic: 1.007ns(40.104%), Route: 1.504ns(59.896%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.386    1001.931         ntR1889          
 CLMA_303_529/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.306    1002.237                          
 clock uncertainty                                      -0.150    1002.087                          

 Setup time                                             -0.226    1001.861                          

 Data required time                                               1001.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.861                          
 Data arrival time                                                   4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.082                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/I5
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.266
  Launch Clock Delay      :  1.931
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.386       1.931         ntR1889          
 CLMA_327_504/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_327_504/CR2                  tco                   0.173       2.104 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[4]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=4)        0.087       2.191         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [1]
 CLMS_327_505/A5                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.191         Logic Levels: 0  
                                                                                   Logic: 0.173ns(66.538%), Route: 0.087ns(33.462%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.456       2.266         ntR1889          
 CLMS_327_505/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.306       1.960                          
 clock uncertainty                                       0.000       1.960                          

 Hold time                                              -0.020       1.940                          

 Data required time                                                  1.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.940                          
 Data arrival time                                                   2.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate_d/opit_0_inv_L5Q_perm/I3
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.269
  Launch Clock Delay      :  1.934
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.389       1.934         ntR1889          
 CLMA_315_535/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L6Q_perm/CLK

 CLMA_315_535/Q3                   tco                   0.158       2.092 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.087       2.179         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_315_534/A3                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate_d/opit_0_inv_L5Q_perm/I3

 Data arrival time                                                   2.179         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.490%), Route: 0.087ns(35.510%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.459       2.269         ntR1889          
 CLMA_315_534/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate_d/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       1.963                          
 clock uncertainty                                       0.000       1.963                          

 Hold time                                              -0.039       1.924                          

 Data required time                                                  1.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.924                          
 Data arrival time                                                   2.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L6Q_perm/I5
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.270
  Launch Clock Delay      :  1.935
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.390       1.935         ntR1889          
 CLMA_315_541/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_315_541/Q0                   tco                   0.158       2.093 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.087       2.180         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [1]
 CLMA_315_541/D5                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.180         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.490%), Route: 0.087ns(35.510%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.460       2.270         ntR1889          
 CLMA_315_541/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.334       1.936                          
 clock uncertainty                                       0.000       1.936                          

 Hold time                                              -0.015       1.921                          

 Data required time                                                  1.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.921                          
 Data arrival time                                                   2.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.203
  Launch Clock Delay      :  2.645
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.466       2.645         ntR1892          
 CLMA_315_631/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_315_631/Q3                   tco                   0.203       2.848 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.612       3.460         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_327_606/Y1                   td                    0.096       3.556 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.269       3.825         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_327_612/Y0                   td                    0.108       3.933 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.396       4.329         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N45285
 CLMA_327_612/Y1                   td                    0.074       4.403 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.271       4.674         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_327_618/Y3                   td                    0.179       4.853 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=18)       0.581       5.434         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMS_327_601/Y0                   td                    0.108       5.542 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/L6
                                   net (fanout=1)        0.487       6.029         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N11954
 CLMS_327_595/CR0                  td                    0.256       6.285 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf7_perm/L7
                                   net (fanout=7)        0.552       6.837         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0]
 CLMA_345_600/Y0                   td                    0.108       6.945 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=3)        0.721       7.666         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMS_327_589/Y1                   td                    0.074       7.740 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[15]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.392       8.132         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14394
 CLMA_327_594/D4                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   8.132         Logic Levels: 8  
                                                                                   Logic: 1.206ns(21.979%), Route: 4.281ns(78.021%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.401     997.797         ntR1893          
 CLMA_327_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.654    1002.451                          
 clock uncertainty                                      -0.150    1002.301                          

 Setup time                                             -0.133    1002.168                          

 Data required time                                               1002.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.168                          
 Data arrival time                                                   8.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.036                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[2]/opit_0_inv/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q/I5
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.199
  Launch Clock Delay      :  2.646
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.467       2.646         ntR1892          
 CLMA_315_624/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[2]/opit_0_inv/CLK

 CLMA_315_624/Q0                   tco                   0.203       2.849 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[2]/opit_0_inv/Q
                                   net (fanout=2)        0.889       3.738         ddr_rw_inst/axi_ddr_inst/dfi_we_n [2]
 CLMS_327_619/Y0                   td                    0.224       3.962 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N179_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.400       4.362         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [2]
 CLMA_327_618/Y0                   td                    0.096       4.458 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[2]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=16)       0.703       5.161         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMA_327_600/CR1                  td                    0.224       5.385 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[0]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.830       6.215         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N11956
 CLMS_327_583/CR0                  td                    0.278       6.493 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.376       6.869         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_327_594/Y2                   td                    0.074       6.943 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.705       7.648         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMA_345_600/Y3                   td                    0.108       7.756 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[14]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.396       8.152         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14505
 CLMA_345_600/B5                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q/I5

 Data arrival time                                                   8.152         Logic Levels: 6  
                                                                                   Logic: 1.207ns(21.922%), Route: 4.299ns(78.078%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.405     997.801         ntR1893          
 CLMA_345_600/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q/CLK
 clock pessimism                                         4.654    1002.455                          
 clock uncertainty                                      -0.150    1002.305                          

 Setup time                                             -0.113    1002.192                          

 Data required time                                               1002.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.192                          
 Data arrival time                                                   8.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.040                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_L6Q_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.201
  Launch Clock Delay      :  2.645
  Clock Pessimism Removal :  4.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.466       2.645         ntR1892          
 CLMA_315_631/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_315_631/Q3                   tco                   0.203       2.848 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.612       3.460         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_327_606/Y1                   td                    0.096       3.556 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.269       3.825         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_327_612/Y0                   td                    0.108       3.933 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.396       4.329         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N45285
 CLMA_327_612/Y1                   td                    0.074       4.403 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.271       4.674         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_327_618/Y3                   td                    0.179       4.853 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=18)       0.581       5.434         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMS_327_601/Y0                   td                    0.108       5.542 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/L6
                                   net (fanout=1)        0.487       6.029         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N11954
 CLMS_327_595/CR0                  td                    0.256       6.285 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf7_perm/L7
                                   net (fanout=7)        0.552       6.837         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0]
 CLMA_345_600/Y0                   td                    0.108       6.945 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=3)        0.438       7.383         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMA_333_612/Y0                   td                    0.108       7.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[13]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.270       7.761         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14504
 CLMA_339_612/B4                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   7.761         Logic Levels: 8  
                                                                                   Logic: 1.240ns(24.238%), Route: 3.876ns(75.762%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.403     997.799         ntR1892          
 CLMA_339_612/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.783    1002.582                          
 clock uncertainty                                      -0.150    1002.432                          

 Setup time                                             -0.134    1002.298                          

 Data required time                                               1002.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.298                          
 Data arrival time                                                   7.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.537                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv_32X2DL6QL5Q/DIH
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.630
  Launch Clock Delay      :  -2.223
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.381      -2.223         ntR1893          
 CLMA_231_570/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/CLK

 CLMA_231_570/Q0                   tco                   0.158      -2.065 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/Q
                                   net (fanout=2)        0.239      -1.826         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [16]
 CLMS_225_577/AD                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv_32X2DL6QL5Q/DIH

 Data arrival time                                                  -1.826         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.798%), Route: 0.239ns(60.202%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.451       2.630         ntR1893          
 CLMS_225_577/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.824      -2.194                          
 clock uncertainty                                       0.000      -2.194                          

 Hold time                                               0.228      -1.966                          

 Data required time                                                 -1.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.966                          
 Data arrival time                                                  -1.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/WADDR[2]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.629
  Launch Clock Delay      :  -2.222
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.382      -2.222         ntR1893          
 CLMA_231_576/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_576/Q1                   tco                   0.158      -2.064 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=23)       0.238      -1.826         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2]
 CLMS_225_571/D2                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/WADDR[2]

 Data arrival time                                                  -1.826         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.899%), Route: 0.238ns(60.101%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.450       2.629         ntR1893          
 CLMS_225_571/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.824      -2.195                          
 clock uncertainty                                       0.000      -2.195                          

 Hold time                                               0.228      -1.967                          

 Data required time                                                 -1.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.967                          
 Data arrival time                                                  -1.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[1]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.640
  Launch Clock Delay      :  -2.214
  Clock Pessimism Removal :  -4.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.390      -2.214         ntR1892          
 CLMA_273_624/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_273_624/CR0                  tco                   0.173      -2.041 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=10)       0.267      -1.774         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [1]
 CLMS_285_631/D1                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[1]

 Data arrival time                                                  -1.774         Logic Levels: 0  
                                                                                   Logic: 0.173ns(39.318%), Route: 0.267ns(60.682%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.461       2.640         ntR1892          
 CLMS_285_631/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/CLK
 clock pessimism                                        -4.783      -2.143                          
 clock uncertainty                                       0.000      -2.143                          

 Hold time                                               0.228      -1.915                          

 Data required time                                                 -1.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.915                          
 Data arrival time                                                  -1.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm/CIN
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.845
  Launch Clock Delay      :  3.438
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.602       2.771         ntR1866          
 CLMA_249_660/CR0                  td                    0.220       2.991 r       CLKROUTE_127/CR  
                                   net (fanout=4)        0.447       3.438         ntR1867          
 CLMA_261_654/CLK                                                          r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_261_654/CR1                  tco                   0.251       3.689 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.419       4.108         vga_ctrl_inst/cnt_v [0]
 CLMA_261_649/Y0                   td                    0.074       4.182 r       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=1)        1.784       5.966         vga_ctrl_inst/_N1201
 CLMA_261_655/Y0                   td                    0.179       6.145 r       vga_ctrl_inst/rgb_valid_dly/opit_0_L6Q_perm/L6
                                   net (fanout=5)        1.726       7.871         nt_de_out        
 CLMA_261_660/COUT                 td                    0.386       8.257 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.257         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9319
 CLMA_261_666/Y1                   td                    0.135       8.392 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        1.516       9.908         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [5]
 CLMA_261_667/Y3                   td                    0.207      10.115 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        1.168      11.283         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [5]
 CLMA_261_673/COUT                 td                    0.389      11.672 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.672         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.co [6]
 CLMA_261_679/CIN                                                          f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm/CIN

 Data arrival time                                                  11.672         Logic Levels: 6  
                                                                                   Logic: 1.621ns(19.687%), Route: 6.613ns(80.313%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.497    1002.348         ntR1866          
 CLMA_249_678/CR1                  td                    0.194    1002.542 r       CLKROUTE_119/CR  
                                   net (fanout=4)        0.303    1002.845         ntR1875          
 CLMA_261_679/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.330    1003.175                          
 clock uncertainty                                      -0.150    1003.025                          

 Setup time                                             -0.183    1002.842                          

 Data required time                                               1002.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.842                          
 Data arrival time                                                  11.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.170                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_5/gateop_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.845
  Launch Clock Delay      :  3.438
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.602       2.771         ntR1866          
 CLMA_249_660/CR0                  td                    0.220       2.991 r       CLKROUTE_127/CR  
                                   net (fanout=4)        0.447       3.438         ntR1867          
 CLMA_261_654/CLK                                                          r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_261_654/CR1                  tco                   0.251       3.689 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.419       4.108         vga_ctrl_inst/cnt_v [0]
 CLMA_261_649/Y0                   td                    0.074       4.182 r       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=1)        1.784       5.966         vga_ctrl_inst/_N1201
 CLMA_261_655/Y0                   td                    0.179       6.145 r       vga_ctrl_inst/rgb_valid_dly/opit_0_L6Q_perm/L6
                                   net (fanout=5)        1.726       7.871         nt_de_out        
 CLMA_261_660/COUT                 td                    0.386       8.257 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.257         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9319
 CLMA_261_666/COUT                 td                    0.085       8.342 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.342         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9323
 CLMA_261_672/Y2                   td                    0.149       8.491 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        1.625      10.116         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [10]
 CLMA_261_679/Y3                   td                    0.108      10.224 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.400      10.624         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [10]
 CLMA_261_679/B3                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_5/gateop_perm/I3

 Data arrival time                                                  10.624         Logic Levels: 6  
                                                                                   Logic: 1.232ns(17.144%), Route: 5.954ns(82.856%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.497    1002.348         ntR1866          
 CLMA_249_678/CR1                  td                    0.194    1002.542 r       CLKROUTE_119/CR  
                                   net (fanout=4)        0.303    1002.845         ntR1875          
 CLMA_261_679/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.330    1003.175                          
 clock uncertainty                                      -0.150    1003.025                          

 Setup time                                             -0.260    1002.765                          

 Data required time                                               1002.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.765                          
 Data arrival time                                                  10.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.141                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.845
  Launch Clock Delay      :  3.438
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.602       2.771         ntR1866          
 CLMA_249_660/CR0                  td                    0.220       2.991 r       CLKROUTE_127/CR  
                                   net (fanout=4)        0.447       3.438         ntR1867          
 CLMA_261_654/CLK                                                          r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_261_654/CR1                  tco                   0.251       3.689 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.419       4.108         vga_ctrl_inst/cnt_v [0]
 CLMA_261_649/Y0                   td                    0.074       4.182 r       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=1)        1.784       5.966         vga_ctrl_inst/_N1201
 CLMA_261_655/Y0                   td                    0.179       6.145 r       vga_ctrl_inst/rgb_valid_dly/opit_0_L6Q_perm/L6
                                   net (fanout=5)        1.726       7.871         nt_de_out        
 CLMA_261_660/COUT                 td                    0.386       8.257 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.257         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9319
 CLMA_261_666/COUT                 td                    0.085       8.342 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.342         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9323
 CLMA_261_672/Y0                   td                    0.068       8.410 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        1.630      10.040         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [8]
 CLMA_261_667/Y2                   td                    0.224      10.264 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.249      10.513         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [8]
 CLMA_261_679/A4                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm/I4

 Data arrival time                                                  10.513         Logic Levels: 6  
                                                                                   Logic: 1.267ns(17.908%), Route: 5.808ns(82.092%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.497    1002.348         ntR1866          
 CLMA_249_678/CR1                  td                    0.194    1002.542 r       CLKROUTE_119/CR  
                                   net (fanout=4)        0.303    1002.845         ntR1875          
 CLMA_261_679/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.330    1003.175                          
 clock uncertainty                                      -0.150    1003.025                          

 Setup time                                             -0.287    1002.738                          

 Data required time                                               1002.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.738                          
 Data arrival time                                                  10.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.225                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[6]
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.482  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.788
  Launch Clock Delay      :  2.988
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.499       2.350         ntR1866          
 CLMA_249_666/CR0                  td                    0.188       2.538 r       CLKROUTE_120/CR  
                                   net (fanout=4)        0.450       2.988         ntR1871          
 CLMA_261_660/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK

 CLMA_261_660/Q3                   tco                   0.158       3.146 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.682       3.828         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/rd_addr [3]
 DRM_322_672/ADB0[6]                                                       f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[6]

 Data arrival time                                                   3.828         Logic Levels: 0  
                                                                                   Logic: 0.158ns(18.810%), Route: 0.682ns(81.190%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.586       2.755         ntR1866          
 CLMA_315_768/CR1                  td                    0.227       2.982 r       CLKROUTE_130/CR  
                                   net (fanout=1)        0.806       3.788         ntR1877          
 DRM_322_672/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 clock pessimism                                        -0.318       3.470                          
 clock uncertainty                                       0.000       3.470                          

 Hold time                                               0.071       3.541                          

 Data required time                                                  3.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.541                          
 Data arrival time                                                   3.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[4]
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.482  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.788
  Launch Clock Delay      :  2.988
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.499       2.350         ntR1866          
 CLMA_249_666/CR0                  td                    0.188       2.538 r       CLKROUTE_120/CR  
                                   net (fanout=4)        0.450       2.988         ntR1871          
 CLMA_261_660/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/CLK

 CLMA_261_660/Q1                   tco                   0.158       3.146 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.685       3.831         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/rd_addr [1]
 DRM_322_672/ADB0[4]                                                       f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADB0[4]

 Data arrival time                                                   3.831         Logic Levels: 0  
                                                                                   Logic: 0.158ns(18.743%), Route: 0.685ns(81.257%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.586       2.755         ntR1866          
 CLMA_315_768/CR1                  td                    0.227       2.982 r       CLKROUTE_130/CR  
                                   net (fanout=1)        0.806       3.788         ntR1877          
 DRM_322_672/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 clock pessimism                                        -0.318       3.470                          
 clock uncertainty                                       0.000       3.470                          

 Hold time                                               0.071       3.541                          

 Data required time                                                  3.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.541                          
 Data arrival time                                                   3.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[8]/opit_0_AQ_perm/CLK
Endpoint    : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.438
  Launch Clock Delay      :  2.851
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.502       2.353         ntR1866          
 CLMA_249_648/CR1                  td                    0.194       2.547 r       CLKROUTE_128/CR  
                                   net (fanout=4)        0.304       2.851         ntR1882          
 CLMA_261_648/CLK                                                          r       vga_ctrl_inst/cnt_v[8]/opit_0_AQ_perm/CLK

 CLMA_261_648/Q1                   tco                   0.158       3.009 f       vga_ctrl_inst/cnt_v[6]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.157       3.166         vga_ctrl_inst/cnt_v [6]
 CLMA_261_655/Y3                   td                    0.071       3.237 f       vga_ctrl_inst/N111_13/LUT6_inst_perm/L6
                                   net (fanout=3)        0.141       3.378         vga_ctrl_inst/_N46159
 CLMA_261_654/B4                                                           f       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/I4

 Data arrival time                                                   3.378         Logic Levels: 1  
                                                                                   Logic: 0.229ns(43.454%), Route: 0.298ns(56.546%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.602       2.771         ntR1866          
 CLMA_249_660/CR0                  td                    0.220       2.991 r       CLKROUTE_127/CR  
                                   net (fanout=4)        0.447       3.438         ntR1867          
 CLMA_261_654/CLK                                                          r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.330       3.108                          
 clock uncertainty                                       0.000       3.108                          

 Hold time                                              -0.030       3.078                          

 Data required time                                                  3.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.078                          
 Data arrival time                                                   3.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.246
  Launch Clock Delay      :  2.631
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.462       2.631         ntR1891          
 CLMA_21_750/CLK                                                           r       rstn_1ms[12]/opit_0_inv_AQ_perm/CLK

 CLMA_21_750/Q2                    tco                   0.203       2.834 r       rstn_1ms[11]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.405       3.239         rstn_1ms[11]     
 CLMA_21_732/Y0                    td                    0.108       3.347 r       N86_10/gateop_perm/L6
                                   net (fanout=3)        0.244       3.591         _N43405          
 CLMA_21_732/Y1                    td                    0.224       3.815 r       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.243       4.058         ms7210_ctrl_iic_top_inst/N0
 CLMA_21_732/RS                                                            r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.058         Logic Levels: 2  
                                                                                   Logic: 0.535ns(37.491%), Route: 0.892ns(62.509%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.395    1002.246         ntR1891          
 CLMA_21_732/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.359    1002.605                          
 clock uncertainty                                      -0.150    1002.455                          

 Recovery time                                          -0.226    1002.229                          

 Data required time                                               1002.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.229                          
 Data arrival time                                                   4.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.171                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.522
  Launch Clock Delay      :  2.638
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.469       2.638         ntR1891          
 CLMA_33_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_33_696/Q1                    tco                   0.203       2.841 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.600       3.441         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    r       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   3.441         Logic Levels: 0  
                                                                                   Logic: 0.203ns(25.280%), Route: 0.600ns(74.720%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.671    1002.522         ntR1891          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                         0.318    1002.840                          
 clock uncertainty                                      -0.150    1002.690                          

 Recovery time                                          -0.292    1002.398                          

 Data required time                                               1002.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.398                          
 Data arrival time                                                   3.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.957                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.485
  Launch Clock Delay      :  2.639
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.470       2.639         ntR1891          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_27_696/Q2                    tco                   0.203       2.842 r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.562       3.404         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.203ns(26.536%), Route: 0.562ns(73.464%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.634    1002.485         ntR1891          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                         0.318    1002.803                          
 clock uncertainty                                      -0.150    1002.653                          

 Recovery time                                          -0.253    1002.400                          

 Data required time                                               1002.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.400                          
 Data arrival time                                                   3.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.996                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.913
  Launch Clock Delay      :  2.251
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.400       2.251         ntR1891          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_27_696/Q2                    tco                   0.158       2.409 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.302       2.711         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.711         Logic Levels: 0  
                                                                                   Logic: 0.158ns(34.348%), Route: 0.302ns(65.652%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.744       2.913         ntR1891          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.318       2.595                          
 clock uncertainty                                       0.000       2.595                          

 Removal time                                            0.012       2.607                          

 Data required time                                                  2.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.607                          
 Data arrival time                                                   2.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.953
  Launch Clock Delay      :  2.250
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.399       2.250         ntR1891          
 CLMA_33_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_33_696/Q1                    tco                   0.158       2.408 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.369       2.777         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.777         Logic Levels: 0  
                                                                                   Logic: 0.158ns(29.981%), Route: 0.369ns(70.019%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.784       2.953         ntR1891          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.318       2.635                          
 clock uncertainty                                       0.000       2.635                          

 Removal time                                           -0.082       2.553                          

 Data required time                                                  2.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.553                          
 Data arrival time                                                   2.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.634
  Launch Clock Delay      :  2.245
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.394       2.245         ntR1891          
 CLMA_21_739/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_739/Q0                    tco                   0.158       2.403 f       rstn_1ms[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.157       2.560         rstn_1ms[0]      
 CLMA_21_732/Y1                    td                    0.146       2.706 f       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.141       2.847         ms7210_ctrl_iic_top_inst/N0
 CLMA_21_732/RS                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   2.847         Logic Levels: 1  
                                                                                   Logic: 0.304ns(50.498%), Route: 0.298ns(49.502%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.465       2.634         ntR1891          
 CLMA_21_732/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.359       2.275                          
 clock uncertainty                                       0.000       2.275                          

 Removal time                                           -0.064       2.211                          

 Data required time                                                  2.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.211                          
 Data arrival time                                                   2.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.636                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.931
  Launch Clock Delay      :  2.272
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.462       2.272         ntR1889          
 CLMA_327_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_327_540/CR0                  tco                   0.249       2.521 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=35)       1.077       3.598         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_327_505/RS                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/RS

 Data arrival time                                                   3.598         Logic Levels: 0  
                                                                                   Logic: 0.249ns(18.778%), Route: 1.077ns(81.222%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.386    1001.931         ntR1889          
 CLMS_327_505/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/CLK
 clock pessimism                                         0.306    1002.237                          
 clock uncertainty                                      -0.150    1002.087                          

 Recovery time                                          -0.226    1001.861                          

 Data required time                                               1001.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.861                          
 Data arrival time                                                   3.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.263                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.931
  Launch Clock Delay      :  2.272
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.462       2.272         ntR1889          
 CLMA_327_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_327_540/CR0                  tco                   0.249       2.521 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=35)       1.077       3.598         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_327_505/RS                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.598         Logic Levels: 0  
                                                                                   Logic: 0.249ns(18.778%), Route: 1.077ns(81.222%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.386    1001.931         ntR1889          
 CLMS_327_505/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.306    1002.237                          
 clock uncertainty                                      -0.150    1002.087                          

 Recovery time                                          -0.226    1001.861                          

 Data required time                                               1001.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.861                          
 Data arrival time                                                   3.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.263                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[3]/opit_0_inv_L6Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.931
  Launch Clock Delay      :  2.272
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.462       2.272         ntR1889          
 CLMA_327_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_327_540/CR0                  tco                   0.249       2.521 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=35)       1.077       3.598         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMA_327_504/RS                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.598         Logic Levels: 0  
                                                                                   Logic: 0.249ns(18.778%), Route: 1.077ns(81.222%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.386    1001.931         ntR1889          
 CLMA_327_504/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.306    1002.237                          
 clock uncertainty                                      -0.150    1002.087                          

 Recovery time                                          -0.226    1001.861                          

 Data required time                                               1001.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.861                          
 Data arrival time                                                   3.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.263                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.264
  Launch Clock Delay      :  1.929
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.384       1.929         ntR1889          
 CLMA_303_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_303_516/CR0                  tco                   0.173       2.102 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=33)       0.141       2.243         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
 CLMA_303_517/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.243         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.096%), Route: 0.141ns(44.904%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.454       2.264         ntR1889          
 CLMA_303_517/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.306       1.958                          
 clock uncertainty                                       0.000       1.958                          

 Removal time                                           -0.064       1.894                          

 Data required time                                                  1.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.894                          
 Data arrival time                                                   2.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.264
  Launch Clock Delay      :  1.929
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.384       1.929         ntR1889          
 CLMA_303_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_303_516/CR0                  tco                   0.173       2.102 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=33)       0.141       2.243         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
 CLMA_303_517/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.243         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.096%), Route: 0.141ns(44.904%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.454       2.264         ntR1889          
 CLMA_303_517/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.306       1.958                          
 clock uncertainty                                       0.000       1.958                          

 Removal time                                           -0.064       1.894                          

 Data required time                                                  1.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.894                          
 Data arrival time                                                   2.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.272
  Launch Clock Delay      :  1.937
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.392       1.937         ntR1889          
 CLMA_327_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_327_540/CR0                  tco                   0.173       2.110 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=35)       0.143       2.253         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_327_541/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   2.253         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.747%), Route: 0.143ns(45.253%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.462       2.272         ntR1889          
 CLMS_327_541/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.306       1.966                          
 clock uncertainty                                       0.000       1.966                          

 Removal time                                           -0.064       1.902                          

 Data required time                                                  1.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.902                          
 Data arrival time                                                   2.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.246
  Launch Clock Delay      :  2.637
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.458       2.637         ntR1893          
 CLMA_309_534/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_309_534/CR0                  tco                   0.202       2.839 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=695)      2.222       5.061         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_357_769/RSCO                 td                    0.094       5.155 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.155         ntR438           
 CLMA_357_775/RSCO                 td                    0.075       5.230 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.230         ntR437           
 CLMA_357_781/RSCO                 td                    0.075       5.305 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.305         ntR436           
 CLMA_357_787/RSCO                 td                    0.075       5.380 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.380         ntR435           
 CLMA_357_793/RSCO                 td                    0.075       5.455 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.455         ntR434           
 CLMA_357_799/RSCO                 td                    0.075       5.530 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[36]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.530         ntR433           
 CLMA_357_805/RSCO                 td                    0.075       5.605 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.605         ntR432           
 CLMA_357_811/RSCO                 td                    0.075       5.680 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[11]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.680         ntR431           
 CLMA_357_817/RSCO                 td                    0.075       5.755 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[53]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.755         ntR430           
 CLMA_357_823/RSCO                 td                    0.075       5.830 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[51]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.830         ntR429           
 CLMA_357_829/RSCO                 td                    0.075       5.905 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.905         ntR428           
 CLMA_357_835/RSCO                 td                    0.075       5.980 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.980         ntR427           
 CLMA_357_841/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.980         Logic Levels: 12 
                                                                                   Logic: 1.121ns(33.533%), Route: 2.222ns(66.467%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.358     997.754         ntR1892          
 CLMA_357_841/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         4.654    1002.408                          
 clock uncertainty                                      -0.150    1002.258                          

 Recovery time                                          -0.226    1002.032                          

 Data required time                                               1002.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.032                          
 Data arrival time                                                   5.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.052                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.246
  Launch Clock Delay      :  2.637
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.458       2.637         ntR1893          
 CLMA_309_534/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_309_534/CR0                  tco                   0.202       2.839 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=695)      2.222       5.061         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_357_769/RSCO                 td                    0.094       5.155 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.155         ntR438           
 CLMA_357_775/RSCO                 td                    0.075       5.230 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.230         ntR437           
 CLMA_357_781/RSCO                 td                    0.075       5.305 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.305         ntR436           
 CLMA_357_787/RSCO                 td                    0.075       5.380 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.380         ntR435           
 CLMA_357_793/RSCO                 td                    0.075       5.455 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.455         ntR434           
 CLMA_357_799/RSCO                 td                    0.075       5.530 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[36]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.530         ntR433           
 CLMA_357_805/RSCO                 td                    0.075       5.605 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.605         ntR432           
 CLMA_357_811/RSCO                 td                    0.075       5.680 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[11]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.680         ntR431           
 CLMA_357_817/RSCO                 td                    0.075       5.755 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[53]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.755         ntR430           
 CLMA_357_823/RSCO                 td                    0.075       5.830 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[51]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.830         ntR429           
 CLMA_357_829/RSCO                 td                    0.075       5.905 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.905         ntR428           
 CLMA_357_835/RSCO                 td                    0.075       5.980 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.980         ntR427           
 CLMA_357_841/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/opit_0_inv/RS

 Data arrival time                                                   5.980         Logic Levels: 12 
                                                                                   Logic: 1.121ns(33.533%), Route: 2.222ns(66.467%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.358     997.754         ntR1892          
 CLMA_357_841/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/opit_0_inv/CLK
 clock pessimism                                         4.654    1002.408                          
 clock uncertainty                                      -0.150    1002.258                          

 Recovery time                                          -0.226    1002.032                          

 Data required time                                               1002.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.032                          
 Data arrival time                                                   5.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.052                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[17]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.246
  Launch Clock Delay      :  2.637
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.458       2.637         ntR1893          
 CLMA_309_534/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_309_534/CR0                  tco                   0.202       2.839 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=695)      2.222       5.061         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_357_769/RSCO                 td                    0.094       5.155 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.155         ntR438           
 CLMA_357_775/RSCO                 td                    0.075       5.230 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.230         ntR437           
 CLMA_357_781/RSCO                 td                    0.075       5.305 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.305         ntR436           
 CLMA_357_787/RSCO                 td                    0.075       5.380 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.380         ntR435           
 CLMA_357_793/RSCO                 td                    0.075       5.455 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.455         ntR434           
 CLMA_357_799/RSCO                 td                    0.075       5.530 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[36]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.530         ntR433           
 CLMA_357_805/RSCO                 td                    0.075       5.605 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.605         ntR432           
 CLMA_357_811/RSCO                 td                    0.075       5.680 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[11]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.680         ntR431           
 CLMA_357_817/RSCO                 td                    0.075       5.755 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[53]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.755         ntR430           
 CLMA_357_823/RSCO                 td                    0.075       5.830 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[51]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.830         ntR429           
 CLMA_357_829/RSCO                 td                    0.075       5.905 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.905         ntR428           
 CLMA_357_835/RSCO                 td                    0.075       5.980 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.980         ntR427           
 CLMA_357_841/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[17]/opit_0_inv/RS

 Data arrival time                                                   5.980         Logic Levels: 12 
                                                                                   Logic: 1.121ns(33.533%), Route: 2.222ns(66.467%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.358     997.754         ntR1892          
 CLMA_357_841/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[17]/opit_0_inv/CLK
 clock pessimism                                         4.654    1002.408                          
 clock uncertainty                                      -0.150    1002.258                          

 Recovery time                                          -0.226    1002.032                          

 Data required time                                               1002.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.032                          
 Data arrival time                                                   5.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.052                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0]/opit_0_inv_srl/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.650
  Launch Clock Delay      :  -2.202
  Clock Pessimism Removal :  -4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.402      -2.202         ntR1893          
 CLMA_327_600/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_327_600/CR0                  tco                   0.173      -2.029 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=121)      0.223      -1.806         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_rst_n
 CLMA_327_612/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0]/opit_0_inv_srl/RS

 Data arrival time                                                  -1.806         Logic Levels: 0  
                                                                                   Logic: 0.173ns(43.687%), Route: 0.223ns(56.313%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.471       2.650         ntR1892          
 CLMA_327_612/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
 clock pessimism                                        -4.654      -2.004                          
 clock uncertainty                                       0.000      -2.004                          

 Removal time                                           -0.064      -2.068                          

 Data required time                                                 -2.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.068                          
 Data arrival time                                                  -1.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.632
  Launch Clock Delay      :  -2.221
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.383      -2.221         ntR1893          
 CLMS_327_487/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMS_327_487/CR0                  tco                   0.173      -2.048 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=5)        0.142      -1.906         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMA_327_486/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                  -1.906         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.921%), Route: 0.142ns(45.079%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.453       2.632         ntR1893          
 CLMA_327_486/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -4.824      -2.192                          
 clock uncertainty                                       0.000      -2.192                          

 Removal time                                           -0.064      -2.256                          

 Data required time                                                 -2.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.256                          
 Data arrival time                                                  -1.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.632
  Launch Clock Delay      :  -2.221
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.383      -2.221         ntR1893          
 CLMS_327_487/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMS_327_487/CR0                  tco                   0.173      -2.048 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=5)        0.142      -1.906         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMA_327_486/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                  -1.906         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.921%), Route: 0.142ns(45.079%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.453       2.632         ntR1893          
 CLMA_327_486/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -4.824      -2.192                          
 clock uncertainty                                       0.000      -2.192                          

 Removal time                                           -0.064      -2.256                          

 Data required time                                                 -2.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.256                          
 Data arrival time                                                  -1.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.209
  Launch Clock Delay      :  2.605
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.436       2.605         ntR1866          
 CLMA_231_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_231_721/Q0                   tco                   0.203       2.808 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.458       3.266         nt_led[7]        
 CLMA_219_757/CR1                  td                    0.224       3.490 r       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=11)       0.844       4.334         data_rd_ctrl_inst/N92
 CLMA_219_721/RSCO                 td                    0.098       4.432 r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.432         ntR103           
 CLMA_219_727/RSCO                 td                    0.075       4.507 r       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.507         ntR102           
 CLMA_219_733/RSCO                 td                    0.075       4.582 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.582         ntR101           
 CLMA_219_739/RSCO                 td                    0.075       4.657 r       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.657         ntR100           
 CLMA_219_745/RSCO                 td                    0.075       4.732 r       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.732         ntR99            
 CLMA_219_751/RSCO                 td                    0.075       4.807 r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.807         ntR98            
 CLMA_219_757/RSCI                                                         r       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/RS

 Data arrival time                                                   4.807         Logic Levels: 7  
                                                                                   Logic: 0.900ns(40.872%), Route: 1.302ns(59.128%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.358    1002.209         ntR1866          
 CLMA_219_757/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.318    1002.527                          
 clock uncertainty                                      -0.150    1002.377                          

 Recovery time                                          -0.226    1002.151                          

 Data required time                                               1002.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.151                          
 Data arrival time                                                   4.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.344                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.209
  Launch Clock Delay      :  2.605
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.436       2.605         ntR1866          
 CLMA_231_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_231_721/Q0                   tco                   0.203       2.808 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.458       3.266         nt_led[7]        
 CLMA_219_757/CR1                  td                    0.224       3.490 r       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=11)       0.844       4.334         data_rd_ctrl_inst/N92
 CLMA_219_721/RSCO                 td                    0.098       4.432 r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.432         ntR103           
 CLMA_219_727/RSCO                 td                    0.075       4.507 r       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.507         ntR102           
 CLMA_219_733/RSCO                 td                    0.075       4.582 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.582         ntR101           
 CLMA_219_739/RSCO                 td                    0.075       4.657 r       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.657         ntR100           
 CLMA_219_745/RSCO                 td                    0.075       4.732 r       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.732         ntR99            
 CLMA_219_751/RSCO                 td                    0.075       4.807 r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.807         ntR98            
 CLMA_219_757/RSCI                                                         r       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   4.807         Logic Levels: 7  
                                                                                   Logic: 0.900ns(40.872%), Route: 1.302ns(59.128%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.358    1002.209         ntR1866          
 CLMA_219_757/CLK                                                          r       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.318    1002.527                          
 clock uncertainty                                      -0.150    1002.377                          

 Recovery time                                          -0.226    1002.151                          

 Data required time                                               1002.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.151                          
 Data arrival time                                                   4.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.344                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.209
  Launch Clock Delay      :  2.605
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.436       2.605         ntR1866          
 CLMA_231_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_231_721/Q0                   tco                   0.203       2.808 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.458       3.266         nt_led[7]        
 CLMA_219_757/CR1                  td                    0.224       3.490 r       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=11)       0.844       4.334         data_rd_ctrl_inst/N92
 CLMA_219_721/RSCO                 td                    0.098       4.432 r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.432         ntR103           
 CLMA_219_727/RSCO                 td                    0.075       4.507 r       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.507         ntR102           
 CLMA_219_733/RSCO                 td                    0.075       4.582 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.582         ntR101           
 CLMA_219_739/RSCO                 td                    0.075       4.657 r       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.657         ntR100           
 CLMA_219_745/RSCO                 td                    0.075       4.732 r       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.732         ntR99            
 CLMA_219_751/RSCO                 td                    0.075       4.807 r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.807         ntR98            
 CLMA_219_757/RSCI                                                         r       data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/RS

 Data arrival time                                                   4.807         Logic Levels: 7  
                                                                                   Logic: 0.900ns(40.872%), Route: 1.302ns(59.128%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.358    1002.209         ntR1866          
 CLMA_219_757/CLK                                                          r       data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                         0.318    1002.527                          
 clock uncertainty                                      -0.150    1002.377                          

 Recovery time                                          -0.226    1002.151                          

 Data required time                                               1002.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.151                          
 Data arrival time                                                   4.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.344                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.883  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.418
  Launch Clock Delay      :  2.217
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.366       2.217         ntR1866          
 CLMA_231_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_231_721/Q0                   tco                   0.158       2.375 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.306       2.681         nt_led[7]        
 CLMA_219_757/CR1                  td                    0.166       2.847 f       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=11)       0.473       3.320         data_rd_ctrl_inst/N92
 CLMA_219_721/RS                                                           f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.320         Logic Levels: 1  
                                                                                   Logic: 0.324ns(29.374%), Route: 0.779ns(70.626%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.580       2.749         ntR1866          
 CLMA_219_769/CR1                  td                    0.227       2.976 r       CLKROUTE_117/CR  
                                   net (fanout=4)        0.442       3.418         ntR1868          
 CLMA_219_721/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.318       3.100                          
 clock uncertainty                                       0.000       3.100                          

 Removal time                                           -0.064       3.036                          

 Data required time                                                  3.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.036                          
 Data arrival time                                                   3.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.829  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.364
  Launch Clock Delay      :  2.217
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.366       2.217         ntR1866          
 CLMA_231_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_231_721/Q0                   tco                   0.158       2.375 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.306       2.681         nt_led[7]        
 CLMA_219_757/CR1                  td                    0.166       2.847 f       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=11)       0.551       3.398         data_rd_ctrl_inst/N92
 CLMS_225_733/RS                                                           f       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.398         Logic Levels: 1  
                                                                                   Logic: 0.324ns(27.434%), Route: 0.857ns(72.566%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.594       2.763         ntR1866          
 CLMA_219_727/CR0                  td                    0.220       2.983 r       CLKROUTE_118/CR  
                                   net (fanout=4)        0.381       3.364         ntR1870          
 CLMS_225_733/CLK                                                          r       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.318       3.046                          
 clock uncertainty                                       0.000       3.046                          

 Removal time                                           -0.064       2.982                          

 Data required time                                                  2.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.982                          
 Data arrival time                                                   3.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.416                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_rd[4]/opit_0_L6Q_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.600
  Launch Clock Delay      :  2.217
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.366       2.217         ntR1866          
 CLMA_231_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_231_721/Q0                   tco                   0.158       2.375 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.306       2.681         nt_led[7]        
 CLMA_219_757/CR1                  td                    0.166       2.847 f       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=11)       0.349       3.196         data_rd_ctrl_inst/N92
 CLMS_207_745/RS                                                           f       data_rd_ctrl_inst/cnt_rd[4]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.196         Logic Levels: 1  
                                                                                   Logic: 0.324ns(33.095%), Route: 0.655ns(66.905%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_515/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1)        0.431       2.600         ntR1869          
 CLMS_207_745/CLK                                                          r       data_rd_ctrl_inst/cnt_rd[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.189       2.411                          
 clock uncertainty                                       0.000       2.411                          

 Removal time                                           -0.064       2.347                          

 Data required time                                                  2.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.347                          
 Data arrival time                                                   3.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.849                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : r_out[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.584       2.753         ntR1866          
 CLMA_315_769/CR3                  td                    0.125       2.878 r       CLKROUTE_131/CR  
                                   net (fanout=1)        1.249       4.127         ntR1878          
 DRM_322_642/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_322_642/QB0[4]                tco                   1.565       5.692 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[4]
                                   net (fanout=1)        1.579       7.271         rd_data[12]      
 CLMA_201_654/Y0                   td                    0.096       7.367 r       vga_ctrl_inst/N87[12]/LUT6D_inst_perm/L6
                                   net (fanout=1)        2.280       9.647         nt_r_out[4]      
 IOLHR_16_504/DO_P                 td                    0.611      10.258 r       r_out_obuf[4]/opit_1/DO_P
                                   net (fanout=1)        0.000      10.258         r_out_obuf[4]/ntO
 IOBD_0_504/PAD                    td                    2.381      12.639 r       r_out_obuf[4]/opit_0/O
                                   net (fanout=1)        0.107      12.746         r_out[4]         
 L24                                                                       r       r_out[4] (port)  

 Data arrival time                                                  12.746         Logic Levels: 3  
                                                                                   Logic: 4.653ns(53.985%), Route: 3.966ns(46.015%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : r_out[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.584       2.753         ntR1866          
 CLMA_315_769/CR3                  td                    0.125       2.878 r       CLKROUTE_131/CR  
                                   net (fanout=1)        1.249       4.127         ntR1878          
 DRM_322_642/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_322_642/QB0[3]                tco                   1.565       5.692 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[3]
                                   net (fanout=1)        1.649       7.341         rd_data[11]      
 CLMA_201_654/CR3                  td                    0.283       7.624 r       vga_ctrl_inst/N87[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        1.722       9.346         nt_r_out[3]      
 IOLHR_16_498/DO_P                 td                    0.611       9.957 r       r_out_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.957         r_out_obuf[3]/ntO
 IOBS_0_498/PAD                    td                    2.385      12.342 r       r_out_obuf[3]/opit_0/O
                                   net (fanout=1)        0.107      12.449         r_out[3]         
 L25                                                                       r       r_out[3] (port)  

 Data arrival time                                                  12.449         Logic Levels: 3  
                                                                                   Logic: 4.844ns(58.207%), Route: 3.478ns(41.793%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : b_out[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.586       2.755         ntR1866          
 CLMA_315_768/CR1                  td                    0.227       2.982 r       CLKROUTE_130/CR  
                                   net (fanout=1)        0.806       3.788         ntR1877          
 DRM_322_672/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_322_672/QB0[3]                tco                   1.565       5.353 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[3]
                                   net (fanout=1)        1.409       6.762         rd_data[3]       
 CLMS_201_655/CR0                  td                    0.224       6.986 r       vga_ctrl_inst/N87[2]/LUT6D_inst_perm/L5
                                   net (fanout=1)        2.321       9.307         nt_b_out[6]      
 IOLHR_16_324/DO_P                 td                    0.611       9.918 r       b_out_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.918         b_out_obuf[6]/ntO
 IOBS_0_324/PAD                    td                    2.385      12.303 r       b_out_obuf[6]/opit_0/O
                                   net (fanout=1)        0.129      12.432         b_out[6]         
 R22                                                                       r       b_out[6] (port)  

 Data arrival time                                                  12.432         Logic Levels: 3  
                                                                                   Logic: 4.785ns(55.356%), Route: 3.859ns(44.644%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K23                                                     0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.100       0.100         nt_hd_sda        
 IOBS_0_690/DIN                    td                    0.646       0.746 f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.746         ms7210_ctrl_iic_top_inst.iic_sda_tri/ntI
 IOLHR_16_690/DI                                                           f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI

 Data arrival time                                                   0.746         Logic Levels: 1  
                                                                                   Logic: 0.646ns(86.595%), Route: 0.100ns(13.405%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.396      -2.208         ntR1892          
 CLMA_315_631/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_315_631/Q3                   tco                   0.158      -2.050 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.601      -1.449         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_333_684/Y1                   td                    0.074      -1.375 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N28/LUT6D_inst_perm/L6
                                   net (fanout=1)        1.213      -0.162         nt_mem_rst_n     
 IOLHR_364_486/DO_P                td                    0.373       0.211 r       mem_rst_n_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       0.211         mem_rst_n_obuf/ntO
 IOBS_372_486/PAD                  td                    0.861       1.072 r       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.165       1.237         mem_rst_n        
 H1                                                                        r       mem_rst_n (port) 

 Data arrival time                                                   1.237         Logic Levels: 3  
                                                                                   Logic: 1.466ns(42.554%), Route: 1.979ns(57.446%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[14] (port)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H9                                                      0.000       0.000 f       mem_dq[14] (port)
                                   net (fanout=1)        0.102       0.102         nt_mem_dq[14]    
 IOBD_372_846/DIN                  td                    0.813       0.915 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.915         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOLHR_364_846/DI_TO_CLK           td                    0.704       1.619 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.227       1.846         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [6]
 CLMA_357_841/A2                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I2

 Data arrival time                                                   1.846         Logic Levels: 2  
                                                                                   Logic: 1.517ns(82.178%), Route: 0.329ns(17.822%)
====================================================================================================

{PLL|u_pll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_40_702/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_40_702/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_40_702/CLKB[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_243_726/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_243_726/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMS_243_727/CLK        sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl/CLK
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_463/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 497.850     500.000         2.150           Low Pulse Width   DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 497.850     500.000         2.150           High Pulse Width  DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 498.400     500.000         1.600           High Pulse Width  TSERDES_371_463/OCLKDIV ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/OCLKDIV
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_770/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           Low Pulse Width   IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/OCLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/OCLKDIV
====================================================================================================

{ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMS_327_493/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMS_327_493/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_333_511/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_322_672/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_322_672/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.040     500.000         0.960           High Pulse Width  DRM_322_642/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           Low Pulse Width   DRM_322_672/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 499.040     500.000         0.960           High Pulse Width  DRM_322_672/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_322_642/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/send_data[2]/opit_0_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.710
  Launch Clock Delay      :  1.815
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.324       1.815         ntR1891          
 CLMS_33_715/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/send_data[2]/opit_0_L6Q_perm/CLK

 CLMS_33_715/Q1                    tco                   0.125       1.940 f       ms7210_ctrl_iic_top_inst/iic_dri/send_data[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=1)        0.472       2.412         ms7210_ctrl_iic_top_inst/iic_dri/send_data [2]
 CLMS_33_697/Y3                    td                    0.070       2.482 f       ms7210_ctrl_iic_top_inst/iic_dri/N120_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.309       2.791         ms7210_ctrl_iic_top_inst/iic_dri/_N14123
 CLMA_21_702/Y0                    td                    0.066       2.857 f       ms7210_ctrl_iic_top_inst/iic_dri/N493_and[0][2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.017         ms7210_ctrl_iic_top_inst/iic_dri/_N16116
 CLMA_21_697/Y2                    td                    0.066       3.083 f       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_5/gateop_perm/L6
                                   net (fanout=1)        0.160       3.243         ms7210_ctrl_iic_top_inst/iic_dri/_N43518
 CLMA_21_703/Y0                    td                    0.066       3.309 f       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.242       3.551         ms7210_ctrl_iic_top_inst/iic_dri/N493
 CLMA_33_696/Y3                    td                    0.070       3.621 f       ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.322       3.943         ms7210_ctrl_iic_top_inst/iic_dri/_N43225
 IOLHR_16_690/TX_DATA[0]                                                   f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]

 Data arrival time                                                   3.943         Logic Levels: 5  
                                                                                   Logic: 0.463ns(21.758%), Route: 1.665ns(78.242%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.455    1001.710         ntR1891          
 IOLHR_16_690/OCLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/OCLK
 clock pessimism                                         0.236    1001.946                          
 clock uncertainty                                      -0.150    1001.796                          

 Setup time                                             -0.290    1001.506                          

 Data required time                                               1001.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.506                          
 Data arrival time                                                   3.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.563                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.522
  Launch Clock Delay      :  1.808
  Clock Pessimism Removal :  0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.317       1.808         ntR1891          
 CLMS_45_745/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK

 CLMS_45_745/Q2                    tco                   0.125       1.933 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[19]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.353       2.286         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [19]
 CLMS_45_715/Y1                    td                    0.125       2.411 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_12/LUT6_inst_perm/L6
                                   net (fanout=1)        0.161       2.572         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N43451
 CLMA_45_726/CR0                   td                    0.134       2.706 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.147       2.853         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N43460
 CLMA_45_726/Y1                    td                    0.039       2.892 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_22/LUT6_inst_perm/L6
                                   net (fanout=4)        0.148       3.040         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [0]
 CLMA_45_726/Y0                    td                    0.055       3.095 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539/gateop_LUT6DL5_perm/L6
                                   net (fanout=1)        0.389       3.484         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539
 CLMS_45_715/RSCO                  td                    0.056       3.540 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[0]/opit_0_L6Q_LUT6DQL5_perm/RSCO
                                   net (fanout=4)        0.000       3.540         ntR755           
 CLMS_45_721/RSCO                  td                    0.049       3.589 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.589         ntR754           
 CLMS_45_727/RSCO                  td                    0.049       3.638 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.638         ntR753           
 CLMS_45_733/RSCO                  td                    0.049       3.687 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.687         ntR752           
 CLMS_45_739/RSCO                  td                    0.049       3.736 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.736         ntR751           
 CLMS_45_745/RSCO                  td                    0.049       3.785 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=1)        0.000       3.785         ntR750           
 CLMS_45_751/RSCI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.785         Logic Levels: 10 
                                                                                   Logic: 0.779ns(39.403%), Route: 1.198ns(60.597%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.267    1001.522         ntR1891          
 CLMS_45_751/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.269    1001.791                          
 clock uncertainty                                      -0.150    1001.641                          

 Setup time                                             -0.119    1001.522                          

 Data required time                                               1001.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.522                          
 Data arrival time                                                   3.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.737                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/busy/opit_0_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[6]/opit_0_inv_L6Q_LUT6DL5Q_perm/CE
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.534
  Launch Clock Delay      :  1.818
  Clock Pessimism Removal :  0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.327       1.818         ntR1891          
 CLMA_33_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/busy/opit_0_L6Q_perm/CLK

 CLMA_33_696/Q2                    tco                   0.125       1.943 f       ms7210_ctrl_iic_top_inst/iic_dri/busy/opit_0_L6Q_perm/L6Q
                                   net (fanout=5)        0.323       2.266         ms7210_ctrl_iic_top_inst/busy
 CLMS_27_715/CR0                   td                    0.131       2.397 f       ms7210_ctrl_iic_top_inst/N21[11]/LUT6D_inst_perm/L5
                                   net (fanout=11)       0.354       2.751         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_falling
 CLMA_33_690/Y1                    td                    0.070       2.821 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_10/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       2.896         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N43432
 CLMA_33_690/Y0                    td                    0.100       2.996 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_11/LUT6_inst_perm/L6
                                   net (fanout=4)        0.308       3.304         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [3]
 CLMA_45_714/Y1                    td                    0.062       3.366 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[1]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=17)       0.420       3.786         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N591
 CLMS_27_703/CE                                                            r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[6]/opit_0_inv_L6Q_LUT6DL5Q_perm/CE

 Data arrival time                                                   3.786         Logic Levels: 4  
                                                                                   Logic: 0.488ns(24.797%), Route: 1.480ns(75.203%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.279    1001.534         ntR1891          
 CLMS_27_703/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[6]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                         0.269    1001.803                          
 clock uncertainty                                      -0.150    1001.653                          

 Setup time                                             -0.116    1001.537                          

 Data required time                                               1001.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.537                          
 Data arrival time                                                   3.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.751                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.019
  Launch Clock Delay      :  1.534
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.279       1.534         ntR1891          
 CLMA_33_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_33_696/Q1                    tco                   0.103       1.637 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.252       1.889         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    r       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   1.889         Logic Levels: 0  
                                                                                   Logic: 0.103ns(29.014%), Route: 0.252ns(70.986%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.528       2.019         ntR1891          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.236       1.783                          
 clock uncertainty                                       0.000       1.783                          

 Hold time                                              -0.014       1.769                          

 Data required time                                                  1.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.769                          
 Data arrival time                                                   1.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.120                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.993
  Launch Clock Delay      :  1.535
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.280       1.535         ntR1891          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_27_696/Q2                    tco                   0.109       1.644 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.217       1.861         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   1.861         Logic Levels: 0  
                                                                                   Logic: 0.109ns(33.436%), Route: 0.217ns(66.564%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.502       1.993         ntR1891          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.236       1.757                          
 clock uncertainty                                       0.000       1.757                          

 Hold time                                              -0.019       1.738                          

 Data required time                                                  1.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.738                          
 Data arrival time                                                   1.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.123                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[3]/opit_0_inv_srl/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[5]/opit_0_inv_srl/D
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.816
  Launch Clock Delay      :  1.532
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.277       1.532         ntR1891          
 CLMA_33_708/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[3]/opit_0_inv_srl/CLK

 CLMA_33_708/CR2                   tco                   0.123       1.655 f       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[3]/opit_0_inv_srl/CR0
                                   net (fanout=2)        0.053       1.708         ms7210_ctrl_iic_top_inst/iic_dri/receiv_data [4]
 CLMA_33_708/M3                                                            f       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[5]/opit_0_inv_srl/D

 Data arrival time                                                   1.708         Logic Levels: 0  
                                                                                   Logic: 0.123ns(69.886%), Route: 0.053ns(30.114%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.325       1.816         ntR1891          
 CLMA_33_708/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[5]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.284       1.532                          
 clock uncertainty                                       0.000       1.532                          

 Hold time                                               0.027       1.559                          

 Data required time                                                  1.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.559                          
 Data arrival time                                                   1.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.149                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.780
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.115       0.873 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.289       1.780         ntR1888          
 CLMA_231_745/CLK                                                          r       sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/CLK

 CLMA_231_745/Q0                   tco                   0.125       1.905 f       sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/Q
                                   net (fanout=4)        0.249       2.154         sd_ctrl_inst/sd_init_inst/miso_dly
 CLMS_243_745/Y2                   td                    0.070       2.224 f       sd_ctrl_inst/sd_read_inst/rd_data_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.240       2.464         sd_ctrl_inst/sd_read_inst/_N43737
 CLMS_243_757/Y1                   td                    0.066       2.530 f       sd_ctrl_inst/sd_read_inst/N409/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240       2.770         sd_ctrl_inst/sd_read_inst/N409
 CLMS_243_745/B3                                                           f       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I3

 Data arrival time                                                   2.770         Logic Levels: 2  
                                                                                   Logic: 0.261ns(26.364%), Route: 0.729ns(73.636%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635    1000.635         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.097    1000.732 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.243    1001.498         ntR1888          
 CLMS_243_745/CLK                                                          r       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.236    1001.734                          
 clock uncertainty                                      -0.150    1001.584                          

 Setup time                                             -0.080    1001.504                          

 Data required time                                               1001.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.504                          
 Data arrival time                                                   2.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.734                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[2]/opit_0_L5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[6]/opit_0_L6Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.782
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.115       0.873 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.291       1.782         ntR1888          
 CLMA_249_750/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[2]/opit_0_L5Q_perm/CLK

 CLMA_249_750/CR3                  tco                   0.140       1.922 f       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[2]/opit_0_L5Q_perm/L5Q
                                   net (fanout=8)        0.083       2.005         sd_ctrl_inst/sd_read_inst/cnt_ack_bit [2]
 CLMA_249_751/CR1                  td                    0.142       2.147 f       CLKROUTE_54/CR   
                                   net (fanout=1)        0.147       2.294         ntR1802          
 CLMA_249_750/Y3                   td                    0.122       2.416 f       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[2]/opit_0_L5Q_perm/L6
                                   net (fanout=2)        0.322       2.738         sd_ctrl_inst/sd_read_inst/_N8258
 CLMA_243_744/A3                                                           f       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[6]/opit_0_L6Q_perm/I3

 Data arrival time                                                   2.738         Logic Levels: 2  
                                                                                   Logic: 0.404ns(42.259%), Route: 0.552ns(57.741%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635    1000.635         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.097    1000.732 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.243    1001.498         ntR1888          
 CLMA_243_744/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[6]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.236    1001.734                          
 clock uncertainty                                      -0.150    1001.584                          

 Setup time                                             -0.082    1001.502                          

 Data required time                                               1001.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.502                          
 Data arrival time                                                   2.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.764                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[2]/opit_0_L5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[7]/opit_0_L6Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.782
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.115       0.873 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.291       1.782         ntR1888          
 CLMA_249_750/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[2]/opit_0_L5Q_perm/CLK

 CLMA_249_750/CR3                  tco                   0.140       1.922 f       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[2]/opit_0_L5Q_perm/L5Q
                                   net (fanout=8)        0.346       2.268         sd_ctrl_inst/sd_read_inst/cnt_ack_bit [2]
 CLMA_249_750/Y2                   td                    0.122       2.390 f       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[3]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.308       2.698         sd_ctrl_inst/sd_read_inst/_N8262
 CLMS_243_745/D4                                                           f       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[7]/opit_0_L6Q_perm/I4

 Data arrival time                                                   2.698         Logic Levels: 1  
                                                                                   Logic: 0.262ns(28.603%), Route: 0.654ns(71.397%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635    1000.635         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.097    1000.732 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.243    1001.498         ntR1888          
 CLMS_243_745/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[7]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.236    1001.734                          
 clock uncertainty                                      -0.150    1001.584                          

 Setup time                                             -0.076    1001.508                          

 Data required time                                               1001.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.508                          
 Data arrival time                                                   2.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.810                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/byte_head[9]/opit_0_L6QL5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.775
  Launch Clock Delay      :  1.491
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635       0.635         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.097       0.732 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.236       1.491         ntR1888          
 CLMA_249_768/CLK                                                          r       sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/CLK

 CLMA_249_768/CR2                  tco                   0.123       1.614 f       sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.102       1.716         sd_ctrl_inst/sd_read_inst/byte_head [8]
 CLMA_249_768/B3                                                           f       sd_ctrl_inst/sd_read_inst/byte_head[9]/opit_0_L6QL5Q_perm/I3

 Data arrival time                                                   1.716         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.667%), Route: 0.102ns(45.333%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.115       0.873 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.284       1.775         ntR1888          
 CLMA_249_768/CLK                                                          r       sd_ctrl_inst/sd_read_inst/byte_head[9]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.284       1.491                          
 clock uncertainty                                       0.000       1.491                          

 Hold time                                              -0.026       1.465                          

 Data required time                                                  1.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.465                          
 Data arrival time                                                   1.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/cnt_ack_bit[4]/opit_0_L6Q_perm/I0
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.783
  Launch Clock Delay      :  1.499
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635       0.635         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.097       0.732 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.244       1.499         ntR1888          
 CLMS_225_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/CLK

 CLMS_225_721/CR3                  tco                   0.122       1.621 f       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/L5Q
                                   net (fanout=8)        0.061       1.682         sd_ctrl_inst/sd_init_inst/cnt_ack_bit [1]
 CLMS_225_721/C0                                                           f       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[4]/opit_0_L6Q_perm/I0

 Data arrival time                                                   1.682         Logic Levels: 0  
                                                                                   Logic: 0.122ns(66.667%), Route: 0.061ns(33.333%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.115       0.873 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.292       1.783         ntR1888          
 CLMS_225_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.284       1.499                          
 clock uncertainty                                       0.000       1.499                          

 Hold time                                              -0.070       1.429                          

 Data required time                                                  1.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.429                          
 Data arrival time                                                   1.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[1]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.782
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635       0.635         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.097       0.732 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.243       1.498         ntR1888          
 CLMS_243_745/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[1]/opit_0_L6QL5Q1_perm/CLK

 CLMS_243_745/CR0                  tco                   0.123       1.621 f       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[1]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=7)        0.102       1.723         sd_ctrl_inst/sd_read_inst/cnt_ack_bit [0]
 CLMS_243_745/B4                                                           f       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I4

 Data arrival time                                                   1.723         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.667%), Route: 0.102ns(45.333%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.115       0.873 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.291       1.782         ntR1888          
 CLMS_243_745/CLK                                                          r       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.284       1.498                          
 clock uncertainty                                       0.000       1.498                          

 Hold time                                              -0.028       1.470                          

 Data required time                                                  1.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.470                          
 Data arrival time                                                   1.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.305
  Launch Clock Delay      :  1.550
  Clock Pessimism Removal :  0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.316       1.550         ntR1889          
 CLMA_303_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_303_540/CR3                  tco                   0.140       1.690 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.326       2.016         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_303_529/Y3                   td                    0.125       2.141 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_32/LUT6_inst_perm/L6
                                   net (fanout=2)        0.160       2.301         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44275
 CLMA_309_528/Y0                   td                    0.066       2.367 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=12)       0.161       2.528         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_309_522/Y0                   td                    0.104       2.632 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L6
                                   net (fanout=4)        0.220       2.852         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_303_517/CECO                 td                    0.088       2.940 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       2.940         ntR38            
 CLMA_303_523/CECO                 td                    0.088       3.028 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=3)        0.000       3.028         ntR37            
 CLMA_303_529/CECI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   3.028         Logic Levels: 5  
                                                                                   Logic: 0.611ns(41.340%), Route: 0.867ns(58.660%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.265    1001.305         ntR1889          
 CLMA_303_529/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.227    1001.532                          
 clock uncertainty                                      -0.150    1001.382                          

 Setup time                                             -0.116    1001.266                          

 Data required time                                               1001.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.266                          
 Data arrival time                                                   3.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.238                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.305
  Launch Clock Delay      :  1.550
  Clock Pessimism Removal :  0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.316       1.550         ntR1889          
 CLMA_303_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_303_540/CR3                  tco                   0.140       1.690 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.326       2.016         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_303_529/Y3                   td                    0.125       2.141 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_32/LUT6_inst_perm/L6
                                   net (fanout=2)        0.160       2.301         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44275
 CLMA_309_528/Y0                   td                    0.066       2.367 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=12)       0.161       2.528         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_309_522/Y0                   td                    0.104       2.632 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L6
                                   net (fanout=4)        0.220       2.852         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_303_517/CECO                 td                    0.088       2.940 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       2.940         ntR38            
 CLMA_303_523/CECO                 td                    0.088       3.028 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=3)        0.000       3.028         ntR37            
 CLMA_303_529/CECI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   3.028         Logic Levels: 5  
                                                                                   Logic: 0.611ns(41.340%), Route: 0.867ns(58.660%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.265    1001.305         ntR1889          
 CLMA_303_529/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.227    1001.532                          
 clock uncertainty                                      -0.150    1001.382                          

 Setup time                                             -0.116    1001.266                          

 Data required time                                               1001.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.266                          
 Data arrival time                                                   3.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.238                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L6Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.305
  Launch Clock Delay      :  1.550
  Clock Pessimism Removal :  0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.316       1.550         ntR1889          
 CLMA_303_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_303_540/CR3                  tco                   0.140       1.690 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.326       2.016         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_303_529/Y3                   td                    0.125       2.141 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_32/LUT6_inst_perm/L6
                                   net (fanout=2)        0.160       2.301         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44275
 CLMA_309_528/Y0                   td                    0.066       2.367 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=12)       0.161       2.528         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_309_522/Y0                   td                    0.104       2.632 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L6
                                   net (fanout=4)        0.220       2.852         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_303_517/CECO                 td                    0.088       2.940 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       2.940         ntR38            
 CLMA_303_523/CECO                 td                    0.088       3.028 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=3)        0.000       3.028         ntR37            
 CLMA_303_529/CECI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   3.028         Logic Levels: 5  
                                                                                   Logic: 0.611ns(41.340%), Route: 0.867ns(58.660%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.265    1001.305         ntR1889          
 CLMA_303_529/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.227    1001.532                          
 clock uncertainty                                      -0.150    1001.382                          

 Setup time                                             -0.116    1001.266                          

 Data required time                                               1001.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.266                          
 Data arrival time                                                   3.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.238                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate_d/opit_0_inv_L5Q_perm/I3
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.551
  Launch Clock Delay      :  1.308
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.268       1.308         ntR1889          
 CLMA_315_535/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L6Q_perm/CLK

 CLMA_315_535/Q3                   tco                   0.103       1.411 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.058       1.469         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_315_534/A3                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate_d/opit_0_inv_L5Q_perm/I3

 Data arrival time                                                   1.469         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.975%), Route: 0.058ns(36.025%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.317       1.551         ntR1889          
 CLMA_315_534/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate_d/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.227       1.324                          
 clock uncertainty                                       0.000       1.324                          

 Hold time                                              -0.021       1.303                          

 Data required time                                                  1.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.303                          
 Data arrival time                                                   1.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L6Q_perm/I5
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.552
  Launch Clock Delay      :  1.309
  Clock Pessimism Removal :  -0.242

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.269       1.309         ntR1889          
 CLMA_315_541/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_315_541/Q0                   tco                   0.103       1.412 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.057       1.469         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [1]
 CLMA_315_541/D5                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   1.469         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.318       1.552         ntR1889          
 CLMA_315_541/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.242       1.310                          
 clock uncertainty                                       0.000       1.310                          

 Hold time                                              -0.011       1.299                          

 Data required time                                                  1.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.299                          
 Data arrival time                                                   1.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.170                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L6Q_perm/I5
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.552
  Launch Clock Delay      :  1.309
  Clock Pessimism Removal :  -0.242

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.269       1.309         ntR1889          
 CLMA_315_541/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L6Q_perm/CLK

 CLMA_315_541/Q2                   tco                   0.103       1.412 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.057       1.469         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [3]
 CLMA_315_541/B5                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   1.469         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.318       1.552         ntR1889          
 CLMA_315_541/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.242       1.310                          
 clock uncertainty                                       0.000       1.310                          

 Hold time                                              -0.012       1.298                          

 Data required time                                                  1.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.298                          
 Data arrival time                                                   1.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.170
  Launch Clock Delay      :  2.490
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.324       2.490         ntR1892          
 CLMA_315_631/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_315_631/Q3                   tco                   0.125       2.615 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.379       2.994         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_327_606/Y1                   td                    0.066       3.060 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.160       3.220         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_327_612/Y0                   td                    0.070       3.290 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.230       3.520         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N45285
 CLMA_327_612/Y1                   td                    0.039       3.559 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.160       3.719         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_327_618/Y3                   td                    0.104       3.823 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=18)       0.323       4.146         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMS_327_601/Y0                   td                    0.070       4.216 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/L6
                                   net (fanout=1)        0.294       4.510         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N11954
 CLMS_327_595/CR0                  td                    0.140       4.650 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf7_perm/L7
                                   net (fanout=7)        0.323       4.973         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0]
 CLMA_345_600/Y0                   td                    0.070       5.043 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=3)        0.427       5.470         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMS_327_589/Y1                   td                    0.039       5.509 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[15]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.227       5.736         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14394
 CLMA_327_594/D4                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   5.736         Logic Levels: 8  
                                                                                   Logic: 0.723ns(22.274%), Route: 2.523ns(77.726%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.281     997.830         ntR1893          
 CLMA_327_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.522    1002.352                          
 clock uncertainty                                      -0.150    1002.202                          

 Setup time                                             -0.076    1002.126                          

 Data required time                                               1002.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.126                          
 Data arrival time                                                   5.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.390                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[2]/opit_0_inv/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q/I5
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.166
  Launch Clock Delay      :  2.491
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.325       2.491         ntR1892          
 CLMA_315_624/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[2]/opit_0_inv/CLK

 CLMA_315_624/Q0                   tco                   0.119       2.610 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[2]/opit_0_inv/Q
                                   net (fanout=2)        0.513       3.123         ddr_rw_inst/axi_ddr_inst/dfi_we_n [2]
 CLMS_327_619/Y0                   td                    0.122       3.245 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N179_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.231       3.476         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [2]
 CLMA_327_618/Y0                   td                    0.055       3.531 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[2]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=16)       0.405       3.936         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMA_327_600/CR1                  td                    0.135       4.071 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[0]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.470       4.541         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N11956
 CLMS_327_583/CR0                  td                    0.167       4.708 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.235       4.943         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_327_594/Y2                   td                    0.039       4.982 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.399       5.381         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMA_345_600/Y3                   td                    0.070       5.451 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[14]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.230       5.681         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14505
 CLMA_345_600/B5                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q/I5

 Data arrival time                                                   5.681         Logic Levels: 6  
                                                                                   Logic: 0.707ns(22.163%), Route: 2.483ns(77.837%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.285     997.834         ntR1893          
 CLMA_345_600/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q/CLK
 clock pessimism                                         4.522    1002.356                          
 clock uncertainty                                      -0.150    1002.206                          

 Setup time                                             -0.049    1002.157                          

 Data required time                                               1002.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.157                          
 Data arrival time                                                   5.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.476                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_L6Q_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.168
  Launch Clock Delay      :  2.490
  Clock Pessimism Removal :  4.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.324       2.490         ntR1892          
 CLMA_315_631/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_315_631/Q3                   tco                   0.125       2.615 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.379       2.994         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_327_606/Y1                   td                    0.066       3.060 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.160       3.220         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_327_612/Y0                   td                    0.070       3.290 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.230       3.520         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N45285
 CLMA_327_612/Y1                   td                    0.039       3.559 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.160       3.719         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_327_618/Y3                   td                    0.104       3.823 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=18)       0.323       4.146         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMS_327_601/Y0                   td                    0.070       4.216 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/L6
                                   net (fanout=1)        0.294       4.510         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N11954
 CLMS_327_595/CR0                  td                    0.140       4.650 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf7_perm/L7
                                   net (fanout=7)        0.323       4.973         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0]
 CLMA_345_600/Y0                   td                    0.070       5.043 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=3)        0.279       5.322         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMA_333_612/Y0                   td                    0.070       5.392 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[13]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       5.552         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14504
 CLMA_339_612/B4                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   5.552         Logic Levels: 8  
                                                                                   Logic: 0.754ns(24.624%), Route: 2.308ns(75.376%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.283     997.832         ntR1892          
 CLMA_339_612/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.617    1002.449                          
 clock uncertainty                                      -0.150    1002.299                          

 Setup time                                             -0.076    1002.223                          

 Data required time                                               1002.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.223                          
 Data arrival time                                                   5.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.671                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[1]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.485
  Launch Clock Delay      :  -2.182
  Clock Pessimism Removal :  -4.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.269      -2.182         ntR1892          
 CLMA_273_624/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_273_624/CR0                  tco                   0.123      -2.059 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=10)       0.188      -1.871         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [1]
 CLMS_285_631/D1                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[1]

 Data arrival time                                                  -1.871         Logic Levels: 0  
                                                                                   Logic: 0.123ns(39.550%), Route: 0.188ns(60.450%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.319       2.485         ntR1892          
 CLMS_285_631/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/CLK
 clock pessimism                                        -4.617      -2.132                          
 clock uncertainty                                       0.000      -2.132                          

 Hold time                                               0.161      -1.971                          

 Data required time                                                 -1.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.971                          
 Data arrival time                                                  -1.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/data_out[1]/opit_0_inv_32X2DL6QL5Q/WADDR[1]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.469
  Launch Clock Delay      :  -2.195
  Clock Pessimism Removal :  -4.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.256      -2.195         ntR1892          
 CLMA_285_708/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_285_708/Q0                   tco                   0.109      -2.086 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=7)        0.169      -1.917         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [1]
 CLMS_285_721/D1                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/data_out[1]/opit_0_inv_32X2DL6QL5Q/WADDR[1]

 Data arrival time                                                  -1.917         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.209%), Route: 0.169ns(60.791%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.303       2.469         ntR1892          
 CLMS_285_721/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/data_out[1]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.650      -2.181                          
 clock uncertainty                                       0.000      -2.181                          

 Hold time                                               0.161      -2.020                          

 Data required time                                                 -2.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.020                          
 Data arrival time                                                  -1.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/WADDR[2]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.473
  Launch Clock Delay      :  -2.190
  Clock Pessimism Removal :  -4.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.261      -2.190         ntR1893          
 CLMA_231_576/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_576/Q1                   tco                   0.109      -2.081 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=23)       0.169      -1.912         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2]
 CLMS_225_571/D2                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/WADDR[2]

 Data arrival time                                                  -1.912         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.209%), Route: 0.169ns(60.791%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.307       2.473         ntR1893          
 CLMS_225_571/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.650      -2.177                          
 clock uncertainty                                       0.000      -2.177                          

 Hold time                                               0.161      -2.016                          

 Data required time                                                 -2.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.016                          
 Data arrival time                                                  -1.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm/CIN
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.893
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.399       1.890         ntR1866          
 CLMA_249_660/CR0                  td                    0.131       2.021 r       CLKROUTE_127/CR  
                                   net (fanout=4)        0.253       2.274         ntR1867          
 CLMA_261_654/CLK                                                          r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_261_654/CR1                  tco                   0.142       2.416 f       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.246       2.662         vga_ctrl_inst/cnt_v [0]
 CLMA_261_649/Y0                   td                    0.039       2.701 f       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=1)        1.120       3.821         vga_ctrl_inst/_N1201
 CLMA_261_655/Y0                   td                    0.100       3.921 f       vga_ctrl_inst/rgb_valid_dly/opit_0_L6Q_perm/L6
                                   net (fanout=5)        1.102       5.023         nt_de_out        
 CLMA_261_660/COUT                 td                    0.248       5.271 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.271         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9319
 CLMA_261_666/Y1                   td                    0.087       5.358 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.921       6.279         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [5]
 CLMA_261_667/Y3                   td                    0.122       6.401 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.729       7.130         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [5]
 CLMA_261_673/COUT                 td                    0.251       7.381 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       7.381         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.co [6]
 CLMA_261_679/CIN                                                          f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm/CIN

 Data arrival time                                                   7.381         Logic Levels: 6  
                                                                                   Logic: 0.989ns(19.366%), Route: 4.118ns(80.634%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.329    1001.584         ntR1866          
 CLMA_249_678/CR1                  td                    0.118    1001.702 r       CLKROUTE_119/CR  
                                   net (fanout=4)        0.191    1001.893         ntR1875          
 CLMA_261_679/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.246    1002.139                          
 clock uncertainty                                      -0.150    1001.989                          

 Setup time                                             -0.105    1001.884                          

 Data required time                                               1001.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.884                          
 Data arrival time                                                   7.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.503                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_5/gateop_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.893
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.399       1.890         ntR1866          
 CLMA_249_660/CR0                  td                    0.131       2.021 r       CLKROUTE_127/CR  
                                   net (fanout=4)        0.253       2.274         ntR1867          
 CLMA_261_654/CLK                                                          r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_261_654/CR1                  tco                   0.142       2.416 f       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.246       2.662         vga_ctrl_inst/cnt_v [0]
 CLMA_261_649/Y0                   td                    0.039       2.701 f       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=1)        1.120       3.821         vga_ctrl_inst/_N1201
 CLMA_261_655/Y0                   td                    0.100       3.921 f       vga_ctrl_inst/rgb_valid_dly/opit_0_L6Q_perm/L6
                                   net (fanout=5)        1.102       5.023         nt_de_out        
 CLMA_261_660/COUT                 td                    0.248       5.271 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.271         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9319
 CLMA_261_666/COUT                 td                    0.056       5.327 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.327         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9323
 CLMA_261_672/Y2                   td                    0.093       5.420 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        1.017       6.437         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [10]
 CLMA_261_679/Y3                   td                    0.070       6.507 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.231       6.738         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [10]
 CLMA_261_679/B3                                                           f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_5/gateop_perm/I3

 Data arrival time                                                   6.738         Logic Levels: 6  
                                                                                   Logic: 0.748ns(16.756%), Route: 3.716ns(83.244%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.329    1001.584         ntR1866          
 CLMA_249_678/CR1                  td                    0.118    1001.702 r       CLKROUTE_119/CR  
                                   net (fanout=4)        0.191    1001.893         ntR1875          
 CLMA_261_679/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.246    1002.139                          
 clock uncertainty                                      -0.150    1001.989                          

 Setup time                                             -0.163    1001.826                          

 Data required time                                               1001.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.826                          
 Data arrival time                                                   6.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.088                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.893
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.399       1.890         ntR1866          
 CLMA_249_660/CR0                  td                    0.131       2.021 r       CLKROUTE_127/CR  
                                   net (fanout=4)        0.253       2.274         ntR1867          
 CLMA_261_654/CLK                                                          r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_261_654/CR1                  tco                   0.142       2.416 f       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.246       2.662         vga_ctrl_inst/cnt_v [0]
 CLMA_261_649/Y0                   td                    0.039       2.701 f       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=1)        1.120       3.821         vga_ctrl_inst/_N1201
 CLMA_261_655/Y0                   td                    0.100       3.921 f       vga_ctrl_inst/rgb_valid_dly/opit_0_L6Q_perm/L6
                                   net (fanout=5)        1.102       5.023         nt_de_out        
 CLMA_261_660/COUT                 td                    0.248       5.271 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.271         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9319
 CLMA_261_666/COUT                 td                    0.056       5.327 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.327         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9323
 CLMA_261_672/Y0                   td                    0.037       5.364 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        1.011       6.375         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [8]
 CLMA_261_667/Y2                   td                    0.122       6.497 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.161       6.658         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [8]
 CLMA_261_679/A4                                                           f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm/I4

 Data arrival time                                                   6.658         Logic Levels: 6  
                                                                                   Logic: 0.744ns(16.971%), Route: 3.640ns(83.029%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.329    1001.584         ntR1866          
 CLMA_249_678/CR1                  td                    0.118    1001.702 r       CLKROUTE_119/CR  
                                   net (fanout=4)        0.191    1001.893         ntR1875          
 CLMA_261_679/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.246    1002.139                          
 clock uncertainty                                      -0.150    1001.989                          

 Setup time                                             -0.195    1001.794                          

 Data required time                                               1001.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.794                          
 Data arrival time                                                   6.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.136                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/cnt_wait[3]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/cnt_wait[0]/opit_0_L6QL5_perm/I1
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.375
  Launch Clock Delay      :  1.975
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.310       1.565         ntR1866          
 CLMS_243_787/CR1                  td                    0.118       1.683 r       CLKROUTE_125/CR  
                                   net (fanout=4)        0.292       1.975         ntR1880          
 CLMA_243_702/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_wait[3]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_702/CR1                  tco                   0.123       2.098 r       sd_ctrl_inst/sd_init_inst/cnt_wait[3]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=6)        0.057       2.155         sd_ctrl_inst/sd_init_inst/cnt_wait [2]
 CLMA_243_702/A1                                                           r       sd_ctrl_inst/sd_init_inst/cnt_wait[0]/opit_0_L6QL5_perm/I1

 Data arrival time                                                   2.155         Logic Levels: 0  
                                                                                   Logic: 0.123ns(68.333%), Route: 0.057ns(31.667%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.376       1.867         ntR1866          
 CLMS_243_787/CR1                  td                    0.135       2.002 r       CLKROUTE_125/CR  
                                   net (fanout=4)        0.373       2.375         ntR1880          
 CLMA_243_702/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_wait[0]/opit_0_L6QL5_perm/CLK
 clock pessimism                                        -0.399       1.976                          
 clock uncertainty                                       0.000       1.976                          

 Hold time                                              -0.072       1.904                          

 Data required time                                                  1.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.904                          
 Data arrival time                                                   2.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/cnt_cmd_bit[4]/opit_0_L5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/cnt_cmd_bit[5]/opit_0_L6Q_perm/I0
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.781
  Launch Clock Delay      :  1.496
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.241       1.496         ntR1866          
 CLMA_231_739/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_cmd_bit[4]/opit_0_L5Q_perm/CLK

 CLMA_231_739/CR2                  tco                   0.123       1.619 f       sd_ctrl_inst/sd_init_inst/cnt_cmd_bit[4]/opit_0_L5Q_perm/L5Q
                                   net (fanout=7)        0.061       1.680         sd_ctrl_inst/sd_init_inst/cnt_cmd_bit [4]
 CLMA_231_739/B0                                                           f       sd_ctrl_inst/sd_init_inst/cnt_cmd_bit[5]/opit_0_L6Q_perm/I0

 Data arrival time                                                   1.680         Logic Levels: 0  
                                                                                   Logic: 0.123ns(66.848%), Route: 0.061ns(33.152%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.290       1.781         ntR1866          
 CLMA_231_739/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_cmd_bit[5]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.284       1.497                          
 clock uncertainty                                       0.000       1.497                          

 Hold time                                              -0.069       1.428                          

 Data required time                                                  1.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.428                          
 Data arrival time                                                   1.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_end[1]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/cs_n/opit_0_L6QL5_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.779
  Launch Clock Delay      :  1.494
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.239       1.494         ntR1866          
 CLMA_231_751/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_end[1]/opit_0_L6QL5Q_perm/CLK

 CLMA_231_751/CR0                  tco                   0.123       1.617 f       sd_ctrl_inst/sd_read_inst/cnt_end[1]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=4)        0.102       1.719         sd_ctrl_inst/sd_read_inst/cnt_end [1]
 CLMA_231_751/B4                                                           f       sd_ctrl_inst/sd_read_inst/cs_n/opit_0_L6QL5_perm/I4

 Data arrival time                                                   1.719         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.667%), Route: 0.102ns(45.333%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.288       1.779         ntR1866          
 CLMA_231_751/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cs_n/opit_0_L6QL5_perm/CLK
 clock pessimism                                        -0.284       1.495                          
 clock uncertainty                                       0.000       1.495                          

 Hold time                                              -0.028       1.467                          

 Data required time                                                  1.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.467                          
 Data arrival time                                                   1.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.530
  Launch Clock Delay      :  1.811
  Clock Pessimism Removal :  0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.320       1.811         ntR1891          
 CLMA_21_750/CLK                                                           r       rstn_1ms[12]/opit_0_inv_AQ_perm/CLK

 CLMA_21_750/Q2                    tco                   0.125       1.936 f       rstn_1ms[11]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.243       2.179         rstn_1ms[11]     
 CLMA_21_732/Y0                    td                    0.070       2.249 f       N86_10/gateop_perm/L6
                                   net (fanout=3)        0.147       2.396         _N43405          
 CLMA_21_732/Y1                    td                    0.123       2.519 r       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.136       2.655         ms7210_ctrl_iic_top_inst/N0
 CLMA_21_732/RS                                                            r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   2.655         Logic Levels: 2  
                                                                                   Logic: 0.318ns(37.678%), Route: 0.526ns(62.322%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.275    1001.530         ntR1891          
 CLMA_21_732/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.269    1001.799                          
 clock uncertainty                                      -0.150    1001.649                          

 Recovery time                                          -0.116    1001.533                          

 Data required time                                               1001.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.533                          
 Data arrival time                                                   2.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.878                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.708
  Launch Clock Delay      :  1.818
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.327       1.818         ntR1891          
 CLMA_33_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_33_696/Q1                    tco                   0.125       1.943 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.357       2.300         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.300         Logic Levels: 0  
                                                                                   Logic: 0.125ns(25.934%), Route: 0.357ns(74.066%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.453    1001.708         ntR1891          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                         0.236    1001.944                          
 clock uncertainty                                      -0.150    1001.794                          

 Recovery time                                          -0.141    1001.653                          

 Data required time                                               1001.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.653                          
 Data arrival time                                                   2.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.353                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.681
  Launch Clock Delay      :  1.819
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.328       1.819         ntR1891          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_27_696/Q2                    tco                   0.125       1.944 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.308       2.252         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.252         Logic Levels: 0  
                                                                                   Logic: 0.125ns(28.868%), Route: 0.308ns(71.132%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.426    1001.681         ntR1891          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                         0.236    1001.917                          
 clock uncertainty                                      -0.150    1001.767                          

 Recovery time                                          -0.118    1001.649                          

 Data required time                                               1001.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.649                          
 Data arrival time                                                   2.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.397                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.993
  Launch Clock Delay      :  1.535
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.280       1.535         ntR1891          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_27_696/Q2                    tco                   0.109       1.644 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.217       1.861         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   1.861         Logic Levels: 0  
                                                                                   Logic: 0.109ns(33.436%), Route: 0.217ns(66.564%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.502       1.993         ntR1891          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.236       1.757                          
 clock uncertainty                                       0.000       1.757                          

 Removal time                                           -0.006       1.751                          

 Data required time                                                  1.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.751                          
 Data arrival time                                                   1.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.019
  Launch Clock Delay      :  1.534
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.279       1.534         ntR1891          
 CLMA_33_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_33_696/Q1                    tco                   0.103       1.637 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.252       1.889         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    r       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   1.889         Logic Levels: 0  
                                                                                   Logic: 0.103ns(29.014%), Route: 0.252ns(70.986%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.528       2.019         ntR1891          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.236       1.783                          
 clock uncertainty                                       0.000       1.783                          

 Removal time                                           -0.051       1.732                          

 Data required time                                                  1.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.732                          
 Data arrival time                                                   1.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.814
  Launch Clock Delay      :  1.529
  Clock Pessimism Removal :  -0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.274       1.529         ntR1891          
 CLMA_21_739/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_739/Q0                    tco                   0.103       1.632 r       rstn_1ms[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.118       1.750         rstn_1ms[0]      
 CLMA_21_732/Y1                    td                    0.103       1.853 f       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.102       1.955         ms7210_ctrl_iic_top_inst/N0
 CLMA_21_732/RS                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   1.955         Logic Levels: 1  
                                                                                   Logic: 0.206ns(48.357%), Route: 0.220ns(51.643%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.323       1.814         ntR1891          
 CLMA_21_732/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.269       1.545                          
 clock uncertainty                                       0.000       1.545                          

 Removal time                                           -0.038       1.507                          

 Data required time                                                  1.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.507                          
 Data arrival time                                                   1.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_up_d[0]/opit_0_inv_srl/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.306
  Launch Clock Delay      :  1.554
  Clock Pessimism Removal :  0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.320       1.554         ntR1889          
 CLMA_327_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_327_540/CR0                  tco                   0.141       1.695 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=35)       0.617       2.312         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_327_505/RSCO                 td                    0.052       2.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       2.364         ntR733           
 CLMS_327_511/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_up_d[0]/opit_0_inv_srl/RS

 Data arrival time                                                   2.364         Logic Levels: 1  
                                                                                   Logic: 0.193ns(23.827%), Route: 0.617ns(76.173%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.266    1001.306         ntR1889          
 CLMS_327_511/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_up_d[0]/opit_0_inv_srl/CLK
 clock pessimism                                         0.227    1001.533                          
 clock uncertainty                                      -0.150    1001.383                          

 Recovery time                                          -0.116    1001.267                          

 Data required time                                               1001.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.267                          
 Data arrival time                                                   2.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.903                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_start_d0/opit_0_inv_srl/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.306
  Launch Clock Delay      :  1.554
  Clock Pessimism Removal :  0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.320       1.554         ntR1889          
 CLMA_327_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_327_540/CR0                  tco                   0.141       1.695 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=35)       0.617       2.312         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMA_327_504/RSCO                 td                    0.052       2.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=3)        0.000       2.364         ntR736           
 CLMA_327_510/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_start_d0/opit_0_inv_srl/RS

 Data arrival time                                                   2.364         Logic Levels: 1  
                                                                                   Logic: 0.193ns(23.827%), Route: 0.617ns(76.173%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.266    1001.306         ntR1889          
 CLMA_327_510/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_start_d0/opit_0_inv_srl/CLK
 clock pessimism                                         0.227    1001.533                          
 clock uncertainty                                      -0.150    1001.383                          

 Recovery time                                          -0.116    1001.267                          

 Data required time                                               1001.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.267                          
 Data arrival time                                                   2.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.903                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[4]/opit_0_inv_L6Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.306
  Launch Clock Delay      :  1.554
  Clock Pessimism Removal :  0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.320       1.554         ntR1889          
 CLMA_327_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_327_540/CR0                  tco                   0.141       1.695 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=35)       0.617       2.312         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMA_327_504/RSCO                 td                    0.052       2.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=3)        0.000       2.364         ntR736           
 CLMA_327_510/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.364         Logic Levels: 1  
                                                                                   Logic: 0.193ns(23.827%), Route: 0.617ns(76.173%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.266    1001.306         ntR1889          
 CLMA_327_510/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.227    1001.533                          
 clock uncertainty                                      -0.150    1001.383                          

 Recovery time                                          -0.116    1001.267                          

 Data required time                                               1001.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.267                          
 Data arrival time                                                   2.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.903                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.554
  Launch Clock Delay      :  1.311
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.271       1.311         ntR1889          
 CLMA_327_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_327_540/CR0                  tco                   0.123       1.434 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=35)       0.102       1.536         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_327_541/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   1.536         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.667%), Route: 0.102ns(45.333%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.320       1.554         ntR1889          
 CLMS_327_541/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.227       1.327                          
 clock uncertainty                                       0.000       1.327                          

 Removal time                                           -0.038       1.289                          

 Data required time                                                  1.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.289                          
 Data arrival time                                                   1.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.545
  Launch Clock Delay      :  1.303
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.263       1.303         ntR1889          
 CLMA_303_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_303_516/CR0                  tco                   0.123       1.426 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=33)       0.102       1.528         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
 CLMA_303_517/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   1.528         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.667%), Route: 0.102ns(45.333%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.311       1.545         ntR1889          
 CLMA_303_517/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.227       1.318                          
 clock uncertainty                                       0.000       1.318                          

 Removal time                                           -0.038       1.280                          

 Data required time                                                  1.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.280                          
 Data arrival time                                                   1.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.545
  Launch Clock Delay      :  1.303
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.263       1.303         ntR1889          
 CLMA_303_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_303_516/CR0                  tco                   0.123       1.426 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=33)       0.102       1.528         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
 CLMA_303_517/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   1.528         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.667%), Route: 0.102ns(45.333%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_496/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=122)      0.311       1.545         ntR1889          
 CLMA_303_517/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.227       1.318                          
 clock uncertainty                                       0.000       1.318                          

 Removal time                                           -0.038       1.280                          

 Data required time                                                  1.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.280                          
 Data arrival time                                                   1.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.215
  Launch Clock Delay      :  2.482
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.316       2.482         ntR1893          
 CLMA_309_534/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_309_534/CR0                  tco                   0.141       2.623 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=695)      1.437       4.060         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_357_769/RSCO                 td                    0.052       4.112 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.112         ntR438           
 CLMA_357_775/RSCO                 td                    0.049       4.161 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.161         ntR437           
 CLMA_357_781/RSCO                 td                    0.049       4.210 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       4.210         ntR436           
 CLMA_357_787/RSCO                 td                    0.049       4.259 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.259         ntR435           
 CLMA_357_793/RSCO                 td                    0.049       4.308 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.308         ntR434           
 CLMA_357_799/RSCO                 td                    0.049       4.357 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[36]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.357         ntR433           
 CLMA_357_805/RSCO                 td                    0.049       4.406 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       4.406         ntR432           
 CLMA_357_811/RSCO                 td                    0.049       4.455 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[11]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.455         ntR431           
 CLMA_357_817/RSCO                 td                    0.049       4.504 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[53]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.504         ntR430           
 CLMA_357_823/RSCO                 td                    0.049       4.553 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[51]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.553         ntR429           
 CLMA_357_829/RSCO                 td                    0.049       4.602 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.602         ntR428           
 CLMA_357_835/RSCO                 td                    0.049       4.651 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       4.651         ntR427           
 CLMA_357_841/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.651         Logic Levels: 12 
                                                                                   Logic: 0.732ns(33.748%), Route: 1.437ns(66.252%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.236     997.785         ntR1892          
 CLMA_357_841/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         4.522    1002.307                          
 clock uncertainty                                      -0.150    1002.157                          

 Recovery time                                          -0.116    1002.041                          

 Data required time                                               1002.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.041                          
 Data arrival time                                                   4.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.390                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.215
  Launch Clock Delay      :  2.482
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.316       2.482         ntR1893          
 CLMA_309_534/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_309_534/CR0                  tco                   0.141       2.623 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=695)      1.437       4.060         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_357_769/RSCO                 td                    0.052       4.112 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.112         ntR438           
 CLMA_357_775/RSCO                 td                    0.049       4.161 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.161         ntR437           
 CLMA_357_781/RSCO                 td                    0.049       4.210 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       4.210         ntR436           
 CLMA_357_787/RSCO                 td                    0.049       4.259 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.259         ntR435           
 CLMA_357_793/RSCO                 td                    0.049       4.308 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.308         ntR434           
 CLMA_357_799/RSCO                 td                    0.049       4.357 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[36]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.357         ntR433           
 CLMA_357_805/RSCO                 td                    0.049       4.406 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       4.406         ntR432           
 CLMA_357_811/RSCO                 td                    0.049       4.455 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[11]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.455         ntR431           
 CLMA_357_817/RSCO                 td                    0.049       4.504 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[53]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.504         ntR430           
 CLMA_357_823/RSCO                 td                    0.049       4.553 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[51]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.553         ntR429           
 CLMA_357_829/RSCO                 td                    0.049       4.602 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.602         ntR428           
 CLMA_357_835/RSCO                 td                    0.049       4.651 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       4.651         ntR427           
 CLMA_357_841/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/opit_0_inv/RS

 Data arrival time                                                   4.651         Logic Levels: 12 
                                                                                   Logic: 0.732ns(33.748%), Route: 1.437ns(66.252%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.236     997.785         ntR1892          
 CLMA_357_841/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/opit_0_inv/CLK
 clock pessimism                                         4.522    1002.307                          
 clock uncertainty                                      -0.150    1002.157                          

 Recovery time                                          -0.116    1002.041                          

 Data required time                                               1002.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.041                          
 Data arrival time                                                   4.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.390                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[17]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.215
  Launch Clock Delay      :  2.482
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.316       2.482         ntR1893          
 CLMA_309_534/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_309_534/CR0                  tco                   0.141       2.623 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=695)      1.437       4.060         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_357_769/RSCO                 td                    0.052       4.112 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.112         ntR438           
 CLMA_357_775/RSCO                 td                    0.049       4.161 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.161         ntR437           
 CLMA_357_781/RSCO                 td                    0.049       4.210 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       4.210         ntR436           
 CLMA_357_787/RSCO                 td                    0.049       4.259 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.259         ntR435           
 CLMA_357_793/RSCO                 td                    0.049       4.308 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.308         ntR434           
 CLMA_357_799/RSCO                 td                    0.049       4.357 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[36]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.357         ntR433           
 CLMA_357_805/RSCO                 td                    0.049       4.406 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       4.406         ntR432           
 CLMA_357_811/RSCO                 td                    0.049       4.455 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[11]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.455         ntR431           
 CLMA_357_817/RSCO                 td                    0.049       4.504 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[53]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.504         ntR430           
 CLMA_357_823/RSCO                 td                    0.049       4.553 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[51]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.553         ntR429           
 CLMA_357_829/RSCO                 td                    0.049       4.602 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.602         ntR428           
 CLMA_357_835/RSCO                 td                    0.049       4.651 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       4.651         ntR427           
 CLMA_357_841/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[17]/opit_0_inv/RS

 Data arrival time                                                   4.651         Logic Levels: 12 
                                                                                   Logic: 0.732ns(33.748%), Route: 1.437ns(66.252%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.236     997.785         ntR1892          
 CLMA_357_841/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[17]/opit_0_inv/CLK
 clock pessimism                                         4.522    1002.307                          
 clock uncertainty                                      -0.150    1002.157                          

 Recovery time                                          -0.116    1002.041                          

 Data required time                                               1002.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.041                          
 Data arrival time                                                   4.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.390                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0]/opit_0_inv_srl/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.495
  Launch Clock Delay      :  -2.169
  Clock Pessimism Removal :  -4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.282      -2.169         ntR1893          
 CLMA_327_600/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_327_600/CR0                  tco                   0.123      -2.046 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=121)      0.160      -1.886         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_rst_n
 CLMA_327_612/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0]/opit_0_inv_srl/RS

 Data arrival time                                                  -1.886         Logic Levels: 0  
                                                                                   Logic: 0.123ns(43.463%), Route: 0.160ns(56.537%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.329       2.495         ntR1892          
 CLMA_327_612/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
 clock pessimism                                        -4.522      -2.027                          
 clock uncertainty                                       0.000      -2.027                          

 Removal time                                           -0.038      -2.065                          

 Data required time                                                 -2.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.065                          
 Data arrival time                                                  -1.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.179                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_dll_update_n_sync/sig_async_r1[0]/opit_0_inv_srl/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.497
  Launch Clock Delay      :  -2.169
  Clock Pessimism Removal :  -4.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.282      -2.169         ntR1893          
 CLMA_327_600/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_327_600/CR0                  tco                   0.123      -2.046 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=121)      0.103      -1.943         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_rst_n
 CLMS_327_601/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_dll_update_n_sync/sig_async_r1[0]/opit_0_inv_srl/RS

 Data arrival time                                                  -1.943         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.331       2.497         ntR1893          
 CLMS_327_601/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_dll_update_n_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
 clock pessimism                                        -4.650      -2.153                          
 clock uncertainty                                       0.000      -2.153                          

 Removal time                                           -0.038      -2.191                          

 Data required time                                                 -2.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.191                          
 Data arrival time                                                  -1.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.476
  Launch Clock Delay      :  -2.189
  Clock Pessimism Removal :  -4.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.262      -2.189         ntR1893          
 CLMS_327_487/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMS_327_487/CR0                  tco                   0.123      -2.066 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=5)        0.102      -1.964         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMA_327_486/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                  -1.964         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.667%), Route: 0.102ns(45.333%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=656)      0.310       2.476         ntR1893          
 CLMA_327_486/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -4.650      -2.174                          
 clock uncertainty                                       0.000      -2.174                          

 Removal time                                           -0.038      -2.212                          

 Data required time                                                 -2.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.212                          
 Data arrival time                                                  -1.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.491
  Launch Clock Delay      :  1.784
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.293       1.784         ntR1866          
 CLMA_231_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_231_721/Q0                   tco                   0.125       1.909 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.293       2.202         nt_led[7]        
 CLMA_219_757/CR1                  td                    0.135       2.337 f       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=11)       0.504       2.841         data_rd_ctrl_inst/N92
 CLMS_225_733/RSCO                 td                    0.057       2.898 f       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.898         ntR110           
 CLMS_225_739/RSCO                 td                    0.051       2.949 f       data_rd_ctrl_inst/rd_addr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.949         ntR109           
 CLMS_225_745/RSCO                 td                    0.051       3.000 f       data_rd_ctrl_inst/rd_addr[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.000         ntR108           
 CLMS_225_751/RSCO                 td                    0.051       3.051 f       data_rd_ctrl_inst/rd_addr[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.051         ntR107           
 CLMS_225_757/RSCO                 td                    0.051       3.102 f       data_rd_ctrl_inst/rd_addr[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.102         ntR106           
 CLMS_225_769/RSCO                 td                    0.051       3.153 f       data_rd_ctrl_inst/rd_addr[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.153         ntR105           
 CLMS_225_775/RSCO                 td                    0.051       3.204 f       data_rd_ctrl_inst/rd_addr[28]/opit_0_AQ_perm/RSCO
                                   net (fanout=3)        0.000       3.204         ntR104           
 CLMS_225_781/RSCI                                                         f       data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.204         Logic Levels: 8  
                                                                                   Logic: 0.623ns(43.873%), Route: 0.797ns(56.127%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.236    1001.491         ntR1866          
 CLMS_225_781/CLK                                                          r       data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.246    1001.737                          
 clock uncertainty                                      -0.150    1001.587                          

 Recovery time                                          -0.072    1001.515                          

 Data required time                                               1001.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.515                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.311                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.491
  Launch Clock Delay      :  1.784
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.293       1.784         ntR1866          
 CLMA_231_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_231_721/Q0                   tco                   0.125       1.909 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.293       2.202         nt_led[7]        
 CLMA_219_757/CR1                  td                    0.127       2.329 r       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=11)       0.472       2.801         data_rd_ctrl_inst/N92
 CLMA_219_721/RSCO                 td                    0.056       2.857 r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.857         ntR103           
 CLMA_219_727/RSCO                 td                    0.049       2.906 r       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.906         ntR102           
 CLMA_219_733/RSCO                 td                    0.049       2.955 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.955         ntR101           
 CLMA_219_739/RSCO                 td                    0.049       3.004 r       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.004         ntR100           
 CLMA_219_745/RSCO                 td                    0.049       3.053 r       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.053         ntR99            
 CLMA_219_751/RSCO                 td                    0.049       3.102 r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.102         ntR98            
 CLMA_219_757/RSCI                                                         r       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.102         Logic Levels: 7  
                                                                                   Logic: 0.553ns(41.958%), Route: 0.765ns(58.042%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.236    1001.491         ntR1866          
 CLMA_219_757/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.236    1001.727                          
 clock uncertainty                                      -0.150    1001.577                          

 Recovery time                                          -0.116    1001.461                          

 Data required time                                               1001.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.461                          
 Data arrival time                                                   3.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.359                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.491
  Launch Clock Delay      :  1.784
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.293       1.784         ntR1866          
 CLMA_231_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_231_721/Q0                   tco                   0.125       1.909 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.293       2.202         nt_led[7]        
 CLMA_219_757/CR1                  td                    0.127       2.329 r       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=11)       0.472       2.801         data_rd_ctrl_inst/N92
 CLMA_219_721/RSCO                 td                    0.056       2.857 r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.857         ntR103           
 CLMA_219_727/RSCO                 td                    0.049       2.906 r       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.906         ntR102           
 CLMA_219_733/RSCO                 td                    0.049       2.955 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.955         ntR101           
 CLMA_219_739/RSCO                 td                    0.049       3.004 r       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.004         ntR100           
 CLMA_219_745/RSCO                 td                    0.049       3.053 r       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.053         ntR99            
 CLMA_219_751/RSCO                 td                    0.049       3.102 r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.102         ntR98            
 CLMA_219_757/RSCI                                                         r       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   3.102         Logic Levels: 7  
                                                                                   Logic: 0.553ns(41.958%), Route: 0.765ns(58.042%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.236    1001.491         ntR1866          
 CLMA_219_757/CLK                                                          r       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.236    1001.727                          
 clock uncertainty                                      -0.150    1001.577                          

 Recovery time                                          -0.116    1001.461                          

 Data required time                                               1001.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.461                          
 Data arrival time                                                   3.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.359                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.263
  Launch Clock Delay      :  1.500
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.245       1.500         ntR1866          
 CLMA_231_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_231_721/Q0                   tco                   0.103       1.603 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.206       1.809         nt_led[7]        
 CLMA_219_757/CR1                  td                    0.118       1.927 f       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=11)       0.338       2.265         data_rd_ctrl_inst/N92
 CLMA_219_721/RS                                                           f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RS

 Data arrival time                                                   2.265         Logic Levels: 1  
                                                                                   Logic: 0.221ns(28.889%), Route: 0.544ns(71.111%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.376       1.867         ntR1866          
 CLMA_219_769/CR1                  td                    0.135       2.002 r       CLKROUTE_117/CR  
                                   net (fanout=4)        0.261       2.263         ntR1868          
 CLMA_219_721/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.236       2.027                          
 clock uncertainty                                       0.000       2.027                          

 Removal time                                           -0.038       1.989                          

 Data required time                                                  1.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.989                          
 Data arrival time                                                   2.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.493  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.229
  Launch Clock Delay      :  1.500
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.245       1.500         ntR1866          
 CLMA_231_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_231_721/Q0                   tco                   0.103       1.603 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.206       1.809         nt_led[7]        
 CLMA_219_757/CR1                  td                    0.111       1.920 r       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=11)       0.358       2.278         data_rd_ctrl_inst/N92
 CLMS_225_733/RS                                                           r       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RS

 Data arrival time                                                   2.278         Logic Levels: 1  
                                                                                   Logic: 0.214ns(27.506%), Route: 0.564ns(72.494%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.389       1.880         ntR1866          
 CLMA_219_727/CR0                  td                    0.131       2.011 r       CLKROUTE_118/CR  
                                   net (fanout=4)        0.218       2.229         ntR1870          
 CLMS_225_733/CLK                                                          r       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.236       1.993                          
 clock uncertainty                                       0.000       1.993                          

 Removal time                                           -0.076       1.917                          

 Data required time                                                  1.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.917                          
 Data arrival time                                                   2.278                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_rd[4]/opit_0_L6Q_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.779
  Launch Clock Delay      :  1.500
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.245       1.500         ntR1866          
 CLMA_231_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_231_721/Q0                   tco                   0.103       1.603 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.206       1.809         nt_led[7]        
 CLMA_219_757/CR1                  td                    0.118       1.927 f       data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=11)       0.253       2.180         data_rd_ctrl_inst/N92
 CLMS_207_745/RS                                                           f       data_rd_ctrl_inst/cnt_rd[4]/opit_0_L6Q_perm/RS

 Data arrival time                                                   2.180         Logic Levels: 1  
                                                                                   Logic: 0.221ns(32.500%), Route: 0.459ns(67.500%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_515/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1)        0.288       1.779         ntR1869          
 CLMS_207_745/CLK                                                          r       data_rd_ctrl_inst/cnt_rd[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.141       1.638                          
 clock uncertainty                                       0.000       1.638                          

 Removal time                                           -0.038       1.600                          

 Data required time                                                  1.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.600                          
 Data arrival time                                                   2.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.580                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : r_out[4] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.378       1.869         ntR1866          
 CLMA_315_769/CR3                  td                    0.066       1.935 r       CLKROUTE_131/CR  
                                   net (fanout=1)        0.747       2.682         ntR1878          
 DRM_322_642/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_322_642/QB0[4]                tco                   1.021       3.703 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[4]
                                   net (fanout=1)        1.006       4.709         rd_data[12]      
 CLMA_201_654/Y0                   td                    0.066       4.775 f       vga_ctrl_inst/N87[12]/LUT6D_inst_perm/L6
                                   net (fanout=1)        1.433       6.208         nt_r_out[4]      
 IOLHR_16_504/DO_P                 td                    0.353       6.561 f       r_out_obuf[4]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.561         r_out_obuf[4]/ntO
 IOBD_0_504/PAD                    td                    2.007       8.568 f       r_out_obuf[4]/opit_0/O
                                   net (fanout=1)        0.107       8.675         r_out[4]         
 L24                                                                       f       r_out[4] (port)  

 Data arrival time                                                   8.675         Logic Levels: 3  
                                                                                   Logic: 3.447ns(57.517%), Route: 2.546ns(42.483%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : b_out[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.380       1.871         ntR1866          
 CLMA_315_768/CR1                  td                    0.135       2.006 r       CLKROUTE_130/CR  
                                   net (fanout=1)        0.461       2.467         ntR1877          
 DRM_322_672/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_322_672/QB0[3]                tco                   1.021       3.488 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[3]
                                   net (fanout=1)        0.915       4.403         rd_data[3]       
 CLMS_201_655/CR0                  td                    0.134       4.537 f       vga_ctrl_inst/N87[2]/LUT6D_inst_perm/L5
                                   net (fanout=1)        1.541       6.078         nt_b_out[6]      
 IOLHR_16_324/DO_P                 td                    0.353       6.431 f       b_out_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.431         b_out_obuf[6]/ntO
 IOBS_0_324/PAD                    td                    2.022       8.453 f       b_out_obuf[6]/opit_0/O
                                   net (fanout=1)        0.129       8.582         b_out[6]         
 R22                                                                       f       b_out[6] (port)  

 Data arrival time                                                   8.582         Logic Levels: 3  
                                                                                   Logic: 3.530ns(57.727%), Route: 2.585ns(42.273%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : r_out[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=199)      0.378       1.869         ntR1866          
 CLMA_315_769/CR3                  td                    0.066       1.935 r       CLKROUTE_131/CR  
                                   net (fanout=1)        0.747       2.682         ntR1878          
 DRM_322_642/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_322_642/QB0[3]                tco                   1.021       3.703 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[3]
                                   net (fanout=1)        1.043       4.746         rd_data[11]      
 CLMA_201_654/CR3                  td                    0.167       4.913 f       vga_ctrl_inst/N87[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        1.095       6.008         nt_r_out[3]      
 IOLHR_16_498/DO_P                 td                    0.353       6.361 f       r_out_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.361         r_out_obuf[3]/ntO
 IOBS_0_498/PAD                    td                    2.022       8.383 f       r_out_obuf[3]/opit_0/O
                                   net (fanout=1)        0.107       8.490         r_out[3]         
 L25                                                                       f       r_out[3] (port)  

 Data arrival time                                                   8.490         Logic Levels: 3  
                                                                                   Logic: 3.563ns(61.346%), Route: 2.245ns(38.654%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=2257)     0.276      -2.175         ntR1892          
 CLMA_315_631/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_315_631/Q3                   tco                   0.103      -2.072 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.406      -1.666         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_333_684/Y1                   td                    0.047      -1.619 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N28/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.739      -0.880         nt_mem_rst_n     
 IOLHR_364_486/DO_P                td                    0.220      -0.660 r       mem_rst_n_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000      -0.660         mem_rst_n_obuf/ntO
 IOBS_372_486/PAD                  td                    0.763       0.103 r       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.165       0.268         mem_rst_n        
 H1                                                                        r       mem_rst_n (port) 

 Data arrival time                                                   0.268         Logic Levels: 3  
                                                                                   Logic: 1.133ns(46.377%), Route: 1.310ns(53.623%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K23                                                     0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.100       0.100         nt_hd_sda        
 IOBS_0_690/DIN                    td                    0.440       0.540 f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.540         ms7210_ctrl_iic_top_inst.iic_sda_tri/ntI
 IOLHR_16_690/DI                                                           f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI

 Data arrival time                                                   0.540         Logic Levels: 1  
                                                                                   Logic: 0.440ns(81.481%), Route: 0.100ns(18.519%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[14] (port)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H9                                                      0.000       0.000 r       mem_dq[14] (port)
                                   net (fanout=1)        0.102       0.102         nt_mem_dq[14]    
 IOBD_372_846/DIN                  td                    0.479       0.581 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.581         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOLHR_364_846/DI_TO_CLK           td                    0.516       1.097 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.164       1.261         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [6]
 CLMA_357_841/A2                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I2

 Data arrival time                                                   1.261         Logic Levels: 2  
                                                                                   Logic: 0.995ns(78.906%), Route: 0.266ns(21.094%)
====================================================================================================

{PLL|u_pll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_40_702/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_40_702/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_40_702/CLKB[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_243_726/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_243_726/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMS_243_727/CLK        sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl/CLK
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_463/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 497.850     500.000         2.150           Low Pulse Width   DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 497.850     500.000         2.150           High Pulse Width  DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 498.400     500.000         1.600           High Pulse Width  TSERDES_371_463/OCLKDIV ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/OCLKDIV
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_770/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           Low Pulse Width   IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/OCLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/OCLKDIV
====================================================================================================

{ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMS_327_493/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMS_327_493/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_333_511/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_322_672/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_322_672/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.430     500.000         0.570           High Pulse Width  DRM_322_642/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           Low Pulse Width   DRM_322_672/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 499.430     500.000         0.570           High Pulse Width  DRM_322_672/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_322_642/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                     
+-----------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/ISP_lab/06_hdmi/prj/hdmi_colorbar/place_route/hdmi_top_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/ISP_lab/06_hdmi/prj/hdmi_colorbar/report_timing/hdmi_top_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/ISP_lab/06_hdmi/prj/hdmi_colorbar/report_timing/hdmi_top.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/ISP_lab/06_hdmi/prj/hdmi_colorbar/report_timing/rtr.db               
+-----------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,225 MB
Total CPU time to report_timing completion : 0h:0m:18s
Process Total CPU time to report_timing completion : 0h:0m:19s
Total real time to report_timing completion : 0h:0m:21s
