<stg><name>sep_convolution_filter</name>


<trans_list>

<trans id="355" from="1" to="2">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="2" to="32">
<condition id="344">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="2" to="3">
<condition id="374">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="3" to="4">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="4" to="5">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="5" to="6">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="6" to="7">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="7" to="8">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="8" to="9">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="9" to="10">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="10" to="11">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="11" to="12">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="12" to="13">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="13" to="14">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="14" to="15">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="15" to="16">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="16" to="17">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="17" to="18">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="18" to="19">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="19" to="20">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="20" to="21">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="21" to="22">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="22" to="23">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="23" to="24">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="24" to="25">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="25" to="26">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="26" to="27">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="27" to="28">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="28" to="29">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="29" to="30">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="30" to="31">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="31" to="2">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="32">
<![CDATA[
.preheader61.preheader:0  %kernel_h_V_0_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="kernel_h_V_0_loc_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32">
<![CDATA[
.preheader61.preheader:1  %sep_convolution_filter_ap_int_2 = alloca i32

]]></node>
<StgValue><ssdm name="sep_convolution_filter_ap_int_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32">
<![CDATA[
.preheader61.preheader:2  %sep_convolution_filter_ap_int_1 = alloca i32

]]></node>
<StgValue><ssdm name="sep_convolution_filter_ap_int_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader61.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([52 x i8]* %kernel_config_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader61.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_img_V), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader61.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_img_V), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader61.preheader:6  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @sep_convolution_filter_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader61.preheader:7  call void (...)* @_ssdm_op_SpecInterface([52 x i8]* %kernel_config_V, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader61.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i8* %out_img_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader61.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i8* %in_img_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader61.preheader:10  %kernel_config_V_addr = getelementptr [52 x i8]* %kernel_config_V, i64 0, i64 49

]]></node>
<StgValue><ssdm name="kernel_config_V_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader61.preheader:11  %kernel_config_V_addr_1 = getelementptr [52 x i8]* %kernel_config_V, i64 0, i64 50

]]></node>
<StgValue><ssdm name="kernel_config_V_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader61.preheader:12  %kernel_config_V_addr_2 = getelementptr [52 x i8]* %kernel_config_V, i64 0, i64 51

]]></node>
<StgValue><ssdm name="kernel_config_V_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="8">
<![CDATA[
.preheader61.preheader:13  %kernel_h_V_0_load = load i8* @kernel_h_V_0, align 1

]]></node>
<StgValue><ssdm name="kernel_h_V_0_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader61.preheader:14  store i32 0, i32* %sep_convolution_filter_ap_int_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader61.preheader:15  store i32 0, i32* %sep_convolution_filter_ap_int_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader61.preheader:16  store i8 %kernel_h_V_0_load, i8* %kernel_h_V_0_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader61.preheader:17  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i19 [ 0, %.preheader61.preheader ], [ %indvar_flatten_next, %._crit_edge84 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:1  %sep_mulconvolution_filter_ap_int = phi i19 [ 0, %.preheader61.preheader ], [ %sep_convolution_filter_ap_int_7, %._crit_edge84 ]

]]></node>
<StgValue><ssdm name="sep_mulconvolution_filter_ap_int"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:2  %row = phi i9 [ 0, %.preheader61.preheader ], [ %row_mid2, %._crit_edge84 ]

]]></node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:3  %sep_convolution_filter_ap_int_3 = phi i19 [ 0, %.preheader61.preheader ], [ %tmp_30, %._crit_edge84 ]

]]></node>
<StgValue><ssdm name="sep_convolution_filter_ap_int_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:4  %col = phi i10 [ 0, %.preheader61.preheader ], [ %col_1, %._crit_edge84 ]

]]></node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %exitcond_flatten = icmp eq i19 %indvar_flatten, -213719

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %indvar_flatten_next = add i19 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_flatten, label %18, label %.reset

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_row_Loop_col_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:1  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 310569, i64 310569, i64 310569)

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.reset:2  %tmp_1 = add i19 %sep_mulconvolution_filter_ap_int, 643

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:3  %exitcond = icmp eq i10 %col, -381

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.reset:4  %sep_convolution_filter_ap_int_6 = select i1 %exitcond, i19 %tmp_1, i19 %sep_convolution_filter_ap_int_3

]]></node>
<StgValue><ssdm name="sep_convolution_filter_ap_int_6"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:5  %col_mid2 = select i1 %exitcond, i10 0, i10 %col

]]></node>
<StgValue><ssdm name="col_mid2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:6  %row_s = add i9 %row, 1

]]></node>
<StgValue><ssdm name="row_s"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:7  %tmp_mid1 = icmp ult i9 %row_s, -32

]]></node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:8  %tmp = icmp ult i9 %row, -32

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:9  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp

]]></node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:10  %tmp_2_mid1 = icmp ugt i9 %row_s, 2

]]></node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:11  %tmp_2 = icmp ugt i9 %row, 2

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:12  %tmp_2_mid2 = select i1 %exitcond, i1 %tmp_2_mid1, i1 %tmp_2

]]></node>
<StgValue><ssdm name="tmp_2_mid2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.reset:13  %sep_convolution_filter_ap_int_7 = select i1 %exitcond, i19 %tmp_1, i19 %sep_mulconvolution_filter_ap_int

]]></node>
<StgValue><ssdm name="sep_convolution_filter_ap_int_7"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset:14  %row_mid2 = select i1 %exitcond, i9 %row_s, i9 %row

]]></node>
<StgValue><ssdm name="row_mid2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:15  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:16  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str7)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:17  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.reset:18  %tmp_4 = icmp ult i19 %sep_convolution_filter_ap_int_6, 49

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:19  br i1 %tmp_4, label %._crit_edge79, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %tmp_6 = icmp eq i19 %sep_convolution_filter_ap_int_6, 49

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_6, label %9, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %tmp_9 = icmp eq i19 %sep_convolution_filter_ap_int_6, 50

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_9, label %11, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %tmp_12 = icmp eq i19 %sep_convolution_filter_ap_int_6, 51

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_12, label %13, label %._crit_edge82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load_4 = load i8* %kernel_config_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load_4"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge82:0  br label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load_2 = load i8* %kernel_config_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load = load i8* %kernel_config_V_addr, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge79:0  %sep_convolution_filter_ap_int_4 = load i32* %sep_convolution_filter_ap_int_2

]]></node>
<StgValue><ssdm name="sep_convolution_filter_ap_int_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge79:1  %sep_convolution_filter_ap_int_5 = load i32* %sep_convolution_filter_ap_int_1

]]></node>
<StgValue><ssdm name="sep_convolution_filter_ap_int_5"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge79:2  %tmp_5 = icmp sgt i32 %sep_convolution_filter_ap_int_4, 6

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge79:3  %tmp_7 = add nsw i32 %sep_convolution_filter_ap_int_5, 1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge79:4  %sel_SEBB = select i1 %tmp_5, i32 %tmp_7, i32 %sep_convolution_filter_ap_int_5

]]></node>
<StgValue><ssdm name="sel_SEBB"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge79:5  %sel_SEBB1 = select i1 %tmp_5, i32 0, i32 %sep_convolution_filter_ap_int_4

]]></node>
<StgValue><ssdm name="sel_SEBB1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge79:6  %tmp_8 = icmp eq i32 %sel_SEBB, 0

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge79:7  br i1 %tmp_8, label %1, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = icmp eq i32 %sel_SEBB1, 0

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_s, label %5, label %._crit_edge81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="19">
<![CDATA[
:0  %tmp_11 = zext i19 %sep_convolution_filter_ap_int_6 to i64

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %kernel_config_V_addr_4 = getelementptr [52 x i8]* %kernel_config_V, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="kernel_config_V_addr_4"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="8" op_0_bw="6">
<![CDATA[
:2  %kernel_config_V_load_3 = load i8* %kernel_config_V_addr_4, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load_3"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="3" op_0_bw="32">
<![CDATA[
:3  %tmp_31 = trunc i32 %sel_SEBB to i3

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
:4  switch i3 %tmp_31, label %branch6 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge81:0  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="64" op_0_bw="19">
<![CDATA[
:0  %tmp_3 = zext i19 %sep_convolution_filter_ap_int_6 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %kernel_config_V_addr_3 = getelementptr [52 x i8]* %kernel_config_V, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="kernel_config_V_addr_3"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="6">
<![CDATA[
:2  %kernel_config_V_load_1 = load i8* %kernel_config_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="3" op_0_bw="32">
<![CDATA[
:3  %tmp_29 = trunc i32 %sel_SEBB1 to i3

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
:4  switch i3 %tmp_29, label %branch13 [
    i3 0, label %branch7
    i3 1, label %branch8
    i3 2, label %branch9
    i3 3, label %branch10
    i3 -4, label %branch11
    i3 -3, label %branch12
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_10 = icmp eq i32 %sel_SEBB1, 0

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_10, label %3, label %._crit_edge80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge80:0  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = add nsw i32 %sel_SEBB1, 1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %sel_SEBB, i32* %sep_convolution_filter_ap_int_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %tmp_14, i32* %sep_convolution_filter_ap_int_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_15 = icmp ult i10 %col_mid2, -384

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_15, label %.preheader.preheader, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:0  %or_cond = and i1 %tmp_15, %tmp_mid2

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:1  br i1 %or_cond, label %17, label %.loopexit._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)

]]></node>
<StgValue><ssdm name="in_temp_V"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit._crit_edge:0  %tmp_18 = icmp ugt i10 %col_mid2, 2

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit._crit_edge:1  %or_cond1 = and i1 %tmp_2_mid2, %tmp_18

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge:2  br i1 %or_cond1, label %.preheader.i.preheader_ifconv, label %._crit_edge84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge84:0  %tmp_30 = add i19 %sep_convolution_filter_ap_int_6, 1

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge84:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str7, i32 %tmp_13)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge84:2  %col_1 = add i10 %col_mid2, 1

]]></node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge84:3  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="132" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load_4 = load i8* %kernel_config_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load_4"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %kernel_config_V_load_4, i8* @kernel_bit_shift_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load_2 = load i8* %kernel_config_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load_2"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %kernel_config_V_load_2, i8* @kernel_off_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load = load i8* %kernel_config_V_addr, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %kernel_config_V_load, i8* @kernel_sum_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="8" op_0_bw="6">
<![CDATA[
:2  %kernel_config_V_load_3 = load i8* %kernel_config_V_addr_4, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load_3"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="6">
<![CDATA[
:2  %kernel_config_V_load_1 = load i8* %kernel_config_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="kernel_config_V_load_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:0  store i8 %kernel_config_V_load_1, i8* @kernel_h_V_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:1  store i8 %kernel_config_V_load_1, i8* %kernel_h_V_0_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:0  %tmp_16 = zext i10 %col_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %line_buffer_V_0_addr = getelementptr [640 x i8]* @line_buffer_V_0, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="line_buffer_V_0_addr"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_0_load"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %line_buffer_V_1_addr = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="line_buffer_V_1_addr"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %line_buffer_V_2_addr = getelementptr [640 x i8]* @line_buffer_V_2, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="line_buffer_V_2_addr"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:9  %line_buffer_V_2_load = load i8* %line_buffer_V_2_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_2_load"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %line_buffer_V_3_addr = getelementptr [640 x i8]* @line_buffer_V_3, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="line_buffer_V_3_addr"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:13  %line_buffer_V_3_load = load i8* %line_buffer_V_3_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_3_load"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %line_buffer_V_4_addr = getelementptr [640 x i8]* @line_buffer_V_4, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="line_buffer_V_4_addr"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:17  %line_buffer_V_4_load = load i8* %line_buffer_V_4_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_4_load"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %line_buffer_V_5_addr = getelementptr [640 x i8]* @line_buffer_V_5, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="line_buffer_V_5_addr"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:21  %line_buffer_V_5_load = load i8* %line_buffer_V_5_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_5_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="5"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch5:0  store i8 %kernel_config_V_load_3, i8* @kernel_v_V_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="5"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="4"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch4:0  store i8 %kernel_config_V_load_3, i8* @kernel_v_V_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="4"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="3"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch3:0  store i8 %kernel_config_V_load_3, i8* @kernel_v_V_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="3"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="2"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2:0  store i8 %kernel_config_V_load_3, i8* @kernel_v_V_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="2"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch1:0  store i8 %kernel_config_V_load_3, i8* @kernel_v_V_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch0:0  store i8 %kernel_config_V_load_3, i8* @kernel_v_V_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="6"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="7"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch6:0  store i8 %kernel_config_V_load_3, i8* @kernel_v_V_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="6"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_31" val="7"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="5"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch12:0  store i8 %kernel_config_V_load_1, i8* @kernel_h_V_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="5"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="4"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11:0  store i8 %kernel_config_V_load_1, i8* @kernel_h_V_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="4"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="3"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10:0  store i8 %kernel_config_V_load_1, i8* @kernel_h_V_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="3"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="2"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9:0  store i8 %kernel_config_V_load_1, i8* @kernel_h_V_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="2"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:0  store i8 %kernel_config_V_load_1, i8* @kernel_h_V_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="6"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="7"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch13:0  store i8 %kernel_config_V_load_1, i8* @kernel_h_V_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="6"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_29" val="7"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="8" op_0_bw="8">
<![CDATA[
:0  %kernel_h_V_0_loc_1_load_1 = load i8* %kernel_h_V_0_loc_1

]]></node>
<StgValue><ssdm name="kernel_h_V_0_loc_1_load_1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %kernel_h_V_0_loc_1_load_1, i8* @kernel_v_V_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_0_load"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:3  store i8 %line_buffer_V_0_load, i8* @window_V_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:6  store i8 %line_buffer_V_1_load, i8* %line_buffer_V_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:7  store i8 %line_buffer_V_1_load, i8* @window_V_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:9  %line_buffer_V_2_load = load i8* %line_buffer_V_2_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_2_load"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:10  store i8 %line_buffer_V_2_load, i8* %line_buffer_V_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:11  store i8 %line_buffer_V_2_load, i8* @window_V_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:13  %line_buffer_V_3_load = load i8* %line_buffer_V_3_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_3_load"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:14  store i8 %line_buffer_V_3_load, i8* %line_buffer_V_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:15  store i8 %line_buffer_V_3_load, i8* @window_V_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:17  %line_buffer_V_4_load = load i8* %line_buffer_V_4_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_4_load"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:18  store i8 %line_buffer_V_4_load, i8* %line_buffer_V_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:19  store i8 %line_buffer_V_4_load, i8* @window_V_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:21  %line_buffer_V_5_load = load i8* %line_buffer_V_5_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_5_load"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:22  store i8 %line_buffer_V_5_load, i8* %line_buffer_V_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:23  store i8 %line_buffer_V_5_load, i8* @window_V_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:24  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %in_temp_V, i8* @window_V_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_17 = zext i10 %col_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %line_buffer_V_5_addr_1 = getelementptr [640 x i8]* @line_buffer_V_5, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="line_buffer_V_5_addr_1"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 %in_temp_V, i8* %line_buffer_V_5_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:0  %kernel_h_V_0_loc_1_load = load i8* %kernel_h_V_0_loc_1

]]></node>
<StgValue><ssdm name="kernel_h_V_0_loc_1_load"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:1  %kernel_sum_V_load = load i8* @kernel_sum_V, align 1

]]></node>
<StgValue><ssdm name="kernel_sum_V_load"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:2  %kernel_off_V_load = load i8* @kernel_off_V, align 1

]]></node>
<StgValue><ssdm name="kernel_off_V_load"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:3  %p_Val2_s = load i8* @kernel_bit_shift_V, align 1

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.i.preheader_ifconv:102  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_s, i32 7)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:103  %sh_V_1 = sub i8 0, %p_Val2_s

]]></node>
<StgValue><ssdm name="sh_V_1"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:104  %tmp_25 = sext i8 %kernel_sum_V_load to i32

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:105  %tmp_26 = ashr i8 %kernel_sum_V_load, %sh_V_1

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:106  %tmp_27 = zext i8 %p_Val2_s to i32

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.preheader_ifconv:107  %tmp_28 = shl i32 %tmp_25, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="8" op_0_bw="32">
<![CDATA[
.preheader.i.preheader_ifconv:108  %tmp_33 = trunc i32 %tmp_28 to i8

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:109  %r_V_1 = select i1 %tmp_32, i8 %tmp_26, i8 %tmp_33

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:4  %kernel_v_V_0_load = load i8* @kernel_v_V_0, align 1

]]></node>
<StgValue><ssdm name="kernel_v_V_0_load"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:5  %lhs_V = sext i8 %kernel_v_V_0_load to i16

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:6  %window_V_0_load = load i8* @window_V_0, align 1

]]></node>
<StgValue><ssdm name="window_V_0_load"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:7  %rhs_V = zext i8 %window_V_0_load to i16

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader_ifconv:8  %r_V = mul i16 %lhs_V, %rhs_V

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="17" op_0_bw="16">
<![CDATA[
.preheader.i.preheader_ifconv:9  %tmp_20_cast = sext i16 %r_V to i17

]]></node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:10  %kernel_v_V_1_load = load i8* @kernel_v_V_1, align 1

]]></node>
<StgValue><ssdm name="kernel_v_V_1_load"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:11  %lhs_V_s = sext i8 %kernel_v_V_1_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_s"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:12  %window_V_1_load = load i8* @window_V_1, align 1

]]></node>
<StgValue><ssdm name="window_V_1_load"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:13  %rhs_V_s = zext i8 %window_V_1_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_s"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader_ifconv:14  %r_V_s = mul i16 %lhs_V_s, %rhs_V_s

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="17" op_0_bw="16">
<![CDATA[
.preheader.i.preheader_ifconv:15  %tmp_27_1_cast = sext i16 %r_V_s to i17

]]></node>
<StgValue><ssdm name="tmp_27_1_cast"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:16  %kernel_v_V_2_load = load i8* @kernel_v_V_2, align 1

]]></node>
<StgValue><ssdm name="kernel_v_V_2_load"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:17  %lhs_V_2 = sext i8 %kernel_v_V_2_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:18  %window_V_2_load = load i8* @window_V_2, align 1

]]></node>
<StgValue><ssdm name="window_V_2_load"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:19  %rhs_V_2 = zext i8 %window_V_2_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader_ifconv:20  %r_V_2 = mul i16 %lhs_V_2, %rhs_V_2

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="17" op_0_bw="16">
<![CDATA[
.preheader.i.preheader_ifconv:21  %tmp_27_2_cast = sext i16 %r_V_2 to i17

]]></node>
<StgValue><ssdm name="tmp_27_2_cast"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:22  %kernel_v_V_3_load = load i8* @kernel_v_V_3, align 1

]]></node>
<StgValue><ssdm name="kernel_v_V_3_load"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:23  %lhs_V_3 = sext i8 %kernel_v_V_3_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:24  %window_V_3_load = load i8* @window_V_3, align 1

]]></node>
<StgValue><ssdm name="window_V_3_load"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:25  %rhs_V_3 = zext i8 %window_V_3_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader_ifconv:26  %r_V_3 = mul i16 %lhs_V_3, %rhs_V_3

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="17" op_0_bw="16">
<![CDATA[
.preheader.i.preheader_ifconv:27  %tmp_27_3_cast = sext i16 %r_V_3 to i17

]]></node>
<StgValue><ssdm name="tmp_27_3_cast"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:28  %kernel_v_V_4_load = load i8* @kernel_v_V_4, align 1

]]></node>
<StgValue><ssdm name="kernel_v_V_4_load"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:29  %lhs_V_4 = sext i8 %kernel_v_V_4_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:30  %window_V_4_load = load i8* @window_V_4, align 1

]]></node>
<StgValue><ssdm name="window_V_4_load"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:31  %rhs_V_4 = zext i8 %window_V_4_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader_ifconv:32  %r_V_7 = mul i16 %lhs_V_4, %rhs_V_4

]]></node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="18" op_0_bw="16">
<![CDATA[
.preheader.i.preheader_ifconv:33  %tmp_27_4_cast = sext i16 %r_V_7 to i18

]]></node>
<StgValue><ssdm name="tmp_27_4_cast"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:34  %kernel_v_V_5_load = load i8* @kernel_v_V_5, align 1

]]></node>
<StgValue><ssdm name="kernel_v_V_5_load"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:35  %lhs_V_5 = sext i8 %kernel_v_V_5_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:36  %window_V_5_load = load i8* @window_V_5, align 1

]]></node>
<StgValue><ssdm name="window_V_5_load"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:37  %rhs_V_5 = zext i8 %window_V_5_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader_ifconv:38  %r_V_5 = mul i16 %lhs_V_5, %rhs_V_5

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="17" op_0_bw="16">
<![CDATA[
.preheader.i.preheader_ifconv:39  %tmp_27_5_cast = sext i16 %r_V_5 to i17

]]></node>
<StgValue><ssdm name="tmp_27_5_cast"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:40  %kernel_v_V_6_load = load i8* @kernel_v_V_6, align 1

]]></node>
<StgValue><ssdm name="kernel_v_V_6_load"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:41  %lhs_V_6 = sext i8 %kernel_v_V_6_load to i16

]]></node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:42  %window_V_6_load = load i8* @window_V_6, align 1

]]></node>
<StgValue><ssdm name="window_V_6_load"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:43  %rhs_V_6 = zext i8 %window_V_6_load to i16

]]></node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader_ifconv:44  %r_V_6 = mul i16 %lhs_V_6, %rhs_V_6

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="17" op_0_bw="16">
<![CDATA[
.preheader.i.preheader_ifconv:45  %tmp_27_6_cast = sext i16 %r_V_6 to i17

]]></node>
<StgValue><ssdm name="tmp_27_6_cast"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.i.preheader_ifconv:46  %tmp6 = add i17 %tmp_27_5_cast, %tmp_27_3_cast

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="18" op_0_bw="17">
<![CDATA[
.preheader.i.preheader_ifconv:47  %tmp6_cast = sext i17 %tmp6 to i18

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.i.preheader_ifconv:48  %tmp5 = add i18 %tmp6_cast, %tmp_27_4_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="19" op_0_bw="18">
<![CDATA[
.preheader.i.preheader_ifconv:49  %tmp5_cast = sext i18 %tmp5 to i19

]]></node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.i.preheader_ifconv:50  %tmp8 = add i17 %tmp_20_cast, %tmp_27_2_cast

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="18" op_0_bw="17">
<![CDATA[
.preheader.i.preheader_ifconv:51  %tmp8_cast = sext i17 %tmp8 to i18

]]></node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.i.preheader_ifconv:52  %tmp9 = add i17 %tmp_27_1_cast, %tmp_27_6_cast

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="18" op_0_bw="17">
<![CDATA[
.preheader.i.preheader_ifconv:53  %tmp9_cast = sext i17 %tmp9 to i18

]]></node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.i.preheader_ifconv:54  %tmp7 = add i18 %tmp9_cast, %tmp8_cast

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="19" op_0_bw="18">
<![CDATA[
.preheader.i.preheader_ifconv:55  %tmp7_cast = sext i18 %tmp7 to i19

]]></node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:56  %temp_v_V_6 = add i19 %tmp7_cast, %tmp5_cast

]]></node>
<StgValue><ssdm name="temp_v_V_6"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="19" op_0_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:57  %convolution_buffer_V_1_load = load i19* @convolution_buffer_V_1, align 4

]]></node>
<StgValue><ssdm name="convolution_buffer_V_1_load"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="22" op_0_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:58  %tmp_19 = sext i19 %convolution_buffer_V_1_load to i22

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="22" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:59  %tmp_20 = sext i8 %kernel_h_V_0_loc_1_load to i22

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.i.preheader_ifconv:60  %tmp_21 = mul i22 %tmp_19, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="19" op_0_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:61  %convolution_buffer_V_2_load = load i19* @convolution_buffer_V_2, align 8

]]></node>
<StgValue><ssdm name="convolution_buffer_V_2_load"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:62  store i19 %convolution_buffer_V_2_load, i19* @convolution_buffer_V_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="22" op_0_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:63  %tmp_34_1 = sext i19 %convolution_buffer_V_2_load to i22

]]></node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:64  %kernel_h_V_1_load = load i8* @kernel_h_V_1, align 1

]]></node>
<StgValue><ssdm name="kernel_h_V_1_load"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="22" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:65  %tmp_35_1 = sext i8 %kernel_h_V_1_load to i22

]]></node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.i.preheader_ifconv:66  %tmp_36_1 = mul i22 %tmp_34_1, %tmp_35_1

]]></node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="19" op_0_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:67  %convolution_buffer_V_3_load = load i19* @convolution_buffer_V_3, align 4

]]></node>
<StgValue><ssdm name="convolution_buffer_V_3_load"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:68  store i19 %convolution_buffer_V_3_load, i19* @convolution_buffer_V_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="22" op_0_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:69  %tmp_34_2 = sext i19 %convolution_buffer_V_3_load to i22

]]></node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:70  %kernel_h_V_2_load = load i8* @kernel_h_V_2, align 1

]]></node>
<StgValue><ssdm name="kernel_h_V_2_load"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="22" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:71  %tmp_35_2 = sext i8 %kernel_h_V_2_load to i22

]]></node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.i.preheader_ifconv:72  %tmp_36_2 = mul i22 %tmp_34_2, %tmp_35_2

]]></node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="19" op_0_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:73  %convolution_buffer_V_4_load = load i19* @convolution_buffer_V_4, align 16

]]></node>
<StgValue><ssdm name="convolution_buffer_V_4_load"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:74  store i19 %convolution_buffer_V_4_load, i19* @convolution_buffer_V_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="22" op_0_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:75  %tmp_34_3 = sext i19 %convolution_buffer_V_4_load to i22

]]></node>
<StgValue><ssdm name="tmp_34_3"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:76  %kernel_h_V_3_load = load i8* @kernel_h_V_3, align 1

]]></node>
<StgValue><ssdm name="kernel_h_V_3_load"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="22" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:77  %tmp_35_3 = sext i8 %kernel_h_V_3_load to i22

]]></node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.i.preheader_ifconv:78  %tmp_36_3 = mul i22 %tmp_34_3, %tmp_35_3

]]></node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="19" op_0_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:79  %convolution_buffer_V_5_load = load i19* @convolution_buffer_V_5, align 4

]]></node>
<StgValue><ssdm name="convolution_buffer_V_5_load"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:80  store i19 %convolution_buffer_V_5_load, i19* @convolution_buffer_V_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="22" op_0_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:81  %tmp_34_4 = sext i19 %convolution_buffer_V_5_load to i22

]]></node>
<StgValue><ssdm name="tmp_34_4"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:82  %kernel_h_V_4_load = load i8* @kernel_h_V_4, align 1

]]></node>
<StgValue><ssdm name="kernel_h_V_4_load"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="22" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:83  %tmp_35_4 = sext i8 %kernel_h_V_4_load to i22

]]></node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.i.preheader_ifconv:84  %tmp_36_4 = mul i22 %tmp_34_4, %tmp_35_4

]]></node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="19" op_0_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:85  %convolution_buffer_V_6_load = load i19* @convolution_buffer_V_6, align 8

]]></node>
<StgValue><ssdm name="convolution_buffer_V_6_load"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:86  store i19 %convolution_buffer_V_6_load, i19* @convolution_buffer_V_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="22" op_0_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:87  %tmp_34_5 = sext i19 %convolution_buffer_V_6_load to i22

]]></node>
<StgValue><ssdm name="tmp_34_5"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:88  %kernel_h_V_5_load = load i8* @kernel_h_V_5, align 1

]]></node>
<StgValue><ssdm name="kernel_h_V_5_load"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="22" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:89  %tmp_35_5 = sext i8 %kernel_h_V_5_load to i22

]]></node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.i.preheader_ifconv:90  %tmp_36_5 = mul i22 %tmp_34_5, %tmp_35_5

]]></node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="22" op_0_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:91  %tmp_22 = sext i19 %temp_v_V_6 to i22

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:92  %kernel_h_V_6_load = load i8* @kernel_h_V_6, align 1

]]></node>
<StgValue><ssdm name="kernel_h_V_6_load"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="22" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:93  %tmp_23 = sext i8 %kernel_h_V_6_load to i22

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.i.preheader_ifconv:94  %tmp_24 = mul i22 %tmp_22, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.i.preheader_ifconv:95  %tmp1 = add i22 %tmp_36_1, %tmp_36_2

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.i.preheader_ifconv:96  %tmp2 = add i22 %tmp1, %tmp_21

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.i.preheader_ifconv:97  %tmp3 = add i22 %tmp_36_3, %tmp_36_4

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.i.preheader_ifconv:98  %tmp4 = add i22 %tmp_36_5, %tmp_24

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.i.preheader_ifconv:99  %tmp10 = add i22 %tmp4, %tmp3

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.i.preheader_ifconv:100  %temp_h_V = add i22 %tmp10, %tmp2

]]></node>
<StgValue><ssdm name="temp_h_V"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.i.preheader_ifconv:101  store i19 %temp_v_V_6, i19* @convolution_buffer_V_6, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="23" op_0_bw="22">
<![CDATA[
.preheader.i.preheader_ifconv:110  %tmp_43_tr = sext i22 %temp_h_V to i23

]]></node>
<StgValue><ssdm name="tmp_43_tr"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="23" op_0_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:111  %tmp_44_tr = sext i8 %r_V_1 to i23

]]></node>
<StgValue><ssdm name="tmp_44_tr"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="27" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="324" st_id="6" stage="26" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="325" st_id="7" stage="25" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="326" st_id="8" stage="24" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="327" st_id="9" stage="23" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="328" st_id="10" stage="22" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="329" st_id="11" stage="21" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="330" st_id="12" stage="20" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="331" st_id="13" stage="19" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="332" st_id="14" stage="18" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="333" st_id="15" stage="17" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="334" st_id="16" stage="16" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="335" st_id="17" stage="15" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="336" st_id="18" stage="14" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="337" st_id="19" stage="13" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="338" st_id="20" stage="12" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="339" st_id="21" stage="11" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="340" st_id="22" stage="10" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="341" st_id="23" stage="9" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="342" st_id="24" stage="8" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="343" st_id="25" stage="7" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="344" st_id="26" stage="6" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="345" st_id="27" stage="5" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="346" st_id="28" stage="4" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="347" st_id="29" stage="3" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="348" st_id="30" stage="2" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="349" st_id="31" stage="1" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:112  %r_V_4 = sdiv i23 %tmp_43_tr, %tmp_44_tr

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="8" op_0_bw="23">
<![CDATA[
.preheader.i.preheader_ifconv:113  %tmp_34 = trunc i23 %r_V_4 to i8

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:114  %r_V_9 = add i8 %tmp_34, %kernel_off_V_load

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.i.preheader_ifconv:115  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %r_V_9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader_ifconv:116  br label %._crit_edge84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="354" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
