--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3279 paths analyzed, 579 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.090ns.
--------------------------------------------------------------------------------
Slack:                  12.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.037ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.AQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X16Y19.D2      net (fanout=7)        1.018   M_beta_game_boardout[0]
    SLICE_X16Y19.D       Tilo                  0.254   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y19.A1      net (fanout=1)        0.736   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y19.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y20.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.037ns (2.493ns logic, 4.544ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  13.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.869ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_8 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.CQ      Tcko                  0.430   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_8
    SLICE_X19Y21.B1      net (fanout=6)        1.240   M_beta_game_boardout[8]
    SLICE_X19Y21.B       Tilo                  0.259   beta_game/M_alu_a[8]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X18Y21.AX      net (fanout=4)        0.877   beta_game/M_alu_a[8]
    SLICE_X18Y21.BMUX    Taxb                  0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.869ns (1.968ns logic, 4.901ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  13.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.783ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.AQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X19Y19.D2      net (fanout=7)        0.763   M_beta_game_boardout[0]
    SLICE_X19Y19.D       Tilo                  0.259   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y19.A2      net (fanout=3)        0.709   beta_game/M_alu_a[0]
    SLICE_X18Y19.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y20.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.783ns (2.521ns logic, 4.262ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  13.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.707ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_7 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.430   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_7
    SLICE_X20Y20.A6      net (fanout=6)        1.057   M_beta_game_boardout[7]
    SLICE_X20Y20.A       Tilo                  0.254   beta_game/M_alu_a[7]
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X18Y20.DX      net (fanout=4)        0.812   beta_game/M_alu_a[7]
    SLICE_X18Y20.COUT    Tdxcy                 0.121   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.707ns (2.051ns logic, 4.656ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  13.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.635ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.293 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y19.BQ      Tcko                  0.430   beta_game/M_regs_q_1
                                                       beta_game/level/M_regs_q_0
    SLICE_X16Y19.D1      net (fanout=3)        0.616   beta_game/M_regs_q_0
    SLICE_X16Y19.D       Tilo                  0.254   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y19.A1      net (fanout=1)        0.736   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y19.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y20.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.635ns (2.493ns logic, 4.142ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  13.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.632ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.293 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y19.BQ      Tcko                  0.430   beta_game/M_regs_q_1
                                                       beta_game/level/M_regs_q_0
    SLICE_X19Y19.D3      net (fanout=3)        0.612   beta_game/M_regs_q_0
    SLICE_X19Y19.D       Tilo                  0.259   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y19.A2      net (fanout=3)        0.709   beta_game/M_alu_a[0]
    SLICE_X18Y19.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y20.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.632ns (2.521ns logic, 4.111ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  13.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.556ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.293 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.CQ      Tcko                  0.430   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_4
    SLICE_X16Y19.A2      net (fanout=13)       0.761   M_beta_game_boardout[4]
    SLICE_X16Y19.A       Tilo                  0.254   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X18Y20.AX      net (fanout=3)        0.797   beta_game/M_alu_a[4]
    SLICE_X18Y20.COUT    Taxcy                 0.281   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.556ns (2.211ns logic, 4.345ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  13.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.538ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.293 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_7 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.CQ      Tcko                  0.525   beta_game/M_regs_q_7
                                                       beta_game/level/M_regs_q_7
    SLICE_X20Y20.A1      net (fanout=2)        0.793   beta_game/M_regs_q_7
    SLICE_X20Y20.A       Tilo                  0.254   beta_game/M_alu_a[7]
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X18Y20.DX      net (fanout=4)        0.812   beta_game/M_alu_a[7]
    SLICE_X18Y20.COUT    Tdxcy                 0.121   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.538ns (2.146ns logic, 4.392ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  13.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.475ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_5 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.CQ      Tcko                  0.430   M_beta_game_levelout[5]
                                                       beta_game/level/M_regs_q_5
    SLICE_X13Y19.A4      net (fanout=33)       0.592   M_beta_game_levelout[5]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X18Y20.BX      net (fanout=4)        0.964   beta_game/M_alu_a[5]
    SLICE_X18Y20.COUT    Tbxcy                 0.197   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.475ns (2.132ns logic, 4.343ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  13.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.364ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.293 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_1 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y19.CQ      Tcko                  0.430   beta_game/M_regs_q_1
                                                       beta_game/level/M_regs_q_1
    SLICE_X16Y19.C1      net (fanout=2)        0.734   beta_game/M_regs_q_1
    SLICE_X16Y19.C       Tilo                  0.255   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X18Y19.BX      net (fanout=4)        0.621   beta_game/M_alu_a[1]
    SLICE_X18Y19.COUT    Tbxcy                 0.197   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y20.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.364ns (2.219ns logic, 4.145ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  13.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.298ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.293 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_2 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.AQ      Tcko                  0.525   beta_game/M_regs_q_7
                                                       beta_game/level/M_regs_q_2
    SLICE_X16Y19.B6      net (fanout=3)        0.792   beta_game/M_regs_q_2
    SLICE_X16Y19.B       Tilo                  0.254   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X18Y19.CX      net (fanout=3)        0.466   beta_game/M_alu_a[2]
    SLICE_X18Y19.COUT    Tcxcy                 0.134   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y20.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.298ns (2.250ns logic, 4.048ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  13.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.266ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.293 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DQ      Tcko                  0.430   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_5
    SLICE_X13Y19.A6      net (fanout=11)       0.383   M_beta_game_boardout[5]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X18Y20.BX      net (fanout=4)        0.964   beta_game/M_alu_a[5]
    SLICE_X18Y20.COUT    Tbxcy                 0.197   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.266ns (2.132ns logic, 4.134ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  13.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.241ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_4 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.BQ      Tcko                  0.430   M_beta_game_levelout[5]
                                                       beta_game/level/M_regs_q_4
    SLICE_X16Y19.A6      net (fanout=34)       0.446   M_beta_game_levelout[4]
    SLICE_X16Y19.A       Tilo                  0.254   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X18Y20.AX      net (fanout=3)        0.797   beta_game/M_alu_a[4]
    SLICE_X18Y20.COUT    Taxcy                 0.281   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.241ns (2.211ns logic, 4.030ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  13.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.180ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.293 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_8 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.AQ      Tcko                  0.430   beta_game/M_regs_q_9
                                                       beta_game/level/M_regs_q_8
    SLICE_X19Y21.B6      net (fanout=2)        0.551   beta_game/M_regs_q_8
    SLICE_X19Y21.B       Tilo                  0.259   beta_game/M_alu_a[8]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X18Y21.AX      net (fanout=4)        0.877   beta_game/M_alu_a[8]
    SLICE_X18Y21.BMUX    Taxb                  0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.180ns (1.968ns logic, 4.212ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  13.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.154ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.CQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_2
    SLICE_X16Y19.B4      net (fanout=7)        0.743   M_beta_game_boardout[2]
    SLICE_X16Y19.B       Tilo                  0.254   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X18Y19.CX      net (fanout=3)        0.466   beta_game/M_alu_a[2]
    SLICE_X18Y19.COUT    Tcxcy                 0.134   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y20.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.154ns (2.155ns logic, 3.999ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  13.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.084ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.293 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_3 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.BQ      Tcko                  0.430   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_3
    SLICE_X14Y19.A5      net (fanout=9)        0.235   M_beta_game_boardout[3]
    SLICE_X14Y19.A       Tilo                  0.235   beta_game/M_level_out[3]
                                                       beta_game/Mmux_M_alu_a101
    SLICE_X18Y19.DX      net (fanout=4)        0.936   beta_game/M_alu_a[3]
    SLICE_X18Y19.COUT    Tdxcy                 0.121   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y20.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.084ns (2.123ns logic, 3.961ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  13.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.076ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.BQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_1
    SLICE_X16Y19.C5      net (fanout=6)        0.446   M_beta_game_boardout[1]
    SLICE_X16Y19.C       Tilo                  0.255   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X18Y19.BX      net (fanout=4)        0.621   beta_game/M_alu_a[1]
    SLICE_X18Y19.COUT    Tbxcy                 0.197   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y20.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.076ns (2.219ns logic, 3.857ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  13.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_3_1 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.042ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.293 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_3_1 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.476   beta_game/M_level_out[3]
                                                       beta_game/level/M_regs_q_3_1
    SLICE_X14Y19.A6      net (fanout=1)        0.147   beta_game/M_level_out[3]
    SLICE_X14Y19.A       Tilo                  0.235   beta_game/M_level_out[3]
                                                       beta_game/Mmux_M_alu_a101
    SLICE_X18Y19.DX      net (fanout=4)        0.936   beta_game/M_alu_a[3]
    SLICE_X18Y19.COUT    Tdxcy                 0.121   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y20.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.042ns (2.169ns logic, 3.873ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  13.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.956ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.AQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X16Y19.D2      net (fanout=7)        1.018   M_beta_game_boardout[0]
    SLICE_X16Y19.D       Tilo                  0.254   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y19.A1      net (fanout=1)        0.736   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y19.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y20.DMUX    Tcind                 0.289   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X20Y18.C4      net (fanout=1)        0.996   beta_game/alu/M_add_out[7]
    SLICE_X20Y18.C       Tilo                  0.255   beta_game/M_regs_q_7
                                                       beta_game/alu/Mmux_out156
    SLICE_X13Y18.B2      net (fanout=1)        1.130   beta_game/M_alu_out[7]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data141
                                                       beta_game/board/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.956ns (2.073ns logic, 3.883ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  13.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.955ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_5 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.CQ      Tcko                  0.430   M_beta_game_levelout[5]
                                                       beta_game/level/M_regs_q_5
    SLICE_X18Y20.B4      net (fanout=33)       1.044   M_beta_game_levelout[5]
    SLICE_X18Y20.COUT    Topcyb                0.448   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (2.124ns logic, 3.831ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  14.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.932ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.293 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_2 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.AQ      Tcko                  0.525   beta_game/M_regs_q_7
                                                       beta_game/level/M_regs_q_2
    SLICE_X18Y19.C4      net (fanout=3)        0.955   beta_game/M_regs_q_2
    SLICE_X18Y19.COUT    Topcyc                0.325   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<2>
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y20.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.932ns (2.187ns logic, 3.745ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  14.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.857ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_6 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.BQ      Tcko                  0.430   M_beta_game_levelout[6]
                                                       beta_game/level/M_regs_q_6
    SLICE_X19Y20.C1      net (fanout=10)       0.739   M_beta_game_levelout[6]
    SLICE_X19Y20.C       Tilo                  0.259   M_beta_game_levelout[6]
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X18Y20.CX      net (fanout=3)        0.262   beta_game/M_alu_a[6]
    SLICE_X18Y20.COUT    Tcxcy                 0.134   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (2.069ns logic, 3.788ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  14.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.826ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.293 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DQ      Tcko                  0.430   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_5
    SLICE_X18Y20.B3      net (fanout=11)       0.915   M_beta_game_boardout[5]
    SLICE_X18Y20.COUT    Topcyb                0.448   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.826ns (2.124ns logic, 3.702ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  14.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.783ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.BQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_1
    SLICE_X18Y19.B1      net (fanout=6)        0.778   M_beta_game_boardout[1]
    SLICE_X18Y19.COUT    Topcyb                0.448   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<1>
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y20.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.783ns (2.215ns logic, 3.568ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  14.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.785ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_6 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AQ      Tcko                  0.430   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_6
    SLICE_X18Y20.C2      net (fanout=7)        0.997   M_beta_game_boardout[6]
    SLICE_X18Y20.COUT    Topcyc                0.325   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.785ns (2.001ns logic, 3.784ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  14.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.742ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.293 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_7 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.CQ      Tcko                  0.525   beta_game/M_regs_q_7
                                                       beta_game/level/M_regs_q_7
    SLICE_X18Y20.D5      net (fanout=2)        0.894   beta_game/M_regs_q_7
    SLICE_X18Y20.COUT    Topcyd                0.290   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<7>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (2.061ns logic, 3.681ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  14.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.762ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_6 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AQ      Tcko                  0.430   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_6
    SLICE_X19Y20.C6      net (fanout=7)        0.644   M_beta_game_boardout[6]
    SLICE_X19Y20.C       Tilo                  0.259   M_beta_game_levelout[6]
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X18Y20.CX      net (fanout=3)        0.262   beta_game/M_alu_a[6]
    SLICE_X18Y20.COUT    Tcxcy                 0.134   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.762ns (2.069ns logic, 3.693ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  14.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.748ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_8 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.CQ      Tcko                  0.430   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_8
    SLICE_X18Y21.A1      net (fanout=6)        1.046   M_beta_game_boardout[8]
    SLICE_X18Y21.BMUX    Topab                 0.519   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_lut<8>
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.748ns (1.918ns logic, 3.830ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  14.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.718ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.293 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.CQ      Tcko                  0.430   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_4
    SLICE_X18Y20.A4      net (fanout=13)       0.783   M_beta_game_boardout[4]
    SLICE_X18Y20.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<4>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y21.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y18.B1      net (fanout=1)        1.008   beta_game/alu/M_add_out[9]
    SLICE_X15Y18.BMUX    Tilo                  0.337   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y18.C6      net (fanout=1)        0.408   beta_game/alu/N51
    SLICE_X19Y18.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X13Y18.D6      net (fanout=1)        1.368   beta_game/M_alu_out[9]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.718ns (2.148ns logic, 3.570ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  14.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.702ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.AQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X19Y19.D2      net (fanout=7)        0.763   M_beta_game_boardout[0]
    SLICE_X19Y19.D       Tilo                  0.259   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y19.A2      net (fanout=3)        0.709   beta_game/M_alu_a[0]
    SLICE_X18Y19.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y20.DMUX    Tcind                 0.289   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X20Y18.C4      net (fanout=1)        0.996   beta_game/alu/M_add_out[7]
    SLICE_X20Y18.C       Tilo                  0.255   beta_game/M_regs_q_7
                                                       beta_game/alu/Mmux_out156
    SLICE_X13Y18.B2      net (fanout=1)        1.130   beta_game/M_alu_out[7]
    SLICE_X13Y18.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data141
                                                       beta_game/board/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.702ns (2.101ns logic, 3.601ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[3]/CLK
  Logical resource: M_blink_q_0/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[3]/CLK
  Logical resource: M_blink_q_1/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[3]/CLK
  Logical resource: M_blink_q_2/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[3]/CLK
  Logical resource: M_blink_q_3/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[7]/CLK
  Logical resource: M_blink_q_4/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[7]/CLK
  Logical resource: M_blink_q_5/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[7]/CLK
  Logical resource: M_blink_q_6/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[7]/CLK
  Logical resource: M_blink_q_7/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[11]/CLK
  Logical resource: M_blink_q_8/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[11]/CLK
  Logical resource: M_blink_q_9/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[11]/CLK
  Logical resource: M_blink_q_10/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[11]/CLK
  Logical resource: M_blink_q_11/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[15]/CLK
  Logical resource: M_blink_q_12/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[15]/CLK
  Logical resource: M_blink_q_13/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[15]/CLK
  Logical resource: M_blink_q_14/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[15]/CLK
  Logical resource: M_blink_q_15/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[19]/CLK
  Logical resource: M_blink_q_16/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[19]/CLK
  Logical resource: M_blink_q_17/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[19]/CLK
  Logical resource: M_blink_q_18/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[19]/CLK
  Logical resource: M_blink_q_19/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[23]/CLK
  Logical resource: M_blink_q_20/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[23]/CLK
  Logical resource: M_blink_q_21/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[23]/CLK
  Logical resource: M_blink_q_22/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[23]/CLK
  Logical resource: M_blink_q_23/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[27]/CLK
  Logical resource: M_blink_q_24/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[27]/CLK
  Logical resource: M_blink_q_25/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[27]/CLK
  Logical resource: M_blink_q_26/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[27]/CLK
  Logical resource: M_blink_q_27/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display_1/M_board_q[3]/CLK
  Logical resource: display_1/M_board_q_0/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.090|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3279 paths, 0 nets, and 634 connections

Design statistics:
   Minimum period:   7.090ns{1}   (Maximum frequency: 141.044MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec  3 21:15:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 406 MB



