// Seed: 1875626728
module module_0;
  wire id_1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2[1] = id_4 ? id_5 : (id_5);
  wand id_8;
  assign id_7[1] = (1 & id_8);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2
);
  module_0 modCall_1 ();
  tri0 id_4;
  assign id_4 = 1;
endmodule
