
---------- Begin Simulation Statistics ----------
final_tick                               118204828672                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 270644                       # Simulator instruction rate (inst/s)
host_mem_usage                                8595016                       # Number of bytes of host memory used
host_op_rate                                   323729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   964.82                       # Real time elapsed on the host
host_tick_rate                              122514698                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   261123586                       # Number of instructions simulated
sim_ops                                     312340919                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118205                       # Number of seconds simulated
sim_ticks                                118204828672                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  62626221                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 61925989                       # number of cc regfile writes
system.cpu.committedInsts                   261123586                       # Number of Instructions Simulated
system.cpu.committedOps                     312340919                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.951004                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.951004                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                         7220553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1872519                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 33205039                       # Number of branches executed
system.cpu.iew.exec_nop                        244239                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.316001                       # Inst execution rate
system.cpu.iew.exec_refs                    105343722                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   37282887                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8089588                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              67822985                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             177305                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             38642653                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           335652048                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              68060835                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4173709                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             326801785                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 535603                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 60249                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1808759                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                751576                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          22480                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1044370                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         828149                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 304470639                       # num instructions consuming a value
system.cpu.iew.wb_count                     322478486                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.639239                       # average fanout of values written-back
system.cpu.iew.wb_producers                 194629444                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.298591                       # insts written-back per cycle
system.cpu.iew.wb_sent                      322836204                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                359559379                       # number of integer regfile reads
system.cpu.int_regfile_writes               212814378                       # number of integer regfile writes
system.cpu.ipc                               1.051521                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.051521                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4664349      1.41%      1.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             179317138     54.18%     55.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1824767      0.55%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 91819      0.03%     56.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 604      0.00%     56.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   4      0.00%     56.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 605      0.00%     56.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 606      0.00%     56.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               6518      0.00%     56.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd             16019993      4.84%     61.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc           3397414      1.03%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              5257557      1.59%     63.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp              1660055      0.50%     64.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    1      0.00%     64.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             4556225      1.38%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult              408937      0.12%     65.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc          2871354      0.87%     66.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift            4086908      1.23%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             69218483     20.91%     88.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            37592157     11.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              330975494                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    30088583                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.090909                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6262205     20.81%     20.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 359942      1.20%     22.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   15848      0.05%     22.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     22.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     22.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     22.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     22.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                  860      0.00%     22.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     22.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                1984170      6.59%     28.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc              981669      3.26%     31.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                 728038      2.42%     34.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                 260506      0.87%     35.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                956612      3.18%     38.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                 73674      0.24%     38.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc             487566      1.62%     40.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift               243581      0.81%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     41.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 661343      2.20%     43.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              17072569     56.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              296716889                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          813388790                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    267371117                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         300106395                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  335230503                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 330975494                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              177306                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        23066889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            190793                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1164                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     19248809                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     241108920                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.372722                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.291742                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            81596425     33.84%     33.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            57214577     23.73%     57.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            51841323     21.50%     79.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            34955227     14.50%     93.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            12578100      5.22%     98.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2648727      1.10%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              266120      0.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                7533      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 888      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       241108920                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.332808                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               59682839                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads          119950494                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     55107369                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          58390739                       # Number of vector instruction queue writes
system.cpu.l2bus.snoop_filter.hit_multi_requests          241                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops           35                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests      2294479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops       685091                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests      4334275                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops       685126                       # Total number of snoops made to the snoop filter.
system.cpu.memDep0.conflictingLoads           1278675                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2316461                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             67822985                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            38642653                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               793807817                       # number of misc regfile reads
system.cpu.misc_regfile_writes                2812182                       # number of misc regfile writes
system.cpu.numCycles                        248329473                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          323359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                118620853                       # number of vector regfile reads
system.cpu.vec_regfile_writes                62902725                       # number of vector regfile writes
system.cpu.workload.numSyscalls                  3252                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        54473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        140294                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           476                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                37676685                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27556027                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1821486                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             17610145                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                17369926                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.635906                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2653111                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                762                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1080612                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             828298                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           252314                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       185918                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        20815804                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          176142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1783411                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    237610621                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.315482                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.582327                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       115791216     48.73%     48.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        39575080     16.66%     65.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        21238965      8.94%     74.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13501865      5.68%     80.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        47503495     19.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    237610621                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            261355252                       # Number of instructions committed
system.cpu.commit.opsCommitted              312572585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    98809553                       # Number of memory references committed
system.cpu.commit.loads                      62331783                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                      172889                       # Number of memory barriers committed
system.cpu.commit.branches                   31807263                       # Number of branches committed
system.cpu.commit.vector                     54636285                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   252033072                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2271524                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      4622819      1.48%      1.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    169455971     54.21%     55.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      1797855      0.58%     56.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        91417      0.03%     56.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          604      0.00%     56.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            4      0.00%     56.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          605      0.00%     56.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     56.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv          606      0.00%     56.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc         6515      0.00%     56.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd     15769919      5.05%     61.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc      3381077      1.08%     62.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      5207849      1.67%     64.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp      1592821      0.51%     64.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            1      0.00%     64.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      4483099      1.43%     66.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult       408442      0.13%     66.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc      2870682      0.92%     67.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift      4072746      1.30%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     62331783     19.94%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     36477770     11.67%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    312572585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      47503495                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     98488902                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         98488902                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     98575713                       # number of overall hits
system.cpu.dcache.overall_hits::total        98575713                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2690801                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2690801                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2693940                       # number of overall misses
system.cpu.dcache.overall_misses::total       2693940                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  53569965231                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53569965231                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  53569965231                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53569965231                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    101179703                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    101179703                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    101269653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    101269653                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026594                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026594                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026602                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026602                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19908.557055                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19908.557055                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19885.359448                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19885.359448                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       751148                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        54254                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            116282                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             742                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.459710                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.118598                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches            105737                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      1339743                       # number of writebacks
system.cpu.dcache.writebacks::total           1339743                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1501224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1501224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1501224                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1501224                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1189577                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1189577                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1192716                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       490872                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1683588                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25668151416                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25668151416                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25690800448                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  13357223720                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39048024168                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011757                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011757                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011778                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016625                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21577.545141                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21577.545141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21539.746635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 27211.215388                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23193.337187                       # average overall mshr miss latency
system.cpu.dcache.replacements                1543965                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     63928204                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        63928204                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       842811                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        842811                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12185785164                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12185785164                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     64771015                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     64771015                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14458.502753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14458.502753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       282318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       282318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       560493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       560493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7227637788                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7227637788                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12895.143718                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12895.143718                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     34489211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       34489211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1632270                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1632270                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  31548980385                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31548980385                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     36121481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36121481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045188                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045188                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19328.285385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19328.285385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1138961                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1138961                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       493309                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       493309                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12308857157                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12308857157                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 24951.616851                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24951.616851                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        86811                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         86811                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3139                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3139                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        89950                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        89950                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.034897                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.034897                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3139                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3139                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     22649032                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     22649032                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.034897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.034897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data  7215.365403                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  7215.365403                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       490872                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       490872                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  13357223720                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  13357223720                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 27211.215388                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 27211.215388                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data        71487                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total        71487                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data       215720                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       215720                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   9835199682                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   9835199682                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       287207                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       287207                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.751096                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.751096                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 45592.433163                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 45592.433163                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data        79945                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total        79945                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data       135775                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total       135775                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   6131656471                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   6131656471                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.472743                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.472743                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 45160.423281                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 45160.423281                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       172906                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       172906                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          296                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          296                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data      5762456                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      5762456                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       173202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       173202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001709                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001709                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 19467.756757                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19467.756757                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data          291                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          291                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       452200                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       452200                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000029                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        90440                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        90440                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       172701                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       172701                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_misses::.cpu.data          187                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total          187                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_miss_latency::.cpu.data      1691228                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total      1691228                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       172888                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       172888                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_miss_rate::.cpu.data     0.001082                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.001082                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_miss_latency::.cpu.data         9044                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         9044                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_mshr_misses::.cpu.data          187                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total          187                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_miss_latency::.cpu.data      1335180                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total      1335180                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_rate::.cpu.data     0.001082                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.001082                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu.data         7140                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         7140                       # average StoreCondReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pfIssued         1448829                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified      2758887                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit       812240                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        595501                       # number of prefetches that crossed the page
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2047.239643                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           100753406                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1546013                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             65.169831                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            283220                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1370.782646                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   676.456996                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.669327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.330301                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          554                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024         1494                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          837                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          606                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.270508                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.729492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         408008985                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        408008985                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 77650512                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              59873438                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  80636933                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              21139278                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1808759                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             16668857                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 38875                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              345346311                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               6701448                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             8                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles          104050511                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      303464716                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    37676685                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           20851335                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     135211478                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3693680                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                    9                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            67                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  91589003                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                804257                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          241108920                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.491702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.773228                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                128780217     53.41%     53.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 15533039      6.44%     59.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 15872570      6.58%     66.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 11307849      4.69%     71.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 69615245     28.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            241108920                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.151721                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.222025                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     91074269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         91074269                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     91074269                       # number of overall hits
system.cpu.icache.overall_hits::total        91074269                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       514734                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         514734                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       514734                       # number of overall misses
system.cpu.icache.overall_misses::total        514734                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  10968307587                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10968307587                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  10968307587                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10968307587                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     91589003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     91589003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     91589003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     91589003                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005620                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005620                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005620                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005620                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 21308.690677                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21308.690677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 21308.690677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21308.690677                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1650                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           50                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst        21479                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        21479                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        21479                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        21479                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       493255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       493255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       493255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       493255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10152435495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10152435495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10152435495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10152435495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005386                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005386                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005386                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005386                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 20582.529310                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20582.529310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 20582.529310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20582.529310                       # average overall mshr miss latency
system.cpu.icache.replacements                 492742                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     91074269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        91074269                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       514734                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        514734                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  10968307587                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10968307587                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     91589003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     91589003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005620                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005620                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 21308.690677                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21308.690677                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        21479                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        21479                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       493255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       493255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10152435495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10152435495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005386                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005386                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 20582.529310                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20582.529310                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.702540                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            91567523                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            493254                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            185.639697                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             96628                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.702540                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         366849266                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        366849266                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             8                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp         1545489                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty      2239795                       # Transaction distribution
system.cpu.l2bus.trans_dist::CleanEvict       1591946                       # Transaction distribution
system.cpu.l2bus.trans_dist::HardPFReq         121288                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq        176323                       # Transaction distribution
system.cpu.l2bus.trans_dist::SCUpgradeReq          187                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp       176510                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq         387127                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp        387127                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadCleanReq       493255                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq      1052235                       # Transaction distribution
system.cpu.l2bus.trans_dist::InvalidateReq       181763                       # Transaction distribution
system.cpu.l2bus.trans_dist::InvalidateResp       181763                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port      1479251                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      5139235                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total             6618486                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port     31568256                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    177862720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total            209430976                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                       1916322                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic                57603328                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples        4207742                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.162891                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.369289                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0              3522374     83.71%     83.71% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1               685333     16.29%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                   35      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total          4207742                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy       3373752782                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization            2.9                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy       705407912                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.6                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy      2226058984                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           1.9                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.cpu.inst       125740                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data       493075                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.dcache.prefetcher       173648                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total          792463                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst       125740                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data       493075                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.dcache.prefetcher       173648                       # number of overall hits
system.cpu.l2cache.overall_hits::total         792463                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst       367515                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data       457143                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.dcache.prefetcher       315496                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       1140154                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst       367515                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data       457143                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.dcache.prefetcher       315496                       # number of overall misses
system.cpu.l2cache.overall_misses::total      1140154                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.cpu.inst   8835512000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data  10469441480                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.dcache.prefetcher  10866253976                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total  30171207456                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst   8835512000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data  10469441480                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.dcache.prefetcher  10866253976                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total  30171207456                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst       493255                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data       950218                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.dcache.prefetcher       489144                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      1932617                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst       493255                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data       950218                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.dcache.prefetcher       489144                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      1932617                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.745081                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.481093                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.644996                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.589953                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.745081                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.481093                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.644996                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.589953                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 24041.228249                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 22901.896081                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 34441.812181                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 26462.396708                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 24041.228249                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 22901.896081                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 34441.812181                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 26462.396708                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.unused_prefetches            35453                       # number of HardPF blocks evicted w/o reference
system.cpu.l2cache.writebacks::.writebacks       847800                       # number of writebacks
system.cpu.l2cache.writebacks::total           847800                       # number of writebacks
system.cpu.l2cache.demand_mshr_hits::.cpu.data        37843                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher        24538                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total        62381                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data        37843                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher        24538                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total        62381                       # number of overall MSHR hits
system.cpu.l2cache.demand_mshr_misses::.cpu.inst       367515                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data       419300                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher       290958                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      1077773                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst       367515                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data       419300                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher       290958                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.l2cache.prefetcher       121151                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      1198924                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst   7261033581                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data   8227165316                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher   8131168166                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  23619367063                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst   7261033581                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data   8227165316                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   8131168166                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher   3667626906                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total  27286993969                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.745081                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.441267                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.594831                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.557675                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.745081                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.441267                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.594831                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.620363                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 19757.108094                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 19621.190832                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 27946.192117                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 21914.973805                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 19757.108094                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 19621.190832                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 27946.192117                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 30273.187229                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 22759.569388                       # average overall mshr miss latency
system.cpu.l2cache.replacements               1742029                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks      1339743                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      1339743                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      1339743                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      1339743                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.CleanEvict_mshr_misses::.writebacks       207000                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total       207000                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.HardPFReq_mshr_misses::.cpu.l2cache.prefetcher       121151                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total       121151                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_miss_latency::.cpu.l2cache.prefetcher   3667626906                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total   3667626906                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 30273.187229                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 30273.187229                       # average HardPFReq mshr miss latency
system.cpu.l2cache.UpgradeReq_hits::.cpu.data       175805                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total       175805                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_misses::.cpu.data          518                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total          518                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_accesses::.cpu.data       176323                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total       176323                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_miss_rate::.cpu.data     0.002938                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.002938                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.cpu.data          518                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total          518                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data      9862763                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total      9862763                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.002938                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.002938                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 19040.083012                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19040.083012                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_hits::.cpu.data          187                       # number of SCUpgradeReq hits
system.cpu.l2cache.SCUpgradeReq_hits::total          187                       # number of SCUpgradeReq hits
system.cpu.l2cache.SCUpgradeReq_accesses::.cpu.data          187                       # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::total          187                       # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_hits::.cpu.data        82702                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::.cpu.dcache.prefetcher          207                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total        82909                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data       303881                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::.cpu.dcache.prefetcher          337                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       304218                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data   6782950000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.dcache.prefetcher      7460348                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   6790410348                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.cpu.data       386583                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.dcache.prefetcher          544                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       387127                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.786069                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.dcache.prefetcher     0.619485                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.785835                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 22321.073052                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.dcache.prefetcher 22137.531157                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 22320.869732                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_hits::.cpu.data        37746                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::.cpu.dcache.prefetcher           30                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total        37776                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data       266135                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.dcache.prefetcher          307                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       266442                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   5198178993                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.dcache.prefetcher      5845767                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   5204024760                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.688429                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.564338                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.688255                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 19532.113375                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 19041.586319                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 19531.548179                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_hits::.cpu.inst       125740                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total       125740                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_misses::.cpu.inst       367515                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total       367515                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_miss_latency::.cpu.inst   8835512000                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total   8835512000                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_accesses::.cpu.inst       493255                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total       493255                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_miss_rate::.cpu.inst     0.745081                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.745081                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::.cpu.inst 24041.228249                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 24041.228249                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_mshr_misses::.cpu.inst       367515                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total       367515                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::.cpu.inst   7261033581                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total   7261033581                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.745081                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.745081                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 19757.108094                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 19757.108094                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data       410373                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher       173441                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       583814                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data       153262                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher       315159                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total       468421                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data   3686491480                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  10858793628                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total  14545285108                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data       563635                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher       488600                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      1052235                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.271917                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.645025                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.445168                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 24053.525858                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 34454.969168                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 31051.735742                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data           97                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher        24508                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total        24605                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data       153165                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       290651                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       443816                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   3028986323                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   8125322399                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  11154308722                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.271745                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.594865                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.421784                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 19775.969203                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 27955.597603                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 25132.732308                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.InvalidateReq_hits::.cpu.data       103619                       # number of InvalidateReq hits
system.cpu.l2cache.InvalidateReq_hits::.cpu.dcache.prefetcher          872                       # number of InvalidateReq hits
system.cpu.l2cache.InvalidateReq_hits::total       104491                       # number of InvalidateReq hits
system.cpu.l2cache.InvalidateReq_misses::.cpu.data        76416                       # number of InvalidateReq misses
system.cpu.l2cache.InvalidateReq_misses::.cpu.dcache.prefetcher          856                       # number of InvalidateReq misses
system.cpu.l2cache.InvalidateReq_misses::total        77272                       # number of InvalidateReq misses
system.cpu.l2cache.InvalidateReq_miss_latency::.cpu.data    669267424                       # number of InvalidateReq miss cycles
system.cpu.l2cache.InvalidateReq_miss_latency::.cpu.dcache.prefetcher       505512                       # number of InvalidateReq miss cycles
system.cpu.l2cache.InvalidateReq_miss_latency::total    669772936                       # number of InvalidateReq miss cycles
system.cpu.l2cache.InvalidateReq_accesses::.cpu.data       180035                       # number of InvalidateReq accesses(hits+misses)
system.cpu.l2cache.InvalidateReq_accesses::.cpu.dcache.prefetcher         1728                       # number of InvalidateReq accesses(hits+misses)
system.cpu.l2cache.InvalidateReq_accesses::total       181763                       # number of InvalidateReq accesses(hits+misses)
system.cpu.l2cache.InvalidateReq_miss_rate::.cpu.data     0.424451                       # miss rate for InvalidateReq accesses
system.cpu.l2cache.InvalidateReq_miss_rate::.cpu.dcache.prefetcher     0.495370                       # miss rate for InvalidateReq accesses
system.cpu.l2cache.InvalidateReq_miss_rate::total     0.425125                       # miss rate for InvalidateReq accesses
system.cpu.l2cache.InvalidateReq_avg_miss_latency::.cpu.data  8758.210637                       # average InvalidateReq miss latency
system.cpu.l2cache.InvalidateReq_avg_miss_latency::.cpu.dcache.prefetcher   590.551402                       # average InvalidateReq miss latency
system.cpu.l2cache.InvalidateReq_avg_miss_latency::total  8667.731339                       # average InvalidateReq miss latency
system.cpu.l2cache.InvalidateReq_mshr_hits::.cpu.data         3264                       # number of InvalidateReq MSHR hits
system.cpu.l2cache.InvalidateReq_mshr_hits::.cpu.dcache.prefetcher            9                       # number of InvalidateReq MSHR hits
system.cpu.l2cache.InvalidateReq_mshr_hits::total         3273                       # number of InvalidateReq MSHR hits
system.cpu.l2cache.InvalidateReq_mshr_misses::.cpu.data        73152                       # number of InvalidateReq MSHR misses
system.cpu.l2cache.InvalidateReq_mshr_misses::.cpu.dcache.prefetcher          847                       # number of InvalidateReq MSHR misses
system.cpu.l2cache.InvalidateReq_mshr_misses::total        73999                       # number of InvalidateReq MSHR misses
system.cpu.l2cache.InvalidateReq_mshr_miss_latency::.cpu.data   2951717364                       # number of InvalidateReq MSHR miss cycles
system.cpu.l2cache.InvalidateReq_mshr_miss_latency::.cpu.dcache.prefetcher     16974205                       # number of InvalidateReq MSHR miss cycles
system.cpu.l2cache.InvalidateReq_mshr_miss_latency::total   2968691569                       # number of InvalidateReq MSHR miss cycles
system.cpu.l2cache.InvalidateReq_mshr_miss_rate::.cpu.data     0.406321                       # mshr miss rate for InvalidateReq accesses
system.cpu.l2cache.InvalidateReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.490162                       # mshr miss rate for InvalidateReq accesses
system.cpu.l2cache.InvalidateReq_mshr_miss_rate::total     0.407118                       # mshr miss rate for InvalidateReq accesses
system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 40350.467028                       # average InvalidateReq mshr miss latency
system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 20040.383707                       # average InvalidateReq mshr miss latency
system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::total 40117.995770                       # average InvalidateReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.pfIssued         280265                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfIdentified       310411                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfBufferHit        13187                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage       108777                       # number of prefetches that crossed the page
system.cpu.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         4045.530982                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            4099472                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs          1853887                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             2.211285                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            91868                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks  1402.980253                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   899.543077                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   960.391029                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   557.995670                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.l2cache.prefetcher   224.620953                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.342524                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.219615                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.234470                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.136229                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.054839                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.987678                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         1235                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1024         2860                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1          492                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          721                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::3           12                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1         1333                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         1337                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.301514                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.698242                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         36472735                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        36472735                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1069151                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5491202                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                10511                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               22480                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2164883                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               242604                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  80316                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 118204828672                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1808759                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 92219528                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                19911354                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        7448639                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  86206463                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              33514177                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              338875202                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               3456430                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   458                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               25072596                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 251508                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           357374636                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   651291175                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                373292670                       # Number of integer rename lookups
system.cpu.rename.vecLookups                121666212                       # Number of vector rename lookups
system.cpu.rename.committedMaps             329292605                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 28082031                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                  284512                       # count of serializing insts renamed
system.cpu.rename.tempSerializing              177617                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  64425301                       # count of insts added to the skid buffer
system.cpu.rob.reads                        523438731                       # The number of ROB reads
system.cpu.rob.writes                       670278881                       # The number of ROB writes
system.cpu.thread_0.numInsts                261123586                       # Number of Instructions committed
system.cpu.thread_0.numOps                  312340919                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l3cache.demand_hits::.cpu.inst          364056                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data          416564                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.dcache.prefetcher       275173                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.l2cache.prefetcher       106887                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             1162680                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst         364056                       # number of overall hits
system.l3cache.overall_hits::.cpu.data         416564                       # number of overall hits
system.l3cache.overall_hits::.cpu.dcache.prefetcher       275173                       # number of overall hits
system.l3cache.overall_hits::.cpu.l2cache.prefetcher       106887                       # number of overall hits
system.l3cache.overall_hits::total            1162680                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst          3458                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2738                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.dcache.prefetcher        15787                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.l2cache.prefetcher        12399                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             34382                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         3458                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2738                       # number of overall misses
system.l3cache.overall_misses::.cpu.dcache.prefetcher        15787                       # number of overall misses
system.l3cache.overall_misses::.cpu.l2cache.prefetcher        12399                       # number of overall misses
system.l3cache.overall_misses::total            34382                       # number of overall misses
system.l3cache.demand_miss_latency::.cpu.inst    312231115                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    271906010                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.dcache.prefetcher   2746885199                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.l2cache.prefetcher   2099026858                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   5430049182                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    312231115                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    271906010                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.dcache.prefetcher   2746885199                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.l2cache.prefetcher   2099026858                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   5430049182                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst       367514                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data       419302                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.dcache.prefetcher       290960                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.l2cache.prefetcher       119286                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1197062                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst       367514                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data       419302                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.dcache.prefetcher       290960                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.l2cache.prefetcher       119286                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1197062                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.009409                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.006530                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.dcache.prefetcher     0.054258                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.l2cache.prefetcher     0.103943                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.028722                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.009409                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.006530                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.dcache.prefetcher     0.054258                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.l2cache.prefetcher     0.103943                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.028722                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.cpu.inst 90292.398785                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 99308.257852                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 173996.655413                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.l2cache.prefetcher 169290.011936                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 157932.906230                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 90292.398785                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 99308.257852                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 173996.655413                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.l2cache.prefetcher 169290.011936                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 157932.906230                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          52252                       # number of writebacks
system.l3cache.writebacks::total                52252                       # number of writebacks
system.l3cache.demand_mshr_misses::.cpu.inst         3458                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2738                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.dcache.prefetcher        15787                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.l2cache.prefetcher        12399                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        34382                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         3458                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2738                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.dcache.prefetcher        15787                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.l2cache.prefetcher        12399                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        34382                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.cpu.inst    262850875                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    232807370                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher   2521190339                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.l2cache.prefetcher   1920960713                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   4937809297                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    262850875                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    232807370                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   2521190339                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher   1920960713                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   4937809297                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.009409                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.006530                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.054258                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.l2cache.prefetcher     0.103943                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.028722                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.009409                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.006530                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.054258                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher     0.103943                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.028722                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 76012.398785                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 85028.257852                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 159700.407867                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 154928.680781                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 143616.115904                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 76012.398785                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 85028.257852                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 159700.407867                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 154928.680781                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 143616.115904                       # average overall mshr miss latency
system.l3cache.replacements                     53005                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       847800                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       847800                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       847800                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       847800                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.CleanEvict_mshr_misses::.writebacks          458                       # number of CleanEvict MSHR misses
system.l3cache.CleanEvict_mshr_misses::total          458                       # number of CleanEvict MSHR misses
system.l3cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3cache.UpgradeReq_hits::.cpu.data          518                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             518                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.cpu.data          518                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          518                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.cpu.data       264801                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.cpu.dcache.prefetcher          307                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           265108                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu.data         1336                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1336                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    139785637                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    139785637                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data       266137                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.dcache.prefetcher          307                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       266444                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.005020                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.005014                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 104629.967814                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 104629.967814                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.cpu.data         1336                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1336                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    120707557                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    120707557                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.005020                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.005014                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 90349.967814                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 90349.967814                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.cpu.inst       364056                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data       151763                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.dcache.prefetcher       274866                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.l2cache.prefetcher       106887                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       897572                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst         3458                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         1402                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.dcache.prefetcher        15787                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.l2cache.prefetcher        12399                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        33046                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    312231115                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    132120373                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher   2746885199                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.l2cache.prefetcher   2099026858                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   5290263545                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst       367514                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data       153165                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher       290653                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.l2cache.prefetcher       119286                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       930618                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.009409                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.009154                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.054316                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.l2cache.prefetcher     0.103943                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.035510                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 90292.398785                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 94237.070613                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 173996.655413                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.l2cache.prefetcher 169290.011936                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 160087.863735                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         3458                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         1402                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher        15787                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.l2cache.prefetcher        12399                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        33046                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    262850875                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    112099813                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   2521190339                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.l2cache.prefetcher   1920960713                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   4817101740                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.009409                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.009154                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.054316                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.l2cache.prefetcher     0.103943                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.035510                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 76012.398785                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79957.070613                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 159700.407867                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 154928.680781                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 145769.586032                       # average ReadSharedReq mshr miss latency
system.l3cache.InvalidateReq_hits::.cpu.data        21744                       # number of InvalidateReq hits
system.l3cache.InvalidateReq_hits::.cpu.dcache.prefetcher          817                       # number of InvalidateReq hits
system.l3cache.InvalidateReq_hits::total        22561                       # number of InvalidateReq hits
system.l3cache.InvalidateReq_misses::.cpu.data        51409                       # number of InvalidateReq misses
system.l3cache.InvalidateReq_misses::.cpu.dcache.prefetcher           30                       # number of InvalidateReq misses
system.l3cache.InvalidateReq_misses::total        51439                       # number of InvalidateReq misses
system.l3cache.InvalidateReq_accesses::.cpu.data        73153                       # number of InvalidateReq accesses(hits+misses)
system.l3cache.InvalidateReq_accesses::.cpu.dcache.prefetcher          847                       # number of InvalidateReq accesses(hits+misses)
system.l3cache.InvalidateReq_accesses::total        74000                       # number of InvalidateReq accesses(hits+misses)
system.l3cache.InvalidateReq_miss_rate::.cpu.data     0.702760                       # miss rate for InvalidateReq accesses
system.l3cache.InvalidateReq_miss_rate::.cpu.dcache.prefetcher     0.035419                       # miss rate for InvalidateReq accesses
system.l3cache.InvalidateReq_miss_rate::total     0.695122                       # miss rate for InvalidateReq accesses
system.l3cache.InvalidateReq_mshr_misses::.cpu.data        51409                       # number of InvalidateReq MSHR misses
system.l3cache.InvalidateReq_mshr_misses::.cpu.dcache.prefetcher           30                       # number of InvalidateReq MSHR misses
system.l3cache.InvalidateReq_mshr_misses::total        51439                       # number of InvalidateReq MSHR misses
system.l3cache.InvalidateReq_mshr_miss_latency::.cpu.data   1062651156                       # number of InvalidateReq MSHR miss cycles
system.l3cache.InvalidateReq_mshr_miss_latency::.cpu.dcache.prefetcher       642481                       # number of InvalidateReq MSHR miss cycles
system.l3cache.InvalidateReq_mshr_miss_latency::total   1063293637                       # number of InvalidateReq MSHR miss cycles
system.l3cache.InvalidateReq_mshr_miss_rate::.cpu.data     0.702760                       # mshr miss rate for InvalidateReq accesses
system.l3cache.InvalidateReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.035419                       # mshr miss rate for InvalidateReq accesses
system.l3cache.InvalidateReq_mshr_miss_rate::total     0.695122                       # mshr miss rate for InvalidateReq accesses
system.l3cache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 20670.527651                       # average InvalidateReq mshr miss latency
system.l3cache.InvalidateReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 21416.033333                       # average InvalidateReq mshr miss latency
system.l3cache.InvalidateReq_avg_mshr_miss_latency::total 20670.962441                       # average InvalidateReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            32600.225695                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2525391                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               108290                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                23.320630                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                77588                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 19150.788698                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.inst  2416.674616                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1546.790811                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.dcache.prefetcher  7833.557377                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.l2cache.prefetcher  1652.414192                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.584436                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.inst     0.073751                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.047204                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.dcache.prefetcher     0.239061                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.050428                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.994880                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1022        13111                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_blocks::1024        19613                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1022::2           45                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1022::3          659                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1022::4        12394                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        18662                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1022     0.400116                       # Percentage of cache occupancy per task id
system.l3cache.tags.occ_task_id_percent::1024     0.598541                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             41344898                       # Number of tag accesses
system.l3cache.tags.data_accesses            41344898                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples     52252.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      3458.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2738.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.dcache.prefetcher::samples     15787.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.l2cache.prefetcher::samples     12399.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.002612362454                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          2133                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          2133                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                97529                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               50665                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        34382                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       52252                       # Number of write requests accepted
system.mem_ctrl.readBursts                      34382                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     52252                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        3.97                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.94                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                       1469                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  34382                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 52252                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     6484                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     4105                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     3188                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                     2641                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                     2144                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                     1716                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                     1450                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                     1170                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                     1005                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                      990                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                     976                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                     969                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                     961                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                     951                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                     959                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                     943                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                     791                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                     764                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                     754                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                     711                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                     705                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     813                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     885                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    1010                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1112                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1179                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1243                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1332                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1365                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1432                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1516                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    1556                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    1621                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    1612                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    1681                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    2380                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1692                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1717                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1660                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                     527                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                     505                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                     547                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                     522                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                     556                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                     613                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                     593                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                     638                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                     671                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                     661                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                     681                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                     811                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                     794                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                     777                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                     782                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                     777                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                     799                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                     824                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                     860                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                     907                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                     926                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                    1028                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                    1040                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                    1000                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                     941                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                     920                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                     870                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                    1251                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                     889                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                    1485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                    2236                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples         2133                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       16.118143                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     247.270264                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511           2132     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::11264-11775            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           2133                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         2133                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       24.488045                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      20.709926                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev      25.538065                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16-23           1753     82.18%     82.18% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24-31            181      8.49%     90.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::32-39             48      2.25%     92.92% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::40-47             31      1.45%     94.37% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::48-55             13      0.61%     94.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::56-63             11      0.52%     95.50% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::64-71             12      0.56%     96.06% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::72-79              5      0.23%     96.30% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::80-87             10      0.47%     96.77% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::88-95             10      0.47%     97.23% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::96-103            11      0.52%     97.75% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::104-111            7      0.33%     98.08% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::112-119            4      0.19%     98.27% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::120-127            4      0.19%     98.45% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::128-135            3      0.14%     98.59% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::136-143            2      0.09%     98.69% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::144-151            2      0.09%     98.78% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::152-159            4      0.19%     98.97% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::160-167            4      0.19%     99.16% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::168-175            2      0.09%     99.25% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::176-183            1      0.05%     99.30% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::184-191            1      0.05%     99.34% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::192-199            2      0.09%     99.44% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::200-207            1      0.05%     99.48% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::208-215            2      0.09%     99.58% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::216-223            2      0.09%     99.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::232-239            2      0.09%     99.77% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::256-263            1      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::272-279            2      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::280-287            1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::288-295            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           2133                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                  2200448                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               3344128                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                      18.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      28.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   118204794876                       # Total gap between requests
system.mem_ctrl.avgGap                     1364415.76                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       221312                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data       175232                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.dcache.prefetcher      1010368                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.l2cache.prefetcher       793536                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks      3342912                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 1872275.460202276241                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 1482443.669761084951                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.dcache.prefetcher 8547603.438465394080                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.l2cache.prefetcher 6713228.291222678497                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 28280672.097381576896                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         3458                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data         2738                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.dcache.prefetcher        15787                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.l2cache.prefetcher        12399                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks        52252                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst    126636546                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    124769832                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.dcache.prefetcher   1883819804                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.l2cache.prefetcher   1423931906                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 2736669318888                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     36621.33                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     45569.70                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.dcache.prefetcher    119327.28                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.l2cache.prefetcher    114842.48                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks  52374441.53                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       221312                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data       175232                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.dcache.prefetcher      1010368                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.l2cache.prefetcher       793536                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total        2200448                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       221312                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       221312                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks      3344128                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total      3344128                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         3458                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data         2738                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.dcache.prefetcher        15787                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.l2cache.prefetcher        12399                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total           34382                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks        52252                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total          52252                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst       1872275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data       1482444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.dcache.prefetcher      8547603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.l2cache.prefetcher      6713228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total          18615551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst      1872275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total      1872275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks     28290959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         28290959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks     28290959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst      1872275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data      1482444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.dcache.prefetcher      8547603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.l2cache.prefetcher      6713228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total         46906510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                 34382                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                52233                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0          1982                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1          2044                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2          2056                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3          2244                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4          2193                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5          2155                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6          2025                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7          2071                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8          2342                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9          2515                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10         2210                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11         2097                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12         2040                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13         2118                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14         2207                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15         2083                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0          3158                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1          3179                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2          3164                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3          3313                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4          3137                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5          3158                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6          3214                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7          3229                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8          3439                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9          3540                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10         3442                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11         3256                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12         3213                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13         3303                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14         3278                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15         3210                       # Per bank write bursts
system.mem_ctrl.dram.totQLat               2914495588                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat              171910000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat          3559158088                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 84768.06                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat           103518.06                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                29489                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits               42245                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             85.77                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            80.88                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples        14874                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   372.653489                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   231.436728                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   341.844992                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127         4086     27.47%     27.47% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255         3319     22.31%     49.78% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383         1947     13.09%     62.87% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511         1050      7.06%     69.93% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639          784      5.27%     75.21% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767          810      5.45%     80.65% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895          428      2.88%     83.53% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023          345      2.32%     85.85% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2105     14.15%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total        14874                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                2200448                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten             3342912                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW                18.615551                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                28.280672                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     0.37                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 0.15                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.22                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                82.82                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy         53664240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy         28515630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy       119737800                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy      133381440                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 9330849840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy   3345519240                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  42573374880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy    55585043070                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    470.243421                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 110641468406                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF   3947060000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   3616300266                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy         52586100                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy         27931200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy       125749680                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy      139274820                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 9330849840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy   3324273630                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  42591265920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy    55591931190                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    470.301694                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 110688909106                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF   3947060000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   3568859566                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              33046                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52252                       # Transaction distribution
system.membus.trans_dist::CleanEvict              752                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1336                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1336                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33046                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         51439                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrl.port       173207                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 173207                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrl.port      5544576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5544576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             85821                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   85821    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               85821                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 118204828672                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           166611190                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           89363896                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
