// Seed: 979136580
module module_0 (
    input uwire id_0,
    output wire id_1,
    output supply1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    output wor id_6,
    output uwire id_7,
    input tri id_8
);
  wire id_10;
  id_11(
      .id_0(id_4 < id_6), .id_1(id_4), .id_2(1'b0)
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input uwire id_2,
    input supply0 id_3
    , id_11,
    output tri0 id_4,
    output wire id_5,
    output wire id_6,
    output wire id_7,
    output tri0 id_8,
    input wor id_9
);
  assign id_6 = ~id_1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6,
      id_8,
      id_8,
      id_3
  );
endmodule
