Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 27 15:59:52 2023
| Host         : DESKTOP-B8J43B3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     12          
LUTAR-1    Warning           LUT drives async reset alert    27          
TIMING-18  Warning           Missing input or output delay   9           
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_delay_rand/value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_delay_rand/value_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_delay_rand/value_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_delay_rand/value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_delay_rand/value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_delay_rand/value_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_delay_rand/value_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_delay_rand/value_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_delay_rand/value_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_delay_rand/value_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_delay_rand/value_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_delay_rand/value_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mux/prescaler/overflow_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: prescaler_10Khz/overflow_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.952        0.000                      0                  306        0.191        0.000                      0                  306        4.500        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.491        0.000                      0                  248        0.191        0.000                      0                  248        4.500        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.952        0.000                      0                   58        0.531        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 cnt4/val_cnt1/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.335ns (31.453%)  route 2.909ns (68.547%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  cnt4/val_cnt1/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  cnt4/val_cnt1/value_reg[2]/Q
                         net (fo=8, routed)           1.302     6.876    cnt4/val_cnt1/value_reg[2]_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I1_O)        0.299     7.175 r  cnt4/val_cnt1/highscore[15]_i_16/O
                         net (fo=1, routed)           0.000     7.175    cnt4/val_cnt1/highscore[15]_i_16_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.551 r  cnt4/val_cnt1/highscore_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    cnt4/val_cnt3/CO[0]
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.668 r  cnt4/val_cnt3/highscore_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.117     8.785    cnt4/val_cnt3/highscore_reg[15]_i_2_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.124     8.909 r  cnt4/val_cnt3/highscore[15]_i_1/O
                         net (fo=16, routed)          0.491     9.400    highscore
    SLICE_X7Y4           FDRE                                         r  highscore_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  highscore_reg[0]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y4           FDRE (Setup_fdre_C_CE)      -0.205    14.891    highscore_reg[0]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 cnt4/val_cnt1/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.335ns (31.453%)  route 2.909ns (68.547%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  cnt4/val_cnt1/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  cnt4/val_cnt1/value_reg[2]/Q
                         net (fo=8, routed)           1.302     6.876    cnt4/val_cnt1/value_reg[2]_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I1_O)        0.299     7.175 r  cnt4/val_cnt1/highscore[15]_i_16/O
                         net (fo=1, routed)           0.000     7.175    cnt4/val_cnt1/highscore[15]_i_16_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.551 r  cnt4/val_cnt1/highscore_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    cnt4/val_cnt3/CO[0]
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.668 r  cnt4/val_cnt3/highscore_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.117     8.785    cnt4/val_cnt3/highscore_reg[15]_i_2_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.124     8.909 r  cnt4/val_cnt3/highscore[15]_i_1/O
                         net (fo=16, routed)          0.491     9.400    highscore
    SLICE_X7Y4           FDRE                                         r  highscore_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  highscore_reg[1]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y4           FDRE (Setup_fdre_C_CE)      -0.205    14.891    highscore_reg[1]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 cnt4/val_cnt1/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.335ns (31.453%)  route 2.909ns (68.547%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  cnt4/val_cnt1/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  cnt4/val_cnt1/value_reg[2]/Q
                         net (fo=8, routed)           1.302     6.876    cnt4/val_cnt1/value_reg[2]_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I1_O)        0.299     7.175 r  cnt4/val_cnt1/highscore[15]_i_16/O
                         net (fo=1, routed)           0.000     7.175    cnt4/val_cnt1/highscore[15]_i_16_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.551 r  cnt4/val_cnt1/highscore_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    cnt4/val_cnt3/CO[0]
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.668 r  cnt4/val_cnt3/highscore_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.117     8.785    cnt4/val_cnt3/highscore_reg[15]_i_2_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.124     8.909 r  cnt4/val_cnt3/highscore[15]_i_1/O
                         net (fo=16, routed)          0.491     9.400    highscore
    SLICE_X7Y4           FDRE                                         r  highscore_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  highscore_reg[2]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y4           FDRE (Setup_fdre_C_CE)      -0.205    14.891    highscore_reg[2]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 cnt4/val_cnt1/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.335ns (31.453%)  route 2.909ns (68.547%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  cnt4/val_cnt1/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  cnt4/val_cnt1/value_reg[2]/Q
                         net (fo=8, routed)           1.302     6.876    cnt4/val_cnt1/value_reg[2]_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I1_O)        0.299     7.175 r  cnt4/val_cnt1/highscore[15]_i_16/O
                         net (fo=1, routed)           0.000     7.175    cnt4/val_cnt1/highscore[15]_i_16_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.551 r  cnt4/val_cnt1/highscore_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    cnt4/val_cnt3/CO[0]
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.668 r  cnt4/val_cnt3/highscore_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.117     8.785    cnt4/val_cnt3/highscore_reg[15]_i_2_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.124     8.909 r  cnt4/val_cnt3/highscore[15]_i_1/O
                         net (fo=16, routed)          0.491     9.400    highscore
    SLICE_X7Y4           FDRE                                         r  highscore_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  highscore_reg[3]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y4           FDRE (Setup_fdre_C_CE)      -0.205    14.891    highscore_reg[3]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 cnt4/val_cnt1/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.335ns (31.453%)  route 2.909ns (68.547%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  cnt4/val_cnt1/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  cnt4/val_cnt1/value_reg[2]/Q
                         net (fo=8, routed)           1.302     6.876    cnt4/val_cnt1/value_reg[2]_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I1_O)        0.299     7.175 r  cnt4/val_cnt1/highscore[15]_i_16/O
                         net (fo=1, routed)           0.000     7.175    cnt4/val_cnt1/highscore[15]_i_16_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.551 r  cnt4/val_cnt1/highscore_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    cnt4/val_cnt3/CO[0]
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.668 r  cnt4/val_cnt3/highscore_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.117     8.785    cnt4/val_cnt3/highscore_reg[15]_i_2_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.124     8.909 r  cnt4/val_cnt3/highscore[15]_i_1/O
                         net (fo=16, routed)          0.491     9.400    highscore
    SLICE_X7Y4           FDRE                                         r  highscore_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  highscore_reg[6]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y4           FDRE (Setup_fdre_C_CE)      -0.205    14.891    highscore_reg[6]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 cnt4/val_cnt1/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.335ns (31.477%)  route 2.906ns (68.523%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  cnt4/val_cnt1/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  cnt4/val_cnt1/value_reg[2]/Q
                         net (fo=8, routed)           1.302     6.876    cnt4/val_cnt1/value_reg[2]_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I1_O)        0.299     7.175 r  cnt4/val_cnt1/highscore[15]_i_16/O
                         net (fo=1, routed)           0.000     7.175    cnt4/val_cnt1/highscore[15]_i_16_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.551 r  cnt4/val_cnt1/highscore_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    cnt4/val_cnt3/CO[0]
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.668 r  cnt4/val_cnt3/highscore_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.117     8.785    cnt4/val_cnt3/highscore_reg[15]_i_2_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.124     8.909 r  cnt4/val_cnt3/highscore[15]_i_1/O
                         net (fo=16, routed)          0.487     9.397    highscore
    SLICE_X7Y5           FDRE                                         r  highscore_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  highscore_reg[10]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.891    highscore_reg[10]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 cnt4/val_cnt1/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.335ns (31.477%)  route 2.906ns (68.523%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  cnt4/val_cnt1/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  cnt4/val_cnt1/value_reg[2]/Q
                         net (fo=8, routed)           1.302     6.876    cnt4/val_cnt1/value_reg[2]_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I1_O)        0.299     7.175 r  cnt4/val_cnt1/highscore[15]_i_16/O
                         net (fo=1, routed)           0.000     7.175    cnt4/val_cnt1/highscore[15]_i_16_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.551 r  cnt4/val_cnt1/highscore_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    cnt4/val_cnt3/CO[0]
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.668 r  cnt4/val_cnt3/highscore_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.117     8.785    cnt4/val_cnt3/highscore_reg[15]_i_2_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.124     8.909 r  cnt4/val_cnt3/highscore[15]_i_1/O
                         net (fo=16, routed)          0.487     9.397    highscore
    SLICE_X7Y5           FDRE                                         r  highscore_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  highscore_reg[12]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.891    highscore_reg[12]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 cnt4/val_cnt1/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.335ns (31.477%)  route 2.906ns (68.523%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  cnt4/val_cnt1/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  cnt4/val_cnt1/value_reg[2]/Q
                         net (fo=8, routed)           1.302     6.876    cnt4/val_cnt1/value_reg[2]_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I1_O)        0.299     7.175 r  cnt4/val_cnt1/highscore[15]_i_16/O
                         net (fo=1, routed)           0.000     7.175    cnt4/val_cnt1/highscore[15]_i_16_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.551 r  cnt4/val_cnt1/highscore_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    cnt4/val_cnt3/CO[0]
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.668 r  cnt4/val_cnt3/highscore_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.117     8.785    cnt4/val_cnt3/highscore_reg[15]_i_2_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.124     8.909 r  cnt4/val_cnt3/highscore[15]_i_1/O
                         net (fo=16, routed)          0.487     9.397    highscore
    SLICE_X7Y5           FDRE                                         r  highscore_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  highscore_reg[13]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.891    highscore_reg[13]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 cnt4/val_cnt1/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.335ns (31.477%)  route 2.906ns (68.523%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  cnt4/val_cnt1/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  cnt4/val_cnt1/value_reg[2]/Q
                         net (fo=8, routed)           1.302     6.876    cnt4/val_cnt1/value_reg[2]_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I1_O)        0.299     7.175 r  cnt4/val_cnt1/highscore[15]_i_16/O
                         net (fo=1, routed)           0.000     7.175    cnt4/val_cnt1/highscore[15]_i_16_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.551 r  cnt4/val_cnt1/highscore_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    cnt4/val_cnt3/CO[0]
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.668 r  cnt4/val_cnt3/highscore_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.117     8.785    cnt4/val_cnt3/highscore_reg[15]_i_2_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.124     8.909 r  cnt4/val_cnt3/highscore[15]_i_1/O
                         net (fo=16, routed)          0.487     9.397    highscore
    SLICE_X7Y5           FDRE                                         r  highscore_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  highscore_reg[14]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.891    highscore_reg[14]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 cnt4/val_cnt1/value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.335ns (31.477%)  route 2.906ns (68.523%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  cnt4/val_cnt1/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  cnt4/val_cnt1/value_reg[2]/Q
                         net (fo=8, routed)           1.302     6.876    cnt4/val_cnt1/value_reg[2]_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I1_O)        0.299     7.175 r  cnt4/val_cnt1/highscore[15]_i_16/O
                         net (fo=1, routed)           0.000     7.175    cnt4/val_cnt1/highscore[15]_i_16_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.551 r  cnt4/val_cnt1/highscore_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    cnt4/val_cnt3/CO[0]
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.668 r  cnt4/val_cnt3/highscore_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.117     8.785    cnt4/val_cnt3/highscore_reg[15]_i_2_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.124     8.909 r  cnt4/val_cnt3/highscore[15]_i_1/O
                         net (fo=16, routed)          0.487     9.397    highscore
    SLICE_X7Y5           FDRE                                         r  highscore_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  highscore_reg[5]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.891    highscore_reg[5]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cnt4/val_cnt1/value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.034%)  route 0.141ns (49.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.593     1.476    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  cnt4/val_cnt1/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cnt4/val_cnt1/value_reg[1]/Q
                         net (fo=8, routed)           0.141     1.758    in3[5]
    SLICE_X7Y5           FDRE                                         r  highscore_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  highscore_reg[5]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.075     1.567    highscore_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cnt4/val_cnt1/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.630%)  route 0.137ns (49.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.592     1.475    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  cnt4/val_cnt1/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  cnt4/val_cnt1/value_reg[0]/Q
                         net (fo=9, routed)           0.137     1.754    in3[4]
    SLICE_X6Y6           FDRE                                         r  highscore_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  highscore_reg[4]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.063     1.555    highscore_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 cnt4/val_cnt2/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/val_cnt2/overflow_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.593     1.476    cnt4/val_cnt2/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  cnt4/val_cnt2/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cnt4/val_cnt2/value_reg[0]/Q
                         net (fo=9, routed)           0.144     1.762    cnt4/val_cnt2/value_reg[0]_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I3_O)        0.045     1.807 r  cnt4/val_cnt2/overflow_i_1__3/O
                         net (fo=1, routed)           0.000     1.807    cnt4/val_cnt2/overflow_i_1__3_n_0
    SLICE_X4Y6           FDCE                                         r  cnt4/val_cnt2/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.864     1.991    cnt4/val_cnt2/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  cnt4/val_cnt2/overflow_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.092     1.581    cnt4/val_cnt2/overflow_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 cnt4/val_cnt0/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.877%)  route 0.154ns (52.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.593     1.476    cnt4/val_cnt0/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  cnt4/val_cnt0/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cnt4/val_cnt0/value_reg[0]/Q
                         net (fo=9, routed)           0.154     1.771    in3[0]
    SLICE_X7Y4           FDRE                                         r  highscore_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  highscore_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.046     1.538    highscore_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 cnt4/val_cnt0/value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.456%)  route 0.148ns (53.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.593     1.476    cnt4/val_cnt0/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  cnt4/val_cnt0/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.128     1.604 r  cnt4/val_cnt0/value_reg[3]/Q
                         net (fo=7, routed)           0.148     1.752    in3[3]
    SLICE_X7Y4           FDRE                                         r  highscore_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  highscore_reg[3]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.019     1.511    highscore_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 cnt4/val_cnt3/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/val_cnt3/overflow_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.830%)  route 0.166ns (47.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.592     1.475    cnt4/val_cnt3/clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  cnt4/val_cnt3/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  cnt4/val_cnt3/value_reg[0]/Q
                         net (fo=9, routed)           0.166     1.782    cnt4/val_cnt3/value_reg[0]_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I3_O)        0.045     1.827 r  cnt4/val_cnt3/overflow_i_1__4/O
                         net (fo=1, routed)           0.000     1.827    cnt4/val_cnt3/overflow_i_1__4_n_0
    SLICE_X7Y6           FDCE                                         r  cnt4/val_cnt3/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.864     1.991    cnt4/val_cnt3/clk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  cnt4/val_cnt3/overflow_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X7Y6           FDCE (Hold_fdce_C_D)         0.091     1.583    cnt4/val_cnt3/overflow_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 mux/prescaler/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/prescaler/value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.567     1.450    mux/prescaler/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  mux/prescaler/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     1.591 f  mux/prescaler/value_reg[0]/Q
                         net (fo=3, routed)           0.168     1.759    mux/prescaler/value_reg_n_0_[0]
    SLICE_X9Y1           LUT1 (Prop_lut1_I0_O)        0.042     1.801 r  mux/prescaler/value[0]_i_1__8/O
                         net (fo=1, routed)           0.000     1.801    mux/prescaler/value[0]
    SLICE_X9Y1           FDRE                                         r  mux/prescaler/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.837     1.964    mux/prescaler/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  mux/prescaler/value_reg[0]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y1           FDRE (Hold_fdre_C_D)         0.105     1.555    mux/prescaler/value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 cnt4/val_cnt3/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/val_cnt3/value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.592     1.475    cnt4/val_cnt3/clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  cnt4/val_cnt3/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  cnt4/val_cnt3/value_reg[0]/Q
                         net (fo=9, routed)           0.170     1.786    cnt4/val_cnt3/value_reg[0]_0
    SLICE_X7Y7           LUT4 (Prop_lut4_I1_O)        0.043     1.829 r  cnt4/val_cnt3/value[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.829    cnt4/val_cnt3/value[3]_i_1__2_n_0
    SLICE_X7Y7           FDCE                                         r  cnt4/val_cnt3/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.863     1.990    cnt4/val_cnt3/clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  cnt4/val_cnt3/value_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X7Y7           FDCE (Hold_fdce_C_D)         0.107     1.582    cnt4/val_cnt3/value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 cnt4/val_cnt0/value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/val_cnt0/value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.593     1.476    cnt4/val_cnt0/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  cnt4/val_cnt0/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cnt4/val_cnt0/value_reg[1]/Q
                         net (fo=8, routed)           0.170     1.787    cnt4/val_cnt0/value_reg[1]_0
    SLICE_X7Y3           LUT4 (Prop_lut4_I0_O)        0.043     1.830 r  cnt4/val_cnt0/value[3]_i_2/O
                         net (fo=1, routed)           0.000     1.830    cnt4/val_cnt0/p_2_in[3]
    SLICE_X7Y3           FDCE                                         r  cnt4/val_cnt0/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.864     1.991    cnt4/val_cnt0/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  cnt4/val_cnt0/value_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.107     1.583    cnt4/val_cnt0/value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 cnt4/val_cnt1/value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/val_cnt1/value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.593     1.476    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  cnt4/val_cnt1/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cnt4/val_cnt1/value_reg[1]/Q
                         net (fo=8, routed)           0.181     1.798    cnt4/val_cnt1/value_reg[1]_0
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.042     1.840 r  cnt4/val_cnt1/value[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.840    cnt4/val_cnt1/value[3]_i_1__0_n_0
    SLICE_X5Y4           FDCE                                         r  cnt4/val_cnt1/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.864     1.991    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  cnt4/val_cnt1/value_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.107     1.583    cnt4/val_cnt1/value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y7     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y7     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y4     highscore_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y5     highscore_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     highscore_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y5     highscore_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y5     highscore_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y5     highscore_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     highscore_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     highscore_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     highscore_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y5     highscore_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y5     highscore_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     highscore_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     highscore_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     highscore_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     highscore_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y5     highscore_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y5     highscore_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     highscore_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     highscore_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/val_cnt1/value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.610ns (13.925%)  route 3.770ns (86.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          2.072     7.684    cnt4/val_cnt3/state[0]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.154     7.838 f  cnt4/val_cnt3/value[3]_i_3/O
                         net (fo=20, routed)          1.698     9.536    cnt4/val_cnt1/cnt_r
    SLICE_X5Y4           FDCE                                         f  cnt4/val_cnt1/value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  cnt4/val_cnt1/value_reg[1]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y4           FDCE (Recov_fdce_C_CLR)     -0.608    14.488    cnt4/val_cnt1/value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/val_cnt1/value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.610ns (13.925%)  route 3.770ns (86.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          2.072     7.684    cnt4/val_cnt3/state[0]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.154     7.838 f  cnt4/val_cnt3/value[3]_i_3/O
                         net (fo=20, routed)          1.698     9.536    cnt4/val_cnt1/cnt_r
    SLICE_X5Y4           FDCE                                         f  cnt4/val_cnt1/value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    cnt4/val_cnt1/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  cnt4/val_cnt1/value_reg[3]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y4           FDCE (Recov_fdce_C_CLR)     -0.608    14.488    cnt4/val_cnt1/value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/val_cnt0/value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.610ns (14.863%)  route 3.494ns (85.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          2.072     7.684    cnt4/val_cnt3/state[0]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.154     7.838 f  cnt4/val_cnt3/value[3]_i_3/O
                         net (fo=20, routed)          1.422     9.259    cnt4/val_cnt0/cnt_r
    SLICE_X7Y3           FDCE                                         f  cnt4/val_cnt0/value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    cnt4/val_cnt0/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  cnt4/val_cnt0/value_reg[0]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y3           FDCE (Recov_fdce_C_CLR)     -0.608    14.488    cnt4/val_cnt0/value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/val_cnt0/value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.610ns (14.863%)  route 3.494ns (85.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          2.072     7.684    cnt4/val_cnt3/state[0]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.154     7.838 f  cnt4/val_cnt3/value[3]_i_3/O
                         net (fo=20, routed)          1.422     9.259    cnt4/val_cnt0/cnt_r
    SLICE_X7Y3           FDCE                                         f  cnt4/val_cnt0/value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    cnt4/val_cnt0/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  cnt4/val_cnt0/value_reg[1]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y3           FDCE (Recov_fdce_C_CLR)     -0.608    14.488    cnt4/val_cnt0/value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/val_cnt0/value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.610ns (14.863%)  route 3.494ns (85.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          2.072     7.684    cnt4/val_cnt3/state[0]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.154     7.838 f  cnt4/val_cnt3/value[3]_i_3/O
                         net (fo=20, routed)          1.422     9.259    cnt4/val_cnt0/cnt_r
    SLICE_X7Y3           FDCE                                         f  cnt4/val_cnt0/value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    cnt4/val_cnt0/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  cnt4/val_cnt0/value_reg[2]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y3           FDCE (Recov_fdce_C_CLR)     -0.608    14.488    cnt4/val_cnt0/value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/val_cnt0/value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.610ns (14.863%)  route 3.494ns (85.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          2.072     7.684    cnt4/val_cnt3/state[0]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.154     7.838 f  cnt4/val_cnt3/value[3]_i_3/O
                         net (fo=20, routed)          1.422     9.259    cnt4/val_cnt0/cnt_r
    SLICE_X7Y3           FDCE                                         f  cnt4/val_cnt0/value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    cnt4/val_cnt0/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  cnt4/val_cnt0/value_reg[3]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y3           FDCE (Recov_fdce_C_CLR)     -0.608    14.488    cnt4/val_cnt0/value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/val_cnt3/overflow_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.610ns (14.911%)  route 3.481ns (85.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          2.072     7.684    cnt4/val_cnt3/state[0]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.154     7.838 f  cnt4/val_cnt3/value[3]_i_3/O
                         net (fo=20, routed)          1.408     9.246    cnt4/val_cnt3/cnt_r
    SLICE_X7Y6           FDCE                                         f  cnt4/val_cnt3/overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    cnt4/val_cnt3/clk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  cnt4/val_cnt3/overflow_reg/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y6           FDCE (Recov_fdce_C_CLR)     -0.608    14.488    cnt4/val_cnt3/overflow_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/val_cnt0/overflow_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.610ns (14.719%)  route 3.534ns (85.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          2.072     7.684    cnt4/val_cnt3/state[0]
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.154     7.838 f  cnt4/val_cnt3/value[3]_i_3/O
                         net (fo=20, routed)          1.462     9.299    cnt4/val_cnt0/cnt_r
    SLICE_X6Y4           FDCE                                         f  cnt4/val_cnt0/overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.517    14.858    cnt4/val_cnt0/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  cnt4/val_cnt0/overflow_reg/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y4           FDCE (Recov_fdce_C_CLR)     -0.522    14.574    cnt4/val_cnt0/overflow_reg
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[7]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.609ns (17.196%)  route 2.933ns (82.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  FSM_sequential_state_reg[0]/Q
                         net (fo=63, routed)          1.977     7.588    cnt_delay_rand/LD0_OBUF
    SLICE_X2Y2           LUT3 (Prop_lut3_I0_O)        0.153     7.741 f  cnt_delay_rand/value_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.955     8.697    cnt_delay/value_reg[7]_C_0
    SLICE_X2Y3           FDCE                                         f  cnt_delay/value_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519    14.860    cnt_delay/clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  cnt_delay/value_reg[7]_C/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y3           FDCE (Recov_fdce_C_CLR)     -0.526    14.559    cnt_delay/value_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[2]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.608ns (17.193%)  route 2.928ns (82.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          1.880     7.492    cnt_delay_rand/state[0]
    SLICE_X1Y2           LUT3 (Prop_lut3_I1_O)        0.152     7.644 f  cnt_delay_rand/value_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           1.048     8.692    cnt_delay/value_reg[2]_C_0
    SLICE_X2Y4           FDCE                                         f  cnt_delay/value_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519    14.860    cnt_delay/clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  cnt_delay/value_reg[2]_C/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y4           FDCE (Recov_fdce_C_CLR)     -0.521    14.564    cnt_delay/value_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  5.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_scoretimer/value_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.944%)  route 0.292ns (61.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          0.156     1.772    cnt_scoretimer/state[0]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  cnt_scoretimer/value[11]_i_2/O
                         net (fo=13, routed)          0.136     1.953    cnt_scoretimer/scoretime_r
    SLICE_X3Y8           FDCE                                         f  cnt_scoretimer/value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.865     1.992    cnt_scoretimer/clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cnt_scoretimer/value_reg[4]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y8           FDCE (Remov_fdce_C_CLR)     -0.092     1.422    cnt_scoretimer/value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_scoretimer/value_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.944%)  route 0.292ns (61.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          0.156     1.772    cnt_scoretimer/state[0]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  cnt_scoretimer/value[11]_i_2/O
                         net (fo=13, routed)          0.136     1.953    cnt_scoretimer/scoretime_r
    SLICE_X3Y8           FDCE                                         f  cnt_scoretimer/value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.865     1.992    cnt_scoretimer/clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cnt_scoretimer/value_reg[5]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y8           FDCE (Remov_fdce_C_CLR)     -0.092     1.422    cnt_scoretimer/value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_scoretimer/value_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.944%)  route 0.292ns (61.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          0.156     1.772    cnt_scoretimer/state[0]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  cnt_scoretimer/value[11]_i_2/O
                         net (fo=13, routed)          0.136     1.953    cnt_scoretimer/scoretime_r
    SLICE_X3Y8           FDCE                                         f  cnt_scoretimer/value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.865     1.992    cnt_scoretimer/clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cnt_scoretimer/value_reg[7]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y8           FDCE (Remov_fdce_C_CLR)     -0.092     1.422    cnt_scoretimer/value_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_scoretimer/value_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.944%)  route 0.292ns (61.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          0.156     1.772    cnt_scoretimer/state[0]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  cnt_scoretimer/value[11]_i_2/O
                         net (fo=13, routed)          0.136     1.953    cnt_scoretimer/scoretime_r
    SLICE_X3Y8           FDCE                                         f  cnt_scoretimer/value_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.865     1.992    cnt_scoretimer/clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cnt_scoretimer/value_reg[8]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y8           FDCE (Remov_fdce_C_CLR)     -0.092     1.422    cnt_scoretimer/value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 cnt_delay_rand/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.264%)  route 0.288ns (60.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.596     1.479    cnt_delay_rand/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  cnt_delay_rand/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  cnt_delay_rand/value_reg[1]/Q
                         net (fo=4, routed)           0.108     1.728    cnt_delay_rand/value_reg_n_0_[1]
    SLICE_X1Y1           LUT3 (Prop_lut3_I2_O)        0.045     1.773 f  cnt_delay_rand/value_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.180     1.953    cnt_delay/value_reg[1]_P_0
    SLICE_X1Y0           FDPE                                         f  cnt_delay/value_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.867     1.994    cnt_delay/clk_IBUF_BUFG
    SLICE_X1Y0           FDPE                                         r  cnt_delay/value_reg[1]_P/C
                         clock pessimism             -0.499     1.495    
    SLICE_X1Y0           FDPE (Remov_fdpe_C_PRE)     -0.095     1.400    cnt_delay/value_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 cnt_delay_rand/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[3]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.714%)  route 0.335ns (64.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.596     1.479    cnt_delay_rand/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  cnt_delay_rand/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  cnt_delay_rand/value_reg[3]/Q
                         net (fo=4, routed)           0.205     1.825    cnt_delay_rand/value_reg_n_0_[3]
    SLICE_X3Y0           LUT3 (Prop_lut3_I2_O)        0.045     1.870 f  cnt_delay_rand/value_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.130     2.000    cnt_delay/value_reg[3]_P_0
    SLICE_X5Y0           FDPE                                         f  cnt_delay/value_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.865     1.992    cnt_delay/clk_IBUF_BUFG
    SLICE_X5Y0           FDPE                                         r  cnt_delay/value_reg[3]_P/C
                         clock pessimism             -0.478     1.514    
    SLICE_X5Y0           FDPE (Remov_fdpe_C_PRE)     -0.095     1.419    cnt_delay/value_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_scoretimer/value_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.027%)  route 0.345ns (64.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          0.156     1.772    cnt_scoretimer/state[0]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  cnt_scoretimer/value[11]_i_2/O
                         net (fo=13, routed)          0.189     2.006    cnt_scoretimer/scoretime_r
    SLICE_X3Y9           FDCE                                         f  cnt_scoretimer/value_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.865     1.992    cnt_scoretimer/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  cnt_scoretimer/value_reg[10]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.422    cnt_scoretimer/value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_scoretimer/value_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.027%)  route 0.345ns (64.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          0.156     1.772    cnt_scoretimer/state[0]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  cnt_scoretimer/value[11]_i_2/O
                         net (fo=13, routed)          0.189     2.006    cnt_scoretimer/scoretime_r
    SLICE_X3Y9           FDCE                                         f  cnt_scoretimer/value_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.865     1.992    cnt_scoretimer/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  cnt_scoretimer/value_reg[11]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.422    cnt_scoretimer/value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_scoretimer/value_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.027%)  route 0.345ns (64.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          0.156     1.772    cnt_scoretimer/state[0]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  cnt_scoretimer/value[11]_i_2/O
                         net (fo=13, routed)          0.189     2.006    cnt_scoretimer/scoretime_r
    SLICE_X3Y9           FDCE                                         f  cnt_scoretimer/value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.865     1.992    cnt_scoretimer/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  cnt_scoretimer/value_reg[6]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.422    cnt_scoretimer/value_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_scoretimer/value_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.027%)  route 0.345ns (64.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          0.156     1.772    cnt_scoretimer/state[0]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  cnt_scoretimer/value[11]_i_2/O
                         net (fo=13, routed)          0.189     2.006    cnt_scoretimer/scoretime_r
    SLICE_X3Y9           FDCE                                         f  cnt_scoretimer/value_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.865     1.992    cnt_scoretimer/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  cnt_scoretimer/value_reg[9]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.422    cnt_scoretimer/value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.584    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux/sel_cnt/value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ca[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.986ns  (logic 4.649ns (38.789%)  route 7.336ns (61.211%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE                         0.000     0.000 r  mux/sel_cnt/value_reg[1]/C
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mux/sel_cnt/value_reg[1]/Q
                         net (fo=21, routed)          1.748     2.266    mux/sel_cnt/sel[1]
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     2.390 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.011     3.401    mux/sel_cnt/Ca_OBUF[6]_inst_i_17_n_0
    SLICE_X7Y6           LUT4 (Prop_lut4_I3_O)        0.124     3.525 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.939     4.465    mux/sel_cnt/Hex__27[1]
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.150     4.615 r  mux/sel_cnt/Ca_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.638     8.252    Ca_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    11.986 r  Ca_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.986    Ca[1]
    W6                                                                r  Ca[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux/sel_cnt/value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ca[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.874ns  (logic 4.401ns (37.063%)  route 7.473ns (62.937%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE                         0.000     0.000 r  mux/sel_cnt/value_reg[1]/C
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mux/sel_cnt/value_reg[1]/Q
                         net (fo=21, routed)          1.748     2.266    mux/sel_cnt/sel[1]
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     2.390 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.011     3.401    mux/sel_cnt/Ca_OBUF[6]_inst_i_17_n_0
    SLICE_X7Y6           LUT4 (Prop_lut4_I3_O)        0.124     3.525 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.939     4.465    mux/sel_cnt/Hex__27[1]
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.124     4.589 r  mux/sel_cnt/Ca_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.774     8.363    Ca_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.874 r  Ca_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.874    Ca[0]
    W7                                                                r  Ca[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux/sel_cnt/value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ca[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.749ns  (logic 4.630ns (39.410%)  route 7.119ns (60.590%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE                         0.000     0.000 r  mux/sel_cnt/value_reg[0]/C
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mux/sel_cnt/value_reg[0]/Q
                         net (fo=22, routed)          1.393     1.911    mux/sel_cnt/sel[0]
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.035 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.872     2.907    mux/sel_cnt/Ca_OBUF[6]_inst_i_20_n_0
    SLICE_X6Y6           LUT4 (Prop_lut4_I2_O)        0.124     3.031 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.110     4.141    mux/sel_cnt/Hex__27[3]
    SLICE_X8Y6           LUT4 (Prop_lut4_I2_O)        0.153     4.294 r  mux/sel_cnt/Ca_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.744     8.038    Ca_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    11.749 r  Ca_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.749    Ca[5]
    V5                                                                r  Ca[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux/sel_cnt/value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ca[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.738ns  (logic 4.425ns (37.698%)  route 7.313ns (62.302%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE                         0.000     0.000 r  mux/sel_cnt/value_reg[1]/C
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mux/sel_cnt/value_reg[1]/Q
                         net (fo=21, routed)          1.748     2.266    mux/sel_cnt/sel[1]
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     2.390 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.011     3.401    mux/sel_cnt/Ca_OBUF[6]_inst_i_17_n_0
    SLICE_X7Y6           LUT4 (Prop_lut4_I3_O)        0.124     3.525 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.929     4.455    mux/sel_cnt/Hex__27[1]
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.124     4.579 r  mux/sel_cnt/Ca_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.624     8.203    Ca_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.738 r  Ca_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.738    Ca[2]
    U8                                                                r  Ca[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux/sel_cnt/value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ca[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.513ns  (logic 4.678ns (40.628%)  route 6.836ns (59.372%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE                         0.000     0.000 r  mux/sel_cnt/value_reg[1]/C
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mux/sel_cnt/value_reg[1]/Q
                         net (fo=21, routed)          1.748     2.266    mux/sel_cnt/sel[1]
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     2.390 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.011     3.401    mux/sel_cnt/Ca_OBUF[6]_inst_i_17_n_0
    SLICE_X7Y6           LUT4 (Prop_lut4_I3_O)        0.124     3.525 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.929     4.455    mux/sel_cnt/Hex__27[1]
    SLICE_X8Y6           LUT4 (Prop_lut4_I2_O)        0.152     4.607 r  mux/sel_cnt/Ca_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.147     7.754    Ca_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    11.513 r  Ca_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.513    Ca[3]
    V8                                                                r  Ca[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux/sel_cnt/value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ca[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.386ns  (logic 4.410ns (38.731%)  route 6.976ns (61.269%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE                         0.000     0.000 r  mux/sel_cnt/value_reg[0]/C
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mux/sel_cnt/value_reg[0]/Q
                         net (fo=22, routed)          1.393     1.911    mux/sel_cnt/sel[0]
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.124     2.035 f  mux/sel_cnt/Ca_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.872     2.907    mux/sel_cnt/Ca_OBUF[6]_inst_i_20_n_0
    SLICE_X6Y6           LUT4 (Prop_lut4_I2_O)        0.124     3.031 f  mux/sel_cnt/Ca_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.110     4.141    mux/sel_cnt/Hex__27[3]
    SLICE_X8Y6           LUT4 (Prop_lut4_I1_O)        0.124     4.265 r  mux/sel_cnt/Ca_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.602     7.866    Ca_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.386 r  Ca_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.386    Ca[4]
    U5                                                                r  Ca[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux/sel_cnt/value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ca[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.538ns  (logic 4.421ns (41.958%)  route 6.116ns (58.042%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE                         0.000     0.000 r  mux/sel_cnt/value_reg[1]/C
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mux/sel_cnt/value_reg[1]/Q
                         net (fo=21, routed)          1.443     1.961    mux/sel_cnt/sel[1]
    SLICE_X7Y4           LUT6 (Prop_lut6_I4_O)        0.124     2.085 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.797     2.882    mux/sel_cnt/Ca_OBUF[6]_inst_i_8_n_0
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.124     3.006 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.090     4.096    mux/sel_cnt/Hex__27[2]
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.124     4.220 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.787     7.006    Ca_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.538 r  Ca_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.538    Ca[6]
    U7                                                                r  Ca[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux/sel_cnt/value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.228ns  (logic 4.381ns (47.475%)  route 4.847ns (52.525%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE                         0.000     0.000 r  mux/sel_cnt/value_reg[0]/C
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mux/sel_cnt/value_reg[0]/Q
                         net (fo=22, routed)          0.831     1.349    mux/sel_cnt/sel[0]
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.153     1.502 r  mux/sel_cnt/An_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.016     5.518    An_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     9.228 r  An_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.228    An[0]
    U2                                                                r  An[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux/sel_cnt/value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.915ns  (logic 4.367ns (48.986%)  route 4.548ns (51.014%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE                         0.000     0.000 r  mux/sel_cnt/value_reg[1]/C
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mux/sel_cnt/value_reg[1]/Q
                         net (fo=21, routed)          0.695     1.213    mux/sel_cnt/sel[1]
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.146     1.359 r  mux/sel_cnt/An_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.853     5.212    An_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703     8.915 r  An_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.915    An[1]
    U4                                                                r  An[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux/sel_cnt/value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 4.165ns (47.849%)  route 4.539ns (52.151%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE                         0.000     0.000 r  mux/sel_cnt/value_reg[1]/C
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mux/sel_cnt/value_reg[1]/Q
                         net (fo=21, routed)          0.695     1.213    mux/sel_cnt/sel[1]
    SLICE_X10Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.337 r  mux/sel_cnt/An_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.844     5.181    An_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     8.704 r  An_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.704    An[2]
    V4                                                                r  An[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON0/inp_arr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUTTON0/inp_arr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.217ns (58.463%)  route 0.154ns (41.537%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE                         0.000     0.000 r  BUTTON0/inp_arr_reg[0]/C
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  BUTTON0/inp_arr_reg[0]/Q
                         net (fo=2, routed)           0.154     0.371    BUTTON0/inp_arr[0]
    SLICE_X6Y7           FDRE                                         r  BUTTON0/inp_arr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTON0/inp_arr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUTTON0/inp_arr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.217ns (58.331%)  route 0.155ns (41.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE                         0.000     0.000 r  BUTTON0/inp_arr_reg[6]/C
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  BUTTON0/inp_arr_reg[6]/Q
                         net (fo=3, routed)           0.155     0.372    BUTTON0/inp_arr[6]
    SLICE_X6Y8           FDRE                                         r  BUTTON0/inp_arr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTON0/inp_arr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUTTON0/inp_arr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.217ns (54.471%)  route 0.181ns (45.529%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  BUTTON0/inp_arr_reg[1]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  BUTTON0/inp_arr_reg[1]/Q
                         net (fo=2, routed)           0.181     0.398    BUTTON0/inp_arr[1]
    SLICE_X6Y7           FDRE                                         r  BUTTON0/inp_arr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTON0/inp_arr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUTTON0/inp_arr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.217ns (54.330%)  route 0.182ns (45.670%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE                         0.000     0.000 r  BUTTON0/inp_arr_reg[4]/C
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  BUTTON0/inp_arr_reg[4]/Q
                         net (fo=3, routed)           0.182     0.399    BUTTON0/inp_arr[4]
    SLICE_X6Y8           FDRE                                         r  BUTTON0/inp_arr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux/sel_cnt/value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mux/sel_cnt/value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE                         0.000     0.000 r  mux/sel_cnt/value_reg[0]/C
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mux/sel_cnt/value_reg[0]/Q
                         net (fo=22, routed)          0.198     0.362    mux/sel_cnt/sel[0]
    SLICE_X10Y6          LUT2 (Prop_lut2_I1_O)        0.043     0.405 r  mux/sel_cnt/value[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.405    mux/sel_cnt/value[1]_i_1__3_n_0
    SLICE_X10Y6          FDRE                                         r  mux/sel_cnt/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTON0/inp_arr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUTTON0/inp_arr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.217ns (50.447%)  route 0.213ns (49.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE                         0.000     0.000 r  BUTTON0/inp_arr_reg[5]/C
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  BUTTON0/inp_arr_reg[5]/Q
                         net (fo=3, routed)           0.213     0.430    BUTTON0/inp_arr[5]
    SLICE_X6Y8           FDRE                                         r  BUTTON0/inp_arr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTON0/inp_arr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUTTON0/inp_arr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.217ns (49.547%)  route 0.221ns (50.453%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  BUTTON0/inp_arr_reg[3]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  BUTTON0/inp_arr_reg[3]/Q
                         net (fo=3, routed)           0.221     0.438    BUTTON0/inp_arr[3]
    SLICE_X6Y8           FDRE                                         r  BUTTON0/inp_arr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTON0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUTTON0/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.260ns (58.251%)  route 0.186ns (41.749%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  BUTTON0/FSM_sequential_state_reg[0]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  BUTTON0/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.186     0.403    BUTTON0/state_0[0]
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.043     0.446 r  BUTTON0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.446    BUTTON0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  BUTTON0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTON0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUTTON0/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.262ns (58.437%)  route 0.186ns (41.563%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  BUTTON0/FSM_sequential_state_reg[0]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  BUTTON0/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.186     0.403    BUTTON0/state_0[0]
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.448 r  BUTTON0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.448    BUTTON0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  BUTTON0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTON0/inp_arr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BUTTON0/inp_arr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.217ns (47.217%)  route 0.243ns (52.783%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  BUTTON0/inp_arr_reg[2]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  BUTTON0/inp_arr_reg[2]/Q
                         net (fo=2, routed)           0.243     0.460    BUTTON0/inp_arr[2]
    SLICE_X6Y7           FDRE                                         r  BUTTON0/inp_arr_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ca[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.827ns  (logic 4.568ns (38.628%)  route 7.258ns (61.372%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  FSM_sequential_state_reg[0]/Q
                         net (fo=63, routed)          1.734     7.345    mux/sel_cnt/LD0_OBUF
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.469 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.709     8.179    mux/sel_cnt/Ca_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y5           LUT4 (Prop_lut4_I3_O)        0.124     8.303 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.071     9.373    mux/sel_cnt/Hex__27[2]
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.153     9.526 r  mux/sel_cnt/Ca_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.744    13.270    Ca_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    16.982 r  Ca_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.982    Ca[5]
    V5                                                                r  Ca[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ca[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.463ns  (logic 4.348ns (37.928%)  route 7.116ns (62.072%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  FSM_sequential_state_reg[0]/Q
                         net (fo=63, routed)          1.734     7.345    mux/sel_cnt/LD0_OBUF
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.469 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.709     8.179    mux/sel_cnt/Ca_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y5           LUT4 (Prop_lut4_I3_O)        0.124     8.303 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.071     9.373    mux/sel_cnt/Hex__27[2]
    SLICE_X8Y6           LUT4 (Prop_lut4_I2_O)        0.124     9.497 r  mux/sel_cnt/Ca_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.602    13.099    Ca_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.619 r  Ca_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.619    Ca[4]
    U5                                                                r  Ca[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ca[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.411ns  (logic 4.776ns (41.857%)  route 6.634ns (58.143%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  highscore_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.478     5.634 r  highscore_reg[8]/Q
                         net (fo=3, routed)           1.283     6.918    mux/sel_cnt/Q[8]
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.295     7.213 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.670     7.883    mux/sel_cnt/Ca_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y5           LUT4 (Prop_lut4_I0_O)        0.124     8.007 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.043     9.050    mux/sel_cnt/Hex__27[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I2_O)        0.146     9.196 r  mux/sel_cnt/Ca_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.638    12.834    Ca_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    16.567 r  Ca_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.567    Ca[1]
    W6                                                                r  Ca[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ca[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.303ns  (logic 4.532ns (40.094%)  route 6.771ns (59.906%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  highscore_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.478     5.634 r  highscore_reg[8]/Q
                         net (fo=3, routed)           1.283     6.918    mux/sel_cnt/Q[8]
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.295     7.213 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.670     7.883    mux/sel_cnt/Ca_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y5           LUT4 (Prop_lut4_I0_O)        0.124     8.007 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.043     9.050    mux/sel_cnt/Hex__27[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I1_O)        0.124     9.174 r  mux/sel_cnt/Ca_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.774    12.948    Ca_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.459 r  Ca_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.459    Ca[0]
    W7                                                                r  Ca[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ca[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.169ns  (logic 4.556ns (40.792%)  route 6.613ns (59.208%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  highscore_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.478     5.634 f  highscore_reg[8]/Q
                         net (fo=3, routed)           1.283     6.918    mux/sel_cnt/Q[8]
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.295     7.213 f  mux/sel_cnt/Ca_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.670     7.883    mux/sel_cnt/Ca_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y5           LUT4 (Prop_lut4_I0_O)        0.124     8.007 f  mux/sel_cnt/Ca_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.035     9.042    mux/sel_cnt/Hex__27[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I1_O)        0.124     9.166 r  mux/sel_cnt/Ca_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.624    12.790    Ca_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.326 r  Ca_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.326    Ca[2]
    U8                                                                r  Ca[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ca[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.944ns  (logic 4.809ns (43.937%)  route 6.136ns (56.063%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  highscore_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.478     5.634 r  highscore_reg[8]/Q
                         net (fo=3, routed)           1.283     6.918    mux/sel_cnt/Q[8]
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.295     7.213 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.670     7.883    mux/sel_cnt/Ca_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y5           LUT4 (Prop_lut4_I0_O)        0.124     8.007 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.035     9.042    mux/sel_cnt/Hex__27[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.152     9.194 r  mux/sel_cnt/Ca_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.147    12.341    Ca_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    16.101 r  Ca_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.101    Ca[3]
    V8                                                                r  Ca[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ca[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.679ns  (logic 4.359ns (40.822%)  route 6.320ns (59.178%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  FSM_sequential_state_reg[0]/Q
                         net (fo=63, routed)          1.734     7.345    mux/sel_cnt/LD0_OBUF
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.469 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.709     8.179    mux/sel_cnt/Ca_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y5           LUT4 (Prop_lut4_I3_O)        0.124     8.303 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.090     9.392    mux/sel_cnt/Hex__27[2]
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.124     9.516 r  mux/sel_cnt/Ca_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.787    12.303    Ca_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.834 r  Ca_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.834    Ca[6]
    U7                                                                r  Ca[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.622ns  (logic 3.960ns (59.805%)  route 2.662ns (40.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  FSM_sequential_state_reg[0]/Q
                         net (fo=63, routed)          2.662     8.273    LD0_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.777 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    11.777    LD0
    V13                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.507ns  (logic 0.608ns (17.335%)  route 2.899ns (82.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  FSM_sequential_state_reg[1]/Q
                         net (fo=62, routed)          2.197     7.808    cnt_delay_rand/state[0]
    SLICE_X3Y0           LUT3 (Prop_lut3_I1_O)        0.152     7.960 f  cnt_delay_rand/value_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.703     8.663    cnt_delay/value_reg[3]_C_0
    SLICE_X4Y0           LDCE                                         f  cnt_delay/value_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.403ns  (logic 0.609ns (17.895%)  route 2.794ns (82.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  FSM_sequential_state_reg[0]/Q
                         net (fo=63, routed)          1.977     7.588    cnt_delay_rand/LD0_OBUF
    SLICE_X2Y2           LUT3 (Prop_lut3_I0_O)        0.153     7.741 f  cnt_delay_rand/value_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.817     8.558    cnt_delay/value_reg[7]_C_0
    SLICE_X3Y2           LDCE                                         f  cnt_delay/value_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_delay_rand/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.189ns (36.602%)  route 0.327ns (63.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.596     1.479    cnt_delay_rand/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  cnt_delay_rand/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_delay_rand/value_reg[1]/Q
                         net (fo=4, routed)           0.108     1.728    cnt_delay_rand/value_reg_n_0_[1]
    SLICE_X1Y1           LUT3 (Prop_lut3_I2_O)        0.048     1.776 f  cnt_delay_rand/value_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.219     1.995    cnt_delay/value_reg[1]_C_0
    SLICE_X1Y1           LDCE                                         f  cnt_delay/value_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_delay_rand/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.190ns (34.434%)  route 0.362ns (65.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.595     1.478    cnt_delay_rand/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  cnt_delay_rand/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_delay_rand/value_reg[10]/Q
                         net (fo=4, routed)           0.168     1.787    cnt_delay_rand/value_reg_n_0_[10]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.049     1.836 f  cnt_delay_rand/value_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.193     2.030    cnt_delay/value_reg[10]_C_0
    SLICE_X1Y6           LDCE                                         f  cnt_delay/value_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_delay_rand/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.190ns (28.882%)  route 0.468ns (71.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.596     1.479    cnt_delay_rand/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  cnt_delay_rand/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_delay_rand/value_reg[3]/Q
                         net (fo=4, routed)           0.205     1.825    cnt_delay_rand/value_reg_n_0_[3]
    SLICE_X3Y0           LUT3 (Prop_lut3_I2_O)        0.049     1.874 f  cnt_delay_rand/value_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.263     2.137    cnt_delay/value_reg[3]_C_0
    SLICE_X4Y0           LDCE                                         f  cnt_delay/value_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_delay_rand/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.724ns  (logic 0.186ns (25.703%)  route 0.538ns (74.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.595     1.478    cnt_delay_rand/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  cnt_delay_rand/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_delay_rand/value_reg[0]/Q
                         net (fo=5, routed)           0.405     2.024    cnt_delay_rand/value_reg_n_0_[0]
    SLICE_X2Y2           LUT3 (Prop_lut3_I2_O)        0.045     2.069 f  cnt_delay_rand/value_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.132     2.202    cnt_delay/value_reg[0]_C_0
    SLICE_X4Y2           LDCE                                         f  cnt_delay/value_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_delay_rand/value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.183ns (24.819%)  route 0.554ns (75.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.595     1.478    cnt_delay_rand/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  cnt_delay_rand/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_delay_rand/value_reg[11]/Q
                         net (fo=4, routed)           0.227     1.846    cnt_delay_rand/value_reg_n_0_[11]
    SLICE_X3Y4           LUT3 (Prop_lut3_I2_O)        0.042     1.888 f  cnt_delay_rand/value_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.327     2.215    cnt_delay/value_reg[11]_C_0
    SLICE_X3Y4           LDCE                                         f  cnt_delay/value_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_delay_rand/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.190ns (25.562%)  route 0.553ns (74.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.596     1.479    cnt_delay_rand/clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  cnt_delay_rand/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_delay_rand/value_reg[7]/Q
                         net (fo=4, routed)           0.161     1.781    cnt_delay_rand/value_reg_n_0_[7]
    SLICE_X2Y2           LUT3 (Prop_lut3_I2_O)        0.049     1.830 f  cnt_delay_rand/value_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.392     2.222    cnt_delay/value_reg[7]_C_0
    SLICE_X3Y2           LDCE                                         f  cnt_delay/value_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_delay_rand/value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.771ns  (logic 0.184ns (23.879%)  route 0.587ns (76.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.595     1.478    cnt_delay_rand/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  cnt_delay_rand/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_delay_rand/value_reg[9]/Q
                         net (fo=4, routed)           0.280     1.899    cnt_delay_rand/value_reg_n_0_[9]
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.043     1.942 f  cnt_delay_rand/value_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.307     2.249    cnt_delay/value_reg[9]_C_0
    SLICE_X4Y3           LDCE                                         f  cnt_delay/value_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_delay_rand/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.183ns (22.292%)  route 0.638ns (77.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.596     1.479    cnt_delay_rand/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  cnt_delay_rand/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_delay_rand/value_reg[2]/Q
                         net (fo=4, routed)           0.234     1.854    cnt_delay_rand/value_reg_n_0_[2]
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.042     1.896 f  cnt_delay_rand/value_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.404     2.300    cnt_delay/value_reg[2]_C_0
    SLICE_X1Y2           LDCE                                         f  cnt_delay/value_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_delay_rand/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.185ns (21.381%)  route 0.680ns (78.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.596     1.479    cnt_delay_rand/clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  cnt_delay_rand/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_delay_rand/value_reg[6]/Q
                         net (fo=4, routed)           0.488     2.108    cnt_delay_rand/value_reg_n_0_[6]
    SLICE_X2Y1           LUT3 (Prop_lut3_I2_O)        0.044     2.152 f  cnt_delay_rand/value_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.193     2.344    cnt_delay/value_reg[6]_C_0
    SLICE_X2Y1           LDCE                                         f  cnt_delay/value_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_delay_rand/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_delay/value_reg[8]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.890ns  (logic 0.185ns (20.777%)  route 0.705ns (79.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.596     1.479    cnt_delay_rand/clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  cnt_delay_rand/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_delay_rand/value_reg[8]/Q
                         net (fo=4, routed)           0.358     1.979    cnt_delay_rand/value_reg_n_0_[8]
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.044     2.023 f  cnt_delay_rand/value_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.347     2.370    cnt_delay/value_reg[8]_C_0
    SLICE_X2Y7           LDCE                                         f  cnt_delay/value_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_delay/value_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.947ns  (logic 2.238ns (45.243%)  route 2.709ns (54.757%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  cnt_delay/value_reg[0]_LDC/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  cnt_delay/value_reg[0]_LDC/Q
                         net (fo=4, routed)           1.108     1.891    cnt_delay/value_reg[0]_LDC_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.015 r  cnt_delay/i__carry_i_1/O
                         net (fo=2, routed)           0.564     2.579    cnt_delay/i__carry_i_1_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.159 r  cnt_delay/value0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.159    cnt_delay/value0_inferred__1/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.273 r  cnt_delay/value0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.273    cnt_delay/value0_inferred__1/i__carry__0_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.607 r  cnt_delay/value0_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           1.037     4.644    cnt_delay/value0_inferred__1/i__carry__1_n_6
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.303     4.947 r  cnt_delay/value[10]_C_i_1/O
                         net (fo=1, routed)           0.000     4.947    cnt_delay/value[10]_C_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  cnt_delay/value_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    cnt_delay/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  cnt_delay/value_reg[10]_C/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[11]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.874ns  (logic 2.142ns (43.947%)  route 2.732ns (56.053%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  cnt_delay/value_reg[0]_LDC/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  cnt_delay/value_reg[0]_LDC/Q
                         net (fo=4, routed)           1.108     1.891    cnt_delay/value_reg[0]_LDC_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.015 r  cnt_delay/i__carry_i_1/O
                         net (fo=2, routed)           0.564     2.579    cnt_delay/i__carry_i_1_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.159 r  cnt_delay/value0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.159    cnt_delay/value0_inferred__1/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.273 r  cnt_delay/value0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.273    cnt_delay/value0_inferred__1/i__carry__0_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.512 r  cnt_delay/value0_inferred__1/i__carry__1/O[2]
                         net (fo=2, routed)           1.060     4.572    cnt_delay/value0_inferred__1/i__carry__1_n_5
    SLICE_X3Y6           LUT2 (Prop_lut2_I0_O)        0.302     4.874 r  cnt_delay/value[11]_P_i_2/O
                         net (fo=1, routed)           0.000     4.874    cnt_delay/value[11]
    SLICE_X3Y6           FDPE                                         r  cnt_delay/value_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    cnt_delay/clk_IBUF_BUFG
    SLICE_X3Y6           FDPE                                         r  cnt_delay/value_reg[11]_P/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[10]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.846ns  (logic 2.238ns (46.178%)  route 2.608ns (53.822%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  cnt_delay/value_reg[0]_LDC/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  cnt_delay/value_reg[0]_LDC/Q
                         net (fo=4, routed)           1.108     1.891    cnt_delay/value_reg[0]_LDC_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.015 r  cnt_delay/i__carry_i_1/O
                         net (fo=2, routed)           0.564     2.579    cnt_delay/i__carry_i_1_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.159 r  cnt_delay/value0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.159    cnt_delay/value0_inferred__1/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.273 r  cnt_delay/value0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.273    cnt_delay/value0_inferred__1/i__carry__0_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.607 r  cnt_delay/value0_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.937     4.543    cnt_delay/value0_inferred__1/i__carry__1_n_6
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.303     4.846 r  cnt_delay/value[10]_P_i_1/O
                         net (fo=1, routed)           0.000     4.846    cnt_delay/value[10]
    SLICE_X1Y5           FDPE                                         r  cnt_delay/value_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    cnt_delay/clk_IBUF_BUFG
    SLICE_X1Y5           FDPE                                         r  cnt_delay/value_reg[10]_P/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.826ns  (logic 2.106ns (43.636%)  route 2.720ns (56.364%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  cnt_delay/value_reg[0]_LDC/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  cnt_delay/value_reg[0]_LDC/Q
                         net (fo=4, routed)           1.108     1.891    cnt_delay/value_reg[0]_LDC_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.015 r  cnt_delay/i__carry_i_1/O
                         net (fo=2, routed)           0.564     2.579    cnt_delay/i__carry_i_1_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.159 r  cnt_delay/value0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.159    cnt_delay/value0_inferred__1/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.472 r  cnt_delay/value0_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           1.049     4.520    cnt_delay/value0_inferred__1/i__carry__0_n_4
    SLICE_X2Y6           LUT2 (Prop_lut2_I0_O)        0.306     4.826 r  cnt_delay/value[8]_P_i_1/O
                         net (fo=1, routed)           0.000     4.826    cnt_delay/value[8]
    SLICE_X2Y6           FDPE                                         r  cnt_delay/value_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    cnt_delay/clk_IBUF_BUFG
    SLICE_X2Y6           FDPE                                         r  cnt_delay/value_reg[8]_P/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.810ns  (logic 2.008ns (41.747%)  route 2.802ns (58.253%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  cnt_delay/value_reg[0]_LDC/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  cnt_delay/value_reg[0]_LDC/Q
                         net (fo=4, routed)           1.108     1.891    cnt_delay/value_reg[0]_LDC_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.015 r  cnt_delay/i__carry_i_1/O
                         net (fo=2, routed)           0.564     2.579    cnt_delay/i__carry_i_1_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.159 r  cnt_delay/value0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.159    cnt_delay/value0_inferred__1/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.381 r  cnt_delay/value0_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           1.130     4.511    cnt_delay/value0_inferred__1/i__carry__0_n_7
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.299     4.810 r  cnt_delay/value[5]_C_i_1/O
                         net (fo=1, routed)           0.000     4.810    cnt_delay/value[5]_C_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  cnt_delay/value_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    cnt_delay/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  cnt_delay/value_reg[5]_C/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.666ns  (logic 2.028ns (43.466%)  route 2.638ns (56.534%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  cnt_delay/value_reg[0]_LDC/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  cnt_delay/value_reg[0]_LDC/Q
                         net (fo=4, routed)           1.108     1.891    cnt_delay/value_reg[0]_LDC_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.015 r  cnt_delay/i__carry_i_1/O
                         net (fo=2, routed)           0.564     2.579    cnt_delay/i__carry_i_1_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.159 r  cnt_delay/value0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.159    cnt_delay/value0_inferred__1/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.398 r  cnt_delay/value0_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.966     4.364    cnt_delay/value0_inferred__1/i__carry__0_n_5
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.302     4.666 r  cnt_delay/value[7]_C_i_1/O
                         net (fo=1, routed)           0.000     4.666    cnt_delay/value[7]_C_i_1_n_0
    SLICE_X2Y3           FDCE                                         r  cnt_delay/value_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    cnt_delay/clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  cnt_delay/value_reg[7]_C/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.663ns  (logic 2.124ns (45.549%)  route 2.539ns (54.451%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  cnt_delay/value_reg[0]_LDC/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  cnt_delay/value_reg[0]_LDC/Q
                         net (fo=4, routed)           1.108     1.891    cnt_delay/value_reg[0]_LDC_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.015 r  cnt_delay/i__carry_i_1/O
                         net (fo=2, routed)           0.564     2.579    cnt_delay/i__carry_i_1_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.159 r  cnt_delay/value0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.159    cnt_delay/value0_inferred__1/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.493 r  cnt_delay/value0_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.867     4.360    cnt_delay/value0_inferred__1/i__carry__0_n_6
    SLICE_X2Y0           LUT2 (Prop_lut2_I0_O)        0.303     4.663 r  cnt_delay/value[6]_P_i_1/O
                         net (fo=1, routed)           0.000     4.663    cnt_delay/value[6]
    SLICE_X2Y0           FDPE                                         r  cnt_delay/value_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.520     4.861    cnt_delay/clk_IBUF_BUFG
    SLICE_X2Y0           FDPE                                         r  cnt_delay/value_reg[6]_P/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 2.008ns (43.220%)  route 2.638ns (56.780%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  cnt_delay/value_reg[0]_LDC/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  cnt_delay/value_reg[0]_LDC/Q
                         net (fo=4, routed)           1.108     1.891    cnt_delay/value_reg[0]_LDC_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.015 r  cnt_delay/i__carry_i_1/O
                         net (fo=2, routed)           0.564     2.579    cnt_delay/i__carry_i_1_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.159 r  cnt_delay/value0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.159    cnt_delay/value0_inferred__1/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.381 r  cnt_delay/value0_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.966     4.347    cnt_delay/value0_inferred__1/i__carry__0_n_7
    SLICE_X1Y3           LUT2 (Prop_lut2_I0_O)        0.299     4.646 r  cnt_delay/value[5]_P_i_1/O
                         net (fo=1, routed)           0.000     4.646    cnt_delay/value[5]
    SLICE_X1Y3           FDPE                                         r  cnt_delay/value_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    cnt_delay/clk_IBUF_BUFG
    SLICE_X1Y3           FDPE                                         r  cnt_delay/value_reg[5]_P/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[11]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.627ns  (logic 2.142ns (46.298%)  route 2.485ns (53.702%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  cnt_delay/value_reg[0]_LDC/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  cnt_delay/value_reg[0]_LDC/Q
                         net (fo=4, routed)           1.108     1.891    cnt_delay/value_reg[0]_LDC_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.015 r  cnt_delay/i__carry_i_1/O
                         net (fo=2, routed)           0.564     2.579    cnt_delay/i__carry_i_1_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.159 r  cnt_delay/value0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.159    cnt_delay/value0_inferred__1/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.273 r  cnt_delay/value0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.273    cnt_delay/value0_inferred__1/i__carry__0_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.512 r  cnt_delay/value0_inferred__1/i__carry__1/O[2]
                         net (fo=2, routed)           0.813     4.325    cnt_delay/value0_inferred__1/i__carry__1_n_5
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.302     4.627 r  cnt_delay/value[11]_C_i_1/O
                         net (fo=1, routed)           0.000     4.627    cnt_delay/value[11]_C_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  cnt_delay/value_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    cnt_delay/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cnt_delay/value_reg[11]_C/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 2.106ns (45.602%)  route 2.512ns (54.398%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  cnt_delay/value_reg[0]_LDC/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  cnt_delay/value_reg[0]_LDC/Q
                         net (fo=4, routed)           1.108     1.891    cnt_delay/value_reg[0]_LDC_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.015 r  cnt_delay/i__carry_i_1/O
                         net (fo=2, routed)           0.564     2.579    cnt_delay/i__carry_i_1_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.159 r  cnt_delay/value0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.159    cnt_delay/value0_inferred__1/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.472 r  cnt_delay/value0_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.841     4.312    cnt_delay/value0_inferred__1/i__carry__0_n_4
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.306     4.618 r  cnt_delay/value[8]_C_i_1/O
                         net (fo=1, routed)           0.000     4.618    cnt_delay/value[8]_C_i_1_n_0
    SLICE_X2Y5           FDCE                                         r  cnt_delay/value_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    cnt_delay/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  cnt_delay/value_reg[8]_C/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.262ns (54.306%)  route 0.220ns (45.694%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  BUTTON0/FSM_sequential_state_reg[0]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  BUTTON0/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.220     0.437    BUTTON0/state_0[0]
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.482 r  BUTTON0/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.482    BUTTON0_n_1
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 BUTTON0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.262ns (54.306%)  route 0.220ns (45.694%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  BUTTON0/FSM_sequential_state_reg[0]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  BUTTON0/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.220     0.437    BUTTON0/state_0[0]
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.482 r  BUTTON0/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.482    BUTTON0_n_0
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/overflow_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.248ns (46.095%)  route 0.290ns (53.905%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           LDCE                         0.000     0.000 r  cnt_delay/value_reg[11]_LDC/G
    SLICE_X3Y4           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cnt_delay/value_reg[11]_LDC/Q
                         net (fo=3, routed)           0.239     0.397    cnt_delay/value_reg[11]_LDC_n_0
    SLICE_X5Y3           LUT3 (Prop_lut3_I1_O)        0.045     0.442 r  cnt_delay/overflow_i_5/O
                         net (fo=1, routed)           0.051     0.493    cnt_delay/overflow_i_5_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.045     0.538 r  cnt_delay/overflow_i_1/O
                         net (fo=1, routed)           0.000     0.538    cnt_delay/overflow_i_1_n_0
    SLICE_X5Y3           FDCE                                         r  cnt_delay/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.864     1.991    cnt_delay/clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  cnt_delay/overflow_reg/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.276ns (43.634%)  route 0.357ns (56.366%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  cnt_delay/value_reg[0]_LDC/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  cnt_delay/value_reg[0]_LDC/Q
                         net (fo=4, routed)           0.357     0.588    cnt_delay/value_reg[0]_LDC_n_0
    SLICE_X7Y2           LUT4 (Prop_lut4_I2_O)        0.045     0.633 r  cnt_delay/value[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.633    cnt_delay/value[0]
    SLICE_X7Y2           FDPE                                         r  cnt_delay/value_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.865     1.992    cnt_delay/clk_IBUF_BUFG
    SLICE_X7Y2           FDPE                                         r  cnt_delay/value_reg[0]_P/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.276ns (42.695%)  route 0.370ns (57.305%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  cnt_delay/value_reg[0]_LDC/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  cnt_delay/value_reg[0]_LDC/Q
                         net (fo=4, routed)           0.370     0.601    cnt_delay/value_reg[0]_LDC_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.045     0.646 r  cnt_delay/value[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.646    cnt_delay/value[0]_C_i_1_n_0
    SLICE_X5Y2           FDCE                                         r  cnt_delay/value_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.865     1.992    cnt_delay/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  cnt_delay/value_reg[0]_C/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.293ns (41.467%)  route 0.414ns (58.533%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           LDCE                         0.000     0.000 r  cnt_delay/value_reg[3]_LDC/G
    SLICE_X4Y0           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cnt_delay/value_reg[3]_LDC/Q
                         net (fo=3, routed)           0.131     0.289    cnt_delay/value_reg[3]_LDC_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.045     0.334 r  cnt_delay/value[11]_P_i_8/O
                         net (fo=1, routed)           0.106     0.441    cnt_delay/value[11]_P_i_8_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.045     0.486 r  cnt_delay/value[11]_P_i_3/O
                         net (fo=24, routed)          0.176     0.662    cnt_delay/value[11]_P_i_3_n_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.707 r  cnt_delay/value[2]_P_i_1/O
                         net (fo=1, routed)           0.000     0.707    cnt_delay/value[2]
    SLICE_X2Y2           FDPE                                         r  cnt_delay/value_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.867     1.994    cnt_delay/clk_IBUF_BUFG
    SLICE_X2Y2           FDPE                                         r  cnt_delay/value_reg[2]_P/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.376ns (53.169%)  route 0.331ns (46.831%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           LDCE                         0.000     0.000 r  cnt_delay/value_reg[4]_LDC/G
    SLICE_X4Y1           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cnt_delay/value_reg[4]_LDC/Q
                         net (fo=3, routed)           0.131     0.289    cnt_delay/value_reg[4]_LDC_n_0
    SLICE_X4Y0           LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  cnt_delay/i__carry_i_2/O
                         net (fo=1, routed)           0.000     0.334    cnt_delay/i__carry_i_2_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.397 r  cnt_delay/value0_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.200     0.597    cnt_delay/value0_inferred__1/i__carry_n_4
    SLICE_X7Y1           LUT6 (Prop_lut6_I0_O)        0.110     0.707 r  cnt_delay/value[4]_C_i_1/O
                         net (fo=1, routed)           0.000     0.707    cnt_delay/value[4]_C_i_1_n_0
    SLICE_X7Y1           FDCE                                         r  cnt_delay/value_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.865     1.992    cnt_delay/clk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cnt_delay/value_reg[4]_C/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.293ns (40.448%)  route 0.431ns (59.552%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           LDCE                         0.000     0.000 r  cnt_delay/value_reg[3]_LDC/G
    SLICE_X4Y0           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cnt_delay/value_reg[3]_LDC/Q
                         net (fo=3, routed)           0.131     0.289    cnt_delay/value_reg[3]_LDC_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.045     0.334 r  cnt_delay/value[11]_P_i_8/O
                         net (fo=1, routed)           0.106     0.441    cnt_delay/value[11]_P_i_8_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.045     0.486 r  cnt_delay/value[11]_P_i_3/O
                         net (fo=24, routed)          0.194     0.679    cnt_delay/value[11]_P_i_3_n_0
    SLICE_X1Y3           LUT2 (Prop_lut2_I1_O)        0.045     0.724 r  cnt_delay/value[5]_P_i_1/O
                         net (fo=1, routed)           0.000     0.724    cnt_delay/value[5]
    SLICE_X1Y3           FDPE                                         r  cnt_delay/value_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.866     1.993    cnt_delay/clk_IBUF_BUFG
    SLICE_X1Y3           FDPE                                         r  cnt_delay/value_reg[5]_P/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.376ns (50.879%)  route 0.363ns (49.121%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           LDCE                         0.000     0.000 r  cnt_delay/value_reg[4]_LDC/G
    SLICE_X4Y1           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cnt_delay/value_reg[4]_LDC/Q
                         net (fo=3, routed)           0.131     0.289    cnt_delay/value_reg[4]_LDC_n_0
    SLICE_X4Y0           LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  cnt_delay/i__carry_i_2/O
                         net (fo=1, routed)           0.000     0.334    cnt_delay/i__carry_i_2_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.397 r  cnt_delay/value0_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.232     0.629    cnt_delay/value0_inferred__1/i__carry_n_4
    SLICE_X5Y1           LUT2 (Prop_lut2_I0_O)        0.110     0.739 r  cnt_delay/value[4]_P_i_1/O
                         net (fo=1, routed)           0.000     0.739    cnt_delay/value[4]
    SLICE_X5Y1           FDPE                                         r  cnt_delay/value_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.865     1.992    cnt_delay/clk_IBUF_BUFG
    SLICE_X5Y1           FDPE                                         r  cnt_delay/value_reg[4]_P/C

Slack:                    inf
  Source:                 cnt_delay/value_reg[9]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_delay/value_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.380ns (50.925%)  route 0.366ns (49.075%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           LDCE                         0.000     0.000 r  cnt_delay/value_reg[9]_LDC/G
    SLICE_X4Y3           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cnt_delay/value_reg[9]_LDC/Q
                         net (fo=3, routed)           0.228     0.386    cnt_delay/value_reg[9]_LDC_n_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.045     0.431 r  cnt_delay/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     0.431    cnt_delay/i__carry__1_i_3_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.501 r  cnt_delay/value0_inferred__1/i__carry__1/O[0]
                         net (fo=2, routed)           0.138     0.639    cnt_delay/value0_inferred__1/i__carry__1_n_7
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.107     0.746 r  cnt_delay/value[9]_C_i_1/O
                         net (fo=1, routed)           0.000     0.746    cnt_delay/value[9]_C_i_1_n_0
    SLICE_X4Y4           FDCE                                         r  cnt_delay/value_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.864     1.991    cnt_delay/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  cnt_delay/value_reg[9]_C/C





