{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 04 20:50:07 2021 " "Info: Processing started: Thu Mar 04 20:50:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp_r_alu -c exp_r_alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_r_alu -c exp_r_alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux0~14 " "Warning: Node \"Mux0~14\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add3~29 " "Warning: Node \"Add3~29\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux0~10 " "Warning: Node \"Mux0~10\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux0~11 " "Warning: Node \"Mux0~11\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux0~13 " "Warning: Node \"Mux0~13\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux1~12 " "Warning: Node \"Mux1~12\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add3~25 " "Warning: Node \"Add3~25\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux1~1 " "Warning: Node \"Mux1~1\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux1~2 " "Warning: Node \"Mux1~2\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux1~4 " "Warning: Node \"Mux1~4\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux2~12 " "Warning: Node \"Mux2~12\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add3~21 " "Warning: Node \"Add3~21\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux2~1 " "Warning: Node \"Mux2~1\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux2~2 " "Warning: Node \"Mux2~2\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux2~4 " "Warning: Node \"Mux2~4\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux3~12 " "Warning: Node \"Mux3~12\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add3~17 " "Warning: Node \"Add3~17\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux3~1 " "Warning: Node \"Mux3~1\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux3~2 " "Warning: Node \"Mux3~2\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux3~4 " "Warning: Node \"Mux3~4\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux4~12 " "Warning: Node \"Mux4~12\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add3~13 " "Warning: Node \"Add3~13\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux4~1 " "Warning: Node \"Mux4~1\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux4~2 " "Warning: Node \"Mux4~2\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux4~4 " "Warning: Node \"Mux4~4\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux5~12 " "Warning: Node \"Mux5~12\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add3~9 " "Warning: Node \"Add3~9\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux5~1 " "Warning: Node \"Mux5~1\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux5~2 " "Warning: Node \"Mux5~2\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux5~4 " "Warning: Node \"Mux5~4\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux6~25 " "Warning: Node \"Mux6~25\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add3~5 " "Warning: Node \"Add3~5\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux6~5 " "Warning: Node \"Mux6~5\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux6~8 " "Warning: Node \"Mux6~8\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux6~12 " "Warning: Node \"Mux6~12\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux7~47 " "Warning: Node \"Mux7~47\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux7~35 " "Warning: Node \"Mux7~35\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux7~38 " "Warning: Node \"Mux7~38\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux7~43 " "Warning: Node \"Mux7~43\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 5 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register dr1\[0\] register r5\[7\] 32.54 MHz 30.73 ns Internal " "Info: Clock \"clk\" has Internal fmax of 32.54 MHz between source register \"dr1\[0\]\" and destination register \"r5\[7\]\" (period= 30.73 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.546 ns + Longest register register " "Info: + Longest register to register delay is 30.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dr1\[0\] 1 REG LCFF_X26_Y6_N25 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N25; Fanout = 39; REG Node = 'dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr1[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.491 ns) 1.106 ns Add20~1 2 COMB LCCOMB_X29_Y6_N16 3 " "Info: 2: + IC(0.615 ns) + CELL(0.491 ns) = 1.106 ns; Loc. = LCCOMB_X29_Y6_N16; Fanout = 3; COMB Node = 'Add20~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { dr1[0] Add20~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.371 ns) 2.313 ns Add19~1 3 COMB LCCOMB_X30_Y8_N0 1 " "Info: 3: + IC(0.836 ns) + CELL(0.371 ns) = 2.313 ns; Loc. = LCCOMB_X30_Y8_N0; Fanout = 1; COMB Node = 'Add19~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { Add20~1 Add19~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.225 ns) 3.156 ns Mux7~12 4 COMB LCCOMB_X30_Y7_N26 1 " "Info: 4: + IC(0.618 ns) + CELL(0.225 ns) = 3.156 ns; Loc. = LCCOMB_X30_Y7_N26; Fanout = 1; COMB Node = 'Mux7~12'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { Add19~1 Mux7~12 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 3.664 ns Mux7~13 5 COMB LCCOMB_X30_Y7_N20 2 " "Info: 5: + IC(0.236 ns) + CELL(0.272 ns) = 3.664 ns; Loc. = LCCOMB_X30_Y7_N20; Fanout = 2; COMB Node = 'Mux7~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Mux7~12 Mux7~13 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.766 ns) 4.430 ns Mux7~47 6 COMB LOOP LCCOMB_X30_Y6_N10 3 " "Info: 6: + IC(0.000 ns) + CELL(0.766 ns) = 4.430 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 3; COMB LOOP Node = 'Mux7~47'" { { "Info" "ITDB_PART_OF_SCC" "Mux7~47 LCCOMB_X30_Y6_N10 " "Info: Loc. = LCCOMB_X30_Y6_N10; Node \"Mux7~47\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~43 LCCOMB_X29_Y6_N4 " "Info: Loc. = LCCOMB_X29_Y6_N4; Node \"Mux7~43\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~38 LCCOMB_X29_Y6_N0 " "Info: Loc. = LCCOMB_X29_Y6_N0; Node \"Mux7~38\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~35 LCCOMB_X29_Y6_N10 " "Info: Loc. = LCCOMB_X29_Y6_N10; Node \"Mux7~35\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { Mux7~13 Mux7~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.309 ns) 5.330 ns Add3~2 7 COMB LCCOMB_X30_Y5_N16 3 " "Info: 7: + IC(0.591 ns) + CELL(0.309 ns) = 5.330 ns; Loc. = LCCOMB_X30_Y5_N16; Fanout = 3; COMB Node = 'Add3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux7~47 Add3~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.348 ns) 8.678 ns Mux6~25 8 COMB LOOP LCCOMB_X30_Y5_N12 3 " "Info: 8: + IC(0.000 ns) + CELL(3.348 ns) = 8.678 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 3; COMB LOOP Node = 'Mux6~25'" { { "Info" "ITDB_PART_OF_SCC" "Mux6~8 LCCOMB_X27_Y4_N6 " "Info: Loc. = LCCOMB_X27_Y4_N6; Node \"Mux6~8\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~5 LCCOMB_X27_Y5_N20 " "Info: Loc. = LCCOMB_X27_Y5_N20; Node \"Mux6~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~25 LCCOMB_X30_Y5_N12 " "Info: Loc. = LCCOMB_X30_Y5_N12; Node \"Mux6~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~12 LCCOMB_X30_Y4_N6 " "Info: Loc. = LCCOMB_X30_Y4_N6; Node \"Mux6~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~5 LCCOMB_X30_Y5_N18 " "Info: Loc. = LCCOMB_X30_Y5_N18; Node \"Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { Add3~2 Mux6~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.309 ns) 9.353 ns Add3~6 9 COMB LCCOMB_X30_Y5_N18 3 " "Info: 9: + IC(0.366 ns) + CELL(0.309 ns) = 9.353 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 3; COMB Node = 'Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Mux6~25 Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.930 ns) 12.283 ns Mux5~12 10 COMB LOOP LCCOMB_X29_Y4_N16 3 " "Info: 10: + IC(0.000 ns) + CELL(2.930 ns) = 12.283 ns; Loc. = LCCOMB_X29_Y4_N16; Fanout = 3; COMB LOOP Node = 'Mux5~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux5~4 LCCOMB_X29_Y4_N12 " "Info: Loc. = LCCOMB_X29_Y4_N12; Node \"Mux5~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~2 LCCOMB_X26_Y4_N6 " "Info: Loc. = LCCOMB_X26_Y4_N6; Node \"Mux5~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~12 LCCOMB_X29_Y4_N16 " "Info: Loc. = LCCOMB_X29_Y4_N16; Node \"Mux5~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~1 LCCOMB_X26_Y4_N0 " "Info: Loc. = LCCOMB_X26_Y4_N0; Node \"Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~9 LCCOMB_X30_Y5_N20 " "Info: Loc. = LCCOMB_X30_Y5_N20; Node \"Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { Add3~6 Mux5~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.350 ns) 13.232 ns Add3~10 11 COMB LCCOMB_X30_Y5_N20 3 " "Info: 11: + IC(0.599 ns) + CELL(0.350 ns) = 13.232 ns; Loc. = LCCOMB_X30_Y5_N20; Fanout = 3; COMB Node = 'Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { Mux5~12 Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.615 ns) 15.847 ns Mux4~12 12 COMB LOOP LCCOMB_X30_Y5_N8 3 " "Info: 12: + IC(0.000 ns) + CELL(2.615 ns) = 15.847 ns; Loc. = LCCOMB_X30_Y5_N8; Fanout = 3; COMB LOOP Node = 'Mux4~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux4~4 LCCOMB_X29_Y5_N26 " "Info: Loc. = LCCOMB_X29_Y5_N26; Node \"Mux4~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~2 LCCOMB_X29_Y5_N22 " "Info: Loc. = LCCOMB_X29_Y5_N22; Node \"Mux4~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~1 LCCOMB_X27_Y5_N24 " "Info: Loc. = LCCOMB_X27_Y5_N24; Node \"Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~12 LCCOMB_X30_Y5_N8 " "Info: Loc. = LCCOMB_X30_Y5_N8; Node \"Mux4~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~13 LCCOMB_X30_Y5_N22 " "Info: Loc. = LCCOMB_X30_Y5_N22; Node \"Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { Add3~10 Mux4~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.350 ns) 16.417 ns Add3~14 13 COMB LCCOMB_X30_Y5_N22 3 " "Info: 13: + IC(0.220 ns) + CELL(0.350 ns) = 16.417 ns; Loc. = LCCOMB_X30_Y5_N22; Fanout = 3; COMB Node = 'Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux4~12 Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.967 ns) 19.384 ns Mux3~12 14 COMB LOOP LCCOMB_X30_Y5_N4 3 " "Info: 14: + IC(0.000 ns) + CELL(2.967 ns) = 19.384 ns; Loc. = LCCOMB_X30_Y5_N4; Fanout = 3; COMB LOOP Node = 'Mux3~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux3~12 LCCOMB_X30_Y5_N4 " "Info: Loc. = LCCOMB_X30_Y5_N4; Node \"Mux3~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~2 LCCOMB_X30_Y4_N8 " "Info: Loc. = LCCOMB_X30_Y4_N8; Node \"Mux3~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~17 LCCOMB_X30_Y5_N24 " "Info: Loc. = LCCOMB_X30_Y5_N24; Node \"Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~4 LCCOMB_X30_Y4_N14 " "Info: Loc. = LCCOMB_X30_Y4_N14; Node \"Mux3~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~1 LCCOMB_X27_Y5_N28 " "Info: Loc. = LCCOMB_X27_Y5_N28; Node \"Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { Add3~14 Mux3~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.309 ns) 19.907 ns Add3~18 15 COMB LCCOMB_X30_Y5_N24 3 " "Info: 15: + IC(0.214 ns) + CELL(0.309 ns) = 19.907 ns; Loc. = LCCOMB_X30_Y5_N24; Fanout = 3; COMB Node = 'Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Mux3~12 Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.029 ns) 22.936 ns Mux2~12 16 COMB LOOP LCCOMB_X30_Y5_N0 3 " "Info: 16: + IC(0.000 ns) + CELL(3.029 ns) = 22.936 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 3; COMB LOOP Node = 'Mux2~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux2~12 LCCOMB_X30_Y5_N0 " "Info: Loc. = LCCOMB_X30_Y5_N0; Node \"Mux2~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~1 LCCOMB_X26_Y4_N8 " "Info: Loc. = LCCOMB_X26_Y4_N8; Node \"Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~21 LCCOMB_X30_Y5_N26 " "Info: Loc. = LCCOMB_X30_Y5_N26; Node \"Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~4 LCCOMB_X29_Y5_N30 " "Info: Loc. = LCCOMB_X29_Y5_N30; Node \"Mux2~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~2 LCCOMB_X26_Y4_N12 " "Info: Loc. = LCCOMB_X26_Y4_N12; Node \"Mux2~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { Add3~18 Mux2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.309 ns) 23.458 ns Add3~22 17 COMB LCCOMB_X30_Y5_N26 3 " "Info: 17: + IC(0.213 ns) + CELL(0.309 ns) = 23.458 ns; Loc. = LCCOMB_X30_Y5_N26; Fanout = 3; COMB Node = 'Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Mux2~12 Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.940 ns) 26.398 ns Mux1~12 18 COMB LOOP LCCOMB_X31_Y5_N4 3 " "Info: 18: + IC(0.000 ns) + CELL(2.940 ns) = 26.398 ns; Loc. = LCCOMB_X31_Y5_N4; Fanout = 3; COMB LOOP Node = 'Mux1~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux1~12 LCCOMB_X31_Y5_N4 " "Info: Loc. = LCCOMB_X31_Y5_N4; Node \"Mux1~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~4 LCCOMB_X31_Y5_N12 " "Info: Loc. = LCCOMB_X31_Y5_N12; Node \"Mux1~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~2 LCCOMB_X27_Y6_N12 " "Info: Loc. = LCCOMB_X27_Y6_N12; Node \"Mux1~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~1 LCCOMB_X27_Y6_N10 " "Info: Loc. = LCCOMB_X27_Y6_N10; Node \"Mux1~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~25 LCCOMB_X30_Y5_N28 " "Info: Loc. = LCCOMB_X30_Y5_N28; Node \"Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { Add3~22 Mux1~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.309 ns) 27.020 ns Add3~26 19 COMB LCCOMB_X30_Y5_N28 2 " "Info: 19: + IC(0.313 ns) + CELL(0.309 ns) = 27.020 ns; Loc. = LCCOMB_X30_Y5_N28; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { Mux1~12 Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.371 ns) 29.391 ns Mux0~14 20 COMB LOOP LCCOMB_X26_Y6_N16 2 " "Info: 20: + IC(0.000 ns) + CELL(2.371 ns) = 29.391 ns; Loc. = LCCOMB_X26_Y6_N16; Fanout = 2; COMB LOOP Node = 'Mux0~14'" { { "Info" "ITDB_PART_OF_SCC" "Mux0~14 LCCOMB_X26_Y6_N16 " "Info: Loc. = LCCOMB_X26_Y6_N16; Node \"Mux0~14\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~13 LCCOMB_X26_Y5_N30 " "Info: Loc. = LCCOMB_X26_Y5_N30; Node \"Mux0~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~10 LCCOMB_X26_Y5_N20 " "Info: Loc. = LCCOMB_X26_Y5_N20; Node \"Mux0~10\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~11 LCCOMB_X26_Y5_N26 " "Info: Loc. = LCCOMB_X26_Y5_N26; Node \"Mux0~11\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~29 LCCOMB_X30_Y5_N30 " "Info: Loc. = LCCOMB_X30_Y5_N30; Node \"Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { Add3~26 Mux0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.272 ns) 29.914 ns bus_Reg\[7\]~47 21 COMB LCCOMB_X26_Y6_N20 5 " "Info: 21: + IC(0.251 ns) + CELL(0.272 ns) = 29.914 ns; Loc. = LCCOMB_X26_Y6_N20; Fanout = 5; COMB Node = 'bus_Reg\[7\]~47'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Mux0~14 bus_Reg[7]~47 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.309 ns) 30.546 ns r5\[7\] 22 REG LCFF_X26_Y6_N23 1 " "Info: 22: + IC(0.323 ns) + CELL(0.309 ns) = 30.546 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 1; REG Node = 'r5\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { bus_Reg[7]~47 r5[7] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.151 ns ( 82.34 % ) " "Info: Total cell delay = 25.151 ns ( 82.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.395 ns ( 17.66 % ) " "Info: Total interconnect delay = 5.395 ns ( 17.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "30.546 ns" { dr1[0] Add20~1 Add19~1 Mux7~12 Mux7~13 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~47 r5[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "30.546 ns" { dr1[0] {} Add20~1 {} Add19~1 {} Mux7~12 {} Mux7~13 {} Mux7~47 {} Add3~2 {} Mux6~25 {} Add3~6 {} Mux5~12 {} Add3~10 {} Mux4~12 {} Add3~14 {} Mux3~12 {} Add3~18 {} Mux2~12 {} Add3~22 {} Mux1~12 {} Add3~26 {} Mux0~14 {} bus_Reg[7]~47 {} r5[7] {} } { 0.000ns 0.615ns 0.836ns 0.618ns 0.236ns 0.000ns 0.591ns 0.000ns 0.366ns 0.000ns 0.599ns 0.000ns 0.220ns 0.000ns 0.214ns 0.000ns 0.213ns 0.000ns 0.313ns 0.000ns 0.251ns 0.323ns } { 0.000ns 0.491ns 0.371ns 0.225ns 0.272ns 0.766ns 0.309ns 3.348ns 0.309ns 2.930ns 0.350ns 2.615ns 0.350ns 2.967ns 0.309ns 3.029ns 0.309ns 2.940ns 0.309ns 2.371ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns r5\[7\] 3 REG LCFF_X26_Y6_N23 1 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 1; REG Node = 'r5\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl r5[7] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl r5[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} r5[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.479 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns dr1\[0\] 3 REG LCFF_X26_Y6_N25 39 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y6_N25; Fanout = 39; REG Node = 'dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl dr1[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} dr1[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl r5[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} r5[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} dr1[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "30.546 ns" { dr1[0] Add20~1 Add19~1 Mux7~12 Mux7~13 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~47 r5[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "30.546 ns" { dr1[0] {} Add20~1 {} Add19~1 {} Mux7~12 {} Mux7~13 {} Mux7~47 {} Add3~2 {} Mux6~25 {} Add3~6 {} Mux5~12 {} Add3~10 {} Mux4~12 {} Add3~14 {} Mux3~12 {} Add3~18 {} Mux2~12 {} Add3~22 {} Mux1~12 {} Add3~26 {} Mux0~14 {} bus_Reg[7]~47 {} r5[7] {} } { 0.000ns 0.615ns 0.836ns 0.618ns 0.236ns 0.000ns 0.591ns 0.000ns 0.366ns 0.000ns 0.599ns 0.000ns 0.220ns 0.000ns 0.214ns 0.000ns 0.213ns 0.000ns 0.313ns 0.000ns 0.251ns 0.323ns } { 0.000ns 0.491ns 0.371ns 0.225ns 0.272ns 0.766ns 0.309ns 3.348ns 0.309ns 2.930ns 0.350ns 2.615ns 0.350ns 2.967ns 0.309ns 3.029ns 0.309ns 2.940ns 0.309ns 2.371ns 0.272ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl r5[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} r5[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} dr1[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r5\[7\] s\[2\] clk 31.609 ns register " "Info: tsu for register \"r5\[7\]\" (data pin = \"s\[2\]\", clock pin = \"clk\") is 31.609 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.998 ns + Longest pin register " "Info: + Longest pin to register delay is 33.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns s\[2\] 1 PIN PIN_Y8 93 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y8; Fanout = 93; PIN Node = 's\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.911 ns) + CELL(0.228 ns) 5.986 ns Mux7~7 2 COMB LCCOMB_X30_Y6_N8 1 " "Info: 2: + IC(4.911 ns) + CELL(0.228 ns) = 5.986 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 1; COMB Node = 'Mux7~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.139 ns" { s[2] Mux7~7 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.272 ns) 6.863 ns Mux7~8 3 COMB LCCOMB_X30_Y7_N16 1 " "Info: 3: + IC(0.605 ns) + CELL(0.272 ns) = 6.863 ns; Loc. = LCCOMB_X30_Y7_N16; Fanout = 1; COMB Node = 'Mux7~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { Mux7~7 Mux7~8 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 7.116 ns Mux7~13 4 COMB LCCOMB_X30_Y7_N20 2 " "Info: 4: + IC(0.200 ns) + CELL(0.053 ns) = 7.116 ns; Loc. = LCCOMB_X30_Y7_N20; Fanout = 2; COMB Node = 'Mux7~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.253 ns" { Mux7~8 Mux7~13 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.766 ns) 7.882 ns Mux7~47 5 COMB LOOP LCCOMB_X30_Y6_N10 3 " "Info: 5: + IC(0.000 ns) + CELL(0.766 ns) = 7.882 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 3; COMB LOOP Node = 'Mux7~47'" { { "Info" "ITDB_PART_OF_SCC" "Mux7~47 LCCOMB_X30_Y6_N10 " "Info: Loc. = LCCOMB_X30_Y6_N10; Node \"Mux7~47\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~43 LCCOMB_X29_Y6_N4 " "Info: Loc. = LCCOMB_X29_Y6_N4; Node \"Mux7~43\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~38 LCCOMB_X29_Y6_N0 " "Info: Loc. = LCCOMB_X29_Y6_N0; Node \"Mux7~38\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~35 LCCOMB_X29_Y6_N10 " "Info: Loc. = LCCOMB_X29_Y6_N10; Node \"Mux7~35\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { Mux7~13 Mux7~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.309 ns) 8.782 ns Add3~2 6 COMB LCCOMB_X30_Y5_N16 3 " "Info: 6: + IC(0.591 ns) + CELL(0.309 ns) = 8.782 ns; Loc. = LCCOMB_X30_Y5_N16; Fanout = 3; COMB Node = 'Add3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux7~47 Add3~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.348 ns) 12.130 ns Mux6~25 7 COMB LOOP LCCOMB_X30_Y5_N12 3 " "Info: 7: + IC(0.000 ns) + CELL(3.348 ns) = 12.130 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 3; COMB LOOP Node = 'Mux6~25'" { { "Info" "ITDB_PART_OF_SCC" "Mux6~8 LCCOMB_X27_Y4_N6 " "Info: Loc. = LCCOMB_X27_Y4_N6; Node \"Mux6~8\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~5 LCCOMB_X27_Y5_N20 " "Info: Loc. = LCCOMB_X27_Y5_N20; Node \"Mux6~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~25 LCCOMB_X30_Y5_N12 " "Info: Loc. = LCCOMB_X30_Y5_N12; Node \"Mux6~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~12 LCCOMB_X30_Y4_N6 " "Info: Loc. = LCCOMB_X30_Y4_N6; Node \"Mux6~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~5 LCCOMB_X30_Y5_N18 " "Info: Loc. = LCCOMB_X30_Y5_N18; Node \"Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { Add3~2 Mux6~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.309 ns) 12.805 ns Add3~6 8 COMB LCCOMB_X30_Y5_N18 3 " "Info: 8: + IC(0.366 ns) + CELL(0.309 ns) = 12.805 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 3; COMB Node = 'Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Mux6~25 Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.930 ns) 15.735 ns Mux5~12 9 COMB LOOP LCCOMB_X29_Y4_N16 3 " "Info: 9: + IC(0.000 ns) + CELL(2.930 ns) = 15.735 ns; Loc. = LCCOMB_X29_Y4_N16; Fanout = 3; COMB LOOP Node = 'Mux5~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux5~4 LCCOMB_X29_Y4_N12 " "Info: Loc. = LCCOMB_X29_Y4_N12; Node \"Mux5~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~2 LCCOMB_X26_Y4_N6 " "Info: Loc. = LCCOMB_X26_Y4_N6; Node \"Mux5~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~12 LCCOMB_X29_Y4_N16 " "Info: Loc. = LCCOMB_X29_Y4_N16; Node \"Mux5~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~1 LCCOMB_X26_Y4_N0 " "Info: Loc. = LCCOMB_X26_Y4_N0; Node \"Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~9 LCCOMB_X30_Y5_N20 " "Info: Loc. = LCCOMB_X30_Y5_N20; Node \"Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { Add3~6 Mux5~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.350 ns) 16.684 ns Add3~10 10 COMB LCCOMB_X30_Y5_N20 3 " "Info: 10: + IC(0.599 ns) + CELL(0.350 ns) = 16.684 ns; Loc. = LCCOMB_X30_Y5_N20; Fanout = 3; COMB Node = 'Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { Mux5~12 Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.615 ns) 19.299 ns Mux4~12 11 COMB LOOP LCCOMB_X30_Y5_N8 3 " "Info: 11: + IC(0.000 ns) + CELL(2.615 ns) = 19.299 ns; Loc. = LCCOMB_X30_Y5_N8; Fanout = 3; COMB LOOP Node = 'Mux4~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux4~4 LCCOMB_X29_Y5_N26 " "Info: Loc. = LCCOMB_X29_Y5_N26; Node \"Mux4~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~2 LCCOMB_X29_Y5_N22 " "Info: Loc. = LCCOMB_X29_Y5_N22; Node \"Mux4~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~1 LCCOMB_X27_Y5_N24 " "Info: Loc. = LCCOMB_X27_Y5_N24; Node \"Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~12 LCCOMB_X30_Y5_N8 " "Info: Loc. = LCCOMB_X30_Y5_N8; Node \"Mux4~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~13 LCCOMB_X30_Y5_N22 " "Info: Loc. = LCCOMB_X30_Y5_N22; Node \"Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { Add3~10 Mux4~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.350 ns) 19.869 ns Add3~14 12 COMB LCCOMB_X30_Y5_N22 3 " "Info: 12: + IC(0.220 ns) + CELL(0.350 ns) = 19.869 ns; Loc. = LCCOMB_X30_Y5_N22; Fanout = 3; COMB Node = 'Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux4~12 Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.967 ns) 22.836 ns Mux3~12 13 COMB LOOP LCCOMB_X30_Y5_N4 3 " "Info: 13: + IC(0.000 ns) + CELL(2.967 ns) = 22.836 ns; Loc. = LCCOMB_X30_Y5_N4; Fanout = 3; COMB LOOP Node = 'Mux3~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux3~12 LCCOMB_X30_Y5_N4 " "Info: Loc. = LCCOMB_X30_Y5_N4; Node \"Mux3~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~2 LCCOMB_X30_Y4_N8 " "Info: Loc. = LCCOMB_X30_Y4_N8; Node \"Mux3~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~17 LCCOMB_X30_Y5_N24 " "Info: Loc. = LCCOMB_X30_Y5_N24; Node \"Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~4 LCCOMB_X30_Y4_N14 " "Info: Loc. = LCCOMB_X30_Y4_N14; Node \"Mux3~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~1 LCCOMB_X27_Y5_N28 " "Info: Loc. = LCCOMB_X27_Y5_N28; Node \"Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { Add3~14 Mux3~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.309 ns) 23.359 ns Add3~18 14 COMB LCCOMB_X30_Y5_N24 3 " "Info: 14: + IC(0.214 ns) + CELL(0.309 ns) = 23.359 ns; Loc. = LCCOMB_X30_Y5_N24; Fanout = 3; COMB Node = 'Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Mux3~12 Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.029 ns) 26.388 ns Mux2~12 15 COMB LOOP LCCOMB_X30_Y5_N0 3 " "Info: 15: + IC(0.000 ns) + CELL(3.029 ns) = 26.388 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 3; COMB LOOP Node = 'Mux2~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux2~12 LCCOMB_X30_Y5_N0 " "Info: Loc. = LCCOMB_X30_Y5_N0; Node \"Mux2~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~1 LCCOMB_X26_Y4_N8 " "Info: Loc. = LCCOMB_X26_Y4_N8; Node \"Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~21 LCCOMB_X30_Y5_N26 " "Info: Loc. = LCCOMB_X30_Y5_N26; Node \"Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~4 LCCOMB_X29_Y5_N30 " "Info: Loc. = LCCOMB_X29_Y5_N30; Node \"Mux2~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~2 LCCOMB_X26_Y4_N12 " "Info: Loc. = LCCOMB_X26_Y4_N12; Node \"Mux2~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { Add3~18 Mux2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.309 ns) 26.910 ns Add3~22 16 COMB LCCOMB_X30_Y5_N26 3 " "Info: 16: + IC(0.213 ns) + CELL(0.309 ns) = 26.910 ns; Loc. = LCCOMB_X30_Y5_N26; Fanout = 3; COMB Node = 'Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Mux2~12 Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.940 ns) 29.850 ns Mux1~12 17 COMB LOOP LCCOMB_X31_Y5_N4 3 " "Info: 17: + IC(0.000 ns) + CELL(2.940 ns) = 29.850 ns; Loc. = LCCOMB_X31_Y5_N4; Fanout = 3; COMB LOOP Node = 'Mux1~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux1~12 LCCOMB_X31_Y5_N4 " "Info: Loc. = LCCOMB_X31_Y5_N4; Node \"Mux1~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~4 LCCOMB_X31_Y5_N12 " "Info: Loc. = LCCOMB_X31_Y5_N12; Node \"Mux1~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~2 LCCOMB_X27_Y6_N12 " "Info: Loc. = LCCOMB_X27_Y6_N12; Node \"Mux1~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~1 LCCOMB_X27_Y6_N10 " "Info: Loc. = LCCOMB_X27_Y6_N10; Node \"Mux1~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~25 LCCOMB_X30_Y5_N28 " "Info: Loc. = LCCOMB_X30_Y5_N28; Node \"Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { Add3~22 Mux1~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.309 ns) 30.472 ns Add3~26 18 COMB LCCOMB_X30_Y5_N28 2 " "Info: 18: + IC(0.313 ns) + CELL(0.309 ns) = 30.472 ns; Loc. = LCCOMB_X30_Y5_N28; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { Mux1~12 Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.371 ns) 32.843 ns Mux0~14 19 COMB LOOP LCCOMB_X26_Y6_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(2.371 ns) = 32.843 ns; Loc. = LCCOMB_X26_Y6_N16; Fanout = 2; COMB LOOP Node = 'Mux0~14'" { { "Info" "ITDB_PART_OF_SCC" "Mux0~14 LCCOMB_X26_Y6_N16 " "Info: Loc. = LCCOMB_X26_Y6_N16; Node \"Mux0~14\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~13 LCCOMB_X26_Y5_N30 " "Info: Loc. = LCCOMB_X26_Y5_N30; Node \"Mux0~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~10 LCCOMB_X26_Y5_N20 " "Info: Loc. = LCCOMB_X26_Y5_N20; Node \"Mux0~10\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~11 LCCOMB_X26_Y5_N26 " "Info: Loc. = LCCOMB_X26_Y5_N26; Node \"Mux0~11\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~29 LCCOMB_X30_Y5_N30 " "Info: Loc. = LCCOMB_X30_Y5_N30; Node \"Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { Add3~26 Mux0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.272 ns) 33.366 ns bus_Reg\[7\]~47 20 COMB LCCOMB_X26_Y6_N20 5 " "Info: 20: + IC(0.251 ns) + CELL(0.272 ns) = 33.366 ns; Loc. = LCCOMB_X26_Y6_N20; Fanout = 5; COMB Node = 'bus_Reg\[7\]~47'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Mux0~14 bus_Reg[7]~47 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.309 ns) 33.998 ns r5\[7\] 21 REG LCFF_X26_Y6_N23 1 " "Info: 21: + IC(0.323 ns) + CELL(0.309 ns) = 33.998 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 1; REG Node = 'r5\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { bus_Reg[7]~47 r5[7] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.192 ns ( 74.10 % ) " "Info: Total cell delay = 25.192 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.806 ns ( 25.90 % ) " "Info: Total interconnect delay = 8.806 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "33.998 ns" { s[2] Mux7~7 Mux7~8 Mux7~13 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~47 r5[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "33.998 ns" { s[2] {} s[2]~combout {} Mux7~7 {} Mux7~8 {} Mux7~13 {} Mux7~47 {} Add3~2 {} Mux6~25 {} Add3~6 {} Mux5~12 {} Add3~10 {} Mux4~12 {} Add3~14 {} Mux3~12 {} Add3~18 {} Mux2~12 {} Add3~22 {} Mux1~12 {} Add3~26 {} Mux0~14 {} bus_Reg[7]~47 {} r5[7] {} } { 0.000ns 0.000ns 4.911ns 0.605ns 0.200ns 0.000ns 0.591ns 0.000ns 0.366ns 0.000ns 0.599ns 0.000ns 0.220ns 0.000ns 0.214ns 0.000ns 0.213ns 0.000ns 0.313ns 0.000ns 0.251ns 0.323ns } { 0.000ns 0.847ns 0.228ns 0.272ns 0.053ns 0.766ns 0.309ns 3.348ns 0.309ns 2.930ns 0.350ns 2.615ns 0.350ns 2.967ns 0.309ns 3.029ns 0.309ns 2.940ns 0.309ns 2.371ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns r5\[7\] 3 REG LCFF_X26_Y6_N23 1 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 1; REG Node = 'r5\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl r5[7] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl r5[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} r5[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "33.998 ns" { s[2] Mux7~7 Mux7~8 Mux7~13 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~47 r5[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "33.998 ns" { s[2] {} s[2]~combout {} Mux7~7 {} Mux7~8 {} Mux7~13 {} Mux7~47 {} Add3~2 {} Mux6~25 {} Add3~6 {} Mux5~12 {} Add3~10 {} Mux4~12 {} Add3~14 {} Mux3~12 {} Add3~18 {} Mux2~12 {} Add3~22 {} Mux1~12 {} Add3~26 {} Mux0~14 {} bus_Reg[7]~47 {} r5[7] {} } { 0.000ns 0.000ns 4.911ns 0.605ns 0.200ns 0.000ns 0.591ns 0.000ns 0.366ns 0.000ns 0.599ns 0.000ns 0.220ns 0.000ns 0.214ns 0.000ns 0.213ns 0.000ns 0.313ns 0.000ns 0.251ns 0.323ns } { 0.000ns 0.847ns 0.228ns 0.272ns 0.053ns 0.766ns 0.309ns 3.348ns 0.309ns 2.930ns 0.350ns 2.615ns 0.350ns 2.967ns 0.309ns 3.029ns 0.309ns 2.940ns 0.309ns 2.371ns 0.272ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl r5[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} r5[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d\[7\] dr1\[0\] 36.159 ns register " "Info: tco from clock \"clk\" to destination pin \"d\[7\]\" through register \"dr1\[0\]\" is 36.159 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns dr1\[0\] 3 REG LCFF_X26_Y6_N25 39 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y6_N25; Fanout = 39; REG Node = 'dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl dr1[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} dr1[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.586 ns + Longest register pin " "Info: + Longest register to pin delay is 33.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dr1\[0\] 1 REG LCFF_X26_Y6_N25 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N25; Fanout = 39; REG Node = 'dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr1[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.491 ns) 1.106 ns Add20~1 2 COMB LCCOMB_X29_Y6_N16 3 " "Info: 2: + IC(0.615 ns) + CELL(0.491 ns) = 1.106 ns; Loc. = LCCOMB_X29_Y6_N16; Fanout = 3; COMB Node = 'Add20~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { dr1[0] Add20~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.371 ns) 2.313 ns Add19~1 3 COMB LCCOMB_X30_Y8_N0 1 " "Info: 3: + IC(0.836 ns) + CELL(0.371 ns) = 2.313 ns; Loc. = LCCOMB_X30_Y8_N0; Fanout = 1; COMB Node = 'Add19~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { Add20~1 Add19~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.225 ns) 3.156 ns Mux7~12 4 COMB LCCOMB_X30_Y7_N26 1 " "Info: 4: + IC(0.618 ns) + CELL(0.225 ns) = 3.156 ns; Loc. = LCCOMB_X30_Y7_N26; Fanout = 1; COMB Node = 'Mux7~12'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { Add19~1 Mux7~12 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 3.664 ns Mux7~13 5 COMB LCCOMB_X30_Y7_N20 2 " "Info: 5: + IC(0.236 ns) + CELL(0.272 ns) = 3.664 ns; Loc. = LCCOMB_X30_Y7_N20; Fanout = 2; COMB Node = 'Mux7~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Mux7~12 Mux7~13 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.766 ns) 4.430 ns Mux7~47 6 COMB LOOP LCCOMB_X30_Y6_N10 3 " "Info: 6: + IC(0.000 ns) + CELL(0.766 ns) = 4.430 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 3; COMB LOOP Node = 'Mux7~47'" { { "Info" "ITDB_PART_OF_SCC" "Mux7~47 LCCOMB_X30_Y6_N10 " "Info: Loc. = LCCOMB_X30_Y6_N10; Node \"Mux7~47\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~43 LCCOMB_X29_Y6_N4 " "Info: Loc. = LCCOMB_X29_Y6_N4; Node \"Mux7~43\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~38 LCCOMB_X29_Y6_N0 " "Info: Loc. = LCCOMB_X29_Y6_N0; Node \"Mux7~38\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~35 LCCOMB_X29_Y6_N10 " "Info: Loc. = LCCOMB_X29_Y6_N10; Node \"Mux7~35\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { Mux7~13 Mux7~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.309 ns) 5.330 ns Add3~2 7 COMB LCCOMB_X30_Y5_N16 3 " "Info: 7: + IC(0.591 ns) + CELL(0.309 ns) = 5.330 ns; Loc. = LCCOMB_X30_Y5_N16; Fanout = 3; COMB Node = 'Add3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux7~47 Add3~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.348 ns) 8.678 ns Mux6~25 8 COMB LOOP LCCOMB_X30_Y5_N12 3 " "Info: 8: + IC(0.000 ns) + CELL(3.348 ns) = 8.678 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 3; COMB LOOP Node = 'Mux6~25'" { { "Info" "ITDB_PART_OF_SCC" "Mux6~8 LCCOMB_X27_Y4_N6 " "Info: Loc. = LCCOMB_X27_Y4_N6; Node \"Mux6~8\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~5 LCCOMB_X27_Y5_N20 " "Info: Loc. = LCCOMB_X27_Y5_N20; Node \"Mux6~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~25 LCCOMB_X30_Y5_N12 " "Info: Loc. = LCCOMB_X30_Y5_N12; Node \"Mux6~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~12 LCCOMB_X30_Y4_N6 " "Info: Loc. = LCCOMB_X30_Y4_N6; Node \"Mux6~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~5 LCCOMB_X30_Y5_N18 " "Info: Loc. = LCCOMB_X30_Y5_N18; Node \"Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { Add3~2 Mux6~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.309 ns) 9.353 ns Add3~6 9 COMB LCCOMB_X30_Y5_N18 3 " "Info: 9: + IC(0.366 ns) + CELL(0.309 ns) = 9.353 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 3; COMB Node = 'Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Mux6~25 Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.930 ns) 12.283 ns Mux5~12 10 COMB LOOP LCCOMB_X29_Y4_N16 3 " "Info: 10: + IC(0.000 ns) + CELL(2.930 ns) = 12.283 ns; Loc. = LCCOMB_X29_Y4_N16; Fanout = 3; COMB LOOP Node = 'Mux5~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux5~4 LCCOMB_X29_Y4_N12 " "Info: Loc. = LCCOMB_X29_Y4_N12; Node \"Mux5~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~2 LCCOMB_X26_Y4_N6 " "Info: Loc. = LCCOMB_X26_Y4_N6; Node \"Mux5~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~12 LCCOMB_X29_Y4_N16 " "Info: Loc. = LCCOMB_X29_Y4_N16; Node \"Mux5~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~1 LCCOMB_X26_Y4_N0 " "Info: Loc. = LCCOMB_X26_Y4_N0; Node \"Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~9 LCCOMB_X30_Y5_N20 " "Info: Loc. = LCCOMB_X30_Y5_N20; Node \"Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { Add3~6 Mux5~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.350 ns) 13.232 ns Add3~10 11 COMB LCCOMB_X30_Y5_N20 3 " "Info: 11: + IC(0.599 ns) + CELL(0.350 ns) = 13.232 ns; Loc. = LCCOMB_X30_Y5_N20; Fanout = 3; COMB Node = 'Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { Mux5~12 Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.615 ns) 15.847 ns Mux4~12 12 COMB LOOP LCCOMB_X30_Y5_N8 3 " "Info: 12: + IC(0.000 ns) + CELL(2.615 ns) = 15.847 ns; Loc. = LCCOMB_X30_Y5_N8; Fanout = 3; COMB LOOP Node = 'Mux4~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux4~4 LCCOMB_X29_Y5_N26 " "Info: Loc. = LCCOMB_X29_Y5_N26; Node \"Mux4~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~2 LCCOMB_X29_Y5_N22 " "Info: Loc. = LCCOMB_X29_Y5_N22; Node \"Mux4~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~1 LCCOMB_X27_Y5_N24 " "Info: Loc. = LCCOMB_X27_Y5_N24; Node \"Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~12 LCCOMB_X30_Y5_N8 " "Info: Loc. = LCCOMB_X30_Y5_N8; Node \"Mux4~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~13 LCCOMB_X30_Y5_N22 " "Info: Loc. = LCCOMB_X30_Y5_N22; Node \"Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { Add3~10 Mux4~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.350 ns) 16.417 ns Add3~14 13 COMB LCCOMB_X30_Y5_N22 3 " "Info: 13: + IC(0.220 ns) + CELL(0.350 ns) = 16.417 ns; Loc. = LCCOMB_X30_Y5_N22; Fanout = 3; COMB Node = 'Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux4~12 Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.967 ns) 19.384 ns Mux3~12 14 COMB LOOP LCCOMB_X30_Y5_N4 3 " "Info: 14: + IC(0.000 ns) + CELL(2.967 ns) = 19.384 ns; Loc. = LCCOMB_X30_Y5_N4; Fanout = 3; COMB LOOP Node = 'Mux3~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux3~12 LCCOMB_X30_Y5_N4 " "Info: Loc. = LCCOMB_X30_Y5_N4; Node \"Mux3~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~2 LCCOMB_X30_Y4_N8 " "Info: Loc. = LCCOMB_X30_Y4_N8; Node \"Mux3~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~17 LCCOMB_X30_Y5_N24 " "Info: Loc. = LCCOMB_X30_Y5_N24; Node \"Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~4 LCCOMB_X30_Y4_N14 " "Info: Loc. = LCCOMB_X30_Y4_N14; Node \"Mux3~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~1 LCCOMB_X27_Y5_N28 " "Info: Loc. = LCCOMB_X27_Y5_N28; Node \"Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { Add3~14 Mux3~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.309 ns) 19.907 ns Add3~18 15 COMB LCCOMB_X30_Y5_N24 3 " "Info: 15: + IC(0.214 ns) + CELL(0.309 ns) = 19.907 ns; Loc. = LCCOMB_X30_Y5_N24; Fanout = 3; COMB Node = 'Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Mux3~12 Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.029 ns) 22.936 ns Mux2~12 16 COMB LOOP LCCOMB_X30_Y5_N0 3 " "Info: 16: + IC(0.000 ns) + CELL(3.029 ns) = 22.936 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 3; COMB LOOP Node = 'Mux2~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux2~12 LCCOMB_X30_Y5_N0 " "Info: Loc. = LCCOMB_X30_Y5_N0; Node \"Mux2~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~1 LCCOMB_X26_Y4_N8 " "Info: Loc. = LCCOMB_X26_Y4_N8; Node \"Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~21 LCCOMB_X30_Y5_N26 " "Info: Loc. = LCCOMB_X30_Y5_N26; Node \"Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~4 LCCOMB_X29_Y5_N30 " "Info: Loc. = LCCOMB_X29_Y5_N30; Node \"Mux2~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~2 LCCOMB_X26_Y4_N12 " "Info: Loc. = LCCOMB_X26_Y4_N12; Node \"Mux2~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { Add3~18 Mux2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.309 ns) 23.458 ns Add3~22 17 COMB LCCOMB_X30_Y5_N26 3 " "Info: 17: + IC(0.213 ns) + CELL(0.309 ns) = 23.458 ns; Loc. = LCCOMB_X30_Y5_N26; Fanout = 3; COMB Node = 'Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Mux2~12 Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.940 ns) 26.398 ns Mux1~12 18 COMB LOOP LCCOMB_X31_Y5_N4 3 " "Info: 18: + IC(0.000 ns) + CELL(2.940 ns) = 26.398 ns; Loc. = LCCOMB_X31_Y5_N4; Fanout = 3; COMB LOOP Node = 'Mux1~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux1~12 LCCOMB_X31_Y5_N4 " "Info: Loc. = LCCOMB_X31_Y5_N4; Node \"Mux1~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~4 LCCOMB_X31_Y5_N12 " "Info: Loc. = LCCOMB_X31_Y5_N12; Node \"Mux1~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~2 LCCOMB_X27_Y6_N12 " "Info: Loc. = LCCOMB_X27_Y6_N12; Node \"Mux1~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~1 LCCOMB_X27_Y6_N10 " "Info: Loc. = LCCOMB_X27_Y6_N10; Node \"Mux1~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~25 LCCOMB_X30_Y5_N28 " "Info: Loc. = LCCOMB_X30_Y5_N28; Node \"Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { Add3~22 Mux1~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.309 ns) 27.020 ns Add3~26 19 COMB LCCOMB_X30_Y5_N28 2 " "Info: 19: + IC(0.313 ns) + CELL(0.309 ns) = 27.020 ns; Loc. = LCCOMB_X30_Y5_N28; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { Mux1~12 Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.371 ns) 29.391 ns Mux0~14 20 COMB LOOP LCCOMB_X26_Y6_N16 2 " "Info: 20: + IC(0.000 ns) + CELL(2.371 ns) = 29.391 ns; Loc. = LCCOMB_X26_Y6_N16; Fanout = 2; COMB LOOP Node = 'Mux0~14'" { { "Info" "ITDB_PART_OF_SCC" "Mux0~14 LCCOMB_X26_Y6_N16 " "Info: Loc. = LCCOMB_X26_Y6_N16; Node \"Mux0~14\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~13 LCCOMB_X26_Y5_N30 " "Info: Loc. = LCCOMB_X26_Y5_N30; Node \"Mux0~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~10 LCCOMB_X26_Y5_N20 " "Info: Loc. = LCCOMB_X26_Y5_N20; Node \"Mux0~10\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~11 LCCOMB_X26_Y5_N26 " "Info: Loc. = LCCOMB_X26_Y5_N26; Node \"Mux0~11\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~29 LCCOMB_X30_Y5_N30 " "Info: Loc. = LCCOMB_X30_Y5_N30; Node \"Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { Add3~26 Mux0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.272 ns) 29.914 ns bus_Reg\[7\]~47 21 COMB LCCOMB_X26_Y6_N20 5 " "Info: 21: + IC(0.251 ns) + CELL(0.272 ns) = 29.914 ns; Loc. = LCCOMB_X26_Y6_N20; Fanout = 5; COMB Node = 'bus_Reg\[7\]~47'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Mux0~14 bus_Reg[7]~47 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.972 ns) 33.586 ns d\[7\] 22 PIN PIN_Y16 0 " "Info: 22: + IC(1.700 ns) + CELL(1.972 ns) = 33.586 ns; Loc. = PIN_Y16; Fanout = 0; PIN Node = 'd\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { bus_Reg[7]~47 d[7] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.814 ns ( 79.84 % ) " "Info: Total cell delay = 26.814 ns ( 79.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.772 ns ( 20.16 % ) " "Info: Total interconnect delay = 6.772 ns ( 20.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "33.586 ns" { dr1[0] Add20~1 Add19~1 Mux7~12 Mux7~13 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~47 d[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "33.586 ns" { dr1[0] {} Add20~1 {} Add19~1 {} Mux7~12 {} Mux7~13 {} Mux7~47 {} Add3~2 {} Mux6~25 {} Add3~6 {} Mux5~12 {} Add3~10 {} Mux4~12 {} Add3~14 {} Mux3~12 {} Add3~18 {} Mux2~12 {} Add3~22 {} Mux1~12 {} Add3~26 {} Mux0~14 {} bus_Reg[7]~47 {} d[7] {} } { 0.000ns 0.615ns 0.836ns 0.618ns 0.236ns 0.000ns 0.591ns 0.000ns 0.366ns 0.000ns 0.599ns 0.000ns 0.220ns 0.000ns 0.214ns 0.000ns 0.213ns 0.000ns 0.313ns 0.000ns 0.251ns 1.700ns } { 0.000ns 0.491ns 0.371ns 0.225ns 0.272ns 0.766ns 0.309ns 3.348ns 0.309ns 2.930ns 0.350ns 2.615ns 0.350ns 2.967ns 0.309ns 3.029ns 0.309ns 2.940ns 0.309ns 2.371ns 0.272ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} dr1[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "33.586 ns" { dr1[0] Add20~1 Add19~1 Mux7~12 Mux7~13 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~47 d[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "33.586 ns" { dr1[0] {} Add20~1 {} Add19~1 {} Mux7~12 {} Mux7~13 {} Mux7~47 {} Add3~2 {} Mux6~25 {} Add3~6 {} Mux5~12 {} Add3~10 {} Mux4~12 {} Add3~14 {} Mux3~12 {} Add3~18 {} Mux2~12 {} Add3~22 {} Mux1~12 {} Add3~26 {} Mux0~14 {} bus_Reg[7]~47 {} d[7] {} } { 0.000ns 0.615ns 0.836ns 0.618ns 0.236ns 0.000ns 0.591ns 0.000ns 0.366ns 0.000ns 0.599ns 0.000ns 0.220ns 0.000ns 0.214ns 0.000ns 0.213ns 0.000ns 0.313ns 0.000ns 0.251ns 1.700ns } { 0.000ns 0.491ns 0.371ns 0.225ns 0.272ns 0.766ns 0.309ns 3.348ns 0.309ns 2.930ns 0.350ns 2.615ns 0.350ns 2.967ns 0.309ns 3.029ns 0.309ns 2.940ns 0.309ns 2.371ns 0.272ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s\[2\] d\[7\] 37.038 ns Longest " "Info: Longest tpd from source pin \"s\[2\]\" to destination pin \"d\[7\]\" is 37.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns s\[2\] 1 PIN PIN_Y8 93 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y8; Fanout = 93; PIN Node = 's\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.911 ns) + CELL(0.228 ns) 5.986 ns Mux7~7 2 COMB LCCOMB_X30_Y6_N8 1 " "Info: 2: + IC(4.911 ns) + CELL(0.228 ns) = 5.986 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 1; COMB Node = 'Mux7~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.139 ns" { s[2] Mux7~7 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.272 ns) 6.863 ns Mux7~8 3 COMB LCCOMB_X30_Y7_N16 1 " "Info: 3: + IC(0.605 ns) + CELL(0.272 ns) = 6.863 ns; Loc. = LCCOMB_X30_Y7_N16; Fanout = 1; COMB Node = 'Mux7~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { Mux7~7 Mux7~8 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 7.116 ns Mux7~13 4 COMB LCCOMB_X30_Y7_N20 2 " "Info: 4: + IC(0.200 ns) + CELL(0.053 ns) = 7.116 ns; Loc. = LCCOMB_X30_Y7_N20; Fanout = 2; COMB Node = 'Mux7~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.253 ns" { Mux7~8 Mux7~13 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.766 ns) 7.882 ns Mux7~47 5 COMB LOOP LCCOMB_X30_Y6_N10 3 " "Info: 5: + IC(0.000 ns) + CELL(0.766 ns) = 7.882 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 3; COMB LOOP Node = 'Mux7~47'" { { "Info" "ITDB_PART_OF_SCC" "Mux7~47 LCCOMB_X30_Y6_N10 " "Info: Loc. = LCCOMB_X30_Y6_N10; Node \"Mux7~47\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~43 LCCOMB_X29_Y6_N4 " "Info: Loc. = LCCOMB_X29_Y6_N4; Node \"Mux7~43\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~38 LCCOMB_X29_Y6_N0 " "Info: Loc. = LCCOMB_X29_Y6_N0; Node \"Mux7~38\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~35 LCCOMB_X29_Y6_N10 " "Info: Loc. = LCCOMB_X29_Y6_N10; Node \"Mux7~35\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { Mux7~13 Mux7~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.309 ns) 8.782 ns Add3~2 6 COMB LCCOMB_X30_Y5_N16 3 " "Info: 6: + IC(0.591 ns) + CELL(0.309 ns) = 8.782 ns; Loc. = LCCOMB_X30_Y5_N16; Fanout = 3; COMB Node = 'Add3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux7~47 Add3~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.348 ns) 12.130 ns Mux6~25 7 COMB LOOP LCCOMB_X30_Y5_N12 3 " "Info: 7: + IC(0.000 ns) + CELL(3.348 ns) = 12.130 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 3; COMB LOOP Node = 'Mux6~25'" { { "Info" "ITDB_PART_OF_SCC" "Mux6~8 LCCOMB_X27_Y4_N6 " "Info: Loc. = LCCOMB_X27_Y4_N6; Node \"Mux6~8\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~5 LCCOMB_X27_Y5_N20 " "Info: Loc. = LCCOMB_X27_Y5_N20; Node \"Mux6~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~25 LCCOMB_X30_Y5_N12 " "Info: Loc. = LCCOMB_X30_Y5_N12; Node \"Mux6~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~12 LCCOMB_X30_Y4_N6 " "Info: Loc. = LCCOMB_X30_Y4_N6; Node \"Mux6~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~5 LCCOMB_X30_Y5_N18 " "Info: Loc. = LCCOMB_X30_Y5_N18; Node \"Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { Add3~2 Mux6~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.309 ns) 12.805 ns Add3~6 8 COMB LCCOMB_X30_Y5_N18 3 " "Info: 8: + IC(0.366 ns) + CELL(0.309 ns) = 12.805 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 3; COMB Node = 'Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Mux6~25 Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.930 ns) 15.735 ns Mux5~12 9 COMB LOOP LCCOMB_X29_Y4_N16 3 " "Info: 9: + IC(0.000 ns) + CELL(2.930 ns) = 15.735 ns; Loc. = LCCOMB_X29_Y4_N16; Fanout = 3; COMB LOOP Node = 'Mux5~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux5~4 LCCOMB_X29_Y4_N12 " "Info: Loc. = LCCOMB_X29_Y4_N12; Node \"Mux5~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~2 LCCOMB_X26_Y4_N6 " "Info: Loc. = LCCOMB_X26_Y4_N6; Node \"Mux5~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~12 LCCOMB_X29_Y4_N16 " "Info: Loc. = LCCOMB_X29_Y4_N16; Node \"Mux5~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~1 LCCOMB_X26_Y4_N0 " "Info: Loc. = LCCOMB_X26_Y4_N0; Node \"Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~9 LCCOMB_X30_Y5_N20 " "Info: Loc. = LCCOMB_X30_Y5_N20; Node \"Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { Add3~6 Mux5~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.350 ns) 16.684 ns Add3~10 10 COMB LCCOMB_X30_Y5_N20 3 " "Info: 10: + IC(0.599 ns) + CELL(0.350 ns) = 16.684 ns; Loc. = LCCOMB_X30_Y5_N20; Fanout = 3; COMB Node = 'Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { Mux5~12 Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.615 ns) 19.299 ns Mux4~12 11 COMB LOOP LCCOMB_X30_Y5_N8 3 " "Info: 11: + IC(0.000 ns) + CELL(2.615 ns) = 19.299 ns; Loc. = LCCOMB_X30_Y5_N8; Fanout = 3; COMB LOOP Node = 'Mux4~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux4~4 LCCOMB_X29_Y5_N26 " "Info: Loc. = LCCOMB_X29_Y5_N26; Node \"Mux4~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~2 LCCOMB_X29_Y5_N22 " "Info: Loc. = LCCOMB_X29_Y5_N22; Node \"Mux4~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~1 LCCOMB_X27_Y5_N24 " "Info: Loc. = LCCOMB_X27_Y5_N24; Node \"Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~12 LCCOMB_X30_Y5_N8 " "Info: Loc. = LCCOMB_X30_Y5_N8; Node \"Mux4~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~13 LCCOMB_X30_Y5_N22 " "Info: Loc. = LCCOMB_X30_Y5_N22; Node \"Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { Add3~10 Mux4~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.350 ns) 19.869 ns Add3~14 12 COMB LCCOMB_X30_Y5_N22 3 " "Info: 12: + IC(0.220 ns) + CELL(0.350 ns) = 19.869 ns; Loc. = LCCOMB_X30_Y5_N22; Fanout = 3; COMB Node = 'Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux4~12 Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.967 ns) 22.836 ns Mux3~12 13 COMB LOOP LCCOMB_X30_Y5_N4 3 " "Info: 13: + IC(0.000 ns) + CELL(2.967 ns) = 22.836 ns; Loc. = LCCOMB_X30_Y5_N4; Fanout = 3; COMB LOOP Node = 'Mux3~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux3~12 LCCOMB_X30_Y5_N4 " "Info: Loc. = LCCOMB_X30_Y5_N4; Node \"Mux3~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~2 LCCOMB_X30_Y4_N8 " "Info: Loc. = LCCOMB_X30_Y4_N8; Node \"Mux3~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~17 LCCOMB_X30_Y5_N24 " "Info: Loc. = LCCOMB_X30_Y5_N24; Node \"Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~4 LCCOMB_X30_Y4_N14 " "Info: Loc. = LCCOMB_X30_Y4_N14; Node \"Mux3~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~1 LCCOMB_X27_Y5_N28 " "Info: Loc. = LCCOMB_X27_Y5_N28; Node \"Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { Add3~14 Mux3~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.309 ns) 23.359 ns Add3~18 14 COMB LCCOMB_X30_Y5_N24 3 " "Info: 14: + IC(0.214 ns) + CELL(0.309 ns) = 23.359 ns; Loc. = LCCOMB_X30_Y5_N24; Fanout = 3; COMB Node = 'Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Mux3~12 Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.029 ns) 26.388 ns Mux2~12 15 COMB LOOP LCCOMB_X30_Y5_N0 3 " "Info: 15: + IC(0.000 ns) + CELL(3.029 ns) = 26.388 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 3; COMB LOOP Node = 'Mux2~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux2~12 LCCOMB_X30_Y5_N0 " "Info: Loc. = LCCOMB_X30_Y5_N0; Node \"Mux2~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~1 LCCOMB_X26_Y4_N8 " "Info: Loc. = LCCOMB_X26_Y4_N8; Node \"Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~21 LCCOMB_X30_Y5_N26 " "Info: Loc. = LCCOMB_X30_Y5_N26; Node \"Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~4 LCCOMB_X29_Y5_N30 " "Info: Loc. = LCCOMB_X29_Y5_N30; Node \"Mux2~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~2 LCCOMB_X26_Y4_N12 " "Info: Loc. = LCCOMB_X26_Y4_N12; Node \"Mux2~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { Add3~18 Mux2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.309 ns) 26.910 ns Add3~22 16 COMB LCCOMB_X30_Y5_N26 3 " "Info: 16: + IC(0.213 ns) + CELL(0.309 ns) = 26.910 ns; Loc. = LCCOMB_X30_Y5_N26; Fanout = 3; COMB Node = 'Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Mux2~12 Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.940 ns) 29.850 ns Mux1~12 17 COMB LOOP LCCOMB_X31_Y5_N4 3 " "Info: 17: + IC(0.000 ns) + CELL(2.940 ns) = 29.850 ns; Loc. = LCCOMB_X31_Y5_N4; Fanout = 3; COMB LOOP Node = 'Mux1~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux1~12 LCCOMB_X31_Y5_N4 " "Info: Loc. = LCCOMB_X31_Y5_N4; Node \"Mux1~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~4 LCCOMB_X31_Y5_N12 " "Info: Loc. = LCCOMB_X31_Y5_N12; Node \"Mux1~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~2 LCCOMB_X27_Y6_N12 " "Info: Loc. = LCCOMB_X27_Y6_N12; Node \"Mux1~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~1 LCCOMB_X27_Y6_N10 " "Info: Loc. = LCCOMB_X27_Y6_N10; Node \"Mux1~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~25 LCCOMB_X30_Y5_N28 " "Info: Loc. = LCCOMB_X30_Y5_N28; Node \"Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { Add3~22 Mux1~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.309 ns) 30.472 ns Add3~26 18 COMB LCCOMB_X30_Y5_N28 2 " "Info: 18: + IC(0.313 ns) + CELL(0.309 ns) = 30.472 ns; Loc. = LCCOMB_X30_Y5_N28; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { Mux1~12 Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.371 ns) 32.843 ns Mux0~14 19 COMB LOOP LCCOMB_X26_Y6_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(2.371 ns) = 32.843 ns; Loc. = LCCOMB_X26_Y6_N16; Fanout = 2; COMB LOOP Node = 'Mux0~14'" { { "Info" "ITDB_PART_OF_SCC" "Mux0~14 LCCOMB_X26_Y6_N16 " "Info: Loc. = LCCOMB_X26_Y6_N16; Node \"Mux0~14\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~13 LCCOMB_X26_Y5_N30 " "Info: Loc. = LCCOMB_X26_Y5_N30; Node \"Mux0~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~10 LCCOMB_X26_Y5_N20 " "Info: Loc. = LCCOMB_X26_Y5_N20; Node \"Mux0~10\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~11 LCCOMB_X26_Y5_N26 " "Info: Loc. = LCCOMB_X26_Y5_N26; Node \"Mux0~11\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~29 LCCOMB_X30_Y5_N30 " "Info: Loc. = LCCOMB_X30_Y5_N30; Node \"Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { Add3~26 Mux0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.272 ns) 33.366 ns bus_Reg\[7\]~47 20 COMB LCCOMB_X26_Y6_N20 5 " "Info: 20: + IC(0.251 ns) + CELL(0.272 ns) = 33.366 ns; Loc. = LCCOMB_X26_Y6_N20; Fanout = 5; COMB Node = 'bus_Reg\[7\]~47'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Mux0~14 bus_Reg[7]~47 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.972 ns) 37.038 ns d\[7\] 21 PIN PIN_Y16 0 " "Info: 21: + IC(1.700 ns) + CELL(1.972 ns) = 37.038 ns; Loc. = PIN_Y16; Fanout = 0; PIN Node = 'd\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { bus_Reg[7]~47 d[7] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.855 ns ( 72.51 % ) " "Info: Total cell delay = 26.855 ns ( 72.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.183 ns ( 27.49 % ) " "Info: Total interconnect delay = 10.183 ns ( 27.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "37.038 ns" { s[2] Mux7~7 Mux7~8 Mux7~13 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~47 d[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "37.038 ns" { s[2] {} s[2]~combout {} Mux7~7 {} Mux7~8 {} Mux7~13 {} Mux7~47 {} Add3~2 {} Mux6~25 {} Add3~6 {} Mux5~12 {} Add3~10 {} Mux4~12 {} Add3~14 {} Mux3~12 {} Add3~18 {} Mux2~12 {} Add3~22 {} Mux1~12 {} Add3~26 {} Mux0~14 {} bus_Reg[7]~47 {} d[7] {} } { 0.000ns 0.000ns 4.911ns 0.605ns 0.200ns 0.000ns 0.591ns 0.000ns 0.366ns 0.000ns 0.599ns 0.000ns 0.220ns 0.000ns 0.214ns 0.000ns 0.213ns 0.000ns 0.313ns 0.000ns 0.251ns 1.700ns } { 0.000ns 0.847ns 0.228ns 0.272ns 0.053ns 0.766ns 0.309ns 3.348ns 0.309ns 2.930ns 0.350ns 2.615ns 0.350ns 2.967ns 0.309ns 3.029ns 0.309ns 2.940ns 0.309ns 2.371ns 0.272ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "r5\[1\] k\[1\] clk -2.130 ns register " "Info: th for register \"r5\[1\]\" (data pin = \"k\[1\]\", clock pin = \"clk\") is -2.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.481 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns r5\[1\] 3 REG LCFF_X29_Y3_N25 1 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X29_Y3_N25; Fanout = 1; REG Node = 'r5\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk~clkctrl r5[1] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl r5[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} r5[1] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.760 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns k\[1\] 1 PIN PIN_U10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 1; PIN Node = 'k\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[1] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.735 ns) + CELL(0.053 ns) 4.605 ns bus_Reg\[1\]~63 2 COMB LCCOMB_X29_Y3_N24 5 " "Info: 2: + IC(3.735 ns) + CELL(0.053 ns) = 4.605 ns; Loc. = LCCOMB_X29_Y3_N24; Fanout = 5; COMB Node = 'bus_Reg\[1\]~63'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.788 ns" { k[1] bus_Reg[1]~63 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.760 ns r5\[1\] 3 REG LCFF_X29_Y3_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.760 ns; Loc. = LCFF_X29_Y3_N25; Fanout = 1; REG Node = 'r5\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { bus_Reg[1]~63 r5[1] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_r_alu/exp_r_alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.025 ns ( 21.53 % ) " "Info: Total cell delay = 1.025 ns ( 21.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.735 ns ( 78.47 % ) " "Info: Total interconnect delay = 3.735 ns ( 78.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.760 ns" { k[1] bus_Reg[1]~63 r5[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.760 ns" { k[1] {} k[1]~combout {} bus_Reg[1]~63 {} r5[1] {} } { 0.000ns 0.000ns 3.735ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl r5[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} r5[1] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.760 ns" { k[1] bus_Reg[1]~63 r5[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.760 ns" { k[1] {} k[1]~combout {} bus_Reg[1]~63 {} r5[1] {} } { 0.000ns 0.000ns 3.735ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 48 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 04 20:50:07 2021 " "Info: Processing ended: Thu Mar 04 20:50:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
