<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GoodsTracker: F:/workspace/GoodsTracker/platform/GoodsTrackerControl/Static_Code/IO_Map/MKL25Z4.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GoodsTracker
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c5a52a81292cf9a5167198f4f346d6d9.html">platform</a></li><li class="navelem"><a class="el" href="dir_0bbc1acbef512845ac42e815d7a45fcb.html">GoodsTrackerControl</a></li><li class="navelem"><a class="el" href="dir_3566e7a2574f94e2642f2ebc744ea463.html">Static_Code</a></li><li class="navelem"><a class="el" href="dir_03cb3efe20063a90136d20cc7f9d9227.html">IO_Map</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MKL25Z4.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_m_k_l25_z4_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processors:          MKL25Z128FM4</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          MKL25Z128FT4</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          MKL25Z128LH4</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          MKL25Z128VLK4</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**     Reference manual:    KL25P80M48SF0RM, Rev.3, Sep 2012</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**     Version:             rev. 1.8, 2015-02-19</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Build:               b150309</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**         This header file implements peripheral memory map for MKL25Z4</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**         processor.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     Copyright (c) 1997 - 2015 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**     All Rights Reserved.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     - rev. 1.0 (2012-05-17)</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**     - rev. 1.1 (2012-06-08)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**         Update according to reference manual rev. 0, draft B.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     - rev. 1.2 (2012-06-21)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**         Update according to reference manual rev. 1.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     - rev. 1.3 (2012-08-01)</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**         Device type UARTLP changed to UART0.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     - rev. 1.4 (2012-10-04)</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**         Update according to reference manual rev. 3.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     - rev. 1.5 (2012-11-22)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**         MCG module - bit LOLS in MCG_S register renamed to LOLS0.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**         NV registers - bit EZPORT_DIS in NV_FOPT register removed.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     - rev. 1.6 (2013-04-05)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**         Changed start of doxygen comment.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     - rev. 1.7 (2014-10-14)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**         Interrupt INT_LPTimer renamed to INT_LPTMR0.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**     - rev. 1.8 (2015-02-19)</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**         Renamed interrupt vector LLW to LLWU.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">   -- MCU activation</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* Prevention from multiple including the same memory map */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#if !defined(MCU_MKL25Z4)  </span><span class="comment">/* Check if memory map has not been already included */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define MCU_MKL25Z4</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* Check if another memory map has not been also included */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#if (defined(MCU_ACTIVE))</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">  #error MKL25Z4 memory map: There is already included another memory map. Only one memory map can be included.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(MCU_ACTIVE)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="_m_k_l25_z4_8h.html#a8514d8d6cd73e72192314d085ffaa555">   73</a></span>&#160;<span class="preprocessor">#define MCU_ACTIVE</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="_m_k_l25_z4_8h.html#acb0f54172ffa1052aec8b964bf7642d6">   79</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0100u</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="_m_k_l25_z4_8h.html#a548743cf2764e560797b15c2a8b82e59">   81</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0008u</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">   -- Interrupt vector numbers</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#ga5f3656e2a154b64aa378a2f3856c3a8d">   94</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d">   95</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d">INT_Initial_Stack_Pointer</a>    = 0,                </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f">   96</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f">INT_Initial_Program_Counter</a>  = 1,                </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08">   97</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08">INT_NMI</a>                      = 2,                </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354">   98</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354">INT_Hard_Fault</a>               = 3,                </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0f47f98fbebae9d71aa1841e00d2bf3a">   99</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0f47f98fbebae9d71aa1841e00d2bf3a">INT_Reserved4</a>                = 4,                </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da02a6e9215339c01f286ee3c35fde5d92">  100</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da02a6e9215339c01f286ee3c35fde5d92">INT_Reserved5</a>                = 5,                </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da40dcebfa70da449f70bec56219cf1bbb">  101</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da40dcebfa70da449f70bec56219cf1bbb">INT_Reserved6</a>                = 6,                </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af">  102</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af">INT_Reserved7</a>                = 7,                </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd">  103</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd">INT_Reserved8</a>                = 8,                </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4">  104</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4">INT_Reserved9</a>                = 9,                </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a">  105</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a">INT_Reserved10</a>               = 10,               </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534">  106</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534">INT_SVCall</a>                   = 11,               </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabe538bd61a267433afda67fdf3cd887e">  107</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabe538bd61a267433afda67fdf3cd887e">INT_Reserved12</a>               = 12,               </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47">  108</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47">INT_Reserved13</a>               = 13,               </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1">  109</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1">INT_PendableSrvReq</a>           = 14,               </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d">  110</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d">INT_SysTick</a>                  = 15,               </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da87253002326221cd52e93cc0b343b52f">  111</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da87253002326221cd52e93cc0b343b52f">INT_DMA0</a>                     = 16,               </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10abe858b1175f4b0627f6235031c93e">  112</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10abe858b1175f4b0627f6235031c93e">INT_DMA1</a>                     = 17,               </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10b3a94be043af5cc0da43d7fc1acaa9">  113</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10b3a94be043af5cc0da43d7fc1acaa9">INT_DMA2</a>                     = 18,               </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da606f11e6168d731627c64643bc513fea">  114</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da606f11e6168d731627c64643bc513fea">INT_DMA3</a>                     = 19,               </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dace8ab1008ceb40d3262356321ccd83d2">  115</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dace8ab1008ceb40d3262356321ccd83d2">INT_Reserved20</a>               = 20,               </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da954936365723661e46781afd79c52492">  116</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da954936365723661e46781afd79c52492">INT_FTFA</a>                     = 21,               </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3">  117</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3">INT_LVD_LVW</a>                  = 22,               </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabb163a0bbd5ab2c784554ad5da573a75">  118</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabb163a0bbd5ab2c784554ad5da573a75">INT_LLWU</a>                     = 23,               </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc">  119</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc">INT_I2C0</a>                     = 24,               </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89">  120</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89">INT_I2C1</a>                     = 25,               </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef">  121</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef">INT_SPI0</a>                     = 26,               </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f">  122</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f">INT_SPI1</a>                     = 27,               </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a">  123</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a">INT_UART0</a>                    = 28,               </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab2560332229d68f0ccbf449ba74bfe72">  124</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab2560332229d68f0ccbf449ba74bfe72">INT_UART1</a>                    = 29,               </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da430d09ab19cb610205e57ef6d2654c63">  125</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da430d09ab19cb610205e57ef6d2654c63">INT_UART2</a>                    = 30,               </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b">  126</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b">INT_ADC0</a>                     = 31,               </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6">  127</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6">INT_CMP0</a>                     = 32,               </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da33873092c070c6ab504f6d1ec97bc66b">  128</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da33873092c070c6ab504f6d1ec97bc66b">INT_TPM0</a>                     = 33,               </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6a87bf4c0d6773ac323d5403a6f3a45b">  129</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6a87bf4c0d6773ac323d5403a6f3a45b">INT_TPM1</a>                     = 34,               </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6b0a52c457c13cd955a54b075f45def6">  130</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6b0a52c457c13cd955a54b075f45def6">INT_TPM2</a>                     = 35,               </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44">  131</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44">INT_RTC</a>                      = 36,               </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da45c91289c03c8e8e65f1993cef955930">  132</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da45c91289c03c8e8e65f1993cef955930">INT_RTC_Seconds</a>              = 37,               </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da73c72a6ab38ecc23f30e92ee24867813">  133</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da73c72a6ab38ecc23f30e92ee24867813">INT_PIT</a>                      = 38,               </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da9c073c2aa6112c4d99171ea097fef028">  134</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da9c073c2aa6112c4d99171ea097fef028">INT_Reserved39</a>               = 39,               </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51">  135</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51">INT_USB0</a>                     = 40,               </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a">  136</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a">INT_DAC0</a>                     = 41,               </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59">  137</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59">INT_TSI0</a>                     = 42,               </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd">  138</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd">INT_MCG</a>                      = 43,               </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb33151c23fc4df6fa87f60d1df02dae">  139</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb33151c23fc4df6fa87f60d1df02dae">INT_LPTMR0</a>                   = 44,               </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daebb011e39b3e4d445cd24e565209d641">  140</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daebb011e39b3e4d445cd24e565209d641">INT_Reserved45</a>               = 45,               </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a">  141</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a">INT_PORTA</a>                    = 46,               </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e">  142</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e">INT_PORTD</a>                    = 47                </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;} <a class="code" href="group___interrupt__vector__numbers.html#ga5f3656e2a154b64aa378a2f3856c3a8d">IRQInterruptIndex</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">   -- Peripheral type defines</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">  #pragma cpp_extensions on</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">   -- ADC</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html">  188</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_a_d_c___mem_map.html">ADC_MemMap</a> {</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a076d9aea70802056237207e2503e8a52">  189</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a076d9aea70802056237207e2503e8a52">SC1</a>[2];                                 </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a50355545bc85131128f24459e40f1711">  190</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a50355545bc85131128f24459e40f1711">CFG1</a>;                                   </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a46dbb5345ab79894e02fafa7ba9d8523">  191</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a46dbb5345ab79894e02fafa7ba9d8523">CFG2</a>;                                   </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a4842350fea7d6ad275fccc0396f05feb">  192</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a4842350fea7d6ad275fccc0396f05feb">R</a>[2];                                   </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a4951f828bd61ae3b9357b256b68cc980">  193</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a4951f828bd61ae3b9357b256b68cc980">CV1</a>;                                    </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#afd9792b1696c6e49b9e5185e1e3fc256">  194</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#afd9792b1696c6e49b9e5185e1e3fc256">CV2</a>;                                    </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a1399484db9fbc995729c65d45e3b2557">  195</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a1399484db9fbc995729c65d45e3b2557">SC2</a>;                                    </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a811b861e1df65459f3a67a73255cc96b">  196</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a811b861e1df65459f3a67a73255cc96b">SC3</a>;                                    </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a917f361e89fd45e7bf2e7733fda76f86">  197</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a917f361e89fd45e7bf2e7733fda76f86">OFS</a>;                                    </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#aced9d6037d771813e327ae3924bc4f6a">  198</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#aced9d6037d771813e327ae3924bc4f6a">PG</a>;                                     </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ac87ddc65facdf3933d71e874b9275745">  199</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ac87ddc65facdf3933d71e874b9275745">MG</a>;                                     </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#acac4a93dc04aede7fd824d16b6810a45">  200</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#acac4a93dc04aede7fd824d16b6810a45">CLPD</a>;                                   </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ab05c59171a0798d67bac0442294ace5c">  201</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ab05c59171a0798d67bac0442294ace5c">CLPS</a>;                                   </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#aa37bf517bbdb99a00864e6ecb1122a6c">  202</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#aa37bf517bbdb99a00864e6ecb1122a6c">CLP4</a>;                                   </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a3f5dd3a4999f81c45c41be08a3849b98">  203</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a3f5dd3a4999f81c45c41be08a3849b98">CLP3</a>;                                   </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a225ce534c9832c8555edd6473b59a41d">  204</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a225ce534c9832c8555edd6473b59a41d">CLP2</a>;                                   </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a64450733d1755c38f9466f948ed168c5">  205</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a64450733d1755c38f9466f948ed168c5">CLP1</a>;                                   </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a8297494e7932e271cc59eb5aa896a10e">  206</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a8297494e7932e271cc59eb5aa896a10e">CLP0</a>;                                   </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">  207</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[4];</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a42f179fbfbc8051ccb50bc11792ef3ee">  208</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a42f179fbfbc8051ccb50bc11792ef3ee">CLMD</a>;                                   </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#aef7c15535415480c4d2ca4d7cc86deab">  209</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#aef7c15535415480c4d2ca4d7cc86deab">CLMS</a>;                                   </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#aead273022ba55e043f5e0a81d9c5b7c8">  210</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#aead273022ba55e043f5e0a81d9c5b7c8">CLM4</a>;                                   </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#aadc0a60c45854df3d46a33790759ef5f">  211</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#aadc0a60c45854df3d46a33790759ef5f">CLM3</a>;                                   </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a4efbf939e8f39accffa83b16f9607587">  212</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a4efbf939e8f39accffa83b16f9607587">CLM2</a>;                                   </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a846cc51f8b255a74920d53c497e690ee">  213</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a846cc51f8b255a74920d53c497e690ee">CLM1</a>;                                   </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a511c5f41f61227c49738a729b856bc26">  214</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a511c5f41f61227c49738a729b856bc26">CLM0</a>;                                   </div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___a_d_c___peripheral.html#ga1673c677bf7c0ca339c8563e06de75fa">ADC_MemMapPtr</a>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* ADC - Register accessors */</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga1b28fcb3112387441ecc5fe9251a32e9">  228</a></span>&#160;<span class="preprocessor">#define ADC_SC1_REG(base,index)                  ((base)-&gt;SC1[index])</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaa64d6563b96bb9c13693c466528decd7">  229</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_REG(base)                       ((base)-&gt;CFG1)</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gad5bd555e9653cefc30e9fdb2834f7a57">  230</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_REG(base)                       ((base)-&gt;CFG2)</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaecd126e0e0812785b36331de88019dde">  231</a></span>&#160;<span class="preprocessor">#define ADC_R_REG(base,index)                    ((base)-&gt;R[index])</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga8b184f4f094f655e551a528ee645df65">  232</a></span>&#160;<span class="preprocessor">#define ADC_CV1_REG(base)                        ((base)-&gt;CV1)</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gac443a67da1afc78c3f8a34426efd7fdc">  233</a></span>&#160;<span class="preprocessor">#define ADC_CV2_REG(base)                        ((base)-&gt;CV2)</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gad5003f0c5ed33b3daec5b49706c8268a">  234</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REG(base)                        ((base)-&gt;SC2)</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga94ca7e6b360271a225562fa44f605ff8">  235</a></span>&#160;<span class="preprocessor">#define ADC_SC3_REG(base)                        ((base)-&gt;SC3)</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaa0bc592fecd8cd8d03746f4ccf5e3225">  236</a></span>&#160;<span class="preprocessor">#define ADC_OFS_REG(base)                        ((base)-&gt;OFS)</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaebde0a554847713040cf0c43115d809b">  237</a></span>&#160;<span class="preprocessor">#define ADC_PG_REG(base)                         ((base)-&gt;PG)</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gadf3a31c44266561932604677fa2e0103">  238</a></span>&#160;<span class="preprocessor">#define ADC_MG_REG(base)                         ((base)-&gt;MG)</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga59c18d80d2f1650011b4e7ab4a78082f">  239</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_REG(base)                       ((base)-&gt;CLPD)</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga2a3bbcd45b1d248c8c1bf03cd69a5ca3">  240</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_REG(base)                       ((base)-&gt;CLPS)</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaa036848fc8ca95617243eed3106b88ff">  241</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_REG(base)                       ((base)-&gt;CLP4)</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga90fd9546a4baed0bb3310256151eab47">  242</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_REG(base)                       ((base)-&gt;CLP3)</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga59b503ad646bea3c6f9496a0845c5618">  243</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_REG(base)                       ((base)-&gt;CLP2)</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga2cb9a9c57990869bcdd2a906bb500ab5">  244</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_REG(base)                       ((base)-&gt;CLP1)</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga34e45f740cbe3d74b8024f94e3b1288c">  245</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_REG(base)                       ((base)-&gt;CLP0)</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga412c1dd72113c5718cf0868df32b93d4">  246</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_REG(base)                       ((base)-&gt;CLMD)</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gac5b2214b1d9c827e78e531fa50f01116">  247</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_REG(base)                       ((base)-&gt;CLMS)</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga2450c7724303c1db5fac00c810437e4c">  248</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_REG(base)                       ((base)-&gt;CLM4)</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga0a8093e23425c874338420fc5d597bb2">  249</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_REG(base)                       ((base)-&gt;CLM3)</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gadf744875fb3c71dbc6d0a7cde6a8b0b4">  250</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_REG(base)                       ((base)-&gt;CLM2)</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga7b605b481843764fbe256fc588629079">  251</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_REG(base)                       ((base)-&gt;CLM1)</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga9ee18d17721b33728716bab21e035534">  252</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_REG(base)                       ((base)-&gt;CLM0)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">   -- ADC Register Masks</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7450ced3c2b2df20023c2152f1470640">  269</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x1Fu</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ba46d5132224f2920c1881e2c1b6fe">  270</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ec3f01d5b560d3f839439b038f3981">  271</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gadc514fb491cf08eb3fb0f27298388645">  272</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_MASK                        0x20u</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1385c936a9440856068dcb917ed9c658">  273</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       5</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa698d898e077003de10a42184de8f124">  274</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf2cde8fb207dd348e6313d6d0a5b3761">  275</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga698a3a178a5b412febc8c0cc849e8896">  276</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad708b138ec734a371a20a990f0c9a27f">  277</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga849c3ef9995df85776d7d739475cfdd0">  279</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga889634c9b4122a2d39f3a986688a1662">  280</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1f7b28bec60a20af8775724a4b33a6e6">  281</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad484c90743265c228af52bf695aaec83">  282</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0dc0ce86ab632e5fa2344da9f8617f64">  283</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabdbbdc3e2263f1d453aac3fef184d997">  284</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f96490246c5bef5f9ccede781423b22">  285</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     0x10u</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2cd2b0ee8a3e6c0e3710e5477ba4f25">  286</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    4</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaffbe8246d864b7889a3ce04b94e6d948">  287</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacbe42773bc1f15c2870c2422c89bfe67">  288</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7407a87e3d32012930901336c97b7694">  289</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga308bdf4f339315924bd36b1f2aa3d254">  290</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      0x80u</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga15e7cf514347ab7f32e2104b1776704e">  291</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     7</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga99f0b4983922eca1e6ed86d053fe41db">  293</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     0x3u</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8d39dceb9fa2550294f0623cc1fbc3f3">  294</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    0</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae23653c06f0dfe00b27a15ef15138c8e">  295</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADLSTS_SHIFT))&amp;ADC_CFG2_ADLSTS_MASK)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga73cb928c5cacb18e02a3f0d67dcf1e6f">  296</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      0x4u</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga447389268d77124eb2012fd98bfe07ce">  297</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     2</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1158034a83b78e238c3f8ca481ab9b27">  298</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    0x8u</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad009e6fe93b9f44fb0f79cd479d8bb1a">  299</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   3</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5c50199c9b27cb92554a647909c6338a">  300</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     0x10u</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3d74b5bda99558af8b4f0e986ef7ea9b">  301</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    4</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/* R Bit Fields */</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7dadc81f58826b303fb83918820cd177">  303</a></span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFFu</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e2365e522772584a5ee2dd6a8b0987a">  304</a></span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga170d774b5b873c5b8355cd8a57810f32">  305</a></span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">/* CV1 Bit Fields */</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad67c3b5f385cd9b26be8257134e1e3cf">  307</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1925520ab1dd2eb81e0e4505af905c13">  308</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_SHIFT                         0</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga941b887791f6ce780cb100ff3ef98407">  309</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV1_CV_SHIFT))&amp;ADC_CV1_CV_MASK)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/* CV2 Bit Fields */</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab61d022e3c8d84d77f2895a91c049023">  311</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5ecccc775bd06291531df6e989024d38">  312</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_SHIFT                         0</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa4d71a13e422a14048307c0acab90841">  313</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV2_CV_SHIFT))&amp;ADC_CV2_CV_MASK)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa821d1e2e4575c757e9446da61b2230a">  315</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaab9b293eb54de2d9d246766002e44556">  316</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacac3b41d5c2bb74a8c614f200f0c0a36">  317</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga50fc5fed4844c3ceb8da9b595029da11">  318</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5554f538c0c6d7b3e2dfa502fdfed488">  319</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25f7f0c6a6513cbfbd4684513b373f9c">  320</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga34954b7e5cb86e290b281e2f97b63187">  321</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf61a6fdf74bec8c24415e590dc98b572">  322</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa27da559ff9959f248db75fbb95dae6b">  323</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gace8c45960f30bb960fd14d268b7eafde">  324</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga195dec335492d561b06a4cc443bae019">  325</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25669c020c8970b55cd619752bdc84d2">  326</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaf095f7499b92bc748f7fa7c0aaa8bc1">  327</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad053a37ef205c8611605d1dc4e89bf8d">  328</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0e05ad49280a025a87a91279caaf7403">  329</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga677b69b096f22ecc80fff1a789d3c48d">  331</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad00e65ae5553df8fbeef6430a61d2f74">  332</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac693b130e0a9400fe61d0a23f5d59780">  333</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafcb3a8cfe1a126545673ddcf733b74da">  334</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga56d9621785ea853cf450f1b06d15e1d5">  335</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9054cd805b818a928ca4309c717466db">  336</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e5f5e3a1378880d2a03d1662f39c308">  337</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3a706436447b6113727826e303c3fbe6">  338</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_MASK                        0x40u</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9fd60a35fc4c15b563078ecbd3eaa449">  339</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       6</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0ec589c9101684eeac4af85452ed3673">  340</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga808101f85e6ceff194c212faacf4bd9d">  341</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1532ae43eb63d6c071f531cca89fdb68">  343</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga86de5d25a5433db6e96700e2d000ad07">  344</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad48888faa6b880f4011253b53413f37b">  345</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* PG Bit Fields */</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0619279d8dcf43af1fda9f27090ae51b">  347</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga014623fb35c473d12ff7fc64c3e8cfe3">  348</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_SHIFT                          0</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b6bf1c895aa431e08bed733de13e71e">  349</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PG_PG_SHIFT))&amp;ADC_PG_PG_MASK)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/* MG Bit Fields */</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9f415258af1bad0159dd605efccd043b">  351</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b2717da089f0de5bd41ef91001b7cfe">  352</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_SHIFT                          0</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaca09277ff124324eca091b84eb116176">  353</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_MG_MG_SHIFT))&amp;ADC_MG_MG_MASK)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* CLPD Bit Fields */</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaae8d6090ede9d73497ae3e0b4fa2c6cd">  355</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       0x3Fu</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga14a354b0de262fc93f30472e99bbe9bc">  356</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      0</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad24bf778e8245118707b43a195a7ddf3">  357</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPD_CLPD_SHIFT))&amp;ADC_CLPD_CLPD_MASK)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccedf61066feb0b1c6d6bd7794d2a79c">  359</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x3Fu</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga94f5e6c337622e8c4b8d03201e1c2d11">  360</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7b8e212b6c7c8504784c5af551e2b6bd">  361</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/* CLP4 Bit Fields */</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga877d163ca4067627ebb29125d75eb757">  363</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       0x3FFu</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaee16600c1dd7fefead073d24320818a4">  364</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      0</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac1366655a895ce73fc06cd74002258a5">  365</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP4_CLP4_SHIFT))&amp;ADC_CLP4_CLP4_MASK)</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaeae73e0daf3e9a9174024850a719768d">  367</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x1FFu</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9eef257b72d4181481aa5e3bf0a85732">  368</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f0884b7fa6046cdcb1cce1eb2511baf">  369</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2d10a369ac0c13f4ee3535e9f45a5d17">  371</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0xFFu</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga071963a7a6ff4f1b72c79c66aee09043">  372</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9b88c4499b2da56a5919cb15dcdc5dab">  373</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga597fddbb6d859ea54a49dd4a1eea72fb">  375</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x7Fu</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab34e145666bb569d17f381665d6f5156">  376</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf48a7a2edeb5d0485c5cdfdf19bd3e18">  377</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7a8099e7e4fcb450308767ab0df8e458">  379</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0x3Fu</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad3035c445e10948c653ac0a028008109">  380</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8ec1b8f6f0baa869f77385865e51a20d">  381</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* CLMD Bit Fields */</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga45c4117ad9fba213c3d338cf6280cb75">  383</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       0x3Fu</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga872bf108b50c6dd439ddc1294f104fe5">  384</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      0</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8066beb7ed493b4d9964fffd3cdefd7a">  385</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMD_CLMD_SHIFT))&amp;ADC_CLMD_CLMD_MASK)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/* CLMS Bit Fields */</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga108adc09b24001dddfd498e14213fea6">  387</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       0x3Fu</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabe0e92adb89c86d0523958a947288808">  388</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      0</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga83a90dcd2d54b25cc64ad18d6b9d4f07">  389</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMS_CLMS_SHIFT))&amp;ADC_CLMS_CLMS_MASK)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/* CLM4 Bit Fields */</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9f8f5b63268c5b87f04ee884579a385b">  391</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       0x3FFu</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafa9121fc54ce9386fdc4c1d05f45d0de">  392</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      0</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad44edd7b22b26259838f02e5348e2449">  393</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM4_CLM4_SHIFT))&amp;ADC_CLM4_CLM4_MASK)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/* CLM3 Bit Fields */</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga546b5a27d980deed324add231c050a6f">  395</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       0x1FFu</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9bdd0a97bea9576ea5c9eccd54c08940">  396</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      0</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccf9cd66317e1c61f7daacabd0d95904">  397</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM3_CLM3_SHIFT))&amp;ADC_CLM3_CLM3_MASK)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* CLM2 Bit Fields */</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga815d6f1bf2d38384c8fd0dd4f07f7a08">  399</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       0xFFu</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga945ed262c088eecda09d679df33ab193">  400</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      0</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2366c7a7142228c95c81d4d11c90b2b1">  401</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM2_CLM2_SHIFT))&amp;ADC_CLM2_CLM2_MASK)</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">/* CLM1 Bit Fields */</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf576a4eb27b1478ea37a1b35bf6b869f">  403</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       0x7Fu</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae83765be6a54aab249c89a0f47afb023">  404</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      0</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac77d03fd2d07583049ec6496092b3a40">  405</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM1_CLM1_SHIFT))&amp;ADC_CLM1_CLM1_MASK)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">/* CLM0 Bit Fields */</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2f9f36fb3b4eceab2198582865dc5b14">  407</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       0x3Fu</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf5a5fd710a47f83c5ee3fd083f430a66">  408</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      0</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga388deb317a8fa21fa77fc0d5df262966">  409</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM0_CLM0_SHIFT))&amp;ADC_CLM0_CLM0_MASK)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral.html#ga6cec2f227a3a37a9fccaa830740f1f5e">  418</a></span>&#160;<span class="preprocessor">#define ADC0_BASE_PTR                            ((ADC_MemMapPtr)0x4003B000u)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  420</a></span>&#160;<span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0_BASE_PTR }</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* ADC - Register instance definitions */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/* ADC0 */</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga4ec61cea717b410cadc80c71f4c81664">  434</a></span>&#160;<span class="preprocessor">#define ADC0_SC1A                                ADC_SC1_REG(ADC0_BASE_PTR,0)</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga9a83b6b66f4db147b1c3f952e62b57d5">  435</a></span>&#160;<span class="preprocessor">#define ADC0_SC1B                                ADC_SC1_REG(ADC0_BASE_PTR,1)</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga74e7b7426570c776cdb8a83a9a20c654">  436</a></span>&#160;<span class="preprocessor">#define ADC0_CFG1                                ADC_CFG1_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaf8d364b043484d65f099b0cdbe4a680c">  437</a></span>&#160;<span class="preprocessor">#define ADC0_CFG2                                ADC_CFG2_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga75de47a15ded5bfdd1e17fb6a2b430d5">  438</a></span>&#160;<span class="preprocessor">#define ADC0_RA                                  ADC_R_REG(ADC0_BASE_PTR,0)</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga706ac593b7c7142418e9aaecf7484a6b">  439</a></span>&#160;<span class="preprocessor">#define ADC0_RB                                  ADC_R_REG(ADC0_BASE_PTR,1)</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga81c4f6279bc8781a0708eab12b457951">  440</a></span>&#160;<span class="preprocessor">#define ADC0_CV1                                 ADC_CV1_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga6625abe45d9bef5adac93e647cd034c3">  441</a></span>&#160;<span class="preprocessor">#define ADC0_CV2                                 ADC_CV2_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaecf9cc86d430a0b004e90ad7baec3fd2">  442</a></span>&#160;<span class="preprocessor">#define ADC0_SC2                                 ADC_SC2_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga616f246beb053dd75afc845afb200c4c">  443</a></span>&#160;<span class="preprocessor">#define ADC0_SC3                                 ADC_SC3_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gafc3e937b7e7ee72630397b81944464b5">  444</a></span>&#160;<span class="preprocessor">#define ADC0_OFS                                 ADC_OFS_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga339951b4f192bd4558b3ddfb0af8fefb">  445</a></span>&#160;<span class="preprocessor">#define ADC0_PG                                  ADC_PG_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gac3baf0b5cfa0509588527436dc8bf209">  446</a></span>&#160;<span class="preprocessor">#define ADC0_MG                                  ADC_MG_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gab632df3a0ec8f731cff8ee39174e976b">  447</a></span>&#160;<span class="preprocessor">#define ADC0_CLPD                                ADC_CLPD_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga5e1e88c6b25c34d7626db9bc893083dd">  448</a></span>&#160;<span class="preprocessor">#define ADC0_CLPS                                ADC_CLPS_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaebf9186fcab82ec589ef815feca0d9ce">  449</a></span>&#160;<span class="preprocessor">#define ADC0_CLP4                                ADC_CLP4_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga9c397728a3092a91ad6e5d10fa9b0045">  450</a></span>&#160;<span class="preprocessor">#define ADC0_CLP3                                ADC_CLP3_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga84f69d1204a22d5a268f85f7abc868a6">  451</a></span>&#160;<span class="preprocessor">#define ADC0_CLP2                                ADC_CLP2_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga23fa57b7d59c8d65105cc7aa21211e61">  452</a></span>&#160;<span class="preprocessor">#define ADC0_CLP1                                ADC_CLP1_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gacdea99a21d7b9ba8c7427a2ed091c996">  453</a></span>&#160;<span class="preprocessor">#define ADC0_CLP0                                ADC_CLP0_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga04373c1fa23b3960ac862b36f6594d11">  454</a></span>&#160;<span class="preprocessor">#define ADC0_CLMD                                ADC_CLMD_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga85c59c16cd58764654397a537d50575c">  455</a></span>&#160;<span class="preprocessor">#define ADC0_CLMS                                ADC_CLMS_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga564c8c8076bfdbe3f74a9bf77de20fe9">  456</a></span>&#160;<span class="preprocessor">#define ADC0_CLM4                                ADC_CLM4_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga6efa6484d9396467ad0c2b3b9583cdd7">  457</a></span>&#160;<span class="preprocessor">#define ADC0_CLM3                                ADC_CLM3_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga5e13c2498b80a3492922e32d88d35079">  458</a></span>&#160;<span class="preprocessor">#define ADC0_CLM2                                ADC_CLM2_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga18d9c7c3d402716526d6f90bcbe1811a">  459</a></span>&#160;<span class="preprocessor">#define ADC0_CLM1                                ADC_CLM1_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga5dca3dc10fac37b7fc668a9664da1607">  460</a></span>&#160;<span class="preprocessor">#define ADC0_CLM0                                ADC_CLM0_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">/* ADC - Register array accessors */</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga74e1388b9008043dfffab26709577f14">  463</a></span>&#160;<span class="preprocessor">#define ADC0_SC1(index)                          ADC_SC1_REG(ADC0_BASE_PTR,index)</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga6e68bb0b85f28213a274b53aa8ddfc36">  464</a></span>&#160;<span class="preprocessor">#define ADC0_R(index)                            ADC_R_REG(ADC0_BASE_PTR,index)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160; <span class="comment">/* end of group ADC_Peripheral */</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">   -- BP</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html">  486</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_b_p___mem_map.html">BP_MemMap</a> {</div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a3be6514ca3bd369fd0de9f8f49471179">  487</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a3be6514ca3bd369fd0de9f8f49471179">CTRL</a>;                                   </div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a71277aaa40be4473ac2521981f273bd3">  488</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[4];</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#afb7d1b290d30b9254c6975be8cfafbd7">  489</a></span>&#160;  uint32_t COMP[2];                                </div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#ac9276921ef84716eb43e5be528cf04e3">  490</a></span>&#160;  uint8_t RESERVED_1[4032];</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a4b742da36aa92236a876883d225769d9">  491</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a4b742da36aa92236a876883d225769d9">PID4</a>;                                   </div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a89a2228208ede3f7821c62acc24817e7">  492</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a89a2228208ede3f7821c62acc24817e7">PID5</a>;                                   </div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#afbf6d9cf2860db9747fe2490f0a52bc9">  493</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#afbf6d9cf2860db9747fe2490f0a52bc9">PID6</a>;                                   </div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a1658a67c3a52064ae611268d27ed5159">  494</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a1658a67c3a52064ae611268d27ed5159">PID7</a>;                                   </div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a769a58cfc13da35629a0e87f06abf754">  495</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a769a58cfc13da35629a0e87f06abf754">PID0</a>;                                   </div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a6e66209ba976b8d677c86ee05f0ee2fa">  496</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a6e66209ba976b8d677c86ee05f0ee2fa">PID1</a>;                                   </div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a8c56863ae2fd45dbee06b0ba0c7c17c7">  497</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a8c56863ae2fd45dbee06b0ba0c7c17c7">PID2</a>;                                   </div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#acf224ed0d83cc1ae7b8492c6cd79e5dd">  498</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#acf224ed0d83cc1ae7b8492c6cd79e5dd">PID3</a>;                                   </div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a46667149a1f5fa643ce1b5e7d55d85fb">  499</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a46667149a1f5fa643ce1b5e7d55d85fb">CID0</a>;                                   </div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#afafacc56ceb45f360e2f940ee6b00467">  500</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#afafacc56ceb45f360e2f940ee6b00467">CID1</a>;                                   </div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a3451ba8427632b30ce7bbaf9e9aa37a4">  501</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a3451ba8427632b30ce7bbaf9e9aa37a4">CID2</a>;                                   </div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#aea4c61492fd7567bc47e9a5eaf95ca58">  502</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#aea4c61492fd7567bc47e9a5eaf95ca58">CID3</a>;                                   </div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___b_p___peripheral.html#gaa250950ffe336f8c6e5895e3a1e4ca86">BP_MemMapPtr</a>;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">   -- BP - Register accessor macros</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/* BP - Register accessors */</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga263ad2de73c59882ef32b979fbdf85ec">  516</a></span>&#160;<span class="preprocessor">#define BP_CTRL_REG(base)                        ((base)-&gt;CTRL)</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#gaa003734bc6b716d1723b103a68d560ba">  517</a></span>&#160;<span class="preprocessor">#define BP_COMP_REG(base,index)                  ((base)-&gt;COMP[index])</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga28db243373ee0ff2f420aca1d10355af">  518</a></span>&#160;<span class="preprocessor">#define BP_PID4_REG(base)                        ((base)-&gt;PID4)</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga2345dbb37bdbd60923585d262577046e">  519</a></span>&#160;<span class="preprocessor">#define BP_PID5_REG(base)                        ((base)-&gt;PID5)</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga66703003db17abee9bb72bd7ffcd9c35">  520</a></span>&#160;<span class="preprocessor">#define BP_PID6_REG(base)                        ((base)-&gt;PID6)</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#gaf7dbebc14a63b88e16cbef163a2f4f45">  521</a></span>&#160;<span class="preprocessor">#define BP_PID7_REG(base)                        ((base)-&gt;PID7)</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga2032a6a90cc64bed6f7ec68fe77223f3">  522</a></span>&#160;<span class="preprocessor">#define BP_PID0_REG(base)                        ((base)-&gt;PID0)</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga21ce329732a15c5f3baf04a997a24d2a">  523</a></span>&#160;<span class="preprocessor">#define BP_PID1_REG(base)                        ((base)-&gt;PID1)</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga2b3d9f17484a035c220a1d5ac090e523">  524</a></span>&#160;<span class="preprocessor">#define BP_PID2_REG(base)                        ((base)-&gt;PID2)</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga778ff0bf8dcf973ffbb9b2db5025ab80">  525</a></span>&#160;<span class="preprocessor">#define BP_PID3_REG(base)                        ((base)-&gt;PID3)</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga1216ef67c24c041666917bdc6bec2c3b">  526</a></span>&#160;<span class="preprocessor">#define BP_CID0_REG(base)                        ((base)-&gt;CID0)</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#gafaa36c48b9ff78d894974b7b93afbe10">  527</a></span>&#160;<span class="preprocessor">#define BP_CID1_REG(base)                        ((base)-&gt;CID1)</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga59035270d4574277d55a5aef7fa350db">  528</a></span>&#160;<span class="preprocessor">#define BP_CID2_REG(base)                        ((base)-&gt;CID2)</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga7801e128c54f36d727767e20b4729c21">  529</a></span>&#160;<span class="preprocessor">#define BP_CID3_REG(base)                        ((base)-&gt;CID3)</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160; <span class="comment">/* end of group BP_Register_Accessor_Macros */</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">   -- BP Register Masks</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160; <span class="comment">/* end of group BP_Register_Masks */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">/* BP - Peripheral instance base addresses */</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___b_p___peripheral.html#ga375cd6d2e7ec414f4e33cb54d5494940">  553</a></span>&#160;<span class="preprocessor">#define BP_BASE_PTR                              ((BP_MemMapPtr)0xE0002000u)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___b_p___peripheral.html#ga6c07114ad41ccb42b134e8834f123598">  555</a></span>&#160;<span class="preprocessor">#define BP_BASE_PTRS                             { BP_BASE_PTR }</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">   -- BP - Register accessor macros</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/* BP - Register instance definitions */</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/* BP */</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#gae2c0f3938e3a265d4fa841ae915be0e9">  569</a></span>&#160;<span class="preprocessor">#define BP_CTRL                                  BP_CTRL_REG(BP_BASE_PTR)</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga38824da6726c25a75da41b2152007d85">  570</a></span>&#160;<span class="preprocessor">#define BP_COMP0                                 BP_COMP_REG(BP_BASE_PTR,0)</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#gae4cbb3f2332a48a4338c8b5226350bd7">  571</a></span>&#160;<span class="preprocessor">#define BP_COMP1                                 BP_COMP_REG(BP_BASE_PTR,1)</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga15f44681c53af9885ad065b5a516217d">  572</a></span>&#160;<span class="preprocessor">#define BP_PID4                                  BP_PID4_REG(BP_BASE_PTR)</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#gaf4960e8ab952837e70cb2cbeb854c4c7">  573</a></span>&#160;<span class="preprocessor">#define BP_PID5                                  BP_PID5_REG(BP_BASE_PTR)</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga793184d72c58562213801325db805919">  574</a></span>&#160;<span class="preprocessor">#define BP_PID6                                  BP_PID6_REG(BP_BASE_PTR)</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga399f72cf51bb695c37a7116888526a11">  575</a></span>&#160;<span class="preprocessor">#define BP_PID7                                  BP_PID7_REG(BP_BASE_PTR)</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#gabe682e2fcc1ba6467eede03845ff933a">  576</a></span>&#160;<span class="preprocessor">#define BP_PID0                                  BP_PID0_REG(BP_BASE_PTR)</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#gaf82666a6658ca38a0de441766bdecc55">  577</a></span>&#160;<span class="preprocessor">#define BP_PID1                                  BP_PID1_REG(BP_BASE_PTR)</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga8eae52118ffe889c0ed73aa582e40937">  578</a></span>&#160;<span class="preprocessor">#define BP_PID2                                  BP_PID2_REG(BP_BASE_PTR)</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga0a00491adb1eb94a135e34890caf06d9">  579</a></span>&#160;<span class="preprocessor">#define BP_PID3                                  BP_PID3_REG(BP_BASE_PTR)</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#gac554c0442a617d13f84c95af8faf9a11">  580</a></span>&#160;<span class="preprocessor">#define BP_CID0                                  BP_CID0_REG(BP_BASE_PTR)</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#ga25e9b4026009629d703d5463baa85695">  581</a></span>&#160;<span class="preprocessor">#define BP_CID1                                  BP_CID1_REG(BP_BASE_PTR)</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#gabe4f49fd630b67a0ba0e58b37fb78c58">  582</a></span>&#160;<span class="preprocessor">#define BP_CID2                                  BP_CID2_REG(BP_BASE_PTR)</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#gaa9964a6a353ac63f76306563fda7b188">  583</a></span>&#160;<span class="preprocessor">#define BP_CID3                                  BP_CID3_REG(BP_BASE_PTR)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">/* BP - Register array accessors */</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___b_p___register___accessor___macros.html#gafc2b6b687efce75bcd85d343d0d74fbd">  586</a></span>&#160;<span class="preprocessor">#define BP_COMP(index)                           BP_COMP_REG(BP_BASE_PTR,index)</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; <span class="comment">/* end of group BP_Register_Accessor_Macros */</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160; <span class="comment">/* end of group BP_Peripheral */</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">   -- CMP</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html">  608</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_c_m_p___mem_map.html">CMP_MemMap</a> {</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#a2ae7fd9dd23ca10cb47550c1fc727440">  609</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#a2ae7fd9dd23ca10cb47550c1fc727440">CR0</a>;                                     </div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#af9a269aaa5da5759c86b43f3cd68e208">  610</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#af9a269aaa5da5759c86b43f3cd68e208">CR1</a>;                                     </div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#a190f8642b1bdc9d1252673a28b6b6df6">  611</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#a190f8642b1bdc9d1252673a28b6b6df6">FPR</a>;                                     </div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#aa43a01363ae5f82700d71abfd78b321d">  612</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#aa43a01363ae5f82700d71abfd78b321d">SCR</a>;                                     </div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#a51dd2d2a0528dfb19a45debc50dc8a51">  613</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#a51dd2d2a0528dfb19a45debc50dc8a51">DACCR</a>;                                   </div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#ae5069d9ba4618ae45636fcb5b2061169">  614</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#ae5069d9ba4618ae45636fcb5b2061169">MUXCR</a>;                                   </div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___c_m_p___peripheral.html#ga6f5d370df3839e41b771c2d0b89cbb83">CMP_MemMapPtr</a>;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">/* CMP - Register accessors */</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga027ebf4e2c4654b6e863e070cb299128">  628</a></span>&#160;<span class="preprocessor">#define CMP_CR0_REG(base)                        ((base)-&gt;CR0)</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gaccbe9acfec0cbe3a83f7331f899f3240">  629</a></span>&#160;<span class="preprocessor">#define CMP_CR1_REG(base)                        ((base)-&gt;CR1)</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gac3a57bc4a8faf059f7271bca5af68846">  630</a></span>&#160;<span class="preprocessor">#define CMP_FPR_REG(base)                        ((base)-&gt;FPR)</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga678da61cf26cf0494da5f50012b39a88">  631</a></span>&#160;<span class="preprocessor">#define CMP_SCR_REG(base)                        ((base)-&gt;SCR)</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga5b7c17c68ee9198e701deff8f750ca2b">  632</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_REG(base)                      ((base)-&gt;DACCR)</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gaf82bcece4b697f01171a785589591a8c">  633</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_REG(base)                      ((base)-&gt;MUXCR)</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">   -- CMP Register Masks</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9a81a95d8ceda15abb107f3c961e2f03">  650</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     0x3u</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga12a965eae39b79d9e6066de9af418df3">  651</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    0</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78eaf28aa2956818501310daaeffca74">  652</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_HYSTCTR_SHIFT))&amp;CMP_CR0_HYSTCTR_MASK)</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab1e98c122818fe880217f72fab932ac2">  653</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  0x70u</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga07a4d57ab7d44b55b3d73f612aa7dd98">  654</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 4</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1f6d81f303672acd661263de6da7ea13">  655</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_FILTER_CNT_SHIFT))&amp;CMP_CR0_FILTER_CNT_MASK)</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">/* CR1 Bit Fields */</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2492ad39a9661a1217cc26f20bd31ef2">  657</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          0x1u</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacaacf0894bdf41eb49de1ae81075fa2b">  658</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_SHIFT                         0</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaad42787753465406dd5006f228049dd">  659</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_MASK                         0x2u</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5c273c5f23e09e69a9589a285cbe2c24">  660</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        1</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf8b38740c4bddec386b2b7d674f5f0fc">  661</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_MASK                         0x4u</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaf826df5b4ff2069e2cb112f03c7b782">  662</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_SHIFT                        2</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga562c151a4679c2b50e20d6418dcc7d99">  663</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_MASK                         0x8u</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae8bcf6f11eb6afb3967dc6e318b0c41f">  664</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_SHIFT                        3</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga09a2757123048a40e1694dd9454982ee">  665</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_MASK                       0x10u</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga35cfe45cce5ed6925e522e3c4527054a">  666</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      4</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga24b34c51bad9a20f0b0d47b89fdd864b">  667</a></span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_MASK                       0x20u</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga699c1c25ea54f378c1e6eece319bbca3">  668</a></span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_SHIFT                      5</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga70bc3069a7e105b59d01d83b4d1714b1">  669</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_MASK                          0x40u</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga386bf7ca4f7eb8faa4ba8346620667f2">  670</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_SHIFT                         6</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga899d139651dd67746e73452ff19e892b">  671</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_MASK                          0x80u</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga57cd3f81d8844d4e0509f342ae5170bb">  672</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_SHIFT                         7</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">/* FPR Bit Fields */</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf8ca758656c156ecadfbb6f9e57a3eef">  674</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    0xFFu</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa563be7a82c0c1e3802e7ac7c920bf3a">  675</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   0</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga006ee9cac0b4b9daa94e3b1d6a440627">  676</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_FPR_FILT_PER_SHIFT))&amp;CMP_FPR_FILT_PER_MASK)</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga024aec72a28ecdc04a1441cd7a3af23a">  678</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        0x1u</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa508076192a6b9aed5c4d46282c64394">  679</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       0</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaab44e3da0576b12dd809881323944a1c">  680</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_MASK                         0x2u</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga076d455f0d5bdad02282cbcce6e04c01">  681</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        1</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga876bfa2799338c6b10b152940d25c4a7">  682</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_MASK                         0x4u</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78595d16db987c96e73ce96fc5436f6b">  683</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        2</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab36859944bb484db243358bb9a1a9692">  684</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_MASK                         0x8u</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa9d242eac081d0d572e120ea3afa0e6f">  685</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        3</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2fbc99fb91c41e37b82ecabda7a9f0c7">  686</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_MASK                         0x10u</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga24fc92779af70d4d7fc87102c53b86ca">  687</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_SHIFT                        4</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga217e649d3512ff1bba2c22885d768148">  688</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       0x40u</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafafda406631ad26c72187f4df02df484">  689</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      6</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">/* DACCR Bit Fields */</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf785bdf33cec5e0e8d03022bd7d92022">  691</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     0x3Fu</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga329adee42ffc5125d3a6a85c6b990311">  692</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    0</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaac950bb0c2d158445dd28d3493708637">  693</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VOSEL_SHIFT))&amp;CMP_DACCR_VOSEL_MASK)</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac9eceaf5b3e478eb1a332681c8bcf160">  694</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     0x40u</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab9f804a9c4ecafbaaa82f2fc0ec69083">  695</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    6</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacfd8aec2de81865d8f5fc0f06d17ba08">  696</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     0x80u</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga85aa1686a0d5a7de2375bfab7167bb93">  697</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    7</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">/* MUXCR Bit Fields */</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6ff83366097d3be5ae93234b68684cf5">  699</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      0x7u</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad74d8206afe9b7ad009b0a7ac2bbf1cf">  700</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     0</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga31028e9db6d77502d4561380ce1b12fe">  701</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_MSEL_SHIFT))&amp;CMP_MUXCR_MSEL_MASK)</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaba9739da107b2a2b908af338d14df160">  702</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      0x38u</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab686629f56ced4b88c699f0f610dece5">  703</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     3</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga23ea598b890c708e1748b52475f92f50">  704</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSEL_SHIFT))&amp;CMP_MUXCR_PSEL_MASK)</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5636686e652e5c89b119ff1954c0e98a">  705</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_MASK                      0x80u</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafd77773e4a14b8f22b0b00c52a180d0c">  706</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_SHIFT                     7</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral.html#ga5a7a6b1d0743a05435ba5cb2dc2b3431">  715</a></span>&#160;<span class="preprocessor">#define CMP0_BASE_PTR                            ((CMP_MemMapPtr)0x40073000u)</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral.html#gacc69654296499d45b2060956a3c8e97f">  717</a></span>&#160;<span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0_BASE_PTR }</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/* CMP - Register instance definitions */</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">/* CMP0 */</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga0b4ea995265b027fb308b236b2f0afd4">  731</a></span>&#160;<span class="preprocessor">#define CMP0_CR0                                 CMP_CR0_REG(CMP0_BASE_PTR)</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga993cebfc8cb6bcf6caec49cd75218d17">  732</a></span>&#160;<span class="preprocessor">#define CMP0_CR1                                 CMP_CR1_REG(CMP0_BASE_PTR)</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gafc67824f9a3bc92eaf359c91bf1df5b6">  733</a></span>&#160;<span class="preprocessor">#define CMP0_FPR                                 CMP_FPR_REG(CMP0_BASE_PTR)</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga4b5f2afaed69d7a475c7b49e6072c2d1">  734</a></span>&#160;<span class="preprocessor">#define CMP0_SCR                                 CMP_SCR_REG(CMP0_BASE_PTR)</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga35e0e1f16fe611949cc7970ad0119891">  735</a></span>&#160;<span class="preprocessor">#define CMP0_DACCR                               CMP_DACCR_REG(CMP0_BASE_PTR)</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga5ee1e22a7f08ec3cdad0083a790b10b3">  736</a></span>&#160;<span class="preprocessor">#define CMP0_MUXCR                               CMP_MUXCR_REG(CMP0_BASE_PTR)</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160; <span class="comment">/* end of group CMP_Peripheral */</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">   -- CoreDebug</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html">  758</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_core_debug___mem_map.html">CoreDebug_MemMap</a> {</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#af7ac245a8dc5badd325e2a79d5e926b5">  760</a></span>&#160;    uint32_t <a class="code" href="struct_core_debug___mem_map.html#af7ac245a8dc5badd325e2a79d5e926b5">base_DHCSR_Read</a>;                        </div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#a033962700f14389a6ecb3282097e4308">  761</a></span>&#160;    uint32_t <a class="code" href="struct_core_debug___mem_map.html#a033962700f14389a6ecb3282097e4308">base_DHCSR_Write</a>;                       </div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  };</div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#a982469115dfee452a1011a5ca1258911">  763</a></span>&#160;  uint32_t <a class="code" href="struct_core_debug___mem_map.html#a982469115dfee452a1011a5ca1258911">base_DCRSR</a>;                             </div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#a24117c992f237c14f50718450adf91be">  764</a></span>&#160;  uint32_t <a class="code" href="struct_core_debug___mem_map.html#a24117c992f237c14f50718450adf91be">base_DCRDR</a>;                             </div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#a61a7cec8c03ae8b9fd1c90193ebe1f9f">  765</a></span>&#160;  uint32_t <a class="code" href="struct_core_debug___mem_map.html#a61a7cec8c03ae8b9fd1c90193ebe1f9f">base_DEMCR</a>;                             </div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___core_debug___peripheral.html#gaa548220bc91b12bd49065fe752579fcd">CoreDebug_MemMapPtr</a>;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">   -- CoreDebug - Register accessor macros</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">/* CoreDebug - Register accessors */</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#gac833b7540ffafe000016ddc394a9d147">  779</a></span>&#160;<span class="preprocessor">#define CoreDebug_base_DHCSR_Read_REG(base)      ((base)-&gt;base_DHCSR_Read)</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#ga47ea32822d2a6f5acea35f2d8859f111">  780</a></span>&#160;<span class="preprocessor">#define CoreDebug_base_DHCSR_Write_REG(base)     ((base)-&gt;base_DHCSR_Write)</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#ga8b45e5b041ad90bbee03fb1431487fee">  781</a></span>&#160;<span class="preprocessor">#define CoreDebug_base_DCRSR_REG(base)           ((base)-&gt;base_DCRSR)</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#ga3ee2f6e86a62ec00d4a06ecf8b320c5e">  782</a></span>&#160;<span class="preprocessor">#define CoreDebug_base_DCRDR_REG(base)           ((base)-&gt;base_DCRDR)</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#gaa6db4a530be795b1cc9a41b12e98bb10">  783</a></span>&#160;<span class="preprocessor">#define CoreDebug_base_DEMCR_REG(base)           ((base)-&gt;base_DEMCR)</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160; <span class="comment">/* end of group CoreDebug_Register_Accessor_Macros */</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">   -- CoreDebug Register Masks</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160; <span class="comment">/* end of group CoreDebug_Register_Masks */</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">/* CoreDebug - Peripheral instance base addresses */</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___core_debug___peripheral.html#ga994a185afca30ede538d89322c4f0326">  807</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE_PTR                       ((CoreDebug_MemMapPtr)0xE000EDF0u)</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___core_debug___peripheral.html#gaceec19d257d8b9f9bff5d47d285dec27">  809</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE_PTRS                      { CoreDebug_BASE_PTR }</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">   -- CoreDebug - Register accessor macros</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">/* CoreDebug - Register instance definitions */</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">/* CoreDebug */</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#ga7d77eafe76b2000c7159e58e11ade9a1">  823</a></span>&#160;<span class="preprocessor">#define DHCSR_Read                               CoreDebug_base_DHCSR_Read_REG(CoreDebug_BASE_PTR)</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#ga3c374ff0f88587d03fd707ebc0a06169">  824</a></span>&#160;<span class="preprocessor">#define DHCSR_Write                              CoreDebug_base_DHCSR_Write_REG(CoreDebug_BASE_PTR)</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#gabd5ddab120c0e09c0198d49c25713be3">  825</a></span>&#160;<span class="preprocessor">#define DCRSR                                    CoreDebug_base_DCRSR_REG(CoreDebug_BASE_PTR)</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#gaaa7a4f8f79faea1305f3398257c656a0">  826</a></span>&#160;<span class="preprocessor">#define DCRDR                                    CoreDebug_base_DCRDR_REG(CoreDebug_BASE_PTR)</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#gab6c5b1baf444f12ba50bfc3b0e40e05c">  827</a></span>&#160;<span class="preprocessor">#define DEMCR                                    CoreDebug_base_DEMCR_REG(CoreDebug_BASE_PTR)</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160; <span class="comment">/* end of group CoreDebug_Register_Accessor_Macros */</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160; <span class="comment">/* end of group CoreDebug_Peripheral */</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">   -- DAC</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html">  849</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_a_c___mem_map.html">DAC_MemMap</a> {</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a906a4999a740a6bc4fd750743203c7a1">  851</a></span>&#160;    uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a906a4999a740a6bc4fd750743203c7a1">DATL</a>;                                    </div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a4de933f720c069768296b4dc0a0f0499">  852</a></span>&#160;    uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a4de933f720c069768296b4dc0a0f0499">DATH</a>;                                    </div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  } DAT[2];</div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#abc36545658b11a98b00c51de3a3c5d42">  854</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[28];</div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a05bb2d07a6ae315af41ebe1bb7cd3d5c">  855</a></span>&#160;  uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a05bb2d07a6ae315af41ebe1bb7cd3d5c">SR</a>;                                      </div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a88317928f6b49bb03517258dd5fd5423">  856</a></span>&#160;  uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a88317928f6b49bb03517258dd5fd5423">C0</a>;                                      </div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">  857</a></span>&#160;  uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">C1</a>;                                      </div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">  858</a></span>&#160;  uint8_t <a class="code" href="struct_d_a_c___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">C2</a>;                                      </div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_a_c___peripheral.html#gaf4fffbe25ce148c577ec740897223a7f">DAC_MemMapPtr</a>;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">/* DAC - Register accessors */</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga08d6968ef33456980d21911ea2ed00f5">  872</a></span>&#160;<span class="preprocessor">#define DAC_DATL_REG(base,index)                 ((base)-&gt;DAT[index].DATL)</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga53b85847dea8002316aa2880d5c27f68">  873</a></span>&#160;<span class="preprocessor">#define DAC_DATH_REG(base,index)                 ((base)-&gt;DAT[index].DATH)</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga689d7e5290e37e3690b476afe279548c">  874</a></span>&#160;<span class="preprocessor">#define DAC_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga535f8efe3924aa0e193dc9a57b4cae83">  875</a></span>&#160;<span class="preprocessor">#define DAC_C0_REG(base)                         ((base)-&gt;C0)</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga5177a56f528748e9c9e8138a130a289d">  876</a></span>&#160;<span class="preprocessor">#define DAC_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga0960302c90bdaf9930ed8dd663893ec4">  877</a></span>&#160;<span class="preprocessor">#define DAC_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">   -- DAC Register Masks</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">/* DATL Bit Fields */</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga06d752efe9ec5bab7d61ccf9c2689345">  894</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_MASK                      0xFFu</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad9030129a0f34502c115abd36728d001">  895</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_SHIFT                     0</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga87995bd867b0ea7e137b5a5a8cbfdf1e">  896</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATL_DATA0_SHIFT))&amp;DAC_DATL_DATA0_MASK)</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/* DATH Bit Fields */</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga98c0e999ae86d666b5d6fa8df700ba6f">  898</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_MASK                      0xFu</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga0056432036b350d3839554982acfbff1">  899</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_SHIFT                     0</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga22ebc926dfe59f28a37b532767780fbc">  900</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATH_DATA1_SHIFT))&amp;DAC_DATH_DATA1_MASK)</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5af56fd75a9c5b74fe07c8f303d452aa">  902</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    0x1u</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5581f254327f3d4e57b161b5c771fb1c">  903</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   0</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga662e824677c1a7a94ddd36e90f3d37d5">  904</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    0x2u</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad1df4286616f5369388e865f5f821ae9">  905</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   1</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadc37ad99d42f4b9d0e26ce03f2ac79ad">  907</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     0x1u</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga956aa991114a1bb71a891e66d7092d1e">  908</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    0</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad8a60a2fa6211ff08bba4b9648fb8daa">  909</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     0x2u</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga1f8eb9a96341365badba1280bed49e05">  910</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    1</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga54a04b9ae84c5a4f8977ae2e1a889717">  911</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_MASK                         0x8u</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga97aaa812a3938df3559cb40b893db431">  912</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        3</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga7e785d90fec3c1817fc53fea41f41644">  913</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     0x10u</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga25e2afd71ee5cc41adde6f072c9d2604">  914</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    4</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gac6dd81bc6500fc4b972c62bde339f31d">  915</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    0x20u</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga32f43711fa193364231213bd67c989f4">  916</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   5</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadc1973eafb50599b83de95422477a1f5">  917</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_MASK                       0x40u</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga495d0702c9899844340d198120a77e33">  918</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      6</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga6865b52ae9a9275ef4db48eb3eb5d62a">  919</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_MASK                        0x80u</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gae8835f0083d5a4e588402a32047e95cb">  920</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       7</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga61aa82d21d0c84ff4fe42d0856c506bd">  922</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      0x1u</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2062351429a9e737c0ac434488b59fe4">  923</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     0</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga28373e4d9ae322da4f6a37933a340b78">  924</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      0x4u</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga779629844ed0967b310e7f2721c54624">  925</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     2</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga091be41dfd851b71978ab7298c372292">  926</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_MASK                        0x80u</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga481f558223c5c36402bebe924bdd00a3">  927</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       7</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga329015367026aaee34f54edcbaab61bb">  929</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      0x1u</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5d43a79719748e490a572fa6cdc75efe">  930</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     0</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga64b53e5effabf2e736fca6088752e6ea">  931</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      0x10u</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga0ab880f693c25ecf491d3b76df611456">  932</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     4</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160; <span class="comment">/* end of group DAC_Register_Masks */</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">/* DAC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral.html#gabe3b30df06ec04e5c899efd6e49f1800">  941</a></span>&#160;<span class="preprocessor">#define DAC0_BASE_PTR                            ((DAC_MemMapPtr)0x4003F000u)</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral.html#gab47690040e4d63adc4f324358c27157a">  943</a></span>&#160;<span class="preprocessor">#define DAC_BASE_PTRS                            { DAC0_BASE_PTR }</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">/* DAC - Register instance definitions */</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">/* DAC0 */</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga42102f01d7c10ffe6e888e69befd52cd">  957</a></span>&#160;<span class="preprocessor">#define DAC0_DAT0L                               DAC_DATL_REG(DAC0_BASE_PTR,0)</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga3ad29b1caa28a60ed8fbb86aa56b76e6">  958</a></span>&#160;<span class="preprocessor">#define DAC0_DAT0H                               DAC_DATH_REG(DAC0_BASE_PTR,0)</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gabf88b7108b7dbe4a53e9f8af739e1b94">  959</a></span>&#160;<span class="preprocessor">#define DAC0_DAT1L                               DAC_DATL_REG(DAC0_BASE_PTR,1)</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga81fd0c2515b08c9925d83d7102815219">  960</a></span>&#160;<span class="preprocessor">#define DAC0_DAT1H                               DAC_DATH_REG(DAC0_BASE_PTR,1)</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaecdc3a290fad8782ff0072d4fb540212">  961</a></span>&#160;<span class="preprocessor">#define DAC0_SR                                  DAC_SR_REG(DAC0_BASE_PTR)</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga00e22b8e72b6f59cbb7c46c47c71930c">  962</a></span>&#160;<span class="preprocessor">#define DAC0_C0                                  DAC_C0_REG(DAC0_BASE_PTR)</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga54148f65bd470a8414d0de17427b3c50">  963</a></span>&#160;<span class="preprocessor">#define DAC0_C1                                  DAC_C1_REG(DAC0_BASE_PTR)</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga1f3d911fd37856fcdd26fe596f884c09">  964</a></span>&#160;<span class="preprocessor">#define DAC0_C2                                  DAC_C2_REG(DAC0_BASE_PTR)</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">/* DAC - Register array accessors */</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaed832510d2d49d0b46ff29bd65ef0a15">  967</a></span>&#160;<span class="preprocessor">#define DAC0_DATL(index)                         DAC_DATL_REG(DAC0_BASE_PTR,index)</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga0c1025944a54ab896169911f32453cf1">  968</a></span>&#160;<span class="preprocessor">#define DAC0_DATH(index)                         DAC_DATH_REG(DAC0_BASE_PTR,index)</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160; <span class="comment">/* end of group DAC_Peripheral */</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">   -- DMA</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html">  990</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_m_a___mem_map.html">DMA_MemMap</a> {</div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#aa8b44414dcc95e749d18ce191f6a5c44">  991</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[256];</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a9f71dcd898faa75d4e2d1e8cace3882f">  993</a></span>&#160;    uint32_t <a class="code" href="struct_d_m_a___mem_map.html#a9f71dcd898faa75d4e2d1e8cace3882f">SAR</a>;                                    </div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ab409d052e7a184d36b412e665a1e079a">  994</a></span>&#160;    uint32_t <a class="code" href="struct_d_m_a___mem_map.html#ab409d052e7a184d36b412e665a1e079a">DAR</a>;                                    </div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x108, array step: 0x10 */</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ae7642b2f08448a1bd463111a464f8e46">  996</a></span>&#160;      uint32_t <a class="code" href="struct_d_m_a___mem_map.html#ae7642b2f08448a1bd463111a464f8e46">DSR_BCR</a>;                                </div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;      <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x108, array step: 0x10 */</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        uint8_t RESERVED_0[3];</div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#af59ac6c373e8107836aab76df475a6cd">  999</a></span>&#160;        uint8_t <a class="code" href="struct_d_m_a___mem_map.html#af59ac6c373e8107836aab76df475a6cd">DSR</a>;                                     </div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;      } DMA_DSR_ACCESS8BIT;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    };</div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a86826ed1a54abd232a0ce7a4bc81201b"> 1002</a></span>&#160;    uint32_t <a class="code" href="struct_d_m_a___mem_map.html#a86826ed1a54abd232a0ce7a4bc81201b">DCR</a>;                                    </div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  } DMA[4];</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_m_a___peripheral.html#ga160c27c95a39a9791079b32fe7e843a1">DMA_MemMapPtr</a>;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">/* DMA - Register accessors */</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5e8089b8febb548b3b294eefc5ec71d1"> 1017</a></span>&#160;<span class="preprocessor">#define DMA_SAR_REG(base,index)                  ((base)-&gt;DMA[index].SAR)</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga89d9e3b09d60594f95d15b03c11d4e1e"> 1018</a></span>&#160;<span class="preprocessor">#define DMA_DAR_REG(base,index)                  ((base)-&gt;DMA[index].DAR)</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa208e6c9ac3914ff9670b27aa2a6bd80"> 1019</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REG(base,index)              ((base)-&gt;DMA[index].DSR_BCR)</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8917566774c0e389162780e01c2dfe57"> 1020</a></span>&#160;<span class="preprocessor">#define DMA_DSR_REG(base,index)                  ((base)-&gt;DMA[index].DMA_DSR_ACCESS8BIT.DSR)</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae8a6edbedff5e645a72bea01af62b38b"> 1021</a></span>&#160;<span class="preprocessor">#define DMA_DCR_REG(base,index)                  ((base)-&gt;DMA[index].DCR)</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">   -- DMA Register Masks</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">/* SAR Bit Fields */</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga990e3ca99cc1d75f5942432959953048"> 1038</a></span>&#160;<span class="preprocessor">#define DMA_SAR_SAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga869308e6de564860ede4d607b19bce31"> 1039</a></span>&#160;<span class="preprocessor">#define DMA_SAR_SAR_SHIFT                        0</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68e0d9de2ef332cbd1a302d177a29848"> 1040</a></span>&#160;<span class="preprocessor">#define DMA_SAR_SAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SAR_SAR_SHIFT))&amp;DMA_SAR_SAR_MASK)</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">/* DAR Bit Fields */</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad24e68800bcb03e0d2ffad9b026d5c28"> 1042</a></span>&#160;<span class="preprocessor">#define DMA_DAR_DAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6dc575769385f559893116dabe37a002"> 1043</a></span>&#160;<span class="preprocessor">#define DMA_DAR_DAR_SHIFT                        0</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga61f5171a3627441884096a69a3f33ca5"> 1044</a></span>&#160;<span class="preprocessor">#define DMA_DAR_DAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DAR_DAR_SHIFT))&amp;DMA_DAR_DAR_MASK)</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">/* DSR_BCR Bit Fields */</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga51f1a407dbca889f0b21bb1eeaa1c5d0"> 1046</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR_MASK                     0xFFFFFFu</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7eb36602370f4118640f57d51913ff89"> 1047</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR_SHIFT                    0</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa1f47d8804ae4a1f26265869b29a3a36"> 1048</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_BCR_SHIFT))&amp;DMA_DSR_BCR_BCR_MASK)</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaa733d9c65fb074a9e836b8abaa8173f"> 1049</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE_MASK                    0x1000000u</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa9063734a56a62385b42210acedc3144"> 1050</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE_SHIFT                   24</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga517e206a9b5422e95b875d13973d6888"> 1051</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY_MASK                     0x2000000u</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa9f53140b5fb6fbbf7cae9d4190bac47"> 1052</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY_SHIFT                    25</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24c6d2ae6aa7b472b69e357ef0729902"> 1053</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ_MASK                     0x4000000u</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae04420d59dbb4e54831ac0ddb67d6f74"> 1054</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ_SHIFT                    26</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga958e11f5f7fed3d90bdb94d1c1ff4179"> 1055</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED_MASK                     0x10000000u</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7219c99c1ea8c8a5c029fc998753606b"> 1056</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED_SHIFT                    28</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga64861328d89d08de32a89fb60eee1f78"> 1057</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES_MASK                     0x20000000u</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab1def5f4a93f7f0ed1d7c5d854471358"> 1058</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES_SHIFT                    29</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga13eeb687ddb49b15676a60ddfbddee0d"> 1059</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE_MASK                      0x40000000u</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace7b8188826674cd34c5add3421efa36"> 1060</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE_SHIFT                     30</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">/* DCR Bit Fields */</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1e5f344c33c6cb40d3c1e0761a18569f"> 1062</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2_MASK                        0x3u</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4fa245f27d90146588583445b590c8da"> 1063</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2_SHIFT                       0</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga80d528487ff453ad561f9c879a2bc853"> 1064</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LCH2_SHIFT))&amp;DMA_DCR_LCH2_MASK)</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d1ad8ec1d2dbb188583222b1a4d0442"> 1065</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1_MASK                        0xCu</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7794ccc91b5f4ebe6e45a26f6dacb13b"> 1066</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1_SHIFT                       2</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae057fb5ad2e80bffc35fe684e8892661"> 1067</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LCH1_SHIFT))&amp;DMA_DCR_LCH1_MASK)</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga87b016be181c05a161edb3cf1659c85e"> 1068</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC_MASK                      0x30u</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1a09d071e57c1cb8b3a89f102c5bd53"> 1069</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC_SHIFT                     4</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9c5a682d0096224948bdc2e887a4bc3"> 1070</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LINKCC_SHIFT))&amp;DMA_DCR_LINKCC_MASK)</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8ac0ee4daba5e6b55e3dacf8850c6d85"> 1071</a></span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ_MASK                       0x80u</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9d98a83ee41a26845e41b7cd8917479a"> 1072</a></span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ_SHIFT                      7</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0d30381585aa7d7a13a3b5d349187781"> 1073</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD_MASK                        0xF00u</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga83936f94b10ed7a680004a898274875c"> 1074</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD_SHIFT                       8</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb9c13671b43c6561c6ee77e0158665d"> 1075</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_DMOD_SHIFT))&amp;DMA_DCR_DMOD_MASK)</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1240160400703410f467f172117850f"> 1076</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD_MASK                        0xF000u</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga72bcd718d03993e1f6faaef56f87c317"> 1077</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD_SHIFT                       12</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae478a83c676d7a843fa9e25f029def9c"> 1078</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_SMOD_SHIFT))&amp;DMA_DCR_SMOD_MASK)</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaaca42eb6474221a4e91f687194fafd6"> 1079</a></span>&#160;<span class="preprocessor">#define DMA_DCR_START_MASK                       0x10000u</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga86b820fe50e65e5c67d14ba4d3d36c6c"> 1080</a></span>&#160;<span class="preprocessor">#define DMA_DCR_START_SHIFT                      16</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2b7bfbe2aea8f1b41a42795ff78c4fd5"> 1081</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE_MASK                       0x60000u</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b04b13ff50c5d9247f9a12dd582d511"> 1082</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE_SHIFT                      17</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf044df6bf3889f7166fafff5ceab4f67"> 1083</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_DSIZE_SHIFT))&amp;DMA_DCR_DSIZE_MASK)</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad93bc8cb86ddeb7a40d9cd80011f8ee7"> 1084</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DINC_MASK                        0x80000u</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a4a7d49cd76a2821e2cf192d3a49fcd"> 1085</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DINC_SHIFT                       19</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5be9c16cc5eddfdd04e7820f698cd401"> 1086</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE_MASK                       0x300000u</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4229a9ea2db9960308edf51034836083"> 1087</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE_SHIFT                      20</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac99e697c8ad0a82435cbf3ccce099886"> 1088</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_SSIZE_SHIFT))&amp;DMA_DCR_SSIZE_MASK)</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5fff4a843815ef45cffdc31104379644"> 1089</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SINC_MASK                        0x400000u</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad73f08f2770d56b3d6fd8bf6b9ff1cb9"> 1090</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SINC_SHIFT                       22</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga69c12559da76c7de9d21298f3a8815f4"> 1091</a></span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ_MASK                      0x800000u</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac11bbaa46006b670a6e2dcd34bd28dde"> 1092</a></span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ_SHIFT                     23</span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6a92e7768984e640413eea5ef5da08b"> 1093</a></span>&#160;<span class="preprocessor">#define DMA_DCR_AA_MASK                          0x10000000u</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe71d9df8ce9ecf93c694cd325f50309"> 1094</a></span>&#160;<span class="preprocessor">#define DMA_DCR_AA_SHIFT                         28</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3c0beb03627ee2982c2fd1d332118d7f"> 1095</a></span>&#160;<span class="preprocessor">#define DMA_DCR_CS_MASK                          0x20000000u</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa453b5d53f87d5534ca546c4c6bef60f"> 1096</a></span>&#160;<span class="preprocessor">#define DMA_DCR_CS_SHIFT                         29</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf7a7b51a343f7ce8a595f528aae583be"> 1097</a></span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ_MASK                         0x40000000u</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafc3838d15550b818d421a160ea57a247"> 1098</a></span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ_SHIFT                        30</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5427564104425fdb45a492386cf05e7"> 1099</a></span>&#160;<span class="preprocessor">#define DMA_DCR_EINT_MASK                        0x80000000u</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaee74e1c480eec935c3864d892445db29"> 1100</a></span>&#160;<span class="preprocessor">#define DMA_DCR_EINT_SHIFT                       31</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral.html#ga6997fbc1b1973e9f27170217a3bd6f22"> 1109</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTR                             ((DMA_MemMapPtr)0x40008000u)</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral.html#gada914e90165e25ae4eeddf5175920e77"> 1111</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTRS                            { DMA_BASE_PTR }</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/* DMA - Register instance definitions */</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">/* DMA */</span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6f8523733d96c977bb1be7b229f6f31e"> 1125</a></span>&#160;<span class="preprocessor">#define DMA_SAR0                                 DMA_SAR_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaead570256012035a8f2d34f11f29f715"> 1126</a></span>&#160;<span class="preprocessor">#define DMA_DAR0                                 DMA_DAR_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1e307ee43640b1787abd43220a13261a"> 1127</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR0                             DMA_DSR_BCR_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0d75915e03e74daaa2a241c76709026c"> 1128</a></span>&#160;<span class="preprocessor">#define DMA_DSR0                                 DMA_DSR_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf9babba3fbd87c9b8f6576debd40763c"> 1129</a></span>&#160;<span class="preprocessor">#define DMA_DCR0                                 DMA_DCR_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab629805f8468a977ef2180800b1b5d80"> 1130</a></span>&#160;<span class="preprocessor">#define DMA_SAR1                                 DMA_SAR_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0e0119a92aa13bcda3b749f1b7e96056"> 1131</a></span>&#160;<span class="preprocessor">#define DMA_DAR1                                 DMA_DAR_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga745f8b312e0860053ab0d462ce38eda5"> 1132</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR1                             DMA_DSR_BCR_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gadbee18b1bd30af7f73cb5e308334d928"> 1133</a></span>&#160;<span class="preprocessor">#define DMA_DSR1                                 DMA_DSR_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae50b361d7562cbb227c52837d76186c3"> 1134</a></span>&#160;<span class="preprocessor">#define DMA_DCR1                                 DMA_DCR_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2b68587bd18cd8175cac0414228523a7"> 1135</a></span>&#160;<span class="preprocessor">#define DMA_SAR2                                 DMA_SAR_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga165f8d3ee80ef8711efb6111da1bbcef"> 1136</a></span>&#160;<span class="preprocessor">#define DMA_DAR2                                 DMA_DAR_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3bcbeffc31fee2e680aad71241647908"> 1137</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR2                             DMA_DSR_BCR_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3f48036ff3e6ae154d18f0245e63f556"> 1138</a></span>&#160;<span class="preprocessor">#define DMA_DSR2                                 DMA_DSR_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9f71b6e0731e84581c640953189388b4"> 1139</a></span>&#160;<span class="preprocessor">#define DMA_DCR2                                 DMA_DCR_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga17254af1b9dcb368291abba29110e09a"> 1140</a></span>&#160;<span class="preprocessor">#define DMA_SAR3                                 DMA_SAR_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafd140aac263136348c79b8602240c865"> 1141</a></span>&#160;<span class="preprocessor">#define DMA_DAR3                                 DMA_DAR_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2a04185b5cc8cfc7c38c8305db007521"> 1142</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR3                             DMA_DSR_BCR_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga71f2bebcd1d3ce5e547f4ffd28107c6e"> 1143</a></span>&#160;<span class="preprocessor">#define DMA_DSR3                                 DMA_DSR_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaef70919394fc3fee281761ed689c7d05"> 1144</a></span>&#160;<span class="preprocessor">#define DMA_DCR3                                 DMA_DCR_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">/* DMA - Register array accessors */</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga57b576acd2e1fe48b4de69b3744f5c31"> 1147</a></span>&#160;<span class="preprocessor">#define DMA_SAR(index)                           DMA_SAR_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga12c5436caa647bcc151869ce8dd11ae9"> 1148</a></span>&#160;<span class="preprocessor">#define DMA_DAR(index)                           DMA_DAR_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2e7c37909967bf1dbef49c5dd36a4630"> 1149</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR(index)                       DMA_DSR_BCR_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1d8dce59fe1bc14c72aae4eb53e8242e"> 1150</a></span>&#160;<span class="preprocessor">#define DMA_DSR(index)                           DMA_DSR_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4b180d4e51dbf0b420d8ddb03cd2fa48"> 1151</a></span>&#160;<span class="preprocessor">#define DMA_DCR(index)                           DMA_DCR_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160; <span class="comment">/* end of group DMA_Peripheral */</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">   -- DMAMUX</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___mem_map.html"> 1173</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_m_a_m_u_x___mem_map.html">DMAMUX_MemMap</a> {</div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___mem_map.html#a64e588f876a699e0490628f97bb17121"> 1174</a></span>&#160;  uint8_t CHCFG[4];                                </div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_m_a_m_u_x___peripheral.html#ga736ab5b1ed284b3b4fdb63010a576777">DMAMUX_MemMapPtr</a>;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">/* DMAMUX - Register accessors */</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga246b1b8df42388bb02a10a8c043f3f4b"> 1188</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_REG(base,index)             ((base)-&gt;CHCFG[index])</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga35b279ba0b1c9e817901494cdac305c5"> 1205</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gac2b7553c4599d8e919750598dd03f8a3"> 1206</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga26ed125b670223f11ea326335729bb9b"> 1207</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gafd2b6158f86bedffb640e73c40cdd0f5"> 1208</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga714a6b142fde49d701e3f624bb2417e1"> 1209</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga311ccb0a9a00f29da44f8c41b33ba79f"> 1210</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga23d6f41370761b5c68e4d49f419aaee9"> 1211</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral.html#ga403b61d306820e4e1113c636300004a3"> 1220</a></span>&#160;<span class="preprocessor">#define DMAMUX0_BASE_PTR                         ((DMAMUX_MemMapPtr)0x40021000u)</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;</div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral.html#gaad218c12978071501dc2899f0624de4b"> 1222</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX0_BASE_PTR }</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">/* DMAMUX - Register instance definitions */</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">/* DMAMUX0 */</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gafbdd08eec205390f76af0e1e2aa323cf"> 1236</a></span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG0                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,0)</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga8c0edd8cf3e5d5f046ceb4df69c8724b"> 1237</a></span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG1                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,1)</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaa1b0bee7c4b71acced055cef09768a29"> 1238</a></span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG2                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,2)</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga91901af15d28d4df4369689afa83ed91"> 1239</a></span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG3                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,3)</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">/* DMAMUX - Register array accessors */</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga85c63a44a623413d6615ecf2e1957fd8"> 1242</a></span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG(index)                     DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,index)</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral */</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">   -- DWT</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html"> 1264</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_w_t___mem_map.html">DWT_MemMap</a> {</div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a3be6514ca3bd369fd0de9f8f49471179"> 1265</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a3be6514ca3bd369fd0de9f8f49471179">CTRL</a>;                                   </div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a3c335221b719dd64f44cd8f400d5d09f"> 1266</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[24];</div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a631b6ac4a2a7ea845ce82f685d1e0d97"> 1267</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a631b6ac4a2a7ea845ce82f685d1e0d97">PCSR</a>;                                   </div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#aa1352530035b6609791c19fda0cc2fb6"> 1269</a></span>&#160;    uint32_t <a class="code" href="struct_d_w_t___mem_map.html#aa1352530035b6609791c19fda0cc2fb6">COMP</a>;                                   </div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a33f6052ebf71e72af18f19c6edadafc4"> 1270</a></span>&#160;    uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a33f6052ebf71e72af18f19c6edadafc4">MASK</a>;                                   </div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a4ae89e85dc3ace1cb39550b918afadd9"> 1271</a></span>&#160;    uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a4ae89e85dc3ace1cb39550b918afadd9">FUNCTION</a>;                               </div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    uint8_t RESERVED_0[4];</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  } COMPARATOR[2];</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_w_t___peripheral.html#ga8a09a1b28d871c18ae8c69f67af6d573">DWT_MemMapPtr</a>;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">   -- DWT - Register accessor macros</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">/* DWT - Register accessors */</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga192b161c98f2e5a72cff8d88f20d3f69"> 1287</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga3609d57752ff1006c962eed5c540e9b7"> 1288</a></span>&#160;<span class="preprocessor">#define DWT_PCSR_REG(base)                       ((base)-&gt;PCSR)</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga65ba817e15fd964c25a32b392e4bd8a6"> 1289</a></span>&#160;<span class="preprocessor">#define DWT_COMP_REG(base,index)                 ((base)-&gt;COMPARATOR[index].COMP)</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gadc3b258970e8d8b6fac9ed997705979b"> 1290</a></span>&#160;<span class="preprocessor">#define DWT_MASK_REG(base,index)                 ((base)-&gt;COMPARATOR[index].MASK)</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga8c031182a80181fe644b6ae21491966a"> 1291</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_REG(base,index)             ((base)-&gt;COMPARATOR[index].FUNCTION)</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160; <span class="comment">/* end of group DWT_Register_Accessor_Macros */</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">   -- DWT Register Masks</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160; <span class="comment">/* end of group DWT_Register_Masks */</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">/* DWT - Peripheral instance base addresses */</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___d_w_t___peripheral.html#ga3b46dfb2ea7946c6938028d879c82cb1"> 1315</a></span>&#160;<span class="preprocessor">#define DWT_BASE_PTR                             ((DWT_MemMapPtr)0xE0001000u)</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___d_w_t___peripheral.html#ga606d55285f2df3c4bb43272ec842b475"> 1317</a></span>&#160;<span class="preprocessor">#define DWT_BASE_PTRS                            { DWT_BASE_PTR }</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">   -- DWT - Register accessor macros</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">/* DWT - Register instance definitions */</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">/* DWT */</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga90b9ebedff8635727698afd2fa84b90a"> 1331</a></span>&#160;<span class="preprocessor">#define DWT_CTRL                                 DWT_CTRL_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga0c50769b8e0069fe1c5e06d1d356fad3"> 1332</a></span>&#160;<span class="preprocessor">#define DWT_PCSR                                 DWT_PCSR_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga9db318dc9c17c0becfe355975b97af1d"> 1333</a></span>&#160;<span class="preprocessor">#define DWT_COMP0                                DWT_COMP_REG(DWT_BASE_PTR,0)</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga6eb360c4a4139093831957c762570597"> 1334</a></span>&#160;<span class="preprocessor">#define DWT_MASK0                                DWT_MASK_REG(DWT_BASE_PTR,0)</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga30eda8435a349787bc0ce7364059c42a"> 1335</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION0                            DWT_FUNCTION_REG(DWT_BASE_PTR,0)</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga8e44e4906dfeed39288b3b71d78ab015"> 1336</a></span>&#160;<span class="preprocessor">#define DWT_COMP1                                DWT_COMP_REG(DWT_BASE_PTR,1)</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gad658f7a25b44d3be3ceeba8ef070b918"> 1337</a></span>&#160;<span class="preprocessor">#define DWT_MASK1                                DWT_MASK_REG(DWT_BASE_PTR,1)</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga6e512f90919120ad3ecf145caafef873"> 1338</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION1                            DWT_FUNCTION_REG(DWT_BASE_PTR,1)</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">/* DWT - Register array accessors */</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga0b043412191960b9db65c179caef9291"> 1341</a></span>&#160;<span class="preprocessor">#define DWT_COMP(index)                          DWT_COMP_REG(DWT_BASE_PTR,index)</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga19be475d2412ec79ba2fd2a835ce6055"> 1342</a></span>&#160;<span class="preprocessor">#define DWT_MASK(index)                          DWT_MASK_REG(DWT_BASE_PTR,index)</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga0ef1d1ba0a2ddfb38c74c35ab749a652"> 1343</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION(index)                      DWT_FUNCTION_REG(DWT_BASE_PTR,index)</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160; <span class="comment">/* end of group DWT_Register_Accessor_Macros */</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160; <span class="comment">/* end of group DWT_Peripheral */</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">   -- FGPIO</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___mem_map.html"> 1365</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_f_g_p_i_o___mem_map.html">FGPIO_MemMap</a> {</div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___mem_map.html#a6d8857d2ca1928bcedd1a83e93946aef"> 1366</a></span>&#160;  uint32_t <a class="code" href="struct_f_g_p_i_o___mem_map.html#a6d8857d2ca1928bcedd1a83e93946aef">PDOR</a>;                                   </div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___mem_map.html#a2fc5ff57bdc9e1de4233930468cbf5e3"> 1367</a></span>&#160;  uint32_t <a class="code" href="struct_f_g_p_i_o___mem_map.html#a2fc5ff57bdc9e1de4233930468cbf5e3">PSOR</a>;                                   </div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___mem_map.html#adba03f40e10aed5fc14d7ee0698aa6f2"> 1368</a></span>&#160;  uint32_t <a class="code" href="struct_f_g_p_i_o___mem_map.html#adba03f40e10aed5fc14d7ee0698aa6f2">PCOR</a>;                                   </div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___mem_map.html#a2a8b6ad3b774b37fcdf9a0f04f56e43b"> 1369</a></span>&#160;  uint32_t <a class="code" href="struct_f_g_p_i_o___mem_map.html#a2a8b6ad3b774b37fcdf9a0f04f56e43b">PTOR</a>;                                   </div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___mem_map.html#a4c83a78320344c89b1663969a7c5d749"> 1370</a></span>&#160;  uint32_t <a class="code" href="struct_f_g_p_i_o___mem_map.html#a4c83a78320344c89b1663969a7c5d749">PDIR</a>;                                   </div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___mem_map.html#a37eee18eef001998403709bf78f4a33d"> 1371</a></span>&#160;  uint32_t <a class="code" href="struct_f_g_p_i_o___mem_map.html#a37eee18eef001998403709bf78f4a33d">PDDR</a>;                                   </div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___f_g_p_i_o___peripheral.html#gaeed3beeb5e5c99ae5b0e404b21466e55">FGPIO_MemMapPtr</a>;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">   -- FGPIO - Register accessor macros</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">/* FGPIO - Register accessors */</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#gacc864141de88d48cc2bcfeb7e7561355"> 1385</a></span>&#160;<span class="preprocessor">#define FGPIO_PDOR_REG(base)                     ((base)-&gt;PDOR)</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga54a29c014c762391371b2f8dce53a89d"> 1386</a></span>&#160;<span class="preprocessor">#define FGPIO_PSOR_REG(base)                     ((base)-&gt;PSOR)</span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#gafc8a737aad6f10b837eea247f548c2c9"> 1387</a></span>&#160;<span class="preprocessor">#define FGPIO_PCOR_REG(base)                     ((base)-&gt;PCOR)</span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga437196d610550fb3c534d267d06199b8"> 1388</a></span>&#160;<span class="preprocessor">#define FGPIO_PTOR_REG(base)                     ((base)-&gt;PTOR)</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#gacfddb4a1de217cf1491c5dd88fca546a"> 1389</a></span>&#160;<span class="preprocessor">#define FGPIO_PDIR_REG(base)                     ((base)-&gt;PDIR)</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#gab7e22aa4413933045d874108bdf09478"> 1390</a></span>&#160;<span class="preprocessor">#define FGPIO_PDDR_REG(base)                     ((base)-&gt;PDDR)</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160; <span class="comment">/* end of group FGPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">   -- FGPIO Register Masks</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga36d3575737128f82053b0b713c2ba12c"> 1407</a></span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gac47066e363d078fd698fccc3e2717b7e"> 1408</a></span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_SHIFT                     0</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gafab743986cbbf8fdbf9ed322104e413d"> 1409</a></span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDOR_PDO_SHIFT))&amp;FGPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gae9ca2771800b24b305bfa09312e2ee3e"> 1411</a></span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga8a5cd9350700e90d57dfc2d6b27f9184"> 1412</a></span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_SHIFT                    0</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gab91ddcf26e7cb532e95e1aadef87b8a9"> 1413</a></span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PSOR_PTSO_SHIFT))&amp;FGPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga07265e812fba9f953394d6e9dfe82aab"> 1415</a></span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gaa72cbc41d1494dfea7662eede74ee2a1"> 1416</a></span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_SHIFT                    0</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga3e6a01871116d6b24b154bd78ff62963"> 1417</a></span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PCOR_PTCO_SHIFT))&amp;FGPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gab0e5427135589fc107fe4b465e5c767f"> 1419</a></span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gae2127729a1021dc8d34d55a758102213"> 1420</a></span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_SHIFT                    0</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gad88e5aa39295cd2c0d225f417f6c741a"> 1421</a></span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PTOR_PTTO_SHIFT))&amp;FGPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga49077fe6b4cbd499bfa84f4b4c1be74c"> 1423</a></span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gaadc2ff381ef7eb1254eaab329f935aae"> 1424</a></span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_SHIFT                     0</span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gaa197ae1640b4c22ba461518f607c5608"> 1425</a></span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDIR_PDI_SHIFT))&amp;FGPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gad20f346c1d3d80b99ea1dc94aa53898d"> 1427</a></span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gaae41c1c9d3ee91071f4f2a58b771754e"> 1428</a></span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_SHIFT                     0</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gae925ac53df59629914dc58fcf60d4480"> 1429</a></span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDDR_PDD_SHIFT))&amp;FGPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160; <span class="comment">/* end of group FGPIO_Register_Masks */</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">/* FGPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral.html#gab3a191da68ebf432fd4f94966600d287"> 1438</a></span>&#160;<span class="preprocessor">#define FGPIOA_BASE_PTR                          ((FGPIO_MemMapPtr)0xF80FF000u)</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral.html#gab93f90411688e9bf030a19bda18ba512"> 1440</a></span>&#160;<span class="preprocessor">#define FGPIOB_BASE_PTR                          ((FGPIO_MemMapPtr)0xF80FF040u)</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral.html#ga6e8da1b292ae2db0692bbb91a63eb0cc"> 1442</a></span>&#160;<span class="preprocessor">#define FGPIOC_BASE_PTR                          ((FGPIO_MemMapPtr)0xF80FF080u)</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;</div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral.html#ga9c6c1b7ee627c12dd837efcb09e23d15"> 1444</a></span>&#160;<span class="preprocessor">#define FGPIOD_BASE_PTR                          ((FGPIO_MemMapPtr)0xF80FF0C0u)</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral.html#ga07d1ba914f3ded63431edec77d4544ee"> 1446</a></span>&#160;<span class="preprocessor">#define FGPIOE_BASE_PTR                          ((FGPIO_MemMapPtr)0xF80FF100u)</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral.html#ga58956e4d0a0ffec3e1dd70e77a5160b4"> 1448</a></span>&#160;<span class="preprocessor">#define FGPIO_BASE_PTRS                          { FGPIOA_BASE_PTR, FGPIOB_BASE_PTR, FGPIOC_BASE_PTR, FGPIOD_BASE_PTR, FGPIOE_BASE_PTR }</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">   -- FGPIO - Register accessor macros</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">/* FGPIO - Register instance definitions */</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">/* FGPIOA */</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#gae9758c811074785f7b017f89828ffa84"> 1462</a></span>&#160;<span class="preprocessor">#define FGPIOA_PDOR                              FGPIO_PDOR_REG(FGPIOA_BASE_PTR)</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#gab1897d0ab87cb8cc6344f8822ef648b5"> 1463</a></span>&#160;<span class="preprocessor">#define FGPIOA_PSOR                              FGPIO_PSOR_REG(FGPIOA_BASE_PTR)</span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#gac035b9be707bbf951204e859fe514a9d"> 1464</a></span>&#160;<span class="preprocessor">#define FGPIOA_PCOR                              FGPIO_PCOR_REG(FGPIOA_BASE_PTR)</span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#gad26f869c87c0ae90264f0e25bf51a289"> 1465</a></span>&#160;<span class="preprocessor">#define FGPIOA_PTOR                              FGPIO_PTOR_REG(FGPIOA_BASE_PTR)</span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga57ce2593aaa22d95d913601147592755"> 1466</a></span>&#160;<span class="preprocessor">#define FGPIOA_PDIR                              FGPIO_PDIR_REG(FGPIOA_BASE_PTR)</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga204fe15ec7de05c776e5cb9495cbdd3d"> 1467</a></span>&#160;<span class="preprocessor">#define FGPIOA_PDDR                              FGPIO_PDDR_REG(FGPIOA_BASE_PTR)</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">/* FGPIOB */</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga775619bad2dbf7ae693043fe2454befa"> 1469</a></span>&#160;<span class="preprocessor">#define FGPIOB_PDOR                              FGPIO_PDOR_REG(FGPIOB_BASE_PTR)</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga75e5c926da926aa15f8910acbee1cc18"> 1470</a></span>&#160;<span class="preprocessor">#define FGPIOB_PSOR                              FGPIO_PSOR_REG(FGPIOB_BASE_PTR)</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga20866221e560e5170f66874101620f25"> 1471</a></span>&#160;<span class="preprocessor">#define FGPIOB_PCOR                              FGPIO_PCOR_REG(FGPIOB_BASE_PTR)</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#gaf37d6ecf6569e76a52e357d563d54ce6"> 1472</a></span>&#160;<span class="preprocessor">#define FGPIOB_PTOR                              FGPIO_PTOR_REG(FGPIOB_BASE_PTR)</span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga46dab8fdd16e9d578e077c64597904e9"> 1473</a></span>&#160;<span class="preprocessor">#define FGPIOB_PDIR                              FGPIO_PDIR_REG(FGPIOB_BASE_PTR)</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga2fdb1b2c2445bc388e38e60bd9561a9e"> 1474</a></span>&#160;<span class="preprocessor">#define FGPIOB_PDDR                              FGPIO_PDDR_REG(FGPIOB_BASE_PTR)</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">/* FGPIOC */</span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga0b943d7d8fcbef14fcd88e32ebda9732"> 1476</a></span>&#160;<span class="preprocessor">#define FGPIOC_PDOR                              FGPIO_PDOR_REG(FGPIOC_BASE_PTR)</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga1ce4b91c9e0869e3d5f79490907d7288"> 1477</a></span>&#160;<span class="preprocessor">#define FGPIOC_PSOR                              FGPIO_PSOR_REG(FGPIOC_BASE_PTR)</span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga82220032af13e0fd01280ad7e3a96b43"> 1478</a></span>&#160;<span class="preprocessor">#define FGPIOC_PCOR                              FGPIO_PCOR_REG(FGPIOC_BASE_PTR)</span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga51da3628d25f40179230b54d318b8dac"> 1479</a></span>&#160;<span class="preprocessor">#define FGPIOC_PTOR                              FGPIO_PTOR_REG(FGPIOC_BASE_PTR)</span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#gab672da977c06d5ff44d158737e4de450"> 1480</a></span>&#160;<span class="preprocessor">#define FGPIOC_PDIR                              FGPIO_PDIR_REG(FGPIOC_BASE_PTR)</span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga411dea1aa0593cba1932df76274df34c"> 1481</a></span>&#160;<span class="preprocessor">#define FGPIOC_PDDR                              FGPIO_PDDR_REG(FGPIOC_BASE_PTR)</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">/* FGPIOD */</span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga9a83e80fefb9d3785ba7bfc0c6262f72"> 1483</a></span>&#160;<span class="preprocessor">#define FGPIOD_PDOR                              FGPIO_PDOR_REG(FGPIOD_BASE_PTR)</span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga28635f0777ffc05d876beaab6b07a67c"> 1484</a></span>&#160;<span class="preprocessor">#define FGPIOD_PSOR                              FGPIO_PSOR_REG(FGPIOD_BASE_PTR)</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga42afbc6bbfd830282392d5de2fd4a66d"> 1485</a></span>&#160;<span class="preprocessor">#define FGPIOD_PCOR                              FGPIO_PCOR_REG(FGPIOD_BASE_PTR)</span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga2e2aeeb70044cca907527750b44442d4"> 1486</a></span>&#160;<span class="preprocessor">#define FGPIOD_PTOR                              FGPIO_PTOR_REG(FGPIOD_BASE_PTR)</span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#gadaf755d4bd79e747c4636f73a7fcad8a"> 1487</a></span>&#160;<span class="preprocessor">#define FGPIOD_PDIR                              FGPIO_PDIR_REG(FGPIOD_BASE_PTR)</span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga1f93ebf42cda792508d42fd43bbb90dc"> 1488</a></span>&#160;<span class="preprocessor">#define FGPIOD_PDDR                              FGPIO_PDDR_REG(FGPIOD_BASE_PTR)</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">/* FGPIOE */</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga78e71b0605b44fe4d5a54b24dca5bde8"> 1490</a></span>&#160;<span class="preprocessor">#define FGPIOE_PDOR                              FGPIO_PDOR_REG(FGPIOE_BASE_PTR)</span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga2a3137754a9e64c35baee378b6cabdd5"> 1491</a></span>&#160;<span class="preprocessor">#define FGPIOE_PSOR                              FGPIO_PSOR_REG(FGPIOE_BASE_PTR)</span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga1596d63e5c60f3ee962d345d7848afb5"> 1492</a></span>&#160;<span class="preprocessor">#define FGPIOE_PCOR                              FGPIO_PCOR_REG(FGPIOE_BASE_PTR)</span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#gade2396a0521c669453c144aff864476a"> 1493</a></span>&#160;<span class="preprocessor">#define FGPIOE_PTOR                              FGPIO_PTOR_REG(FGPIOE_BASE_PTR)</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga9327c2aa4b8fd58ab75ef5fa46a6c9cf"> 1494</a></span>&#160;<span class="preprocessor">#define FGPIOE_PDIR                              FGPIO_PDIR_REG(FGPIOE_BASE_PTR)</span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___accessor___macros.html#ga808099029ad996db9abe97d36a1c7b9d"> 1495</a></span>&#160;<span class="preprocessor">#define FGPIOE_PDDR                              FGPIO_PDDR_REG(FGPIOE_BASE_PTR)</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160; <span class="comment">/* end of group FGPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160; <span class="comment">/* end of group FGPIO_Peripheral */</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">   -- FTFA</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html"> 1517</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_f_t_f_a___mem_map.html">FTFA_MemMap</a> {</div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#abad2f88a7959dce438cb27f7220e6280"> 1518</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#abad2f88a7959dce438cb27f7220e6280">FSTAT</a>;                                   </div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#ab5c5e8faa06a25a28d3ff1e9baa83550"> 1519</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#ab5c5e8faa06a25a28d3ff1e9baa83550">FCNFG</a>;                                   </div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a4c7b35caf2d96b1c13a8cb7e15445dcb"> 1520</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a4c7b35caf2d96b1c13a8cb7e15445dcb">FSEC</a>;                                    </div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#ad136314504ac1baf93f6254b0ac13ee6"> 1521</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#ad136314504ac1baf93f6254b0ac13ee6">FOPT</a>;                                    </div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a118d8bb5338384802341a3c1c0b83695"> 1522</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a118d8bb5338384802341a3c1c0b83695">FCCOB3</a>;                                  </div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#aa5ad7d9940c2583b953391dfd3d2ba29"> 1523</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#aa5ad7d9940c2583b953391dfd3d2ba29">FCCOB2</a>;                                  </div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a263a6e9f6f0776df7d3bece9c50d65f0"> 1524</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a263a6e9f6f0776df7d3bece9c50d65f0">FCCOB1</a>;                                  </div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a823ae05fb120635d89873f52f521120f"> 1525</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a823ae05fb120635d89873f52f521120f">FCCOB0</a>;                                  </div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#aed0c64fe289bde02ca6493b1be2f4154"> 1526</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#aed0c64fe289bde02ca6493b1be2f4154">FCCOB7</a>;                                  </div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a3a9b609e4e8d8a712e4f6c735213ba83"> 1527</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a3a9b609e4e8d8a712e4f6c735213ba83">FCCOB6</a>;                                  </div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#af5870cd3bcb5d883764ea82b8e603a85"> 1528</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#af5870cd3bcb5d883764ea82b8e603a85">FCCOB5</a>;                                  </div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a4bbf55765b68c8e0b2a60d4ed272ad44"> 1529</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a4bbf55765b68c8e0b2a60d4ed272ad44">FCCOB4</a>;                                  </div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a48976ea549cc3a304a04666888b266a3"> 1530</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a48976ea549cc3a304a04666888b266a3">FCCOBB</a>;                                  </div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#aee01b0413a1bb74026a460da212a6f6d"> 1531</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#aee01b0413a1bb74026a460da212a6f6d">FCCOBA</a>;                                  </div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#ad4b7a9c387599f74d604a12eab7b3f8d"> 1532</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#ad4b7a9c387599f74d604a12eab7b3f8d">FCCOB9</a>;                                  </div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a098678952099a9d95ceb16bf591db8e4"> 1533</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a098678952099a9d95ceb16bf591db8e4">FCCOB8</a>;                                  </div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a84a4810c0a2da0b5c5a6205e551e0bf6"> 1534</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a84a4810c0a2da0b5c5a6205e551e0bf6">FPROT3</a>;                                  </div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#adfb9669bc3184da7e4b49c320970b1df"> 1535</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#adfb9669bc3184da7e4b49c320970b1df">FPROT2</a>;                                  </div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a99308b5052058ad416c35ce9f82507f5"> 1536</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a99308b5052058ad416c35ce9f82507f5">FPROT1</a>;                                  </div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a36693d749fac8e3f218744ab5da5cda1"> 1537</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a36693d749fac8e3f218744ab5da5cda1">FPROT0</a>;                                  </div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___f_t_f_a___peripheral.html#ga49d048bbeb55a090a5ecfe86ff767884">FTFA_MemMapPtr</a>;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">   -- FTFA - Register accessor macros</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">/* FTFA - Register accessors */</span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gaad0267e22158cd021a6d1ffb35879c81"> 1551</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_REG(base)                     ((base)-&gt;FSTAT)</span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga7a3092fe2c55e49fdf56c4e3c93bc643"> 1552</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_REG(base)                     ((base)-&gt;FCNFG)</span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga6f649f6743c50f29fd48ca36b219e82a"> 1553</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_REG(base)                      ((base)-&gt;FSEC)</span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga0036dc77c7d72aab7d4111ba8eb52d2f"> 1554</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT_REG(base)                      ((base)-&gt;FOPT)</span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gae685c7a7a80187d3c2d6f5404e5e3ebd"> 1555</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_REG(base)                    ((base)-&gt;FCCOB3)</span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gafb84447c23c2c9ee77f894f846161b5d"> 1556</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_REG(base)                    ((base)-&gt;FCCOB2)</span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gab2a718345513411b315eee6a7cfdb08a"> 1557</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_REG(base)                    ((base)-&gt;FCCOB1)</span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gae65af2867fb5ebe9330a3af6a7ecef75"> 1558</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_REG(base)                    ((base)-&gt;FCCOB0)</span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga06b43e1caf4d39bdf95eba1e77ffabb0"> 1559</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_REG(base)                    ((base)-&gt;FCCOB7)</span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga0ae279e292d8ee8775ca9a56c1e37266"> 1560</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_REG(base)                    ((base)-&gt;FCCOB6)</span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga5e53623bfe76199eb2dc25de5721ac94"> 1561</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_REG(base)                    ((base)-&gt;FCCOB5)</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga2bf22b8b463e5f5fc2d0361d00596813"> 1562</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_REG(base)                    ((base)-&gt;FCCOB4)</span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga87b3942e4d49cb4679d53aaeb7a1d0c9"> 1563</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_REG(base)                    ((base)-&gt;FCCOBB)</span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga580068e27c28c3ee347e0f89c73e6d38"> 1564</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_REG(base)                    ((base)-&gt;FCCOBA)</span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gaddf8d17093c5f1472cbd12929f739e83"> 1565</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_REG(base)                    ((base)-&gt;FCCOB9)</span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga1c2e5d62119ebc85448dc66ab839f9c0"> 1566</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_REG(base)                    ((base)-&gt;FCCOB8)</span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga9ab71b9801803b3de2874a54d96cab14"> 1567</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3_REG(base)                    ((base)-&gt;FPROT3)</span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga10f91d56cdb6b3593e774d84f6052875"> 1568</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2_REG(base)                    ((base)-&gt;FPROT2)</span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga80a3353ab5eabe7bde5fee5328bdc908"> 1569</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1_REG(base)                    ((base)-&gt;FPROT1)</span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gae6f345fa6f7defc0912a0dcc9f217dbf"> 1570</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0_REG(base)                    ((base)-&gt;FPROT0)</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160; <span class="comment">/* end of group FTFA_Register_Accessor_Macros */</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">   -- FTFA Register Masks</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga56163f418850b05a9fb528e94bbc026e"> 1587</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_MASK                  0x1u</span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga61b25328b4e91259c518051ad485c9e1"> 1588</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_SHIFT                 0</span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga371bc7284b6d2e14f852e4e7e0316fef"> 1589</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_MASK                   0x10u</span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga92718795ccbab208784ed798d252567e"> 1590</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_SHIFT                  4</span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaf7824945e3224ae270302e23286e9e34"> 1591</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_MASK                   0x20u</span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga3bbe94d5c4203cd6eebe9e0e78f555aa"> 1592</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_SHIFT                  5</span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga96b65895e79e6256e4312d5677dd8ae2"> 1593</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_MASK                 0x40u</span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga4d4481b6c7d09a3bd6969cdf66a00d75"> 1594</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_SHIFT                6</span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga7c3a9f7d0c5882721425d4c46b27a24d"> 1595</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_MASK                     0x80u</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga14a29b83c4f1b2e67a066799a46863f6"> 1596</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_SHIFT                    7</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0fc6d10ebdf1a45172f3c8291fdee94c"> 1598</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_MASK                  0x10u</span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga7586fcfe862202cd864fec542db66458"> 1599</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_SHIFT                 4</span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gac92e8d3d354f7352b8bd61086327d16d"> 1600</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_MASK                  0x20u</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0879413588f696dfe9f6a1c849103753"> 1601</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_SHIFT                 5</span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gae9ad4a9aac7c5ef332e4c7d7af0a63a9"> 1602</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_MASK                 0x40u</span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaea7f60637733465718c684ca9c4612f6"> 1603</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_SHIFT                6</span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gad7b9ee7d7ca0f897784ed211030e6e8f"> 1604</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_MASK                     0x80u</span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga7032f590fbfc9a43d13109688eb3a4c0"> 1605</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_SHIFT                    7</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga3f0ba5e4a511479878b0505bc098ec00"> 1607</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_MASK                       0x3u</span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0c7032c13efe05ed6c6d86c42beb7a5f"> 1608</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_SHIFT                      0</span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gacb0f50c64228c78ff70896ffa68ec797"> 1609</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_SEC_SHIFT))&amp;FTFA_FSEC_SEC_MASK)</span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gac14ea09f287d879b663b0a592c330ec0"> 1610</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_MASK                    0xCu</span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga1cb7f2755cb290524e1dbb662893582c"> 1611</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_SHIFT                   2</span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga31509f1de74f887b5f7c950b24fe48c0"> 1612</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_FSLACC_SHIFT))&amp;FTFA_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gacb199d6a808af296edd3b6ec6ac66cb8"> 1613</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_MASK                      0x30u</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gab4ae1ea1634e962a9b420433b1d02e81"> 1614</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_SHIFT                     4</span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gabacff1abeb4f7ac2bdd162955446ebab"> 1615</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_MEEN_SHIFT))&amp;FTFA_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga6c9887828940e3a922c4b93037557df2"> 1616</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_MASK                     0xC0u</span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gab067e78749f412c158925484b07400c0"> 1617</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_SHIFT                    6</span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga92eb0ddc48393a53bf7109d6dac8c342"> 1618</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_KEYEN_SHIFT))&amp;FTFA_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga779df0be2be88c60f0c9e8e98850d479"> 1620</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_MASK                       0xFFu</span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga89bbb59793ccc7cb270b4a285c73062f"> 1621</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_SHIFT                      0</span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga490833607b9534df37400600d5e4a1dd"> 1622</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FOPT_OPT_SHIFT))&amp;FTFA_FOPT_OPT_MASK)</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">/* FCCOB3 Bit Fields */</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gae1057e6e0ff5441696b4246e99fbd33f"> 1624</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0ee905ea83a52a6a22d12666387f266b"> 1625</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaab7c14d906b7e4a47fde00d6aaa1ecdf"> 1626</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB3_CCOBn_SHIFT))&amp;FTFA_FCCOB3_CCOBn_MASK)</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">/* FCCOB2 Bit Fields */</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gafce9dd30cc49db588976cffd40ff31a3"> 1628</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaf5731dc9ee3c6ce6fdd7c31a20bb0e6c"> 1629</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0b76c510573ac191f77fea543c3d36aa"> 1630</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB2_CCOBn_SHIFT))&amp;FTFA_FCCOB2_CCOBn_MASK)</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">/* FCCOB1 Bit Fields */</span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga17fce81c2555358f011d813a6f3904ac"> 1632</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga077f35706cef4a20a363eb6980f65baf"> 1633</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga4c29d83b6a844036b07db102da1daf0e"> 1634</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB1_CCOBn_SHIFT))&amp;FTFA_FCCOB1_CCOBn_MASK)</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">/* FCCOB0 Bit Fields */</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga5b8b3b721c731e331fb126491693baf4"> 1636</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaab9715b8a9e69d256acd31421b32ce97"> 1637</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaea8b726f8e7f7efdb8ce4acbabe06495"> 1638</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB0_CCOBn_SHIFT))&amp;FTFA_FCCOB0_CCOBn_MASK)</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment">/* FCCOB7 Bit Fields */</span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0fe4a465120d3602ebe4c144d3905534"> 1640</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga4281fe52969c1c18536f869c7cf8d2ac"> 1641</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0d42424606f078959076e45bf6f45c3d"> 1642</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB7_CCOBn_SHIFT))&amp;FTFA_FCCOB7_CCOBn_MASK)</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment">/* FCCOB6 Bit Fields */</span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga35746ac0168b284ea3f29b1b6f47d932"> 1644</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaf859b028e8f5d2dfdbaed9aeccc6c66c"> 1645</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga4c7674945e3f13c18ff9af0a27bf3340"> 1646</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB6_CCOBn_SHIFT))&amp;FTFA_FCCOB6_CCOBn_MASK)</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">/* FCCOB5 Bit Fields */</span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga6112d953d0c0527ada279726c9b0c5a3"> 1648</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga632fbfd380fcb5f46e4388b4edb490b2"> 1649</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga3eb812983637d422754d6c71bc37636f"> 1650</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB5_CCOBn_SHIFT))&amp;FTFA_FCCOB5_CCOBn_MASK)</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment">/* FCCOB4 Bit Fields */</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga42b1625323567bb015cf90601b468433"> 1652</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga22245895591851bc7a547b2fe5464b63"> 1653</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga3392c0d338eb61be4e67f0b4a720b06e"> 1654</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB4_CCOBn_SHIFT))&amp;FTFA_FCCOB4_CCOBn_MASK)</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">/* FCCOBB Bit Fields */</span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga286640e4b2ec8195c749e88ef23d6e9b"> 1656</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gab9fc4173503ca47be2b4a04ec4635905"> 1657</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gae536fccc4b97613a7a06a9889fa0ad7e"> 1658</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOBB_CCOBn_SHIFT))&amp;FTFA_FCCOBB_CCOBn_MASK)</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">/* FCCOBA Bit Fields */</span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaa0a0a7f61d12d4ec0fd9ee2c9117cd03"> 1660</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga7ed8fee49581acc92a76f451786a6723"> 1661</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gab15606625d07da7c18f59be622adf32a"> 1662</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOBA_CCOBn_SHIFT))&amp;FTFA_FCCOBA_CCOBn_MASK)</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment">/* FCCOB9 Bit Fields */</span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga3d424ebf51a8b74312c01efe408117f1"> 1664</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gae44c6a3215eb5b3a75a5cdd54e570127"> 1665</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga08fe939d39815b4825664858c66e32ff"> 1666</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB9_CCOBn_SHIFT))&amp;FTFA_FCCOB9_CCOBn_MASK)</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">/* FCCOB8 Bit Fields */</span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga4c40268e4d4ae3bc87a782cbbfc9ec99"> 1668</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga9603935c5e6f2c1d51b6b4e952e1428a"> 1669</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga30cf95c2ee60990f4f30e05bd0ee29d8"> 1670</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB8_CCOBn_SHIFT))&amp;FTFA_FCCOB8_CCOBn_MASK)</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaa5d3fe6e00716f1d147e22799ba5b7ae"> 1672</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga35d09e54593dc5d05e0946e9ca3ae42b"> 1673</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_SHIFT                   0</span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gac94c3029a8dbe39595bf14c61e4a8e95"> 1674</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT3_PROT_SHIFT))&amp;FTFA_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga17b0f04e6c61b3683a99ef21674d8329"> 1676</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga7c2381deecb19163451591155ba5a05e"> 1677</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_SHIFT                   0</span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gab3afd3ff3730b2fa996e86e53260db59"> 1678</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT2_PROT_SHIFT))&amp;FTFA_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaffbe916c9df3b3d7f04288d9d9746c50"> 1680</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga1b5389e270a3438c9501d785ac868461"> 1681</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_SHIFT                   0</span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga97491955c7e87b9a1d0163ffb8f335cd"> 1682</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT1_PROT_SHIFT))&amp;FTFA_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gac41f6c8343a42460ae9e13a58b2e7af5"> 1684</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaeaea51b92cd5019f8909242cc90e2050"> 1685</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_SHIFT                   0</span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga33708b3fd4d704e72fef148e18c137f5"> 1686</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT0_PROT_SHIFT))&amp;FTFA_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160; <span class="comment">/* end of group FTFA_Register_Masks */</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">/* FTFA - Peripheral instance base addresses */</span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___f_t_f_a___peripheral.html#ga13ad52f12d5b04e5e01f69ab18ed9216"> 1695</a></span>&#160;<span class="preprocessor">#define FTFA_BASE_PTR                            ((FTFA_MemMapPtr)0x40020000u)</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___f_t_f_a___peripheral.html#ga3f06770a713a2c02c4eec6b98daefd7e"> 1697</a></span>&#160;<span class="preprocessor">#define FTFA_BASE_PTRS                           { FTFA_BASE_PTR }</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">   -- FTFA - Register accessor macros</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">/* FTFA - Register instance definitions */</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">/* FTFA */</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga54f18a52ec7e47531cd9c02139af018d"> 1711</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT                               FTFA_FSTAT_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga89a0993050d80dab5342b91e42148b76"> 1712</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG                               FTFA_FCNFG_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga1340ad52e1550803c5c666c001a630f0"> 1713</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC                                FTFA_FSEC_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gae058af854d1be137ebfa8673d914ce19"> 1714</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT                                FTFA_FOPT_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga5cc92c31e793be0ec5f63ff321e4f7e0"> 1715</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB3                              FTFA_FCCOB3_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga60d3a7f334f0722b7fd83276df500229"> 1716</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB2                              FTFA_FCCOB2_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga26800550c45247d3311a37921b4588bd"> 1717</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB1                              FTFA_FCCOB1_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gabf351100528fd5d4a09bf57c2b9acc40"> 1718</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB0                              FTFA_FCCOB0_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga6183b4898338b140a75e817c45298fbe"> 1719</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB7                              FTFA_FCCOB7_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gae818e48c516ca17ef1ba1335efeb1494"> 1720</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB6                              FTFA_FCCOB6_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga0c01259aced2f888cf522a92ecd2e827"> 1721</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB5                              FTFA_FCCOB5_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gabc3502d98e0dec8f4d66b78edf6db4a4"> 1722</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB4                              FTFA_FCCOB4_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga891fe3847bdea41258f0da931b619542"> 1723</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBB                              FTFA_FCCOBB_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gab615a3efccdb43ad39d1fe99a8837548"> 1724</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBA                              FTFA_FCCOBA_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gaf1858d79d97a87b27aeb932b54195a58"> 1725</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB9                              FTFA_FCCOB9_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gaa6166f7f05e6719ca0d91a97ab1536eb"> 1726</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB8                              FTFA_FCCOB8_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga3cd84173346f4c04334d79712af79883"> 1727</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3                              FTFA_FPROT3_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga25a0859e528311bedda3719d80e44a59"> 1728</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2                              FTFA_FPROT2_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#ga6fa22ad27ded5b2e13a5b6dd22d6641d"> 1729</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1                              FTFA_FPROT1_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___accessor___macros.html#gad1a0d6a372aec4a0f1b41e9f8d45f59b"> 1730</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0                              FTFA_FPROT0_REG(FTFA_BASE_PTR)</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160; <span class="comment">/* end of group FTFA_Register_Accessor_Macros */</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160; <span class="comment">/* end of group FTFA_Peripheral */</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment">   -- GPIO</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html"> 1752</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_g_p_i_o___mem_map.html">GPIO_MemMap</a> {</div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a6d8857d2ca1928bcedd1a83e93946aef"> 1753</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a6d8857d2ca1928bcedd1a83e93946aef">PDOR</a>;                                   </div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a2fc5ff57bdc9e1de4233930468cbf5e3"> 1754</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a2fc5ff57bdc9e1de4233930468cbf5e3">PSOR</a>;                                   </div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#adba03f40e10aed5fc14d7ee0698aa6f2"> 1755</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#adba03f40e10aed5fc14d7ee0698aa6f2">PCOR</a>;                                   </div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a2a8b6ad3b774b37fcdf9a0f04f56e43b"> 1756</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a2a8b6ad3b774b37fcdf9a0f04f56e43b">PTOR</a>;                                   </div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a4c83a78320344c89b1663969a7c5d749"> 1757</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a4c83a78320344c89b1663969a7c5d749">PDIR</a>;                                   </div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a37eee18eef001998403709bf78f4a33d"> 1758</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a37eee18eef001998403709bf78f4a33d">PDDR</a>;                                   </div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___g_p_i_o___peripheral.html#ga31c1eddda45aa085f51142987e05ada5">GPIO_MemMapPtr</a>;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment">/* GPIO - Register accessors */</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60"> 1772</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_REG(base)                      ((base)-&gt;PDOR)</span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca"> 1773</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_REG(base)                      ((base)-&gt;PSOR)</span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf"> 1774</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_REG(base)                      ((base)-&gt;PCOR)</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83"> 1775</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_REG(base)                      ((base)-&gt;PTOR)</span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce"> 1776</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_REG(base)                      ((base)-&gt;PDIR)</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07"> 1777</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_REG(base)                      ((base)-&gt;PDDR)</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gafd2a8274691295293b3cabfe86089801"> 1794</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga495b5f1e63de863534ce0c5f25f137ab"> 1795</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0</span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga4071beeff4d9b5c200686972dd52d855"> 1796</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa8a48e38ef70ff1ba3bbcbf31b891da4"> 1798</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5a962b85e07477e26afe639c7ca478cb"> 1799</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga6b16f5841a5c5f20311eafc574f814e4"> 1800</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga0b8378768ee61ea2c685a1687c90fa03"> 1802</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5c9203b830cbd86cd8d0189872b5c772"> 1803</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0</span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga3a9c3710923cd50fc2df4e678180eb1d"> 1804</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa75953b5d9d23bdaa6c24232e1a52680"> 1806</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga70e5442b3a119665aafb9e6e5b48bbd5"> 1807</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0</span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga40757476c8889ca9d4cb7017b6c5ab60"> 1808</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacb7c8cc976937906c8e803811a7fbb68"> 1810</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga99fd9212dd769bb1964a28a864c6c741"> 1811</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga8f80c8e42743151c73569b5cef49f2b2"> 1812</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga67567a60f48d2bfb5584cd8de8936788"> 1814</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacdd12c96f7650759c90a98bb606bd776"> 1815</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga9836cb3ac719630f741fe6a0292083fc"> 1816</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#ga3a8bd75d8b47b51132005ce9bbcbab7f"> 1825</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE_PTR                           ((GPIO_MemMapPtr)0x400FF000u)</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;</div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#ga3f4701cf222c28bfdcc2768a296b4171"> 1827</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE_PTR                           ((GPIO_MemMapPtr)0x400FF040u)</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#ga39b26484b0ad91fdbf93e27aa6ee7571"> 1829</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE_PTR                           ((GPIO_MemMapPtr)0x400FF080u)</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;</div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#ga080871bcecac6697912c87d4af0a8298"> 1831</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE_PTR                           ((GPIO_MemMapPtr)0x400FF0C0u)</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#ga5d17758f0829d938753761d4a53c0a7c"> 1833</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE_PTR                           ((GPIO_MemMapPtr)0x400FF100u)</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#gad0f7206167a584b1e75a81a5c30fa1c2"> 1835</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_PTRS                           { GPIOA_BASE_PTR, GPIOB_BASE_PTR, GPIOC_BASE_PTR, GPIOD_BASE_PTR, GPIOE_BASE_PTR }</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">/* GPIO - Register instance definitions */</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">/* GPIOA */</span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga5c5a9a4e809579e68ae743d931312cc5"> 1849</a></span>&#160;<span class="preprocessor">#define GPIOA_PDOR                               GPIO_PDOR_REG(GPIOA_BASE_PTR)</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaa89816040d1c6678e816aa3e7a7eef07"> 1850</a></span>&#160;<span class="preprocessor">#define GPIOA_PSOR                               GPIO_PSOR_REG(GPIOA_BASE_PTR)</span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gae6b29d3effc6cd3f9b9a09fc163e93f1"> 1851</a></span>&#160;<span class="preprocessor">#define GPIOA_PCOR                               GPIO_PCOR_REG(GPIOA_BASE_PTR)</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga81578b02d0ebd91fae31edbf4bf355eb"> 1852</a></span>&#160;<span class="preprocessor">#define GPIOA_PTOR                               GPIO_PTOR_REG(GPIOA_BASE_PTR)</span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga62064e1a5f0335045c827c9d92b4c374"> 1853</a></span>&#160;<span class="preprocessor">#define GPIOA_PDIR                               GPIO_PDIR_REG(GPIOA_BASE_PTR)</span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0e2be39e703dcb1fe73fba030d76b599"> 1854</a></span>&#160;<span class="preprocessor">#define GPIOA_PDDR                               GPIO_PDDR_REG(GPIOA_BASE_PTR)</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">/* GPIOB */</span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaff014fa695fbc756ee6eba97a48d7e71"> 1856</a></span>&#160;<span class="preprocessor">#define GPIOB_PDOR                               GPIO_PDOR_REG(GPIOB_BASE_PTR)</span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga67241a97ba37003033da25d58e303e6e"> 1857</a></span>&#160;<span class="preprocessor">#define GPIOB_PSOR                               GPIO_PSOR_REG(GPIOB_BASE_PTR)</span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga00572d96e1e34f87f5d034c83853285d"> 1858</a></span>&#160;<span class="preprocessor">#define GPIOB_PCOR                               GPIO_PCOR_REG(GPIOB_BASE_PTR)</span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga94f636fe001f4048b0fa54531bee4aa1"> 1859</a></span>&#160;<span class="preprocessor">#define GPIOB_PTOR                               GPIO_PTOR_REG(GPIOB_BASE_PTR)</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga635096d5a65d0eaf83cb0ab9d1765899"> 1860</a></span>&#160;<span class="preprocessor">#define GPIOB_PDIR                               GPIO_PDIR_REG(GPIOB_BASE_PTR)</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga17731cc13bc4befb530a08cd48bfba80"> 1861</a></span>&#160;<span class="preprocessor">#define GPIOB_PDDR                               GPIO_PDDR_REG(GPIOB_BASE_PTR)</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="comment">/* GPIOC */</span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0e16be0c2882156f81cf74667529fdea"> 1863</a></span>&#160;<span class="preprocessor">#define GPIOC_PDOR                               GPIO_PDOR_REG(GPIOC_BASE_PTR)</span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gae0cc795a0fc8f90ec1d2614c71337a89"> 1864</a></span>&#160;<span class="preprocessor">#define GPIOC_PSOR                               GPIO_PSOR_REG(GPIOC_BASE_PTR)</span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaa0f19499354a02352ac7d30883971b1b"> 1865</a></span>&#160;<span class="preprocessor">#define GPIOC_PCOR                               GPIO_PCOR_REG(GPIOC_BASE_PTR)</span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaf68be8cbaeeb67cf02420bfadc15bf58"> 1866</a></span>&#160;<span class="preprocessor">#define GPIOC_PTOR                               GPIO_PTOR_REG(GPIOC_BASE_PTR)</span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga3b4c3b42b0d5b702fcf122040a182ee4"> 1867</a></span>&#160;<span class="preprocessor">#define GPIOC_PDIR                               GPIO_PDIR_REG(GPIOC_BASE_PTR)</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaeb0eafde882bb2f08c5fc3400d54ed26"> 1868</a></span>&#160;<span class="preprocessor">#define GPIOC_PDDR                               GPIO_PDDR_REG(GPIOC_BASE_PTR)</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment">/* GPIOD */</span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga5377b97adc7b2071fe68086e3e9d3cf2"> 1870</a></span>&#160;<span class="preprocessor">#define GPIOD_PDOR                               GPIO_PDOR_REG(GPIOD_BASE_PTR)</span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gac0d36a23aa6c33daa2a3631314b89022"> 1871</a></span>&#160;<span class="preprocessor">#define GPIOD_PSOR                               GPIO_PSOR_REG(GPIOD_BASE_PTR)</span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga8a81d5586e51fa5a571a9f2fd8dedb0b"> 1872</a></span>&#160;<span class="preprocessor">#define GPIOD_PCOR                               GPIO_PCOR_REG(GPIOD_BASE_PTR)</span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga5377d98699ff945b7e797db51a200c3f"> 1873</a></span>&#160;<span class="preprocessor">#define GPIOD_PTOR                               GPIO_PTOR_REG(GPIOD_BASE_PTR)</span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaafea2d144bed07159065586f00ef1e9c"> 1874</a></span>&#160;<span class="preprocessor">#define GPIOD_PDIR                               GPIO_PDIR_REG(GPIOD_BASE_PTR)</span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga275ff51c42c5210efa69cf21d3d16aa9"> 1875</a></span>&#160;<span class="preprocessor">#define GPIOD_PDDR                               GPIO_PDDR_REG(GPIOD_BASE_PTR)</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment">/* GPIOE */</span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0fd55005aebdd6c8348a69fc9961240e"> 1877</a></span>&#160;<span class="preprocessor">#define GPIOE_PDOR                               GPIO_PDOR_REG(GPIOE_BASE_PTR)</span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gab91dcbd2c6ae1b33cc222433e6c0d2a5"> 1878</a></span>&#160;<span class="preprocessor">#define GPIOE_PSOR                               GPIO_PSOR_REG(GPIOE_BASE_PTR)</span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gae47e95a0795236c55495e95b67dc6540"> 1879</a></span>&#160;<span class="preprocessor">#define GPIOE_PCOR                               GPIO_PCOR_REG(GPIOE_BASE_PTR)</span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0d6201794a479eb4530b4deedf9f7471"> 1880</a></span>&#160;<span class="preprocessor">#define GPIOE_PTOR                               GPIO_PTOR_REG(GPIOE_BASE_PTR)</span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gab12c5a1580446153a220ff5fadf052bd"> 1881</a></span>&#160;<span class="preprocessor">#define GPIOE_PDIR                               GPIO_PDIR_REG(GPIOE_BASE_PTR)</span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga4ca5e050e0a711260b6d4dd0d3eabe76"> 1882</a></span>&#160;<span class="preprocessor">#define GPIOE_PDDR                               GPIO_PDDR_REG(GPIOE_BASE_PTR)</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160; <span class="comment">/* end of group GPIO_Peripheral */</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">   -- I2C</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;</div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html"> 1904</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_i2_c___mem_map.html">I2C_MemMap</a> {</div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a3558a605337636043709e55b4bab69d6"> 1905</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a3558a605337636043709e55b4bab69d6">A1</a>;                                      </div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a576f877ccc2837ffe5811406404acad1"> 1906</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a576f877ccc2837ffe5811406404acad1">F</a>;                                       </div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f"> 1907</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">C1</a>;                                      </div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#aef44b210af6af7cb40efdfd5469406c0"> 1908</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#aef44b210af6af7cb40efdfd5469406c0">S</a>;                                       </div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a42ede28e876dcdb2ce2ddd730de0401e"> 1909</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a42ede28e876dcdb2ce2ddd730de0401e">D</a>;                                       </div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5"> 1910</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">C2</a>;                                      </div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#ae67b7939f64c519b55e6523baa5a2f22"> 1911</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#ae67b7939f64c519b55e6523baa5a2f22">FLT</a>;                                     </div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#ae6b85b91f6d924aaa37833060797256e"> 1912</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#ae6b85b91f6d924aaa37833060797256e">RA</a>;                                      </div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a68e3b8db845208e127d029a687f96707"> 1913</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a68e3b8db845208e127d029a687f96707">SMB</a>;                                     </div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a2b058a256772b61e237f878a32937535"> 1914</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a2b058a256772b61e237f878a32937535">A2</a>;                                      </div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a09cb4115b7ad209d1f47362b420861d7"> 1915</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a09cb4115b7ad209d1f47362b420861d7">SLTH</a>;                                    </div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#afde3b60c25d0b8c0534a047e42c661f8"> 1916</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#afde3b60c25d0b8c0534a047e42c661f8">SLTL</a>;                                    </div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___i2_c___peripheral.html#ga9902bc02a12982d0c37ec011b4dd89f0">I2C_MemMapPtr</a>;</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment">/* I2C - Register accessors */</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaa114fe991a3e1e899b53160c91bd8c72"> 1930</a></span>&#160;<span class="preprocessor">#define I2C_A1_REG(base)                         ((base)-&gt;A1)</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga49a7294fe984b9468681113184d18dfc"> 1931</a></span>&#160;<span class="preprocessor">#define I2C_F_REG(base)                          ((base)-&gt;F)</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gab99b9e99fa2eda1aac30eff81842ce36"> 1932</a></span>&#160;<span class="preprocessor">#define I2C_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaba7d61b90ba883e4e9711a54e4526465"> 1933</a></span>&#160;<span class="preprocessor">#define I2C_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga0c6f62e67b1d2b8bc2eb7ed0e3a57fbd"> 1934</a></span>&#160;<span class="preprocessor">#define I2C_D_REG(base)                          ((base)-&gt;D)</span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga27c7ad30a1ae595f33d8644b381be049"> 1935</a></span>&#160;<span class="preprocessor">#define I2C_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga3eacf50cc16f3a822d765b681f781d90"> 1936</a></span>&#160;<span class="preprocessor">#define I2C_FLT_REG(base)                        ((base)-&gt;FLT)</span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga42d4bbf2df8f036a27d2092bd9eb6065"> 1937</a></span>&#160;<span class="preprocessor">#define I2C_RA_REG(base)                         ((base)-&gt;RA)</span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga320d358df195778429696e7755acc5e8"> 1938</a></span>&#160;<span class="preprocessor">#define I2C_SMB_REG(base)                        ((base)-&gt;SMB)</span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga654554108023356beab5b561b7787139"> 1939</a></span>&#160;<span class="preprocessor">#define I2C_A2_REG(base)                         ((base)-&gt;A2)</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga7d186ff953fe05d9360350072353470f"> 1940</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_REG(base)                       ((base)-&gt;SLTH)</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gadcf8cbbf29297a34a28c6daec4a117fb"> 1941</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_REG(base)                       ((base)-&gt;SLTL)</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">   -- I2C Register Masks</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment">/* A1 Bit Fields */</span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad90fbd42f33b89ff3296c52700771b1b"> 1958</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           0xFEu</span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf074658893634b95a9858ee29bbdd88a"> 1959</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_SHIFT                          1</span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5248771248d1964b566ca3de1cadf6a3"> 1960</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A1_AD_SHIFT))&amp;I2C_A1_AD_MASK)</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">/* F Bit Fields */</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeb777a93b5695409902fb2f2b77eb760"> 1962</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           0x3Fu</span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8e2daf0de75e77e33467f6b132be0c30"> 1963</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_SHIFT                          0</span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga18089fd1cbe1936b133d50d580d39e6d"> 1964</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_ICR_SHIFT))&amp;I2C_F_ICR_MASK)</span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga9e077caa9ac07c03f5e34e431d0806fa"> 1965</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_MASK                          0xC0u</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3a338cb3af4c140fde82427d091d5b4a"> 1966</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_SHIFT                         6</span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8f7d596736ebbdc72c823abdc045adfd"> 1967</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_MULT_SHIFT))&amp;I2C_F_MULT_MASK)</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadfd8fccdd35a4944a1e53ffa26e5d06b"> 1969</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        0x1u</span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1cd5f87cc18a56d293697f0463e2a9e3"> 1970</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       0</span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga708d3eded28946d6f2e4b7ed5aff8fe8"> 1971</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_MASK                         0x2u</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1bec740751b47fd0f4e02d913c3b287"> 1972</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        1</span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga656f6747e8edc8299767365ea1ac9d70"> 1973</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_MASK                         0x4u</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac6c61e0bd2615da3bbc3079984192dd7"> 1974</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        2</span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaebf88a6e1a433272e606980474b4e577"> 1975</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_MASK                         0x8u</span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga95ea65244938ce40ca695f5193268357"> 1976</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        3</span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf2c2222f863ed79996904cac957fbcf2"> 1977</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_MASK                           0x10u</span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4785c943be6e7664aad1f3166c54c07c"> 1978</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_SHIFT                          4</span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4c4f11999967dae4bcf93fcefda51ebe"> 1979</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_MASK                          0x20u</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3d36bee9f6ccbd3cd27355c481eb35fc"> 1980</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_SHIFT                         5</span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gada20a7267cfb048f5f30adacf115a9c6"> 1981</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_MASK                        0x40u</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeddb698e3eec8ce064fa68ebbfd06e09"> 1982</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       6</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga93aaf10d7a7527ef23e270b7a2dd335d"> 1983</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_MASK                        0x80u</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga963bec89f31364bb2dfe369173d8d412"> 1984</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       7</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad24c329c5eb1d51b4d1bdf637f0071d3"> 1986</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          0x1u</span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga120dc0ebf2986dd160b9592ec711a177"> 1987</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_SHIFT                         0</span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga23f38878179bb0186dd2c64698417ec3"> 1988</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_MASK                         0x2u</span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga36fe15d9bbf77410ab19317e78d2d5ea"> 1989</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_SHIFT                        1</span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf802822114be53d791101a05f50af5a3"> 1990</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_MASK                           0x4u</span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae9ff7b0c74aeb1c906bfe71fa1620fae"> 1991</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_SHIFT                          2</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8176df0a3138ff19cc2551531d61fb2c"> 1992</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_MASK                           0x8u</span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8e3ed53ea2a04e7a0d0a2d0654fb74fd"> 1993</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_SHIFT                          3</span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5f4949ee45450ae24a9885c8a0b5b71d"> 1994</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_MASK                          0x10u</span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6401a3c073bca30cd0f01ce830bc2734"> 1995</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_SHIFT                         4</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2e9a4cd81bee477ce0bb8f04dde5a836"> 1996</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_MASK                          0x20u</span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf449f97abe53ded41a8cd83691089af7"> 1997</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_SHIFT                         5</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2d60d97ef284aae3bcec1b9b9135a37f"> 1998</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_MASK                          0x40u</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeef3ccc64a102f940ad82af4c5558381"> 1999</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_SHIFT                         6</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga20501abab9a2b23ac99fa69e87b2730d"> 2000</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_MASK                           0x80u</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga030264ea4205860abb6a32331d84cef3"> 2001</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_SHIFT                          7</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeb11bc3736eba5b805bdc4bced7edb2e"> 2003</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          0xFFu</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac9b220edf37227949c367bf455d11a04"> 2004</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_SHIFT                         0</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7b68b1d5f1aa40f4bc5e9310e0a63754"> 2005</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_D_DATA_SHIFT))&amp;I2C_D_DATA_MASK)</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6c5f8db3bac4c51de9446448a8ad9072"> 2007</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           0x7u</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab875d484e12dc6ae427c2063430d1362"> 2008</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_SHIFT                          0</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa19edf20551c0d4dc70b840c2c5b7e24"> 2009</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_AD_SHIFT))&amp;I2C_C2_AD_MASK)</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga70911373d5619a4d8376777446085856"> 2010</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_MASK                         0x8u</span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga802a10e2d279895ec0230b4701b1a4bf"> 2011</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        3</span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad5acb46182264a92f1f7ca818146d44e"> 2012</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_MASK                         0x10u</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga620079dc18e7ce504b6092503a10d2ae"> 2013</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        4</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa36c867ead9ecee381f4a6f1f75ccc70"> 2014</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_MASK                         0x20u</span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga0d2a8c7a7fb308cf052fc122c1af92c5"> 2015</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        5</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga331301810a6ac65f43e66b78bbde4c91"> 2016</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_MASK                        0x40u</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga266bbd66a022e8b78eb5501d9d927164"> 2017</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       6</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gabe69d0985ed23c71c071a6ebd93f65df"> 2018</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_MASK                        0x80u</span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2621c8acf26335441da9ced92ca4d29f"> 2019</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       7</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment">/* FLT Bit Fields */</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga61b9691f2f522b624d0ace6268c972df"> 2021</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         0x1Fu</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga87c3021777b04e02f3c0481cdbde30e5"> 2022</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        0</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a184e93601a1086484b0ac2752cab00"> 2023</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_FLT_SHIFT))&amp;I2C_FLT_FLT_MASK)</span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa27b045912504147aa01e74d861bcc9b"> 2024</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPIE_MASK                      0x20u</span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga74a7ab061627ad3188d0076c7e0209d2"> 2025</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPIE_SHIFT                     5</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga49bb44800a0defc2dd1efb27263f7c52"> 2026</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_MASK                       0x40u</span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae69dbb7d8bd1dff50e5c30846d3285bb"> 2027</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_SHIFT                      6</span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac404fda03fc23c08a56018d6ab2fc977"> 2028</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_MASK                        0x80u</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5d6c7b67f99e1f592d199bb77f7d5605"> 2029</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_SHIFT                       7</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">/* RA Bit Fields */</span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa39c37c0d41e4cdafc00884a2fc791fa"> 2031</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          0xFEu</span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8571ae2c33f4ea6503f568c2151ef2a9"> 2032</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_SHIFT                         1</span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae2a3d76c69fe5e8947660274f6744031"> 2033</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_RA_RAD_SHIFT))&amp;I2C_RA_RAD_MASK)</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment">/* SMB Bit Fields */</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad123ad3f9e1362d2ee5bd403cdf34327"> 2035</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     0x1u</span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga431377427b6cae03a360309ac07a4559"> 2036</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    0</span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac393f25577923046bb7755b7f398db70"> 2037</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       0x2u</span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeaa26602cb9aabcf738aef5e95b7672c"> 2038</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      1</span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaefffa6f332bf3bd19ea55db0d1848546"> 2039</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       0x4u</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga27af2fe0000903e76be422f1b0d0d277"> 2040</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      2</span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga19239e39699b975c050e78098f1160be"> 2041</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_MASK                        0x8u</span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga158639264e921e0cdc2d1c531c0481be"> 2042</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       3</span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a0dba773688ec97b8f2a6306085c136"> 2043</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      0x10u</span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga07c36bbad07617ae5ae27911d3b00290"> 2044</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     4</span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae54c99ffbc7df399f532cf0ddea2b43a"> 2045</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     0x20u</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4a1109dbb19a0b37d8b7afcc6cfeba1b"> 2046</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    5</span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga23b35683fd53d9982486462740d577c8"> 2047</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     0x40u</span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab3807b572e12675922212a4ccfaf9327"> 2048</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    6</span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6c32b35c6a034b2d36c8341e41e1f5e0"> 2049</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_MASK                        0x80u</span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8818be9583854e197aa6f7197d42e825"> 2050</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       7</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">/* A2 Bit Fields */</span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga953881ff63411be620fa173f27ab4efa"> 2052</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          0xFEu</span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1c31a37087b37cb76faeade10a4fbd6"> 2053</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_SHIFT                         1</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadb02a0d0b664b563e9f18a9a4d90fb8f"> 2054</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A2_SAD_SHIFT))&amp;I2C_A2_SAD_MASK)</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment">/* SLTH Bit Fields */</span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeef081c4825bc9248b218f4c6ee70f86"> 2056</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadc7429d429b6c58a18bcf147884e618f"> 2057</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      0</span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf6d95ca3bdf2d8da490e7ff3c4a937b7"> 2058</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTH_SSLT_SHIFT))&amp;I2C_SLTH_SSLT_MASK)</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment">/* SLTL Bit Fields */</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac29118698aa1c246c26835a19210a0c9"> 2060</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga177f38e09f29a382b35b19906462204f"> 2061</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      0</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab7bec69c829adac299ed11bd66411507"> 2062</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTL_SSLT_SHIFT))&amp;I2C_SLTL_SSLT_MASK)</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160; <span class="comment">/* end of group I2C_Register_Masks */</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment">/* I2C - Peripheral instance base addresses */</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral.html#ga6db92fda81fa3b6a1c8c6a85e66d51a0"> 2071</a></span>&#160;<span class="preprocessor">#define I2C0_BASE_PTR                            ((I2C_MemMapPtr)0x40066000u)</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;</div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral.html#gae13da5d584f2a4e2379db927a3f18772"> 2073</a></span>&#160;<span class="preprocessor">#define I2C1_BASE_PTR                            ((I2C_MemMapPtr)0x40067000u)</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;</div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral.html#gaee17f364d6d1712b62774e6c33dea554"> 2075</a></span>&#160;<span class="preprocessor">#define I2C_BASE_PTRS                            { I2C0_BASE_PTR, I2C1_BASE_PTR }</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment">/* I2C - Register instance definitions */</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment">/* I2C0 */</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaab25b2cfc0f440c11ba84defee435e0e"> 2089</a></span>&#160;<span class="preprocessor">#define I2C0_A1                                  I2C_A1_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gacd455dbff54b6e42523e833319e562e4"> 2090</a></span>&#160;<span class="preprocessor">#define I2C0_F                                   I2C_F_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gad710afb8dd19706b83bc65c3f460e81d"> 2091</a></span>&#160;<span class="preprocessor">#define I2C0_C1                                  I2C_C1_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1a4918e7df76e7488707db427ebfaead"> 2092</a></span>&#160;<span class="preprocessor">#define I2C0_S                                   I2C_S_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1f0514321da14a62a0352b297e6614b7"> 2093</a></span>&#160;<span class="preprocessor">#define I2C0_D                                   I2C_D_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaeff876311aea33455ceb8ef9fb50b4c7"> 2094</a></span>&#160;<span class="preprocessor">#define I2C0_C2                                  I2C_C2_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaf3513574714aeda95d4d19aa2f8c9a95"> 2095</a></span>&#160;<span class="preprocessor">#define I2C0_FLT                                 I2C_FLT_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaf00ad7b5cbb7776265f28c9ffc5a6acd"> 2096</a></span>&#160;<span class="preprocessor">#define I2C0_RA                                  I2C_RA_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaf27ba0a559fe4af8031d5de859d8ba47"> 2097</a></span>&#160;<span class="preprocessor">#define I2C0_SMB                                 I2C_SMB_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga99708d179cf5e948315ac4ff5d8d0983"> 2098</a></span>&#160;<span class="preprocessor">#define I2C0_A2                                  I2C_A2_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga5872f84a45507eb59371a4fcc7c3e2c6"> 2099</a></span>&#160;<span class="preprocessor">#define I2C0_SLTH                                I2C_SLTH_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gae914eeb0f84c8cf2420f6764ea979c6d"> 2100</a></span>&#160;<span class="preprocessor">#define I2C0_SLTL                                I2C_SLTL_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="comment">/* I2C1 */</span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1488ec8f3fd718170359dfc0045ee8e1"> 2102</a></span>&#160;<span class="preprocessor">#define I2C1_A1                                  I2C_A1_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaeb01706a855e5dbc5e864a0e18eeab36"> 2103</a></span>&#160;<span class="preprocessor">#define I2C1_F                                   I2C_F_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaab6dde59f93972ca970c31a59c9f8a6b"> 2104</a></span>&#160;<span class="preprocessor">#define I2C1_C1                                  I2C_C1_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gae095b0f00b8617e16ee1a798d8a07e19"> 2105</a></span>&#160;<span class="preprocessor">#define I2C1_S                                   I2C_S_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga014dafe97b03f68e829a75997094fe92"> 2106</a></span>&#160;<span class="preprocessor">#define I2C1_D                                   I2C_D_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga23604e2320135c1d7488c51e1b8257be"> 2107</a></span>&#160;<span class="preprocessor">#define I2C1_C2                                  I2C_C2_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaddb39b793fc611a3fd107eaf33c26598"> 2108</a></span>&#160;<span class="preprocessor">#define I2C1_FLT                                 I2C_FLT_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga15eb9a112bb86d26c32d17ebfb3dcecc"> 2109</a></span>&#160;<span class="preprocessor">#define I2C1_RA                                  I2C_RA_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaa9377a6d31b5c6a841b69330a6e8d59d"> 2110</a></span>&#160;<span class="preprocessor">#define I2C1_SMB                                 I2C_SMB_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaa4539c51795162a3fccf19384acf78f0"> 2111</a></span>&#160;<span class="preprocessor">#define I2C1_A2                                  I2C_A2_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga636aa70cc9b9d94328cecb67e0005e7b"> 2112</a></span>&#160;<span class="preprocessor">#define I2C1_SLTH                                I2C_SLTH_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1d6d67136378cdc43250d350dde35366"> 2113</a></span>&#160;<span class="preprocessor">#define I2C1_SLTL                                I2C_SLTL_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160; <span class="comment">/* end of group I2C_Peripheral */</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment">   -- LLWU</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;</div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html"> 2135</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_l_l_w_u___mem_map.html">LLWU_MemMap</a> {</div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a18a3a6d7960b3ef22037fe811bac93bc"> 2136</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a18a3a6d7960b3ef22037fe811bac93bc">PE1</a>;                                     </div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a860bd4a06778c731727adeb26d0b62f1"> 2137</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a860bd4a06778c731727adeb26d0b62f1">PE2</a>;                                     </div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a901d99ca6830302e9bed1cfdac073c15"> 2138</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a901d99ca6830302e9bed1cfdac073c15">PE3</a>;                                     </div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a6377b5e2e0fc8e3423b16bc0758ee155"> 2139</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a6377b5e2e0fc8e3423b16bc0758ee155">PE4</a>;                                     </div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a44a00f9c297b510a86f67182a14a8791"> 2140</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a44a00f9c297b510a86f67182a14a8791">ME</a>;                                      </div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a17c6af91d19273c2d4bcf3ae4329cf17"> 2141</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a17c6af91d19273c2d4bcf3ae4329cf17">F1</a>;                                      </div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a83314474ef7d8093c7869a49c32dec41"> 2142</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a83314474ef7d8093c7869a49c32dec41">F2</a>;                                      </div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a74cbe8b1b307a4c6bde8204cadc843d8"> 2143</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a74cbe8b1b307a4c6bde8204cadc843d8">F3</a>;                                      </div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a7c43ef6579145dec9eea84491cdee65e"> 2144</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a7c43ef6579145dec9eea84491cdee65e">FILT1</a>;                                   </div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#ab5062701836ebab5ede5a14e163d6c2a"> 2145</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#ab5062701836ebab5ede5a14e163d6c2a">FILT2</a>;                                   </div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___l_l_w_u___peripheral.html#ga03cfefad45ecbfeb2cd16eb85ccfe186">LLWU_MemMapPtr</a>;</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">/* LLWU - Register accessors */</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gac122d2548e2c00069618b75fc2dda5da"> 2159</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_REG(base)                       ((base)-&gt;PE1)</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga5202d127ca8b88f5920c93ebbb9b9144"> 2160</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_REG(base)                       ((base)-&gt;PE2)</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga31faa7fe2240e17d24eef3748a994673"> 2161</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_REG(base)                       ((base)-&gt;PE3)</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gabae264ac23ea3d486f55e8934a91df70"> 2162</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_REG(base)                       ((base)-&gt;PE4)</span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga5e41f250b27a820d46d083915e94f18f"> 2163</a></span>&#160;<span class="preprocessor">#define LLWU_ME_REG(base)                        ((base)-&gt;ME)</span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga5f542b8bcaf97360c66a00993f229242"> 2164</a></span>&#160;<span class="preprocessor">#define LLWU_F1_REG(base)                        ((base)-&gt;F1)</span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gae1358cf4b6e51d98bc34424d263874ec"> 2165</a></span>&#160;<span class="preprocessor">#define LLWU_F2_REG(base)                        ((base)-&gt;F2)</span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga302b69ef5f54896934af78a6e536a246"> 2166</a></span>&#160;<span class="preprocessor">#define LLWU_F3_REG(base)                        ((base)-&gt;F3)</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga9c1748a1618bcfc691f573c87202c4d3"> 2167</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_REG(base)                     ((base)-&gt;FILT1)</span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga71f3ec982a13da3009b07fea60045d7a"> 2168</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_REG(base)                     ((base)-&gt;FILT2)</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">   -- LLWU Register Masks</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="comment">/* PE1 Bit Fields */</span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6ed6c56a8797caa64d27eb915c164dad"> 2185</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      0x3u</span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga234c02ee9c2b3e3e248c90473e922336"> 2186</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     0</span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga61f1d3c27404e82bdebb9627e83f35dd"> 2187</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE0_SHIFT))&amp;LLWU_PE1_WUPE0_MASK)</span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac0c417f78992f2ebaca7267ef06d888a"> 2188</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      0xCu</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa9b8224f389f9c3d4f13772d8e5fbeee"> 2189</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     2</span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab35a751adac37592806af18a4f6e3837"> 2190</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE1_SHIFT))&amp;LLWU_PE1_WUPE1_MASK)</span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga97e8e2fc8ce673f6b4625d307bc94b4a"> 2191</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      0x30u</span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0b1bb86eb31a82a18ad1491b0305000b"> 2192</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     4</span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae6a462624a848afff074ae6e6da83cb0"> 2193</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE2_SHIFT))&amp;LLWU_PE1_WUPE2_MASK)</span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga44cae929b3178e210eb5e1346a4ce997"> 2194</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      0xC0u</span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaceee1b1b6323ba4d33abf875718e885a"> 2195</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     6</span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3dfb03917664cd276f352b77e95624b9"> 2196</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE3_SHIFT))&amp;LLWU_PE1_WUPE3_MASK)</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment">/* PE2 Bit Fields */</span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga94128d26c60f13d22acf47200f4f37e0"> 2198</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      0x3u</span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga12aa6ffb998e5273a8dd548ac434ad41"> 2199</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     0</span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadd7ab2866ab9683237ee5d6c003cf2aa"> 2200</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE4_SHIFT))&amp;LLWU_PE2_WUPE4_MASK)</span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gacfb855231e7a1c11c64d8b4e951817be"> 2201</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      0xCu</span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4e823ada9bfc21dca4729eedf4e63778"> 2202</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     2</span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga956b7d4a8e1a041de809612c0cad83e3"> 2203</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE5_SHIFT))&amp;LLWU_PE2_WUPE5_MASK)</span></div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0db50e96153e1ca74874da97d1c22f41"> 2204</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      0x30u</span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa7a0191eaf60166333a8bee953239c85"> 2205</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     4</span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa96b35faf789a4b85552957c8227c1e0"> 2206</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE6_SHIFT))&amp;LLWU_PE2_WUPE6_MASK)</span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga39b30f51fdd7f83bb5aa29bf2bc87c26"> 2207</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      0xC0u</span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga82bfb99732d7f90dacdc01ef5222a59a"> 2208</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     6</span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaecb28f5285444e1576a192260d5c3048"> 2209</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE7_SHIFT))&amp;LLWU_PE2_WUPE7_MASK)</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">/* PE3 Bit Fields */</span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabe7fce492e2c0201c4bb5af893f5a63d"> 2211</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      0x3u</span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf02591badd7f37915120d0fd627cdf27"> 2212</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     0</span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad6e40b93385848a0a6dc1177f884107a"> 2213</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE8_SHIFT))&amp;LLWU_PE3_WUPE8_MASK)</span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad03733955d18194da002aeceedc2edf5"> 2214</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      0xCu</span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga26cad28b7fe4fd2da53ece9d3744016c"> 2215</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     2</span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga644ab845edd61fbd851fca7254c6a3f0"> 2216</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE9_SHIFT))&amp;LLWU_PE3_WUPE9_MASK)</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6d8e812233df26a72459712117996efa"> 2217</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     0x30u</span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1686c8515045158eeef3fc0c5df480d9"> 2218</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    4</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5ba778d142ba95753b9eec4e9c5e73f6"> 2219</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE10_SHIFT))&amp;LLWU_PE3_WUPE10_MASK)</span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad46cfb926e4e6bbc0cba079fb07a2bfd"> 2220</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     0xC0u</span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad8a60b9eab4fe9a0c559bae94033ca1e"> 2221</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    6</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga73485bbb713aeb9b283996279ffdea6c"> 2222</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE11_SHIFT))&amp;LLWU_PE3_WUPE11_MASK)</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="comment">/* PE4 Bit Fields */</span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0d1b6351b58cc9fbf3099dc653754205"> 2224</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     0x3u</span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaddb0a17347a85705dc2c2975129a7942"> 2225</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    0</span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga433532e85a0db075b0e525c1483a27ad"> 2226</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE12_SHIFT))&amp;LLWU_PE4_WUPE12_MASK)</span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4d9218c37bd27ed586a5e73aa1b20a84"> 2227</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     0xCu</span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga176680468b0cf75fbccc4a8be5d45388"> 2228</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    2</span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0f97d1fbb1fd4c3be4a4641755e8b7a9"> 2229</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE13_SHIFT))&amp;LLWU_PE4_WUPE13_MASK)</span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae3a1e7b7497f719cfebd559f31dc4d07"> 2230</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     0x30u</span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1942d07f99eb5afb836650dcfb2185af"> 2231</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    4</span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga376a97009729f8dde435a783deb148d8"> 2232</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE14_SHIFT))&amp;LLWU_PE4_WUPE14_MASK)</span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga53e48ffd153996ab89adb3c4df7511ee"> 2233</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     0xC0u</span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaeaf1e05b8de75133c46d6f11b3346732"> 2234</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    6</span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadd015539f974ee2820707b9abf3787ba"> 2235</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE15_SHIFT))&amp;LLWU_PE4_WUPE15_MASK)</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="comment">/* ME Bit Fields */</span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5f1588218d510ac13093055708ceae49"> 2237</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       0x1u</span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7f653f4ce89c4512437c0114f4659502"> 2238</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      0</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga99b29643134140d21a3d4259b7f64c86"> 2239</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_MASK                       0x2u</span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac623d0db3076972370ee795830b555c1"> 2240</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      1</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9f19f501dd2ad4aa2f7b01ac8edf8056"> 2241</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_MASK                       0x4u</span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga383c567df0dbc9edf2773d29676a7b30"> 2242</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      2</span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6f6ea286130568de4df073a50fbdc282"> 2243</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_MASK                       0x8u</span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga394f6049d44881fafbc58b62e3ea8f44"> 2244</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      3</span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4b7fa4566d64069e93d5bf9bf69efcf4"> 2245</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_MASK                       0x10u</span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad162d87bd892f7bfcd34c74941168e64"> 2246</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      4</span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadeab309cd88e84e94433398ea4656511"> 2247</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_MASK                       0x20u</span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga8eb531aa288bc7d32d75950b7bf9b1a5"> 2248</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      5</span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4f4902c05f5e93174a1ef5afaa426d01"> 2249</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_MASK                       0x40u</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaba71957dbca47b2dd3aaec44106b013e"> 2250</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      6</span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga455f995ef197eea9796910ff1b7327a0"> 2251</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_MASK                       0x80u</span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1676e95c4d2477005c4c37ee97b45db3"> 2252</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      7</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment">/* F1 Bit Fields */</span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1308a2e0d967a81b7fc32af6816cb532"> 2254</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        0x1u</span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6a004e1e5a54356cf5b70d9f17b96afc"> 2255</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       0</span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3513d59cf672e1dfd8884672b57c879b"> 2256</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_MASK                        0x2u</span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadfac3bafc6a624b27f059e3d9cf3a899"> 2257</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       1</span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabc46629018d0f2eb7a39896eb5225933"> 2258</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_MASK                        0x4u</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab99e1778fd26ccd69f31a56d94709e41"> 2259</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       2</span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7c81d1a3309d56f967355042ac08c299"> 2260</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_MASK                        0x8u</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gada64305bc36dde8d293f511de2183d0c"> 2261</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       3</span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9dad2dc81874baa09dac37d10cc4781d"> 2262</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_MASK                        0x10u</span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4ce65dd6db7f89bd5e6f0fb7df47a399"> 2263</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       4</span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2ba67283979e853e1601bd15a534523e"> 2264</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_MASK                        0x20u</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga56f1fa2e4a277de750be421a3b35df87"> 2265</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       5</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga25c6fc1f914e4e6cdc9863e9910a7a18"> 2266</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_MASK                        0x40u</span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadc6ba47e215a21859a0cdb07637e3720"> 2267</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       6</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga085396c6707e1233072318b9f791a179"> 2268</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_MASK                        0x80u</span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6ec44402fb6f1879376fce39e4f48618"> 2269</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       7</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="comment">/* F2 Bit Fields */</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga76228bf3593a9417e43e509166c07fad"> 2271</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_MASK                        0x1u</span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga88963ab5583725d163689b615ce5a638"> 2272</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       0</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga28d89e3d08f5a7db6ffbe56e9e35d771"> 2273</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_MASK                        0x2u</span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabc3e93b75e1e8e95f392b59b5dbf6edf"> 2274</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       1</span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae005607b6cb3ebf1a7def97cd8b2abc5"> 2275</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_MASK                       0x4u</span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0ac579128aa08740377c46fd52be2bb5"> 2276</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      2</span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga618834480f34a7997f2f4fab80d87400"> 2277</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_MASK                       0x8u</span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga37c17efe2e5332ad92f9a05d9a15a2f2"> 2278</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      3</span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga59dfa340c96f0c04fe3667e00dfb0575"> 2279</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_MASK                       0x10u</span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae04234ed612320f80fe119820ae78e39"> 2280</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      4</span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6618b24b83e2e28d9268c1f5fac431af"> 2281</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_MASK                       0x20u</span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6c8e71714d1a4c5e9b8dddb08d41679e"> 2282</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      5</span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5f6f604b22d249edf1101cd9aa087072"> 2283</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_MASK                       0x40u</span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga775751b74c858d4adf406ff063630bbf"> 2284</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      6</span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa56b2f78b177bd14e66b3863dbb14625"> 2285</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_MASK                       0x80u</span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaae1c32b7e20bbc817c4c5af4479e2a91"> 2286</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      7</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment">/* F3 Bit Fields */</span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1bb6bf136de15f4cc67eee67d53361a9"> 2288</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       0x1u</span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3b2c7982efa30073491d05e0dbc698e8"> 2289</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      0</span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gafe847acbd5a46291dd05b8ab682efffe"> 2290</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       0x2u</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6de4a2380bde727b70758cd1c818c859"> 2291</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      1</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3414123c30550a3dea14d84f931e2a0c"> 2292</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       0x4u</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac83dee08de7a4bdce21d454a9cfab059"> 2293</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      2</span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab85f671f2c6f2112c4e2e14845ef998b"> 2294</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       0x8u</span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga91a71ba06b95076252cd2594112da05d"> 2295</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      3</span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabd85c849a3b177444a91aa37457252a8"> 2296</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       0x10u</span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac1d2eb89a620cf503f11eecf9e8ece1f"> 2297</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      4</span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaeb14754fa2d5b4c1fd50b9df98f11b01"> 2298</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       0x20u</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac8a9d2de72a5034fae66714d25aa5f33"> 2299</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      5</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabd1f915448c7918a8aabc74239d7e773"> 2300</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       0x40u</span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaab649d98d5d8eb9f2f272649ace225c4"> 2301</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      6</span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2ddb11dc5e9f8a8404ccf99f10046b5a"> 2302</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       0x80u</span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaee31def5b074844cbf46f9d7e54d2d4f"> 2303</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      7</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment">/* FILT1 Bit Fields */</span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa44e21d07f509d1f5d6cec9da32ab8ab"> 2305</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_MASK                  0xFu</span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaab2a7991b2b135f0557b1b41cc3528f7"> 2306</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_SHIFT                 0</span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9d7876a517542c2fa363b9f15d375d69"> 2307</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTSEL_SHIFT))&amp;LLWU_FILT1_FILTSEL_MASK)</span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae449f984f9cfeec99ab8380e356b57c7"> 2308</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_MASK                    0x60u</span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0d4b7527c910e60bdf1f52e51b1c0932"> 2309</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_SHIFT                   5</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2eb83c2856ca0d1d7ff09384809aed2f"> 2310</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTE_SHIFT))&amp;LLWU_FILT1_FILTE_MASK)</span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabdb5ca902522996074a75ed08a7a8b03"> 2311</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_MASK                    0x80u</span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga359dd7a99c209dc7c2f26d79c061d11e"> 2312</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_SHIFT                   7</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment">/* FILT2 Bit Fields */</span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae610069172bf4a4b8f783d54faf97496"> 2314</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_MASK                  0xFu</span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4589e4982f58847b133e9792fac931ac"> 2315</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_SHIFT                 0</span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga158cb43770e2439838189522bb7696a3"> 2316</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTSEL_SHIFT))&amp;LLWU_FILT2_FILTSEL_MASK)</span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6c6d4145e30bdb324bc6b137b2f7aada"> 2317</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_MASK                    0x60u</span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac309ec1ef795572d048b09ac35847bf1"> 2318</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_SHIFT                   5</span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3c7ed2286e6f1a0041610a9b7de636ef"> 2319</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTE_SHIFT))&amp;LLWU_FILT2_FILTE_MASK)</span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab60be1393d84433fe44d4b332a77537c"> 2320</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_MASK                    0x80u</span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga20b3ccaef11cade3a0dc88b3a378b790"> 2321</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_SHIFT                   7</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160; <span class="comment">/* end of group LLWU_Register_Masks */</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral.html#ga89c97b9e8756088cb3d8617c022ae6ac"> 2330</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTR                            ((LLWU_MemMapPtr)0x4007C000u)</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;</div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral.html#ga4826d688973513cc02a2f1d4f67c336b"> 2332</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTRS                           { LLWU_BASE_PTR }</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment">/* LLWU - Register instance definitions */</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment">/* LLWU */</span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaef03e73b53506377462ca326729d4ff7"> 2346</a></span>&#160;<span class="preprocessor">#define LLWU_PE1                                 LLWU_PE1_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga870481fe118dd8de33a1f8e85120a11c"> 2347</a></span>&#160;<span class="preprocessor">#define LLWU_PE2                                 LLWU_PE2_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaac6d06ddf8f05c05fb16b45e44696829"> 2348</a></span>&#160;<span class="preprocessor">#define LLWU_PE3                                 LLWU_PE3_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gada12ddd62f9a667b60702dfd8b4f69ff"> 2349</a></span>&#160;<span class="preprocessor">#define LLWU_PE4                                 LLWU_PE4_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gabe3a2c1d3bd364f60d4ef36944dd0d7e"> 2350</a></span>&#160;<span class="preprocessor">#define LLWU_ME                                  LLWU_ME_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga0b1034b705393cb19dc8bdc643242e0b"> 2351</a></span>&#160;<span class="preprocessor">#define LLWU_F1                                  LLWU_F1_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaf234482694d2528fddefe57b14eaa942"> 2352</a></span>&#160;<span class="preprocessor">#define LLWU_F2                                  LLWU_F2_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaaf3f95074e10d498b1522014ab7d5bfe"> 2353</a></span>&#160;<span class="preprocessor">#define LLWU_F3                                  LLWU_F3_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga0ccd44a49b9f822b80e5d8c4935d94fe"> 2354</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1                               LLWU_FILT1_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gae5e6484abe7ce06b0e85852c098959e7"> 2355</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2                               LLWU_FILT2_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160; <span class="comment">/* end of group LLWU_Peripheral */</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment">   -- LPTMR</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;</div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html"> 2377</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_l_p_t_m_r___mem_map.html">LPTMR_MemMap</a> {</div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html#a9f762945117456968eec12c384b1b4e1"> 2378</a></span>&#160;  uint32_t <a class="code" href="struct_l_p_t_m_r___mem_map.html#a9f762945117456968eec12c384b1b4e1">CSR</a>;                                    </div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html#a72127a2e703db8406742669d5cbd7f90"> 2379</a></span>&#160;  uint32_t <a class="code" href="struct_l_p_t_m_r___mem_map.html#a72127a2e703db8406742669d5cbd7f90">PSR</a>;                                    </div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html#aed876cad34a09b6c41e897664f2a1031"> 2380</a></span>&#160;  uint32_t <a class="code" href="struct_l_p_t_m_r___mem_map.html#aed876cad34a09b6c41e897664f2a1031">CMR</a>;                                    </div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html#a2077b5eef950a2fc28defcc74f06a6c0"> 2381</a></span>&#160;  uint32_t <a class="code" href="struct_l_p_t_m_r___mem_map.html#a2077b5eef950a2fc28defcc74f06a6c0">CNR</a>;                                    </div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___l_p_t_m_r___peripheral.html#ga765226e2eeb35160c12820d4a2541320">LPTMR_MemMapPtr</a>;</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="comment">/* LPTMR - Register accessors */</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga3e6fc450d0d86591343057973f33b114"> 2395</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_REG(base)                      ((base)-&gt;CSR)</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga5466d25d6ed5404f2257f2d06c0d21f5"> 2396</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_REG(base)                      ((base)-&gt;PSR)</span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga0f229f84385a307ae6fa7133c9b0d2f0"> 2397</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_REG(base)                      ((base)-&gt;CMR)</span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga0256237249b333d5beffb46f115f5659"> 2398</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_REG(base)                      ((base)-&gt;CNR)</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4ed197f1cb8d0e954324b4854ff14a83"> 2415</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gada00f24f79b11a91e8404b4531d66733"> 2416</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga57ee593a57d844d7bb4b87c127765558"> 2417</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaeac406c6a48e15c6ec5784fb891b51b6"> 2418</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1</span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaca581598c0f319b0002deda730479842"> 2419</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaee3d1b59f30f6217f1f74b18cf973c4a"> 2420</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga020eee1550f2943c10d51f8b56930e62"> 2421</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga62be70d70bd4e88e26e5cc8437f6fd55"> 2422</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3502ccff1cbdb70bb99b73c035ab1e19"> 2423</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7759d842742bfedd91788d41ef12fb8d"> 2424</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4</span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga21ce2f3d05c087f7f46dcb9b7035e4f2"> 2425</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabb726cb43d5f6ee38339048c69a5f086"> 2426</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaaedba0195b3abfcae6e8669f84f39d5d"> 2427</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6</span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga13b5dd6085ca2a8cf0f06550b7557b6b"> 2428</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga0ffa48fac670327deffc2e17ef1dea68"> 2429</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga40daa10db43ec0c0a1944e6289ca29cc"> 2431</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaf258bce874ad60601d6d76cefc72c52e"> 2432</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabeba0b705770f53c56a569a5ee74536b"> 2433</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gab3daae6085cf702b31db5be78fe03872"> 2434</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4bb5021e396db697f5e597fdcdc222e3"> 2435</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga93a6fe3fb169a73716a837cedb92dbef"> 2436</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7ed76902e13634d0c543ade3ef47525a"> 2437</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3</span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga37d8f4b0de3a75590548d8f3b6686b95"> 2438</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga55cc95c022500b353f1724f2cbfe7a8f"> 2440</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae1a525e22dc8b9c6960ae2e859a64232"> 2441</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gad61ee0ea43ca3e503c2c16ed1b7b1696"> 2442</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga134708aff0fe3bd31d703e32966c08fc"> 2444</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3769a974a3d95250e32bb154fa134c3f"> 2445</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0</span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga8732990b7f3af802120a5e95000c963f"> 2446</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral.html#ga90a9194151ad11b422bcab162e797eda"> 2455</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE_PTR                          ((LPTMR_MemMapPtr)0x40040000u)</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;</div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral.html#gac92660dedc63be48d689d43efc9f2c82"> 2457</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0_BASE_PTR }</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment">/* LPTMR - Register instance definitions */</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="comment">/* LPTMR0 */</span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga92117617fde3b4150e2c04e6f828f565"> 2471</a></span>&#160;<span class="preprocessor">#define LPTMR0_CSR                               LPTMR_CSR_REG(LPTMR0_BASE_PTR)</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga69b40af8e215d5b29b3f9677d7f8d632"> 2472</a></span>&#160;<span class="preprocessor">#define LPTMR0_PSR                               LPTMR_PSR_REG(LPTMR0_BASE_PTR)</span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#gac109508795b1b22820940313ddb4c620"> 2473</a></span>&#160;<span class="preprocessor">#define LPTMR0_CMR                               LPTMR_CMR_REG(LPTMR0_BASE_PTR)</span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#gada9bf6b3d564321571ac27faa4d263ad"> 2474</a></span>&#160;<span class="preprocessor">#define LPTMR0_CNR                               LPTMR_CNR_REG(LPTMR0_BASE_PTR)</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral */</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">   -- MCG</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;</div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html"> 2496</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_c_g___mem_map.html">MCG_MemMap</a> {</div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f"> 2497</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">C1</a>;                                      </div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5"> 2498</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">C2</a>;                                      </div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a328e95cb4deb2dd724cb8b26a5ab381b"> 2499</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a328e95cb4deb2dd724cb8b26a5ab381b">C3</a>;                                      </div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a9ecb3242c606bc219190b4cb4f64600f"> 2500</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a9ecb3242c606bc219190b4cb4f64600f">C4</a>;                                      </div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#ac0242981a4c4bd9ccd00b67970943978"> 2501</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#ac0242981a4c4bd9ccd00b67970943978">C5</a>;                                      </div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a64bf696a1420e91b19a0fc0b29311e5b"> 2502</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a64bf696a1420e91b19a0fc0b29311e5b">C6</a>;                                      </div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#aef44b210af6af7cb40efdfd5469406c0"> 2503</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#aef44b210af6af7cb40efdfd5469406c0">S</a>;                                       </div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a4be6979b69000068ac5203085d425825"> 2504</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[1];</div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a994283cb179a11ded2d18c30c3710802"> 2505</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a994283cb179a11ded2d18c30c3710802">SC</a>;                                      </div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a83b2d6f5756a9b0aa609216190380d5f"> 2506</a></span>&#160;  uint8_t RESERVED_1[1];</div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a7ae9332fda80dd2a8e8f6bbe7402f04e"> 2507</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a7ae9332fda80dd2a8e8f6bbe7402f04e">ATCVH</a>;                                   </div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#ae14380e7296a15f9cad9168b69189eff"> 2508</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#ae14380e7296a15f9cad9168b69189eff">ATCVL</a>;                                   </div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#af43b800cd7ef121b64ecb21279141911"> 2509</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#af43b800cd7ef121b64ecb21279141911">C7</a>;                                      </div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a3b00df5dfe47159247af492db046dd07"> 2510</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a3b00df5dfe47159247af492db046dd07">C8</a>;                                      </div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#afcf64e260d0ed62eb0141dee036d0dd3"> 2511</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#afcf64e260d0ed62eb0141dee036d0dd3">C9</a>;                                      </div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#aeaf517a97bec32fa35a10e97fdff08be"> 2512</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#aeaf517a97bec32fa35a10e97fdff08be">C10</a>;                                     </div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_c_g___peripheral.html#ga1cb93dd00863c129e7753ec45a7c3563">MCG_MemMapPtr</a>;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment">/* MCG - Register accessors */</span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga8bae88afeec8abab181383a6e5a9fecb"> 2526</a></span>&#160;<span class="preprocessor">#define MCG_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga1fe49262912ac579f147ae5c2cfde5a5"> 2527</a></span>&#160;<span class="preprocessor">#define MCG_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga7ead9604d56b0f9d04a297a8ddad2bfd"> 2528</a></span>&#160;<span class="preprocessor">#define MCG_C3_REG(base)                         ((base)-&gt;C3)</span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga7ecd15c7ea67a8febfe9fb84044905c8"> 2529</a></span>&#160;<span class="preprocessor">#define MCG_C4_REG(base)                         ((base)-&gt;C4)</span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga8d61340716746b32bbf9dc08f45bd8f6"> 2530</a></span>&#160;<span class="preprocessor">#define MCG_C5_REG(base)                         ((base)-&gt;C5)</span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga900a3edcbbfc2933afe2a26c6774fd69"> 2531</a></span>&#160;<span class="preprocessor">#define MCG_C6_REG(base)                         ((base)-&gt;C6)</span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gac8e21014738ce19fa716fe2ee80f1a64"> 2532</a></span>&#160;<span class="preprocessor">#define MCG_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gaccd64981395ccd3872a484806162a8ac"> 2533</a></span>&#160;<span class="preprocessor">#define MCG_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gaca17ff8b94752a7700acc7adc7e462ea"> 2534</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_REG(base)                      ((base)-&gt;ATCVH)</span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gae8da97d512d94aa7026889ca0aadedbf"> 2535</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_REG(base)                      ((base)-&gt;ATCVL)</span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga539e138338d19786d39052d096896e96"> 2536</a></span>&#160;<span class="preprocessor">#define MCG_C7_REG(base)                         ((base)-&gt;C7)</span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga9d7e2b88a408a722f0b7f64a7a32af01"> 2537</a></span>&#160;<span class="preprocessor">#define MCG_C8_REG(base)                         ((base)-&gt;C8)</span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga4edaa0cc446f810f9aa01a41f6960573"> 2538</a></span>&#160;<span class="preprocessor">#define MCG_C9_REG(base)                         ((base)-&gt;C9)</span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gaf22ce39beaaebd71b3d675a11ed7fb0b"> 2539</a></span>&#160;<span class="preprocessor">#define MCG_C10_REG(base)                        ((base)-&gt;C10)</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment">   -- MCG Register Masks</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga275f9145f8c55ff4c836cbd20ab06139"> 2556</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     0x1u</span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga10e0a80bfe715350aba6d5f5212617bc"> 2557</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    0</span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50398d9dc80a3016fddc6a2aef3df994"> 2558</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      0x2u</span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c4305645e7c2b3977dcd0d35c7eaab9"> 2559</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     1</span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gadc14970d17e8ee736a16805a412a87fe"> 2560</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_MASK                        0x4u</span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gada376a938782b95d20788418a2564476"> 2561</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       2</span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac7762b84f41121882f4d1fbcaa839aeb"> 2562</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_MASK                        0x38u</span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaee124d0ce81f6e815dbbcac62440708b"> 2563</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       3</span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga39519f6e6a3b433988eca107d0e7d460"> 2564</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_FRDIV_SHIFT))&amp;MCG_C1_FRDIV_MASK)</span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae9a1db29d56ef219e4df3dc9d945b08e"> 2565</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_MASK                         0xC0u</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9ca1068f336097a94984ba4bba0798d6"> 2566</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        6</span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaffe61ac58c90dfaebbd4748c0dea558c"> 2567</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_CLKS_SHIFT))&amp;MCG_C1_CLKS_MASK)</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaef3ef9fc35df3b7d404dd2b7279051cb"> 2569</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         0x1u</span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a364696151f81b7a671bafd25cf16d1"> 2570</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        0</span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga204f588f13f46a9ae20bc7aecfdf4f37"> 2571</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_MASK                           0x2u</span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c16a5396267a83c2059741d31c3af1a"> 2572</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_SHIFT                          1</span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae9a32b79976c185a9b6567cc74b2d5af"> 2573</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_MASK                       0x4u</span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1cea960436deb685a7f131203e4898b5"> 2574</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      2</span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga58de06b4d4514888ca2e7cbc68e50ccc"> 2575</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_MASK                         0x8u</span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga881979b382aef0029c4e4990e365d8f5"> 2576</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        3</span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5436f4e93034d8536c23eabcac1b1a43"> 2577</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_MASK                       0x30u</span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaca9dfaea66978e556c7a9773e2c8c531"> 2578</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      4</span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga4717ad2318b6cbc4586d554b59d0382e"> 2579</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_RANGE0_SHIFT))&amp;MCG_C2_RANGE0_MASK)</span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae89f2e48b02a39563115d1a60dc8f16f"> 2580</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_MASK                       0x80u</span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gabc900505d9a12bd7a33c2a5e3cfdf02a"> 2581</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_SHIFT                      7</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga44433c6372539508fbf3090b591f3d89"> 2583</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       0xFFu</span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8b5c3c55be188745fefec24b945110b7"> 2584</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      0</span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga66a74a75c9244dad3298474a2bf04de8"> 2585</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C3_SCTRIM_SHIFT))&amp;MCG_C3_SCTRIM_MASK)</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7386e83fdee774ec5d6ec402bae1e432"> 2587</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      0x1u</span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1114052674119b01137ef4b4885ab757"> 2588</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     0</span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga91610035649d14c5027419db0bfa3231"> 2589</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       0x1Eu</span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0a1b1f2be0b8e9afc3ff91ab11d71a1e"> 2590</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      1</span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7ffe6f164c3d7440b9911c8de59b7171"> 2591</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_FCTRIM_SHIFT))&amp;MCG_C4_FCTRIM_MASK)</span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7f6629e8d17efb2cec3d2f63d09ede5a"> 2592</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     0x60u</span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga27d4baa0c8a770f1f67ab47e6407e948"> 2593</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    5</span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf074d694a596e6e92614fd435c9ccb35"> 2594</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DRST_DRS_SHIFT))&amp;MCG_C4_DRST_DRS_MASK)</span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0"> 2595</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_MASK                        0x80u</span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga12d73b2d4a4fd1f2fb21a1cbe87aaa83"> 2596</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       7</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga28ab0b9007f9941707395660db088172"> 2598</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_MASK                       0x1Fu</span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga452026beec3bec5a580d151e15d83f30"> 2599</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_SHIFT                      0</span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaff29a787086eaba9ef46f4e873d83a54"> 2600</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PRDIV0_SHIFT))&amp;MCG_C5_PRDIV0_MASK)</span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9bec4ed23caf6a431b506e944d928080"> 2601</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_MASK                     0x20u</span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga486796db598fbf2f07f39d71453f49b6"> 2602</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_SHIFT                    5</span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga73671453b8f8804784e5b7e67551726d"> 2603</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_MASK                    0x40u</span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaa66ceed70e1055a31e46c60a502b8eb7"> 2604</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_SHIFT                   6</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="comment">/* C6 Bit Fields */</span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacf93ac207865bd372d9148f10dce7267"> 2606</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_MASK                        0x1Fu</span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga92208f56fc7ce68a0a8ff14ab5c3b2f6"> 2607</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_SHIFT                       0</span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50b2068270153c3013b4e0ac2256fbfd"> 2608</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_VDIV0_SHIFT))&amp;MCG_C6_VDIV0_MASK)</span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2e0daa102ec3f225ed9297f7bc9f8239"> 2609</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_MASK                         0x20u</span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga096e62e71f69f5b749999d671d800090"> 2610</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_SHIFT                        5</span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga66a1dfdde86a9c165d7bdec17c77578f"> 2611</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_MASK                         0x40u</span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga690a1869788f450cfa53d73f983a1c05"> 2612</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_SHIFT                        6</span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0b0e7ca112d81e86d413c014d144fd8d"> 2613</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_MASK                       0x80u</span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf62eb94fa38802a5950bd616b539a69c"> 2614</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_SHIFT                      7</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1c693472984fb69650b117ffe5b76da5"> 2616</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_MASK                         0x1u</span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9abb1ad8f00a085572bb58ab815b7afd"> 2617</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_SHIFT                        0</span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga75a97c37fbe3689889ea81fd04f13805"> 2618</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_MASK                      0x2u</span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga3680bc3a628991bb5279d9d6b938b374"> 2619</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_SHIFT                     1</span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf43507c78cdda211a04b5ae0509edb2e"> 2620</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_MASK                         0xCu</span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab0768a667adb2dc2e1fb7972f9fd85a4"> 2621</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_SHIFT                        2</span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga891e8f2d733bebc7ab21cf49e0473b24"> 2622</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_CLKST_SHIFT))&amp;MCG_S_CLKST_MASK)</span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5bf822a90d9c1e67d5297420157e1dd0"> 2623</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_MASK                        0x10u</span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga4a2727883c339845e709dacc0c2fd71a"> 2624</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_SHIFT                       4</span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga6f176d95968a5b7b1af67ae81734c854"> 2625</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_MASK                         0x20u</span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gafddddab311f8f0cb58e7b7941f6d9a8d"> 2626</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_SHIFT                        5</span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga6cb486757d45c5211baa3b130e720b97"> 2627</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_MASK                         0x40u</span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5022e367019ecb07d0afbc3279e60b02"> 2628</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_SHIFT                        6</span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae5967720d747b4d6f9fa748c94570c6d"> 2629</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_MASK                         0x80u</span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5cddd795823b73d50830e628cee24644"> 2630</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_SHIFT                        7</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a57acb821c7622eb2b25e6c7daf7e16"> 2632</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_MASK                        0x1u</span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2a80b0f354602d5da8426e9d2b51ea12"> 2633</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_SHIFT                       0</span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9b5d58f2f0a68eabe93f088dc2f81d2b"> 2634</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_MASK                       0xEu</span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacc99cc05a01e5807395bfe11518b26e3"> 2635</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_SHIFT                      1</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50a0225002267599fa7a2fc341fa783a"> 2636</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_FCRDIV_SHIFT))&amp;MCG_SC_FCRDIV_MASK)</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1eea80f4646116c2ca2a68aa3469436a"> 2637</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_MASK                     0x10u</span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac75a3cb915913ba4acc64a098bba4eb5"> 2638</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_SHIFT                    4</span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga15326687d7d214b4847a3cae6e6cdfaa"> 2639</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_MASK                         0x20u</span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac7fd1ff91fc1de6800a18f875398d966"> 2640</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_SHIFT                        5</span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf5a12b51cc62a0ce10f3fbecdebd0222"> 2641</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_MASK                         0x40u</span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a8ce406d5868276e9c3b37190ab89b1"> 2642</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_SHIFT                        6</span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf9545e815c86bd04d8513af024cb8617"> 2643</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME_MASK                         0x80u</span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga146594251d4266d02fecc44c1f0dd6ae"> 2644</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME_SHIFT                        7</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="comment">/* ATCVH Bit Fields */</span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf989f84acb1a8c91c7c98c2255651b00"> 2646</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     0xFFu</span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0fec2d450a98ab78dc7a2e4e9e33dbc6"> 2647</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    0</span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab382a7e152cca964b5cd64708384c608"> 2648</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVH_ATCVH_SHIFT))&amp;MCG_ATCVH_ATCVH_MASK)</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="comment">/* ATCVL Bit Fields */</span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga48750526150212b524f731e303a7e3cf"> 2650</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     0xFFu</span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9e3e0eab24aaf1bf2905ae0cf4803eb3"> 2651</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    0</span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga124aa7c8cc26cfd1c06a278add1a0d21"> 2652</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVL_ATCVL_SHIFT))&amp;MCG_ATCVL_ATCVL_MASK)</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment">/* C8 Bit Fields */</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaeab391a933aec2eeb1ffdbc772f714e2"> 2654</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_MASK                        0x40u</span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga247e347342c951c4b8044bece01311fb"> 2655</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_SHIFT                       6</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160; <span class="comment">/* end of group MCG_Register_Masks */</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral.html#gaceefc72e93a47a35f59a31c57dddf41b"> 2664</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTR                             ((MCG_MemMapPtr)0x40064000u)</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;</div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral.html#ga3e6aec328b7327acc1f7bff70bec388c"> 2666</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTRS                            { MCG_BASE_PTR }</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="comment">/* MCG - Register instance definitions */</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment">/* MCG */</span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga3f1a2c81a59d97251a06534341ad3303"> 2680</a></span>&#160;<span class="preprocessor">#define MCG_C1                                   MCG_C1_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gabaeaf7dd44e609a83f01b9fec0dec0c3"> 2681</a></span>&#160;<span class="preprocessor">#define MCG_C2                                   MCG_C2_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gaea76a22acf5112243d988d5d73c5a459"> 2682</a></span>&#160;<span class="preprocessor">#define MCG_C3                                   MCG_C3_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga38959856c816b6ac3eaa205b8975690e"> 2683</a></span>&#160;<span class="preprocessor">#define MCG_C4                                   MCG_C4_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga58b6d1507eed2b85ca93214ef39a076a"> 2684</a></span>&#160;<span class="preprocessor">#define MCG_C5                                   MCG_C5_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga19abff612e5c2e4f4144032d0a5eb0d1"> 2685</a></span>&#160;<span class="preprocessor">#define MCG_C6                                   MCG_C6_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga371e03281a8383e9dd300c0502fbcaf6"> 2686</a></span>&#160;<span class="preprocessor">#define MCG_S                                    MCG_S_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga2c21f3064f93f9610af92fbdaaf46a53"> 2687</a></span>&#160;<span class="preprocessor">#define MCG_SC                                   MCG_SC_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga1cb18ffdb73d4eaad4573563aec49be0"> 2688</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH                                MCG_ATCVH_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga4999439546569874f8c31b012637d15f"> 2689</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL                                MCG_ATCVL_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga9fc6058dcffc6506763ff7235669038c"> 2690</a></span>&#160;<span class="preprocessor">#define MCG_C7                                   MCG_C7_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga4328cf0c21c1c85cc0d618f7762016b8"> 2691</a></span>&#160;<span class="preprocessor">#define MCG_C8                                   MCG_C8_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga40ae99ab2fbda74612a8f3f6bab361e0"> 2692</a></span>&#160;<span class="preprocessor">#define MCG_C9                                   MCG_C9_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gab582a1281f6376c0dd52e62c3e22653e"> 2693</a></span>&#160;<span class="preprocessor">#define MCG_C10                                  MCG_C10_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160; <span class="comment">/* end of group MCG_Peripheral */</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">   -- MCM</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;</div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html"> 2715</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_c_m___mem_map.html">MCM_MemMap</a> {</div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#ab5b3e978eb3ceb8a2aadaeeab28db00b"> 2716</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[8];</div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a20825db9d55d933be269bd35a200fd2d"> 2717</a></span>&#160;  uint16_t <a class="code" href="struct_m_c_m___mem_map.html#a20825db9d55d933be269bd35a200fd2d">PLASC</a>;                                  </div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a93b5b2392197fc5d6806ef7d6c131068"> 2718</a></span>&#160;  uint16_t <a class="code" href="struct_m_c_m___mem_map.html#a93b5b2392197fc5d6806ef7d6c131068">PLAMC</a>;                                  </div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#aa33a270057a47b918858749d81ff626c"> 2719</a></span>&#160;  uint32_t <a class="code" href="struct_m_c_m___mem_map.html#aa33a270057a47b918858749d81ff626c">PLACR</a>;                                  </div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#ad8a834e9c0be4b8a1f57679868c10f2d"> 2720</a></span>&#160;  uint8_t RESERVED_1[48];</div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a35ef884d3cd29240febb8d3fc3df26d0"> 2721</a></span>&#160;  uint32_t <a class="code" href="struct_m_c_m___mem_map.html#a35ef884d3cd29240febb8d3fc3df26d0">CPO</a>;                                    </div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_c_m___peripheral.html#ga72e8bbe428d9410917903164d3a5f675">MCM_MemMapPtr</a>;</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="comment">/* MCM - Register accessors */</span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga5f5057d86df1e237371d76a2b99689ce"> 2735</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_REG(base)                      ((base)-&gt;PLASC)</span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga79ed4435da37b341c75f7372eb4f33f7"> 2736</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_REG(base)                      ((base)-&gt;PLAMC)</span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga7352403c798ebab30d2179fa9130011a"> 2737</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_REG(base)                      ((base)-&gt;PLACR)</span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga1f78c796fdf559bbbe78af4f5c1f0de3"> 2738</a></span>&#160;<span class="preprocessor">#define MCM_CPO_REG(base)                        ((base)-&gt;CPO)</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment">   -- MCM Register Masks</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga215cf860c41174735020a34e7ccf9590"> 2755</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga88f833168fd51e1b3c950e21b00bbfc3"> 2756</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0</span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaae648a9e1b6e2e44af89bb3a6881a54"> 2757</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7988227df54012705c7f522f348214ee"> 2759</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa1b3153d0bf749f80fffacd948dd4bd4"> 2760</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0</span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad8199ccd7b6edb29bcd5e940d17e7e47"> 2761</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="comment">/* PLACR Bit Fields */</span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeea6e96c143304d5bb05ea7fc403efc3"> 2763</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_MASK                       0x200u</span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga074aa7cf18e97a20994af9c9f1151873"> 2764</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_SHIFT                      9</span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gacbfd3b84d50859b667b4c8c8923893c6"> 2765</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_MASK                      0x400u</span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga278b7f999d641bc9c3ab1c7c6d28e8cb"> 2766</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_SHIFT                     10</span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae6459088afbbf9bcb5bf4e5eb88f239c"> 2767</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_MASK                     0x800u</span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9834def64562d8851ba0500d81ae2a16"> 2768</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_SHIFT                    11</span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4a3f9ffb612145266536e0de8e9fa432"> 2769</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_MASK                     0x1000u</span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaff851bbdb5438d7e6c4816866107aec0"> 2770</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_SHIFT                    12</span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3a3b01206691dd0da2cc1699d7aff12f"> 2771</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_MASK                      0x2000u</span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga43547ea594fc5be9183ff24f3bdcdee7"> 2772</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_SHIFT                     13</span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga90eea584eb5978a2ddfee057cd2fec28"> 2773</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_MASK                      0x4000u</span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab4f3cedc3a9560ddb10ca0cddaab74dd"> 2774</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_SHIFT                     14</span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga336a7d6634a1b5f72698ee41e1768d08"> 2775</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_MASK                      0x8000u</span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab9eab0c37b97341f1af2e72ec3c299e6"> 2776</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_SHIFT                     15</span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gadfd414b0c13cb1d199238e5a312a153d"> 2777</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_MASK                      0x10000u</span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae370a0400b2ce8cef0416ee11b9898f8"> 2778</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_SHIFT                     16</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="comment">/* CPO Bit Fields */</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga36f43d6467fbe16e5585829747471da9"> 2780</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_MASK                      0x1u</span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4787ad168d88290f8da659a6b30e243d"> 2781</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_SHIFT                     0</span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga039f47e9952c17908e79eace8fd0139c"> 2782</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_MASK                      0x2u</span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa9a8977b3a452ae07fb7ca851c5ee47e"> 2783</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_SHIFT                     1</span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga154f71ae507ca3bac1e2c2a9dbd1dcd5"> 2784</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_MASK                      0x4u</span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga369c1ed9bf00d8317ea868b2ea1b0572"> 2785</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_SHIFT                     2</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral.html#gad41e931f176c230831e3dbad45117841"> 2794</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTR                             ((MCM_MemMapPtr)0xF0003000u)</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;</div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral.html#gae2d5e838ce7d2d4108738c05bf224272"> 2796</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTRS                            { MCM_BASE_PTR }</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="comment">/* MCM - Register instance definitions */</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">/* MCM */</span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga1741cb7cdef46052c2ac9e7d28fb2b53"> 2810</a></span>&#160;<span class="preprocessor">#define MCM_PLASC                                MCM_PLASC_REG(MCM_BASE_PTR)</span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga63f36c9c5700eb5fca4fe3852e1d6dfd"> 2811</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC                                MCM_PLAMC_REG(MCM_BASE_PTR)</span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gaa410b4b505027d7ff0aab20f87e2c2a5"> 2812</a></span>&#160;<span class="preprocessor">#define MCM_PLACR                                MCM_PLACR_REG(MCM_BASE_PTR)</span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga96a3cf196007edffa1d1ee83717073da"> 2813</a></span>&#160;<span class="preprocessor">#define MCM_CPO                                  MCM_CPO_REG(MCM_BASE_PTR)</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160; <span class="comment">/* end of group MCM_Peripheral */</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="comment">   -- MTB</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;</div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html"> 2835</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_t_b___mem_map.html">MTB_MemMap</a> {</div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a2cd67baaacfdc2b6a991ed2099abd6cd"> 2836</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a2cd67baaacfdc2b6a991ed2099abd6cd">POSITION</a>;                               </div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#aa18cd97b47bac5b1af2e21151a28fce1"> 2837</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#aa18cd97b47bac5b1af2e21151a28fce1">MASTER</a>;                                 </div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a9c9250c96bf782415786243a9e7515a3"> 2838</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a9c9250c96bf782415786243a9e7515a3">FLOW</a>;                                   </div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#aaa2f8b529d9bf3e3bb5bab8c8b073ead"> 2839</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#aaa2f8b529d9bf3e3bb5bab8c8b073ead">BASE</a>;                                   </div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a6ec763bccac6d03f5d21615e8190a0cf"> 2840</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[3824];</div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a0ac5ad9012eeb1338d251d4fbf72dffb"> 2841</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a0ac5ad9012eeb1338d251d4fbf72dffb">MODECTRL</a>;                               </div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a280910d9fdfd8acf24edab1d3950c732"> 2842</a></span>&#160;  uint8_t RESERVED_1[156];</div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a64be91040ad6f82ba46ef20d9f4f9dcf"> 2843</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a64be91040ad6f82ba46ef20d9f4f9dcf">TAGSET</a>;                                 </div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a770a2c3d064a4ccfac867429f7b677da"> 2844</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a770a2c3d064a4ccfac867429f7b677da">TAGCLEAR</a>;                               </div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a186e433a83d42ecd6b4e218ea63d9674"> 2845</a></span>&#160;  uint8_t RESERVED_2[8];</div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a85ddf0cc839ca195bad64336b6a86123"> 2846</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a85ddf0cc839ca195bad64336b6a86123">LOCKACCESS</a>;                             </div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#abae92c7b40f7130c62cdb81241fdd0e1"> 2847</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#abae92c7b40f7130c62cdb81241fdd0e1">LOCKSTAT</a>;                               </div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a4140c1c606d0e7617563ac4c9fd8c450"> 2848</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a4140c1c606d0e7617563ac4c9fd8c450">AUTHSTAT</a>;                               </div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a457881b8a73ea9cece24db6cc5a2481b"> 2849</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a457881b8a73ea9cece24db6cc5a2481b">DEVICEARCH</a>;                             </div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a86684537b595133db57a7bcc73843d2a"> 2850</a></span>&#160;  uint8_t RESERVED_3[8];</div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#ad35a23bd184366d37228829c33d5bda6"> 2851</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#ad35a23bd184366d37228829c33d5bda6">DEVICECFG</a>;                              </div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#aa736d6fbfbc7e051f6a2caadd4f17b8f"> 2852</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#aa736d6fbfbc7e051f6a2caadd4f17b8f">DEVICETYPID</a>;                            </div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#ab6fdc70dd1345592145d79d210ee616d"> 2853</a></span>&#160;  uint32_t PERIPHID[8];                            </div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a51d2026476b6e1547beb909d07d4aa32"> 2854</a></span>&#160;  uint32_t COMPID[4];                              </div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_t_b___peripheral.html#ga2d3d13148d5c08e92b1ad2eeb14342da">MTB_MemMapPtr</a>;</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment">   -- MTB - Register accessor macros</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment">/* MTB - Register accessors */</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gab09a5c0d30a1ff9148269b45679f0a96"> 2868</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_REG(base)                   ((base)-&gt;POSITION)</span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga142ef5fc493afaf8160fe03488ff03a1"> 2869</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_REG(base)                     ((base)-&gt;MASTER)</span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga15b22e1ac15074a886967200ba55cb1f"> 2870</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_REG(base)                       ((base)-&gt;FLOW)</span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gad5de83ac068d2c0100cf3d14c351a24a"> 2871</a></span>&#160;<span class="preprocessor">#define MTB_BASE_REG(base)                       ((base)-&gt;BASE)</span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga6e6ab43aedd8d0a4ecd61b673f3dcfef"> 2872</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL_REG(base)                   ((base)-&gt;MODECTRL)</span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gabc0322acf08b1bcadb2cf2ec6f636dda"> 2873</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET_REG(base)                     ((base)-&gt;TAGSET)</span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga14fdf038658b290f905867b2b745c629"> 2874</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_REG(base)                   ((base)-&gt;TAGCLEAR)</span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gaf0943d71afa518f65cec97557400a04a"> 2875</a></span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_REG(base)                 ((base)-&gt;LOCKACCESS)</span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga46969ca43e5680eefbd36c829c1194a1"> 2876</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_REG(base)                   ((base)-&gt;LOCKSTAT)</span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gab2cb70e8dbcd3c7e0befc4adc320361c"> 2877</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_REG(base)                   ((base)-&gt;AUTHSTAT)</span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gaee07e23608c4ed76b2b145ba15f98cf4"> 2878</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_REG(base)                 ((base)-&gt;DEVICEARCH)</span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga60039245faedb5ba2ff9273bcd6114be"> 2879</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_REG(base)                  ((base)-&gt;DEVICECFG)</span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gae7ac311868bb09e22c9d90571eb1a174"> 2880</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_REG(base)                ((base)-&gt;DEVICETYPID)</span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga1c831bceebde1093b9603f4c5d5001fa"> 2881</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID_REG(base,index)             ((base)-&gt;PERIPHID[index])</span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gaac63d251aca1f616d48a106b19ec2504"> 2882</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_REG(base,index)               ((base)-&gt;COMPID[index])</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160; <span class="comment">/* end of group MTB_Register_Accessor_Macros */</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="comment">   -- MTB Register Masks</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment">/* POSITION Bit Fields */</span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga78e2e577559e338f1c3b58cc1cc63805"> 2899</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_MASK                   0x4u</span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab3f7a88c57218b9c54796e7d2f41ac2f"> 2900</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_SHIFT                  2</span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gadb8fe67da29e5443d81624d913c6a5da"> 2901</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_MASK                0xFFFFFFF8u</span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga7857f68d5a75794dbf744b3c484f782f"> 2902</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_SHIFT               3</span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6521f4d89fa83ad4b901b931b36b2415"> 2903</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_POSITION_POINTER_SHIFT))&amp;MTB_POSITION_POINTER_MASK)</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment">/* MASTER Bit Fields */</span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga718f776541b94b2e942aac9479a60963"> 2905</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_MASK                     0x1Fu</span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gad437c892ab8b61d2ffb4cd86dd2aa9b5"> 2906</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_SHIFT                    0</span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga58835f546d852779402878c8f30204c5"> 2907</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_MASK_SHIFT))&amp;MTB_MASTER_MASK_MASK)</span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gace5fa3a07ba94b52b019ba4adf6ded1d"> 2908</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_MASK                 0x20u</span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga7ffc111a955bf51244819ab23048d2e9"> 2909</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_SHIFT                5</span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6497971415da774904dac543bebf23bb"> 2910</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_MASK                  0x40u</span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga3b7209aa39e65d10758a0ea962d32e8a"> 2911</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_SHIFT                 6</span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga445e1c53e9424d2e2c730fcd390009d7"> 2912</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_MASK                 0x80u</span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae6e1de627837f38d2a5cab79cf13f295"> 2913</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_SHIFT                7</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga93d1c4a852b65c4f91c847930414e3bf"> 2914</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_MASK                  0x100u</span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gadd17751eced675ec41c38640f7922cc3"> 2915</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_SHIFT                 8</span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaee5817b3564e9ce65cc9c26af3055978"> 2916</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_MASK                  0x200u</span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga5f262014ec318bcd2273ade4e32ab362"> 2917</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_SHIFT                 9</span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab9f73fe136cde10e51b5192c621aaf7d"> 2918</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_MASK                       0x80000000u</span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga48c3714ccdd23d6fae7221619e7a3b29"> 2919</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_SHIFT                      31</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">/* FLOW Bit Fields */</span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga9a44f1be981682cb9519f33e95b94644"> 2921</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_MASK                   0x1u</span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gacd0f126527ae40477d013b771e5103ee"> 2922</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_SHIFT                  0</span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6be5a7f0961e0862f4d2d270f0524a51"> 2923</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_MASK                   0x2u</span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6791ae220dbaca3c5866b664c56c0b56"> 2924</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_SHIFT                  1</span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga381f94c6e6980a65bb9fbc594dd688bd"> 2925</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_MASK                  0xFFFFFFF8u</span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga0307292719da2a56557ce153eada2315"> 2926</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_SHIFT                 3</span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab88d4a36c552161249e11b5f0a1843cf"> 2927</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_FLOW_WATERMARK_SHIFT))&amp;MTB_FLOW_WATERMARK_MASK)</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="comment">/* BASE Bit Fields */</span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga9aabef14f0b7a38e25f049f289273193"> 2929</a></span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaaa4c5bd3736221b3c88252a206a4b716"> 2930</a></span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_SHIFT                  0</span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gade2bba1592e9c02f0696a12e98e48736"> 2931</a></span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_BASE_BASEADDR_SHIFT))&amp;MTB_BASE_BASEADDR_MASK)</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="comment">/* MODECTRL Bit Fields */</span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga1d66deff1d032af57ab9b808a240fa3a"> 2933</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa771d72e2a22b472cb0f5daceeef22bb"> 2934</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_SHIFT              0</span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaff04cf5dbefa8e6e2c809c425d21c150"> 2935</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MODECTRL_MODECTRL_SHIFT))&amp;MTB_MODECTRL_MODECTRL_MASK)</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="comment">/* TAGSET Bit Fields */</span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae10888ce190a167551d534dac7019f9d"> 2937</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gac7d7e704f5b16991586fea0dc061bc3d"> 2938</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_SHIFT                  0</span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga2988aa0fa7c14b545fe30a05dcc10c67"> 2939</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_TAGSET_TAGSET_SHIFT))&amp;MTB_TAGSET_TAGSET_MASK)</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="comment">/* TAGCLEAR Bit Fields */</span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga50dabf07ab4f88615242b68c0466aab0"> 2941</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gac1ba97e3448e183a4d00b63060786290"> 2942</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_SHIFT              0</span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga2a3e47e7cacd4d3812c5371fd6d3fa0b"> 2943</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_TAGCLEAR_TAGCLEAR_SHIFT))&amp;MTB_TAGCLEAR_TAGCLEAR_MASK)</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="comment">/* LOCKACCESS Bit Fields */</span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga44e6720b612450d08ba896ca1ad61185"> 2945</a></span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_MASK           0xFFFFFFFFu</span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga7417a26e29a0d9667c59ce74044f210b"> 2946</a></span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_SHIFT          0</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga02368a1bc86c6a5cbc793233ee314147"> 2947</a></span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_LOCKACCESS_LOCKACCESS_SHIFT))&amp;MTB_LOCKACCESS_LOCKACCESS_MASK)</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="comment">/* LOCKSTAT Bit Fields */</span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga8844dcbc4d3c0a3dcbb3ced21e84b950"> 2949</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga198cb66f9e01cde28d71dfab52f7b66c"> 2950</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_SHIFT              0</span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga7564897a50b19d58305ba8e6bb07cf14"> 2951</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_LOCKSTAT_LOCKSTAT_SHIFT))&amp;MTB_LOCKSTAT_LOCKSTAT_MASK)</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment">/* AUTHSTAT Bit Fields */</span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa148665a7a3f112c47167991fefb5dbd"> 2953</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_MASK                   0x1u</span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga0713a5495d348d4a4babb6bd55ad4827"> 2954</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_SHIFT                  0</span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa036b217bc7db012d81f65d0c830d61e"> 2955</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1_MASK                   0x2u</span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6be2635a6e4593e4321ed7be280cb1b9"> 2956</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1_SHIFT                  1</span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga3821a5eaa059a41c5dd9d851ae1e5462"> 2957</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_MASK                   0x4u</span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gac75ef6d5ed3246bd912387fc3e43c2f5"> 2958</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_SHIFT                  2</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6e8d3b959fd40d42d3d5dc2fdec1803a"> 2959</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3_MASK                   0x8u</span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga2d6c6d68c2f6c8236140a26bf49bb20b"> 2960</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3_SHIFT                  3</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="comment">/* DEVICEARCH Bit Fields */</span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaeae6cf618fbfa18ac171477644ef4eb6"> 2962</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_MASK           0xFFFFFFFFu</span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga80261ce3e90659fbc1f5c9e2dd2867f8"> 2963</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_SHIFT          0</span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gac8fd3715da706f4ba8e69e23312ddbff"> 2964</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICEARCH_DEVICEARCH_SHIFT))&amp;MTB_DEVICEARCH_DEVICEARCH_MASK)</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">/* DEVICECFG Bit Fields */</span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga5d8dec4596fd0f32f4b71f1fbfb71aee"> 2966</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gac42900c87a48c38d0b310cbeb8781c81"> 2967</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_SHIFT            0</span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa92591a7dc3aaa3c772d0ae4091130fb"> 2968</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICECFG_DEVICECFG_SHIFT))&amp;MTB_DEVICECFG_DEVICECFG_MASK)</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="comment">/* DEVICETYPID Bit Fields */</span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga67e83a0bbb46ccb3456f83b4f1b39a86"> 2970</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_MASK         0xFFFFFFFFu</span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga233d82a0813df4ea2de5bdaf77f49b27"> 2971</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_SHIFT        0</span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaf291bcc52e0eb418b9f7ccefe6c47df2"> 2972</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICETYPID_DEVICETYPID_SHIFT))&amp;MTB_DEVICETYPID_DEVICETYPID_MASK)</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="comment">/* PERIPHID Bit Fields */</span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga8be09de74be8da3de47e29838b6e7ca8"> 2974</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaf919275fec0a218a929c0b39be8c2929"> 2975</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID_SHIFT              0</span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa47c6aacce9de815875511283f0fe44d"> 2976</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_PERIPHID_PERIPHID_SHIFT))&amp;MTB_PERIPHID_PERIPHID_MASK)</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga29964fec46d0063c44f12d25e96d2374"> 2978</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga3511be4cfe57cca4ef93611ab64b624a"> 2979</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_SHIFT                  0</span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab89e1c5c517beb278cca39848b5932fb"> 2980</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_COMPID_COMPID_SHIFT))&amp;MTB_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160; <span class="comment">/* end of group MTB_Register_Masks */</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="comment">/* MTB - Peripheral instance base addresses */</span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___m_t_b___peripheral.html#gadf7f362dfa67354951e6a23ddf08cd73"> 2989</a></span>&#160;<span class="preprocessor">#define MTB_BASE_PTR                             ((MTB_MemMapPtr)0xF0000000u)</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;</div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___m_t_b___peripheral.html#ga45b3138a9794fd8f2c7613b48646e44f"> 2991</a></span>&#160;<span class="preprocessor">#define MTB_BASE_PTRS                            { MTB_BASE_PTR }</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">   -- MTB - Register accessor macros</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">/* MTB - Register instance definitions */</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment">/* MTB */</span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga2356017c5dd8a963f2566b41cdb0e2ea"> 3005</a></span>&#160;<span class="preprocessor">#define MTB_POSITION                             MTB_POSITION_REG(MTB_BASE_PTR)</span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga8790f019f8279bebf92068c9f295280f"> 3006</a></span>&#160;<span class="preprocessor">#define MTB_MASTER                               MTB_MASTER_REG(MTB_BASE_PTR)</span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga9841006af8717076e984b80b1cfc2952"> 3007</a></span>&#160;<span class="preprocessor">#define MTB_FLOW                                 MTB_FLOW_REG(MTB_BASE_PTR)</span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga64ea285c9775d03c2ab9d9194ad9c65c"> 3008</a></span>&#160;<span class="preprocessor">#define MTB_BASE                                 MTB_BASE_REG(MTB_BASE_PTR)</span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga00d4027aa9de57d1d216ae2331dfb623"> 3009</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL                             MTB_MODECTRL_REG(MTB_BASE_PTR)</span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gaddf096e99a94797b17c244a2edbe0a75"> 3010</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET                               MTB_TAGSET_REG(MTB_BASE_PTR)</span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gaf7137f4ceb5b43345e4ba212ecf2e6f0"> 3011</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR                             MTB_TAGCLEAR_REG(MTB_BASE_PTR)</span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga78ad97fdc6b5752cf1a30731a0f8585b"> 3012</a></span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS                           MTB_LOCKACCESS_REG(MTB_BASE_PTR)</span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gaebecb4529453581f85d19cacab9c0508"> 3013</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT                             MTB_LOCKSTAT_REG(MTB_BASE_PTR)</span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gaf3db7626003fd4b420efaf3c34278d76"> 3014</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT                             MTB_AUTHSTAT_REG(MTB_BASE_PTR)</span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga1335969fc1d5c066fb8d087c6851fb5e"> 3015</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH                           MTB_DEVICEARCH_REG(MTB_BASE_PTR)</span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga2612f1a6a7623fbe2e55b49a028e227e"> 3016</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG                            MTB_DEVICECFG_REG(MTB_BASE_PTR)</span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gae7594a40064338c8e22f729511a20475"> 3017</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID                          MTB_DEVICETYPID_REG(MTB_BASE_PTR)</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga9332069b62de88f23a50e30da92309ef"> 3018</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID4                            MTB_PERIPHID_REG(MTB_BASE_PTR,0)</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gace0a08cd68372a002199a1e22336e027"> 3019</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID5                            MTB_PERIPHID_REG(MTB_BASE_PTR,1)</span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga4bbace75b36a9ac1c9a7b03a2e0630f2"> 3020</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID6                            MTB_PERIPHID_REG(MTB_BASE_PTR,2)</span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gabba8ce30d730a550ca556a87ae361e5b"> 3021</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID7                            MTB_PERIPHID_REG(MTB_BASE_PTR,3)</span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gaf875ec864a764ff15b4733f8eb9ef65a"> 3022</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID0                            MTB_PERIPHID_REG(MTB_BASE_PTR,4)</span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga3a9a4056193e2f83a894ae73675da4e6"> 3023</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID1                            MTB_PERIPHID_REG(MTB_BASE_PTR,5)</span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga9b07e4361ab6dd1c258fa4e4973820a7"> 3024</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID2                            MTB_PERIPHID_REG(MTB_BASE_PTR,6)</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga7e91dad38910eedaf71d7289c6b51b2f"> 3025</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID3                            MTB_PERIPHID_REG(MTB_BASE_PTR,7)</span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga901855e16dc139d51b1bf714d6d95f16"> 3026</a></span>&#160;<span class="preprocessor">#define MTB_COMPID0                              MTB_COMPID_REG(MTB_BASE_PTR,0)</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga15d3e8373163542151e15ba67f8796a4"> 3027</a></span>&#160;<span class="preprocessor">#define MTB_COMPID1                              MTB_COMPID_REG(MTB_BASE_PTR,1)</span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#gae583594b06b5ef3ec80b99fa81d38738"> 3028</a></span>&#160;<span class="preprocessor">#define MTB_COMPID2                              MTB_COMPID_REG(MTB_BASE_PTR,2)</span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga9bcae33e61ced6f8a480cb42bb9405af"> 3029</a></span>&#160;<span class="preprocessor">#define MTB_COMPID3                              MTB_COMPID_REG(MTB_BASE_PTR,3)</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="comment">/* MTB - Register array accessors */</span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga5bb7afd7b06403f99e12f9d0af0e9c29"> 3032</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID(index)                      MTB_PERIPHID_REG(MTB_BASE_PTR,index)</span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___m_t_b___register___accessor___macros.html#ga6ce2196becf81f9e85b957d6b4bbad75"> 3033</a></span>&#160;<span class="preprocessor">#define MTB_COMPID(index)                        MTB_COMPID_REG(MTB_BASE_PTR,index)</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160; <span class="comment">/* end of group MTB_Register_Accessor_Macros */</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160; <span class="comment">/* end of group MTB_Peripheral */</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="comment">   -- MTBDWT</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;</div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html"> 3055</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_t_b_d_w_t___mem_map.html">MTBDWT_MemMap</a> {</div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#a3be6514ca3bd369fd0de9f8f49471179"> 3056</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#a3be6514ca3bd369fd0de9f8f49471179">CTRL</a>;                                   </div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#ac8c74521f9046fb165e5340648fde167"> 3057</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[28];</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#aa1352530035b6609791c19fda0cc2fb6"> 3059</a></span>&#160;    uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#aa1352530035b6609791c19fda0cc2fb6">COMP</a>;                                   </div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#a33f6052ebf71e72af18f19c6edadafc4"> 3060</a></span>&#160;    uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#a33f6052ebf71e72af18f19c6edadafc4">MASK</a>;                                   </div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#a46e8a27d0191f1241050aeb47264ff8f"> 3061</a></span>&#160;    uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#a46e8a27d0191f1241050aeb47264ff8f">FCT</a>;                                    </div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;    uint8_t RESERVED_0[4];</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;  } COMPARATOR[2];</div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#a58f4945ef26d5e7445535c45a4b9a41c"> 3064</a></span>&#160;  uint8_t RESERVED_1[448];</div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#a6efc9cce972933a09ad4baee83a38ac3"> 3065</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#a6efc9cce972933a09ad4baee83a38ac3">TBCTRL</a>;                                 </div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#ab94602d1d19ef947e697256be9e503ea"> 3066</a></span>&#160;  uint8_t RESERVED_2[3524];</div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#ad35a23bd184366d37228829c33d5bda6"> 3067</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#ad35a23bd184366d37228829c33d5bda6">DEVICECFG</a>;                              </div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#aa736d6fbfbc7e051f6a2caadd4f17b8f"> 3068</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#aa736d6fbfbc7e051f6a2caadd4f17b8f">DEVICETYPID</a>;                            </div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#ab6fdc70dd1345592145d79d210ee616d"> 3069</a></span>&#160;  uint32_t PERIPHID[8];                            </div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#a51d2026476b6e1547beb909d07d4aa32"> 3070</a></span>&#160;  uint32_t COMPID[4];                              </div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_t_b_d_w_t___peripheral.html#ga8dd9bf791ed255926ccd995a6236caaf">MTBDWT_MemMapPtr</a>;</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="comment">   -- MTBDWT - Register accessor macros</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="comment">/* MTBDWT - Register accessors */</span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#gab63fe70f69879777db30d18d5407e158"> 3084</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_REG(base)                    ((base)-&gt;CTRL)</span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga0204594297d9a6d44fe19d610913a7aa"> 3085</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_REG(base,index)              ((base)-&gt;COMPARATOR[index].COMP)</span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga32be33e09a6c10c58485d2beefb6facf"> 3086</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_REG(base,index)              ((base)-&gt;COMPARATOR[index].MASK)</span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga6bb0978c19eed749885efdb3c899edab"> 3087</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_REG(base,index)               ((base)-&gt;COMPARATOR[index].FCT)</span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga42ec173a2526de3b3d082bd99a19b6a5"> 3088</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_REG(base)                  ((base)-&gt;TBCTRL)</span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga918d93e20e19d7e33c59ebd700dc5f74"> 3089</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_REG(base)               ((base)-&gt;DEVICECFG)</span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#gae85feea5348b4fe3e3084e1a58b556fd"> 3090</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_REG(base)             ((base)-&gt;DEVICETYPID)</span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga91f7c6dfb35fc0d26fb6b3fae63757fc"> 3091</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_REG(base,index)          ((base)-&gt;PERIPHID[index])</span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#gaaeee0c6c32b2caddaf8ec3a96b430de0"> 3092</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_REG(base,index)            ((base)-&gt;COMPID[index])</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Accessor_Macros */</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="comment">   -- MTBDWT Register Masks</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga9e40278e7b92b2e6b986112b6e2dddc3"> 3109</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_MASK              0xFFFFFFFu</span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gad6dd05558d41419cb9f877533730598a"> 3110</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_SHIFT             0</span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga751a2e34d1e0f6ef6c755be288a29451"> 3111</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_CTRL_DWTCFGCTRL_SHIFT))&amp;MTBDWT_CTRL_DWTCFGCTRL_MASK)</span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga846eb798600a6cbb83fb5343120b87e6"> 3112</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_MASK                  0xF0000000u</span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga8ae4e5abf11db57b34a826de0cd5e562"> 3113</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_SHIFT                 28</span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga97447cbbfbb879c90c4072c4c4086254"> 3114</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_CTRL_NUMCMP_SHIFT))&amp;MTBDWT_CTRL_NUMCMP_MASK)</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment">/* COMP Bit Fields */</span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga95b185cf8a19b80b863058a837c0978d"> 3116</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga0ec26e5cefc95dac603a0b03b1ad0fdd"> 3117</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_SHIFT                   0</span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga1c3d552767450157531a7ef5e1d02731"> 3118</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_COMP_COMP_SHIFT))&amp;MTBDWT_COMP_COMP_MASK)</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="comment">/* MASK Bit Fields */</span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gaa4fcad7c638af9ad4f678c9b02fe083e"> 3120</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_MASK                    0x1Fu</span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga2ebeb9592fd6b0121c2e3729f5afd2ff"> 3121</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_SHIFT                   0</span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga3ac9e2ec6bbab5088938f5dcdd2f76db"> 3122</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_MASK_MASK_SHIFT))&amp;MTBDWT_MASK_MASK_MASK)</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="comment">/* FCT Bit Fields */</span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga05376c97e9f6d9af8d411be187d45d4c"> 3124</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_MASK                 0xFu</span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gae855270584ab08b726fd88c288d2e605"> 3125</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_SHIFT                0</span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga14d63a7f56cfa9813f635e1bf3b2d1b0"> 3126</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_FUNCTION_SHIFT))&amp;MTBDWT_FCT_FUNCTION_MASK)</span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga470cbefd664513c09ba77981a1b21cf2"> 3127</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_MASK               0x100u</span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga97c08cb34ddc638585a0af94825ed2f5"> 3128</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_SHIFT              8</span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gac5562a9a6e64541583f2c3335e92e26e"> 3129</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_MASK                0xC00u</span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gab273df7e6bc41ff730a16ed3bda34c0d"> 3130</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_SHIFT               10</span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga5ab7bcca4526fbe61852979008a12b83"> 3131</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_DATAVSIZE_SHIFT))&amp;MTBDWT_FCT_DATAVSIZE_MASK)</span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga75b2d3a8190ba867f64fd6dfe5454bdf"> 3132</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_MASK               0xF000u</span></div><div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gaafd0b0f0d3b07005320d859fa2d3ce30"> 3133</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_SHIFT              12</span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gac85a2abfaa79aea7181e6a5e73a8f468"> 3134</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_DATAVADDR0_SHIFT))&amp;MTBDWT_FCT_DATAVADDR0_MASK)</span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga7d1a477cd50c957daaeabd24ae8a2092"> 3135</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_MASK                  0x1000000u</span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga50433f9cbc4ffe91e3fe13b764bb78a9"> 3136</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_SHIFT                 24</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="comment">/* TBCTRL Bit Fields */</span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga6700f71254985be76d08c98be405c876"> 3138</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_MASK                0x1u</span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga3f297c6f29c0139f278543f70bb136a5"> 3139</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_SHIFT               0</span></div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga705f0b194cf2368d788195be4572665f"> 3140</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_MASK                0x2u</span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gafadbf74633562a3f35979a381188ed38"> 3141</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_SHIFT               1</span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga15e57c95e23eee0df8332b48e65b9ef7"> 3142</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_MASK               0xF0000000u</span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga6f08c35f3754371bd7ee8209b27c746e"> 3143</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_SHIFT              28</span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gad92f0879bcd825f3696d1abc65df364c"> 3144</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_TBCTRL_NUMCOMP_SHIFT))&amp;MTBDWT_TBCTRL_NUMCOMP_MASK)</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="comment">/* DEVICECFG Bit Fields */</span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga90daa5cb85d4d39b819f5c9bc1b20546"> 3146</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_MASK          0xFFFFFFFFu</span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga2194cb4b21ad650bf3957d3f95f4dbbb"> 3147</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_SHIFT         0</span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga9d21c0abbf05163f867fd5f822a182bf"> 3148</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_DEVICECFG_DEVICECFG_SHIFT))&amp;MTBDWT_DEVICECFG_DEVICECFG_MASK)</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment">/* DEVICETYPID Bit Fields */</span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga6986bcf237d6ff96e25d6458355ef4b8"> 3150</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_MASK      0xFFFFFFFFu</span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga8caaff8277e4bdaee5735e22d6eb6e7c"> 3151</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT     0</span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gaeb9942e9e9c4c3c52ef545b4d49e113d"> 3152</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT))&amp;MTBDWT_DEVICETYPID_DEVICETYPID_MASK)</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="comment">/* PERIPHID Bit Fields */</span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gaa49f29267dcedd6db6aafce7b226182b"> 3154</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID_MASK            0xFFFFFFFFu</span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gaa9dfe45d3ebe7c1496f24e1b898ae6a5"> 3155</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID_SHIFT           0</span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga85beaf9ed0fda0463c678867e53e691d"> 3156</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_PERIPHID_PERIPHID_SHIFT))&amp;MTBDWT_PERIPHID_PERIPHID_MASK)</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga6b80c05493bf46a1572b3f25fda4764b"> 3158</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_MASK                0xFFFFFFFFu</span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga26fe709d00d1433ca5a041dc307adfaa"> 3159</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_SHIFT               0</span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga96051e4614a093622983f79511da83b1"> 3160</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_COMPID_COMPID_SHIFT))&amp;MTBDWT_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Masks */</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="comment">/* MTBDWT - Peripheral instance base addresses */</span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___peripheral.html#ga97d048bfb5a11293a38c444b8347ff42"> 3169</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE_PTR                          ((MTBDWT_MemMapPtr)0xF0001000u)</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;</div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___peripheral.html#ga0cbd89263cdbe0c07c59ed21112ea9ad"> 3171</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE_PTRS                         { MTBDWT_BASE_PTR }</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="comment">   -- MTBDWT - Register accessor macros</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="comment">/* MTBDWT - Register instance definitions */</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment">/* MTBDWT */</span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#gadb4142d6299394f942ea20e3b6fae17b"> 3185</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL                              MTBDWT_CTRL_REG(MTBDWT_BASE_PTR)</span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga8d2e850737820e0876358db17f0bd37d"> 3186</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP0                             MTBDWT_COMP_REG(MTBDWT_BASE_PTR,0)</span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga67bf35c31a64cd369ef04e88e3c10a18"> 3187</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK0                             MTBDWT_MASK_REG(MTBDWT_BASE_PTR,0)</span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga12dedaf447e980ce1562d39e22bc7636"> 3188</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT0                              MTBDWT_FCT_REG(MTBDWT_BASE_PTR,0)</span></div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#gad33eb136896be3180b06c5ee963dc607"> 3189</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP1                             MTBDWT_COMP_REG(MTBDWT_BASE_PTR,1)</span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#gae894a7aae5ee9a3e87a83d33342451da"> 3190</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK1                             MTBDWT_MASK_REG(MTBDWT_BASE_PTR,1)</span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#gad659254c17bdfa6f4d25b8eeccc7eec2"> 3191</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT1                              MTBDWT_FCT_REG(MTBDWT_BASE_PTR,1)</span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#gaabe3e4c27fdc7c18a745c1129d06a68d"> 3192</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL                            MTBDWT_TBCTRL_REG(MTBDWT_BASE_PTR)</span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga5d85a355ea3763f3ce91c860b33ecd40"> 3193</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG                         MTBDWT_DEVICECFG_REG(MTBDWT_BASE_PTR)</span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#gae3c0de787e5ffb8689542299ac138e16"> 3194</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID                       MTBDWT_DEVICETYPID_REG(MTBDWT_BASE_PTR)</span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga8ef257fe5f8d95bd784008c0fed9375e"> 3195</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID4                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,0)</span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga784ae33118477a2b68ce261e0caf4b85"> 3196</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID5                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,1)</span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#gac164f79edd8679be62049881e3e01e68"> 3197</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID6                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,2)</span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga6f2e5a20f256ee541d4adc833f8d00ed"> 3198</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID7                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,3)</span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga07083686c100d0c9d3690d13bf1e6283"> 3199</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID0                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,4)</span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga9e516a8106ad8dbb2c338a2727a6b309"> 3200</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID1                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,5)</span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga823bbdb0a6008b9e4be7ff1646a8ec41"> 3201</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID2                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,6)</span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga6496ee3e7267206af1ef1f6118c0bbcf"> 3202</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID3                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,7)</span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#gabea41b046757f76e965573ba1205b5b2"> 3203</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID0                           MTBDWT_COMPID_REG(MTBDWT_BASE_PTR,0)</span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#gad1e9f6c3c5eeeeab187787e6eff15d4e"> 3204</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID1                           MTBDWT_COMPID_REG(MTBDWT_BASE_PTR,1)</span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#gade8bf5b51854635778d28fbb31174a12"> 3205</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID2                           MTBDWT_COMPID_REG(MTBDWT_BASE_PTR,2)</span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga3a9bd5acf838d38819681843c6fea66f"> 3206</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID3                           MTBDWT_COMPID_REG(MTBDWT_BASE_PTR,3)</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="comment">/* MTBDWT - Register array accessors */</span></div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga66a9e86272e57446b4e31c0cdf57c400"> 3209</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP(index)                       MTBDWT_COMP_REG(MTBDWT_BASE_PTR,index)</span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga50843befc894854f828928abd04d8efa"> 3210</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK(index)                       MTBDWT_MASK_REG(MTBDWT_BASE_PTR,index)</span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga298082c69f94527d1e20a31e425f0008"> 3211</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT(index)                        MTBDWT_FCT_REG(MTBDWT_BASE_PTR,index)</span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga8539caea63d1d42dee52ab3ffd2f9e76"> 3212</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID(index)                   MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,index)</span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___accessor___macros.html#ga33c7aa399974b7371ca1fa780b9d1d62"> 3213</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID(index)                     MTBDWT_COMPID_REG(MTBDWT_BASE_PTR,index)</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Accessor_Macros */</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160; <span class="comment">/* end of group MTBDWT_Peripheral */</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment">   -- NV</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;</div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html"> 3235</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_n_v___mem_map.html">NV_MemMap</a> {</div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a3f146f3eeb245a4d378e7e6a2f234349"> 3236</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a3f146f3eeb245a4d378e7e6a2f234349">BACKKEY3</a>;                                </div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a89ac3c4b5fa925e08ed0ea6cf1461114"> 3237</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a89ac3c4b5fa925e08ed0ea6cf1461114">BACKKEY2</a>;                                </div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a4bc4d2132eecad7475c6f8c0147478ff"> 3238</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a4bc4d2132eecad7475c6f8c0147478ff">BACKKEY1</a>;                                </div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a280660e11655c843a6fae9d889b5cc41"> 3239</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a280660e11655c843a6fae9d889b5cc41">BACKKEY0</a>;                                </div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#ae5371d47bf462c2d4f2f808ae26fe983"> 3240</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#ae5371d47bf462c2d4f2f808ae26fe983">BACKKEY7</a>;                                </div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a1013f00646e083a56b2b3151e74d1b45"> 3241</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a1013f00646e083a56b2b3151e74d1b45">BACKKEY6</a>;                                </div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a7442554ca5dc002527eb44b050e5979e"> 3242</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a7442554ca5dc002527eb44b050e5979e">BACKKEY5</a>;                                </div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a9a43e7976425f84579a52c12781561fd"> 3243</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a9a43e7976425f84579a52c12781561fd">BACKKEY4</a>;                                </div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a84a4810c0a2da0b5c5a6205e551e0bf6"> 3244</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a84a4810c0a2da0b5c5a6205e551e0bf6">FPROT3</a>;                                  </div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#adfb9669bc3184da7e4b49c320970b1df"> 3245</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#adfb9669bc3184da7e4b49c320970b1df">FPROT2</a>;                                  </div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a99308b5052058ad416c35ce9f82507f5"> 3246</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a99308b5052058ad416c35ce9f82507f5">FPROT1</a>;                                  </div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a36693d749fac8e3f218744ab5da5cda1"> 3247</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a36693d749fac8e3f218744ab5da5cda1">FPROT0</a>;                                  </div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a4c7b35caf2d96b1c13a8cb7e15445dcb"> 3248</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a4c7b35caf2d96b1c13a8cb7e15445dcb">FSEC</a>;                                    </div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#ad136314504ac1baf93f6254b0ac13ee6"> 3249</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#ad136314504ac1baf93f6254b0ac13ee6">FOPT</a>;                                    </div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___n_v___peripheral.html#ga9aac431b01e6b976f2f4e32409ab725f">NV_MemMapPtr</a>;</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">/* NV - Register accessors */</span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gafc7fe743ed5040278c07df44c3679f34"> 3263</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_REG(base)                    ((base)-&gt;BACKKEY3)</span></div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gac4ba0b0f5728c1f8cccf007efe73b218"> 3264</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_REG(base)                    ((base)-&gt;BACKKEY2)</span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga7d1008712187c004855ee43a54b4e2a6"> 3265</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_REG(base)                    ((base)-&gt;BACKKEY1)</span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga2fb8743f4bd1477b6df6081156659fe4"> 3266</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_REG(base)                    ((base)-&gt;BACKKEY0)</span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga4e4a56e18420d4898e7f8804b722536e"> 3267</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_REG(base)                    ((base)-&gt;BACKKEY7)</span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga66028631e0b19586c65f3db951474e08"> 3268</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_REG(base)                    ((base)-&gt;BACKKEY6)</span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga8c8a046af59b1a140ff75cc826b355aa"> 3269</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_REG(base)                    ((base)-&gt;BACKKEY5)</span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaf87830b9bc5bb55e664df8929d49eac1"> 3270</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_REG(base)                    ((base)-&gt;BACKKEY4)</span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga7ef7bb75074b8db9da605af5ca216f74"> 3271</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_REG(base)                      ((base)-&gt;FPROT3)</span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gabac2653345915e29796a13ba870336c3"> 3272</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_REG(base)                      ((base)-&gt;FPROT2)</span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga2cb779bd7985368b49343a7a4227a4c2"> 3273</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_REG(base)                      ((base)-&gt;FPROT1)</span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga7142989d8224cb5f1b5e466c72363e3a"> 3274</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_REG(base)                      ((base)-&gt;FPROT0)</span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga67787d311ca4c58b135b4427b0431dca"> 3275</a></span>&#160;<span class="preprocessor">#define NV_FSEC_REG(base)                        ((base)-&gt;FSEC)</span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga0fd99fc3ae6d1b27bb5e0448f6c90761"> 3276</a></span>&#160;<span class="preprocessor">#define NV_FOPT_REG(base)                        ((base)-&gt;FOPT)</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="comment">   -- NV Register Masks</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="comment">/* BACKKEY3 Bit Fields */</span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabe9123bc8137627b30e4f75c757cfb95"> 3293</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga78b75e37d984596ddd9053d2125a78ff"> 3294</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    0</span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2fa5913563629cd7c8b509cc87421687"> 3295</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY3_KEY_SHIFT))&amp;NV_BACKKEY3_KEY_MASK)</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment">/* BACKKEY2 Bit Fields */</span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5bf8822b0b59a321d9b5c30eb1618704"> 3297</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga408b1083508e784cba76d5be9b147a84"> 3298</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    0</span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaca7b47cbaa596b76f92f926f40dcc80a"> 3299</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY2_KEY_SHIFT))&amp;NV_BACKKEY2_KEY_MASK)</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="comment">/* BACKKEY1 Bit Fields */</span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga6cd05d78b113df7f3cb0d11d29931666"> 3301</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga71418f17e11f902066ca404fbe473aef"> 3302</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    0</span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gac336f640b5b887647407bd036aabb060"> 3303</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY1_KEY_SHIFT))&amp;NV_BACKKEY1_KEY_MASK)</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="comment">/* BACKKEY0 Bit Fields */</span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafa0e31ca33d445d47d2fd89785e4ec9b"> 3305</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga381e2b0a778da31fa6c795550e71aed8"> 3306</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    0</span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1806932e2ff643e0bd9d9718dd0921a4"> 3307</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY0_KEY_SHIFT))&amp;NV_BACKKEY0_KEY_MASK)</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="comment">/* BACKKEY7 Bit Fields */</span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gac3f2bc7dd55b7951d70a5d1fcb6552b8"> 3309</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gad6bef74e61e792dfa5b7d195e4ce5620"> 3310</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    0</span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2dbc4f6480af3ebaeeaf328a7f394c9f"> 3311</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY7_KEY_SHIFT))&amp;NV_BACKKEY7_KEY_MASK)</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="comment">/* BACKKEY6 Bit Fields */</span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga44e2d846ef1b9d5ad94a707fa6f29ae1"> 3313</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga271a532af55987843f56d660efb5d440"> 3314</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    0</span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga0dc772c12f13eb390c75b52f2110f0f1"> 3315</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY6_KEY_SHIFT))&amp;NV_BACKKEY6_KEY_MASK)</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="comment">/* BACKKEY5 Bit Fields */</span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gab1e58bd037f31bcaa1b96a71340315ba"> 3317</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga68762e18611e6dfaed3ddfd7847c09f4"> 3318</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    0</span></div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga07bc019ba659fc1b38053c8f191371b6"> 3319</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY5_KEY_SHIFT))&amp;NV_BACKKEY5_KEY_MASK)</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment">/* BACKKEY4 Bit Fields */</span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga49a74f76cf8b7787284ac6e510e4e0c3"> 3321</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gadfa9b097c522673010b11e94a5a7b9eb"> 3322</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    0</span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaec4a23e778980f71beab56e3353a0abb"> 3323</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY4_KEY_SHIFT))&amp;NV_BACKKEY4_KEY_MASK)</span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1a2ecc3ba1f6ae4c2db7fcaa8f369b34"> 3325</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaee74e224c0572f7618f28c11d921b6e3"> 3326</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     0</span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga67cd7aad5307a5ee8de3a2dd16c6315c"> 3327</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT3_PROT_SHIFT))&amp;NV_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga99b7ccf89e4d3cc80d0317086202de0f"> 3329</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga50f9336b86839704ca20297b040c3ca5"> 3330</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     0</span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga3361ca8560d8cdf09a1efcc0b83950fe"> 3331</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT2_PROT_SHIFT))&amp;NV_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga4ca39bad3b57769cb423f1616c985e38"> 3333</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga06d0cb2797f243b77d60cfecedfc9f86"> 3334</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     0</span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga04b1531f415057befbd26a0bad3bd7e6"> 3335</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT1_PROT_SHIFT))&amp;NV_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafb9244a297e4e856c53e7cb9515d8549"> 3337</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaaae2badd9a03af803a09537c6c89382a"> 3338</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     0</span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga69a376822e2425a5933dc10569a42d3d"> 3339</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT0_PROT_SHIFT))&amp;NV_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gab159c721c6cde1f629b630c573da8ea9"> 3341</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         0x3u</span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga92a819b24b0472a83857ddd2d950ab08"> 3342</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        0</span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga285ae0f5ea99f97dfae69dc7affebcde"> 3343</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_SEC_SHIFT))&amp;NV_FSEC_SEC_MASK)</span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga8fd3b6696c82aa96017fe25be34d19c9"> 3344</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      0xCu</span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaba549ee99b8ca1af3531eafd5746f6b6"> 3345</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     2</span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga75d524350a710ba87a95c927466a42d2"> 3346</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_FSLACC_SHIFT))&amp;NV_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga02f5aa86e1f5bceefd0378fa736d5656"> 3347</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_MASK                        0x30u</span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga13adfbdf46af9e59b446d17ce90b49c1"> 3348</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       4</span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga6a3e909b41d8dd2ca5f55b10e8cc4e52"> 3349</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_MEEN_SHIFT))&amp;NV_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga50a87e963eeaaf5fdb904e7bac9099af"> 3350</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       0xC0u</span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga3df55e24a4dc42a19afc15b4a3137bae"> 3351</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      6</span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaca6379e60e0371d1d0c8493abe9db870"> 3352</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_KEYEN_SHIFT))&amp;NV_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga47bf10ef60ce96fc8d7fdbd7378d9a52"> 3354</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_MASK                     0x1u</span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga342e15fe4074c4a1bef9dcd73b312b56"> 3355</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_SHIFT                    0</span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaa2bcf41c89cbfe86ef8eaf6fff2ad068"> 3356</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_MASK                     0x4u</span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga8a4632e08257c81a80d8be3cdac911f9"> 3357</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_SHIFT                    2</span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga4b475b316319ff2d76d026ca0a9df50a"> 3358</a></span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_MASK               0x8u</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga9ea43f031c7695bdbf13c5168dabee6d"> 3359</a></span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_SHIFT              3</span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga0152e105ece0b627e9d8ffea2ec30cd9"> 3360</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_MASK                     0x10u</span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5acee776b6df2ef3408eb72e2caed133"> 3361</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_SHIFT                    4</span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga12400f522457526dbbe9e7e2549adecd"> 3362</a></span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_MASK                   0x20u</span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gae712cb476b0c59a5ba6ce468e3239a04"> 3363</a></span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_SHIFT                  5</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160; <span class="comment">/* end of group NV_Register_Masks */</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___n_v___peripheral.html#ga3458652dfc38239f92682556e63596b5"> 3372</a></span>&#160;<span class="preprocessor">#define FTFA_FlashConfig_BASE_PTR                ((NV_MemMapPtr)0x400u)</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;</div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___n_v___peripheral.html#ga1e44e66a8945b675dcebb6fbd6bdc85b"> 3374</a></span>&#160;<span class="preprocessor">#define NV_BASE_PTRS                             { FTFA_FlashConfig_BASE_PTR }</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="comment">/* NV - Register instance definitions */</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="comment">/* FTFA_FlashConfig */</span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga18932af5b184d02998db112b364e45e1"> 3388</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3                              NV_BACKKEY3_REG(FTFA_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga51642a3d84acba43ff0aa3925226ab32"> 3389</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2                              NV_BACKKEY2_REG(FTFA_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gae849f8e6eaa76305b07c567463074dc9"> 3390</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1                              NV_BACKKEY1_REG(FTFA_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gadb8e2eb4db4de2a485b31c2a1dd393af"> 3391</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0                              NV_BACKKEY0_REG(FTFA_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaf4c4eb8173a514a0fe632f29e80423d4"> 3392</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7                              NV_BACKKEY7_REG(FTFA_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga74544d83ca29fc4d859726eb023dadb9"> 3393</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6                              NV_BACKKEY6_REG(FTFA_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga7b8e49b6530c2192672343b7f32ae5e8"> 3394</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5                              NV_BACKKEY5_REG(FTFA_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga5f7ba38a88074b8b658dfe992c73482c"> 3395</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4                              NV_BACKKEY4_REG(FTFA_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga04c3d23d8164e3fb7fb4f3e011869b5a"> 3396</a></span>&#160;<span class="preprocessor">#define NV_FPROT3                                NV_FPROT3_REG(FTFA_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaedf00f22b7dabfa124aeb38cdd5fb8a8"> 3397</a></span>&#160;<span class="preprocessor">#define NV_FPROT2                                NV_FPROT2_REG(FTFA_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga35eb345943dea70476ecc9f1cc3db473"> 3398</a></span>&#160;<span class="preprocessor">#define NV_FPROT1                                NV_FPROT1_REG(FTFA_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gabd1755172d62e3c49cb9e79d2065a147"> 3399</a></span>&#160;<span class="preprocessor">#define NV_FPROT0                                NV_FPROT0_REG(FTFA_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga6bdca22aa1e76ebd389ecf4a5d70b93c"> 3400</a></span>&#160;<span class="preprocessor">#define NV_FSEC                                  NV_FSEC_REG(FTFA_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gad508c386413905d31c12a2319fa355e3"> 3401</a></span>&#160;<span class="preprocessor">#define NV_FOPT                                  NV_FOPT_REG(FTFA_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160; <span class="comment">/* end of group NV_Peripheral */</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="comment">   -- NVIC</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;</div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html"> 3423</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_n_v_i_c___mem_map.html">NVIC_MemMap</a> {</div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#aef94884a5cbb2f5260df2e30cf0c954f"> 3424</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#aef94884a5cbb2f5260df2e30cf0c954f">ISER</a>;                                   </div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a23a59a3d696222ce8eb7d473645fee33"> 3425</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[124];</div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a60d6d4189f66d2ee451e0516db827fd1"> 3426</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#a60d6d4189f66d2ee451e0516db827fd1">ICER</a>;                                   </div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a5916fcc22314a0bfd965e62b9fa733b7"> 3427</a></span>&#160;  uint8_t RESERVED_1[124];</div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a9948e5816be3cb53ef9d27229eaf2d84"> 3428</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#a9948e5816be3cb53ef9d27229eaf2d84">ISPR</a>;                                   </div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a53e744343069d137fd884b830e971004"> 3429</a></span>&#160;  uint8_t RESERVED_2[124];</div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a2dcec5c8c1f5ce5c6121b5b718b1b685"> 3430</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#a2dcec5c8c1f5ce5c6121b5b718b1b685">ICPR</a>;                                   </div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a19f786736ec5a1004fb2811eacc76f13"> 3431</a></span>&#160;  uint8_t RESERVED_3[380];</div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a1f22f7bba4536ada7f0655d30ac628d4"> 3432</a></span>&#160;  uint32_t IP[8];                                  </div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___n_v_i_c___peripheral.html#ga685d87c766bb24fb3330aa8cc48fa0e7">NVIC_MemMapPtr</a>;</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="comment">   -- NVIC - Register accessor macros</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="comment">/* NVIC - Register accessors */</span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gabca9aa3e58e8d296e1ad7663dd9b45d4"> 3446</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_REG(base)                      ((base)-&gt;ISER)</span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gae69fb9df9f1ea893a536d41054c8f035"> 3447</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_REG(base)                      ((base)-&gt;ICER)</span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gafd5a3bbda3cf5a419a054c127f14d5e7"> 3448</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_REG(base)                      ((base)-&gt;ISPR)</span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga22ff82de3e5a13c9cbb49bfd12e4f845"> 3449</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_REG(base)                      ((base)-&gt;ICPR)</span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gab650200327187b4594896adc6e6e1d53"> 3450</a></span>&#160;<span class="preprocessor">#define NVIC_IP_REG(base,index)                  ((base)-&gt;IP[index])</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160; <span class="comment">/* end of group NVIC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="comment">   -- NVIC Register Masks</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">/* ISER Bit Fields */</span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gade84d6ce234da2232d63de2a7d920566"> 3467</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA0_MASK                   0x1u</span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad891fffc0f454fd2dd8fd484ed835412"> 3468</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA0_SHIFT                  0</span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa052596053f5deb896778cf07ae07332"> 3469</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA1_MASK                   0x2u</span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9498e7a628361dcfb00f7cea08fb58f4"> 3470</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA1_SHIFT                  1</span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga4336c0d4aaca32a9f97f5c7558ffe88d"> 3471</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA2_MASK                   0x4u</span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7b3a1e9d213bb5650183eda218c0b7c7"> 3472</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA2_SHIFT                  2</span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3aedf59ff8f12612a8e93548187e6f97"> 3473</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA3_MASK                   0x8u</span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6475b611d052df053512bd2f03995b2e"> 3474</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA3_SHIFT                  3</span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabdbd6628a7a230c8110f7d2b944e4766"> 3475</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA4_MASK                   0x10u</span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa9f4517a9e5e14414b591bf558fb892f"> 3476</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA4_SHIFT                  4</span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7afcd583b7c3508c28361c4c1282abfa"> 3477</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA5_MASK                   0x20u</span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga676fb18a5f74e3b78267ac2fff8aa500"> 3478</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA5_SHIFT                  5</span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafbd90e6755f2c0cae8e08d7f2c781146"> 3479</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA6_MASK                   0x40u</span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac5598f21e8adbd9cce4ba0c67d34b6a1"> 3480</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA6_SHIFT                  6</span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf62d5f832f14f27c961333d4dfaedca3"> 3481</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA7_MASK                   0x80u</span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga74d6aebe11b8bf6d0ad18b2469bca87c"> 3482</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA7_SHIFT                  7</span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8f862711598597c198266b692fb8d9df"> 3483</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA8_MASK                   0x100u</span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga25680a68a6a8fd3f61dfab58644a1b1e"> 3484</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA8_SHIFT                  8</span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7ac109cc274b391428d15abaad4bbb8c"> 3485</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA9_MASK                   0x200u</span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaca210644458bb85d671b4c162f11dcba"> 3486</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA9_SHIFT                  9</span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga798ab9ce5ab61184ce4dfe862bda1d56"> 3487</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA10_MASK                  0x400u</span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga469668de42ac2ef67322c117bbb58d6e"> 3488</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA10_SHIFT                 10</span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae9d9774083a136d09c7ab2f9e7286745"> 3489</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA11_MASK                  0x800u</span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga753c81aa51bc8bf58183fdfc80aaffc1"> 3490</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA11_SHIFT                 11</span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga16fd27360ca88d89cc020473705f9ec1"> 3491</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA12_MASK                  0x1000u</span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga213045aecec6b1ed43907a4b82299437"> 3492</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA12_SHIFT                 12</span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaeb161f8e6f83117af452b4113a37c8f4"> 3493</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA13_MASK                  0x2000u</span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabef7fa9ab8ffc006387cc848684579cd"> 3494</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA13_SHIFT                 13</span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1339be31af808e4da80caa21f8842c84"> 3495</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA14_MASK                  0x4000u</span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga69fbbf57e6d9797c235ee1c79486ef68"> 3496</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA14_SHIFT                 14</span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1737ddd810d67e25757814b2856458b5"> 3497</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA15_MASK                  0x8000u</span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab583ce8e80daddfd5d24d92644536598"> 3498</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA15_SHIFT                 15</span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0486d40efafc2c6adac9fdd3aa53ff6c"> 3499</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA16_MASK                  0x10000u</span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5265a57792df37e42aea8434a0e725b2"> 3500</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA16_SHIFT                 16</span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1f7c3725a157503cf3ab49cd37f3e9d7"> 3501</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA17_MASK                  0x20000u</span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabb84bd390a22aa1fbcf364b786d550c0"> 3502</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA17_SHIFT                 17</span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2234e183cc9a7671881356a207ed6d7e"> 3503</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA18_MASK                  0x40000u</span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5a932aef5d95eec03c1cf6d1bd7b72ea"> 3504</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA18_SHIFT                 18</span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9128100d4382b53226675e81145dafdc"> 3505</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA19_MASK                  0x80000u</span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaaadbe8d9693d78557ed4251861789224"> 3506</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA19_SHIFT                 19</span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0ebec58d1531064b7175c3e56298613c"> 3507</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA20_MASK                  0x100000u</span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabb296e60c902c143c2b00c615fae9bdb"> 3508</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA20_SHIFT                 20</span></div><div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaefdcd89f0095b4f9412445756eb196e6"> 3509</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA21_MASK                  0x200000u</span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1c347c5bcfe46f144acb62466bd93542"> 3510</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA21_SHIFT                 21</span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga542109bead7b2966da7dedbd5c3da058"> 3511</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA22_MASK                  0x400000u</span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5911e8143eefe6136de13ee08eef8e0c"> 3512</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA22_SHIFT                 22</span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga865d83bfaf691707aa4018f70a180919"> 3513</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA23_MASK                  0x800000u</span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7a35c2c41016457dafda0bfdfcc5c149"> 3514</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA23_SHIFT                 23</span></div><div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6e10a9dbee7fc4051eb5f0b8317611d7"> 3515</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA24_MASK                  0x1000000u</span></div><div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga106d969fd6843d8ae2dfe751d16a3d72"> 3516</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA24_SHIFT                 24</span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5d6ca84f80d550aa2d971d5b51d8ec27"> 3517</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA25_MASK                  0x2000000u</span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga016646dc14d1f852609489fffd6f93b9"> 3518</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA25_SHIFT                 25</span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga64bbbbb044f5d81c276ebbbbee79d51f"> 3519</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA26_MASK                  0x4000000u</span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga51b3ebd0bd266f814a828793c574fe4f"> 3520</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA26_SHIFT                 26</span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga415b92745cfbf6d8fd2f34c87000ae98"> 3521</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA27_MASK                  0x8000000u</span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5fbe6d73817104eef58e4e35e76b72a6"> 3522</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA27_SHIFT                 27</span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9acc82ab89ec65c9e8b719c6eab643bf"> 3523</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA28_MASK                  0x10000000u</span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8a7ab7951dbcd9b2cf043c7df6caede0"> 3524</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA28_SHIFT                 28</span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga51df809d7d7176779aba04eda0c53cfa"> 3525</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA29_MASK                  0x20000000u</span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac07f42744aea8f34a6144f77bb401c4c"> 3526</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA29_SHIFT                 29</span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7a00f91e688dd92e04740ad3fa3de710"> 3527</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA30_MASK                  0x40000000u</span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga83b0c5adc6de369a67b36cc38ae7209d"> 3528</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA30_SHIFT                 30</span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa2d8198df9296263de4f8db7d8727815"> 3529</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA31_MASK                  0x80000000u</span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf4e9b881377e0dd1f51a1551bfdb7f47"> 3530</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA31_SHIFT                 31</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="comment">/* ICER Bit Fields */</span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaabfb09a9154cc1a657e4537e68c9702a"> 3532</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA0_MASK                   0x1u</span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaec9c9550c79d3cbb214be9a5affd43ec"> 3533</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA0_SHIFT                  0</span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga02923223d4ab8e570a33f792d61895a9"> 3534</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA1_MASK                   0x2u</span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6ee84fb6f0739e8d469cc08c57b382af"> 3535</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA1_SHIFT                  1</span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gacbde613b8811acf14f075b5762c5409e"> 3536</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA2_MASK                   0x4u</span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga51b776238b56bda3ab1610892fb9c9f8"> 3537</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA2_SHIFT                  2</span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae2c6f32f796b336c70e6aaf38bad7e46"> 3538</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA3_MASK                   0x8u</span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga761e59b6052075d1fbad955df87cc0e7"> 3539</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA3_SHIFT                  3</span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac1c2d8b7b8a5994bce54a3f22cd530a9"> 3540</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA4_MASK                   0x10u</span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafe34b7d4fe083dd11f38f7f71ca51717"> 3541</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA4_SHIFT                  4</span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6771f39f27961d5d1be75a582a06a575"> 3542</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA5_MASK                   0x20u</span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga825e88881d4ee1d0bec9c7333e7674cb"> 3543</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA5_SHIFT                  5</span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gadab47a8f4b0e811c17c5ce92a79571f7"> 3544</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA6_MASK                   0x40u</span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaae10f584a53307fc3737d838494b8ac4"> 3545</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA6_SHIFT                  6</span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga56c619b446fb239c09604ce277d3f41a"> 3546</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA7_MASK                   0x80u</span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga15b8abc7e590d17213a8cce591d0f911"> 3547</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA7_SHIFT                  7</span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf644b80bbafecefd8d04f18283b93622"> 3548</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA8_MASK                   0x100u</span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga57bb6d50a88cc2522f9b224521c0450a"> 3549</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA8_SHIFT                  8</span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafe4a12c015df1c3b5c366e4dccfbbe69"> 3550</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA9_MASK                   0x200u</span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2ab79983efe4303a13b7ce89207519b6"> 3551</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA9_SHIFT                  9</span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae61c4a834b4db8ab585c20b1254bc583"> 3552</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA10_MASK                  0x400u</span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac9c82ba82086ff10110b26d0234bda87"> 3553</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA10_SHIFT                 10</span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga273a56e63324af9dbdbeb996d5a33335"> 3554</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA11_MASK                  0x800u</span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5b69894c49bee9da63b2a654bfd3e5c8"> 3555</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA11_SHIFT                 11</span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf9c397e27f15873bf2335e77bd24332e"> 3556</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA12_MASK                  0x1000u</span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga79532ada0cef1992e5f9ca6cf62092ee"> 3557</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA12_SHIFT                 12</span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf82bf71ac99156a96417b6255314bda4"> 3558</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA13_MASK                  0x2000u</span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga07471f1404ed0c42298b9ae67250b82b"> 3559</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA13_SHIFT                 13</span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0484cb1c29bdc9d3b06d63d0a0c093a5"> 3560</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA14_MASK                  0x4000u</span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga61d47d4b69bc979ee9f4b3a1dbe9aa02"> 3561</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA14_SHIFT                 14</span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga73c9a1d71120aa74adec64e5a30449ae"> 3562</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA15_MASK                  0x8000u</span></div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1a02d8fbd55a56b61d882763daadef56"> 3563</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA15_SHIFT                 15</span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8b7e4508bda83497b3fdc6fbf1dd5bf6"> 3564</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA16_MASK                  0x10000u</span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae317530c9facd1d0d632fdcdb45fa20b"> 3565</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA16_SHIFT                 16</span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad608e6b4308ec1b247749e494a99014e"> 3566</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA17_MASK                  0x20000u</span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga4de9e2d8a383f4b5fc4990582f0dc1fa"> 3567</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA17_SHIFT                 17</span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa583d9bf9b8b93e4dbbad32ce32c92e0"> 3568</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA18_MASK                  0x40000u</span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9c352361ae6c65c26bde4440e32853f0"> 3569</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA18_SHIFT                 18</span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaca044790d0179eda05e5ecf3c706d5ee"> 3570</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA19_MASK                  0x80000u</span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga795bfb6e981dc235ad11f8a2125e10b8"> 3571</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA19_SHIFT                 19</span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9118f1b823782992b38111766fd5a6a8"> 3572</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA20_MASK                  0x100000u</span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga52696df7954aaccb65f76e2e0a2e5706"> 3573</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA20_SHIFT                 20</span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga76914fdb4fb82900c8bf387b3981a0d4"> 3574</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA21_MASK                  0x200000u</span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa517bbb381d2d5496341099c0bb969f1"> 3575</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA21_SHIFT                 21</span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab16a0c722d3f0faf59b0bba1716439b3"> 3576</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA22_MASK                  0x400000u</span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga76e6fc6d65c0ad29a5c9a55e94af68bb"> 3577</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA22_SHIFT                 22</span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga60342c001b88e3e3cffa9c0698561397"> 3578</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA23_MASK                  0x800000u</span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0e37b1fbb84da874a2895cf218ed35fa"> 3579</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA23_SHIFT                 23</span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga93a21554ca104636395542f6fc6efd6d"> 3580</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA24_MASK                  0x1000000u</span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad80450cb890f4b0e6d28710d1b148d52"> 3581</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA24_SHIFT                 24</span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga073578acff1977037e578c80246d65fc"> 3582</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA25_MASK                  0x2000000u</span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae7ee3429daac3acad2fb4243991a2a57"> 3583</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA25_SHIFT                 25</span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafdbc83b793a8dd6fc36eb373420aebd0"> 3584</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA26_MASK                  0x4000000u</span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga881a2bb46981a4b1417da75dc138cc3c"> 3585</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA26_SHIFT                 26</span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7d5a8587d423b64c21161e7a35bb4acc"> 3586</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA27_MASK                  0x8000000u</span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae129ab240184fd187397a4d5f91aac6e"> 3587</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA27_SHIFT                 27</span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae441a57bb6a91d1ec804e2a4ab28822d"> 3588</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA28_MASK                  0x10000000u</span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga21f3ee0cd46d40bb371984596b48a435"> 3589</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA28_SHIFT                 28</span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga60295fcb165685670d0e5d54a4499a1e"> 3590</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA29_MASK                  0x20000000u</span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1e7f618229c33dc5ed6a23903f98fbba"> 3591</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA29_SHIFT                 29</span></div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6ff4fef5029adcc745122ded3c95eff8"> 3592</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA30_MASK                  0x40000000u</span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabf7b6b13759d416fdff715d6bb7aeac7"> 3593</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA30_SHIFT                 30</span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0907bd00967fca851b2736f05b54df63"> 3594</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA31_MASK                  0x80000000u</span></div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaede68be735405ed86a3a262c702b8e59"> 3595</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA31_SHIFT                 31</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="comment">/* ISPR Bit Fields */</span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7a98580a454c3027a1ecfd7bf2ff3655"> 3597</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND0_MASK                  0x1u</span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa757bd63f310c2451471ec3dcd886a8a"> 3598</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND0_SHIFT                 0</span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5808e6053ab3ece6f30901d616019c71"> 3599</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND1_MASK                  0x2u</span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga07924e4e3ad828e3e3bc441910245c7a"> 3600</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND1_SHIFT                 1</span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaef9f99ad6dacb96dc998b3853bb03816"> 3601</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND2_MASK                  0x4u</span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3bdfd2411abf6ca642fbe98c9f6a6530"> 3602</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND2_SHIFT                 2</span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad895fb77ca4e4dc9f722379facf33d75"> 3603</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND3_MASK                  0x8u</span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa4664cfd7192bd1da71c65a9b0e8f0b5"> 3604</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND3_SHIFT                 3</span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1705b6e7749ede0b1d9dbb90da1c90bc"> 3605</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND4_MASK                  0x10u</span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9db387ed1365638640681b56bde84784"> 3606</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND4_SHIFT                 4</span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0455a2fad9235699fdf019b6a0aa3a38"> 3607</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND5_MASK                  0x20u</span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga22f002e691340afab962e9af6120962e"> 3608</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND5_SHIFT                 5</span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga81e0cb946d42d3a019c816ec7763601c"> 3609</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND6_MASK                  0x40u</span></div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gadf19b94b205cd9035caa2e28fff6b3b0"> 3610</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND6_SHIFT                 6</span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0f07e5fca5a760d38d821349b8a19b50"> 3611</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND7_MASK                  0x80u</span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga76be38c36982b8f598ba47966112ed23"> 3612</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND7_SHIFT                 7</span></div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3e0575e0fb0344ab721826e4e773001b"> 3613</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND8_MASK                  0x100u</span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf5c6f973c6ecda3f7406d6983f4e3dbd"> 3614</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND8_SHIFT                 8</span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad0e1c1d657c6504f1ff53695925d1fc1"> 3615</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND9_MASK                  0x200u</span></div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga66be4663168aeb6638c0d7fed93c8a73"> 3616</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND9_SHIFT                 9</span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8698f6b4ea84ef15039f3b8828bdee0e"> 3617</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND10_MASK                 0x400u</span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafa0ff49a4436936dd29a5237e3cbf024"> 3618</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND10_SHIFT                10</span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga89ac5b32c32d84a76d8498cb83d338d8"> 3619</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND11_MASK                 0x800u</span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8a1aac2866e9930bdd9e3ccd0e8bb9e8"> 3620</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND11_SHIFT                11</span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae5f3e0577de81973a6365b166f23da30"> 3621</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND12_MASK                 0x1000u</span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga34a389d014f1b64b97a22a22a33404ec"> 3622</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND12_SHIFT                12</span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gadace8b6efcd9c0760b21273d153d4dd4"> 3623</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND13_MASK                 0x2000u</span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaec25203b95f9bcf3d553c12114d66c7c"> 3624</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND13_SHIFT                13</span></div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac250d17b53ce80efc7beb7fef6061aaa"> 3625</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND14_MASK                 0x4000u</span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga11b832f7522dbcf7fe4e6d6699b5ef9c"> 3626</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND14_SHIFT                14</span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab34dbcc7a5e039cccfc8baacd02f645b"> 3627</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND15_MASK                 0x8000u</span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gacb3a8004dd843b014fe972875f1e7f10"> 3628</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND15_SHIFT                15</span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga32cc62a5ffdc8cb071b431b9a6d010a7"> 3629</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND16_MASK                 0x10000u</span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9c4d942935688b7a8b877f661ceea3f4"> 3630</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND16_SHIFT                16</span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga26e79f495baa012fcc56361f77367ab6"> 3631</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND17_MASK                 0x20000u</span></div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae328591548530e5190483af66623fdb3"> 3632</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND17_SHIFT                17</span></div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabf2dc860a6cc09ba0f85a78cc8ea78de"> 3633</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND18_MASK                 0x40000u</span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabc9d1b04dd349562936c1d72bd78b155"> 3634</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND18_SHIFT                18</span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2a463208e88c875664a5b82164671708"> 3635</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND19_MASK                 0x80000u</span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7add9b5bbebb525ba14a5b34bf72be21"> 3636</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND19_SHIFT                19</span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8143c7a68db9ce4bc433d0381bd8519a"> 3637</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND20_MASK                 0x100000u</span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9048fba04c34916329993182d769e65b"> 3638</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND20_SHIFT                20</span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0509a3a6e77f129e54c0dac04291349e"> 3639</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND21_MASK                 0x200000u</span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa4a3dc339ab7ba8958784b096d504c8a"> 3640</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND21_SHIFT                21</span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga03df5679e9539bd889cdf29f7c7e7268"> 3641</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND22_MASK                 0x400000u</span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga44b22c175e143668f2cf586525bc691a"> 3642</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND22_SHIFT                22</span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3a81c327c18c334702fc0124cac940d1"> 3643</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND23_MASK                 0x800000u</span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafdcf1fc779198a5bcc7fbb4c71af3f01"> 3644</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND23_SHIFT                23</span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9b9cb5b568ea8371fc428d2d85638d03"> 3645</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND24_MASK                 0x1000000u</span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga112b2981765398fa8be57b7a6c99d604"> 3646</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND24_SHIFT                24</span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7c53bed8116b67b5b159a94ef34957d5"> 3647</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND25_MASK                 0x2000000u</span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga57125bf077cd77ad80119637573bcd37"> 3648</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND25_SHIFT                25</span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga40fddaab65a35bed51cb06d7320fd3bf"> 3649</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND26_MASK                 0x4000000u</span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaaaba3f6dccbe5892f346640a02354e9e"> 3650</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND26_SHIFT                26</span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga65bae3f03b9bc52bea2f31bde858579a"> 3651</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND27_MASK                 0x8000000u</span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7f7d1cb6d0529908a690578dee9b296e"> 3652</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND27_SHIFT                27</span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7943b19d13fdb76d9556da4ec2047b17"> 3653</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND28_MASK                 0x10000000u</span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8557751b3235fdfa36a6817fb926129f"> 3654</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND28_SHIFT                28</span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaacf44c6ad67c8c2206fe5964d64e0ef3"> 3655</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND29_MASK                 0x20000000u</span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7479d0951ad39aa2098482407b20f043"> 3656</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND29_SHIFT                29</span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga947ce830a4fd655af727600f0c64a3ef"> 3657</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND30_MASK                 0x40000000u</span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1e5fbceb1576045f6ebc0a6b9f443199"> 3658</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND30_SHIFT                30</span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga05f82a22cce8445df3daf7058bb7ce9b"> 3659</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND31_MASK                 0x80000000u</span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6cb7e86222fa58880088f838de53fa6a"> 3660</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND31_SHIFT                31</span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="comment">/* ICPR Bit Fields */</span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga675324014fd8a7f3e8cdcfdd6c4fe014"> 3662</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND0_MASK                  0x1u</span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga93c627b062992fecb45d91091ed61b5a"> 3663</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND0_SHIFT                 0</span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac5401d730a4ab83cd12e39c73fd450a7"> 3664</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND1_MASK                  0x2u</span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaaa3b04fcc1513dab45dc6408590f63cc"> 3665</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND1_SHIFT                 1</span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaad12fd31e3b32f03992bb8b8d5d6774e"> 3666</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND2_MASK                  0x4u</span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7ed95a5dfedb8c8e28339041b7783b31"> 3667</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND2_SHIFT                 2</span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaec01eb7138d6ab47f91932de923a2bdd"> 3668</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND3_MASK                  0x8u</span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3760822721ca7d88069f7a81da36f809"> 3669</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND3_SHIFT                 3</span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9d85cb32c7aca8f89b757cd84d705e9e"> 3670</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND4_MASK                  0x10u</span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab2536b9de2f1373a1469d816b8043a6d"> 3671</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND4_SHIFT                 4</span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga90637bad5b91d14e7af3218c2e9044e0"> 3672</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND5_MASK                  0x20u</span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa4820cd94daae75b1d798222e2d7e2cf"> 3673</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND5_SHIFT                 5</span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0b11fb0bba8cb78429cc4826b82358b1"> 3674</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND6_MASK                  0x40u</span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8e87146dd471dfac1c9b7f1c5725f10b"> 3675</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND6_SHIFT                 6</span></div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa6350a35ac3bc2b7e66bbb91a0fa8b9d"> 3676</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND7_MASK                  0x80u</span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8536004c28881390298071ed6e60df48"> 3677</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND7_SHIFT                 7</span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab0d93f2fe3d6efb485bba0ed1a7e5aec"> 3678</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND8_MASK                  0x100u</span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafef0e6dc644369e9a4fd7858ec6b242d"> 3679</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND8_SHIFT                 8</span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga46f4fdfde091c3b7b723286cb632fd73"> 3680</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND9_MASK                  0x200u</span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga529e8cc2304d9cea0c3b6f8252eeac4a"> 3681</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND9_SHIFT                 9</span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad27f8da139c67a8a3b93d443b641dd1d"> 3682</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND10_MASK                 0x400u</span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabca597cdbc52f88130ab13c72d047657"> 3683</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND10_SHIFT                10</span></div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga51b2644d6ade462bebaae249fe11f89b"> 3684</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND11_MASK                 0x800u</span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafc17410ea00dcbc753eb4f900edce1e1"> 3685</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND11_SHIFT                11</span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9d5252287a925cac9af288dd64777004"> 3686</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND12_MASK                 0x1000u</span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1c53ed4d054368298f6679a0428c9d75"> 3687</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND12_SHIFT                12</span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7020b8593e10611a356e186f27203236"> 3688</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND13_MASK                 0x2000u</span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7b96188c0b41174685c050b4c6c65e23"> 3689</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND13_SHIFT                13</span></div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafee2bcb6dd7c7df0cfda563fec4ac23f"> 3690</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND14_MASK                 0x4000u</span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9cda793e37ef0a15b38d483ee99ac550"> 3691</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND14_SHIFT                14</span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9058b74adb69075ad3fff1760c32339f"> 3692</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND15_MASK                 0x8000u</span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae890e6dcf8ab6b3e54b397bcdb02a687"> 3693</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND15_SHIFT                15</span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga684cd3d2aacdc8e0190e94e3171d11e5"> 3694</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND16_MASK                 0x10000u</span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9749478423849ad51523ac1620bb3613"> 3695</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND16_SHIFT                16</span></div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf2659b46d5d9c3fd79ca8f2459f85e5e"> 3696</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND17_MASK                 0x20000u</span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf7b119c8507f2c68099f82a21191ec8f"> 3697</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND17_SHIFT                17</span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaeb056b06ea673a36c0668609aa2b5429"> 3698</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND18_MASK                 0x40000u</span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0d69ef0706d76fcda2c723255060c413"> 3699</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND18_SHIFT                18</span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gada49f8082e4c597bab2cd511e37be5a3"> 3700</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND19_MASK                 0x80000u</span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa0e63343e2eff0c67356fce25bfbffcd"> 3701</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND19_SHIFT                19</span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3134a3b048a677d2bae8a617d29f1d4c"> 3702</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND20_MASK                 0x100000u</span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gacdaa2cee9af15389bce4b98f565ecff9"> 3703</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND20_SHIFT                20</span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga139c52aed9f13266dcbcd4a35062ad9d"> 3704</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND21_MASK                 0x200000u</span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga197f79ac8c0c2d547290f6ea241935ce"> 3705</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND21_SHIFT                21</span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaec1907fa7093046e45963c4df83bb654"> 3706</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND22_MASK                 0x400000u</span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0467f3dda1ea857f515adcb12229f645"> 3707</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND22_SHIFT                22</span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0792ed0c9fa0fe4f66d3788dae1ff0a7"> 3708</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND23_MASK                 0x800000u</span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0db3b5547705baa260e90b4af6fba4e6"> 3709</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND23_SHIFT                23</span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad39d3479ec277667d39901e03be03549"> 3710</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND24_MASK                 0x1000000u</span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6f9300a78809d286be3f5cefcec11d1a"> 3711</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND24_SHIFT                24</span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9a87841546e02b3663c176acc675e487"> 3712</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND25_MASK                 0x2000000u</span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga536c723e540866816f6d880e2d584885"> 3713</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND25_SHIFT                25</span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9e51fcc3ff6e7fcaf81ecbef7707e20c"> 3714</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND26_MASK                 0x4000000u</span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga657bd2af6a0f6582089c1a97885c483d"> 3715</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND26_SHIFT                26</span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0178c55b7023bc98079d5453a8459f5c"> 3716</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND27_MASK                 0x8000000u</span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa75d4162cb20140c58c7e6a9a6cd244e"> 3717</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND27_SHIFT                27</span></div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga056bf976f30a1a25cd15632ad8bea77a"> 3718</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND28_MASK                 0x10000000u</span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3408d12a544213de0a51da980b630103"> 3719</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND28_SHIFT                28</span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad26492cb22f95a48d13ba9f63af51482"> 3720</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND29_MASK                 0x20000000u</span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac7e9279ab315d663b8584ac1d8d46b66"> 3721</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND29_SHIFT                29</span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga742b5481c4ffee9beb01334f7788f0b2"> 3722</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND30_MASK                 0x40000000u</span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1f8e92056d3c1870e25416ea68f736dc"> 3723</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND30_SHIFT                30</span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0cb0970f1e920f2abb4d4e82379c1355"> 3724</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND31_MASK                 0x80000000u</span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6b5fb4e0d86798967c73141e1bd285d9"> 3725</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND31_SHIFT                31</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment">/* IP Bit Fields */</span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6cee347aa0bb97ccc21803927e8d30eb"> 3727</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_0_MASK                       0xC0u</span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaef770ca3c368b767bc1210e8363ff0f7"> 3728</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_0_SHIFT                      6</span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga609b78ced3f231e068404111f7f6c091"> 3729</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_0_SHIFT))&amp;NVIC_IP_PRI_0_MASK)</span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf2a6877536fd82000d2715df7092b410"> 3730</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_28_MASK                      0xC0u</span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0c17fc2a8ba9c9a060fa8633ce2d58ce"> 3731</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_28_SHIFT                     6</span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaaf11725cf45f767ae44be6f537a577d8"> 3732</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_28(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_28_SHIFT))&amp;NVIC_IP_PRI_28_MASK)</span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf800b7cfd31d334c41925283abeeaeb6"> 3733</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_24_MASK                      0xC0u</span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga82be7fed090f8f1ab5a01f2fdfd334b4"> 3734</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_24_SHIFT                     6</span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7419dc7b30b23246e46a5939a998a620"> 3735</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_24(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_24_SHIFT))&amp;NVIC_IP_PRI_24_MASK)</span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga98b67c16495a2086981414f7be52c196"> 3736</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_20_MASK                      0xC0u</span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5ec9fa6126f0d654ba4ca6268f010360"> 3737</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_20_SHIFT                     6</span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab28da0ede0bca31facd4980e046ca321"> 3738</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_20(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_20_SHIFT))&amp;NVIC_IP_PRI_20_MASK)</span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad9d53a724bb3444439b236ad42d98266"> 3739</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_4_MASK                       0xC0u</span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga06c5d2803f46b7145c7369ad34ce864b"> 3740</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_4_SHIFT                      6</span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga22846942dac231dd77494429e526f25a"> 3741</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_4_SHIFT))&amp;NVIC_IP_PRI_4_MASK)</span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab2866da6e20a3704e6a7bf5c044414db"> 3742</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_16_MASK                      0xC0u</span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8c12a02af6fcba3c5a923613aaf0cac9"> 3743</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_16_SHIFT                     6</span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2d18745ecc90bae0ccf2e0f284dcc75a"> 3744</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_16(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_16_SHIFT))&amp;NVIC_IP_PRI_16_MASK)</span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga51ce88956f81659d9a1adb5bc13f2775"> 3745</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_12_MASK                      0xC0u</span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac11a0fc7986b861dd44c4d4d3cdc2b50"> 3746</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_12_SHIFT                     6</span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa331603e6a43db4a42779e85e3525f2e"> 3747</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_12(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_12_SHIFT))&amp;NVIC_IP_PRI_12_MASK)</span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga909049e7c2fb5096158e358b6705c626"> 3748</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_8_MASK                       0xC0u</span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaeb17cee4dd52ffd4c4846ea19af863e0"> 3749</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_8_SHIFT                      6</span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1142c83caaad0b88cd0872c563f9a703"> 3750</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_8(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_8_SHIFT))&amp;NVIC_IP_PRI_8_MASK)</span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga96377193746acdc9f77fef1aa939d7e8"> 3751</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_13_MASK                      0xC000u</span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3f0d1e7120ac37c4a4b926c8d770f3bf"> 3752</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_13_SHIFT                     14</span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga291878c83b67a7100c72831522641ee2"> 3753</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_13(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_13_SHIFT))&amp;NVIC_IP_PRI_13_MASK)</span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga259260406aa11f2b8002e534df7b795e"> 3754</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_21_MASK                      0xC000u</span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabe52ee1ab77a911455477981fc660657"> 3755</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_21_SHIFT                     14</span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab11f938f689915485f648d5eb660fc95"> 3756</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_21(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_21_SHIFT))&amp;NVIC_IP_PRI_21_MASK)</span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga814cd4772457cb9ecbbca3e920fd137e"> 3757</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_29_MASK                      0xC000u</span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga04e4114079b0bdec123a9ec1cbf753ac"> 3758</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_29_SHIFT                     14</span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga48db3154d51edebe377f4b418387ff0e"> 3759</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_29(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_29_SHIFT))&amp;NVIC_IP_PRI_29_MASK)</span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0c51910ba3a4a9024cc9ad093faac6c2"> 3760</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_1_MASK                       0xC000u</span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9e589d5827b433115674feea8762dc20"> 3761</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_1_SHIFT                      14</span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga30c64aba1591d2323efebc5e02c2edbd"> 3762</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_1_SHIFT))&amp;NVIC_IP_PRI_1_MASK)</span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2eade430981b179a17768ad0d883efa4"> 3763</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_9_MASK                       0xC000u</span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga95c8fd016e14f74793bc8f6f684bf9ba"> 3764</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_9_SHIFT                      14</span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga46f96d4bba13f61a04ea362f06e08c51"> 3765</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_9(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_9_SHIFT))&amp;NVIC_IP_PRI_9_MASK)</span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga42b43819366cf7b9ff66a3d10552d4d9"> 3766</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_17_MASK                      0xC000u</span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf8c324fcf89139439812f93d33586403"> 3767</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_17_SHIFT                     14</span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga36413ec8d2f765be27c81ce4ce5970e0"> 3768</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_17(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_17_SHIFT))&amp;NVIC_IP_PRI_17_MASK)</span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab5fb432f1775a7bf1f198328f66009d3"> 3769</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_25_MASK                      0xC000u</span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9ee6ca77dddd98a4fa7e773cdec250fa"> 3770</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_25_SHIFT                     14</span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaafba80f86264d7b1e9a5b1e0fe6d1a24"> 3771</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_25(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_25_SHIFT))&amp;NVIC_IP_PRI_25_MASK)</span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga480e53d7e2d091174c03809cbbea3b68"> 3772</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_5_MASK                       0xC000u</span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga14b2c9a7ea14a343605d020edd9f186a"> 3773</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_5_SHIFT                      14</span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8067ec472d887da2e51f5abdd433d7fb"> 3774</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_5(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_5_SHIFT))&amp;NVIC_IP_PRI_5_MASK)</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga020ccac56651e055f659cbcc0387d0b2"> 3775</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_2_MASK                       0xC00000u</span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9ecbd3ab4a0623c8001df6917c2764b2"> 3776</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_2_SHIFT                      22</span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaaf8fe41995f4de6e7581515387b1bd91"> 3777</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_2_SHIFT))&amp;NVIC_IP_PRI_2_MASK)</span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab53749f36c450457fd446a1711f69c13"> 3778</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_26_MASK                      0xC00000u</span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga40e00b75ebe69a73a1ee9a41ef0c3d9b"> 3779</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_26_SHIFT                     22</span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1847fa23291925bde4ad9f5372f2bbaa"> 3780</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_26(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_26_SHIFT))&amp;NVIC_IP_PRI_26_MASK)</span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga99c3d327033fb0d1f9bdbef784ebe3ed"> 3781</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_18_MASK                      0xC00000u</span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa24809c00c9d32beee7171f4a75221e8"> 3782</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_18_SHIFT                     22</span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2935915adf44a9c8c5abca1b4f7f294e"> 3783</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_18(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_18_SHIFT))&amp;NVIC_IP_PRI_18_MASK)</span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaae46d51a7882de8b512f0c0a8c659d40"> 3784</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_14_MASK                      0xC00000u</span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae17887a1fece9545657814829b6a8f91"> 3785</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_14_SHIFT                     22</span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga026420f82376ee0c45e2c2d9dea71a7d"> 3786</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_14(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_14_SHIFT))&amp;NVIC_IP_PRI_14_MASK)</span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6be8bfca245e377fed6f71e809698c82"> 3787</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_6_MASK                       0xC00000u</span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga95bad88287c49846044bc97959a7d7a3"> 3788</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_6_SHIFT                      22</span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga22e235287a8d0ab41a3cc31952db86c0"> 3789</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_6(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_6_SHIFT))&amp;NVIC_IP_PRI_6_MASK)</span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga713bbc46d505c895fc20c8b0ea74f8dd"> 3790</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_30_MASK                      0xC00000u</span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga18e47397c19f9f734a16ab82ab12a5a1"> 3791</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_30_SHIFT                     22</span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2dd1856080ade3eaf847fdf4af612aea"> 3792</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_30(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_30_SHIFT))&amp;NVIC_IP_PRI_30_MASK)</span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga49a77ec05b40887c0ddc3ce4e47b72a8"> 3793</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_22_MASK                      0xC00000u</span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga07ca207cbc1ff96a08afe00a45264736"> 3794</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_22_SHIFT                     22</span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga07f74f343ce561e9caf4106b285f7927"> 3795</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_22(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_22_SHIFT))&amp;NVIC_IP_PRI_22_MASK)</span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9ad4afcd0277480b20a701370219cea6"> 3796</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_10_MASK                      0xC00000u</span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga48e92ec7aa1b11d5fd492338b748eaa4"> 3797</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_10_SHIFT                     22</span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaac38ad6bf44874ec9a7ffabce2ade735"> 3798</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_10(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_10_SHIFT))&amp;NVIC_IP_PRI_10_MASK)</span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga49365dc3aff91af04da530f7f6bec195"> 3799</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_31_MASK                      0xC0000000u</span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa85a48e57435dc20f2f4addac07495fb"> 3800</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_31_SHIFT                     30</span></div><div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad899ec0e9af2c1f5ef93f54a31e97b3c"> 3801</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_31(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_31_SHIFT))&amp;NVIC_IP_PRI_31_MASK)</span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga61474f269718967669f977cab7bd1390"> 3802</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_27_MASK                      0xC0000000u</span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9cf132334a204ff4f6a55bc12ed41853"> 3803</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_27_SHIFT                     30</span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6fe13510b74dae85eb25fefc7eaed7dd"> 3804</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_27(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_27_SHIFT))&amp;NVIC_IP_PRI_27_MASK)</span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae8ec204dbf1e1b4cb8231ae35dd8c9e9"> 3805</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_23_MASK                      0xC0000000u</span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac90bf47a30adde534ef2a3ab6b79f77f"> 3806</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_23_SHIFT                     30</span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5d8180d6ef5d39d0726b35141c024671"> 3807</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_23(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_23_SHIFT))&amp;NVIC_IP_PRI_23_MASK)</span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa6eb455f6bfa8fcb95723cf8086c14f3"> 3808</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_3_MASK                       0xC0000000u</span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5bc982719d99986693dcc1bc4d72446e"> 3809</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_3_SHIFT                      30</span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga89f959b5cf4359b783ec924f1546486b"> 3810</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_3_SHIFT))&amp;NVIC_IP_PRI_3_MASK)</span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7d7c0405750d75219f0fe0e3c5f48a26"> 3811</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_19_MASK                      0xC0000000u</span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga776c73ffc75170acf87f8bb3cf86ba6a"> 3812</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_19_SHIFT                     30</span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7bfc5eab0b9ee859499ec94e3e6f013c"> 3813</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_19(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_19_SHIFT))&amp;NVIC_IP_PRI_19_MASK)</span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad864335f4d314be1c523a3c03ccfb7fb"> 3814</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_15_MASK                      0xC0000000u</span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga184d91d952f768db5f9df425bc4e2d5a"> 3815</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_15_SHIFT                     30</span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad0be8ba0b1ecdf89e20b86826ef2ebb3"> 3816</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_15(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_15_SHIFT))&amp;NVIC_IP_PRI_15_MASK)</span></div><div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6bc8292c72e770b70906d30e2c712e38"> 3817</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_11_MASK                      0xC0000000u</span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga55c83c35b77e5394b26be4a54a25df8b"> 3818</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_11_SHIFT                     30</span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6ec327325eeba677d3c0953a20c55401"> 3819</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_11(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_11_SHIFT))&amp;NVIC_IP_PRI_11_MASK)</span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1d7995d831b131dbed99ada825f4bf1f"> 3820</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_7_MASK                       0xC0000000u</span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafa47835b72c6f2edc9c836e65d784669"> 3821</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_7_SHIFT                      30</span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf741976c8c836272df3f69f1d90bd0b9"> 3822</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_7(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_7_SHIFT))&amp;NVIC_IP_PRI_7_MASK)</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160; <span class="comment">/* end of group NVIC_Register_Masks */</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;</div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="comment">/* NVIC - Peripheral instance base addresses */</span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___n_v_i_c___peripheral.html#ga28f0a055d0c218e16d1fc7b13ff0caa5"> 3831</a></span>&#160;<span class="preprocessor">#define NVIC_BASE_PTR                            ((NVIC_MemMapPtr)0xE000E100u)</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;</div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___n_v_i_c___peripheral.html#ga25b6ce0c871e09199e515cbb1716fe26"> 3833</a></span>&#160;<span class="preprocessor">#define NVIC_BASE_PTRS                           { NVIC_BASE_PTR }</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="comment">   -- NVIC - Register accessor macros</span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">/* NVIC - Register instance definitions */</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="comment">/* NVIC */</span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga92dfdc731185ed7507e681aa6f7d3f7e"> 3847</a></span>&#160;<span class="preprocessor">#define NVIC_ISER                                NVIC_ISER_REG(NVIC_BASE_PTR)</span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaac08461a730870d217b9b5780d3dbf87"> 3848</a></span>&#160;<span class="preprocessor">#define NVIC_ICER                                NVIC_ICER_REG(NVIC_BASE_PTR)</span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaa7a7ca0965a19d1699a100ce89629701"> 3849</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR                                NVIC_ISPR_REG(NVIC_BASE_PTR)</span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga722050a4b38a5d1ca0ff6fe3cc3bd2d6"> 3850</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR                                NVIC_ICPR_REG(NVIC_BASE_PTR)</span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaa26e25813c32e9797c4e43a223e6f20e"> 3851</a></span>&#160;<span class="preprocessor">#define NVIC_IPR0                                NVIC_IP_REG(NVIC_BASE_PTR,0)</span></div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaea31ee09a6c16a6000123d7b2285b9df"> 3852</a></span>&#160;<span class="preprocessor">#define NVIC_IPR1                                NVIC_IP_REG(NVIC_BASE_PTR,1)</span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gae653779b3f436e52d1ecdd66bc855933"> 3853</a></span>&#160;<span class="preprocessor">#define NVIC_IPR2                                NVIC_IP_REG(NVIC_BASE_PTR,2)</span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gac33f3f5d21cbb95316076b1b288387ac"> 3854</a></span>&#160;<span class="preprocessor">#define NVIC_IPR3                                NVIC_IP_REG(NVIC_BASE_PTR,3)</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga2f5750fd7f9ff72cda865eb7192afae3"> 3855</a></span>&#160;<span class="preprocessor">#define NVIC_IPR4                                NVIC_IP_REG(NVIC_BASE_PTR,4)</span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga86802cec04cf0988062781f67bcaad9a"> 3856</a></span>&#160;<span class="preprocessor">#define NVIC_IPR5                                NVIC_IP_REG(NVIC_BASE_PTR,5)</span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga0986846cc9f1bf5c816ec885eda9aed8"> 3857</a></span>&#160;<span class="preprocessor">#define NVIC_IPR6                                NVIC_IP_REG(NVIC_BASE_PTR,6)</span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaef45ccd66db0bd808d945cdfa64d622b"> 3858</a></span>&#160;<span class="preprocessor">#define NVIC_IPR7                                NVIC_IP_REG(NVIC_BASE_PTR,7)</span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment">/* NVIC - Register array accessors */</span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaf1f0534e262976cb2ae04360e5a226a2"> 3861</a></span>&#160;<span class="preprocessor">#define NVIC_IP(index)                           NVIC_IP_REG(NVIC_BASE_PTR,index)</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160; <span class="comment">/* end of group NVIC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;</div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160; <span class="comment">/* end of group NVIC_Peripheral */</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment">   -- OSC</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;</div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="struct_o_s_c___mem_map.html"> 3883</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_o_s_c___mem_map.html">OSC_MemMap</a> {</div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="struct_o_s_c___mem_map.html#a33c47d54cdd44fb7e84b19e407383748"> 3884</a></span>&#160;  uint8_t <a class="code" href="struct_o_s_c___mem_map.html#a33c47d54cdd44fb7e84b19e407383748">CR</a>;                                      </div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___o_s_c___peripheral.html#gaaa685163f549fdf24c28ec9b400310b5">OSC_MemMapPtr</a>;</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="comment">/* OSC - Register accessors */</span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group___o_s_c___register___accessor___macros.html#gabcb7eab28c1f1c1d2b742a84f826de10"> 3898</a></span>&#160;<span class="preprocessor">#define OSC_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;</div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="comment">   -- OSC Register Masks</span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;</div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga8c73f0e22875a434f8031986a9e5f8b4"> 3915</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_MASK                        0x1u</span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga4bcf6535cd7e7c4ff935f6b544ca3f9a"> 3916</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       0</span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga1a5a0db08efaf66c34caf98136cbec11"> 3917</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_MASK                         0x2u</span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga6f17376a1571a200e55cac51d1358503"> 3918</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        1</span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga18f4104a5a6c0d94f0592ee06732fe03"> 3919</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_MASK                         0x4u</span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gab1724a5b1e96efb22e48a9478ae8cf25"> 3920</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        2</span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga94a8b0e48d18793bde1a3aaaea44b92c"> 3921</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_MASK                         0x8u</span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga0ec9adaf1ca3ec309f1a2c2fd37d3f4d"> 3922</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        3</span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga3024913f44011d333c6f48ddb00fbf9d"> 3923</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     0x20u</span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gac1b9c5d7f156f1792255204dae816aba"> 3924</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    5</span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gab96140627de270278cbdfc81fbef63fc"> 3925</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      0x80u</span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga56f4aa6f215268327accda5434671187"> 3926</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     7</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160; <span class="comment">/* end of group OSC_Register_Masks */</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;</div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="comment">/* OSC - Peripheral instance base addresses */</span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral.html#gaab1618c69a91b2e5d3385139b5b566f0"> 3935</a></span>&#160;<span class="preprocessor">#define OSC0_BASE_PTR                            ((OSC_MemMapPtr)0x40065000u)</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;</div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral.html#ga46f69fcb9d660e18b5cbf51adbbcec78"> 3937</a></span>&#160;<span class="preprocessor">#define OSC_BASE_PTRS                            { OSC0_BASE_PTR }</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;</div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;</div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="comment">/* OSC - Register instance definitions */</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="comment">/* OSC0 */</span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___o_s_c___register___accessor___macros.html#ga55e7ae8d61b1c66e1c673163c8c0a10e"> 3951</a></span>&#160;<span class="preprocessor">#define OSC0_CR                                  OSC_CR_REG(OSC0_BASE_PTR)</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;</div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160; <span class="comment">/* end of group OSC_Peripheral */</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="comment">   -- PIT</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;</div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html"> 3973</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_i_t___mem_map.html">PIT_MemMap</a> {</div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#ab603c8e2ca1916ef6262af4b6a969e17"> 3974</a></span>&#160;  uint32_t <a class="code" href="struct_p_i_t___mem_map.html#ab603c8e2ca1916ef6262af4b6a969e17">MCR</a>;                                    </div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#a3964851a29318d7b51030db55fb714ae"> 3975</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[220];</div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#a2da67bf5ea0ee321d9a89500436061c6"> 3976</a></span>&#160;  uint32_t <a class="code" href="struct_p_i_t___mem_map.html#a2da67bf5ea0ee321d9a89500436061c6">LTMR64H</a>;                                </div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#ab3f43f5df1b7776759e6497948c4e17f"> 3977</a></span>&#160;  uint32_t <a class="code" href="struct_p_i_t___mem_map.html#ab3f43f5df1b7776759e6497948c4e17f">LTMR64L</a>;                                </div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#a53762b5329df1577d65fb443ec732a11"> 3978</a></span>&#160;  uint8_t RESERVED_1[24];</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#adffd273f683cea4a7f0aecbf45b2ea84"> 3980</a></span>&#160;    uint32_t <a class="code" href="struct_p_i_t___mem_map.html#adffd273f683cea4a7f0aecbf45b2ea84">LDVAL</a>;                                  </div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#af56425bca4f0078ab391a3e623073ce1"> 3981</a></span>&#160;    uint32_t <a class="code" href="struct_p_i_t___mem_map.html#af56425bca4f0078ab391a3e623073ce1">CVAL</a>;                                   </div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#a08ca8a896322049f4b82825f4b0ba6ee"> 3982</a></span>&#160;    uint32_t <a class="code" href="struct_p_i_t___mem_map.html#a08ca8a896322049f4b82825f4b0ba6ee">TCTRL</a>;                                  </div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#a99ca085350eab8581351ff32448cde09"> 3983</a></span>&#160;    uint32_t <a class="code" href="struct_p_i_t___mem_map.html#a99ca085350eab8581351ff32448cde09">TFLG</a>;                                   </div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;  } CHANNEL[2];</div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___p_i_t___peripheral.html#ga4efe9d2676c775562cb282254af9a937">PIT_MemMapPtr</a>;</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;</div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="comment">/* PIT - Register accessors */</span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga01f1ee5f7f451b1f6f7f1b3549c63303"> 3998</a></span>&#160;<span class="preprocessor">#define PIT_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga374ce53fa45b4b86f5245c6c49adf73b"> 3999</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H_REG(base)                    ((base)-&gt;LTMR64H)</span></div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga992193153e2d2e13ea243b0045d20528"> 4000</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L_REG(base)                    ((base)-&gt;LTMR64L)</span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gaa1c49ea81e45e7ae3407b2b804432381"> 4001</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_REG(base,index)                ((base)-&gt;CHANNEL[index].LDVAL)</span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gaac9edbb5229fcbcd8d71f5fdeab96590"> 4002</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_REG(base,index)                 ((base)-&gt;CHANNEL[index].CVAL)</span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gaa338edf83b961108a6dcdd43c80ed8c6"> 4003</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_REG(base,index)                ((base)-&gt;CHANNEL[index].TCTRL)</span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gae38fd2f9c8baca1504582bc5f3973932"> 4004</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_REG(base,index)                 ((base)-&gt;CHANNEL[index].TFLG)</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;</div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment">   -- PIT Register Masks</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;</div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga8149a0bb21843632dd4528b540480ba7"> 4021</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         0x1u</span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga500ccd29eaebc20aa853e7bbb23e3c0c"> 4022</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        0</span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga024258b2c23ff75f3e161e56adbbe733"> 4023</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_MASK                        0x2u</span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga7ddcd16550ff71e4ee5ac48022ae6fb6"> 4024</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       1</span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="comment">/* LTMR64H Bit Fields */</span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga2f52ce484f53348d406fae4b3cac7fdf"> 4026</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf355862db7eafd261031477364a6ef8d"> 4027</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_SHIFT                    0</span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gad3b13100c85d855043c5f19494f33c2d"> 4028</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LTMR64H_LTH_SHIFT))&amp;PIT_LTMR64H_LTH_MASK)</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="comment">/* LTMR64L Bit Fields */</span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gab7337206a85c605ed0ea16b77df99e1a"> 4030</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga773e29842f6f049c17bf141d4cc4fc87"> 4031</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_SHIFT                    0</span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga42ab7207419fd5b7721cd01ea1d08a79"> 4032</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LTMR64L_LTL_SHIFT))&amp;PIT_LTMR64L_LTL_MASK)</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment">/* LDVAL Bit Fields */</span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gab7929b3b8a0c170a50f57d97face5365"> 4034</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga463855d2b42de901bad9bea868f4f48b"> 4035</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      0</span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga1aa1b498b2c8f1a14d095370a7ddf9a6"> 4036</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LDVAL_TSV_SHIFT))&amp;PIT_LDVAL_TSV_MASK)</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="comment">/* CVAL Bit Fields */</span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga2810b877338372cb9b9d944b206c08d3"> 4038</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga28753a1a45034ccd34e052faa3e02ff0"> 4039</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       0</span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga00291ae8d045c0b0f199d8950c7e453a"> 4040</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_CVAL_TVL_SHIFT))&amp;PIT_CVAL_TVL_MASK)</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="comment">/* TCTRL Bit Fields */</span></div><div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga1099670711f996f5fa84e33bbfe794b2"> 4042</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       0x1u</span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga0080137ff0378087f08cc12fd10b3e1f"> 4043</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      0</span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga99639aabcac1d6042d14e7893d00bf67"> 4044</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       0x2u</span></div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gae21aee9e81741a924c9f2824fbc5775b"> 4045</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      1</span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga734e2e947c649d50b9ca46405e451c2b"> 4046</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_MASK                       0x4u</span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga9a1c8aa25a05c9b2c9503a003fa8d24d"> 4047</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_SHIFT                      2</span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="comment">/* TFLG Bit Fields */</span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga9de8d708b43c9ca35df26c7b43f09769"> 4049</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        0x1u</span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf6f5ddca2193ed04bc61bc3e899f5ced"> 4050</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       0</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160; <span class="comment">/* end of group PIT_Register_Masks */</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;</div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;</div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral.html#ga70be45f58402a8e6d2ce4df7b23aa41c"> 4059</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTR                             ((PIT_MemMapPtr)0x40037000u)</span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;</div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral.html#ga403e0ed71b80cfe3e085fe6b56b5eff0"> 4061</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTRS                            { PIT_BASE_PTR }</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;</div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;</div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="comment">/* PIT - Register instance definitions */</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment">/* PIT */</span></div><div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gad6118acee6a1de4d21ceaae97156642b"> 4075</a></span>&#160;<span class="preprocessor">#define PIT_MCR                                  PIT_MCR_REG(PIT_BASE_PTR)</span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga48f7990fb994d993f7e3fda0293b0ccc"> 4076</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H                              PIT_LTMR64H_REG(PIT_BASE_PTR)</span></div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gad74feae96488d1c1ae3c92af5e546359"> 4077</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L                              PIT_LTMR64L_REG(PIT_BASE_PTR)</span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga7ec0541e320eaa3953407fd3f8ff3a89"> 4078</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL0                               PIT_LDVAL_REG(PIT_BASE_PTR,0)</span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga1dac4545eedde3892dc8e7ae0cccef12"> 4079</a></span>&#160;<span class="preprocessor">#define PIT_CVAL0                                PIT_CVAL_REG(PIT_BASE_PTR,0)</span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga69451042c98e3686ff97b19ac3286c92"> 4080</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL0                               PIT_TCTRL_REG(PIT_BASE_PTR,0)</span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gae2b298ddb758a7dc16ce719dcb63f708"> 4081</a></span>&#160;<span class="preprocessor">#define PIT_TFLG0                                PIT_TFLG_REG(PIT_BASE_PTR,0)</span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga732e39dd7d06bdb77860245b0df7ddab"> 4082</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL1                               PIT_LDVAL_REG(PIT_BASE_PTR,1)</span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga05f8f179370194321ac462f64c522f1b"> 4083</a></span>&#160;<span class="preprocessor">#define PIT_CVAL1                                PIT_CVAL_REG(PIT_BASE_PTR,1)</span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga9d54d5e1171b4a28c37378ef1c1ae68b"> 4084</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL1                               PIT_TCTRL_REG(PIT_BASE_PTR,1)</span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga5d7ccc39277323f8ca60edc409365aea"> 4085</a></span>&#160;<span class="preprocessor">#define PIT_TFLG1                                PIT_TFLG_REG(PIT_BASE_PTR,1)</span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="comment">/* PIT - Register array accessors */</span></div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga20130f3194e1cc2dfe6a6e863cac6bb0"> 4088</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL(index)                         PIT_LDVAL_REG(PIT_BASE_PTR,index)</span></div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga83f3e2fa179556c64aec46ba2a4ff9c2"> 4089</a></span>&#160;<span class="preprocessor">#define PIT_CVAL(index)                          PIT_CVAL_REG(PIT_BASE_PTR,index)</span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga8208039ad04ced0f69ccc2cf4efd8e67"> 4090</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL(index)                         PIT_TCTRL_REG(PIT_BASE_PTR,index)</span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga8a2ba0e5f954639237f66f2613c60023"> 4091</a></span>&#160;<span class="preprocessor">#define PIT_TFLG(index)                          PIT_TFLG_REG(PIT_BASE_PTR,index)</span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160; <span class="comment">/* end of group PIT_Peripheral */</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;</div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;</div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="comment">   -- PMC</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;</div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="struct_p_m_c___mem_map.html"> 4113</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_m_c___mem_map.html">PMC_MemMap</a> {</div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="struct_p_m_c___mem_map.html#a6f2f8cc9aa750a607962dfba64acf50e"> 4114</a></span>&#160;  uint8_t <a class="code" href="struct_p_m_c___mem_map.html#a6f2f8cc9aa750a607962dfba64acf50e">LVDSC1</a>;                                  </div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="struct_p_m_c___mem_map.html#a63e1dd6700199a875c987cca4676b084"> 4115</a></span>&#160;  uint8_t <a class="code" href="struct_p_m_c___mem_map.html#a63e1dd6700199a875c987cca4676b084">LVDSC2</a>;                                  </div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="struct_p_m_c___mem_map.html#a9786fdb50c1bad04aedb8b090e2eaddf"> 4116</a></span>&#160;  uint8_t <a class="code" href="struct_p_m_c___mem_map.html#a9786fdb50c1bad04aedb8b090e2eaddf">REGSC</a>;                                   </div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___p_m_c___peripheral.html#ga0e73f22a2fa26cbb012851719e34812e">PMC_MemMapPtr</a>;</div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;</div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;</div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="comment">/* PMC - Register accessors */</span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#gaf6a5650ee275b48943fd2a5f0845be4e"> 4130</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_REG(base)                     ((base)-&gt;LVDSC1)</span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#ga691e6102ace21a6b54fabd256c5f0d7b"> 4131</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_REG(base)                     ((base)-&gt;LVDSC2)</span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#ga56808559a3b60498b6604642202faaea"> 4132</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REG(base)                      ((base)-&gt;REGSC)</span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="comment">   -- PMC Register Masks</span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;</div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga777eada2a526d88569a30323e9d3e1d3"> 4149</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     0x3u</span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaaf45daa6de387f93bc57f1218ab17a16"> 4150</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    0</span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gae2cf4048ec29cc1a54349d8bc18e27e4"> 4151</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDV_SHIFT))&amp;PMC_LVDSC1_LVDV_MASK)</span></div><div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad771f87e373907e3ef60e5fa31001fad"> 4152</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga056ca878a20782f5bf65b3be3e98581d"> 4153</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4</span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1e7518c88ea0037d099124a643788363"> 4154</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div><div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga30ca240c9254a7e76123a3cf2bfdc40e"> 4155</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5</span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga65d04677ca16ad916563d6673cb8ecaa"> 4156</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga56654042b7934ca0e6c51f21db7d1201"> 4157</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6</span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga44ae12d2d3e732cd25a897092a7e9ada"> 4158</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga75efd4534766aaa126efff96d241de61"> 4159</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div><div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaab1198a446bb9b8412589eeb12311666"> 4161</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     0x3u</span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gabd2e288b833d9e66c422b814dc7b5f03"> 4162</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    0</span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4599ee84bb111c3f42a8613447ca823d"> 4163</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWV_SHIFT))&amp;PMC_LVDSC2_LVWV_MASK)</span></div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3a9de69524d99d6ec8985d211bc7861d"> 4164</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaf5cb9cf53bade8254aa7749b5eb36eff"> 4165</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5</span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8b0c8bcad4d38e6ff797e9bc3d9db6d7"> 4166</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga99ad1d373a7be7591a7ee3577bed5374"> 4167</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6</span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga34187b0598a3e166a457818770a616d4"> 4168</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8bcfb9fc5fd4a92164b2aa6cdb6db77e"> 4169</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga98cf5c98c133e20fb620faa6ca29d98e"> 4171</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      0x1u</span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga2e23aa8155158c86fc53ccd8baccf24d"> 4172</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     0</span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab830f2c82eef6d0db7caab8ee5689ba6"> 4173</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    0x4u</span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga06b4e6d970f2610a635c92bb1270541d"> 4174</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   2</span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga35ced6f0f133b2d5892bdcba3e0b2832"> 4175</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_MASK                    0x8u</span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad2b9b6ce6aa455e8607fd3c2d1647544"> 4176</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_SHIFT                   3</span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga7e1520a56f4d2675018d5efaa9492f19"> 4177</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_MASK                      0x10u</span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab43d258e6864ee3a7a728de1d720f6fe"> 4178</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_SHIFT                     4</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;</div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;</div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral.html#gaf32df9f1096263f10a5e8978a338b2ac"> 4187</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTR                             ((PMC_MemMapPtr)0x4007D000u)</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;</div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral.html#ga4bcd62643d597f7230f9c1e3d03caaa7"> 4189</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTRS                            { PMC_BASE_PTR }</span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;</div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="comment">/* PMC - Register instance definitions */</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="comment">/* PMC */</span></div><div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#gae9e90b7b2d3c4f5e0950d074fecb2798"> 4203</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1                               PMC_LVDSC1_REG(PMC_BASE_PTR)</span></div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#ga921b48d20e5bc7e7353ac2f59c8135ba"> 4204</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2                               PMC_LVDSC2_REG(PMC_BASE_PTR)</span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#gad80edb8f69da1769b7367108d8c4f9be"> 4205</a></span>&#160;<span class="preprocessor">#define PMC_REGSC                                PMC_REGSC_REG(PMC_BASE_PTR)</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;</div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160; <span class="comment">/* end of group PMC_Peripheral */</span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;</div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;</div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="comment">   -- PORT</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;</div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html"> 4227</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_o_r_t___mem_map.html">PORT_MemMap</a> {</div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#ad806aad894fe96382a78c6119527d0e8"> 4228</a></span>&#160;  uint32_t PCR[32];                                </div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#a6e7a9e797813e20f3c1719d92158e1c9"> 4229</a></span>&#160;  uint32_t <a class="code" href="struct_p_o_r_t___mem_map.html#a6e7a9e797813e20f3c1719d92158e1c9">GPCLR</a>;                                  </div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#afad5aeb555260e7012ee2201815668a2"> 4230</a></span>&#160;  uint32_t <a class="code" href="struct_p_o_r_t___mem_map.html#afad5aeb555260e7012ee2201815668a2">GPCHR</a>;                                  </div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#a33a1c574e559dc57bb2fc28166bf6341"> 4231</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[24];</div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#a5c88289be439e694726a8c11ae0059fc"> 4232</a></span>&#160;  uint32_t <a class="code" href="struct_p_o_r_t___mem_map.html#a5c88289be439e694726a8c11ae0059fc">ISFR</a>;                                   </div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___p_o_r_t___peripheral.html#ga0e26bafb7c17808f90278627bcbcaf8c">PORT_MemMapPtr</a>;</div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;</div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;</div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="comment">/* PORT - Register accessors */</span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea"> 4246</a></span>&#160;<span class="preprocessor">#define PORT_PCR_REG(base,index)                 ((base)-&gt;PCR[index])</span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga87d8b85c821b383c37cfedaa30eeb27c"> 4247</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_REG(base)                     ((base)-&gt;GPCLR)</span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5b60d88d1233de175d8e51c5b65b3ff0"> 4248</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_REG(base)                     ((base)-&gt;GPCHR)</span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga71010d47c68b6ac12dbc646ad2cd5a2f"> 4249</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_REG(base)                      ((base)-&gt;ISFR)</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;</div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;</div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="comment">   -- PORT Register Masks</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;</div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga075e53298ec26cb1b463c95b902c39c1"> 4266</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7c040fa4d37750af5fef3ea1d0e370a9"> 4267</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0</span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga125482aa2497e8435dac49c039b7fa97"> 4268</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga18556773988cdd78e363959884dbec46"> 4269</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1</span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9cdf02a7b160ee528de8e18aad2cae60"> 4270</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_MASK                        0x4u</span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga87657ecdc18eb5b344d4e399a3a2fb70"> 4271</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       2</span></div><div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7f1f5c3812018f9ed4d84a187146ba91"> 4272</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae7d057ebd3218784fca57f55a85f2d29"> 4273</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4</span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1c37b9f66e58bd80e7764232fd05cee"> 4274</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga00ae08038ade5432d0240666658d8867"> 4275</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6</span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0feec5fc6b285b83c573f913c74e5c41"> 4276</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa39e1cfed4df3797e4f1d141adab8776"> 4277</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8</span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga13b6c873e0e5385583b1f7907a9f796a"> 4278</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabaef70d886fda0a7da8e862308bf5909"> 4279</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0bda43cd85ca4d5df17f12a193937d81"> 4280</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16</span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7e6b6f68db9e76cf6fa34774c9b9b8f9"> 4281</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div><div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga154d9308c2ab5b6a78ab04d9f3b08879"> 4282</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5fbf95753704fb1d71da88299c11105e"> 4283</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa7e4a890e9d09d85279889ce3ecb0044"> 4285</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaafacaac0aa215f596b947609857d6491"> 4286</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae13a63b19950557e19c9a884f3d3b77a"> 4287</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga49c4160370859546837be80a2eed1365"> 4288</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga340d6aadd9516b3cac26187b014ce9d3"> 4289</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga52502515ea180d574d919f0ec155da74"> 4290</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4f288d1140184d41384f459c263d6e63"> 4292</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab4464bb98b737fbf75d42682fef3c09c"> 4293</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga47cddb6551f05cf4810b6f7d96084540"> 4294</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5e60b77e9d69fc09654c8034e31df7b5"> 4295</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbc69d159ff1e697736d296bbc95566d"> 4296</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac451ecefadd3d10c690199acf0540d6f"> 4297</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabb5d188f3dfe38f0d8bbb870e81fb7e3"> 4299</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga678f290447622562272513d57eb2bf78"> 4300</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0</span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1ab6f959d1aa15059efd14641caf2e7"> 4301</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;</div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;</div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#gaa18ec7594fe603225220ec6eda4a19ce"> 4310</a></span>&#160;<span class="preprocessor">#define PORTA_BASE_PTR                           ((PORT_MemMapPtr)0x40049000u)</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;</div><div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga585b4782d1ceb44492289af0019480f9"> 4312</a></span>&#160;<span class="preprocessor">#define PORTB_BASE_PTR                           ((PORT_MemMapPtr)0x4004A000u)</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;</div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga03c740cdda17711afafc932723871474"> 4314</a></span>&#160;<span class="preprocessor">#define PORTC_BASE_PTR                           ((PORT_MemMapPtr)0x4004B000u)</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;</div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga7f5a263751543810ebfdbde278383276"> 4316</a></span>&#160;<span class="preprocessor">#define PORTD_BASE_PTR                           ((PORT_MemMapPtr)0x4004C000u)</span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;</div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#gab166fe285bbb15b52de610f408fe25d3"> 4318</a></span>&#160;<span class="preprocessor">#define PORTE_BASE_PTR                           ((PORT_MemMapPtr)0x4004D000u)</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;</div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga54ff5179f8acaef2e1683cedfc0ef453"> 4320</a></span>&#160;<span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA_BASE_PTR, PORTB_BASE_PTR, PORTC_BASE_PTR, PORTD_BASE_PTR, PORTE_BASE_PTR }</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;</div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;</div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="comment">/* PORT - Register instance definitions */</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="comment">/* PORTA */</span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf09680dfe5ed3f1f4df46364406b5d65"> 4334</a></span>&#160;<span class="preprocessor">#define PORTA_PCR0                               PORT_PCR_REG(PORTA_BASE_PTR,0)</span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa0028ded7cfc5ec26b8736ce6b6cab1d"> 4335</a></span>&#160;<span class="preprocessor">#define PORTA_PCR1                               PORT_PCR_REG(PORTA_BASE_PTR,1)</span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga27c656f9b2b1389be19422801b95c188"> 4336</a></span>&#160;<span class="preprocessor">#define PORTA_PCR2                               PORT_PCR_REG(PORTA_BASE_PTR,2)</span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga16f76793a4ca36622bbbe239f44b83ce"> 4337</a></span>&#160;<span class="preprocessor">#define PORTA_PCR3                               PORT_PCR_REG(PORTA_BASE_PTR,3)</span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga87a71633cdff27aa4f0bfe6c28c20972"> 4338</a></span>&#160;<span class="preprocessor">#define PORTA_PCR4                               PORT_PCR_REG(PORTA_BASE_PTR,4)</span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa08971354924f9127ae2c7f02371b8f0"> 4339</a></span>&#160;<span class="preprocessor">#define PORTA_PCR5                               PORT_PCR_REG(PORTA_BASE_PTR,5)</span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0b2a0b585f32c1d75bc5f03172145891"> 4340</a></span>&#160;<span class="preprocessor">#define PORTA_PCR6                               PORT_PCR_REG(PORTA_BASE_PTR,6)</span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7d9e3e4d4db2128b26bc8cc056b2caeb"> 4341</a></span>&#160;<span class="preprocessor">#define PORTA_PCR7                               PORT_PCR_REG(PORTA_BASE_PTR,7)</span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga636cd0b73b077598440602115f1c62ba"> 4342</a></span>&#160;<span class="preprocessor">#define PORTA_PCR8                               PORT_PCR_REG(PORTA_BASE_PTR,8)</span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5ffd2862c1b64550ad305aa99eb83687"> 4343</a></span>&#160;<span class="preprocessor">#define PORTA_PCR9                               PORT_PCR_REG(PORTA_BASE_PTR,9)</span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga81a5d66a560dc54bb4c2b5b5a5251dfd"> 4344</a></span>&#160;<span class="preprocessor">#define PORTA_PCR10                              PORT_PCR_REG(PORTA_BASE_PTR,10)</span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf8f328f1fe1015d04bf37dc4f4270e05"> 4345</a></span>&#160;<span class="preprocessor">#define PORTA_PCR11                              PORT_PCR_REG(PORTA_BASE_PTR,11)</span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa1285925fbb4a97777dec0b2d2a17b8d"> 4346</a></span>&#160;<span class="preprocessor">#define PORTA_PCR12                              PORT_PCR_REG(PORTA_BASE_PTR,12)</span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga030a0ec8e1a2e9b12a05d46b6f1b6fbf"> 4347</a></span>&#160;<span class="preprocessor">#define PORTA_PCR13                              PORT_PCR_REG(PORTA_BASE_PTR,13)</span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4a90c76e1c8b51bddc12c8c1b730fe20"> 4348</a></span>&#160;<span class="preprocessor">#define PORTA_PCR14                              PORT_PCR_REG(PORTA_BASE_PTR,14)</span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab2a20fa96c02de048c9b929b78e84a99"> 4349</a></span>&#160;<span class="preprocessor">#define PORTA_PCR15                              PORT_PCR_REG(PORTA_BASE_PTR,15)</span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaba5d5aa71c32374fbf15794dedea2d27"> 4350</a></span>&#160;<span class="preprocessor">#define PORTA_PCR16                              PORT_PCR_REG(PORTA_BASE_PTR,16)</span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga58ef95de418596f12a080d5a89e937b6"> 4351</a></span>&#160;<span class="preprocessor">#define PORTA_PCR17                              PORT_PCR_REG(PORTA_BASE_PTR,17)</span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7bddf52061cc542a04ad1bbc6b3bc32b"> 4352</a></span>&#160;<span class="preprocessor">#define PORTA_PCR18                              PORT_PCR_REG(PORTA_BASE_PTR,18)</span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae9e01128dfc72101c1e9d01ff9b8173e"> 4353</a></span>&#160;<span class="preprocessor">#define PORTA_PCR19                              PORT_PCR_REG(PORTA_BASE_PTR,19)</span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7cff4543787010a70fe1161c52993061"> 4354</a></span>&#160;<span class="preprocessor">#define PORTA_PCR20                              PORT_PCR_REG(PORTA_BASE_PTR,20)</span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga10f7848d5006035f25e4eefa2a555cb4"> 4355</a></span>&#160;<span class="preprocessor">#define PORTA_PCR21                              PORT_PCR_REG(PORTA_BASE_PTR,21)</span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2e4ab3be857dafd80fad43bc1a62579f"> 4356</a></span>&#160;<span class="preprocessor">#define PORTA_PCR22                              PORT_PCR_REG(PORTA_BASE_PTR,22)</span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga395fcd92bf0b2e79e0d64a30ec2e877b"> 4357</a></span>&#160;<span class="preprocessor">#define PORTA_PCR23                              PORT_PCR_REG(PORTA_BASE_PTR,23)</span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8009a31443788f9fde5a55f634d42abf"> 4358</a></span>&#160;<span class="preprocessor">#define PORTA_PCR24                              PORT_PCR_REG(PORTA_BASE_PTR,24)</span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9813e9b0335bafc35f59fa6ca48a777f"> 4359</a></span>&#160;<span class="preprocessor">#define PORTA_PCR25                              PORT_PCR_REG(PORTA_BASE_PTR,25)</span></div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gace77d2b4b32fec414668b7794407afee"> 4360</a></span>&#160;<span class="preprocessor">#define PORTA_PCR26                              PORT_PCR_REG(PORTA_BASE_PTR,26)</span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga031109ad31ca37612a46bfd166c78380"> 4361</a></span>&#160;<span class="preprocessor">#define PORTA_PCR27                              PORT_PCR_REG(PORTA_BASE_PTR,27)</span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2b0b082ce2777577e7324b1c5182ad31"> 4362</a></span>&#160;<span class="preprocessor">#define PORTA_PCR28                              PORT_PCR_REG(PORTA_BASE_PTR,28)</span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga6d30fa39869bf03ec6411338fc9027c5"> 4363</a></span>&#160;<span class="preprocessor">#define PORTA_PCR29                              PORT_PCR_REG(PORTA_BASE_PTR,29)</span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1f031f13981b411667481171931bbdd1"> 4364</a></span>&#160;<span class="preprocessor">#define PORTA_PCR30                              PORT_PCR_REG(PORTA_BASE_PTR,30)</span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gadced9f841b86181fd633d8cded3bb84b"> 4365</a></span>&#160;<span class="preprocessor">#define PORTA_PCR31                              PORT_PCR_REG(PORTA_BASE_PTR,31)</span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab728322d77d416ea3160a7af2031081c"> 4366</a></span>&#160;<span class="preprocessor">#define PORTA_GPCLR                              PORT_GPCLR_REG(PORTA_BASE_PTR)</span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5950c7dd6c8779f01a283816e746bbe4"> 4367</a></span>&#160;<span class="preprocessor">#define PORTA_GPCHR                              PORT_GPCHR_REG(PORTA_BASE_PTR)</span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga16b457b37bdb193f536222c9949dce0c"> 4368</a></span>&#160;<span class="preprocessor">#define PORTA_ISFR                               PORT_ISFR_REG(PORTA_BASE_PTR)</span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="comment">/* PORTB */</span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga86b17a376709adcb769bce67f2caaf3e"> 4370</a></span>&#160;<span class="preprocessor">#define PORTB_PCR0                               PORT_PCR_REG(PORTB_BASE_PTR,0)</span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7d6639d3c2bf018ceb6ff89305f07ef9"> 4371</a></span>&#160;<span class="preprocessor">#define PORTB_PCR1                               PORT_PCR_REG(PORTB_BASE_PTR,1)</span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7fef983fbfddc2cc33547e2942dd5e1b"> 4372</a></span>&#160;<span class="preprocessor">#define PORTB_PCR2                               PORT_PCR_REG(PORTB_BASE_PTR,2)</span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga82dd1ddc9ba8721ba3a6be38fadb44d4"> 4373</a></span>&#160;<span class="preprocessor">#define PORTB_PCR3                               PORT_PCR_REG(PORTB_BASE_PTR,3)</span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga336bcf2049069b0aa4a3af1dc932346c"> 4374</a></span>&#160;<span class="preprocessor">#define PORTB_PCR4                               PORT_PCR_REG(PORTB_BASE_PTR,4)</span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4184d122d616112c00eea23fffd4b8ba"> 4375</a></span>&#160;<span class="preprocessor">#define PORTB_PCR5                               PORT_PCR_REG(PORTB_BASE_PTR,5)</span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7ed9998562ee0b920b79d0c918d6f11c"> 4376</a></span>&#160;<span class="preprocessor">#define PORTB_PCR6                               PORT_PCR_REG(PORTB_BASE_PTR,6)</span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gadb974c2a27bb4fdb81ac5f9ef0bd4543"> 4377</a></span>&#160;<span class="preprocessor">#define PORTB_PCR7                               PORT_PCR_REG(PORTB_BASE_PTR,7)</span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4393ec7ccd4ad6c7238e2a7030d220af"> 4378</a></span>&#160;<span class="preprocessor">#define PORTB_PCR8                               PORT_PCR_REG(PORTB_BASE_PTR,8)</span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf1d0502dd6b501bc381182e6698b783a"> 4379</a></span>&#160;<span class="preprocessor">#define PORTB_PCR9                               PORT_PCR_REG(PORTB_BASE_PTR,9)</span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga138a041eb20622dd0d90be1fc5372d08"> 4380</a></span>&#160;<span class="preprocessor">#define PORTB_PCR10                              PORT_PCR_REG(PORTB_BASE_PTR,10)</span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga166cd38bdd9018672a0baa9876092e6b"> 4381</a></span>&#160;<span class="preprocessor">#define PORTB_PCR11                              PORT_PCR_REG(PORTB_BASE_PTR,11)</span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8c0cf837f2c31c8343f61ae72ae073dd"> 4382</a></span>&#160;<span class="preprocessor">#define PORTB_PCR12                              PORT_PCR_REG(PORTB_BASE_PTR,12)</span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gabdbb9cb2e0e2b52753f0bf75e72a1604"> 4383</a></span>&#160;<span class="preprocessor">#define PORTB_PCR13                              PORT_PCR_REG(PORTB_BASE_PTR,13)</span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gadca25885cd63c7586c57c1ea32e3e7e7"> 4384</a></span>&#160;<span class="preprocessor">#define PORTB_PCR14                              PORT_PCR_REG(PORTB_BASE_PTR,14)</span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9a88a05d7500356174ff10e4e6cf59ed"> 4385</a></span>&#160;<span class="preprocessor">#define PORTB_PCR15                              PORT_PCR_REG(PORTB_BASE_PTR,15)</span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga71f05622c369890b9e928f6a1b42e068"> 4386</a></span>&#160;<span class="preprocessor">#define PORTB_PCR16                              PORT_PCR_REG(PORTB_BASE_PTR,16)</span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab1215ef98ba1154d4712e0796bb8ce1b"> 4387</a></span>&#160;<span class="preprocessor">#define PORTB_PCR17                              PORT_PCR_REG(PORTB_BASE_PTR,17)</span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf0734213e15dccdc7b6756da86d7f3de"> 4388</a></span>&#160;<span class="preprocessor">#define PORTB_PCR18                              PORT_PCR_REG(PORTB_BASE_PTR,18)</span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga350d0f2af48e5da843dedd499c0fd003"> 4389</a></span>&#160;<span class="preprocessor">#define PORTB_PCR19                              PORT_PCR_REG(PORTB_BASE_PTR,19)</span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga51aa6628c3f9eb5249cf9c9e6854462d"> 4390</a></span>&#160;<span class="preprocessor">#define PORTB_PCR20                              PORT_PCR_REG(PORTB_BASE_PTR,20)</span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga01b49a684d51a475a202877fceb1e955"> 4391</a></span>&#160;<span class="preprocessor">#define PORTB_PCR21                              PORT_PCR_REG(PORTB_BASE_PTR,21)</span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaeb5876c39a195b96f840f97482f2126e"> 4392</a></span>&#160;<span class="preprocessor">#define PORTB_PCR22                              PORT_PCR_REG(PORTB_BASE_PTR,22)</span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafab15073472995c04103ea5e55174bb4"> 4393</a></span>&#160;<span class="preprocessor">#define PORTB_PCR23                              PORT_PCR_REG(PORTB_BASE_PTR,23)</span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae41cf9013f798490772ca3e5bdf79202"> 4394</a></span>&#160;<span class="preprocessor">#define PORTB_PCR24                              PORT_PCR_REG(PORTB_BASE_PTR,24)</span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac699c336b38fbe3dcf26165e36cf7c2b"> 4395</a></span>&#160;<span class="preprocessor">#define PORTB_PCR25                              PORT_PCR_REG(PORTB_BASE_PTR,25)</span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga06d1ebeefaabab98f96e043b3db7c6eb"> 4396</a></span>&#160;<span class="preprocessor">#define PORTB_PCR26                              PORT_PCR_REG(PORTB_BASE_PTR,26)</span></div><div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga3de6d46ba9b59a95cfa8cea7b200863b"> 4397</a></span>&#160;<span class="preprocessor">#define PORTB_PCR27                              PORT_PCR_REG(PORTB_BASE_PTR,27)</span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab6ddd30242408cbdd1560ee3709dd277"> 4398</a></span>&#160;<span class="preprocessor">#define PORTB_PCR28                              PORT_PCR_REG(PORTB_BASE_PTR,28)</span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaeecc2d90ca61237a01ef962f4fe0ac6c"> 4399</a></span>&#160;<span class="preprocessor">#define PORTB_PCR29                              PORT_PCR_REG(PORTB_BASE_PTR,29)</span></div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad8401cd4071ed9e9a982b3276ec38e35"> 4400</a></span>&#160;<span class="preprocessor">#define PORTB_PCR30                              PORT_PCR_REG(PORTB_BASE_PTR,30)</span></div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga96f4d8937d7a66dd250b64bdedb656d2"> 4401</a></span>&#160;<span class="preprocessor">#define PORTB_PCR31                              PORT_PCR_REG(PORTB_BASE_PTR,31)</span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga101dc46cb6b1199293c05e709475a898"> 4402</a></span>&#160;<span class="preprocessor">#define PORTB_GPCLR                              PORT_GPCLR_REG(PORTB_BASE_PTR)</span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf981a1f11cba79232df1365b268f2d2a"> 4403</a></span>&#160;<span class="preprocessor">#define PORTB_GPCHR                              PORT_GPCHR_REG(PORTB_BASE_PTR)</span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac96c4ebc1dfc45c025427e4eb1c8a363"> 4404</a></span>&#160;<span class="preprocessor">#define PORTB_ISFR                               PORT_ISFR_REG(PORTB_BASE_PTR)</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="comment">/* PORTC */</span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad8614ff2adb409afcdb871899764dee8"> 4406</a></span>&#160;<span class="preprocessor">#define PORTC_PCR0                               PORT_PCR_REG(PORTC_BASE_PTR,0)</span></div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7082550b4e50e24ac7eb94fa46605314"> 4407</a></span>&#160;<span class="preprocessor">#define PORTC_PCR1                               PORT_PCR_REG(PORTC_BASE_PTR,1)</span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga416c759c368fb16f8ab5b23a594c4fdf"> 4408</a></span>&#160;<span class="preprocessor">#define PORTC_PCR2                               PORT_PCR_REG(PORTC_BASE_PTR,2)</span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8c77ca95b0dbdb3dbc17376bd320ccc7"> 4409</a></span>&#160;<span class="preprocessor">#define PORTC_PCR3                               PORT_PCR_REG(PORTC_BASE_PTR,3)</span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7d809bf9a0b83fe48143a7a334fb43dc"> 4410</a></span>&#160;<span class="preprocessor">#define PORTC_PCR4                               PORT_PCR_REG(PORTC_BASE_PTR,4)</span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad236bd1ea2e60764c7c69e4ac760ac78"> 4411</a></span>&#160;<span class="preprocessor">#define PORTC_PCR5                               PORT_PCR_REG(PORTC_BASE_PTR,5)</span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad68e1e7d06033448b87c4b0beb7cd9e6"> 4412</a></span>&#160;<span class="preprocessor">#define PORTC_PCR6                               PORT_PCR_REG(PORTC_BASE_PTR,6)</span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab1ca12e9771cdab79a5229c86f66a601"> 4413</a></span>&#160;<span class="preprocessor">#define PORTC_PCR7                               PORT_PCR_REG(PORTC_BASE_PTR,7)</span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2c5360d5d40e4d69877546b0aba0ff7b"> 4414</a></span>&#160;<span class="preprocessor">#define PORTC_PCR8                               PORT_PCR_REG(PORTC_BASE_PTR,8)</span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga291011f669d2af89e3cd9cee3e1adfca"> 4415</a></span>&#160;<span class="preprocessor">#define PORTC_PCR9                               PORT_PCR_REG(PORTC_BASE_PTR,9)</span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2fc705bd24e27e799ef1d01105d1c39f"> 4416</a></span>&#160;<span class="preprocessor">#define PORTC_PCR10                              PORT_PCR_REG(PORTC_BASE_PTR,10)</span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad183fd746fc2265552ae7c46cd9a8622"> 4417</a></span>&#160;<span class="preprocessor">#define PORTC_PCR11                              PORT_PCR_REG(PORTC_BASE_PTR,11)</span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9e089d2e3900b6ba3163d55304c8f62e"> 4418</a></span>&#160;<span class="preprocessor">#define PORTC_PCR12                              PORT_PCR_REG(PORTC_BASE_PTR,12)</span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1d493f6e8d2939b06c057a0924798f64"> 4419</a></span>&#160;<span class="preprocessor">#define PORTC_PCR13                              PORT_PCR_REG(PORTC_BASE_PTR,13)</span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga717aa81ade891bfd6521dec474573300"> 4420</a></span>&#160;<span class="preprocessor">#define PORTC_PCR14                              PORT_PCR_REG(PORTC_BASE_PTR,14)</span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga02f8c33e15e3b40eac256432ba921cfa"> 4421</a></span>&#160;<span class="preprocessor">#define PORTC_PCR15                              PORT_PCR_REG(PORTC_BASE_PTR,15)</span></div><div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae4f1e40ea5c7098d69cdb3d0be62b75b"> 4422</a></span>&#160;<span class="preprocessor">#define PORTC_PCR16                              PORT_PCR_REG(PORTC_BASE_PTR,16)</span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga90e57a178fd6109e37ee69f2c93c8794"> 4423</a></span>&#160;<span class="preprocessor">#define PORTC_PCR17                              PORT_PCR_REG(PORTC_BASE_PTR,17)</span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga88d7d57f5d5a95ea8c7e11c25112aadf"> 4424</a></span>&#160;<span class="preprocessor">#define PORTC_PCR18                              PORT_PCR_REG(PORTC_BASE_PTR,18)</span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2a7b1b39b8ccef7f26e9099b654fd3a2"> 4425</a></span>&#160;<span class="preprocessor">#define PORTC_PCR19                              PORT_PCR_REG(PORTC_BASE_PTR,19)</span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga892e78f9749f2345310f3fa4c8e078cb"> 4426</a></span>&#160;<span class="preprocessor">#define PORTC_PCR20                              PORT_PCR_REG(PORTC_BASE_PTR,20)</span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf76055a62d1aa9fa3a13ab0782a42679"> 4427</a></span>&#160;<span class="preprocessor">#define PORTC_PCR21                              PORT_PCR_REG(PORTC_BASE_PTR,21)</span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad11274713da2539fcae11226a1ecc43b"> 4428</a></span>&#160;<span class="preprocessor">#define PORTC_PCR22                              PORT_PCR_REG(PORTC_BASE_PTR,22)</span></div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8af858bcd85a26635a28ef8bcafa904a"> 4429</a></span>&#160;<span class="preprocessor">#define PORTC_PCR23                              PORT_PCR_REG(PORTC_BASE_PTR,23)</span></div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae0b73409742ef357647d0bc0d4ced533"> 4430</a></span>&#160;<span class="preprocessor">#define PORTC_PCR24                              PORT_PCR_REG(PORTC_BASE_PTR,24)</span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac344ff3a724ae370409e6b0c8bcc4eaa"> 4431</a></span>&#160;<span class="preprocessor">#define PORTC_PCR25                              PORT_PCR_REG(PORTC_BASE_PTR,25)</span></div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga32f6e79bf736afe0e54a95c94bb73770"> 4432</a></span>&#160;<span class="preprocessor">#define PORTC_PCR26                              PORT_PCR_REG(PORTC_BASE_PTR,26)</span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad11865828a850d14bc218df5acfed550"> 4433</a></span>&#160;<span class="preprocessor">#define PORTC_PCR27                              PORT_PCR_REG(PORTC_BASE_PTR,27)</span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga6acc55b415a1a6c97fcbc7eef892ce6a"> 4434</a></span>&#160;<span class="preprocessor">#define PORTC_PCR28                              PORT_PCR_REG(PORTC_BASE_PTR,28)</span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0902ba8da85d69b0681c47c4ae380f7e"> 4435</a></span>&#160;<span class="preprocessor">#define PORTC_PCR29                              PORT_PCR_REG(PORTC_BASE_PTR,29)</span></div><div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2278b13f4a1532887963a0fd10278be4"> 4436</a></span>&#160;<span class="preprocessor">#define PORTC_PCR30                              PORT_PCR_REG(PORTC_BASE_PTR,30)</span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7129764446625d9dd9c47c5331e95767"> 4437</a></span>&#160;<span class="preprocessor">#define PORTC_PCR31                              PORT_PCR_REG(PORTC_BASE_PTR,31)</span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1e03b232aa4c04222b5e0407d237d9f3"> 4438</a></span>&#160;<span class="preprocessor">#define PORTC_GPCLR                              PORT_GPCLR_REG(PORTC_BASE_PTR)</span></div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gacf318e5fc6b9a304e5285c37641d58f8"> 4439</a></span>&#160;<span class="preprocessor">#define PORTC_GPCHR                              PORT_GPCHR_REG(PORTC_BASE_PTR)</span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2fb75df2147e7f800049dcaa843d9547"> 4440</a></span>&#160;<span class="preprocessor">#define PORTC_ISFR                               PORT_ISFR_REG(PORTC_BASE_PTR)</span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="comment">/* PORTD */</span></div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9e25f8f3bd921a0a05ea3ee7a0bf3678"> 4442</a></span>&#160;<span class="preprocessor">#define PORTD_PCR0                               PORT_PCR_REG(PORTD_BASE_PTR,0)</span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga6b9663506afce6178acbca5d16691bf9"> 4443</a></span>&#160;<span class="preprocessor">#define PORTD_PCR1                               PORT_PCR_REG(PORTD_BASE_PTR,1)</span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga311050d96ff12f87e200740e15577c99"> 4444</a></span>&#160;<span class="preprocessor">#define PORTD_PCR2                               PORT_PCR_REG(PORTD_BASE_PTR,2)</span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaae5b9b2768332accd37ea5358050e78f"> 4445</a></span>&#160;<span class="preprocessor">#define PORTD_PCR3                               PORT_PCR_REG(PORTD_BASE_PTR,3)</span></div><div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4b635e90b5c605b662abc32096a073b8"> 4446</a></span>&#160;<span class="preprocessor">#define PORTD_PCR4                               PORT_PCR_REG(PORTD_BASE_PTR,4)</span></div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7c32458208c298511340c95222fa544f"> 4447</a></span>&#160;<span class="preprocessor">#define PORTD_PCR5                               PORT_PCR_REG(PORTD_BASE_PTR,5)</span></div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad8c46775d625a751d3dd903362b24b83"> 4448</a></span>&#160;<span class="preprocessor">#define PORTD_PCR6                               PORT_PCR_REG(PORTD_BASE_PTR,6)</span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac7fb73cbebfb6246a56abbad9819c81d"> 4449</a></span>&#160;<span class="preprocessor">#define PORTD_PCR7                               PORT_PCR_REG(PORTD_BASE_PTR,7)</span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga88dbcfb92d37f044e83b2d422d550126"> 4450</a></span>&#160;<span class="preprocessor">#define PORTD_PCR8                               PORT_PCR_REG(PORTD_BASE_PTR,8)</span></div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga507b149b519256b5651a28abca48b89c"> 4451</a></span>&#160;<span class="preprocessor">#define PORTD_PCR9                               PORT_PCR_REG(PORTD_BASE_PTR,9)</span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafd185b927c36db8b675dc463d1e9ee3f"> 4452</a></span>&#160;<span class="preprocessor">#define PORTD_PCR10                              PORT_PCR_REG(PORTD_BASE_PTR,10)</span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga18b90a8cd73e7ef3aa372347d6694752"> 4453</a></span>&#160;<span class="preprocessor">#define PORTD_PCR11                              PORT_PCR_REG(PORTD_BASE_PTR,11)</span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga83aa303dcf29fc3513244ad8f6e5ed8b"> 4454</a></span>&#160;<span class="preprocessor">#define PORTD_PCR12                              PORT_PCR_REG(PORTD_BASE_PTR,12)</span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac146314fb6f03302535915823dd8c6ad"> 4455</a></span>&#160;<span class="preprocessor">#define PORTD_PCR13                              PORT_PCR_REG(PORTD_BASE_PTR,13)</span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga82d09f368a75ca63ce65419aa1946e95"> 4456</a></span>&#160;<span class="preprocessor">#define PORTD_PCR14                              PORT_PCR_REG(PORTD_BASE_PTR,14)</span></div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9a292ce38258bb8a5ff0f067c3cf0c30"> 4457</a></span>&#160;<span class="preprocessor">#define PORTD_PCR15                              PORT_PCR_REG(PORTD_BASE_PTR,15)</span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa6f7a18ff023bc4648748f24b355b47e"> 4458</a></span>&#160;<span class="preprocessor">#define PORTD_PCR16                              PORT_PCR_REG(PORTD_BASE_PTR,16)</span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8e32074e3f9fcd33eb28e5f44584dabc"> 4459</a></span>&#160;<span class="preprocessor">#define PORTD_PCR17                              PORT_PCR_REG(PORTD_BASE_PTR,17)</span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga194e166936bdb8d28763452b24500b3a"> 4460</a></span>&#160;<span class="preprocessor">#define PORTD_PCR18                              PORT_PCR_REG(PORTD_BASE_PTR,18)</span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4bfa5360db8b3c41c4513930eace492d"> 4461</a></span>&#160;<span class="preprocessor">#define PORTD_PCR19                              PORT_PCR_REG(PORTD_BASE_PTR,19)</span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7dfaf1b1803800534255352fcc6675b2"> 4462</a></span>&#160;<span class="preprocessor">#define PORTD_PCR20                              PORT_PCR_REG(PORTD_BASE_PTR,20)</span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac1ac435b6b47851d5bf891ef6f9de710"> 4463</a></span>&#160;<span class="preprocessor">#define PORTD_PCR21                              PORT_PCR_REG(PORTD_BASE_PTR,21)</span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga41c5aad4e7fc502f09f78287aac48b10"> 4464</a></span>&#160;<span class="preprocessor">#define PORTD_PCR22                              PORT_PCR_REG(PORTD_BASE_PTR,22)</span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae8a724a1035653a20e1d8191a7ebe3e1"> 4465</a></span>&#160;<span class="preprocessor">#define PORTD_PCR23                              PORT_PCR_REG(PORTD_BASE_PTR,23)</span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa7d921ea9efbcec51e12efc4173d234b"> 4466</a></span>&#160;<span class="preprocessor">#define PORTD_PCR24                              PORT_PCR_REG(PORTD_BASE_PTR,24)</span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf49fba519fc0c8d194804e8b384d155f"> 4467</a></span>&#160;<span class="preprocessor">#define PORTD_PCR25                              PORT_PCR_REG(PORTD_BASE_PTR,25)</span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga465c59b8a18414945e48f990504fd2b3"> 4468</a></span>&#160;<span class="preprocessor">#define PORTD_PCR26                              PORT_PCR_REG(PORTD_BASE_PTR,26)</span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga15cac4d6ca59de92e4737d6ab1e67709"> 4469</a></span>&#160;<span class="preprocessor">#define PORTD_PCR27                              PORT_PCR_REG(PORTD_BASE_PTR,27)</span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0b9914d003319e03cd7f9396ab67c88b"> 4470</a></span>&#160;<span class="preprocessor">#define PORTD_PCR28                              PORT_PCR_REG(PORTD_BASE_PTR,28)</span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad96705c7e6b9ecf029ea7c24d0b7fa8f"> 4471</a></span>&#160;<span class="preprocessor">#define PORTD_PCR29                              PORT_PCR_REG(PORTD_BASE_PTR,29)</span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga376fb193c053554a0e9fbc3baab82ef2"> 4472</a></span>&#160;<span class="preprocessor">#define PORTD_PCR30                              PORT_PCR_REG(PORTD_BASE_PTR,30)</span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaea0c29bd1fdc1516a4e3e2b915489ed5"> 4473</a></span>&#160;<span class="preprocessor">#define PORTD_PCR31                              PORT_PCR_REG(PORTD_BASE_PTR,31)</span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1b7509bbf10e73bcfb5f5d4b8ea0e822"> 4474</a></span>&#160;<span class="preprocessor">#define PORTD_GPCLR                              PORT_GPCLR_REG(PORTD_BASE_PTR)</span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga04ce259479d85387eb0b563ebc28ef15"> 4475</a></span>&#160;<span class="preprocessor">#define PORTD_GPCHR                              PORT_GPCHR_REG(PORTD_BASE_PTR)</span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafc129a78d36fd096cbf356ddabc9381b"> 4476</a></span>&#160;<span class="preprocessor">#define PORTD_ISFR                               PORT_ISFR_REG(PORTD_BASE_PTR)</span></div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="comment">/* PORTE */</span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad32634fb81793a5e3afa5af512343d27"> 4478</a></span>&#160;<span class="preprocessor">#define PORTE_PCR0                               PORT_PCR_REG(PORTE_BASE_PTR,0)</span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaca39a711c323bb32880758aceacf7ee2"> 4479</a></span>&#160;<span class="preprocessor">#define PORTE_PCR1                               PORT_PCR_REG(PORTE_BASE_PTR,1)</span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga05269a022c880053a7c3ce32854bb7cd"> 4480</a></span>&#160;<span class="preprocessor">#define PORTE_PCR2                               PORT_PCR_REG(PORTE_BASE_PTR,2)</span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2d66f58e8020cc01d8e1efcbc7616959"> 4481</a></span>&#160;<span class="preprocessor">#define PORTE_PCR3                               PORT_PCR_REG(PORTE_BASE_PTR,3)</span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9c647a6aa20b1a8e71a5cd48027e8bc2"> 4482</a></span>&#160;<span class="preprocessor">#define PORTE_PCR4                               PORT_PCR_REG(PORTE_BASE_PTR,4)</span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae337a6e6c424b4801e80c6932acdd425"> 4483</a></span>&#160;<span class="preprocessor">#define PORTE_PCR5                               PORT_PCR_REG(PORTE_BASE_PTR,5)</span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac08bd4695b4fab2f86c51c4335d36182"> 4484</a></span>&#160;<span class="preprocessor">#define PORTE_PCR6                               PORT_PCR_REG(PORTE_BASE_PTR,6)</span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae277fe807f32db98e5d46000c450f52a"> 4485</a></span>&#160;<span class="preprocessor">#define PORTE_PCR7                               PORT_PCR_REG(PORTE_BASE_PTR,7)</span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga17d9629095af89dd3c23617ef086870f"> 4486</a></span>&#160;<span class="preprocessor">#define PORTE_PCR8                               PORT_PCR_REG(PORTE_BASE_PTR,8)</span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae47d538d3ecb0ef5372a27da8ac06b02"> 4487</a></span>&#160;<span class="preprocessor">#define PORTE_PCR9                               PORT_PCR_REG(PORTE_BASE_PTR,9)</span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafb0b2c8b7e092fb7c7b3a74f0a6e9039"> 4488</a></span>&#160;<span class="preprocessor">#define PORTE_PCR10                              PORT_PCR_REG(PORTE_BASE_PTR,10)</span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga068dab85249fce52f5907b3227b9f8d0"> 4489</a></span>&#160;<span class="preprocessor">#define PORTE_PCR11                              PORT_PCR_REG(PORTE_BASE_PTR,11)</span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga81e11992b3fe5447935b703960921264"> 4490</a></span>&#160;<span class="preprocessor">#define PORTE_PCR12                              PORT_PCR_REG(PORTE_BASE_PTR,12)</span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab78240e66f23882be01c5809d7a1ecb8"> 4491</a></span>&#160;<span class="preprocessor">#define PORTE_PCR13                              PORT_PCR_REG(PORTE_BASE_PTR,13)</span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad1f36f9a15f337406e5a76d78feb7cf7"> 4492</a></span>&#160;<span class="preprocessor">#define PORTE_PCR14                              PORT_PCR_REG(PORTE_BASE_PTR,14)</span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa9df7b4c6ac8662e38632637550e278d"> 4493</a></span>&#160;<span class="preprocessor">#define PORTE_PCR15                              PORT_PCR_REG(PORTE_BASE_PTR,15)</span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab4a94997083cbbe9b3bd577b027c4074"> 4494</a></span>&#160;<span class="preprocessor">#define PORTE_PCR16                              PORT_PCR_REG(PORTE_BASE_PTR,16)</span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga71197a3c869fab641c16660c621deb6c"> 4495</a></span>&#160;<span class="preprocessor">#define PORTE_PCR17                              PORT_PCR_REG(PORTE_BASE_PTR,17)</span></div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9efa70f8e8ce6b38adf7863b75e5a920"> 4496</a></span>&#160;<span class="preprocessor">#define PORTE_PCR18                              PORT_PCR_REG(PORTE_BASE_PTR,18)</span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gabfe1ae3637e9a87f195f49cee71fb9e7"> 4497</a></span>&#160;<span class="preprocessor">#define PORTE_PCR19                              PORT_PCR_REG(PORTE_BASE_PTR,19)</span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaca6463f933e61559756ea0b1ef5b641e"> 4498</a></span>&#160;<span class="preprocessor">#define PORTE_PCR20                              PORT_PCR_REG(PORTE_BASE_PTR,20)</span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaba81430d802711339d820b34c84ae750"> 4499</a></span>&#160;<span class="preprocessor">#define PORTE_PCR21                              PORT_PCR_REG(PORTE_BASE_PTR,21)</span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaaf70576744499da6f10814150841d0fc"> 4500</a></span>&#160;<span class="preprocessor">#define PORTE_PCR22                              PORT_PCR_REG(PORTE_BASE_PTR,22)</span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab90d37c96dc52fad1fa7aec957cb5020"> 4501</a></span>&#160;<span class="preprocessor">#define PORTE_PCR23                              PORT_PCR_REG(PORTE_BASE_PTR,23)</span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1afd5cfc6839a823d869a83912591e5f"> 4502</a></span>&#160;<span class="preprocessor">#define PORTE_PCR24                              PORT_PCR_REG(PORTE_BASE_PTR,24)</span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae185e705cd508c68c622c05fc8d40c89"> 4503</a></span>&#160;<span class="preprocessor">#define PORTE_PCR25                              PORT_PCR_REG(PORTE_BASE_PTR,25)</span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7f8928364e061d268a63ac275e390953"> 4504</a></span>&#160;<span class="preprocessor">#define PORTE_PCR26                              PORT_PCR_REG(PORTE_BASE_PTR,26)</span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf4c63051daa8881e0eab27cda68af055"> 4505</a></span>&#160;<span class="preprocessor">#define PORTE_PCR27                              PORT_PCR_REG(PORTE_BASE_PTR,27)</span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gacaec18d48634081f1056c0bae867c9ed"> 4506</a></span>&#160;<span class="preprocessor">#define PORTE_PCR28                              PORT_PCR_REG(PORTE_BASE_PTR,28)</span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0ff38342e56f83e82f3c60d8d3af27cf"> 4507</a></span>&#160;<span class="preprocessor">#define PORTE_PCR29                              PORT_PCR_REG(PORTE_BASE_PTR,29)</span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga527af4bcbcbf3b9e3daa1ba78f607519"> 4508</a></span>&#160;<span class="preprocessor">#define PORTE_PCR30                              PORT_PCR_REG(PORTE_BASE_PTR,30)</span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga41e89f40d3263399e7eb2f50b3016436"> 4509</a></span>&#160;<span class="preprocessor">#define PORTE_PCR31                              PORT_PCR_REG(PORTE_BASE_PTR,31)</span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2a40993bff75d288fa0f586934fea8f7"> 4510</a></span>&#160;<span class="preprocessor">#define PORTE_GPCLR                              PORT_GPCLR_REG(PORTE_BASE_PTR)</span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga65eb4d422acfbde2908e313ee14b4765"> 4511</a></span>&#160;<span class="preprocessor">#define PORTE_GPCHR                              PORT_GPCHR_REG(PORTE_BASE_PTR)</span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gacc7c4484dfe963d5c8c8e6ea7159bae4"> 4512</a></span>&#160;<span class="preprocessor">#define PORTE_ISFR                               PORT_ISFR_REG(PORTE_BASE_PTR)</span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="comment">/* PORT - Register array accessors */</span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac2ebdce0bb5372b6216eb66b0299c8d6"> 4515</a></span>&#160;<span class="preprocessor">#define PORTA_PCR(index)                         PORT_PCR_REG(PORTA_BASE_PTR,index)</span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4b01c5065231a73f13aab0bc2a0de4b3"> 4516</a></span>&#160;<span class="preprocessor">#define PORTB_PCR(index)                         PORT_PCR_REG(PORTB_BASE_PTR,index)</span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga75241e82a338f32753a385c88421a30e"> 4517</a></span>&#160;<span class="preprocessor">#define PORTC_PCR(index)                         PORT_PCR_REG(PORTC_BASE_PTR,index)</span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf8baf1fbb9a157629a0482476cd07a68"> 4518</a></span>&#160;<span class="preprocessor">#define PORTD_PCR(index)                         PORT_PCR_REG(PORTD_BASE_PTR,index)</span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf631c8cdff059152b15250d1fe08862c"> 4519</a></span>&#160;<span class="preprocessor">#define PORTE_PCR(index)                         PORT_PCR_REG(PORTE_BASE_PTR,index)</span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;</div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160; <span class="comment">/* end of group PORT_Peripheral */</span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;</div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;</div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="comment">   -- RCM</span></div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;</div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html"> 4541</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_c_m___mem_map.html">RCM_MemMap</a> {</div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html#a72cc435004865ba66a0ca44630f10fd3"> 4542</a></span>&#160;  uint8_t <a class="code" href="struct_r_c_m___mem_map.html#a72cc435004865ba66a0ca44630f10fd3">SRS0</a>;                                    </div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html#a17104acf49b7e08ee75c675987528f92"> 4543</a></span>&#160;  uint8_t <a class="code" href="struct_r_c_m___mem_map.html#a17104acf49b7e08ee75c675987528f92">SRS1</a>;                                    </div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html#a1d386ff4b328960f430b4c63f61423fa"> 4544</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[2];</div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html#afbe59a267584c8d35fe61a861e753155"> 4545</a></span>&#160;  uint8_t <a class="code" href="struct_r_c_m___mem_map.html#afbe59a267584c8d35fe61a861e753155">RPFC</a>;                                    </div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html#a8c3111caa4359258a32cb7db2b456445"> 4546</a></span>&#160;  uint8_t <a class="code" href="struct_r_c_m___mem_map.html#a8c3111caa4359258a32cb7db2b456445">RPFW</a>;                                    </div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___r_c_m___peripheral.html#ga787b1c58d947f0b81c2502227dd0396b">RCM_MemMapPtr</a>;</div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;</div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment">/* RCM - Register accessors */</span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#gab75f78e13fd4a015cada6728b29c681c"> 4560</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_REG(base)                       ((base)-&gt;SRS0)</span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga6b4794a4c891e1ede19dc7a446870489"> 4561</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_REG(base)                       ((base)-&gt;SRS1)</span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga361aa484c058d992d93d6f61316029f3"> 4562</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_REG(base)                       ((base)-&gt;RPFC)</span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga0be970e23a295c11f2e80b9f83ae4dbe"> 4563</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_REG(base)                       ((base)-&gt;RPFW)</span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;</div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;</div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="comment">   -- RCM Register Masks</span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;</div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="comment">/* SRS0 Bit Fields */</span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gacdeb6976064d599d6cd063b26a25dbda"> 4580</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_MASK                     0x1u</span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2e140fc50106a6145cffe4b72671bbc2"> 4581</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_SHIFT                    0</span></div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4de74187b3bcc5b40a526b3ab5afda88"> 4582</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_MASK                        0x2u</span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad3f4cb02d84182ddd0933dc93e1ec4ba"> 4583</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_SHIFT                       1</span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0983314adae781518e2481ae518e14d8"> 4584</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_MASK                        0x4u</span></div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga87c1e113b052d6c10c450973efa74eb7"> 4585</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_SHIFT                       2</span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0db6908ad880d9f7fd190fbb6922adda"> 4586</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_MASK                        0x8u</span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga95ccd3811dd00bd56b397939db9b248d"> 4587</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_SHIFT                       3</span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad203634bcb298bf54a3d5cce5c378a7e"> 4588</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_MASK                       0x20u</span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac989a90d61cdfb7e612c212a3f6d06d8"> 4589</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_SHIFT                      5</span></div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab94707d2e91618c8c803dfa2d8df4e7b"> 4590</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_MASK                        0x40u</span></div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1c1ae6946300c9f33bf5575d45d2b862"> 4591</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_SHIFT                       6</span></div><div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad172e7645b5b6a0c5a2ff91db3087f7e"> 4592</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_MASK                        0x80u</span></div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga98b995f8d56d338b315d6750072474ff"> 4593</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_SHIFT                       7</span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="comment">/* SRS1 Bit Fields */</span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4f7c4ce64c13c55fc0c7aaea3a702a03"> 4595</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_MASK                     0x2u</span></div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga71f857503a2b2d2e0c30d4762e89a8d8"> 4596</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_SHIFT                    1</span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga72f541acd2a0992ad0d1d089c694ad5f"> 4597</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_MASK                         0x4u</span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7e554c1ae96dae684fbc81204283f86c"> 4598</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_SHIFT                        2</span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6af4d8ed2135b602de575373f22b1af8"> 4599</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_MASK                     0x8u</span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga91611da7546b27a939e92926f378229f"> 4600</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_SHIFT                    3</span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa09459c8ed6200a5828221f9d15656d3"> 4601</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_MASK                    0x20u</span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab30a0b3f954edb8a480649686bd208fb"> 4602</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_SHIFT                   5</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="comment">/* RPFC Bit Fields */</span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga36e0fc448dc94b90314dd6dd2dd41763"> 4604</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_MASK                  0x3u</span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad869b7629ba10023abe459d7293fd281"> 4605</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_SHIFT                 0</span></div><div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9e84ee177022331e8509773374670eca"> 4606</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFC_RSTFLTSRW_SHIFT))&amp;RCM_RPFC_RSTFLTSRW_MASK)</span></div><div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gadfb0f8132fbbc978c9756a2adfbf2ed0"> 4607</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_MASK                   0x4u</span></div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4c39eb26fa537bf5e4e6b0ea82ffaeb2"> 4608</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_SHIFT                  2</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment">/* RPFW Bit Fields */</span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga60f29f78d245476ae9716d81b5728739"> 4610</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_MASK                  0x1Fu</span></div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga489d9757284af48af000b769d36bf21a"> 4611</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_SHIFT                 0</span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2b2127fc8187199672452ef9f62f6a89"> 4612</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFW_RSTFLTSEL_SHIFT))&amp;RCM_RPFW_RSTFLTSEL_MASK)</span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;</div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral.html#ga25ab3aa8d593d455ed36a52c77f88234"> 4621</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTR                             ((RCM_MemMapPtr)0x4007F000u)</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;</div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral.html#gad8549fec4a09b0b485983beadfc3a5fb"> 4623</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTRS                            { RCM_BASE_PTR }</span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;</div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="comment">/* RCM - Register instance definitions */</span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="comment">/* RCM */</span></div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#gaae0200bfd0eb1d7f7fd0d142c21fe92a"> 4637</a></span>&#160;<span class="preprocessor">#define RCM_SRS0                                 RCM_SRS0_REG(RCM_BASE_PTR)</span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#gaa2e190bc843511a82e9ec826029fbaaa"> 4638</a></span>&#160;<span class="preprocessor">#define RCM_SRS1                                 RCM_SRS1_REG(RCM_BASE_PTR)</span></div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga1c19f66051e218d534efc33ec09cc461"> 4639</a></span>&#160;<span class="preprocessor">#define RCM_RPFC                                 RCM_RPFC_REG(RCM_BASE_PTR)</span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga4cf7545d65e6e6c3e1848b7687d8f367"> 4640</a></span>&#160;<span class="preprocessor">#define RCM_RPFW                                 RCM_RPFW_REG(RCM_BASE_PTR)</span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;</div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160; <span class="comment">/* end of group RCM_Peripheral */</span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;</div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;</div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="comment">   -- ROM</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;</div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html"> 4662</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_o_m___mem_map.html">ROM_MemMap</a> {</div><div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#ac9643acfd3ab0c1727bccbe356815321"> 4663</a></span>&#160;  uint32_t ENTRY[3];                               </div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#af2183c9d5dbc69a514ecef0aa2d22ed3"> 4664</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#af2183c9d5dbc69a514ecef0aa2d22ed3">TABLEMARK</a>;                              </div><div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a0de996dea396cfe98eb44e61dbdff57d"> 4665</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[4028];</div><div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#ad414e4ce56e0dd2d8b7c2c2b8e10b1d2"> 4666</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#ad414e4ce56e0dd2d8b7c2c2b8e10b1d2">SYSACCESS</a>;                              </div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a5bb92c53c9f9ff95c2fa012895bb158e"> 4667</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#a5bb92c53c9f9ff95c2fa012895bb158e">PERIPHID4</a>;                              </div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a3537d737a5805be883aaf9c707789779"> 4668</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#a3537d737a5805be883aaf9c707789779">PERIPHID5</a>;                              </div><div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#ae80800c5fd92b8bfb3b45ae430e4dc9b"> 4669</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#ae80800c5fd92b8bfb3b45ae430e4dc9b">PERIPHID6</a>;                              </div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#ab63254ed09fdb6e681bf911fcb73012c"> 4670</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#ab63254ed09fdb6e681bf911fcb73012c">PERIPHID7</a>;                              </div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a132adcf08b28d082698e505ef4cd84ab"> 4671</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#a132adcf08b28d082698e505ef4cd84ab">PERIPHID0</a>;                              </div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#addf6cf7faa9485773a8f5ffd1d243667"> 4672</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#addf6cf7faa9485773a8f5ffd1d243667">PERIPHID1</a>;                              </div><div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a9ebe3d5d12893e66b6b39ecba5641561"> 4673</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#a9ebe3d5d12893e66b6b39ecba5641561">PERIPHID2</a>;                              </div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a511011f97888761a394521be78887fd2"> 4674</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#a511011f97888761a394521be78887fd2">PERIPHID3</a>;                              </div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a51d2026476b6e1547beb909d07d4aa32"> 4675</a></span>&#160;  uint32_t COMPID[4];                              </div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___r_o_m___peripheral.html#ga443285c54b394d010d2dccd28607e4b4">ROM_MemMapPtr</a>;</div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;</div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="comment">   -- ROM - Register accessor macros</span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;</div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="comment">/* ROM - Register accessors */</span></div><div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gab4e97748d1b7d5e8024f502e628709fa"> 4689</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_REG(base,index)                ((base)-&gt;ENTRY[index])</span></div><div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gaf92010f49e8870d94588098c5f7b42d7"> 4690</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_REG(base)                  ((base)-&gt;TABLEMARK)</span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga7dc11ad9e3be5913bed30c8a8749eaa8"> 4691</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_REG(base)                  ((base)-&gt;SYSACCESS)</span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga41943ddb688f579c57887a4abe9df501"> 4692</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_REG(base)                  ((base)-&gt;PERIPHID4)</span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gadd1423bc7a8ebde255e7c2d422096bf0"> 4693</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_REG(base)                  ((base)-&gt;PERIPHID5)</span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga172a468c57c46e3edf4f67910f6e8b0c"> 4694</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_REG(base)                  ((base)-&gt;PERIPHID6)</span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga00f0b786d839d625a7d166b7185a2205"> 4695</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_REG(base)                  ((base)-&gt;PERIPHID7)</span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga43347eab2982b34ff8b89e454ba08837"> 4696</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_REG(base)                  ((base)-&gt;PERIPHID0)</span></div><div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga293b3b6eaf2b3b39d7343b14e1845b4f"> 4697</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_REG(base)                  ((base)-&gt;PERIPHID1)</span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gac1ebfc31a7ae53d67acd0a8fcc4594e9"> 4698</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_REG(base)                  ((base)-&gt;PERIPHID2)</span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga83d8e6b599e7f968e226687ad93282cc"> 4699</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_REG(base)                  ((base)-&gt;PERIPHID3)</span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gadf3bba37f4d1e368614a96a068c8c6c1"> 4700</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_REG(base,index)               ((base)-&gt;COMPID[index])</span></div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160; <span class="comment">/* end of group ROM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;</div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;</div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="comment">   -- ROM Register Masks</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="comment">/* ENTRY Bit Fields */</span></div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga1857448185c74895d4ba462f8ebd76a9"> 4717</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gaef045dcd4648ca2c223f191d1e013673"> 4718</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_SHIFT                    0</span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gaffee58a0a8c0c3f652a6f88007194dc8"> 4719</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_ENTRY_ENTRY_SHIFT))&amp;ROM_ENTRY_ENTRY_MASK)</span></div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="comment">/* TABLEMARK Bit Fields */</span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gaac600c2f3e33e425e374ca4f843d63e6"> 4721</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gaffb544cfa94716cfd71a99bb45c7411a"> 4722</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_SHIFT                 0</span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga38bfb1952b2f112abc1e01ce0d2d24b1"> 4723</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_TABLEMARK_MARK_SHIFT))&amp;ROM_TABLEMARK_MARK_MASK)</span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment">/* SYSACCESS Bit Fields */</span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gab3acbf5e9fc0f3ad82ae4e0004d0216d"> 4725</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga3490b2f91c6a67625992dbc90f0e5a27"> 4726</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_SHIFT            0</span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga169845d2d1c068c7ef4998e8801ac713"> 4727</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_SYSACCESS_SYSACCESS_SHIFT))&amp;ROM_SYSACCESS_SYSACCESS_MASK)</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="comment">/* PERIPHID4 Bit Fields */</span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gad17e07925ea552218422be227581a58f"> 4729</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga4ea3b3a45be6eb8eb4372f565af2d5d9"> 4730</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gab4f815fbbdfce7ff4af7ddeca74eff41"> 4731</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID4_PERIPHID_SHIFT))&amp;ROM_PERIPHID4_PERIPHID_MASK)</span></div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="comment">/* PERIPHID5 Bit Fields */</span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga39e8a3441c79c42651efba9100e653a7"> 4733</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga083194b41cf1109fe5a6e235b2c1f89a"> 4734</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gaa801210cd537086eddf2456575251d93"> 4735</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID5_PERIPHID_SHIFT))&amp;ROM_PERIPHID5_PERIPHID_MASK)</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="comment">/* PERIPHID6 Bit Fields */</span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gae29765428defa80237980d34b67f4fde"> 4737</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga0cb9b85e1ca798d1897bcef6afce8a79"> 4738</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gacd2a1a4b870a765537be3a9aaae25cba"> 4739</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID6_PERIPHID_SHIFT))&amp;ROM_PERIPHID6_PERIPHID_MASK)</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="comment">/* PERIPHID7 Bit Fields */</span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga46d62ff696136480044fa6bd78597be6"> 4741</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga660f3354bf252cb5c5a72b828ba683bd"> 4742</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga954df1566228d34b0f016073d865e878"> 4743</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID7_PERIPHID_SHIFT))&amp;ROM_PERIPHID7_PERIPHID_MASK)</span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="comment">/* PERIPHID0 Bit Fields */</span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga2dfed5a6af54f8d29e984653d14a2d1a"> 4745</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gaacd7e0172c630fb56d8d465c16111feb"> 4746</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga4e81784ff5ff7bb04e70159467a44e6f"> 4747</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID0_PERIPHID_SHIFT))&amp;ROM_PERIPHID0_PERIPHID_MASK)</span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="comment">/* PERIPHID1 Bit Fields */</span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga89bae76549b2b639d154bbab60fa87a6"> 4749</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga9370b3491eef6cf277f1b64339d4cacf"> 4750</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga67e3b02a049c4ac0c8f3d065175e655e"> 4751</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID1_PERIPHID_SHIFT))&amp;ROM_PERIPHID1_PERIPHID_MASK)</span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="comment">/* PERIPHID2 Bit Fields */</span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gac4fd9dca16b12b524b3f7be8cb5d0386"> 4753</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga3a0032b94f8d01378b20d260317d85d9"> 4754</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gac890c8c525b06c4792a9bc16569978e1"> 4755</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID2_PERIPHID_SHIFT))&amp;ROM_PERIPHID2_PERIPHID_MASK)</span></div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="comment">/* PERIPHID3 Bit Fields */</span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga0f7212db2daf16bb9cd76004eef1f845"> 4757</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga61106adc7eb36f078c312d6111da5941"> 4758</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gaa9d92ba0e5acb77de8834d3c921ae4e3"> 4759</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID3_PERIPHID_SHIFT))&amp;ROM_PERIPHID3_PERIPHID_MASK)</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gae20c6541595b7ae93be71b45403230b7"> 4761</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga348650897eca9cb7d75adcf78efceb33"> 4762</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_SHIFT                  0</span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gaa2a70f721f69f2c2111320ee1d37e673"> 4763</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_COMPID_COMPID_SHIFT))&amp;ROM_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160; <span class="comment">/* end of group ROM_Register_Masks */</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;</div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;</div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="comment">/* ROM - Peripheral instance base addresses */</span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___r_o_m___peripheral.html#ga5ad426d10b6832ca7012e8767113f686"> 4772</a></span>&#160;<span class="preprocessor">#define ROM_BASE_PTR                             ((ROM_MemMapPtr)0xF0002000u)</span></div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;</div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___r_o_m___peripheral.html#ga41e000a3e59f16dd8f395cebcb883e82"> 4774</a></span>&#160;<span class="preprocessor">#define ROM_BASE_PTRS                            { ROM_BASE_PTR }</span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;</div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="comment">   -- ROM - Register accessor macros</span></div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;</div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="comment">/* ROM - Register instance definitions */</span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="comment">/* ROM */</span></div><div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gada69a41d0a902f6012e684efb7c9e3ad"> 4788</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY0                               ROM_ENTRY_REG(ROM_BASE_PTR,0)</span></div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gac1064716d92d1384ff4b0bf063baabe6"> 4789</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY1                               ROM_ENTRY_REG(ROM_BASE_PTR,1)</span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga0ae5079cc5e456ff696440862af66421"> 4790</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY2                               ROM_ENTRY_REG(ROM_BASE_PTR,2)</span></div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gaf0a5aeb4d78f9d16a13d1e5372484075"> 4791</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK                            ROM_TABLEMARK_REG(ROM_BASE_PTR)</span></div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gae51b2981e6f366d1b80e622b8642423b"> 4792</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS                            ROM_SYSACCESS_REG(ROM_BASE_PTR)</span></div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gaba945b0541931f93e793ba6b9afd31fb"> 4793</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4                            ROM_PERIPHID4_REG(ROM_BASE_PTR)</span></div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gac146375adf3530980926efe6bd28cdbf"> 4794</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5                            ROM_PERIPHID5_REG(ROM_BASE_PTR)</span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gaf62472395bdd6d725f3a525782f49b7d"> 4795</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6                            ROM_PERIPHID6_REG(ROM_BASE_PTR)</span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gafc97a0258028333f02235848c4d12068"> 4796</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7                            ROM_PERIPHID7_REG(ROM_BASE_PTR)</span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga8b16796b2d742a383b0fa9c5eff4ea74"> 4797</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0                            ROM_PERIPHID0_REG(ROM_BASE_PTR)</span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga2c20c1fbc154e3011be16bc88d2e9e99"> 4798</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1                            ROM_PERIPHID1_REG(ROM_BASE_PTR)</span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gafcac673ad55f4a45e212719ba05f8e43"> 4799</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2                            ROM_PERIPHID2_REG(ROM_BASE_PTR)</span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga19fadeeba61c408144bd794f649a3716"> 4800</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3                            ROM_PERIPHID3_REG(ROM_BASE_PTR)</span></div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#gac5280f363861e1e1d7729b9ae03287b8"> 4801</a></span>&#160;<span class="preprocessor">#define ROM_COMPID0                              ROM_COMPID_REG(ROM_BASE_PTR,0)</span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga28d5ee392b019886989316d12188ca0d"> 4802</a></span>&#160;<span class="preprocessor">#define ROM_COMPID1                              ROM_COMPID_REG(ROM_BASE_PTR,1)</span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga3a7a24370ddc945268ab011f5ad36e8f"> 4803</a></span>&#160;<span class="preprocessor">#define ROM_COMPID2                              ROM_COMPID_REG(ROM_BASE_PTR,2)</span></div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga7789fe9cc0215fcd4cae71f04764e9f7"> 4804</a></span>&#160;<span class="preprocessor">#define ROM_COMPID3                              ROM_COMPID_REG(ROM_BASE_PTR,3)</span></div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;</div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="comment">/* ROM - Register array accessors */</span></div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga069404bc9c62c5e1e8dcd239e6abbfcc"> 4807</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY(index)                         ROM_ENTRY_REG(ROM_BASE_PTR,index)</span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___r_o_m___register___accessor___macros.html#ga6049b92e3274bd0d699e6009eb0a24a1"> 4808</a></span>&#160;<span class="preprocessor">#define ROM_COMPID(index)                        ROM_COMPID_REG(ROM_BASE_PTR,index)</span></div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160; <span class="comment">/* end of group ROM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;</div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160; <span class="comment">/* end of group ROM_Peripheral */</span></div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;</div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;</div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="comment">   -- RTC</span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;</div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html"> 4830</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_t_c___mem_map.html">RTC_MemMap</a> {</div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a57e02b30db8442e215456ffebf82326a"> 4831</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a57e02b30db8442e215456ffebf82326a">TSR</a>;                                    </div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#afbf8ee068cab47ab0b25805c5b7ef91c"> 4832</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#afbf8ee068cab47ab0b25805c5b7ef91c">TPR</a>;                                    </div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a17a2cd556a1ac35305398a9b615155bb"> 4833</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a17a2cd556a1ac35305398a9b615155bb">TAR</a>;                                    </div><div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a9a53e49441f15ba5815fbffc87f2819f"> 4834</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a9a53e49441f15ba5815fbffc87f2819f">TCR</a>;                                    </div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a1fc7b5e311820889eb21ee6a292c168e"> 4835</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a1fc7b5e311820889eb21ee6a292c168e">CR</a>;                                     </div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a081f4304e18753e5e8d0afd71ccca45e"> 4836</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a081f4304e18753e5e8d0afd71ccca45e">SR</a>;                                     </div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a3314de2ca1fccad1fe0411e61b2d282d"> 4837</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a3314de2ca1fccad1fe0411e61b2d282d">LR</a>;                                     </div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#ae1a888131095f231df40e9d29e2aff7b"> 4838</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#ae1a888131095f231df40e9d29e2aff7b">IER</a>;                                    </div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___r_t_c___peripheral.html#gac92da66fe1171e5751505df29917b152">RTC_MemMapPtr</a>;</div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;</div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;</div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="comment">/* RTC - Register accessors */</span></div><div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga8e35afa52e674ff535ecc57472498ca8"> 4852</a></span>&#160;<span class="preprocessor">#define RTC_TSR_REG(base)                        ((base)-&gt;TSR)</span></div><div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gac08a2bfcaf64e65e8192ea268057da7c"> 4853</a></span>&#160;<span class="preprocessor">#define RTC_TPR_REG(base)                        ((base)-&gt;TPR)</span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga161cb8068d36702819a6097fa4716025"> 4854</a></span>&#160;<span class="preprocessor">#define RTC_TAR_REG(base)                        ((base)-&gt;TAR)</span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga4659f1e235bf0cbc0ec63c689645761b"> 4855</a></span>&#160;<span class="preprocessor">#define RTC_TCR_REG(base)                        ((base)-&gt;TCR)</span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga32aa9fd38e099ee1a01f094e5389a794"> 4856</a></span>&#160;<span class="preprocessor">#define RTC_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gab87ebfc55a2b4e49ef0c0a52819e27b0"> 4857</a></span>&#160;<span class="preprocessor">#define RTC_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gab021dc45ed50ff0798b8892ea750b0ff"> 4858</a></span>&#160;<span class="preprocessor">#define RTC_LR_REG(base)                         ((base)-&gt;LR)</span></div><div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gae828cb00658a689e8c78a1c2a489ae92"> 4859</a></span>&#160;<span class="preprocessor">#define RTC_IER_REG(base)                        ((base)-&gt;IER)</span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;</div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;</div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="comment">   -- RTC Register Masks</span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;</div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div><div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9a0f8842e8262ca176fcf028982153af"> 4876</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad0476d1e39a866b5b5ba4728b55e258a"> 4877</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0</span></div><div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0265b25e77883b6b0cb056ab697b5bc6"> 4878</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2682f687fa561be2f002fc574d48cc79"> 4880</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga624a290f73478b3ca2687ac49cc78fb2"> 4881</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0</span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac2c160abce9b85ad4d9386f0dd8c31ea"> 4882</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div><div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga649a76416ad00079054bd866565dada2"> 4884</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9ec8791d91dc36f0f59a7705988f7278"> 4885</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0</span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga02ce5bc2603bebe1356ce961142f6700"> 4886</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga48a96d1de8db1993bfac3ca9d6bdb227"> 4888</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div><div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0d8bc8c79b8010b8ebb94562428713fe"> 4889</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0</span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaca21d09697f88aef5b056c81daaa8445"> 4890</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8f198d1dbc7427e1dfabdc4e9f53f8e2"> 4891</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4b8c9ecf8ed798b8c0173ce122874c5e"> 4892</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8</span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2425cc5a6f775938d0c0aa5448b96b05"> 4893</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga920f92da02ac0a6ae0931645600e2405"> 4894</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6bcbafe57cdb430da5ee6902e0bcb224"> 4895</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16</span></div><div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa8994c74539b06641e723be00af76459"> 4896</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga788e49f72c48b3c98794b49e27337c64"> 4897</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga84c801695fa1e344e7b2c8e6568cb7c8"> 4898</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24</span></div><div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga650d1b34ad6d46090befda0296b4fe3f"> 4899</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga114a670a6ac2782bd777ea33e4395059"> 4901</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac0a88898cc6e1686b54a99e3a6fe759d"> 4902</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0</span></div><div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gade2b0c86902f83d7674c10e3a7923f80"> 4903</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_MASK                          0x2u</span></div><div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga319f4682f30aed777eecac4c09a96223"> 4904</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_SHIFT                         1</span></div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga762afd0d0e0bbc08b631a10c45222797"> 4905</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacf42f5f0dc8f3939de4131b7b63d0dc2"> 4906</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2</span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae071fafa245264dd485258198b7fcf8a"> 4907</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga71fb55b262a9f0aac1777b4115a1bfa7"> 4908</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3</span></div><div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1517078d0ce615b7feb94ef57b28e4c8"> 4909</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_MASK                         0x100u</span></div><div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9d52da825519dde1888921fb1b5e096d"> 4910</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        8</span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4c9ab830040b30f5ebc3e21f357e3d58"> 4911</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c53e02399574c63f5015cef513dddff"> 4912</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9</span></div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga885a0abaf0aeae2525406950542df145"> 4913</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_MASK                        0x400u</span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafefab96f792c2faf1c4580790af7a1c5"> 4914</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       10</span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac8a4d2f3837af6cea3924682d6d795c9"> 4915</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_MASK                         0x800u</span></div><div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4bb07384fbca5f19f9e7b30daa071b92"> 4916</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        11</span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf39585370663a36a6eba4dd1fe61534f"> 4917</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_MASK                         0x1000u</span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga348565e2fabae104ce15d3b0e23b4fc1"> 4918</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        12</span></div><div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7eb15eb098b99b007a0fef42c3fef848"> 4919</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_MASK                         0x2000u</span></div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacd1a88b76256f8efc3633459f3c21d83"> 4920</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        13</span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1efc73171f80fa079f4d3aec43f2faab"> 4922</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div><div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga261718ed362a6c56ad4c0e1c5e624552"> 4923</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0</span></div><div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabadca56816c485ca12134cd54a40c010"> 4924</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga209c228a9376a460fa905e67716ebe65"> 4925</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1</span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8deec41a2823788375ed7b8b63870868"> 4926</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div><div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaaae3f647015906bacdb13124a50d3cfb"> 4927</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2</span></div><div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabcb29faa7aa3cee888e06e6b08236907"> 4928</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div><div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga120f7d25fec9feca0a62b6e79683e3ac"> 4929</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4</span></div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="comment">/* LR Bit Fields */</span></div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga89f5d0ce94e7eb13bd961774fd440c0b"> 4931</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3f1532cd2a9c7b767e2363ddde7777c4"> 4932</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3</span></div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga79d7286374cccca93261d4ced777c2e7"> 4933</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga170e66be6136b04cac5df94c81675cc5"> 4934</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4</span></div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0681f481e213872418c16d5e012e5603"> 4935</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33823f8e5a5e100db14493426af60d67"> 4936</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5</span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf57761c6f1eb820b0d6764ae63e7dfcf"> 4937</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga723a045710e5df92a5bf5363e8cea08f"> 4938</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6</span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="comment">/* IER Bit Fields */</span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4401cd4dce34a638f75403a2a3701e6d"> 4940</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2938c56e7566549f7434b8f02ad6d478"> 4941</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0</span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1dfc25308bec00f67925ae796f805d3d"> 4942</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf9355764ec83dde6e2890f391a469856"> 4943</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1</span></div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1bcc4df9a637ec5ab4b611391986c06"> 4944</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae15cd7098592da4c3a2c2563879ae5d8"> 4945</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2</span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga63c8ae5db82845d5bb13907cd0e70cd7"> 4946</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        0x10u</span></div><div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga456ec6fb31112c122b38dcc586d9e75d"> 4947</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4</span></div><div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae08d5bcb3d71bb932a7c1d41086b3545"> 4948</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON_MASK                        0x80u</span></div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa18422218526a3bb50a3158c3aee2100"> 4949</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON_SHIFT                       7</span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;</div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;</div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral.html#ga6455e2b767b4b224b4f00b50e87a2441"> 4958</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTR                             ((RTC_MemMapPtr)0x4003D000u)</span></div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;</div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral.html#ga426dff8af34f3304d58b5bed5a54e583"> 4960</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTRS                            { RTC_BASE_PTR }</span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;</div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;</div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="comment">/* RTC - Register instance definitions */</span></div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="comment">/* RTC */</span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gac34515e965b8b5efb13b40d7928c15a7"> 4974</a></span>&#160;<span class="preprocessor">#define RTC_TSR                                  RTC_TSR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga4fa174e14f5fc63a79a5553ae101dd66"> 4975</a></span>&#160;<span class="preprocessor">#define RTC_TPR                                  RTC_TPR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gad26d28fdc47ac3fabf3d01b3ea6baa92"> 4976</a></span>&#160;<span class="preprocessor">#define RTC_TAR                                  RTC_TAR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga19e3c6c39a676971237fe56e8cd2c06e"> 4977</a></span>&#160;<span class="preprocessor">#define RTC_TCR                                  RTC_TCR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9"> 4978</a></span>&#160;<span class="preprocessor">#define RTC_CR                                   RTC_CR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga0f8d30458bc28fba98ada5edf7d1eb8c"> 4979</a></span>&#160;<span class="preprocessor">#define RTC_SR                                   RTC_SR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga05e64891d0c59b705c0f96db04496416"> 4980</a></span>&#160;<span class="preprocessor">#define RTC_LR                                   RTC_LR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gad06b6458073a45d15da59f51f95310ab"> 4981</a></span>&#160;<span class="preprocessor">#define RTC_IER                                  RTC_IER_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;</div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160; <span class="comment">/* end of group RTC_Peripheral */</span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;</div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;</div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="comment">   -- SCB</span></div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;</div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html"> 5003</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_c_b___mem_map.html">SCB_MemMap</a> {</div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#ab5b3e978eb3ceb8a2aadaeeab28db00b"> 5004</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[8];</div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#afffeb2c080fb652c45dcccbc9432945c"> 5005</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#afffeb2c080fb652c45dcccbc9432945c">ACTLR</a>;                                  </div><div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#ab9f88fe5f82d75e61ca9e017c80bcca7"> 5006</a></span>&#160;  uint8_t RESERVED_1[3316];</div><div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a1e5baee14946bb64bd1e68e481f6d6b0"> 5007</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a1e5baee14946bb64bd1e68e481f6d6b0">CPUID</a>;                                  </div><div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a66ceabdaf0762f2f5935c87b80e0b246"> 5008</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a66ceabdaf0762f2f5935c87b80e0b246">ICSR</a>;                                   </div><div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a3799e3af2b9f5d2f0740354953ba509d"> 5009</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a3799e3af2b9f5d2f0740354953ba509d">VTOR</a>;                                   </div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#ad69a7e2aba70bd9fa6924533a23a062a"> 5010</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#ad69a7e2aba70bd9fa6924533a23a062a">AIRCR</a>;                                  </div><div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#ae6694fb5a69483450401814d4d2aadae"> 5011</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#ae6694fb5a69483450401814d4d2aadae">SCR</a>;                                    </div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a9f5754479885a80651e6ce99ce44fbeb"> 5012</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a9f5754479885a80651e6ce99ce44fbeb">CCR</a>;                                    </div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#acc19a07675d1806592b3ed4a92f91e1c"> 5013</a></span>&#160;  uint8_t RESERVED_2[4];</div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a4fa6448cb8510e61433afa5f024a1579"> 5014</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a4fa6448cb8510e61433afa5f024a1579">SHPR2</a>;                                  </div><div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#aa7e2c4b036de2b98b1b578b4e638978c"> 5015</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#aa7e2c4b036de2b98b1b578b4e638978c">SHPR3</a>;                                  </div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#aabb6b7677f7a0a50ce6fae3b63eb943d"> 5016</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#aabb6b7677f7a0a50ce6fae3b63eb943d">SHCSR</a>;                                  </div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a86684537b595133db57a7bcc73843d2a"> 5017</a></span>&#160;  uint8_t RESERVED_3[8];</div><div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#ae8d2d700d6a9735423a52a48a62b50b6"> 5018</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#ae8d2d700d6a9735423a52a48a62b50b6">DFSR</a>;                                   </div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_c_b___peripheral.html#ga08aca299c99cac47121d9e64e7b8e1cf">SCB_MemMapPtr</a>;</div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;</div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="comment">   -- SCB - Register accessor macros</span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;</div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="comment">/* SCB - Register accessors */</span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga8e6ef559a6b8231b4f86185221c7f82a"> 5032</a></span>&#160;<span class="preprocessor">#define SCB_ACTLR_REG(base)                      ((base)-&gt;ACTLR)</span></div><div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga117081636e39f490ee0d6c2dd71994c3"> 5033</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REG(base)                      ((base)-&gt;CPUID)</span></div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gad49675a96aa05153fe6157c5c12667b9"> 5034</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_REG(base)                       ((base)-&gt;ICSR)</span></div><div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga5f6385eaf8fd7164c6c3c225b6a7d3f4"> 5035</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_REG(base)                       ((base)-&gt;VTOR)</span></div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga128fc0df59d5e2b7fc55a6ded49b1586"> 5036</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_REG(base)                      ((base)-&gt;AIRCR)</span></div><div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gaed0c82840ade63a78c5d42790e8d9270"> 5037</a></span>&#160;<span class="preprocessor">#define SCB_SCR_REG(base)                        ((base)-&gt;SCR)</span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga33158444a24538a7a5aaff86d3153c01"> 5038</a></span>&#160;<span class="preprocessor">#define SCB_CCR_REG(base)                        ((base)-&gt;CCR)</span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga870a0e7eedd2b8fd1969f840dbb84f81"> 5039</a></span>&#160;<span class="preprocessor">#define SCB_SHPR2_REG(base)                      ((base)-&gt;SHPR2)</span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gaf6dad7136278c0fa61ad2d311352759b"> 5040</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_REG(base)                      ((base)-&gt;SHPR3)</span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga0d71167ab5249f469e9325fcde0e9e64"> 5041</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_REG(base)                      ((base)-&gt;SHCSR)</span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga0a463e0b75b661fabeedb3c26e0d240a"> 5042</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_REG(base)                       ((base)-&gt;DFSR)</span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160; <span class="comment">/* end of group SCB_Register_Accessor_Macros */</span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;</div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;</div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="comment">   -- SCB Register Masks</span></div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;</div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="comment">/* CPUID Bit Fields */</span></div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga85fcec5a1a285bf2ead09d715e7fd825"> 5059</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_MASK                  0xFu</span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga6c4bd208cc5af38612bf38b291f8312d"> 5060</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_SHIFT                 0</span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga373e184611c0c22cc1aae46fd5cca3bb"> 5061</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_REVISION_SHIFT))&amp;SCB_CPUID_REVISION_MASK)</span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga59f6aaadd9ecf7fed4e622ab8052f8d4"> 5062</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_MASK                    0xFFF0u</span></div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gac28acf4ce5242a53961b9549e7dd0115"> 5063</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_SHIFT                   4</span></div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gab245ae8d984e1c60ab16b8cd4d074b00"> 5064</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_PARTNO_SHIFT))&amp;SCB_CPUID_PARTNO_MASK)</span></div><div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga42f96b8e820835b499d29a04e593d363"> 5065</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_MASK                   0xF00000u</span></div><div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga810d19688c9813a71a60087f8ad98b2f"> 5066</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_SHIFT                  20</span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga70aaff3998444e48466b386b2ce07553"> 5067</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_VARIANT_SHIFT))&amp;SCB_CPUID_VARIANT_MASK)</span></div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gab1f83660e1dfa68aeccfed5a890725a9"> 5068</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_MASK               0xFF000000u</span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga6729af9d9ed3840dae99f10bb2feb44d"> 5069</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_SHIFT              24</span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad05c2dd61538f0fa4ecbb190e78715cd"> 5070</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_IMPLEMENTER_SHIFT))&amp;SCB_CPUID_IMPLEMENTER_MASK)</span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="comment">/* ICSR Bit Fields */</span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga75b38d5feedc920a7d0a51484330b7d7"> 5072</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_MASK                0x3F000u</span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga345baf83f90de34c6c67edb24968fcc7"> 5073</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_SHIFT               12</span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga988d490e8d0de25eba6c8622d13bc725"> 5074</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_ICSR_VECTPENDING_SHIFT))&amp;SCB_ICSR_VECTPENDING_MASK)</span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga7dc9d2d6061166d9cfa66904477acd2e"> 5075</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_MASK                  0x2000000u</span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga4681662981a7a9ce4c39ba42e79bdf36"> 5076</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_SHIFT                 25</span></div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaec656bf7e4d2fdcacfe0ef3e16397a04"> 5077</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_MASK                  0x4000000u</span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga048d1683c88c61f80f5c80173bf5e981"> 5078</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_SHIFT                 26</span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga12a45a6af09cbefd431d033d8411220e"> 5079</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_MASK                  0x8000000u</span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad7a5894ad98606b443ab6f1b52f2bc36"> 5080</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_SHIFT                 27</span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga5ed59a5d03a7d25ef76aa9d92e25e4a5"> 5081</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_MASK                  0x10000000u</span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga76cddcbf872958b00237c662309251d2"> 5082</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_SHIFT                 28</span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gab2a6cb5708895a81ec8826b8fa546145"> 5083</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_MASK                 0x80000000u</span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga8a185fc794df7e755e5f3a8b3a06d042"> 5084</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_SHIFT                31</span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="comment">/* VTOR Bit Fields */</span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga07fd57e90baff628af14394c8142dc27"> 5086</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_MASK                     0xFFFFFF80u</span></div><div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gac6092f3c78a9f126c2d02740a7976708"> 5087</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_SHIFT                    7</span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga0f3be80693fe496d7fff4dfdfbf115f0"> 5088</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_VTOR_TBLOFF_SHIFT))&amp;SCB_VTOR_TBLOFF_MASK)</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="comment">/* AIRCR Bit Fields */</span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga185d1b709217248a97734877cf639eac"> 5090</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_MASK             0x2u</span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gacc6a889c36f0c9d996ab29dc076eec6e"> 5091</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_SHIFT            1</span></div><div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gab69a066f25df4f52635379ca69f99b35"> 5092</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_MASK               0x4u</span></div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga858136a0c46c0a91e00af704cb3e2eb8"> 5093</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_SHIFT              2</span></div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad1fa2d88f03b66dea86171ebb636d936"> 5094</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANNESS_MASK                0x8000u</span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga2ac1c32de13b48a92bc48bbcee891976"> 5095</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANNESS_SHIFT               15</span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga0929f6fe9ab80dd345abdc59f44fc492"> 5096</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_MASK                   0xFFFF0000u</span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga81e3a91d7ab352abfc1227b928677c37"> 5097</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_SHIFT                  16</span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga745798f4c865107588c47e04f2a95991"> 5098</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_AIRCR_VECTKEY_SHIFT))&amp;SCB_AIRCR_VECTKEY_MASK)</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga14474f291208128b6d817bd48c684fc9"> 5100</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_MASK                 0x2u</span></div><div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gafc63d56cb8407238a9abe5ad54a00809"> 5101</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_SHIFT                1</span></div><div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga60307c79f9fb0f1b5b4afe848166f3cf"> 5102</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_MASK                   0x4u</span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga43cddab3431812a4cdf202bf359506da"> 5103</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_SHIFT                  2</span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga6603e0e99280ae6a73d7ddf1d38075f5"> 5104</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_MASK                   0x10u</span></div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga61abde1285bfce2342c1e93a1ecd3166"> 5105</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_SHIFT                  4</span></div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="comment">/* CCR Bit Fields */</span></div><div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga9d58c7dfa1dbab9f9bfa87a46504b9c2"> 5107</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_MASK                 0x8u</span></div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga41a70c541532f6ad88b841c7da86c0f6"> 5108</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_SHIFT                3</span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga41747ff80ad3657bcfa98a306feeee9d"> 5109</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_MASK                    0x200u</span></div><div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga217ffb9b976391961423e4a0802fbe66"> 5110</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_SHIFT                   9</span></div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="comment">/* SHPR2 Bit Fields */</span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga3d791e5cf57bac7bf773150ba1f0683e"> 5112</a></span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11_MASK                    0xC0000000u</span></div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga4ccb3e607c07307c5ee1c749ff8da4ca"> 5113</a></span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11_SHIFT                   30</span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga0a5a00d4d68fdd3f556d162d5a717964"> 5114</a></span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR2_PRI_11_SHIFT))&amp;SCB_SHPR2_PRI_11_MASK)</span></div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="comment">/* SHPR3 Bit Fields */</span></div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga9f73cd19baa16589b1ea9b2049617e97"> 5116</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14_MASK                    0xC00000u</span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga10c07d5bebf4f0032304b2d73da48a48"> 5117</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14_SHIFT                   22</span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga354ad977347669806a85af408275c2ed"> 5118</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR3_PRI_14_SHIFT))&amp;SCB_SHPR3_PRI_14_MASK)</span></div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad0d8244bc4b757250164da7a7f5406ce"> 5119</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15_MASK                    0xC0000000u</span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga28a5f46e257ba81d93a426436b8c795a"> 5120</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15_SHIFT                   30</span></div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga1858a379af6ce1355a314ccd18013f00"> 5121</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR3_PRI_15_SHIFT))&amp;SCB_SHPR3_PRI_15_MASK)</span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="comment">/* SHCSR Bit Fields */</span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaa3091912694f50ac51a925d4d7bcf854"> 5123</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_MASK              0x8000u</span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad441fbcc06889927347ce287c2520a97"> 5124</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_SHIFT             15</span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="comment">/* DFSR Bit Fields */</span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga68d1b868063cb70eb3bf3af375bea3cd"> 5126</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_MASK                     0x1u</span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga5715d28eed87f24337cf4391a1d65e41"> 5127</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_SHIFT                    0</span></div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaa21a685119e3829d559a25c8adf5cccb"> 5128</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_MASK                       0x2u</span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gab2da04235aa0df8d6d867336d1b2c9c5"> 5129</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_SHIFT                      1</span></div><div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaa6d8e1428ddb9a650f965c33e09bad7a"> 5130</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_MASK                    0x4u</span></div><div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga6a1d724f4fe22533bd37c3f5179d2219"> 5131</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_SHIFT                   2</span></div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga44491a07e0ef59bfe8f7797f03acfabd"> 5132</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_MASK                     0x8u</span></div><div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaa503bd566d848235828e742233b8ff20"> 5133</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_SHIFT                    3</span></div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga938e2bfb90d14dba16b2dd249b6cdbdd"> 5134</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_MASK                   0x10u</span></div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga0c4c283537c78ec5650fd7eaaf8c9cd7"> 5135</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_SHIFT                  4</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160; <span class="comment">/* end of group SCB_Register_Masks */</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;</div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;</div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="comment">/* SCB - Peripheral instance base addresses */</span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___s_c_b___peripheral.html#gaf22864785770f832103e904244e078cb"> 5144</a></span>&#160;<span class="preprocessor">#define SystemControl_BASE_PTR                   ((SCB_MemMapPtr)0xE000E000u)</span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;</div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___s_c_b___peripheral.html#gaf74b4dbfa6fd0a5607314e170a0c1d48"> 5146</a></span>&#160;<span class="preprocessor">#define SCB_BASE_PTRS                            { SystemControl_BASE_PTR }</span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;</div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="comment">   -- SCB - Register accessor macros</span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;</div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="comment">/* SCB - Register instance definitions */</span></div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="comment">/* SystemControl */</span></div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga2a94c61032c2b326d148f402585f66f4"> 5160</a></span>&#160;<span class="preprocessor">#define SCB_ACTLR                                SCB_ACTLR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gad6f841a4188701c78b4fbefc4dcd1cb6"> 5161</a></span>&#160;<span class="preprocessor">#define SCB_CPUID                                SCB_CPUID_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga7f8564488243827944de74c4db24b732"> 5162</a></span>&#160;<span class="preprocessor">#define SCB_ICSR                                 SCB_ICSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga4b62b78bccb6fe6afabe8f4969f58908"> 5163</a></span>&#160;<span class="preprocessor">#define SCB_VTOR                                 SCB_VTOR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gafb55c4d149b907fe569a1d8bb31cade1"> 5164</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR                                SCB_AIRCR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga046351cf4159d1e8953730326c31ec5c"> 5165</a></span>&#160;<span class="preprocessor">#define SCB_SCR                                  SCB_SCR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga899566f16668d16cc5f7c7a1e9025bdd"> 5166</a></span>&#160;<span class="preprocessor">#define SCB_CCR                                  SCB_CCR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga8ae524551cd0a9cee2b7e4484d926c5a"> 5167</a></span>&#160;<span class="preprocessor">#define SCB_SHPR2                                SCB_SHPR2_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gac0a168427d861c6175c07a2da89bca40"> 5168</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3                                SCB_SHPR3_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga00f70fc0cb709999835d54fb1a8d4112"> 5169</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR                                SCB_SHCSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gae3a7746f39eaa9eb3cd867d1dc327c8b"> 5170</a></span>&#160;<span class="preprocessor">#define SCB_DFSR                                 SCB_DFSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160; <span class="comment">/* end of group SCB_Register_Accessor_Macros */</span></div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;</div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160; <span class="comment">/* end of group SCB_Peripheral */</span></div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;</div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;</div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="comment">   -- SIM</span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;</div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html"> 5192</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_i_m___mem_map.html">SIM_MemMap</a> {</div><div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a4aba1e2e56918ee06126ced3810264d4"> 5193</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a4aba1e2e56918ee06126ced3810264d4">SOPT1</a>;                                  </div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a8fdfe78d66039ba5cfbf48cf8a267bee"> 5194</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a8fdfe78d66039ba5cfbf48cf8a267bee">SOPT1CFG</a>;                               </div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ae7904b8fe3af1def40d58c2ca8123e44"> 5195</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[4092];</div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#aa99d50c9e64bf212c32cfde56465e569"> 5196</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#aa99d50c9e64bf212c32cfde56465e569">SOPT2</a>;                                  </div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a422ac2beba1cc5c797380d1c5832b885"> 5197</a></span>&#160;  uint8_t RESERVED_1[4];</div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a6f70ab94a412c93f57c2ca3ee84dbdd3"> 5198</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a6f70ab94a412c93f57c2ca3ee84dbdd3">SOPT4</a>;                                  </div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#adff606be08a472231b4f9f5afd603bd6"> 5199</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#adff606be08a472231b4f9f5afd603bd6">SOPT5</a>;                                  </div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#acc19a07675d1806592b3ed4a92f91e1c"> 5200</a></span>&#160;  uint8_t RESERVED_2[4];</div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a613f7f9e67cc95762537d6cbf4800ae0"> 5201</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a613f7f9e67cc95762537d6cbf4800ae0">SOPT7</a>;                                  </div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a86684537b595133db57a7bcc73843d2a"> 5202</a></span>&#160;  uint8_t RESERVED_3[8];</div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a05732d81c464fe278244a2027960ddc1"> 5203</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a05732d81c464fe278244a2027960ddc1">SDID</a>;                                   </div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a8c752b26764b7d15368cf85fe57a34b9"> 5204</a></span>&#160;  uint8_t RESERVED_4[12];</div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a10c826c9197f80b94fa050a36943e871"> 5205</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a10c826c9197f80b94fa050a36943e871">SCGC4</a>;                                  </div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ae622490033273b25b5ba0e17600368cd"> 5206</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#ae622490033273b25b5ba0e17600368cd">SCGC5</a>;                                  </div><div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#aee7123ada2dcba294b1f26615f2cc689"> 5207</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#aee7123ada2dcba294b1f26615f2cc689">SCGC6</a>;                                  </div><div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ab3ec649af457836a31a78fa8d2c4388a"> 5208</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#ab3ec649af457836a31a78fa8d2c4388a">SCGC7</a>;                                  </div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ae56d33007aecc902d1394c2adca212af"> 5209</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#ae56d33007aecc902d1394c2adca212af">CLKDIV1</a>;                                </div><div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ab95a859ed80f2b72b5538bcc1806d924"> 5210</a></span>&#160;  uint8_t RESERVED_5[4];</div><div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ab2a9ce086973740fcd958ea83a6967f2"> 5211</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#ab2a9ce086973740fcd958ea83a6967f2">FCFG1</a>;                                  </div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a548bbc722cef80f7bc9624f1309964c1"> 5212</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a548bbc722cef80f7bc9624f1309964c1">FCFG2</a>;                                  </div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a4e4f1fbee587e08a2b02ff956746fb74"> 5213</a></span>&#160;  uint8_t RESERVED_6[4];</div><div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a599672d7e15a6f7a2b774a3b06e0e9cc"> 5214</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a599672d7e15a6f7a2b774a3b06e0e9cc">UIDMH</a>;                                  </div><div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ac0ca2251290fdadcaf84fbe3a7534b6d"> 5215</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#ac0ca2251290fdadcaf84fbe3a7534b6d">UIDML</a>;                                  </div><div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a339fceb110e65a719f4566c52270be8e"> 5216</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a339fceb110e65a719f4566c52270be8e">UIDL</a>;                                   </div><div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a2139860497710bc375266dc42d96ee6c"> 5217</a></span>&#160;  uint8_t RESERVED_7[156];</div><div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a4af8557704666ca737fef4ed12200093"> 5218</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a4af8557704666ca737fef4ed12200093">COPC</a>;                                   </div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a4c7ae6df8582f270aeacca029b051335"> 5219</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a4c7ae6df8582f270aeacca029b051335">SRVCOP</a>;                                 </div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_i_m___peripheral.html#ga708a122e8ca55082e0cf67cab6a77d02">SIM_MemMapPtr</a>;</div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;</div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;</div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="comment">/* SIM - Register accessors */</span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga3b7afc5db335a5be8aaa37f7fbecff72"> 5233</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_REG(base)                      ((base)-&gt;SOPT1)</span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga4c047f7ef6bc896bec677567db485e0c"> 5234</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_REG(base)                   ((base)-&gt;SOPT1CFG)</span></div><div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga49ff604bc1be3844a25f00a1a6b7649d"> 5235</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_REG(base)                      ((base)-&gt;SOPT2)</span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaf236970c4ed2d9aa01898ca0f361b6e5"> 5236</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_REG(base)                      ((base)-&gt;SOPT4)</span></div><div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gac3deed6e684a7bdf2dcb7559e1f183c0"> 5237</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_REG(base)                      ((base)-&gt;SOPT5)</span></div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga1859f3465bc7759ea1727d66791a4c27"> 5238</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_REG(base)                      ((base)-&gt;SOPT7)</span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga3ce5dc30bb52a91ee8b83b564ebc8f11"> 5239</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REG(base)                       ((base)-&gt;SDID)</span></div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga38eed3f9464ac97fb6dd04184291c220"> 5240</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_REG(base)                      ((base)-&gt;SCGC4)</span></div><div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gacbcf62e33427e5aabbfe947adf619d25"> 5241</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_REG(base)                      ((base)-&gt;SCGC5)</span></div><div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga575def69d6a2257a1b2014c3c2fcae54"> 5242</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_REG(base)                      ((base)-&gt;SCGC6)</span></div><div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gace178bd787df5cdde63669fb795a84d5"> 5243</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_REG(base)                      ((base)-&gt;SCGC7)</span></div><div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaa05276138d6ba426d9977f62fa12d659"> 5244</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_REG(base)                    ((base)-&gt;CLKDIV1)</span></div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaa218fdd61f5d04088d7fa1cbec4ba9a9"> 5245</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_REG(base)                      ((base)-&gt;FCFG1)</span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga28d588cd36812f942a01c0ee0ad1beb0"> 5246</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_REG(base)                      ((base)-&gt;FCFG2)</span></div><div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga1f5eac1bbac9b6798958b4697632ef21"> 5247</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_REG(base)                      ((base)-&gt;UIDMH)</span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga7c4e741241b9fc954f2cd568d29b6b45"> 5248</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_REG(base)                      ((base)-&gt;UIDML)</span></div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gac4adca94e35e9cb122f6e0f80510708f"> 5249</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_REG(base)                       ((base)-&gt;UIDL)</span></div><div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga24b7bb2caf49ac6a5bea962ae761d371"> 5250</a></span>&#160;<span class="preprocessor">#define SIM_COPC_REG(base)                       ((base)-&gt;COPC)</span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaf4814908256050a2818ca29f249545c2"> 5251</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP_REG(base)                     ((base)-&gt;SRVCOP)</span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;</div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;</div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="comment">   -- SIM Register Masks</span></div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;</div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="comment">/* SOPT1 Bit Fields */</span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5c660cd4a6d8062e6ef4afbc17c27fa4"> 5268</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 0xC0000u</span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac9e930c4ee375a2aee6fa6c97e061226"> 5269</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                18</span></div><div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf89520e7506a3dec707983ab729aef08"> 5270</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_OSC32KSEL_SHIFT))&amp;SIM_SOPT1_OSC32KSEL_MASK)</span></div><div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaaf0b406e4bd1800083f48727a7cde829"> 5271</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_MASK                  0x20000000u</span></div><div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae945165e21faf14e58288bce0918482a"> 5272</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_SHIFT                 29</span></div><div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga93a808f7a1d75e26bc3ed565ab257617"> 5273</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_MASK                  0x40000000u</span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8a24334d1be5bd01017bd364dd53f268"> 5274</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_SHIFT                 30</span></div><div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac60c367119b3dcc752c4cf857b8a59b5"> 5275</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_MASK                  0x80000000u</span></div><div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga99e46c34c02e39338c9b80775bad09db"> 5276</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_SHIFT                 31</span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="comment">/* SOPT1CFG Bit Fields */</span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa4e1ee8f60c8c15ad553c2dfb82c2039"> 5278</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_MASK                   0x1000000u</span></div><div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga07bf2ffc61aacca96748747fa8df7062"> 5279</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_SHIFT                  24</span></div><div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga29e593e134a31bed2dbd3673c51cb330"> 5280</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_MASK                  0x2000000u</span></div><div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga74d94a9794e03091f54b76a5c18c58b8"> 5281</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_SHIFT                 25</span></div><div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0b7d9fe471d5d689ba3feb001cf69b60"> 5282</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_MASK                  0x4000000u</span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6984c7260abd4b7caccff970332eb4be"> 5283</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_SHIFT                 26</span></div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment">/* SOPT2 Bit Fields */</span></div><div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4ecc21f62a92e94e5f507a6bb5e44062"> 5285</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_MASK              0x10u</span></div><div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa4b7f7e8f1999ec0d56a1224cf7eb35d"> 5286</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT             4</span></div><div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga601bb7007f58e3ad5433d3538f4dcef0"> 5287</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_MASK                 0xE0u</span></div><div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga520c9a255ff79372237f5f332f749112"> 5288</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_SHIFT                5</span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga34712f0ffce6dca092bd902ef7eb783f"> 5289</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_CLKOUTSEL_SHIFT))&amp;SIM_SOPT2_CLKOUTSEL_MASK)</span></div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa14141a225f9778babacbf3b90d0bae2"> 5290</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_MASK                 0x10000u</span></div><div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae98b4d574b65472bdb294092d4ce5b4a"> 5291</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_SHIFT                16</span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1caf7ffe2555eb59ed410110b6aba463"> 5292</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_MASK                    0x40000u</span></div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2a455b7e86f26185c92961e139d13a89"> 5293</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_SHIFT                   18</span></div><div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab515715932139549d30bb4b6f3e2dc99"> 5294</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_MASK                    0x3000000u</span></div><div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac70dc9abda7a707019da3d8fed90a265"> 5295</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_SHIFT                   24</span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae3feae3d7da32c0a46d155fdfdf8d4da"> 5296</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_TPMSRC_SHIFT))&amp;SIM_SOPT2_TPMSRC_MASK)</span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9527f6a7148fe172b12a87e0b3b92492"> 5297</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC_MASK                  0xC000000u</span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0790a9307dcaad17166308eb2f1b62df"> 5298</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC_SHIFT                 26</span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga37a051e2761f563083fe3c82234f04ca"> 5299</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_UART0SRC_SHIFT))&amp;SIM_SOPT2_UART0SRC_MASK)</span></div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="comment">/* SOPT4 Bit Fields */</span></div><div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9897da591b25b25a121a2321c5515923"> 5301</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_MASK                0x40000u</span></div><div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga79b1e63028e073fbe12351561f1b7645"> 5302</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_SHIFT               18</span></div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga871c6061ab30b4ad99b919e35e86c081"> 5303</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC_MASK                0x100000u</span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga85ccc239517b7633b2c0a164b8d5cbf3"> 5304</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC_SHIFT               20</span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae889ccb89e5c139f002b6a62d21628a9"> 5305</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_MASK                0x1000000u</span></div><div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga608eeddec48cf22911d5f5a1ea52c261"> 5306</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_SHIFT               24</span></div><div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga049c795a05cfcabb4865bd94e9960d1c"> 5307</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_MASK                0x2000000u</span></div><div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae2f48392a848aa2b9dd0f4f117682ff1"> 5308</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_SHIFT               25</span></div><div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5a902a0614ee968bf5f4e8b4d619631"> 5309</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL_MASK                0x4000000u</span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7e0e458665aad403b0a67a515fa08ff3"> 5310</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL_SHIFT               26</span></div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="comment">/* SOPT5 Bit Fields */</span></div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga11646c1292cb7aab3128e1e563847e32"> 5312</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_MASK                0x3u</span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0220b88df4a0747579d24b77f4db4e67"> 5313</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_SHIFT               0</span></div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga65e932e39703b2b18dea82ca440fc68f"> 5314</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0TXSRC_SHIFT))&amp;SIM_SOPT5_UART0TXSRC_MASK)</span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6160de3cd4b7169ac9095c0d0eee46f7"> 5315</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_MASK                0x4u</span></div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga27e87f2f792b880bd156907ab20e9910"> 5316</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_SHIFT               2</span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac473b632c382f785d524c177ff186e0d"> 5317</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_MASK                0x30u</span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7714c11e5536dacc90fbc2960e532e94"> 5318</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_SHIFT               4</span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga78611068b87a39563cd065ff840e3c68"> 5319</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1TXSRC_SHIFT))&amp;SIM_SOPT5_UART1TXSRC_MASK)</span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf34eb14baf5894693130af7addd8aa6f"> 5320</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_MASK                0x40u</span></div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga098fcb3123342f9cd96869c69d2fb7a9"> 5321</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_SHIFT               6</span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga85d9af0e8b110779992162a6820b5358"> 5322</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE_MASK                  0x10000u</span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa972dcd4d7e6d7a72e9da197afd19f03"> 5323</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE_SHIFT                 16</span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8b6934ad333eab03eb0884605ae53383"> 5324</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1ODE_MASK                  0x20000u</span></div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaefef8a191a226bed4aaa950f3ea66e3e"> 5325</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1ODE_SHIFT                 17</span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2b5bbe588bc3ea2299deead3e18b3932"> 5326</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART2ODE_MASK                  0x40000u</span></div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad3283784bd7916c036b2299401fa7468"> 5327</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART2ODE_SHIFT                 18</span></div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="comment">/* SOPT7 Bit Fields */</span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeda70babef834cacace2c775d62bb4ae"> 5329</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                0xFu</span></div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga914ced2a5cf4e7f37371d52d34d4a930"> 5330</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               0</span></div><div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab4fec73a0cfeecaa863fc29f85326f4a"> 5331</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0TRGSEL_MASK)</span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga74544c6c9d4fbc593884681ac79c796f"> 5332</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             0x10u</span></div><div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee870f942318f14376ee9e6d5558e2ff"> 5333</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            4</span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6390cd75db35ecc6c5fc6d5b0d417a7d"> 5334</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              0x80u</span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa20ed5f5ab9cf02714a993c3996adcc5"> 5335</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             7</span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf0820acb74ce8270da2025fee624b47c"> 5337</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      0xFu</span></div><div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga593faac0d0629fde52f6fe4b83614c23"> 5338</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     0</span></div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64447ab3209ba3103c4d452b56c405a1"> 5339</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PINID_SHIFT))&amp;SIM_SDID_PINID_MASK)</span></div><div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8b02a91f9dd18064e4fc83575cfb117e"> 5340</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_MASK                      0xF80u</span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaedeb2d58c67fcc1e588f224527ac623b"> 5341</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_SHIFT                     7</span></div><div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea847889b6fc3ce04fbbe415d64ef070"> 5342</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_DIEID_SHIFT))&amp;SIM_SDID_DIEID_MASK)</span></div><div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafefd91d0385c1b93049ec14409ed6b1e"> 5343</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadb535428e0ca83d2494493ed04822b8c"> 5344</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12</span></div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac72e070db07acc8b7964eb21ab91272f"> 5345</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaedb71533a342dcb2cc83241898378b70"> 5346</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_MASK                   0xF0000u</span></div><div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga096c5cec8db3701100c59233e3db0584"> 5347</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_SHIFT                  16</span></div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga35d378159b24a0e0cc4ac842e0510ee9"> 5348</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SRAMSIZE_SHIFT))&amp;SIM_SDID_SRAMSIZE_MASK)</span></div><div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga014f6aec38e92afbd07904db6ed617d0"> 5349</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_MASK                   0xF00000u</span></div><div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga47e31524526fda3e3058a55da89d098b"> 5350</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_SHIFT                  20</span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaef9ed54f0f9c0105ed9e07608e9a5f69"> 5351</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SERIESID_SHIFT))&amp;SIM_SDID_SERIESID_MASK)</span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga530d8fe59d2589cf56c00456e89487aa"> 5352</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_MASK                   0xF000000u</span></div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5e40d63bf136287a591bb4fa0b019aba"> 5353</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_SHIFT                  24</span></div><div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaba1b690ef87b8401c561fdb1ac2248f0"> 5354</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SUBFAMID_SHIFT))&amp;SIM_SDID_SUBFAMID_MASK)</span></div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5344e7283b2aead14d9d3bded0114f3b"> 5355</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      0xF0000000u</span></div><div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga377bc761e6ee1caab79baad3e2d0d331"> 5356</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     28</span></div><div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad745ac0cdf951b6e7a8fd2f3e133d961"> 5357</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMID_SHIFT))&amp;SIM_SDID_FAMID_MASK)</span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="comment">/* SCGC4 Bit Fields */</span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga55fc2bdfb36e61b4771015749307c480"> 5359</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      0x40u</span></div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga50185bca8ae97e6b0b0a70541757680b"> 5360</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     6</span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad28d1d702a535531373c915824c34793"> 5361</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_MASK                      0x80u</span></div><div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9f7b3fb0b1b7843cdf821b6b9a86ecfb"> 5362</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_SHIFT                     7</span></div><div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8fc8faeefc38393c83454ceba120d5df"> 5363</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_MASK                     0x400u</span></div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae3407d4e1676ac6654898712335842b0"> 5364</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                    10</span></div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24a3ebc9f4c6154041b1a39b33f3c121"> 5365</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_MASK                     0x800u</span></div><div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2eda3e80bcf9a5ee77ce321d86cd92d0"> 5366</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_SHIFT                    11</span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea7b7b8d6abc055026d4ca7299206597"> 5367</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_MASK                     0x1000u</span></div><div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae844b2ce3371466add7387b9ea32bc4c"> 5368</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_SHIFT                    12</span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga136bfa98e3aafded899c9806d5410d4d"> 5369</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_MASK                    0x40000u</span></div><div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5d0dd9f68667fdf71fce1b0a6ae990dd"> 5370</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_SHIFT                   18</span></div><div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7304bdb8fc46deb77c5e444e56fae40"> 5371</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       0x80000u</span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1072a5419bbeaf4081c6c4a5ca7cf86c"> 5372</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      19</span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0b29e4c88f0494317c3cd447fb363f5e"> 5373</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0_MASK                      0x400000u</span></div><div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4fd9f9a3ee78e060c7042597043c336c"> 5374</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0_SHIFT                     22</span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga40dc8e1653911d8e12103bc4ef9d66d1"> 5375</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI1_MASK                      0x800000u</span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0bc6038c3a8a17fec28bc6980ad293e4"> 5376</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI1_SHIFT                     23</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="comment">/* SCGC5 Bit Fields */</span></div><div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6f63b73e0ad63163df381c795d583cc1"> 5378</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_MASK                     0x1u</span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9b3669f3f4f380e18133785d6356c56c"> 5379</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_SHIFT                    0</span></div><div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga12aa3509d85f1dddc69c48821f4f3225"> 5380</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_MASK                       0x20u</span></div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3e9511b0e9cf6b524a0a405b172038da"> 5381</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_SHIFT                      5</span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9c4853233394870202cccd7844fc8a56"> 5382</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     0x200u</span></div><div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa7a1683eaa07a5c5adcaddf4b99ed83a"> 5383</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    9</span></div><div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5509cf72c7508dd77f0a1a9e631943e8"> 5384</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     0x400u</span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga491c4800f5437a9e2d235a77819e434d"> 5385</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    10</span></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac31449d101ad0d05f2bed682571be35"> 5386</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     0x800u</span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae141a6d4af583e7410d0120442b1012f"> 5387</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    11</span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga723a55222eb5f8fd25da5c956aa50e7b"> 5388</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_MASK                     0x1000u</span></div><div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5f267781fcedf0fcdc0c4d3607c10cb"> 5389</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_SHIFT                    12</span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3d5e3e51d345fe424a4f24aa9ae73dc1"> 5390</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_MASK                     0x2000u</span></div><div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae717813cf38c35e5e4ea4243e939b4bc"> 5391</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_SHIFT                    13</span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="comment">/* SCGC6 Bit Fields */</span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga949452096cb8609fdb3503dda3f9f729"> 5393</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_MASK                       0x1u</span></div><div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf767cc087ed5983b84e79996586efb12"> 5394</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_SHIFT                      0</span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10469a89e2c48cd79e29fb73b0d06395"> 5395</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_MASK                    0x2u</span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa69ac431213fb94ecd1d9ed2fa966e50"> 5396</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_SHIFT                   1</span></div><div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf5baabd241aba695593ce6369aa56ee2"> 5397</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       0x800000u</span></div><div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2600ceb860eb353aa61abbecdbf5b6ae"> 5398</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      23</span></div><div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad879476f2922fd7dad2f65d3d052e95d"> 5399</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_MASK                      0x1000000u</span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9e379c439a6d1d14f65b4c58c46453c5"> 5400</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_SHIFT                     24</span></div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga94a77c9065fd06f267b9920024067cd6"> 5401</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_MASK                      0x2000000u</span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga26bf0c38385affd6680bb0f4853e43df"> 5402</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_SHIFT                     25</span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6e18a8c1e42f318d03294d14df255132"> 5403</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2_MASK                      0x4000000u</span></div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafc1cb84a2b2b306b043c31ed98213ff0"> 5404</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2_SHIFT                     26</span></div><div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga481c725e02da6a245c9d715307969f09"> 5405</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      0x8000000u</span></div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f62de5fc5ccaa13d6975cf1e0ebba03"> 5406</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     27</span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad51b16006c9f793c4b342ea1ff91a846"> 5407</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       0x20000000u</span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac04e5a3a7a2848658a30e7c89f791f39"> 5408</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      29</span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga67d96adcce9fece065ce6a7f57f495a1"> 5409</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_MASK                      0x80000000u</span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga263123e8c1970021957fa8e72cf4a25a"> 5410</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_SHIFT                     31</span></div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="comment">/* SCGC7 Bit Fields */</span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac559e129885604991932101719e3b368"> 5412</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       0x100u</span></div><div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1113f1622eb2e4099653e93943a89c6e"> 5413</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      8</span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="comment">/* CLKDIV1 Bit Fields */</span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa2a972171bb5a662e1b4993b042f7180"> 5415</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 0x70000u</span></div><div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga053a7a1ffc9f3b6834679c63ca0ebe29"> 5416</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                16</span></div><div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4e380b274f15fdde19e4fbd5c341a728"> 5417</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV4_SHIFT))&amp;SIM_CLKDIV1_OUTDIV4_MASK)</span></div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1bd42e75000e91999a7d8c2f94a9b606"> 5418</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 0xF0000000u</span></div><div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2d45b701595bf4f2bc6a451508f94c25"> 5419</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                28</span></div><div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga288f4756a2240c6242f28335cc21a0a8"> 5420</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV1_SHIFT))&amp;SIM_CLKDIV1_OUTDIV1_MASK)</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad2bcfe2db5329ab186bb8393228f24cc"> 5422</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_MASK                  0x1u</span></div><div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1a8408a876a3a68b16780a1d45d539df"> 5423</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_SHIFT                 0</span></div><div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5922dc31ee4c05aba3cfeaa4474fddb8"> 5424</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_MASK                 0x2u</span></div><div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f6c60d4baf2c592dbd5c43974bd19f3"> 5425</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_SHIFT                1</span></div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5adf627ba4cd9516ebf3e0a6d33aa7c5"> 5426</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    0xF000000u</span></div><div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaec8960bc114f5539e22701491dcf58f7"> 5427</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   24</span></div><div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7527f7f4bdcd4c0b2baf6c99a5b6735a"> 5428</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_PFSIZE_SHIFT))&amp;SIM_FCFG1_PFSIZE_MASK)</span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="comment">/* FCFG2 Bit Fields */</span></div><div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad1096c0a75d0bf4dfc93f4b1957fe493"> 5430</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  0x7F000000u</span></div><div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3ccb8fde0ef2e170d0c84cdfa3651d34"> 5431</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 24</span></div><div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae7829e3338a5d460d360b8ed9e06e1e1"> 5432</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR0_SHIFT))&amp;SIM_FCFG2_MAXADDR0_MASK)</span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div><div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga38dffcb27b09a015e2f2e7812d42477c"> 5434</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       0xFFFFu</span></div><div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga56b83da182908eb5c406181b72870e54"> 5435</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      0</span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga62269c010d4ee5e3036fea63bbe21702"> 5436</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID_SHIFT))&amp;SIM_UIDMH_UID_MASK)</span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div><div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga87fba538d2482490ddfdb1ef8a44ec66"> 5438</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacedaca5a049852ee395767e70f806c14"> 5439</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      0</span></div><div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0eb63e00b9ee42283435043b437b8d29"> 5440</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID_SHIFT))&amp;SIM_UIDML_UID_MASK)</span></div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga412340eabbcd0f0d48ce4886e9beb071"> 5442</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6fb1383717ebfa6f47b5a5952fd21d63"> 5443</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       0</span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga636c37811a4a8c9a57df79fd1790b800"> 5444</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID_SHIFT))&amp;SIM_UIDL_UID_MASK)</span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="comment">/* COPC Bit Fields */</span></div><div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabea5c1af6c493fe6e417dd6c3eba4ad6"> 5446</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_MASK                       0x1u</span></div><div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga219c76cc0f76e8ba2cbe438cb80cb6cc"> 5447</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_SHIFT                      0</span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga05e787905b2cb2c97a688a31c461235f"> 5448</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_MASK                    0x2u</span></div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga61c1964987078934db4ab11e5358b51a"> 5449</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_SHIFT                   1</span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf9109bf584bb00c7c6bcf002582b2905"> 5450</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_MASK                       0xCu</span></div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafc24142fbaab3d1f12a325df24e7887f"> 5451</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_SHIFT                      2</span></div><div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga79aa2a249c90720120834eae00f8bd27"> 5452</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_COPC_COPT_SHIFT))&amp;SIM_COPC_COPT_MASK)</span></div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="comment">/* SRVCOP Bit Fields */</span></div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab4c335374c03a075c320d522e7df0198"> 5454</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_MASK                   0xFFu</span></div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga66e056e11b3573007a32850a12dae975"> 5455</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_SHIFT                  0</span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac9faea7e0638433b640106274cf7a9d4"> 5456</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SRVCOP_SRVCOP_SHIFT))&amp;SIM_SRVCOP_SRVCOP_MASK)</span></div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;</div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;</div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral.html#ga719ec5df95fbb5732438f794f2cccf3c"> 5465</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTR                             ((SIM_MemMapPtr)0x40047000u)</span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;</div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91"> 5467</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTRS                            { SIM_BASE_PTR }</span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;</div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;</div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="comment">/* SIM - Register instance definitions */</span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="comment">/* SIM */</span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga2a1bceb27d0e81b2821f1f4f32a57c12"> 5481</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1                                SIM_SOPT1_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga952eea950ed91143774362df3d00d2b1"> 5482</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG                             SIM_SOPT1CFG_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga487453818a3716783fc75d7bcb81de9f"> 5483</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2                                SIM_SOPT2_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga22e96af138319442871c6c16b31c996f"> 5484</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4                                SIM_SOPT4_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaf35448e6b1a656ae66edd79699521557"> 5485</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5                                SIM_SOPT5_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga859b3a8a48aebc484826e8eef74f629d"> 5486</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7                                SIM_SOPT7_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga3bdd59b25543acf9b3d301093344004f"> 5487</a></span>&#160;<span class="preprocessor">#define SIM_SDID                                 SIM_SDID_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga0f840369740f20c206dfb5fcf21158b9"> 5488</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4                                SIM_SCGC4_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaaf818be466b128c6df228950c25e8015"> 5489</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5                                SIM_SCGC5_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga89eb0de5ea9d82cc8319788af1efb3de"> 5490</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6                                SIM_SCGC6_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga4ecd18e174c5c5bfe0a8b0f1aa3660d7"> 5491</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7                                SIM_SCGC7_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga86768069f4f95ba7e0155fc53c6cf665"> 5492</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1                              SIM_CLKDIV1_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga644c9cc3008071efd123fb33f2d32557"> 5493</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1                                SIM_FCFG1_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gafac2663b7ce719dd965a65c398cb09a9"> 5494</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2                                SIM_FCFG2_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga249d788e4d47b27bc148724e45a3f220"> 5495</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH                                SIM_UIDMH_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gafcfbcc294236ebd497bbc60dc8b7989b"> 5496</a></span>&#160;<span class="preprocessor">#define SIM_UIDML                                SIM_UIDML_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga70ca9df0243083e9ba6b7b037beaa69d"> 5497</a></span>&#160;<span class="preprocessor">#define SIM_UIDL                                 SIM_UIDL_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaa93ea724cc50ba69565f9d38d46e2cea"> 5498</a></span>&#160;<span class="preprocessor">#define SIM_COPC                                 SIM_COPC_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga31a4e51e0655268b6aa618acf0bd1ef4"> 5499</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP                               SIM_SRVCOP_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;</div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160; <span class="comment">/* end of group SIM_Peripheral */</span></div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;</div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;</div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="comment">   -- SMC</span></div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;</div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html"> 5521</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_m_c___mem_map.html">SMC_MemMap</a> {</div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html#a0e48ca7c949ba2fd2f9a29f153ee1245"> 5522</a></span>&#160;  uint8_t <a class="code" href="struct_s_m_c___mem_map.html#a0e48ca7c949ba2fd2f9a29f153ee1245">PMPROT</a>;                                  </div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html#acc989af655daf69d506fde822f207e0c"> 5523</a></span>&#160;  uint8_t <a class="code" href="struct_s_m_c___mem_map.html#acc989af655daf69d506fde822f207e0c">PMCTRL</a>;                                  </div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html#a2873244428756490bbc28c84e2161d73"> 5524</a></span>&#160;  uint8_t <a class="code" href="struct_s_m_c___mem_map.html#a2873244428756490bbc28c84e2161d73">STOPCTRL</a>;                                </div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html#adacbe2d7cc2808682b7b83e091b850a8"> 5525</a></span>&#160;  uint8_t <a class="code" href="struct_s_m_c___mem_map.html#adacbe2d7cc2808682b7b83e091b850a8">PMSTAT</a>;                                  </div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_m_c___peripheral.html#ga763f87a6b8ebab7acb6dde639e6a47c7">SMC_MemMapPtr</a>;</div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;</div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;</div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="comment">/* SMC - Register accessors */</span></div><div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga8faa7aff53d9f78046264ed895ba4bcc"> 5539</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_REG(base)                     ((base)-&gt;PMPROT)</span></div><div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#gaca57398aaa8f982675e83347cc971a66"> 5540</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_REG(base)                     ((base)-&gt;PMCTRL)</span></div><div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga73be366508cb32f8bc1aad7ac106268c"> 5541</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_REG(base)                   ((base)-&gt;STOPCTRL)</span></div><div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga9d5f2b2a54cff2641473312ac780203e"> 5542</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_REG(base)                     ((base)-&gt;PMSTAT)</span></div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;</div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;</div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="comment">   -- SMC Register Masks</span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;</div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div><div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga62e9f3c7e74a3e5b80b0fae8a896640d"> 5559</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_MASK                    0x2u</span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gad625b387a627eb3a69f3a26edc0096b8"> 5560</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_SHIFT                   1</span></div><div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga79d87e312be895d4f2bdfdda8c947600"> 5561</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_MASK                     0x8u</span></div><div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gac6cb1305b9cb329a8bb903036893db11"> 5562</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_SHIFT                    3</span></div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga30602dafb393b5d9c52f0c75e1d78210"> 5563</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     0x20u</span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae13777e671c1caf2d10809999574fed4"> 5564</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5</span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8df79d8a16a6d12e3b343eec59d9453c"> 5566</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    0x7u</span></div><div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaac7423086f31a8fbbfc8d18b1a876f26"> 5567</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0</span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa2ea36f819a21ef6b513564dc1453958"> 5568</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK)</span></div><div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadd72ad662b62a7b51225b529fef2c77a"> 5569</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_MASK                    0x8u</span></div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadfe89210f121f10b74f2fba55f059e1d"> 5570</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_SHIFT                   3</span></div><div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga1a456925e291d6d53f4891b25fcaf8eb"> 5571</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     0x60u</span></div><div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8f8dc472f4a4b6ad1babae518c44d55e"> 5572</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5</span></div><div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa375b91daca0dd7f4b1452da903b5bdc"> 5573</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK)</span></div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="comment">/* STOPCTRL Bit Fields */</span></div><div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga3136f47b42d64148e5d163e5df6fc661"> 5575</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_MASK                  0x7u</span></div><div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadcd933de05a733bb58e1bfdeba6c653b"> 5576</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_SHIFT                 0</span></div><div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaab1f5f66e78683bda4b4a8c48f3c753d"> 5577</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_VLLSM_SHIFT))&amp;SMC_STOPCTRL_VLLSM_MASK)</span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga686e24e6e009e5066a1325f159c603bd"> 5578</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_MASK                  0x20u</span></div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga36eb36236efe97e99984cfc2e6f215be"> 5579</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_SHIFT                 5</span></div><div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8495d4f93210f68516438215c68c9b80"> 5580</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_MASK                 0xC0u</span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gac99e62cd86e9c12454c78fd6d5e3dc75"> 5581</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_SHIFT                6</span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gab9a92e4e28cd51019d49beff472acdc4"> 5582</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_PSTOPO_SHIFT))&amp;SMC_STOPCTRL_PSTOPO_MASK)</span></div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="comment">/* PMSTAT Bit Fields */</span></div><div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga2574f973caed7a43c1d0b69888866f63"> 5584</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   0x7Fu</span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa4083ab43677e6a1b6832f6607a5ef0e"> 5585</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0</span></div><div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga27d1d3c05772950ce55e5ad4d2a998e3"> 5586</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)</span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;</div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;</div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral.html#ga31b6c4571795341e6446800243313e56"> 5595</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTR                             ((SMC_MemMapPtr)0x4007E000u)</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;</div><div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral.html#gae583f3f0917ee513adcac36dd042a5f3"> 5597</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTRS                            { SMC_BASE_PTR }</span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;</div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;</div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="comment">/* SMC - Register instance definitions */</span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="comment">/* SMC */</span></div><div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga43f6628ef790c765722cee208c2c477d"> 5611</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT                               SMC_PMPROT_REG(SMC_BASE_PTR)</span></div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga4b2bae0309aecee21e9fe70ac7dbe3dc"> 5612</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL                               SMC_PMCTRL_REG(SMC_BASE_PTR)</span></div><div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga30413a73d6f7e296acd7d1857ebf213e"> 5613</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL                             SMC_STOPCTRL_REG(SMC_BASE_PTR)</span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga6311e0572e3a1f7d84e1069716b64307"> 5614</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT                               SMC_PMSTAT_REG(SMC_BASE_PTR)</span></div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;</div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160; <span class="comment">/* end of group SMC_Peripheral */</span></div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;</div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;</div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="comment">   -- SPI</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;</div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html"> 5636</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_p_i___mem_map.html">SPI_MemMap</a> {</div><div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f"> 5637</a></span>&#160;  uint8_t <a class="code" href="struct_s_p_i___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">C1</a>;                                      </div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5"> 5638</a></span>&#160;  uint8_t <a class="code" href="struct_s_p_i___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">C2</a>;                                      </div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a48949110e9f7763216965bf0eef8dec2"> 5639</a></span>&#160;  uint8_t <a class="code" href="struct_s_p_i___mem_map.html#a48949110e9f7763216965bf0eef8dec2">BR</a>;                                      </div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#aef44b210af6af7cb40efdfd5469406c0"> 5640</a></span>&#160;  uint8_t <a class="code" href="struct_s_p_i___mem_map.html#aef44b210af6af7cb40efdfd5469406c0">S</a>;                                       </div><div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a4be6979b69000068ac5203085d425825"> 5641</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[1];</div><div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a42ede28e876dcdb2ce2ddd730de0401e"> 5642</a></span>&#160;  uint8_t <a class="code" href="struct_s_p_i___mem_map.html#a42ede28e876dcdb2ce2ddd730de0401e">D</a>;                                       </div><div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a83b2d6f5756a9b0aa609216190380d5f"> 5643</a></span>&#160;  uint8_t RESERVED_1[1];</div><div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#ae2c8107d00d3c9942e7a20fc598edecf"> 5644</a></span>&#160;  uint8_t <a class="code" href="struct_s_p_i___mem_map.html#ae2c8107d00d3c9942e7a20fc598edecf">M</a>;                                       </div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_p_i___peripheral.html#ga7e4e9921e4d56bdbb10a04e77743ff5e">SPI_MemMapPtr</a>;</div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;</div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;</div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="comment">/* SPI - Register accessors */</span></div><div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaab10c0d68bf4bf1d9906c39b1ed053b1"> 5658</a></span>&#160;<span class="preprocessor">#define SPI_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0"> 5659</a></span>&#160;<span class="preprocessor">#define SPI_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga6cf6551cb2fa5b60d6dfbe7544ef7ec7"> 5660</a></span>&#160;<span class="preprocessor">#define SPI_BR_REG(base)                         ((base)-&gt;BR)</span></div><div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga19d81f95fe621c7c2a42a6686131f9c2"> 5661</a></span>&#160;<span class="preprocessor">#define SPI_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga78694fa47ead59b8be3620b96600a223"> 5662</a></span>&#160;<span class="preprocessor">#define SPI_D_REG(base)                          ((base)-&gt;D)</span></div><div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga1647c87dc9d038f003a2c3456aa6c508"> 5663</a></span>&#160;<span class="preprocessor">#define SPI_M_REG(base)                          ((base)-&gt;M)</span></div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;</div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;</div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="comment">   -- SPI Register Masks</span></div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;</div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga45f4cb42020607c9ed927bf57cc0ee31"> 5680</a></span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE_MASK                        0x1u</span></div><div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa81af414d42c393342df48ae8d44c27f"> 5681</a></span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE_SHIFT                       0</span></div><div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga18d4e12a34e268e98cf29ef47ff46e21"> 5682</a></span>&#160;<span class="preprocessor">#define SPI_C1_SSOE_MASK                         0x2u</span></div><div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa5941a1db540652e8da7f3881eb39384"> 5683</a></span>&#160;<span class="preprocessor">#define SPI_C1_SSOE_SHIFT                        1</span></div><div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaaf85a831465f0f4f302657b32171f2e6"> 5684</a></span>&#160;<span class="preprocessor">#define SPI_C1_CPHA_MASK                         0x4u</span></div><div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa305ee06e9cb66ad7ba9aed297debef3"> 5685</a></span>&#160;<span class="preprocessor">#define SPI_C1_CPHA_SHIFT                        2</span></div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8f4bd038e37f3581231f26aafc33c7b1"> 5686</a></span>&#160;<span class="preprocessor">#define SPI_C1_CPOL_MASK                         0x8u</span></div><div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1d5b3d92574037e1073a569653cf5a9b"> 5687</a></span>&#160;<span class="preprocessor">#define SPI_C1_CPOL_SHIFT                        3</span></div><div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga747d64528ec249cad76dc87b67e457e6"> 5688</a></span>&#160;<span class="preprocessor">#define SPI_C1_MSTR_MASK                         0x10u</span></div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga67f4db47142cf9e5cb239db0f5af79d7"> 5689</a></span>&#160;<span class="preprocessor">#define SPI_C1_MSTR_SHIFT                        4</span></div><div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9a819839ef92c4a16fcbe0403dada66a"> 5690</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE_MASK                        0x20u</span></div><div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae79e5ea53e13f0697322235e9bb3e005"> 5691</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE_SHIFT                       5</span></div><div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabbe954288bbd6dcd564064de90d1b414"> 5692</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPE_MASK                          0x40u</span></div><div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga21a79703e2147332b7234f62615c2c77"> 5693</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPE_SHIFT                         6</span></div><div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaaa0dbb3306041f89299298e64d7b7a58"> 5694</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPIE_MASK                         0x80u</span></div><div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gacd5c8f15ee05357d76591989eb035d19"> 5695</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPIE_SHIFT                        7</span></div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaaaeac694d1d42228524e96040a9ddf53"> 5697</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPC0_MASK                         0x1u</span></div><div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabd2530719a946cda56c285547a8239ee"> 5698</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPC0_SHIFT                        0</span></div><div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga05643847feabba49c1e7e16044278d08"> 5699</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI_MASK                      0x2u</span></div><div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae756e76f39bea0b21aac347ba75fd16c"> 5700</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI_SHIFT                     1</span></div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab50dca40cbee0b9359dd2f27fa0920da"> 5701</a></span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE_MASK                       0x4u</span></div><div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5460ff43cfcee3211e76bb6ef2321563"> 5702</a></span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE_SHIFT                      2</span></div><div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab4fb07392c6e708f3950587b02109f2f"> 5703</a></span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE_MASK                      0x8u</span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga228238321389e2344fa3c837fe55492e"> 5704</a></span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE_SHIFT                     3</span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga447f4723c0ee7499e14bea6cd0c8d3ac"> 5705</a></span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN_MASK                       0x10u</span></div><div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7e2e1a75667ba2896d6056f5f886dec5"> 5706</a></span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN_SHIFT                      4</span></div><div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga847c4ae3f2f0aed59df609ca39afb483"> 5707</a></span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE_MASK                       0x20u</span></div><div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf1162ea05678ca446ca23d5e7ae0bc1f"> 5708</a></span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE_SHIFT                      5</span></div><div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga734ac5ba36a5402f92dd9ecf15a7a87b"> 5709</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE_MASK                        0x80u</span></div><div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga33a757ba520cab426978fbfc57957b5b"> 5710</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE_SHIFT                       7</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="comment">/* BR Bit Fields */</span></div><div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaac7263560f1cc81f8f3fb6a7089d5c26"> 5712</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPR_MASK                          0xFu</span></div><div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga49ebd0e5e9751438bc3968877baf2661"> 5713</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPR_SHIFT                         0</span></div><div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3fc6dbcc300be115c0e5d1dbc99946a2"> 5714</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPR(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_BR_SPR_SHIFT))&amp;SPI_BR_SPR_MASK)</span></div><div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf3ca4981d609aac2f31d89c677192f7a"> 5715</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPPR_MASK                         0x70u</span></div><div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac53e7d34efb934fe3232632a77301ca3"> 5716</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPPR_SHIFT                        4</span></div><div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gafa708f7ca2a25aa8021d443cc060f64a"> 5717</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPPR(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_BR_SPPR_SHIFT))&amp;SPI_BR_SPPR_MASK)</span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae3b092b4e35b25cabf209f60637cb1f8"> 5719</a></span>&#160;<span class="preprocessor">#define SPI_S_MODF_MASK                          0x10u</span></div><div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1a037c05626e7bd1f84704dd98d620b9"> 5720</a></span>&#160;<span class="preprocessor">#define SPI_S_MODF_SHIFT                         4</span></div><div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3f05ea8ee4b9eda3b55af33b0bbfe829"> 5721</a></span>&#160;<span class="preprocessor">#define SPI_S_SPTEF_MASK                         0x20u</span></div><div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6c56a82dfa277e081682a45488b61b7f"> 5722</a></span>&#160;<span class="preprocessor">#define SPI_S_SPTEF_SHIFT                        5</span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac6198d0ae23c413b2635a31550272d63"> 5723</a></span>&#160;<span class="preprocessor">#define SPI_S_SPMF_MASK                          0x40u</span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8e59ca0da277d00018b2ee701bd19ec3"> 5724</a></span>&#160;<span class="preprocessor">#define SPI_S_SPMF_SHIFT                         6</span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1cada84cbeaeb0de6e2c496da39da693"> 5725</a></span>&#160;<span class="preprocessor">#define SPI_S_SPRF_MASK                          0x80u</span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8f3cb2c492f263ccb54220066f1bb04d"> 5726</a></span>&#160;<span class="preprocessor">#define SPI_S_SPRF_SHIFT                         7</span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4be13a4d32a80a5054b5c7b555cacf96"> 5728</a></span>&#160;<span class="preprocessor">#define SPI_D_Bits_MASK                          0xFFu</span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7b4038420399880e8554f8078e0fc4a8"> 5729</a></span>&#160;<span class="preprocessor">#define SPI_D_Bits_SHIFT                         0</span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaef5e938b19ce8cb77e0af81415e27d2a"> 5730</a></span>&#160;<span class="preprocessor">#define SPI_D_Bits(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_D_Bits_SHIFT))&amp;SPI_D_Bits_MASK)</span></div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="comment">/* M Bit Fields */</span></div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9767f876397867fe5481f0f2e8fe7426"> 5732</a></span>&#160;<span class="preprocessor">#define SPI_M_Bits_MASK                          0xFFu</span></div><div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga260750fc368376f78fd1fbdea6353327"> 5733</a></span>&#160;<span class="preprocessor">#define SPI_M_Bits_SHIFT                         0</span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1884f92ef71c445ab9969f1c474635d3"> 5734</a></span>&#160;<span class="preprocessor">#define SPI_M_Bits(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_M_Bits_SHIFT))&amp;SPI_M_Bits_MASK)</span></div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160; <span class="comment">/* end of group SPI_Register_Masks */</span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;</div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;</div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="comment">/* SPI - Peripheral instance base addresses */</span></div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4"> 5743</a></span>&#160;<span class="preprocessor">#define SPI0_BASE_PTR                            ((SPI_MemMapPtr)0x40076000u)</span></div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;</div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af"> 5745</a></span>&#160;<span class="preprocessor">#define SPI1_BASE_PTR                            ((SPI_MemMapPtr)0x40077000u)</span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;</div><div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral.html#ga3a16fecfe27c2052ab60e014be3f66f6"> 5747</a></span>&#160;<span class="preprocessor">#define SPI_BASE_PTRS                            { SPI0_BASE_PTR, SPI1_BASE_PTR }</span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;</div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;</div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="comment">/* SPI - Register instance definitions */</span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="comment">/* SPI0 */</span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2b777381f1ec71e064b9de35c6dd8dd1"> 5761</a></span>&#160;<span class="preprocessor">#define SPI0_C1                                  SPI_C1_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaead596270d47a58d92c5c7f9ca5bb712"> 5762</a></span>&#160;<span class="preprocessor">#define SPI0_C2                                  SPI_C2_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga93e98222b0b06341f341376cc7a4b39a"> 5763</a></span>&#160;<span class="preprocessor">#define SPI0_BR                                  SPI_BR_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gad5488a8010eb834c3a7fb9d5aaf68625"> 5764</a></span>&#160;<span class="preprocessor">#define SPI0_S                                   SPI_S_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaf107ad269ab195b7a570b3fb61a3e402"> 5765</a></span>&#160;<span class="preprocessor">#define SPI0_D                                   SPI_D_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga31ba6745e1d0fb140bde025cb268eed3"> 5766</a></span>&#160;<span class="preprocessor">#define SPI0_M                                   SPI_M_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="comment">/* SPI1 */</span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gac7fea0baef7ede9b0093340177738db3"> 5768</a></span>&#160;<span class="preprocessor">#define SPI1_C1                                  SPI_C1_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga5d52f8ca27c80d7eb3a836511927c3e4"> 5769</a></span>&#160;<span class="preprocessor">#define SPI1_C2                                  SPI_C2_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga944c7904356c8eb8f0cde2ab94095ebe"> 5770</a></span>&#160;<span class="preprocessor">#define SPI1_BR                                  SPI_BR_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga5e490d3dc9f5812324f2ade33ae7d2e4"> 5771</a></span>&#160;<span class="preprocessor">#define SPI1_S                                   SPI_S_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga8760cd86fbace95539c11d135eb57011"> 5772</a></span>&#160;<span class="preprocessor">#define SPI1_D                                   SPI_D_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga95f41b6dc0418cb02ecbe3143b66caa3"> 5773</a></span>&#160;<span class="preprocessor">#define SPI1_M                                   SPI_M_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;</div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160; <span class="comment">/* end of group SPI_Peripheral */</span></div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;</div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;</div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="comment">   -- SysTick</span></div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;</div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html"> 5795</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_sys_tick___mem_map.html">SysTick_MemMap</a> {</div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html#a9f762945117456968eec12c384b1b4e1"> 5796</a></span>&#160;  uint32_t <a class="code" href="struct_sys_tick___mem_map.html#a9f762945117456968eec12c384b1b4e1">CSR</a>;                                    </div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html#a46baf65a2506b0376fe5d5e76576817e"> 5797</a></span>&#160;  uint32_t <a class="code" href="struct_sys_tick___mem_map.html#a46baf65a2506b0376fe5d5e76576817e">RVR</a>;                                    </div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html#a9a64e88c06e0550ec009f2510db2bd58"> 5798</a></span>&#160;  uint32_t <a class="code" href="struct_sys_tick___mem_map.html#a9a64e88c06e0550ec009f2510db2bd58">CVR</a>;                                    </div><div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html#a95f06de3371ee421b89d4be2aae51561"> 5799</a></span>&#160;  uint32_t <a class="code" href="struct_sys_tick___mem_map.html#a95f06de3371ee421b89d4be2aae51561">CALIB</a>;                                  </div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___sys_tick___peripheral.html#ga19e2a0c9400dcdfd462a92ca83cff253">SysTick_MemMapPtr</a>;</div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;</div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="comment">   -- SysTick - Register accessor macros</span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;</div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="comment">/* SysTick - Register accessors */</span></div><div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#gaf55a190fd4086e13691f11a798185b64"> 5813</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_REG(base)                    ((base)-&gt;CSR)</span></div><div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#ga40d4d1869a3c9a27daa2c8ad4649665f"> 5814</a></span>&#160;<span class="preprocessor">#define SysTick_RVR_REG(base)                    ((base)-&gt;RVR)</span></div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#ga359580315175ed2d0535ca1ca67f842b"> 5815</a></span>&#160;<span class="preprocessor">#define SysTick_CVR_REG(base)                    ((base)-&gt;CVR)</span></div><div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#ga49a5f3af22dff7288ad031b8b3bf1b7a"> 5816</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_REG(base)                  ((base)-&gt;CALIB)</span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160; <span class="comment">/* end of group SysTick_Register_Accessor_Macros */</span></div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;</div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;</div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="comment">   -- SysTick Register Masks</span></div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;</div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gac780b47ad7830f8b054650cf9ae10600"> 5833</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_ENABLE_MASK                  0x1u</span></div><div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga0f710afc23630b3797a50a76beec3418"> 5834</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_ENABLE_SHIFT                 0</span></div><div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga8b51f1d83c7a482e111b09e4c5964a2b"> 5835</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_TICKINT_MASK                 0x2u</span></div><div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga7fc911092251c68f56bc4d2e68ffa0b2"> 5836</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_TICKINT_SHIFT                1</span></div><div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga7e5a1e63ec805119d87e8584a2404831"> 5837</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_CLKSOURCE_MASK               0x4u</span></div><div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga99922ae5d9a4c34aa9e2c1673c65d8a4"> 5838</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_CLKSOURCE_SHIFT              2</span></div><div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga5ae827629fd47e5a050f706576f7b425"> 5839</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_COUNTFLAG_MASK               0x10000u</span></div><div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga9764e4e8c4ee1b8383ec52f061bd1c87"> 5840</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_COUNTFLAG_SHIFT              16</span></div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="comment">/* RVR Bit Fields */</span></div><div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gaec96452b3f6bd6a6ca6496cbbad9a9aa"> 5842</a></span>&#160;<span class="preprocessor">#define SysTick_RVR_RELOAD_MASK                  0xFFFFFFu</span></div><div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gaada5987ab8604965af6e1437c97ee963"> 5843</a></span>&#160;<span class="preprocessor">#define SysTick_RVR_RELOAD_SHIFT                 0</span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gaab84497fc1ee448346a37dec6c8971d0"> 5844</a></span>&#160;<span class="preprocessor">#define SysTick_RVR_RELOAD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SysTick_RVR_RELOAD_SHIFT))&amp;SysTick_RVR_RELOAD_MASK)</span></div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="comment">/* CVR Bit Fields */</span></div><div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga24c6d345c97c669b426339ffda71aa8b"> 5846</a></span>&#160;<span class="preprocessor">#define SysTick_CVR_CURRENT_MASK                 0xFFFFFFu</span></div><div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga1e9eb575c58a4638dabd21775fa22c19"> 5847</a></span>&#160;<span class="preprocessor">#define SysTick_CVR_CURRENT_SHIFT                0</span></div><div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga497e7408313e5f2d8dfff60fc2a8dd0e"> 5848</a></span>&#160;<span class="preprocessor">#define SysTick_CVR_CURRENT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SysTick_CVR_CURRENT_SHIFT))&amp;SysTick_CVR_CURRENT_MASK)</span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="comment">/* CALIB Bit Fields */</span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gac7496217678b52cce71dd785ed2b779b"> 5850</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_MASK                 0xFFFFFFu</span></div><div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gad2786b21e30185770874c88e29f22047"> 5851</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_SHIFT                0</span></div><div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gaaacfe67f549e3e9fa76024d75d610754"> 5852</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SysTick_CALIB_TENMS_SHIFT))&amp;SysTick_CALIB_TENMS_MASK)</span></div><div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gaade570cf5b9c0a8da6e1215de8db8d82"> 5853</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_MASK                  0x40000000u</span></div><div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga12bc3aae96690bf88f38e0bf46aa3d8b"> 5854</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_SHIFT                 30</span></div><div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gabca0ac6719f78220d81d2fc1328d5a45"> 5855</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_MASK                 0x80000000u</span></div><div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga957057ddf04b20227820b1343b08a302"> 5856</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_SHIFT                31</span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160; <span class="comment">/* end of group SysTick_Register_Masks */</span></div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;</div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;</div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="comment">/* SysTick - Peripheral instance base addresses */</span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___sys_tick___peripheral.html#gaeef73642fdef722ce658e468dad877ea"> 5865</a></span>&#160;<span class="preprocessor">#define SysTick_BASE_PTR                         ((SysTick_MemMapPtr)0xE000E010u)</span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;</div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___sys_tick___peripheral.html#ga0c9d5fa2fdb81e177e61d0e980507c51"> 5867</a></span>&#160;<span class="preprocessor">#define SysTick_BASE_PTRS                        { SysTick_BASE_PTR }</span></div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;</div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="comment">   -- SysTick - Register accessor macros</span></div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;</div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="comment">/* SysTick - Register instance definitions */</span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="comment">/* SysTick */</span></div><div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#gab26b3fc75982181f81b185b206e897f6"> 5881</a></span>&#160;<span class="preprocessor">#define SYST_CSR                                 SysTick_CSR_REG(SysTick_BASE_PTR)</span></div><div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#ga4e8efcc1f2b551dbf3cb0aae1231e380"> 5882</a></span>&#160;<span class="preprocessor">#define SYST_RVR                                 SysTick_RVR_REG(SysTick_BASE_PTR)</span></div><div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#gae3dc4d2dbfdf38c593a5581415fecfed"> 5883</a></span>&#160;<span class="preprocessor">#define SYST_CVR                                 SysTick_CVR_REG(SysTick_BASE_PTR)</span></div><div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#ga2d37582dd39f59744e340cce09230250"> 5884</a></span>&#160;<span class="preprocessor">#define SYST_CALIB                               SysTick_CALIB_REG(SysTick_BASE_PTR)</span></div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160; <span class="comment">/* end of group SysTick_Register_Accessor_Macros */</span></div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;</div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160; <span class="comment">/* end of group SysTick_Peripheral */</span></div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;</div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;</div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="comment">   -- TPM</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;</div><div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html"> 5906</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_t_p_m___mem_map.html">TPM_MemMap</a> {</div><div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#aad171b536497d5fa1a596d4d1c620175"> 5907</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_m___mem_map.html#aad171b536497d5fa1a596d4d1c620175">SC</a>;                                     </div><div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#a6fca6863f3eb037bb9f776358c88d2be"> 5908</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_m___mem_map.html#a6fca6863f3eb037bb9f776358c88d2be">CNT</a>;                                    </div><div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#a6a5f9ba7d911c8faacbe7b1f4f697c36"> 5909</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_m___mem_map.html#a6a5f9ba7d911c8faacbe7b1f4f697c36">MOD</a>;                                    </div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div><div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#af69e08c8d2a99f6e1215f653135e5587"> 5911</a></span>&#160;    uint32_t <a class="code" href="struct_t_p_m___mem_map.html#af69e08c8d2a99f6e1215f653135e5587">CnSC</a>;                                   </div><div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#aba601a937c72cffd0da22ba83b8bafad"> 5912</a></span>&#160;    uint32_t <a class="code" href="struct_t_p_m___mem_map.html#aba601a937c72cffd0da22ba83b8bafad">CnV</a>;                                    </div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;  } CONTROLS[6];</div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#a5c429acbda13071dcc526ade1805a10a"> 5914</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[20];</div><div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#a3f9158fbf21c247984a9c169ebe43143"> 5915</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_m___mem_map.html#a3f9158fbf21c247984a9c169ebe43143">STATUS</a>;                                 </div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#ad8a834e9c0be4b8a1f57679868c10f2d"> 5916</a></span>&#160;  uint8_t RESERVED_1[48];</div><div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#a4e5e7db73f5f5cf620fd18197bebf134"> 5917</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_m___mem_map.html#a4e5e7db73f5f5cf620fd18197bebf134">CONF</a>;                                   </div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___t_p_m___peripheral.html#ga32147338cedc9904efff0d19b3a358ac">TPM_MemMapPtr</a>;</div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;</div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="comment">   -- TPM - Register accessor macros</span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;</div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="comment">/* TPM - Register accessors */</span></div><div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga1f49370b3669ba7395db93597d3d5c4c"> 5931</a></span>&#160;<span class="preprocessor">#define TPM_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga7f07766035aaf4ef8d6a789dc070bb8e"> 5932</a></span>&#160;<span class="preprocessor">#define TPM_CNT_REG(base)                        ((base)-&gt;CNT)</span></div><div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga549fa5a6fe75d15bb21ae1a3925047c7"> 5933</a></span>&#160;<span class="preprocessor">#define TPM_MOD_REG(base)                        ((base)-&gt;MOD)</span></div><div class="line"><a name="l05934"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#gaa96e657221c499960f64bc004e348b6c"> 5934</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_REG(base,index)                 ((base)-&gt;CONTROLS[index].CnSC)</span></div><div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#gaf87163e32c337d1f46724110a85e8ea2"> 5935</a></span>&#160;<span class="preprocessor">#define TPM_CnV_REG(base,index)                  ((base)-&gt;CONTROLS[index].CnV)</span></div><div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga685068c641303a062f9a8a0ba4f43fa2"> 5936</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_REG(base)                     ((base)-&gt;STATUS)</span></div><div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga6c809a9824dbb88125be858cc3f362fd"> 5937</a></span>&#160;<span class="preprocessor">#define TPM_CONF_REG(base)                       ((base)-&gt;CONF)</span></div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160; <span class="comment">/* end of group TPM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;</div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;</div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="comment">   -- TPM Register Masks</span></div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;</div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab20218cf8b49b4d2aa932cfafdf5a43e"> 5954</a></span>&#160;<span class="preprocessor">#define TPM_SC_PS_MASK                           0x7u</span></div><div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga13fca37c98cc93640be8ed1733cb9805"> 5955</a></span>&#160;<span class="preprocessor">#define TPM_SC_PS_SHIFT                          0</span></div><div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga41fa7e0f125e9bdeaf17b70dea969399"> 5956</a></span>&#160;<span class="preprocessor">#define TPM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_PS_SHIFT))&amp;TPM_SC_PS_MASK)</span></div><div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga86346adaa1aec83adbcf3a21289d6400"> 5957</a></span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_MASK                         0x18u</span></div><div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga9268286302a41feb004444a7b368af69"> 5958</a></span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_SHIFT                        3</span></div><div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gae0978f8437371339fe391bf34ff321bb"> 5959</a></span>&#160;<span class="preprocessor">#define TPM_SC_CMOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_CMOD_SHIFT))&amp;TPM_SC_CMOD_MASK)</span></div><div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga2ed4f55ed6ec313d2f5c0cef0d9606e7"> 5960</a></span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_MASK                        0x20u</span></div><div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga1bf84a093f66cf0f37c7b77ee16c32b3"> 5961</a></span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_SHIFT                       5</span></div><div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga67bad1290533531584e40005c865380d"> 5962</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_MASK                         0x40u</span></div><div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga6ab65f7b4d48095133fd762e1595eb3a"> 5963</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_SHIFT                        6</span></div><div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gae25305cad922790ffe882f8d4d423439"> 5964</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOF_MASK                          0x80u</span></div><div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaa58c9acc6863e92d142671b2da4b60a5"> 5965</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOF_SHIFT                         7</span></div><div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5d17b5a81f3f84eee65c94d5b0e7eca6"> 5966</a></span>&#160;<span class="preprocessor">#define TPM_SC_DMA_MASK                          0x100u</span></div><div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga04279ab580223012d6e172ce92a5f8c5"> 5967</a></span>&#160;<span class="preprocessor">#define TPM_SC_DMA_SHIFT                         8</span></div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gae4ca4e3ce211106290e584675dab1d28"> 5969</a></span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_MASK                       0xFFFFu</span></div><div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gabc68cb7f4dfd853021c35f9cad5b05e2"> 5970</a></span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_SHIFT                      0</span></div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5b121b9bc3cc5527202fc0e64eae37fd"> 5971</a></span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CNT_COUNT_SHIFT))&amp;TPM_CNT_COUNT_MASK)</span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga547f0f1f80a59cf7a5c19b6e5ee66055"> 5973</a></span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gad3b8c1cb94d29448d0eef30e94d65299"> 5974</a></span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_SHIFT                        0</span></div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5bbadc84c3e752cd934747b91cdaf426"> 5975</a></span>&#160;<span class="preprocessor">#define TPM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_MOD_MOD_SHIFT))&amp;TPM_MOD_MOD_MASK)</span></div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div><div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga22ac77707a11ee299dc16d5a6b738739"> 5977</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_MASK                        0x1u</span></div><div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga368e054056cb1a0c32a9b3493e4c5871"> 5978</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_SHIFT                       0</span></div><div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga2e5b9e774ab4f1ad012602f399949dbf"> 5979</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_MASK                       0x4u</span></div><div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gae1c6de45c167effd025f7dc8219a0362"> 5980</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_SHIFT                      2</span></div><div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga147b60bd08ffe27748d03dfeb6fcc327"> 5981</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_MASK                       0x8u</span></div><div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaa7e82ce01efb5e40ec556ff6c656b995"> 5982</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_SHIFT                      3</span></div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga1701b53531ba658b0a237329ee8e223d"> 5983</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_MASK                        0x10u</span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga1fdd989e2e0ec651c5e31641dde8f3ab"> 5984</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_SHIFT                       4</span></div><div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gadcd7434cb96e2f7ea230e9007fc1d438"> 5985</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_MASK                        0x20u</span></div><div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaaac3c867927ac54cedc020da041c890d"> 5986</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_SHIFT                       5</span></div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga10d745a2f031a572b8d871ac2d6199a8"> 5987</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_MASK                       0x40u</span></div><div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga621c521a5a2376b0685156af85a93b56"> 5988</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_SHIFT                      6</span></div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gac8ec8543edea61f3ebe7c98f09addd6c"> 5989</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_MASK                        0x80u</span></div><div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga070c2d7e35f829f8f2025682c04193d8"> 5990</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_SHIFT                       7</span></div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div><div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab65cebe025551107c0b6dd05e5795ae5"> 5992</a></span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_MASK                         0xFFFFu</span></div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga89562c16ce3c849bd51b1ba1e124b307"> 5993</a></span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_SHIFT                        0</span></div><div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga28132959dec9653625c8f6d16c47d635"> 5994</a></span>&#160;<span class="preprocessor">#define TPM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnV_VAL_SHIFT))&amp;TPM_CnV_VAL_MASK)</span></div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga2441823dbe4ebc3b7f88773a95eff6d6"> 5996</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_MASK                     0x1u</span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab7b122b8ff741ae1bacff6a0929d7adc"> 5997</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_SHIFT                    0</span></div><div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaed654f625ebff2d9f8a2cc89ef410330"> 5998</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_MASK                     0x2u</span></div><div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga531fc0daa18458bc1d781df31cffbfe9"> 5999</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_SHIFT                    1</span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga151f2aa4b0d2eef94e75170580ca4c13"> 6000</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_MASK                     0x4u</span></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga99af753c0fea3de796c9226db4d5c9f3"> 6001</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_SHIFT                    2</span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaf38a26c12fe2fb6eaa5bc39bba39a500"> 6002</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_MASK                     0x8u</span></div><div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga4d0b65d9b967127713fdddd70a654c50"> 6003</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_SHIFT                    3</span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga6d71ec16664cd555736bd39d2b0aef50"> 6004</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F_MASK                     0x10u</span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gacacfe3eeb25b42db72340d8f7644b293"> 6005</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F_SHIFT                    4</span></div><div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga0f6acd45c21170be3a793e3fa9107938"> 6006</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F_MASK                     0x20u</span></div><div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaa36c765ce241849df7e9a67665f64493"> 6007</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F_SHIFT                    5</span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga2b3ff7c5c27b1645f2aa20e443bd806c"> 6008</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_MASK                      0x100u</span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5a38aeba334eb7104fc05909881ee482"> 6009</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_SHIFT                     8</span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga3588ec19d239de2ab13d4305b2beb96a"> 6011</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_MASK                     0x20u</span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gad0be3a285e31316fb01fe11d311531d6"> 6012</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_SHIFT                    5</span></div><div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaf0d19de5100b155d1e946914e2d2756d"> 6013</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_MASK                    0xC0u</span></div><div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga25ea1086410a263c975c77f31e18079c"> 6014</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_SHIFT                   6</span></div><div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga70aa3e6b93f7303ad7bc838330a45402"> 6015</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_DBGMODE_SHIFT))&amp;TPM_CONF_DBGMODE_MASK)</span></div><div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga70d64b81799a4ecd3933ea8e46618747"> 6016</a></span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_MASK                     0x200u</span></div><div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga6ecd0b94ee9f74112c93027dd5833468"> 6017</a></span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_SHIFT                    9</span></div><div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab1950d4b5e28ba67b305e3fca7f716f0"> 6018</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_MASK                       0x10000u</span></div><div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga007e2eccc45940318d15822a729ca061"> 6019</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_SHIFT                      16</span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga627db017557d5466cd9aeb7e8e8f91ed"> 6020</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_MASK                       0x20000u</span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga1c255c7ab3843cb488664bcc582a3294"> 6021</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_SHIFT                      17</span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga0ec6abbf10f7d46ff88e60b86e4c5de9"> 6022</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_MASK                       0x40000u</span></div><div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaff3474ae6e7542a599c5696d928aab74"> 6023</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_SHIFT                      18</span></div><div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaf967b5f3b180314df5c4990c14b53ebe"> 6024</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_MASK                     0xF000000u</span></div><div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga44218135f21b8af592c21f46fc097423"> 6025</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_SHIFT                    24</span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga9cce83bc335e7c53566df0a88083b045"> 6026</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_TRGSEL_SHIFT))&amp;TPM_CONF_TRGSEL_MASK)</span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160; <span class="comment">/* end of group TPM_Register_Masks */</span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;</div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;</div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="comment">/* TPM - Peripheral instance base addresses */</span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral.html#ga8ba6c6fb69345639750108c3289a24c4"> 6035</a></span>&#160;<span class="preprocessor">#define TPM0_BASE_PTR                            ((TPM_MemMapPtr)0x40038000u)</span></div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;</div><div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral.html#ga3c3f533f8c87c74f2bbc3a4de83d1181"> 6037</a></span>&#160;<span class="preprocessor">#define TPM1_BASE_PTR                            ((TPM_MemMapPtr)0x40039000u)</span></div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;</div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral.html#ga37cc120e7475fb646fe9bc15b57f06bc"> 6039</a></span>&#160;<span class="preprocessor">#define TPM2_BASE_PTR                            ((TPM_MemMapPtr)0x4003A000u)</span></div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;</div><div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral.html#ga1d61ed554c056d8f63d1dbcc7ce05e62"> 6041</a></span>&#160;<span class="preprocessor">#define TPM_BASE_PTRS                            { TPM0_BASE_PTR, TPM1_BASE_PTR, TPM2_BASE_PTR }</span></div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;</div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="comment">   -- TPM - Register accessor macros</span></div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;</div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="comment">/* TPM - Register instance definitions */</span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="comment">/* TPM0 */</span></div><div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga99b670f23bdc4dba03402182f90d62f1"> 6055</a></span>&#160;<span class="preprocessor">#define TPM0_SC                                  TPM_SC_REG(TPM0_BASE_PTR)</span></div><div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#gaaf58bf9c53f7a013b6b0442f8c71ca4c"> 6056</a></span>&#160;<span class="preprocessor">#define TPM0_CNT                                 TPM_CNT_REG(TPM0_BASE_PTR)</span></div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga05a02b85b7fe7838a90d03d66277ce1c"> 6057</a></span>&#160;<span class="preprocessor">#define TPM0_MOD                                 TPM_MOD_REG(TPM0_BASE_PTR)</span></div><div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#gace041d2188ed4171f06ad0b573d17a16"> 6058</a></span>&#160;<span class="preprocessor">#define TPM0_C0SC                                TPM_CnSC_REG(TPM0_BASE_PTR,0)</span></div><div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga6972e3980441d1fc526a72bfe4eae7bf"> 6059</a></span>&#160;<span class="preprocessor">#define TPM0_C0V                                 TPM_CnV_REG(TPM0_BASE_PTR,0)</span></div><div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#gaa8f7313723db2881d7de617dbb16b4e6"> 6060</a></span>&#160;<span class="preprocessor">#define TPM0_C1SC                                TPM_CnSC_REG(TPM0_BASE_PTR,1)</span></div><div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga1ed6a839f9ad1c2ae66f8ba73ded3f57"> 6061</a></span>&#160;<span class="preprocessor">#define TPM0_C1V                                 TPM_CnV_REG(TPM0_BASE_PTR,1)</span></div><div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga8bdd3e71a35ffc62ee86426c74ac5139"> 6062</a></span>&#160;<span class="preprocessor">#define TPM0_C2SC                                TPM_CnSC_REG(TPM0_BASE_PTR,2)</span></div><div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga590a236d1f3abc5f8a4958a883c5ed00"> 6063</a></span>&#160;<span class="preprocessor">#define TPM0_C2V                                 TPM_CnV_REG(TPM0_BASE_PTR,2)</span></div><div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga823b5976d091d234f6ac0cf84eb33f57"> 6064</a></span>&#160;<span class="preprocessor">#define TPM0_C3SC                                TPM_CnSC_REG(TPM0_BASE_PTR,3)</span></div><div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga629753cc859bc8ddd614a14fc5ef8102"> 6065</a></span>&#160;<span class="preprocessor">#define TPM0_C3V                                 TPM_CnV_REG(TPM0_BASE_PTR,3)</span></div><div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga173abfcba6368ff6e5361fa8d4974276"> 6066</a></span>&#160;<span class="preprocessor">#define TPM0_C4SC                                TPM_CnSC_REG(TPM0_BASE_PTR,4)</span></div><div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#gad398101158c4659ab5026fe21d7b36df"> 6067</a></span>&#160;<span class="preprocessor">#define TPM0_C4V                                 TPM_CnV_REG(TPM0_BASE_PTR,4)</span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga443eae4be47dd76cb50e2e61f3ecd435"> 6068</a></span>&#160;<span class="preprocessor">#define TPM0_C5SC                                TPM_CnSC_REG(TPM0_BASE_PTR,5)</span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga675972517636ee1a7fe631eee7e34587"> 6069</a></span>&#160;<span class="preprocessor">#define TPM0_C5V                                 TPM_CnV_REG(TPM0_BASE_PTR,5)</span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga612a6554a025e1f1917fcfa61f76f605"> 6070</a></span>&#160;<span class="preprocessor">#define TPM0_STATUS                              TPM_STATUS_REG(TPM0_BASE_PTR)</span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga09ef091e6829f91a568ccc60793f802b"> 6071</a></span>&#160;<span class="preprocessor">#define TPM0_CONF                                TPM_CONF_REG(TPM0_BASE_PTR)</span></div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="comment">/* TPM1 */</span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga9f277042816804d50e51080d3d431c6f"> 6073</a></span>&#160;<span class="preprocessor">#define TPM1_SC                                  TPM_SC_REG(TPM1_BASE_PTR)</span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga50e7d6c54bb94d5accc4104ebaa298d5"> 6074</a></span>&#160;<span class="preprocessor">#define TPM1_CNT                                 TPM_CNT_REG(TPM1_BASE_PTR)</span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga67a3cba0336f4f9aff488c717a773cb4"> 6075</a></span>&#160;<span class="preprocessor">#define TPM1_MOD                                 TPM_MOD_REG(TPM1_BASE_PTR)</span></div><div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga58a59b05fd3f0638949b291148b312e1"> 6076</a></span>&#160;<span class="preprocessor">#define TPM1_C0SC                                TPM_CnSC_REG(TPM1_BASE_PTR,0)</span></div><div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#gaf7d34d83f3eff6bccd684ccc4412b8db"> 6077</a></span>&#160;<span class="preprocessor">#define TPM1_C0V                                 TPM_CnV_REG(TPM1_BASE_PTR,0)</span></div><div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga2cfc15c8bd889a524f5f1a1a8dd65b47"> 6078</a></span>&#160;<span class="preprocessor">#define TPM1_C1SC                                TPM_CnSC_REG(TPM1_BASE_PTR,1)</span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga53567c8167fa3be8fbde788eb43c4f1b"> 6079</a></span>&#160;<span class="preprocessor">#define TPM1_C1V                                 TPM_CnV_REG(TPM1_BASE_PTR,1)</span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga0f7c5e7c3224c0d16d3676004e2d1982"> 6080</a></span>&#160;<span class="preprocessor">#define TPM1_STATUS                              TPM_STATUS_REG(TPM1_BASE_PTR)</span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga2a62a1eba469e400fa3fa8d94577bc36"> 6081</a></span>&#160;<span class="preprocessor">#define TPM1_CONF                                TPM_CONF_REG(TPM1_BASE_PTR)</span></div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="comment">/* TPM2 */</span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga4a487b3ea43526da705795b7c95bba1e"> 6083</a></span>&#160;<span class="preprocessor">#define TPM2_SC                                  TPM_SC_REG(TPM2_BASE_PTR)</span></div><div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#gaf004f8fda0be91acae2ab08f994acfce"> 6084</a></span>&#160;<span class="preprocessor">#define TPM2_CNT                                 TPM_CNT_REG(TPM2_BASE_PTR)</span></div><div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga7f327677ecc786ac37de5525befbdd0d"> 6085</a></span>&#160;<span class="preprocessor">#define TPM2_MOD                                 TPM_MOD_REG(TPM2_BASE_PTR)</span></div><div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga785b44d223b8f89fc160d64f25723d4d"> 6086</a></span>&#160;<span class="preprocessor">#define TPM2_C0SC                                TPM_CnSC_REG(TPM2_BASE_PTR,0)</span></div><div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga0b447e455db6d97679512216ec7fc076"> 6087</a></span>&#160;<span class="preprocessor">#define TPM2_C0V                                 TPM_CnV_REG(TPM2_BASE_PTR,0)</span></div><div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#gabc1e23b429939450d6b378a09f3d2dd5"> 6088</a></span>&#160;<span class="preprocessor">#define TPM2_C1SC                                TPM_CnSC_REG(TPM2_BASE_PTR,1)</span></div><div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga146cbb77f666cc4dae7d2a0ec580dcf0"> 6089</a></span>&#160;<span class="preprocessor">#define TPM2_C1V                                 TPM_CnV_REG(TPM2_BASE_PTR,1)</span></div><div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga7950490e57f137751c94883cde19e7f9"> 6090</a></span>&#160;<span class="preprocessor">#define TPM2_STATUS                              TPM_STATUS_REG(TPM2_BASE_PTR)</span></div><div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#gafab7c79890c0e6013f06f7e71301fe41"> 6091</a></span>&#160;<span class="preprocessor">#define TPM2_CONF                                TPM_CONF_REG(TPM2_BASE_PTR)</span></div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;</div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="comment">/* TPM - Register array accessors */</span></div><div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga9e7bd24a5b05aec9e844a39dc8be4dfd"> 6094</a></span>&#160;<span class="preprocessor">#define TPM0_CnSC(index)                         TPM_CnSC_REG(TPM0_BASE_PTR,index)</span></div><div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga8e3ae6bd927b01c0448904eae9978681"> 6095</a></span>&#160;<span class="preprocessor">#define TPM1_CnSC(index)                         TPM_CnSC_REG(TPM1_BASE_PTR,index)</span></div><div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga38916e72b8c47d4bb613b67e84ae2c58"> 6096</a></span>&#160;<span class="preprocessor">#define TPM2_CnSC(index)                         TPM_CnSC_REG(TPM2_BASE_PTR,index)</span></div><div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga6d7fece02449611437af86de47ff98c8"> 6097</a></span>&#160;<span class="preprocessor">#define TPM0_CnV(index)                          TPM_CnV_REG(TPM0_BASE_PTR,index)</span></div><div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga490064e6537a9cfd2c7d6e3603360721"> 6098</a></span>&#160;<span class="preprocessor">#define TPM1_CnV(index)                          TPM_CnV_REG(TPM1_BASE_PTR,index)</span></div><div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="group___t_p_m___register___accessor___macros.html#ga15826b335965333d95d30f9859750851"> 6099</a></span>&#160;<span class="preprocessor">#define TPM2_CnV(index)                          TPM_CnV_REG(TPM2_BASE_PTR,index)</span></div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160; <span class="comment">/* end of group TPM_Register_Accessor_Macros */</span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;</div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160; <span class="comment">/* end of group TPM_Peripheral */</span></div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;</div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;</div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="comment">   -- TSI</span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;</div><div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html"> 6121</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_t_s_i___mem_map.html">TSI_MemMap</a> {</div><div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#af2053cd193b25e18e6a76a1c0e7fcdd2"> 6122</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#af2053cd193b25e18e6a76a1c0e7fcdd2">GENCS</a>;                                  </div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#aad20077939fb7b9e145416f55028ea37"> 6123</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#aad20077939fb7b9e145416f55028ea37">DATA</a>;                                   </div><div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#a85a27c0645c0102ceea4ce506b84194e"> 6124</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#a85a27c0645c0102ceea4ce506b84194e">TSHD</a>;                                   </div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___t_s_i___peripheral.html#gad1310fedc6b594554cdd760e371de570">TSI_MemMapPtr</a>;</div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;</div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="comment">   -- TSI - Register accessor macros</span></div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;</div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="comment">/* TSI - Register accessors */</span></div><div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga71c97f61d42d8b0ec0b77a23ca06b9f1"> 6138</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_REG(base)                      ((base)-&gt;GENCS)</span></div><div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gaff76941d6e8fe865f4526e5a183e0d53"> 6139</a></span>&#160;<span class="preprocessor">#define TSI_DATA_REG(base)                       ((base)-&gt;DATA)</span></div><div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gac1d48eafdd0182d91ea6578926c038e9"> 6140</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_REG(base)                       ((base)-&gt;TSHD)</span></div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160; <span class="comment">/* end of group TSI_Register_Accessor_Macros */</span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;</div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;</div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="comment">   -- TSI Register Masks</span></div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;</div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="comment">/* GENCS Bit Fields */</span></div><div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gafd7d98d809a1d17c59cc86addc5fe801"> 6157</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW_MASK                     0x2u</span></div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gadcd854b12f8b747a492eac3e88522b1e"> 6158</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW_SHIFT                    1</span></div><div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga820de7fe1ecba9a42260e304554b389f"> 6159</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_MASK                      0x4u</span></div><div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9a2e8c68bfb60312ebdeea4f069d9086"> 6160</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_SHIFT                     2</span></div><div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf7212a89bc45902f2ed4cee12a1ceb92"> 6161</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_MASK                     0x8u</span></div><div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga372b92d46c9f071d4fdee3edcc0d5219"> 6162</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_SHIFT                    3</span></div><div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga490fa9afb2591596712216cc7031cd47"> 6163</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_MASK                       0x10u</span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4e08b4560fff0d44559e8dd48afcb4b0"> 6164</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_SHIFT                      4</span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga83a2e8e8965873c67507422e6e9a9b8e"> 6165</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_MASK                      0x20u</span></div><div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab11b995ab664e22700a2f67aa2b1a070"> 6166</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_SHIFT                     5</span></div><div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab0858eebe3e9aafb69f43b4547681aa4"> 6167</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN_MASK                    0x40u</span></div><div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga484d481ffbcbe5d9199e848658c66cc7"> 6168</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN_SHIFT                   6</span></div><div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gafa7ce02781bc0e3d369d9a00a77b480f"> 6169</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_MASK                     0x80u</span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga503402dbca8eec965cad561df32e7cf5"> 6170</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_SHIFT                    7</span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3a420e0ae200374eca1a185b535cc0ba"> 6171</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_MASK                      0x1F00u</span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab90732bc69449d59a0fc0f3c208caf21"> 6172</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_SHIFT                     8</span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gad18125542d6e5cebc57833da32c13668"> 6173</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_NSCN_SHIFT))&amp;TSI_GENCS_NSCN_MASK)</span></div><div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3c608c250c31872d206e9c18eea97799"> 6174</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_MASK                        0xE000u</span></div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaae1f3b081a9c92fefe10bd3ec1f40734"> 6175</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_SHIFT                       13</span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0562bb631fc7da30eaf08301b5430d53"> 6176</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_PS_SHIFT))&amp;TSI_GENCS_PS_MASK)</span></div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga14b70379252ea633e8c97c1ab13553c6"> 6177</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG_MASK                   0x70000u</span></div><div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf6315fa37479b4e49a6f3252a451352b"> 6178</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG_SHIFT                  16</span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab5fefdd5c15d6e5d832d2843a15a167a"> 6179</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_EXTCHRG_SHIFT))&amp;TSI_GENCS_EXTCHRG_MASK)</span></div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5f993b291aa5098c00c7ca603d76fa8c"> 6180</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT_MASK                     0x180000u</span></div><div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gabef14bd85b2c22b59a963796a510d2aa"> 6181</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT_SHIFT                    19</span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga00fe2f1ed68ec2cc7c65063d9c0c4bde"> 6182</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_DVOLT_SHIFT))&amp;TSI_GENCS_DVOLT_MASK)</span></div><div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga497b1a716e54da9ae1f89fe866c9dfec"> 6183</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG_MASK                   0xE00000u</span></div><div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga53636ad4be1c8098f9475103fdc056e2"> 6184</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG_SHIFT                  21</span></div><div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga715bd94ad29e87470a8addab0a2f04e4"> 6185</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_REFCHRG_SHIFT))&amp;TSI_GENCS_REFCHRG_MASK)</span></div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab587591eee9153b51aca25177a129404"> 6186</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE_MASK                      0xF000000u</span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4958dbdc98f77bad2618b035d3d89112"> 6187</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE_SHIFT                     24</span></div><div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga720bd5eb88b316ef8e9c426962fb53d6"> 6188</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_MODE_SHIFT))&amp;TSI_GENCS_MODE_MASK)</span></div><div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1036a1740b9fd85ac9a7ee8c7b31fbc5"> 6189</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_MASK                      0x10000000u</span></div><div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2cdb34b848a822afc459c74893200fbb"> 6190</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_SHIFT                     28</span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae0670e2e8c0eb55717171acb5a2bebfe"> 6191</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_MASK                    0x80000000u</span></div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaa269027bdefea51eddd47bfc47140224"> 6192</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_SHIFT                   31</span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="comment">/* DATA Bit Fields */</span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6b838baebe1044a43b0f64070cf708a8"> 6194</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT_MASK                     0xFFFFu</span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga364bea02a4d933c3fc935262493986cd"> 6195</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT_SHIFT                    0</span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac07a30f55b2381a0350a522bfeac07f6"> 6196</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_DATA_TSICNT_SHIFT))&amp;TSI_DATA_TSICNT_MASK)</span></div><div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4b533f08277dec51d70c9bf4a536f9e5"> 6197</a></span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS_MASK                       0x400000u</span></div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1e6460b9202aeb655c0a0f678b716526"> 6198</a></span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS_SHIFT                      22</span></div><div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab6346bdfb0f86f39a0e22bf63724e2b6"> 6199</a></span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN_MASK                      0x800000u</span></div><div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab90f8f124f3b09590815173156ddc149"> 6200</a></span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN_SHIFT                     23</span></div><div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4e8ebbde2df6b54d7056eb509d23dcf6"> 6201</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH_MASK                      0xF0000000u</span></div><div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga93e49d0e44e5be77fbf39e45d5b9b9f0"> 6202</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH_SHIFT                     28</span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gabc816a3e5aa6be2b683ae4ca3d72e793"> 6203</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_DATA_TSICH_SHIFT))&amp;TSI_DATA_TSICH_MASK)</span></div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="comment">/* TSHD Bit Fields */</span></div><div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9b69d87b18f8791e9b8d97d67b3bc6d7"> 6205</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL_MASK                     0xFFFFu</span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga18eac1ce2de17bfde158e5047b4a9e0e"> 6206</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL_SHIFT                    0</span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gadeef11bfa64314e7382e1cfeaaad7ee4"> 6207</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_TSHD_THRESL_SHIFT))&amp;TSI_TSHD_THRESL_MASK)</span></div><div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0600b952fc2faf25682e507b91ce4a15"> 6208</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf35f3c8f797b62c3b5dba24c5035255a"> 6209</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH_SHIFT                    16</span></div><div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga203450ceffe74f78f3669057eb1898a5"> 6210</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_TSHD_THRESH_SHIFT))&amp;TSI_TSHD_THRESH_MASK)</span></div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160; <span class="comment">/* end of group TSI_Register_Masks */</span></div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;</div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;</div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="comment">/* TSI - Peripheral instance base addresses */</span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6"> 6219</a></span>&#160;<span class="preprocessor">#define TSI0_BASE_PTR                            ((TSI_MemMapPtr)0x40045000u)</span></div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;</div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___t_s_i___peripheral.html#gaf0e643a8dc882d5a89dd6bb9a4ca3d16"> 6221</a></span>&#160;<span class="preprocessor">#define TSI_BASE_PTRS                            { TSI0_BASE_PTR }</span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;</div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="comment">   -- TSI - Register accessor macros</span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;</div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="comment">/* TSI - Register instance definitions */</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="comment">/* TSI0 */</span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gabe033284ba64fa3097ff12d10c0b5e85"> 6235</a></span>&#160;<span class="preprocessor">#define TSI0_GENCS                               TSI_GENCS_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gac08465d7c2f98c2c372c26e622a05126"> 6236</a></span>&#160;<span class="preprocessor">#define TSI0_DATA                                TSI_DATA_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga8a7a92091c84eb3bddf218fa540d611f"> 6237</a></span>&#160;<span class="preprocessor">#define TSI0_TSHD                                TSI_TSHD_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160; <span class="comment">/* end of group TSI_Register_Accessor_Macros */</span></div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;</div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160; <span class="comment">/* end of group TSI_Peripheral */</span></div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;</div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;</div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="comment">   -- UART</span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;</div><div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html"> 6259</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_u_a_r_t___mem_map.html">UART_MemMap</a> {</div><div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a98dc87068e86db23707f3f5d6192108c"> 6260</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a98dc87068e86db23707f3f5d6192108c">BDH</a>;                                     </div><div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#ae31ec5a78a5d91e855af347b60fee8b8"> 6261</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#ae31ec5a78a5d91e855af347b60fee8b8">BDL</a>;                                     </div><div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f"> 6262</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">C1</a>;                                      </div><div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5"> 6263</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">C2</a>;                                      </div><div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a61370495fe05fc15ca074ec7a5c2d99f"> 6264</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a61370495fe05fc15ca074ec7a5c2d99f">S1</a>;                                      </div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a7ff71460633a0ef4ba8d6a700d49b993"> 6265</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a7ff71460633a0ef4ba8d6a700d49b993">S2</a>;                                      </div><div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a328e95cb4deb2dd724cb8b26a5ab381b"> 6266</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a328e95cb4deb2dd724cb8b26a5ab381b">C3</a>;                                      </div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a42ede28e876dcdb2ce2ddd730de0401e"> 6267</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a42ede28e876dcdb2ce2ddd730de0401e">D</a>;                                       </div><div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a9ecb3242c606bc219190b4cb4f64600f"> 6268</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a9ecb3242c606bc219190b4cb4f64600f">C4</a>;                                      </div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___u_a_r_t___peripheral.html#ga306cf44b593fadbb29a065f42e3f68f0">UART_MemMapPtr</a>;</div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;</div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;</div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="comment">/* UART - Register accessors */</span></div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9"> 6282</a></span>&#160;<span class="preprocessor">#define UART_BDH_REG(base)                       ((base)-&gt;BDH)</span></div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196"> 6283</a></span>&#160;<span class="preprocessor">#define UART_BDL_REG(base)                       ((base)-&gt;BDL)</span></div><div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2"> 6284</a></span>&#160;<span class="preprocessor">#define UART_C1_REG(base)                        ((base)-&gt;C1)</span></div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680"> 6285</a></span>&#160;<span class="preprocessor">#define UART_C2_REG(base)                        ((base)-&gt;C2)</span></div><div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624"> 6286</a></span>&#160;<span class="preprocessor">#define UART_S1_REG(base)                        ((base)-&gt;S1)</span></div><div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db"> 6287</a></span>&#160;<span class="preprocessor">#define UART_S2_REG(base)                        ((base)-&gt;S2)</span></div><div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae"> 6288</a></span>&#160;<span class="preprocessor">#define UART_C3_REG(base)                        ((base)-&gt;C3)</span></div><div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c"> 6289</a></span>&#160;<span class="preprocessor">#define UART_D_REG(base)                         ((base)-&gt;D)</span></div><div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43"> 6290</a></span>&#160;<span class="preprocessor">#define UART_C4_REG(base)                        ((base)-&gt;C4)</span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;</div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;</div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="comment">   -- UART Register Masks</span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;</div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div><div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2680dc8176b0c933b4a1b77c5dbb64b7"> 6307</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_MASK                        0x1Fu</span></div><div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac38d8a98be282d97c4837597a6c02cda"> 6308</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_SHIFT                       0</span></div><div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7d337242135cdbd812b7da47758fbdb6"> 6309</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_SBR_SHIFT))&amp;UART_BDH_SBR_MASK)</span></div><div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga727c0ef3199f627c85fc740265d5134d"> 6310</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBNS_MASK                       0x20u</span></div><div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4d6023b67150b98ef12dba445f773109"> 6311</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBNS_SHIFT                      5</span></div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0882debd8f2c52d4ab8461b22b6519d9"> 6312</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_MASK                    0x40u</span></div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga97c5d15ae3144492e364744236aa10f7"> 6313</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_SHIFT                   6</span></div><div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga88fb29d1cb045a09e851a31c689ef60e"> 6314</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_MASK                     0x80u</span></div><div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gace1227bd2507a7c5df95398e097cb7af"> 6315</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_SHIFT                    7</span></div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div><div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4471e77a5cfda8db1950aac0b204d964"> 6317</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_MASK                        0xFFu</span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad59af590652e14fd8d4a0d46ce48205a"> 6318</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_SHIFT                       0</span></div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga558b42c8b256ac9201985ce5c618f642"> 6319</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDL_SBR_SHIFT))&amp;UART_BDL_SBR_MASK)</span></div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5a1c05b549b94de9232fbac665b3f584"> 6321</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_MASK                          0x1u</span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1638e7faa5063dab6afd34353fde4c89"> 6322</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_SHIFT                         0</span></div><div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0204f696872c2e5f92413bb11d0170d1"> 6323</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_MASK                          0x2u</span></div><div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1113f7bea6e6612fcc04db049d41cd1e"> 6324</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_SHIFT                         1</span></div><div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga52e0789bf5650788a4ecbed75cd2b3d3"> 6325</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_MASK                         0x4u</span></div><div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6066d98a54cf4ba19f40a196a0bd3ee0"> 6326</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_SHIFT                        2</span></div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga84ef48b565c1e3526a3c392b8ce9cf83"> 6327</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_MASK                        0x8u</span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac7a94bf100cb9654ac28fe9e58b1db42"> 6328</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_SHIFT                       3</span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabbe5c7cb60072d535d068446606414c5"> 6329</a></span>&#160;<span class="preprocessor">#define UART_C1_M_MASK                           0x10u</span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga591070f161ecf5cf35b0e6927b5e4c77"> 6330</a></span>&#160;<span class="preprocessor">#define UART_C1_M_SHIFT                          4</span></div><div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaaeb3cc3491cd77f71150bfa9cce03518"> 6331</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_MASK                        0x20u</span></div><div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac773b486d570b26d17a7d522016f683a"> 6332</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_SHIFT                       5</span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga466f5bf7b0cd3c3517da3a6c6a9baaac"> 6333</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_MASK                    0x40u</span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac7888d995fd947613eea08bdee534ffc"> 6334</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_SHIFT                   6</span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga08f1bbd905640d81967f9fb6d4ed8ec8"> 6335</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_MASK                       0x80u</span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac6beea8a7bad0b0fc3c3535f629fcf3a"> 6336</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_SHIFT                      7</span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8d243e5b3a3ece12bdeca818bacb15ee"> 6338</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_MASK                         0x1u</span></div><div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94f62ff8a45a08ae54b40da725fb245b"> 6339</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_SHIFT                        0</span></div><div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga279868a42acca3c1eeba8c53bb94b208"> 6340</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_MASK                         0x2u</span></div><div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa163993d547a96c2ea002ff52e6b0971"> 6341</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_SHIFT                        1</span></div><div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga181a8e8fd0f780d45f1bff7c76836fe5"> 6342</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_MASK                          0x4u</span></div><div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65bf907ff7aaa0afeb5a3c34ff3a4b2c"> 6343</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_SHIFT                         2</span></div><div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3ac02e42b689641339aadf50ba868492"> 6344</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_MASK                          0x8u</span></div><div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga249d6d4f12178dac9cb19afecf1b165c"> 6345</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_SHIFT                         3</span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga646831f578232754b613c506d70eb282"> 6346</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_MASK                        0x10u</span></div><div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaccb0ebb3f9bca9de659c4935cd895b06"> 6347</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_SHIFT                       4</span></div><div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa2cb31ebff38bb70191a8852eb0216aa"> 6348</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_MASK                         0x20u</span></div><div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga586c552161616eeaf685b689dde5543a"> 6349</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_SHIFT                        5</span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga74dd6677d7d42454ae44951e847f13bc"> 6350</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_MASK                        0x40u</span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65e55db1b4ca8940fee39d77256fbcaf"> 6351</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_SHIFT                       6</span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0b4f935e44fda4076d7c8964c9d1e409"> 6352</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_MASK                         0x80u</span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa216636f49f8f34524a376362792be1c"> 6353</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_SHIFT                        7</span></div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div><div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4116bba67a2cf49c9623e62e3b499ee3"> 6355</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_MASK                          0x1u</span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga79ce3db2e0a8eaa687b01942adf36468"> 6356</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_SHIFT                         0</span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga83b62a5246fdb7f0aaaffb92074c9e0f"> 6357</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_MASK                          0x2u</span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2795a7498ce3e3d09703c4cec6378531"> 6358</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_SHIFT                         1</span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadfaa4f856facd373c0441b6e89bd87ba"> 6359</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_MASK                          0x4u</span></div><div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7b2eb195cce2f086cd1b0c136eced375"> 6360</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_SHIFT                         2</span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac8102fb901477551dcc8505b3afb5272"> 6361</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_MASK                          0x8u</span></div><div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga34422d4914b457201229c9e14c74ced6"> 6362</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_SHIFT                         3</span></div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac1b555f14295616d01152013fe7704b9"> 6363</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_MASK                        0x10u</span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf3efb8b468c18b3060dfc91b94256f82"> 6364</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_SHIFT                       4</span></div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab62f7e1b8548b5bbe5686f31c4beae61"> 6365</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_MASK                        0x20u</span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga346046d0c13d06cc9c382967d1efc56e"> 6366</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_SHIFT                       5</span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8a78686c3c82eeb352b85f0699361558"> 6367</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_MASK                          0x40u</span></div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga400fc3dbecf13c75447bbc006c49bdbc"> 6368</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_SHIFT                         6</span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa7d30e83d1a7d0a544393186508a667e"> 6369</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_MASK                        0x80u</span></div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c58dab9e10b6e9c41ecf6999b56ea0c"> 6370</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_SHIFT                       7</span></div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div><div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa16c5c48ff5ecf080e485880145828c0"> 6372</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_MASK                         0x1u</span></div><div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0eb8d9ed83a7cb0ed2edc0d3906ac5f1"> 6373</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_SHIFT                        0</span></div><div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga537e0b2cc3f4eb0056498ff63641bc3b"> 6374</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_MASK                       0x2u</span></div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga192cec151a02a4a29e46b3c061127434"> 6375</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_SHIFT                      1</span></div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab2b333a78ce968eece87bcecd87a8673"> 6376</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_MASK                       0x4u</span></div><div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6b19eb1eefbef73859cc6eec77d863e4"> 6377</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_SHIFT                      2</span></div><div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac04113c9c307f88a4e51db472d274eee"> 6378</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_MASK                       0x8u</span></div><div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9a972894e69ee588eab48c8436be9fde"> 6379</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_SHIFT                      3</span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga80b6af8d528290157cd93b8e33402e9e"> 6380</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_MASK                       0x10u</span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9e9f9f846534bbefdb7c7b88a66d29fc"> 6381</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_SHIFT                      4</span></div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga17b9dd16869c5185f2be9c1394fcede5"> 6382</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_MASK                     0x40u</span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab5a85582d800238efb298c45e578a83e"> 6383</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_SHIFT                    6</span></div><div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga874d96e3755d584279e6f058522c2c4a"> 6384</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_MASK                      0x80u</span></div><div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga42b99a34daa824eb7a8c8dd635ee4a4f"> 6385</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_SHIFT                     7</span></div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadf1ad2301848b5812b84658d02cc2006"> 6387</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_MASK                        0x1u</span></div><div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad14f9faaee56b818a04794694960fa6a"> 6388</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_SHIFT                       0</span></div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf165d0ae5fd464a2ec367e29d1dedcb2"> 6389</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_MASK                        0x2u</span></div><div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac08e14a1c915cfa377176fc6d491e38d"> 6390</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_SHIFT                       1</span></div><div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1e485aea10f0176919ae060d0ee1d709"> 6391</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_MASK                        0x4u</span></div><div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae70ab8b995df889314915948d51ae783"> 6392</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_SHIFT                       2</span></div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga85999d87eca30c526580b0d060f2aff5"> 6393</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_MASK                        0x8u</span></div><div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3e65d9370ba1e2d05042db7ed72e599b"> 6394</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_SHIFT                       3</span></div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c9c90706e66f4bfa8fb53dd0407e579"> 6395</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_MASK                       0x10u</span></div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga99b840aeb5c25012354a1cd40ec35de7"> 6396</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_SHIFT                      4</span></div><div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae9909f5ed584e6647deec86775f025e7"> 6397</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_MASK                       0x20u</span></div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafd8df440afc872879f09780112122e6a"> 6398</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_SHIFT                      5</span></div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaec915ed2882cf21feb385399e44b5a9b"> 6399</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_MASK                          0x40u</span></div><div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga98e310521d3edf56770be85701a65142"> 6400</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_SHIFT                         6</span></div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae17bda6e18ad786d2cedf0105976d9dc"> 6401</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_MASK                          0x80u</span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab1799b4eb595a66cc5995e206e001f78"> 6402</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_SHIFT                         7</span></div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94aee6b9157bc7a9c420df0d32e9a74f"> 6404</a></span>&#160;<span class="preprocessor">#define UART_D_R0T0_MASK                         0x1u</span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga02f3575616f87fb4ad3ebecd34e9e5e8"> 6405</a></span>&#160;<span class="preprocessor">#define UART_D_R0T0_SHIFT                        0</span></div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8be227e8f3e1d85a53471e62843fb090"> 6406</a></span>&#160;<span class="preprocessor">#define UART_D_R1T1_MASK                         0x2u</span></div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae42dca2e1f080e29047b80767b1ad134"> 6407</a></span>&#160;<span class="preprocessor">#define UART_D_R1T1_SHIFT                        1</span></div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga91fe538212e8ddaa83619d0663361156"> 6408</a></span>&#160;<span class="preprocessor">#define UART_D_R2T2_MASK                         0x4u</span></div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2bc644d6343a678027c481a7276f0365"> 6409</a></span>&#160;<span class="preprocessor">#define UART_D_R2T2_SHIFT                        2</span></div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf206d6756322fbbc680f6fbf8adb32ad"> 6410</a></span>&#160;<span class="preprocessor">#define UART_D_R3T3_MASK                         0x8u</span></div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga79c4f0e85437abe944090bec2787e002"> 6411</a></span>&#160;<span class="preprocessor">#define UART_D_R3T3_SHIFT                        3</span></div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaccf079a149681c0c44ad35273a0a379e"> 6412</a></span>&#160;<span class="preprocessor">#define UART_D_R4T4_MASK                         0x10u</span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga72a1cfecb08c81730413daeb891473bb"> 6413</a></span>&#160;<span class="preprocessor">#define UART_D_R4T4_SHIFT                        4</span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac364217c4f177099d2de9cb34bbbb46e"> 6414</a></span>&#160;<span class="preprocessor">#define UART_D_R5T5_MASK                         0x20u</span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae69f7102190028c0404e6ace547ae211"> 6415</a></span>&#160;<span class="preprocessor">#define UART_D_R5T5_SHIFT                        5</span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga866bfef731e0bc24a2afd8d8131ba93a"> 6416</a></span>&#160;<span class="preprocessor">#define UART_D_R6T6_MASK                         0x40u</span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2437f29b3af453c9abac355cc0f83f17"> 6417</a></span>&#160;<span class="preprocessor">#define UART_D_R6T6_SHIFT                        6</span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1f6a350925baddf74b5d3398c52b648f"> 6418</a></span>&#160;<span class="preprocessor">#define UART_D_R7T7_MASK                         0x80u</span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad2b538e10e336537f0adf3c63317bc69"> 6419</a></span>&#160;<span class="preprocessor">#define UART_D_R7T7_SHIFT                        7</span></div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga51946763b696d9d65cc421b08995923a"> 6421</a></span>&#160;<span class="preprocessor">#define UART_C4_RDMAS_MASK                       0x20u</span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4c44b0d9f3315d9fad52f1c2b9e2d347"> 6422</a></span>&#160;<span class="preprocessor">#define UART_C4_RDMAS_SHIFT                      5</span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaddd38f2fce38e0a363744ab50071c471"> 6423</a></span>&#160;<span class="preprocessor">#define UART_C4_TDMAS_MASK                       0x80u</span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga60d9c5b3d3d01f52b013c8d22363ff24"> 6424</a></span>&#160;<span class="preprocessor">#define UART_C4_TDMAS_SHIFT                      7</span></div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160; <span class="comment">/* end of group UART_Register_Masks */</span></div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;</div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;</div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="comment">/* UART - Peripheral instance base addresses */</span></div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c"> 6433</a></span>&#160;<span class="preprocessor">#define UART1_BASE_PTR                           ((UART_MemMapPtr)0x4006B000u)</span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;</div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37"> 6435</a></span>&#160;<span class="preprocessor">#define UART2_BASE_PTR                           ((UART_MemMapPtr)0x4006C000u)</span></div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;</div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#ga7b34a38b9492a1e1007b2f66383aef17"> 6437</a></span>&#160;<span class="preprocessor">#define UART_BASE_PTRS                           { UART1_BASE_PTR, UART2_BASE_PTR }</span></div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;</div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;</div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="comment">/* UART - Register instance definitions */</span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="comment">/* UART1 */</span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf95dfcbfc36021f99e8798340dcc61aa"> 6451</a></span>&#160;<span class="preprocessor">#define UART1_BDH                                UART_BDH_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae8924d1fd89b33ae7d25b0727dab5c47"> 6452</a></span>&#160;<span class="preprocessor">#define UART1_BDL                                UART_BDL_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaabfc6382968ea7dd6bb14f7098f28fd9"> 6453</a></span>&#160;<span class="preprocessor">#define UART1_C1                                 UART_C1_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga96a7e807f7a30d603f1a5e680ed2dba3"> 6454</a></span>&#160;<span class="preprocessor">#define UART1_C2                                 UART_C2_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae890a65a8aad54887a4d9a23096319bf"> 6455</a></span>&#160;<span class="preprocessor">#define UART1_S1                                 UART_S1_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8a58c6b3cb400b875722a32bc5f15388"> 6456</a></span>&#160;<span class="preprocessor">#define UART1_S2                                 UART_S2_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga122a5c5271b92663c9a7e922ad8c43c7"> 6457</a></span>&#160;<span class="preprocessor">#define UART1_C3                                 UART_C3_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf408be28f737716d8e617f2b5c26e6c3"> 6458</a></span>&#160;<span class="preprocessor">#define UART1_D                                  UART_D_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gafdc8d2e84868bd7a68c4d2cf82bb4048"> 6459</a></span>&#160;<span class="preprocessor">#define UART1_C4                                 UART_C4_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="comment">/* UART2 */</span></div><div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab6c00e22f1f8faa36d637551b11a82e4"> 6461</a></span>&#160;<span class="preprocessor">#define UART2_BDH                                UART_BDH_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gac8a6a21b73e6a1d4c1824af29a15aab8"> 6462</a></span>&#160;<span class="preprocessor">#define UART2_BDL                                UART_BDL_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab3c1f144374690a8931e07f23e8a9a47"> 6463</a></span>&#160;<span class="preprocessor">#define UART2_C1                                 UART_C1_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga099a231ebee7a26f12764a9fdc9f0e2c"> 6464</a></span>&#160;<span class="preprocessor">#define UART2_C2                                 UART_C2_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gad72d529c07a52334fce106564ba9aa54"> 6465</a></span>&#160;<span class="preprocessor">#define UART2_S1                                 UART_S1_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7d4831e8d28f59a12390b6e915c466d8"> 6466</a></span>&#160;<span class="preprocessor">#define UART2_S2                                 UART_S2_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabf40e8391c305a9cfbd4a00ba732c5c8"> 6467</a></span>&#160;<span class="preprocessor">#define UART2_C3                                 UART_C3_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga92cfdefa4bbd5e6aceaad280e911b76b"> 6468</a></span>&#160;<span class="preprocessor">#define UART2_D                                  UART_D_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae087e956683e43bc1a108d3a71bd2c5c"> 6469</a></span>&#160;<span class="preprocessor">#define UART2_C4                                 UART_C4_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;</div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160; <span class="comment">/* end of group UART_Peripheral */</span></div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;</div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;</div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="comment">   -- UART0</span></div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;</div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html"> 6491</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_u_a_r_t0___mem_map.html">UART0_MemMap</a> {</div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#a98dc87068e86db23707f3f5d6192108c"> 6492</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#a98dc87068e86db23707f3f5d6192108c">BDH</a>;                                     </div><div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#ae31ec5a78a5d91e855af347b60fee8b8"> 6493</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#ae31ec5a78a5d91e855af347b60fee8b8">BDL</a>;                                     </div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f"> 6494</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">C1</a>;                                      </div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5"> 6495</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">C2</a>;                                      </div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#a61370495fe05fc15ca074ec7a5c2d99f"> 6496</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#a61370495fe05fc15ca074ec7a5c2d99f">S1</a>;                                      </div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#a7ff71460633a0ef4ba8d6a700d49b993"> 6497</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#a7ff71460633a0ef4ba8d6a700d49b993">S2</a>;                                      </div><div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#a328e95cb4deb2dd724cb8b26a5ab381b"> 6498</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#a328e95cb4deb2dd724cb8b26a5ab381b">C3</a>;                                      </div><div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#a42ede28e876dcdb2ce2ddd730de0401e"> 6499</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#a42ede28e876dcdb2ce2ddd730de0401e">D</a>;                                       </div><div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#a27a49a6c655e704d26523617e326b4b2"> 6500</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#a27a49a6c655e704d26523617e326b4b2">MA1</a>;                                     </div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#adaf9bf1effbeb96d126fe9cf1bd0adb7"> 6501</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#adaf9bf1effbeb96d126fe9cf1bd0adb7">MA2</a>;                                     </div><div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#a9ecb3242c606bc219190b4cb4f64600f"> 6502</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#a9ecb3242c606bc219190b4cb4f64600f">C4</a>;                                      </div><div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#ac0242981a4c4bd9ccd00b67970943978"> 6503</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#ac0242981a4c4bd9ccd00b67970943978">C5</a>;                                      </div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___u_a_r_t0___peripheral.html#gae795171499e041fb9b8f6ad5b97f896b">UART0_MemMapPtr</a>;</div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;</div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="comment">   -- UART0 - Register accessor macros</span></div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;</div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="comment">/* UART0 - Register accessors */</span></div><div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga92a738cb5fe10aaf02d85fb5c5b6a936"> 6517</a></span>&#160;<span class="preprocessor">#define UART0_BDH_REG(base)                      ((base)-&gt;BDH)</span></div><div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#gab76185bb7da61762628de2ad9b344da0"> 6518</a></span>&#160;<span class="preprocessor">#define UART0_BDL_REG(base)                      ((base)-&gt;BDL)</span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#gae73e3f20d2d62db8a394ae91114f482d"> 6519</a></span>&#160;<span class="preprocessor">#define UART0_C1_REG(base)                       ((base)-&gt;C1)</span></div><div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga040e10b824110fe8f17ea29b980de16c"> 6520</a></span>&#160;<span class="preprocessor">#define UART0_C2_REG(base)                       ((base)-&gt;C2)</span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#gacc27239085f84d5e5e4522405f885258"> 6521</a></span>&#160;<span class="preprocessor">#define UART0_S1_REG(base)                       ((base)-&gt;S1)</span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga60ac479ecfdaf9c926820c8d9fa304a3"> 6522</a></span>&#160;<span class="preprocessor">#define UART0_S2_REG(base)                       ((base)-&gt;S2)</span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga35fad3cd1f0ba155d9633ee934e8558b"> 6523</a></span>&#160;<span class="preprocessor">#define UART0_C3_REG(base)                       ((base)-&gt;C3)</span></div><div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga1ee897419a523f18221caa3abe1b3159"> 6524</a></span>&#160;<span class="preprocessor">#define UART0_D_REG(base)                        ((base)-&gt;D)</span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga7eaf50c73e903f89f97370dd87c507a5"> 6525</a></span>&#160;<span class="preprocessor">#define UART0_MA1_REG(base)                      ((base)-&gt;MA1)</span></div><div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga94d24feeb28228679ff183703948cd1c"> 6526</a></span>&#160;<span class="preprocessor">#define UART0_MA2_REG(base)                      ((base)-&gt;MA2)</span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga3f4e82f4aa7ddbd86f04a6acff85b938"> 6527</a></span>&#160;<span class="preprocessor">#define UART0_C4_REG(base)                       ((base)-&gt;C4)</span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga6ada2400c47eb55801b267941220c48a"> 6528</a></span>&#160;<span class="preprocessor">#define UART0_C5_REG(base)                       ((base)-&gt;C5)</span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160; <span class="comment">/* end of group UART0_Register_Accessor_Macros */</span></div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;</div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;</div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="comment">   -- UART0 Register Masks</span></div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;</div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div><div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga594b77e6abc9054650d85c9d7e2c4cfa"> 6545</a></span>&#160;<span class="preprocessor">#define UART0_BDH_SBR_MASK                       0x1Fu</span></div><div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga5262e2ab11a18782a8cceb9a63affe27"> 6546</a></span>&#160;<span class="preprocessor">#define UART0_BDH_SBR_SHIFT                      0</span></div><div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaaab64986eac86f67040cce306b41e610"> 6547</a></span>&#160;<span class="preprocessor">#define UART0_BDH_SBR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDH_SBR_SHIFT))&amp;UART0_BDH_SBR_MASK)</span></div><div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaed905f161d823efa3beca3e0e93d39ff"> 6548</a></span>&#160;<span class="preprocessor">#define UART0_BDH_SBNS_MASK                      0x20u</span></div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gad8909b0c50ce1d7436a2bdb2d99cce1a"> 6549</a></span>&#160;<span class="preprocessor">#define UART0_BDH_SBNS_SHIFT                     5</span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga345980eca350a190e8fc3e39109a0eea"> 6550</a></span>&#160;<span class="preprocessor">#define UART0_BDH_RXEDGIE_MASK                   0x40u</span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gad8f5143553887979638377da46673dfc"> 6551</a></span>&#160;<span class="preprocessor">#define UART0_BDH_RXEDGIE_SHIFT                  6</span></div><div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga84132309b565d272671dde5d912a1611"> 6552</a></span>&#160;<span class="preprocessor">#define UART0_BDH_LBKDIE_MASK                    0x80u</span></div><div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gae43cfa2facfc6b00c2a7b75ed410f407"> 6553</a></span>&#160;<span class="preprocessor">#define UART0_BDH_LBKDIE_SHIFT                   7</span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div><div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga63fd23d0429a94909f330f711cccd226"> 6555</a></span>&#160;<span class="preprocessor">#define UART0_BDL_SBR_MASK                       0xFFu</span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gab076db54da38acfc6ba27dfa8431a8b2"> 6556</a></span>&#160;<span class="preprocessor">#define UART0_BDL_SBR_SHIFT                      0</span></div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga3ab33671ed0cd6f39fe5b6fb2b7a7380"> 6557</a></span>&#160;<span class="preprocessor">#define UART0_BDL_SBR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDL_SBR_SHIFT))&amp;UART0_BDL_SBR_MASK)</span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaba11d4d0be5a31499a920b0d6904006d"> 6559</a></span>&#160;<span class="preprocessor">#define UART0_C1_PT_MASK                         0x1u</span></div><div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga0e72f6045ea89531d37017231952256b"> 6560</a></span>&#160;<span class="preprocessor">#define UART0_C1_PT_SHIFT                        0</span></div><div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga7f5131b82519abb6471ec8054dc8ccef"> 6561</a></span>&#160;<span class="preprocessor">#define UART0_C1_PE_MASK                         0x2u</span></div><div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gad8d18bd21ce855fe14fff0d932059faf"> 6562</a></span>&#160;<span class="preprocessor">#define UART0_C1_PE_SHIFT                        1</span></div><div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga863c39adcb21a4547a5b9fcf85c06767"> 6563</a></span>&#160;<span class="preprocessor">#define UART0_C1_ILT_MASK                        0x4u</span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaa387ac068b517ea550833cc7353e25fe"> 6564</a></span>&#160;<span class="preprocessor">#define UART0_C1_ILT_SHIFT                       2</span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga1c197c081ab6caac9a511196ca179a12"> 6565</a></span>&#160;<span class="preprocessor">#define UART0_C1_WAKE_MASK                       0x8u</span></div><div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gab94505f50416420f95a9b016940fb956"> 6566</a></span>&#160;<span class="preprocessor">#define UART0_C1_WAKE_SHIFT                      3</span></div><div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gabdd6ccef43f8d2a143ed2cbd16b94cf1"> 6567</a></span>&#160;<span class="preprocessor">#define UART0_C1_M_MASK                          0x10u</span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga8d31680c97fb0821a0613ea8edc4982e"> 6568</a></span>&#160;<span class="preprocessor">#define UART0_C1_M_SHIFT                         4</span></div><div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga746b65fa3c8e5bb60aa81f98984ea2a3"> 6569</a></span>&#160;<span class="preprocessor">#define UART0_C1_RSRC_MASK                       0x20u</span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga6c6190c9625b3cae766cb5e83ec51ee9"> 6570</a></span>&#160;<span class="preprocessor">#define UART0_C1_RSRC_SHIFT                      5</span></div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga96d43575fd3133661535f83017c89298"> 6571</a></span>&#160;<span class="preprocessor">#define UART0_C1_DOZEEN_MASK                     0x40u</span></div><div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga5d6e4f4ab4b49ca54f600ff72198acbb"> 6572</a></span>&#160;<span class="preprocessor">#define UART0_C1_DOZEEN_SHIFT                    6</span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga652e29ee005896dc658da4a9f4b45648"> 6573</a></span>&#160;<span class="preprocessor">#define UART0_C1_LOOPS_MASK                      0x80u</span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga314b9a28f9ddde7c21b9c62b8bbab5a4"> 6574</a></span>&#160;<span class="preprocessor">#define UART0_C1_LOOPS_SHIFT                     7</span></div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga13e4f48ae7752289f4d05530569f86a2"> 6576</a></span>&#160;<span class="preprocessor">#define UART0_C2_SBK_MASK                        0x1u</span></div><div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaa10ba8ef529e39693f0e8101fdec07fc"> 6577</a></span>&#160;<span class="preprocessor">#define UART0_C2_SBK_SHIFT                       0</span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gae7b3477741c9fb0783930456da17ac03"> 6578</a></span>&#160;<span class="preprocessor">#define UART0_C2_RWU_MASK                        0x2u</span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga2b35477c4d08786d549ff1908f1571e7"> 6579</a></span>&#160;<span class="preprocessor">#define UART0_C2_RWU_SHIFT                       1</span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gac49427a605bbd952edc2790821b19161"> 6580</a></span>&#160;<span class="preprocessor">#define UART0_C2_RE_MASK                         0x4u</span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga9b0dc4fdd0de7040c2aa8746f9b0465e"> 6581</a></span>&#160;<span class="preprocessor">#define UART0_C2_RE_SHIFT                        2</span></div><div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga78c914234e9656aaa12582b408a31e64"> 6582</a></span>&#160;<span class="preprocessor">#define UART0_C2_TE_MASK                         0x8u</span></div><div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gadde2643c4aa03640ab1cf95ba8e07176"> 6583</a></span>&#160;<span class="preprocessor">#define UART0_C2_TE_SHIFT                        3</span></div><div class="line"><a name="l06584"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga10be4cac887b9aa3c11bbfef25808578"> 6584</a></span>&#160;<span class="preprocessor">#define UART0_C2_ILIE_MASK                       0x10u</span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga4ab02fff3512ff6b92e5aecd62049c39"> 6585</a></span>&#160;<span class="preprocessor">#define UART0_C2_ILIE_SHIFT                      4</span></div><div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga9e2ddb43bcd4b9554e0c7a6fa0402efb"> 6586</a></span>&#160;<span class="preprocessor">#define UART0_C2_RIE_MASK                        0x20u</span></div><div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gac718305b3ddae3fe258e2735f8a074bf"> 6587</a></span>&#160;<span class="preprocessor">#define UART0_C2_RIE_SHIFT                       5</span></div><div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga8d9362d72300e5dcee78580a773b60c9"> 6588</a></span>&#160;<span class="preprocessor">#define UART0_C2_TCIE_MASK                       0x40u</span></div><div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga019da6a7871d38f10460ea7ff32b54cc"> 6589</a></span>&#160;<span class="preprocessor">#define UART0_C2_TCIE_SHIFT                      6</span></div><div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga57c06364890b354bb04a5f968fc95c42"> 6590</a></span>&#160;<span class="preprocessor">#define UART0_C2_TIE_MASK                        0x80u</span></div><div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga3d54c6b6f2942f117b23a3dd9b53ec2e"> 6591</a></span>&#160;<span class="preprocessor">#define UART0_C2_TIE_SHIFT                       7</span></div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div><div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaec8a65a2e60f3455e64b085accacb3ef"> 6593</a></span>&#160;<span class="preprocessor">#define UART0_S1_PF_MASK                         0x1u</span></div><div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga28bf9a70a8a7b24b889512625d6df39d"> 6594</a></span>&#160;<span class="preprocessor">#define UART0_S1_PF_SHIFT                        0</span></div><div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga1c5be37bf4810fa33dc4a55ff08bb330"> 6595</a></span>&#160;<span class="preprocessor">#define UART0_S1_FE_MASK                         0x2u</span></div><div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga7875ba67c717eabba8e99c077b3ed956"> 6596</a></span>&#160;<span class="preprocessor">#define UART0_S1_FE_SHIFT                        1</span></div><div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga8d428cf6cbd42d46556eb94a1ba90c96"> 6597</a></span>&#160;<span class="preprocessor">#define UART0_S1_NF_MASK                         0x4u</span></div><div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga345c1c8f761fe45de1be741a581f298b"> 6598</a></span>&#160;<span class="preprocessor">#define UART0_S1_NF_SHIFT                        2</span></div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gafe263b65f56ebb135d82f6f380d92503"> 6599</a></span>&#160;<span class="preprocessor">#define UART0_S1_OR_MASK                         0x8u</span></div><div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga30b721ac10d936a50f083dd8edf63793"> 6600</a></span>&#160;<span class="preprocessor">#define UART0_S1_OR_SHIFT                        3</span></div><div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gab6f26cdc2089161970bbd6d77daf345b"> 6601</a></span>&#160;<span class="preprocessor">#define UART0_S1_IDLE_MASK                       0x10u</span></div><div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gac68bfcf79c38331eb53678c7578e5937"> 6602</a></span>&#160;<span class="preprocessor">#define UART0_S1_IDLE_SHIFT                      4</span></div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gabfc8c446e35e26275bc966d2a9c50115"> 6603</a></span>&#160;<span class="preprocessor">#define UART0_S1_RDRF_MASK                       0x20u</span></div><div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga64f8830cd7e5c3c69d91f4747137f323"> 6604</a></span>&#160;<span class="preprocessor">#define UART0_S1_RDRF_SHIFT                      5</span></div><div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga0d63e21fc62457b6a441c82d0ed21980"> 6605</a></span>&#160;<span class="preprocessor">#define UART0_S1_TC_MASK                         0x40u</span></div><div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga00448db2843a19047ebd7ae86f2cb1fd"> 6606</a></span>&#160;<span class="preprocessor">#define UART0_S1_TC_SHIFT                        6</span></div><div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga54aac82fa657a6a49064908004abc80d"> 6607</a></span>&#160;<span class="preprocessor">#define UART0_S1_TDRE_MASK                       0x80u</span></div><div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaf1ba1833eeb3d207610024627260a23a"> 6608</a></span>&#160;<span class="preprocessor">#define UART0_S1_TDRE_SHIFT                      7</span></div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div><div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gad94f9eb4b442dddbafa335f05b46fb12"> 6610</a></span>&#160;<span class="preprocessor">#define UART0_S2_RAF_MASK                        0x1u</span></div><div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga8e9f146d124df7852ee019088189a84a"> 6611</a></span>&#160;<span class="preprocessor">#define UART0_S2_RAF_SHIFT                       0</span></div><div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga3347bd085733dc5c1d7ed86259528d60"> 6612</a></span>&#160;<span class="preprocessor">#define UART0_S2_LBKDE_MASK                      0x2u</span></div><div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga79be5f31bb69a54c78a60ae8859caa90"> 6613</a></span>&#160;<span class="preprocessor">#define UART0_S2_LBKDE_SHIFT                     1</span></div><div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaeda16004cc22274e11f447311ec15362"> 6614</a></span>&#160;<span class="preprocessor">#define UART0_S2_BRK13_MASK                      0x4u</span></div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga655fdc462508918f7874cb9078e0336b"> 6615</a></span>&#160;<span class="preprocessor">#define UART0_S2_BRK13_SHIFT                     2</span></div><div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga56d14f088c8bf415092b13fc8a7ff8eb"> 6616</a></span>&#160;<span class="preprocessor">#define UART0_S2_RWUID_MASK                      0x8u</span></div><div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga087e7d36d10ab05400ef6a3acbe6f83a"> 6617</a></span>&#160;<span class="preprocessor">#define UART0_S2_RWUID_SHIFT                     3</span></div><div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga81c81000cf5906711578a36178776ae9"> 6618</a></span>&#160;<span class="preprocessor">#define UART0_S2_RXINV_MASK                      0x10u</span></div><div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga7c2ed6447fb3c4daa5ed8fd4b29cffca"> 6619</a></span>&#160;<span class="preprocessor">#define UART0_S2_RXINV_SHIFT                     4</span></div><div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga3d18e7a9445af9999a425598ae57dd1a"> 6620</a></span>&#160;<span class="preprocessor">#define UART0_S2_MSBF_MASK                       0x20u</span></div><div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gae193269e5cdcca203195efc7bd5a7e13"> 6621</a></span>&#160;<span class="preprocessor">#define UART0_S2_MSBF_SHIFT                      5</span></div><div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaa8912e7668721bb52173cf2d57d9a2df"> 6622</a></span>&#160;<span class="preprocessor">#define UART0_S2_RXEDGIF_MASK                    0x40u</span></div><div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga0e308d65c84418d41a1e1e7e08d2f49a"> 6623</a></span>&#160;<span class="preprocessor">#define UART0_S2_RXEDGIF_SHIFT                   6</span></div><div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gac15518365f64c684798c3480deaf83f0"> 6624</a></span>&#160;<span class="preprocessor">#define UART0_S2_LBKDIF_MASK                     0x80u</span></div><div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gabeff0aee55751aab92571d26a934a04a"> 6625</a></span>&#160;<span class="preprocessor">#define UART0_S2_LBKDIF_SHIFT                    7</span></div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga756c38b1457b21e8bc4c364f890b7390"> 6627</a></span>&#160;<span class="preprocessor">#define UART0_C3_PEIE_MASK                       0x1u</span></div><div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gafce96820de4fce25539d9bc3f0bee376"> 6628</a></span>&#160;<span class="preprocessor">#define UART0_C3_PEIE_SHIFT                      0</span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaa01da5d1e8dc6f89dc58c0104beba4b2"> 6629</a></span>&#160;<span class="preprocessor">#define UART0_C3_FEIE_MASK                       0x2u</span></div><div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaafe99b12e9534395e8c36a86dd3d2e98"> 6630</a></span>&#160;<span class="preprocessor">#define UART0_C3_FEIE_SHIFT                      1</span></div><div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga44fe8fd48c0fac9eda6b76bba6174f45"> 6631</a></span>&#160;<span class="preprocessor">#define UART0_C3_NEIE_MASK                       0x4u</span></div><div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga60c064efad2eef2bc2ebebe2c0ffd1b9"> 6632</a></span>&#160;<span class="preprocessor">#define UART0_C3_NEIE_SHIFT                      2</span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga728e7b520b1f4122c701a1fec02dce60"> 6633</a></span>&#160;<span class="preprocessor">#define UART0_C3_ORIE_MASK                       0x8u</span></div><div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga01878e41bfd1652bb4c6e4a27a11dd68"> 6634</a></span>&#160;<span class="preprocessor">#define UART0_C3_ORIE_SHIFT                      3</span></div><div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaead58bbfecceef15fc563180b19dea48"> 6635</a></span>&#160;<span class="preprocessor">#define UART0_C3_TXINV_MASK                      0x10u</span></div><div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga7866d64fd9c0f5acb07399d3d575902f"> 6636</a></span>&#160;<span class="preprocessor">#define UART0_C3_TXINV_SHIFT                     4</span></div><div class="line"><a name="l06637"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gae1d9928e86dff5aff4ba866ce4c26476"> 6637</a></span>&#160;<span class="preprocessor">#define UART0_C3_TXDIR_MASK                      0x20u</span></div><div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga8fd1bcbe36bf2b15e1f5bcd945271fd5"> 6638</a></span>&#160;<span class="preprocessor">#define UART0_C3_TXDIR_SHIFT                     5</span></div><div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gafa2d2629bdfbedfd82f87d7abe60ef25"> 6639</a></span>&#160;<span class="preprocessor">#define UART0_C3_R9T8_MASK                       0x40u</span></div><div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gac12f14417be540ea9b0a593ff16ab0cc"> 6640</a></span>&#160;<span class="preprocessor">#define UART0_C3_R9T8_SHIFT                      6</span></div><div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga97ddd31ea21c76d2e25425f34a5ceeae"> 6641</a></span>&#160;<span class="preprocessor">#define UART0_C3_R8T9_MASK                       0x80u</span></div><div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga18a7c7bb418d9b5cf9149d7feb365da3"> 6642</a></span>&#160;<span class="preprocessor">#define UART0_C3_R8T9_SHIFT                      7</span></div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gafb52d25fd02d9e7f20c4e2c15b1b4582"> 6644</a></span>&#160;<span class="preprocessor">#define UART0_D_R0T0_MASK                        0x1u</span></div><div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gad74330f7b3c879005943f6bfb6641578"> 6645</a></span>&#160;<span class="preprocessor">#define UART0_D_R0T0_SHIFT                       0</span></div><div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga814724f492eb31ac3d56cf7b4c639cdf"> 6646</a></span>&#160;<span class="preprocessor">#define UART0_D_R1T1_MASK                        0x2u</span></div><div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga1032022de13132a13b5e09a30839b493"> 6647</a></span>&#160;<span class="preprocessor">#define UART0_D_R1T1_SHIFT                       1</span></div><div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaa584f3ebf164a497e3008771d511fc7b"> 6648</a></span>&#160;<span class="preprocessor">#define UART0_D_R2T2_MASK                        0x4u</span></div><div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga8fbb4283aa79977ed0f576dfd3960f64"> 6649</a></span>&#160;<span class="preprocessor">#define UART0_D_R2T2_SHIFT                       2</span></div><div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gadfa2cd1862bf6eb53ee9ac5da895aafe"> 6650</a></span>&#160;<span class="preprocessor">#define UART0_D_R3T3_MASK                        0x8u</span></div><div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga8b40852e3caf9131f78ca2a2238c5a5d"> 6651</a></span>&#160;<span class="preprocessor">#define UART0_D_R3T3_SHIFT                       3</span></div><div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga9ef0e5c43310e85c56accdcac2193bd7"> 6652</a></span>&#160;<span class="preprocessor">#define UART0_D_R4T4_MASK                        0x10u</span></div><div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gae0e84ea8d517404064d82a8fac69e39a"> 6653</a></span>&#160;<span class="preprocessor">#define UART0_D_R4T4_SHIFT                       4</span></div><div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaaeccc9a4eea797b215e73defa6eb7fbb"> 6654</a></span>&#160;<span class="preprocessor">#define UART0_D_R5T5_MASK                        0x20u</span></div><div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gad5485d0f250bb194d8c7722f76666178"> 6655</a></span>&#160;<span class="preprocessor">#define UART0_D_R5T5_SHIFT                       5</span></div><div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gad555e177bcea7c90924e5a98be00380c"> 6656</a></span>&#160;<span class="preprocessor">#define UART0_D_R6T6_MASK                        0x40u</span></div><div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga1083033a9d6894a5c264dac4f7dc67ce"> 6657</a></span>&#160;<span class="preprocessor">#define UART0_D_R6T6_SHIFT                       6</span></div><div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gab3a6b86f1cf57c7559bd4200509a354b"> 6658</a></span>&#160;<span class="preprocessor">#define UART0_D_R7T7_MASK                        0x80u</span></div><div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gabe35832ee13e5e5b6ab53ad6f357bac2"> 6659</a></span>&#160;<span class="preprocessor">#define UART0_D_R7T7_SHIFT                       7</span></div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="comment">/* MA1 Bit Fields */</span></div><div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga9eedde4d09d80e7f305d5217aa6b894f"> 6661</a></span>&#160;<span class="preprocessor">#define UART0_MA1_MA_MASK                        0xFFu</span></div><div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga97f0146ebe2278bfbb80f350bcb8f238"> 6662</a></span>&#160;<span class="preprocessor">#define UART0_MA1_MA_SHIFT                       0</span></div><div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gad868c0319c33d444b3aac8c88f4132d3"> 6663</a></span>&#160;<span class="preprocessor">#define UART0_MA1_MA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_MA1_MA_SHIFT))&amp;UART0_MA1_MA_MASK)</span></div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="comment">/* MA2 Bit Fields */</span></div><div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga92464fbb6ee7662411228e760fab58d3"> 6665</a></span>&#160;<span class="preprocessor">#define UART0_MA2_MA_MASK                        0xFFu</span></div><div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gab09c5cd573077ea52dd66656d8b4157d"> 6666</a></span>&#160;<span class="preprocessor">#define UART0_MA2_MA_SHIFT                       0</span></div><div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaa7fad2b5aec1b6016bbf92af7e66d08c"> 6667</a></span>&#160;<span class="preprocessor">#define UART0_MA2_MA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_MA2_MA_SHIFT))&amp;UART0_MA2_MA_MASK)</span></div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaf0fa80f61dd1507cc4e5383553ec1182"> 6669</a></span>&#160;<span class="preprocessor">#define UART0_C4_OSR_MASK                        0x1Fu</span></div><div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga4c95a628d79af511aa40f6dfca1bb7f5"> 6670</a></span>&#160;<span class="preprocessor">#define UART0_C4_OSR_SHIFT                       0</span></div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaa4a674d646973acd2cf8c42c70d854c2"> 6671</a></span>&#160;<span class="preprocessor">#define UART0_C4_OSR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C4_OSR_SHIFT))&amp;UART0_C4_OSR_MASK)</span></div><div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga778c67fb72d292b38f63c9381650b13f"> 6672</a></span>&#160;<span class="preprocessor">#define UART0_C4_M10_MASK                        0x20u</span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gab29f680fddde40016111f2aef73cc7b2"> 6673</a></span>&#160;<span class="preprocessor">#define UART0_C4_M10_SHIFT                       5</span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga969c6c22e07f6502ff99cbf303b87d23"> 6674</a></span>&#160;<span class="preprocessor">#define UART0_C4_MAEN2_MASK                      0x40u</span></div><div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaeebc760f3af31b66126f430423fc0131"> 6675</a></span>&#160;<span class="preprocessor">#define UART0_C4_MAEN2_SHIFT                     6</span></div><div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga68a92c3e845ce6ef575114d47d5d447c"> 6676</a></span>&#160;<span class="preprocessor">#define UART0_C4_MAEN1_MASK                      0x80u</span></div><div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga799c5f7dd350d4bd89d04167fa771396"> 6677</a></span>&#160;<span class="preprocessor">#define UART0_C4_MAEN1_SHIFT                     7</span></div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga6cbc7334e715b4d22547ae185dc63dda"> 6679</a></span>&#160;<span class="preprocessor">#define UART0_C5_RESYNCDIS_MASK                  0x1u</span></div><div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaf769ed12082fb9c441d47f5cdf1117e0"> 6680</a></span>&#160;<span class="preprocessor">#define UART0_C5_RESYNCDIS_SHIFT                 0</span></div><div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#gaa34159b3052095ce96fa50cc6183de77"> 6681</a></span>&#160;<span class="preprocessor">#define UART0_C5_BOTHEDGE_MASK                   0x2u</span></div><div class="line"><a name="l06682"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga7d1df71b9671df4f50ecb6c1e1518731"> 6682</a></span>&#160;<span class="preprocessor">#define UART0_C5_BOTHEDGE_SHIFT                  1</span></div><div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga75704957ea817d0ea4ef69975008dae1"> 6683</a></span>&#160;<span class="preprocessor">#define UART0_C5_RDMAE_MASK                      0x20u</span></div><div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga5074684d000e97fb534e7e1dc22ea172"> 6684</a></span>&#160;<span class="preprocessor">#define UART0_C5_RDMAE_SHIFT                     5</span></div><div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga02899afc667f46e4beecd75e31b0fa90"> 6685</a></span>&#160;<span class="preprocessor">#define UART0_C5_TDMAE_MASK                      0x80u</span></div><div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___masks.html#ga932dfb6ee4de4ff77a7a7d3154718286"> 6686</a></span>&#160;<span class="preprocessor">#define UART0_C5_TDMAE_SHIFT                     7</span></div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160; <span class="comment">/* end of group UART0_Register_Masks */</span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;</div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;</div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="comment">/* UART0 - Peripheral instance base addresses */</span></div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199"> 6695</a></span>&#160;<span class="preprocessor">#define UART0_BASE_PTR                           ((UART0_MemMapPtr)0x4006A000u)</span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;</div><div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___peripheral.html#ga9416d89d2bc04eb37311da5910f1c701"> 6697</a></span>&#160;<span class="preprocessor">#define UART0_BASE_PTRS                          { UART0_BASE_PTR }</span></div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;</div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="comment">   -- UART0 - Register accessor macros</span></div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;</div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;<span class="comment">/* UART0 - Register instance definitions */</span></div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="comment">/* UART0 */</span></div><div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga0f086bea96574c5a4b90ff7ce1a99256"> 6711</a></span>&#160;<span class="preprocessor">#define UART0_BDH                                UART0_BDH_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga12ffbaeca152984beb3cbd1edaf94ee2"> 6712</a></span>&#160;<span class="preprocessor">#define UART0_BDL                                UART0_BDL_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga74d107fda097e4ca0559efe5ab105cbf"> 6713</a></span>&#160;<span class="preprocessor">#define UART0_C1                                 UART0_C1_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#gaa96db8ca05ad8075993439b98fc41e04"> 6714</a></span>&#160;<span class="preprocessor">#define UART0_C2                                 UART0_C2_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga36c55a027dd65bed765a4620326c669b"> 6715</a></span>&#160;<span class="preprocessor">#define UART0_S1                                 UART0_S1_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga86da7584b44d3ee391fa4dd012bc0eeb"> 6716</a></span>&#160;<span class="preprocessor">#define UART0_S2                                 UART0_S2_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga3c9f4285d3471fb4833ff6cf1131b438"> 6717</a></span>&#160;<span class="preprocessor">#define UART0_C3                                 UART0_C3_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga2dea5280025ba01ef69f0fa6a6505cf1"> 6718</a></span>&#160;<span class="preprocessor">#define UART0_D                                  UART0_D_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga1ed5f65c9f9d7626053f21aa9f4a5b1f"> 6719</a></span>&#160;<span class="preprocessor">#define UART0_MA1                                UART0_MA1_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#gaa28e0bdbb01cd6891123e351772bcf41"> 6720</a></span>&#160;<span class="preprocessor">#define UART0_MA2                                UART0_MA2_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga872dbf2a778697ea6e01a2d8a8b08869"> 6721</a></span>&#160;<span class="preprocessor">#define UART0_C4                                 UART0_C4_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___register___accessor___macros.html#ga68f548f83ee16efb6cdd0cd5c37ebed3"> 6722</a></span>&#160;<span class="preprocessor">#define UART0_C5                                 UART0_C5_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160; <span class="comment">/* end of group UART0_Register_Accessor_Macros */</span></div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;</div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160; <span class="comment">/* end of group UART0_Peripheral */</span></div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;</div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;</div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="comment">   -- USB</span></div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;</div><div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html"> 6744</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_u_s_b___mem_map.html">USB_MemMap</a> {</div><div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#af90a61467080255b062e7a3ed7179e3a"> 6745</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#af90a61467080255b062e7a3ed7179e3a">PERID</a>;                                   </div><div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a6d02c9345b2d39c945c905d46077a0ec"> 6746</a></span>&#160;  uint8_t <a class="code" href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a>[3];</div><div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a694d344ab54e43fa5ce23e1aeae4069a"> 6747</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a694d344ab54e43fa5ce23e1aeae4069a">IDCOMP</a>;                                  </div><div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a8920d7bfe319ce3f5af958ad4c8f2cca"> 6748</a></span>&#160;  uint8_t RESERVED_1[3];</div><div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a95133aaa5ed5ba8a03154f5fe270b84a"> 6749</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a95133aaa5ed5ba8a03154f5fe270b84a">REV</a>;                                     </div><div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a76a9ec2331c09e8e213dfb169fbac870"> 6750</a></span>&#160;  uint8_t RESERVED_2[3];</div><div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#aa53fb603c9949324b88be8514f856671"> 6751</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#aa53fb603c9949324b88be8514f856671">ADDINFO</a>;                                 </div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a2a68f89086ca788e9123a2281decfe22"> 6752</a></span>&#160;  uint8_t RESERVED_3[3];</div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a418c1814b43ee98065383e8270708b5e"> 6753</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a418c1814b43ee98065383e8270708b5e">OTGISTAT</a>;                                </div><div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a22ca61cf43a11168ba32640820999621"> 6754</a></span>&#160;  uint8_t RESERVED_4[3];</div><div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a377a3bd77416462f581c6f00f7abc263"> 6755</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a377a3bd77416462f581c6f00f7abc263">OTGICR</a>;                                  </div><div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a9e87bdf948b19c8681f1f83ee5a8c000"> 6756</a></span>&#160;  uint8_t RESERVED_5[3];</div><div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a2100eaae4e423ee246bbbac4568423eb"> 6757</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a2100eaae4e423ee246bbbac4568423eb">OTGSTAT</a>;                                 </div><div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#ae0b71ab9559e72dc3679ec091756e67b"> 6758</a></span>&#160;  uint8_t RESERVED_6[3];</div><div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a568c7325541772f0455c8bc732e10a61"> 6759</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a568c7325541772f0455c8bc732e10a61">OTGCTL</a>;                                  </div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#aeb2dfc39c8b07c9be26576a181da1af4"> 6760</a></span>&#160;  uint8_t RESERVED_7[99];</div><div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a1f5db2936f79213669c994319c80201b"> 6761</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a1f5db2936f79213669c994319c80201b">ISTAT</a>;                                   </div><div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a5876421d4a610aa1ec8c55142a7d131f"> 6762</a></span>&#160;  uint8_t RESERVED_8[3];</div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#af6cfd1621bc7540fb4f1a7f73a98377f"> 6763</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#af6cfd1621bc7540fb4f1a7f73a98377f">INTEN</a>;                                   </div><div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#ae729f0fe5f746293938b5fe9cf4006fa"> 6764</a></span>&#160;  uint8_t RESERVED_9[3];</div><div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a6c5912b64c4f9c6ea6bc484cfa4aeb46"> 6765</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a6c5912b64c4f9c6ea6bc484cfa4aeb46">ERRSTAT</a>;                                 </div><div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a0db623c4034ae906a2590d0ad4b9dcc9"> 6766</a></span>&#160;  uint8_t RESERVED_10[3];</div><div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#aeb7e65b1b97a537240956a7f7b1a99bf"> 6767</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#aeb7e65b1b97a537240956a7f7b1a99bf">ERREN</a>;                                   </div><div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#ade5b57b27f61c17492288127d23b8586"> 6768</a></span>&#160;  uint8_t RESERVED_11[3];</div><div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a29552ccb0992dbc97b7cf8259c0c43fe"> 6769</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a29552ccb0992dbc97b7cf8259c0c43fe">STAT</a>;                                    </div><div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a8bcfbb17f5c9418441c1998b58fe61bf"> 6770</a></span>&#160;  uint8_t RESERVED_12[3];</div><div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#ad138b7e78dbe9f8cfa0992fbcf3a4fe6"> 6771</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#ad138b7e78dbe9f8cfa0992fbcf3a4fe6">CTL</a>;                                     </div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a92854cf727a032a192888fd92932deec"> 6772</a></span>&#160;  uint8_t RESERVED_13[3];</div><div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a0fd6ec93b02d527aefd5261b50b1996c"> 6773</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a0fd6ec93b02d527aefd5261b50b1996c">ADDR</a>;                                    </div><div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#acad0f574453da7955f80d4a5dbf4663e"> 6774</a></span>&#160;  uint8_t RESERVED_14[3];</div><div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a679d092c2b3e0582861947b4351e5354"> 6775</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a679d092c2b3e0582861947b4351e5354">BDTPAGE1</a>;                                </div><div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a115b799187006fc5de8eb06f8d42b9bb"> 6776</a></span>&#160;  uint8_t RESERVED_15[3];</div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a09975da0df19fff110854fe74d794536"> 6777</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a09975da0df19fff110854fe74d794536">FRMNUML</a>;                                 </div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a4b1433abf0bec8b6193215357e46a446"> 6778</a></span>&#160;  uint8_t RESERVED_16[3];</div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a7a6da4448f48d914ac3eb2fa20fd01dc"> 6779</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a7a6da4448f48d914ac3eb2fa20fd01dc">FRMNUMH</a>;                                 </div><div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a14ad2e574cba9d9c7e8cbaa4e5a078b6"> 6780</a></span>&#160;  uint8_t RESERVED_17[3];</div><div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#ab7110e88231d886d104697baee83f6f0"> 6781</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#ab7110e88231d886d104697baee83f6f0">TOKEN</a>;                                   </div><div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#ae5ed9af52b1a25b9ee9a4938a2b2ca3a"> 6782</a></span>&#160;  uint8_t RESERVED_18[3];</div><div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a3c57aac21bb5a6e35c3002cb847140b7"> 6783</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a3c57aac21bb5a6e35c3002cb847140b7">SOFTHLD</a>;                                 </div><div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#abda59b9594c175e7b2b7ba3b2298b599"> 6784</a></span>&#160;  uint8_t RESERVED_19[3];</div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a711a77940dfc60f1b1990ea745cb3429"> 6785</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a711a77940dfc60f1b1990ea745cb3429">BDTPAGE2</a>;                                </div><div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a263b76687b296e92811dda9e8051c708"> 6786</a></span>&#160;  uint8_t RESERVED_20[3];</div><div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#af12ff3314d98e240d839662ea10c7efb"> 6787</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#af12ff3314d98e240d839662ea10c7efb">BDTPAGE3</a>;                                </div><div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a4b77a54e00f92e751d8361dbfa0af382"> 6788</a></span>&#160;  uint8_t RESERVED_21[11];</div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC0, array step: 0x4 */</span></div><div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#af33d61de8943ea382606eeef78e16800"> 6790</a></span>&#160;    uint8_t <a class="code" href="struct_u_s_b___mem_map.html#af33d61de8943ea382606eeef78e16800">ENDPT</a>;                                   </div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;    uint8_t RESERVED_0[3];</div><div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;  } ENDPOINT[16];</div><div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#ad8f50417f356298d1ee6237db0aadbbc"> 6793</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#ad8f50417f356298d1ee6237db0aadbbc">USBCTRL</a>;                                 </div><div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a16bcb91413a3db4481d7d500e8e6f82b"> 6794</a></span>&#160;  uint8_t RESERVED_22[3];</div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a4d4155ad45912de6f47166b4268fed6f"> 6795</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a4d4155ad45912de6f47166b4268fed6f">OBSERVE</a>;                                 </div><div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a88d2f4b5276717d52836ada8b48997cf"> 6796</a></span>&#160;  uint8_t RESERVED_23[3];</div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a07245e0c99405baca05af69e6890b05b"> 6797</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a07245e0c99405baca05af69e6890b05b">CONTROL</a>;                                 </div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a3d696ac9cc19fd1715dfaa4d8b0871ae"> 6798</a></span>&#160;  uint8_t RESERVED_24[3];</div><div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a92ef0513e19b2f5c6f57277430fdfc05"> 6799</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a92ef0513e19b2f5c6f57277430fdfc05">USBTRC0</a>;                                 </div><div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#aad6d5cb712dabba62eea5adf66b4f58e"> 6800</a></span>&#160;  uint8_t RESERVED_25[7];</div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#aa4fe940e858c95bfc35a6a30038e2119"> 6801</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#aa4fe940e858c95bfc35a6a30038e2119">USBFRMADJUST</a>;                            </div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___u_s_b___peripheral.html#gaabd989a49827dc34abb5de32732f4125">USB_MemMapPtr</a>;</div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;</div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;</div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="comment">/* USB - Register accessors */</span></div><div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga61c99097ee83a271dafdfb6b04980cc8"> 6815</a></span>&#160;<span class="preprocessor">#define USB_PERID_REG(base)                      ((base)-&gt;PERID)</span></div><div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga74152969f2622631ccd8ceccf72c4e7e"> 6816</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_REG(base)                     ((base)-&gt;IDCOMP)</span></div><div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gafdbb3ea723c0bb8a1f5bb42e84fbdfe5"> 6817</a></span>&#160;<span class="preprocessor">#define USB_REV_REG(base)                        ((base)-&gt;REV)</span></div><div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga618d42fa57e39a224a30a72f347573fb"> 6818</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_REG(base)                    ((base)-&gt;ADDINFO)</span></div><div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga1b290906273a7a293d262a00c3425319"> 6819</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_REG(base)                   ((base)-&gt;OTGISTAT)</span></div><div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga96be0cb820aa0542e4c046f814b61636"> 6820</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_REG(base)                     ((base)-&gt;OTGICR)</span></div><div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gad50d4233733a0ec8cd3f8bd835aeb9fa"> 6821</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_REG(base)                    ((base)-&gt;OTGSTAT)</span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga173b94208c5770ddcb9f9fb76c77d6a6"> 6822</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_REG(base)                     ((base)-&gt;OTGCTL)</span></div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga0f24e60354c45e02ee9702596e4a5878"> 6823</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_REG(base)                      ((base)-&gt;ISTAT)</span></div><div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga8edd1b1424a6e18f6fe2cd1cbfb886ba"> 6824</a></span>&#160;<span class="preprocessor">#define USB_INTEN_REG(base)                      ((base)-&gt;INTEN)</span></div><div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga5dcfe1e668621d53983d793d1a2f8abd"> 6825</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_REG(base)                    ((base)-&gt;ERRSTAT)</span></div><div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga8128051a5240f8bc046e31d405c67947"> 6826</a></span>&#160;<span class="preprocessor">#define USB_ERREN_REG(base)                      ((base)-&gt;ERREN)</span></div><div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga7c8ccd47cc8588700bdbd358f4c8e33f"> 6827</a></span>&#160;<span class="preprocessor">#define USB_STAT_REG(base)                       ((base)-&gt;STAT)</span></div><div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaf84a262dc6242d1a0f3b47186de660e7"> 6828</a></span>&#160;<span class="preprocessor">#define USB_CTL_REG(base)                        ((base)-&gt;CTL)</span></div><div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga325912e3ba69a2bd9e7d7a8c1708f8d5"> 6829</a></span>&#160;<span class="preprocessor">#define USB_ADDR_REG(base)                       ((base)-&gt;ADDR)</span></div><div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaceabcb5760b3521c323a2a274d692357"> 6830</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_REG(base)                   ((base)-&gt;BDTPAGE1)</span></div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga165dc318202eb67407c845711a774a38"> 6831</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_REG(base)                    ((base)-&gt;FRMNUML)</span></div><div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaa74a86752b5b1c0effc265f2bc9751da"> 6832</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_REG(base)                    ((base)-&gt;FRMNUMH)</span></div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga14b16a54d217cc3564ff273a9da5120b"> 6833</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_REG(base)                      ((base)-&gt;TOKEN)</span></div><div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga93a35e99748245a1eb946023333f7c2a"> 6834</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_REG(base)                    ((base)-&gt;SOFTHLD)</span></div><div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab286bd6bd7c2c180c34f4d819bc6504e"> 6835</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_REG(base)                   ((base)-&gt;BDTPAGE2)</span></div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga608e340fcaa827bd85910ed2d058a322"> 6836</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_REG(base)                   ((base)-&gt;BDTPAGE3)</span></div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga93e8b132ffc209ad3ba99ba2cbf4f990"> 6837</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_REG(base,index)                ((base)-&gt;ENDPOINT[index].ENDPT)</span></div><div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga7e767cbc19006f290fd3acb0bda4b0d7"> 6838</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_REG(base)                    ((base)-&gt;USBCTRL)</span></div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gacf3b928d262722e221b19407d6fd1d4b"> 6839</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_REG(base)                    ((base)-&gt;OBSERVE)</span></div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gae70ee8839acefd0aeb3e0c5129b59c76"> 6840</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_REG(base)                    ((base)-&gt;CONTROL)</span></div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaff7c1525f5741bfe869a137149371c89"> 6841</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_REG(base)                    ((base)-&gt;USBTRC0)</span></div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga0c14a322173f3a4dbb3cc4ea025724ae"> 6842</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_REG(base)               ((base)-&gt;USBFRMADJUST)</span></div><div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div><div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;</div><div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;</div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="comment">   -- USB Register Masks</span></div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;</div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="comment">/* PERID Bit Fields */</span></div><div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7c4ef4c7ba738b9ec7ee90c6c482c1e5"> 6859</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_MASK                        0x3Fu</span></div><div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga15b2af97cadcb108b2489e2d29e8957e"> 6860</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_SHIFT                       0</span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad306299b648ed1827f0b4a6ad1c81c1d"> 6861</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_PERID_ID_SHIFT))&amp;USB_PERID_ID_MASK)</span></div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;<span class="comment">/* IDCOMP Bit Fields */</span></div><div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga91e5cef0c6203ea503c01ecb0f392819"> 6863</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_MASK                      0x3Fu</span></div><div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabb5fe5f72dcf289ba2d624ed18f8f07a"> 6864</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_SHIFT                     0</span></div><div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga00f75febd050c5d7be60f755cc502eae"> 6865</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_IDCOMP_NID_SHIFT))&amp;USB_IDCOMP_NID_MASK)</span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="comment">/* REV Bit Fields */</span></div><div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga72a356a066674e41e3827b0ccb931e71"> 6867</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_MASK                         0xFFu</span></div><div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab058ebe4be52454e46ef15ce015ac5fd"> 6868</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_SHIFT                        0</span></div><div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga30e7698a3bfac84ce89aee7d2d0498f4"> 6869</a></span>&#160;<span class="preprocessor">#define USB_REV_REV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_REV_REV_SHIFT))&amp;USB_REV_REV_MASK)</span></div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="comment">/* ADDINFO Bit Fields */</span></div><div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacb7c792034c73c4861bc8fba6ff4314f"> 6871</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_MASK                  0x1u</span></div><div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad256dcdfe8443877169b69dbcc8a041e"> 6872</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_SHIFT                 0</span></div><div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa578584bfaf89e26213e6ba12e5f4b0e"> 6873</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_MASK                  0xF8u</span></div><div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3332243caa9e2f9cfc49b031ac54cbda"> 6874</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_SHIFT                 3</span></div><div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0ab998135e9b4c5e89fa598b54bf96a3"> 6875</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDINFO_IRQNUM_SHIFT))&amp;USB_ADDINFO_IRQNUM_MASK)</span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="comment">/* OTGISTAT Bit Fields */</span></div><div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4aed6ee50bdd46063aa551dfb6e91d80"> 6877</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_MASK               0x1u</span></div><div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0b762b08ffd3b747e2d0ad17b5f1641a"> 6878</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_SHIFT              0</span></div><div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafa204dddd4f034a5085b4599642689d7"> 6879</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_MASK             0x4u</span></div><div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad18c5869e529e7edbe3251ee5e3ff33f"> 6880</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_SHIFT            2</span></div><div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga859962123dc28f346bafc99263efb811"> 6881</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_MASK             0x8u</span></div><div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabcccd593607e1118c8283f20c69d7512"> 6882</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_SHIFT            3</span></div><div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga596dfbf3a2a0a6e6dcb1885ef11b4f8f"> 6883</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_MASK         0x20u</span></div><div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7cb2076a9bf32a49fdbc7efcfc5fb8bb"> 6884</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT        5</span></div><div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa59b13f2f60173eaf2844dd089a6b31a"> 6885</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_MASK                0x40u</span></div><div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga561173eac45ee89d7447416da7747ec2"> 6886</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_SHIFT               6</span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga853101783769b0e8f1c68dc63ed5dbbc"> 6887</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_MASK                  0x80u</span></div><div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac273f68643eb40324f598cb4a275b87b"> 6888</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_SHIFT                 7</span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="comment">/* OTGICR Bit Fields */</span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7754d512762167f81175b40ed5243050"> 6890</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_MASK                  0x1u</span></div><div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9ca8070fe9426a83bc59be69471edd3"> 6891</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_SHIFT                 0</span></div><div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga509dfbaf7a85ddbd9b7b61a1d5032cf1"> 6892</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_MASK                  0x4u</span></div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad6d45208ed6411e439be457224176789"> 6893</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_SHIFT                 2</span></div><div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga35e32e6ed718719eb90a5aa7b8af10f3"> 6894</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_MASK                0x8u</span></div><div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6f1a0dd83404b56be4be006b113f68d8"> 6895</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_SHIFT               3</span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9d12e9bdf0d60b52ea0b99c668630af"> 6896</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_MASK              0x20u</span></div><div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1824eae0010a884c2b3bd425cfa2b389"> 6897</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_SHIFT             5</span></div><div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac68531fd32d53520e1d1ccdd4cfae9ec"> 6898</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_MASK                0x40u</span></div><div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga29ccacd7b79d6d2df3b8743ccd1c467f"> 6899</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_SHIFT               6</span></div><div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa13997b88383cb1aec6f042ecdb94399"> 6900</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_MASK                     0x80u</span></div><div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga36d7ef200033a393e023ab06808f7129"> 6901</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_SHIFT                    7</span></div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="comment">/* OTGSTAT Bit Fields */</span></div><div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaad4e0319a6f42042472b52c8d1ec1c77"> 6903</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_MASK                0x1u</span></div><div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga66258b09ad8ec5462b8594ce5ac7384c"> 6904</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_SHIFT               0</span></div><div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabcc7c3e58301a6abc07915a5deb92d39"> 6905</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_MASK                0x4u</span></div><div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6eb987e49a137057c02e8f2b26e61724"> 6906</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_SHIFT               2</span></div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9158e279053f0f684c33cba2ec1e68ee"> 6907</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_MASK                0x8u</span></div><div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga69ae55ac7a03104ed013c34efa24ef43"> 6908</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_SHIFT               3</span></div><div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga217f22f350652ae8ad2502c2baf8440b"> 6909</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_MASK         0x20u</span></div><div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga34e5a04fe2a6546a9b22a40dc1f7c543"> 6910</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_SHIFT        5</span></div><div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf29778bce4dce2841774778e5c566bf5"> 6911</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_MASK               0x40u</span></div><div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaac9cb5de36e29af8366533e2c05c31ac"> 6912</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_SHIFT              6</span></div><div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab1f78fae0de86d5ced423f41f9d6b098"> 6913</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_MASK                      0x80u</span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4f674a8a6d13daeb25950cb78cfa625c"> 6914</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_SHIFT                     7</span></div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="comment">/* OTGCTL Bit Fields */</span></div><div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6cdb9b59615dfc774914e37d44f17e3a"> 6916</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_MASK                    0x4u</span></div><div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga45ccee22440e024d6e6096d5607372f6"> 6917</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_SHIFT                   2</span></div><div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga929467feea7b1506c205dd78112a8a98"> 6918</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_MASK                    0x10u</span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga11854093d47631b4f11f0c50bf7a063f"> 6919</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_SHIFT                   4</span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad6a988a0338aa5fcd511f9644b2375eb"> 6920</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_MASK                    0x20u</span></div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga94318731712f5399af57fefe46ac8cec"> 6921</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_SHIFT                   5</span></div><div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga58ba9522df4e9a18c7efa0472837c30c"> 6922</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_MASK                   0x80u</span></div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga898efaea515cbbb64826b7685082665f"> 6923</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_SHIFT                  7</span></div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="comment">/* ISTAT Bit Fields */</span></div><div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaacafc35a1c208555b284f9f086708686"> 6925</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_MASK                    0x1u</span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad463e743b6bdd9589a499bf654703da0"> 6926</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_SHIFT                   0</span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaef490eac989ee78a88372bcbf3b029c6"> 6927</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_MASK                     0x2u</span></div><div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa4afff6c8a78b6b44f3e314dd4746892"> 6928</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_SHIFT                    1</span></div><div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab45774502290aab38038a19110e8558b"> 6929</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_MASK                    0x4u</span></div><div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae58407103a8cebfc9c4a8e8c7f08fddb"> 6930</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_SHIFT                   2</span></div><div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga12db7650592f7e48ae702b71d1728c98"> 6931</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_MASK                    0x8u</span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga55bb01da118027c84423bfcb317eabb5"> 6932</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_SHIFT                   3</span></div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga008ba082c8646490852ad753ebcf4e62"> 6933</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_MASK                     0x10u</span></div><div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga724873614965bae7c2d6c45aa4731f70"> 6934</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_SHIFT                    4</span></div><div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga072350db0370ccd930e192c850ef52d9"> 6935</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_MASK                    0x20u</span></div><div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadf654883244211ef077839ab67084069"> 6936</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_SHIFT                   5</span></div><div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaad79229bb3a2c9199b50a86a8f4c49fa"> 6937</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_MASK                    0x40u</span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7820c4cabf21bbbab066e4db9f2bb4b1"> 6938</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_SHIFT                   6</span></div><div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaab3ce766c4d9a80eaddf42589789ab2d"> 6939</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_MASK                     0x80u</span></div><div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga02df98ee1c82991ef063f89d4ef6ce2b"> 6940</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_SHIFT                    7</span></div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="comment">/* INTEN Bit Fields */</span></div><div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga67ed1b19b1fe4e25fc5ccf7bf0d42c38"> 6942</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_MASK                  0x1u</span></div><div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf3b53207fe24da42d123d8e94494b72f"> 6943</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_SHIFT                 0</span></div><div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf660b76755baff6ed122be3eba21723b"> 6944</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_MASK                   0x2u</span></div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga38c74121b3660065935c4f639f987b3c"> 6945</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_SHIFT                  1</span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6398aff7e3278bea66900a35b616563f"> 6946</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_MASK                  0x4u</span></div><div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8d9738dcc6d852ffd09dbac5e8058431"> 6947</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_SHIFT                 2</span></div><div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga59b367a1e2496ad06deee9d86001aa7d"> 6948</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_MASK                  0x8u</span></div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e0c8229886bcca7e35bee00cd90d236"> 6949</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_SHIFT                 3</span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac2cf7613141a7333e152b43e42e6ee53"> 6950</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_MASK                   0x10u</span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8e3c25dd5e743c21fc277d45640d5a5e"> 6951</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_SHIFT                  4</span></div><div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9bcc213c102e47e0700cd463b9198470"> 6952</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_MASK                  0x20u</span></div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga49c43d3fce5392a3d68780ebd02cb5df"> 6953</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_SHIFT                 5</span></div><div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gada08eb0b0c86565a19f43a0c9fbf293b"> 6954</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_MASK                  0x40u</span></div><div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2dcfada22ae8ed86992f14be6ab3f070"> 6955</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_SHIFT                 6</span></div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga18443f2f26840b47e4b4088d25f51c68"> 6956</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_MASK                   0x80u</span></div><div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac8b0e5912467cf86c8a2fcc3c1e98e24"> 6957</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_SHIFT                  7</span></div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="comment">/* ERRSTAT Bit Fields */</span></div><div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadf359cce923ca198235ecef76b5cc789"> 6959</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_MASK                  0x1u</span></div><div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf10f584ce9bbe8d7c0d0b8a6a4f61352"> 6960</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_SHIFT                 0</span></div><div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga400a9d616bd8457e1003d62d62660b5a"> 6961</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_MASK                 0x2u</span></div><div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga42e986ec54195657a22043422895c708"> 6962</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_SHIFT                1</span></div><div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9682448ca13abab007c9438e811610c"> 6963</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_MASK                   0x4u</span></div><div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf0bd8a085cd33bc98cf89d6ea726be46"> 6964</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_SHIFT                  2</span></div><div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf2aaf7552c127da34a4252936afe561a"> 6965</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_MASK                    0x8u</span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae26a3aed245ac0546edc65afaa2c5542"> 6966</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_SHIFT                   3</span></div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga64f9bd307b556ecbd454571aa2d1b4c8"> 6967</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_MASK                  0x10u</span></div><div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa6f963350f684e982457839f7bc842e5"> 6968</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_SHIFT                 4</span></div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3941bf3fbbca724b3b26a09bb2432581"> 6969</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_MASK                  0x20u</span></div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e3f280874ee203f1f801206ab4254be"> 6970</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_SHIFT                 5</span></div><div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9cfa1a07c56005e5d545ecf363c4e916"> 6971</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_MASK                  0x80u</span></div><div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4827905bfe176b3ba2992ce3ff9a4575"> 6972</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_SHIFT                 7</span></div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="comment">/* ERREN Bit Fields */</span></div><div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga971e0d8939196ec3990a73b4db4030ad"> 6974</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_MASK                  0x1u</span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga47a2a895b1b94a32aa482d11173e2fb9"> 6975</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_SHIFT                 0</span></div><div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafab72bb1aedf0d529c720a25d6ee93da"> 6976</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_MASK                 0x2u</span></div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafc8288624f2373be283f408a290f3daf"> 6977</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_SHIFT                1</span></div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae216c42729f6b3d992001136744fe341"> 6978</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_MASK                   0x4u</span></div><div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7d910c7016807387969de45f0ac3e2d6"> 6979</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_SHIFT                  2</span></div><div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4077d6e25312cdf05ef982907720c2f6"> 6980</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_MASK                    0x8u</span></div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga25ff64c64f5871c1c278c5639d862ba7"> 6981</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_SHIFT                   3</span></div><div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3e02cf7d8b6fce5077848051a320c609"> 6982</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_MASK                  0x10u</span></div><div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6df540868c71ce6e3c7b8737a048c2aa"> 6983</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_SHIFT                 4</span></div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae1e237556956a0eb5e669aadded213b8"> 6984</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_MASK                  0x20u</span></div><div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8b75afb2fa004a75b39023e38db4e784"> 6985</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_SHIFT                 5</span></div><div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga806a809f05df66a7669733c599646f7f"> 6986</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_MASK                  0x80u</span></div><div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5e760a100c4f43ecfd71952a5f393d77"> 6987</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_SHIFT                 7</span></div><div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;<span class="comment">/* STAT Bit Fields */</span></div><div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga49caa3c5b36fc89eadadd60cdf331643"> 6989</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_MASK                        0x4u</span></div><div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga15f3e2fa671ea1a59e0b24a9697faf8a"> 6990</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_SHIFT                       2</span></div><div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab953f904ef3a2b838a922ebdf69cf140"> 6991</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_MASK                         0x8u</span></div><div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5173e8423017932d90919ddb18f918bd"> 6992</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_SHIFT                        3</span></div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad8a184e838de511e23aa32011fc9f0b6"> 6993</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_MASK                       0xF0u</span></div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5d85a4b028002bc9ce0f1650111cd49a"> 6994</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_SHIFT                      4</span></div><div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0302fe6637ae59174d7702947430dbba"> 6995</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_ENDP_SHIFT))&amp;USB_STAT_ENDP_MASK)</span></div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="comment">/* CTL Bit Fields */</span></div><div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa406be72ac0b31143d3a3bc357af334b"> 6997</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_MASK                  0x1u</span></div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga674ca18da1675b8ae48c65ca4203da36"> 6998</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_SHIFT                 0</span></div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga70907cc5c00bad68669ef02ec1332bfc"> 6999</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_MASK                      0x2u</span></div><div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6e2ea6a3166748c567d22a767c69f98d"> 7000</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_SHIFT                     1</span></div><div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4e385fa5cf2157ef30a39c1c2b766cd3"> 7001</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_MASK                      0x4u</span></div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab8354dafb3b0cb438770fe60ffec4714"> 7002</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_SHIFT                     2</span></div><div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaddf09c4e93070675c5c93c711518250c"> 7003</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_MASK                  0x8u</span></div><div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga87a32a06006794e2dd638fd2bb2eb788"> 7004</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_SHIFT                 3</span></div><div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6e3734900ace59f3dedf7a8f246721d7"> 7005</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_MASK                       0x10u</span></div><div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac709cb60252fd6ab2775785ffc2953e6"> 7006</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_SHIFT                      4</span></div><div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa2e78edccdce1268888d45bc4d81cfe1"> 7007</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_MASK          0x20u</span></div><div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac6b9a4253ee9f3740d0c7b2692a44e8e"> 7008</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT         5</span></div><div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac4c2c3ef09a72faaab7151297e8dfbe7"> 7009</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_MASK                         0x40u</span></div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa3a02fa6ec226d10d54353456d44fa88"> 7010</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_SHIFT                        6</span></div><div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3a56395d81066c161d523479ed340907"> 7011</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_MASK                      0x80u</span></div><div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad553773ca9a02b344ab10269c999d143"> 7012</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_SHIFT                     7</span></div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="comment">/* ADDR Bit Fields */</span></div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7ccfd8bde2bb3831d13280315df4501c"> 7014</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_MASK                       0x7Fu</span></div><div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga57c7c394504da946dae75d5b20a2f297"> 7015</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_SHIFT                      0</span></div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad42e50014eedee91315521b19199ef39"> 7016</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDR_ADDR_SHIFT))&amp;USB_ADDR_ADDR_MASK)</span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga695e1ebe159d45ecd94fe40627ac121e"> 7017</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_MASK                       0x80u</span></div><div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7c81adb1ac1c658006ea0ebfd4644634"> 7018</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_SHIFT                      7</span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="comment">/* BDTPAGE1 Bit Fields */</span></div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacd2b27fefcff6f79e930e76d2a1a7b26"> 7020</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_MASK                  0xFEu</span></div><div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga50c84ff08884c9825cf6c513f11aabe4"> 7021</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_SHIFT                 1</span></div><div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaab031dcfd0867133f1d23dd92ef695ad"> 7022</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE1_BDTBA_SHIFT))&amp;USB_BDTPAGE1_BDTBA_MASK)</span></div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="comment">/* FRMNUML Bit Fields */</span></div><div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga197f6ef10431b69cb9b84fe7241a318a"> 7024</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_MASK                     0xFFu</span></div><div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga723c2de82420db0c349049ad6f66ad14"> 7025</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_SHIFT                    0</span></div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadd68274e4e3aa3763c3a5c36737188ff"> 7026</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUML_FRM_SHIFT))&amp;USB_FRMNUML_FRM_MASK)</span></div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="comment">/* FRMNUMH Bit Fields */</span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga436241a677d27ecae3001b228b51f536"> 7028</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_MASK                     0x7u</span></div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacb18c63687d37e245a79d7e7551823a3"> 7029</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_SHIFT                    0</span></div><div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafe9face0ec6a617199ad76945c034da8"> 7030</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUMH_FRM_SHIFT))&amp;USB_FRMNUMH_FRM_MASK)</span></div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="comment">/* TOKEN Bit Fields */</span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa0d3bc1d6ff63ebbccad8b898e39cc84"> 7032</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_MASK                0xFu</span></div><div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga08c6b329c95f8ac5a39eecfbd347cce2"> 7033</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_SHIFT               0</span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7ac5c83cc884b69828af1c56818e46ab"> 7034</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENENDPT_SHIFT))&amp;USB_TOKEN_TOKENENDPT_MASK)</span></div><div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8880174ec35cfb684d2bcc6e0d5a52bc"> 7035</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_MASK                  0xF0u</span></div><div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae410fcf426d2212be6468703734f6ed9"> 7036</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_SHIFT                 4</span></div><div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga74fd206a0132343b30c41a2184f18ea0"> 7037</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENPID_SHIFT))&amp;USB_TOKEN_TOKENPID_MASK)</span></div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="comment">/* SOFTHLD Bit Fields */</span></div><div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab71f8a7be8b025453facbce8d45b7bcc"> 7039</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_MASK                     0xFFu</span></div><div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf4b663b6276ba642abfdedf79fac92c6"> 7040</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_SHIFT                    0</span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6a373b5dfe5c4aa910fd120cc169a4b9"> 7041</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_SOFTHLD_CNT_SHIFT))&amp;USB_SOFTHLD_CNT_MASK)</span></div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="comment">/* BDTPAGE2 Bit Fields */</span></div><div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga69407c90a73a26bc60f3f9b75e4bd7c0"> 7043</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae67d0252b1559f854264f0fe52ff6fb5"> 7044</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1b7b12b3e6686e4b15b1cfa072a805eb"> 7045</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE2_BDTBA_SHIFT))&amp;USB_BDTPAGE2_BDTBA_MASK)</span></div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="comment">/* BDTPAGE3 Bit Fields */</span></div><div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9081479345a744c85a74643600921b64"> 7047</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9850caac94013a6e84f9af9cbe0e0827"> 7048</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1576cadd83c016ae56239b96238ffeb8"> 7049</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE3_BDTBA_SHIFT))&amp;USB_BDTPAGE3_BDTBA_MASK)</span></div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="comment">/* ENDPT Bit Fields */</span></div><div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9266b40af26177a6659041e0229e76e7"> 7051</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_MASK                    0x1u</span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga477c6b1ea91137b6ebd65d0574a7b611"> 7052</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_SHIFT                   0</span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga57a65ef14a5d868dcd964177fe6daad2"> 7053</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_MASK                   0x2u</span></div><div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga38af6f0d87e04be4f9f19cca981765cb"> 7054</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_SHIFT                  1</span></div><div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3d498f31497071c5ff6ad30e89b7c26e"> 7055</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_MASK                    0x4u</span></div><div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad281aa3cd601a2a93f60e0145dd8e564"> 7056</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_SHIFT                   2</span></div><div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga80f33455bd11aa0be5cd5d876ab48228"> 7057</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_MASK                    0x8u</span></div><div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaeba041e492aca9bfbdbc90584e00cba9"> 7058</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_SHIFT                   3</span></div><div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga07f43f2be7e974a763e86087f47e14d6"> 7059</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_MASK                  0x10u</span></div><div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0607b1ed419fd16c0c3635042ff33fd4"> 7060</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_SHIFT                 4</span></div><div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga116b045c1163bccc05a270beb6ee2f3d"> 7061</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_MASK                  0x40u</span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7d07ae7b5369ee4cbfa19194ebc2e143"> 7062</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_SHIFT                 6</span></div><div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga34644591d90c80611273ef5561529c34"> 7063</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_MASK                 0x80u</span></div><div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3d502bcb3115f9bc7918b5fc67d42337"> 7064</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_SHIFT                7</span></div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="comment">/* USBCTRL Bit Fields */</span></div><div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7fb8345a32022ec5df5129278d1aed30"> 7066</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_MASK                     0x40u</span></div><div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaaf556df66acd4f6ff2bc1f4fad1a05ed"> 7067</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_SHIFT                    6</span></div><div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac65859ca12bfe997afc67545c8b1a052"> 7068</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_MASK                    0x80u</span></div><div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga44772d68648a57e6341ceec7fd5268f3"> 7069</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_SHIFT                   7</span></div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="comment">/* OBSERVE Bit Fields */</span></div><div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga796850497f75cc88772d3826d1196a43"> 7071</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_MASK                    0x10u</span></div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga044fcfc292ba6db33ec4e847a6510440"> 7072</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_SHIFT                   4</span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8368ad607c0f5a0ab499734e26f36aad"> 7073</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_MASK                    0x40u</span></div><div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaba84f8caae5d942588bd678bbc2ad267"> 7074</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_SHIFT                   6</span></div><div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga04f8b1d77478cb027a79323cef482965"> 7075</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_MASK                    0x80u</span></div><div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga08ff5b00473fda9eb458f3457490eb15"> 7076</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_SHIFT                   7</span></div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div><div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga764d9d972859eeded5e092a77eb4de79"> 7078</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_MASK          0x10u</span></div><div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5bae9683a5ae7c48617b8d24a35786ce"> 7079</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_SHIFT         4</span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="comment">/* USBTRC0 Bit Fields */</span></div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9c943cc95fdf52fa40311292f2801518"> 7081</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_MASK          0x1u</span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga48af1176ed5d811c299eb123f934425d"> 7082</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_SHIFT         0</span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e2f3b4bb79885ed92d75c9f86d42e23"> 7083</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_MASK                0x2u</span></div><div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga986ea3386acad15ab845a8c5d9644c9e"> 7084</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_SHIFT               1</span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf236b1fdfa7f7dab54961c74538dfb75"> 7085</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_MASK               0x20u</span></div><div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4b62f293769f60cae99319d6bb1299e8"> 7086</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_SHIFT              5</span></div><div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3b307f8358be6942775121b6a92243ab"> 7087</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_MASK                0x80u</span></div><div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab20fcb9276a34cbbd33ac0364c419f13"> 7088</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_SHIFT               7</span></div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="comment">/* USBFRMADJUST Bit Fields */</span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3bbdc3dbdf46947a16a7b4429ad9a0c7"> 7090</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_MASK                0xFFu</span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga81985f8c59f9aa0c0340a70136b55098"> 7091</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_SHIFT               0</span></div><div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9425a289b2e719d6aad583a33ddf1e4b"> 7092</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBFRMADJUST_ADJ_SHIFT))&amp;USB_USBFRMADJUST_ADJ_MASK)</span></div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160; <span class="comment">/* end of group USB_Register_Masks */</span></div><div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;</div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;</div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="comment">/* USB - Peripheral instance base addresses */</span></div><div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral.html#ga598ff5eb20a0551af232710b3f27640a"> 7101</a></span>&#160;<span class="preprocessor">#define USB0_BASE_PTR                            ((USB_MemMapPtr)0x40072000u)</span></div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;</div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral.html#gabb481a231c7c57907377d7ee985f826c"> 7103</a></span>&#160;<span class="preprocessor">#define USB_BASE_PTRS                            { USB0_BASE_PTR }</span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;</div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div><div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;</div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="comment">/* USB - Register instance definitions */</span></div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="comment">/* USB0 */</span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gabee4af6581d4520bd5d8d823d8668889"> 7117</a></span>&#160;<span class="preprocessor">#define USB0_PERID                               USB_PERID_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gac5372cae1990fc1ac7c4e92cf5f02e62"> 7118</a></span>&#160;<span class="preprocessor">#define USB0_IDCOMP                              USB_IDCOMP_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga15f94e84d4edea37a5105310c316c303"> 7119</a></span>&#160;<span class="preprocessor">#define USB0_REV                                 USB_REV_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaff725c65f6ef8cabfafd851c6d1cb41f"> 7120</a></span>&#160;<span class="preprocessor">#define USB0_ADDINFO                             USB_ADDINFO_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga6bdd90cb0652c5985222977224268a2c"> 7121</a></span>&#160;<span class="preprocessor">#define USB0_OTGISTAT                            USB_OTGISTAT_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga84b89430ec402e4c8db9e9061e651be0"> 7122</a></span>&#160;<span class="preprocessor">#define USB0_OTGICR                              USB_OTGICR_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab86547046bcd40ba2446f105e92371cb"> 7123</a></span>&#160;<span class="preprocessor">#define USB0_OTGSTAT                             USB_OTGSTAT_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3c79461a7b7bbc84e9916d3111c1bb0d"> 7124</a></span>&#160;<span class="preprocessor">#define USB0_OTGCTL                              USB_OTGCTL_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaa9f860bbc2680a3ddc73a4300c7476e7"> 7125</a></span>&#160;<span class="preprocessor">#define USB0_ISTAT                               USB_ISTAT_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gac2ddb7f9b4c9bbcc1b6a799329152ce2"> 7126</a></span>&#160;<span class="preprocessor">#define USB0_INTEN                               USB_INTEN_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga4b36a9234075f31cbed2b2f880839567"> 7127</a></span>&#160;<span class="preprocessor">#define USB0_ERRSTAT                             USB_ERRSTAT_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga7356efc88f96788078bd2936226133c9"> 7128</a></span>&#160;<span class="preprocessor">#define USB0_ERREN                               USB_ERREN_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3dfe11e522e82082d91557c7edd09cf8"> 7129</a></span>&#160;<span class="preprocessor">#define USB0_STAT                                USB_STAT_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga9fd87834397651248f8b4be577821ff3"> 7130</a></span>&#160;<span class="preprocessor">#define USB0_CTL                                 USB_CTL_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaf45498803cc3283d5a2645be0055be66"> 7131</a></span>&#160;<span class="preprocessor">#define USB0_ADDR                                USB_ADDR_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga170f615c2294ee380456630f171f5c8e"> 7132</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE1                            USB_BDTPAGE1_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga2333277ef40d42d67d2daa4f22a4fe61"> 7133</a></span>&#160;<span class="preprocessor">#define USB0_FRMNUML                             USB_FRMNUML_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga4ee1c047266c86556f5b585f2dab59a3"> 7134</a></span>&#160;<span class="preprocessor">#define USB0_FRMNUMH                             USB_FRMNUMH_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga901a5bb2f9aac2abe4d8858d8750ba95"> 7135</a></span>&#160;<span class="preprocessor">#define USB0_TOKEN                               USB_TOKEN_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3ba2b6aafde4a72d7f6914202b7a6b11"> 7136</a></span>&#160;<span class="preprocessor">#define USB0_SOFTHLD                             USB_SOFTHLD_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga32d2c2911cc3729083c1a0f5cffa3ccf"> 7137</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE2                            USB_BDTPAGE2_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga0676035b072b207c193ab9d43bcd56e8"> 7138</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE3                            USB_BDTPAGE3_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaa0f816bb81b0f16cdb76337de53cac7e"> 7139</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT0                              USB_ENDPT_REG(USB0_BASE_PTR,0)</span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga11f06a1cc6511a792f1afdfec314b125"> 7140</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT1                              USB_ENDPT_REG(USB0_BASE_PTR,1)</span></div><div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab5fdecb68ea62e6025b886d75c5c9417"> 7141</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT2                              USB_ENDPT_REG(USB0_BASE_PTR,2)</span></div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga19408dcc4044b88668fe487335f0952e"> 7142</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT3                              USB_ENDPT_REG(USB0_BASE_PTR,3)</span></div><div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab31887c02ebb349e6a754df6e73535d2"> 7143</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT4                              USB_ENDPT_REG(USB0_BASE_PTR,4)</span></div><div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3c7eb7521bcac5d6d52b31ee3470128c"> 7144</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT5                              USB_ENDPT_REG(USB0_BASE_PTR,5)</span></div><div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga6beaf04e18d3ed9c5b9a3175bd7cc485"> 7145</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT6                              USB_ENDPT_REG(USB0_BASE_PTR,6)</span></div><div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gacd485ec12071351b0ab1d05423809f32"> 7146</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT7                              USB_ENDPT_REG(USB0_BASE_PTR,7)</span></div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gae5d029d769f9ca0fe968d53d2d185fd3"> 7147</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT8                              USB_ENDPT_REG(USB0_BASE_PTR,8)</span></div><div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga882ac97b0f34d5c4bb1c8846029cc654"> 7148</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT9                              USB_ENDPT_REG(USB0_BASE_PTR,9)</span></div><div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga01a091975fe88adeca39ed1ae526a239"> 7149</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT10                             USB_ENDPT_REG(USB0_BASE_PTR,10)</span></div><div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gad400a35f64dff46cb6dbe51b9e46c240"> 7150</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT11                             USB_ENDPT_REG(USB0_BASE_PTR,11)</span></div><div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga665c26ea479d38788339390bf8d14670"> 7151</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT12                             USB_ENDPT_REG(USB0_BASE_PTR,12)</span></div><div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab30820634cd8d6ca1ccd61c2aea10f65"> 7152</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT13                             USB_ENDPT_REG(USB0_BASE_PTR,13)</span></div><div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga89c483f9ad0552a98df00877cfb8ff3c"> 7153</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT14                             USB_ENDPT_REG(USB0_BASE_PTR,14)</span></div><div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga1441b218ac6dadd6484db29426f85f97"> 7154</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT15                             USB_ENDPT_REG(USB0_BASE_PTR,15)</span></div><div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gacfea8f658537d98fc0bdd1814e957090"> 7155</a></span>&#160;<span class="preprocessor">#define USB0_USBCTRL                             USB_USBCTRL_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gae7fc760132c134248d833d94ec89635e"> 7156</a></span>&#160;<span class="preprocessor">#define USB0_OBSERVE                             USB_OBSERVE_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaf00c1bd9c15954db30472d3273cf7ec2"> 7157</a></span>&#160;<span class="preprocessor">#define USB0_CONTROL                             USB_CONTROL_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga05ec0dc133dcc7675dda9e96c6ed222b"> 7158</a></span>&#160;<span class="preprocessor">#define USB0_USBTRC0                             USB_USBTRC0_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga7b5628cccd04a47b3f3bc51d01b7fc2d"> 7159</a></span>&#160;<span class="preprocessor">#define USB0_USBFRMADJUST                        USB_USBFRMADJUST_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;</div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="comment">/* USB - Register array accessors */</span></div><div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab12df1a4de08fae1e4662a2cb4060b5e"> 7162</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT(index)                        USB_ENDPT_REG(USB0_BASE_PTR,index)</span></div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;</div><div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160; <span class="comment">/* end of group USB_Peripheral */</span></div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;</div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;</div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="comment">** End of section using anonymous unions</span></div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;</div><div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor">  #pragma language=default</span></div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160; <span class="comment">/* end of group Peripheral_defines */</span></div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;</div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;</div><div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="comment">   -- Backward Compatibility</span></div><div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;</div><div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaaf86e5770af62c08d70a8808bfab9d92"> 7204</a></span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_REG(base,index2)            This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8e9317db9c352716b95281ed740c533e"> 7205</a></span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_DMAC_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gabcd06f16caa331a970dac85d4d707107"> 7206</a></span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_DMAC_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga084dca5e32360d1b1c4568f5e0d75c0f"> 7207</a></span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_DMAC(x)                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa28ab53f19cb06ff7ab8a03dfc646355"> 7208</a></span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_CFSM_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7130ea81cb843080f9c2ec4e537cd81c"> 7209</a></span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_CFSM_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga734643acca0a28e7a07dc8c705fbc1f8"> 7210</a></span>&#160;<span class="preprocessor">#define DMA_REQC0                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gadfccb3dbbd2bc4fc89afd35a2743d074"> 7211</a></span>&#160;<span class="preprocessor">#define DMA_REQC1                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga49eb3e3e2e8e2323ffcc73e88075672f"> 7212</a></span>&#160;<span class="preprocessor">#define DMA_REQC2                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga9fe628acf4e42637941f92c2886494b8"> 7213</a></span>&#160;<span class="preprocessor">#define DMA_REQC3                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa78b620eb41bc2962c477844e4039b67"> 7214</a></span>&#160;<span class="preprocessor">#define DMA_REQC_ARR(index2)                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga247a34b938aaa44d22f5cd4f56d95987"> 7215</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS_MASK                          MCG_S_LOLS0_MASK</span></div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae1d3f34b04899a885dcbd465e5154191"> 7216</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS_SHIFT                         MCG_S_LOLS0_SHIFT</span></div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga1a81d18d9f76e9b66fe0959cf2a1f917"> 7217</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR_MASK                   SIM_FCFG2_MAXADDR0_MASK</span></div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae8fbe7e05f4c39ee13322ab15d75d089"> 7218</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR_SHIFT                  SIM_FCFG2_MAXADDR0_SHIFT</span></div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gadcad6c136698a35d9732d3d849808a19"> 7219</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR                        SIM_FCFG2_MAXADDR0</span></div><div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gadcaa58bac25c102454d3f54da041122f"> 7220</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPLPIE_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6b417fe91e6264b06ed45234e4bdb987"> 7221</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPLPIE_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4fbe0c821c729ee10ec2a5398d68e13f"> 7222</a></span>&#160;<span class="preprocessor">#define UART_C4_LBKDDMAS_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa3e4b00c90d731ac214ec241c5739824"> 7223</a></span>&#160;<span class="preprocessor">#define UART_C4_LBKDDMAS_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga12f2c283d457dabb4c399413da95290d"> 7224</a></span>&#160;<span class="preprocessor">#define UART_C4_ILDMAS_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga696b99c80acb65a95530c792e61158a5"> 7225</a></span>&#160;<span class="preprocessor">#define UART_C4_ILDMAS_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga9a5b6a456c330e9d6b15e612c6e5725a"> 7226</a></span>&#160;<span class="preprocessor">#define UART_C4_TCDMAS_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad7b56c2826bb55b9112c190448d01176"> 7227</a></span>&#160;<span class="preprocessor">#define UART_C4_TCDMAS_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga92b653c99e40007d3c3339a79fa0e6a5"> 7228</a></span>&#160;<span class="preprocessor">#define UARTLP_MemMap                            UART0_MemMap</span></div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga589ef759d83410b6f02bd68fcc3bf090"> 7229</a></span>&#160;<span class="preprocessor">#define UARTLP_MemMapPtr                         UART0_MemMapPtr</span></div><div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga30ce68ea180cb316cc6ba162f5070dd0"> 7230</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_REG                           UART0_BDH_REG</span></div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga1f4696712b429f26d31e307d3173fcea"> 7231</a></span>&#160;<span class="preprocessor">#define UARTLP_BDL_REG                           UART0_BDL_REG</span></div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac26946834f2a54f1860825b1edc996bb"> 7232</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_REG                            UART0_C1_REG</span></div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa736a6d32a0a89fa86aa0517b0c6f5d6"> 7233</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_REG                            UART0_C2_REG</span></div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4b672ad4da9e7bacc386fcb5e93e7b77"> 7234</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_REG                            UART0_S1_REG</span></div><div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3dad8bbcd2c68c9f43962eb233e845a5"> 7235</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_REG                            UART0_S2_REG</span></div><div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7b454d7b3d155a39f86199b5a9eb164a"> 7236</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_REG                            UART0_C3_REG</span></div><div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga9c70e0809fd9ecca67c7cb8385a81a2c"> 7237</a></span>&#160;<span class="preprocessor">#define UARTLP_D_REG                             UART0_D_REG</span></div><div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0a75f00126e8c79685573b4b676a7638"> 7238</a></span>&#160;<span class="preprocessor">#define UARTLP_MA1_REG                           UART0_MA1_REG</span></div><div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga88eb460f480938f175efb58b54db515c"> 7239</a></span>&#160;<span class="preprocessor">#define UARTLP_MA2_REG                           UART0_MA2_REG</span></div><div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf72e56d7ea7d8a9c232d8ec3660b7451"> 7240</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_REG                            UART0_C4_REG</span></div><div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gabc0ed230faba55a9874ca37a592326b3"> 7241</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_REG                            UART0_C5_REG</span></div><div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0654a0aae3440ab5346eb9ecc4bd86d6"> 7242</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBR_MASK                      UART0_BDH_SBR_MASK</span></div><div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga564ff56e5370588f01e2bc1a4e14d191"> 7243</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBR_SHIFT                     UART0_BDH_SBR_SHIFT</span></div><div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga75784a3b6f6d3df174b6356880ae8e8f"> 7244</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBR(x)                        UART0_BDH_SBR(x)</span></div><div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6fee92bf869c5fe7376bd4aca728d4bc"> 7245</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBNS_MASK                     UART0_BDH_SBNS_MASK</span></div><div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaaff5e47bbe5fd72ca58ec73c448a1962"> 7246</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBNS_SHIFT                    UART0_BDH_SBNS_SHIFT</span></div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad02c1fb9539a43c1fea5e16d23505cbd"> 7247</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_RXEDGIE_MASK                  UART0_BDH_RXEDGIE_MASK</span></div><div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga9128322e4fc496b2e73502b8fe09062e"> 7248</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_RXEDGIE_SHIFT                 UART0_BDH_RXEDGIE_SHIFT</span></div><div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8e7625a181ceadbf341a36dfcb59db33"> 7249</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_LBKDIE_MASK                   UART0_BDH_LBKDIE_MASK</span></div><div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaeda76f3a18048d7d090663cff717da2c"> 7250</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_LBKDIE_SHIFT                  UART0_BDH_LBKDIE_SHIFT</span></div><div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3a8fa23722acd6ab86121c94976e93f7"> 7251</a></span>&#160;<span class="preprocessor">#define UARTLP_BDL_SBR_MASK                      UART0_BDL_SBR_MASK</span></div><div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8d8755af50afa7907f2c6124816ce6c0"> 7252</a></span>&#160;<span class="preprocessor">#define UARTLP_BDL_SBR_SHIFT                     UART0_BDL_SBR_SHIFT</span></div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab2475ad9e99cdd6c2ac14fa469535b73"> 7253</a></span>&#160;<span class="preprocessor">#define UARTLP_BDL_SBR(x)                        UART0_BDL_SBR(x)</span></div><div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6f06cd43d0baed63132675d89a9b89ff"> 7254</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_PT_MASK                        UART0_C1_PT_MASK</span></div><div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga97ce472c10fd61704932180dc3e26d51"> 7255</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_PT_SHIFT                       UART0_C1_PT_SHIFT</span></div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga23f4f361b83573abfc5cfd6f15ef3a89"> 7256</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_PE_MASK                        UART0_C1_PE_MASK</span></div><div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gacce781ed7eeeb5e51a145dfec1848406"> 7257</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_PE_SHIFT                       UART0_C1_PE_SHIFT</span></div><div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0efd0cf26f2b583d1b21cc8cc3f487fe"> 7258</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_ILT_MASK                       UART0_C1_ILT_MASK</span></div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga337530c2b176d78ca6c28da4ab325783"> 7259</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_ILT_SHIFT                      UART0_C1_ILT_SHIFT</span></div><div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2e69313a76db1ef757860afafa047a76"> 7260</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_WAKE_MASK                      UART0_C1_WAKE_MASK</span></div><div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4ca5a7f2cdef379d91da768a34275930"> 7261</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_WAKE_SHIFT                     UART0_C1_WAKE_SHIFT</span></div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf7b253cfe0dae018953b5a5f7e696beb"> 7262</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_M_MASK                         UART0_C1_M_MASK</span></div><div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7f948b34e2c66421e265c5d499e87db6"> 7263</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_M_SHIFT                        UART0_C1_M_SHIFT</span></div><div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa53951441e58bf423d327892a23aa074"> 7264</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_RSRC_MASK                      UART0_C1_RSRC_MASK</span></div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4edf9821b67824b0fdd4931c27ce452d"> 7265</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_RSRC_SHIFT                     UART0_C1_RSRC_SHIFT</span></div><div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa700bb55bfafb472644d0616a9488c97"> 7266</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_DOZEEN_MASK                    UART0_C1_DOZEEN_MASK</span></div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga643a9b2d4426aa5f6cd371cf81b95404"> 7267</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_DOZEEN_SHIFT                   UART0_C1_DOZEEN_SHIFT</span></div><div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gabf6750c9bbd5add41b650fcb0e2f3cc9"> 7268</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_LOOPS_MASK                     UART0_C1_LOOPS_MASK</span></div><div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga15b68685a3a0931d93b4848953390d10"> 7269</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_LOOPS_SHIFT                    UART0_C1_LOOPS_SHIFT</span></div><div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6eae1bd3ccd0ddc022e4b25e685cdcd5"> 7270</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_SBK_MASK                       UART0_C2_SBK_MASK</span></div><div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7753cf443cbaa9e904cbd69211913709"> 7271</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_SBK_SHIFT                      UART0_C2_SBK_SHIFT</span></div><div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga23425daa820ed95ebe0509a11b31712a"> 7272</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_RWU_MASK                       UART0_C2_RWU_MASK</span></div><div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7e3babc97f1d54f154097c1c3c7f9c13"> 7273</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_RWU_SHIFT                      UART0_C2_RWU_SHIFT</span></div><div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2e5e77f4d10c7c781b36e3d7083daa97"> 7274</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_RE_MASK                        UART0_C2_RE_MASK</span></div><div class="line"><a name="l07275"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7d8e4d4ef51751e7d193373f71e86458"> 7275</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_RE_SHIFT                       UART0_C2_RE_SHIFT</span></div><div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga418096fb8e70f64bd1f159cc2e05ce37"> 7276</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_TE_MASK                        UART0_C2_TE_MASK</span></div><div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab5644d9346e8b389fe0c4b750f16e01e"> 7277</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_TE_SHIFT                       UART0_C2_TE_SHIFT</span></div><div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4be20f5bad98489c568fb934dcd22d87"> 7278</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_ILIE_MASK                      UART0_C2_ILIE_MASK</span></div><div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab90e873c1b169d382f638afbf736e569"> 7279</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_ILIE_SHIFT                     UART0_C2_ILIE_SHIFT</span></div><div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac3c789d6eafa116990b4ead8ff24877c"> 7280</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_RIE_MASK                       UART0_C2_RIE_MASK</span></div><div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaad81a706759dd0db2ca7d73b26c54329"> 7281</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_RIE_SHIFT                      UART0_C2_RIE_SHIFT</span></div><div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga96867f1c59f537c310fa32eb0722e075"> 7282</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_TCIE_MASK                      UART0_C2_TCIE_MASK</span></div><div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga49ccd6611c47944d69e14ec4ad710c0f"> 7283</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_TCIE_SHIFT                     UART0_C2_TCIE_SHIFT</span></div><div class="line"><a name="l07284"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8b17a7eada73c13310ee58bd2f2791d5"> 7284</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_TIE_MASK                       UART0_C2_TIE_MASK</span></div><div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga151bc121eebeab1b1e5e3b989d513f18"> 7285</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_TIE_SHIFT                      UART0_C2_TIE_SHIFT</span></div><div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5e7d9c4c91cbaa076c560376f15f6da1"> 7286</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_PF_MASK                        UART0_S1_PF_MASK</span></div><div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3364f49f1cc96aeb4df770a1e2386bbe"> 7287</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_PF_SHIFT                       UART0_S1_PF_SHIFT</span></div><div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gada862f5e1e23eb050abaa6542986b29b"> 7288</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_FE_MASK                        UART0_S1_FE_MASK</span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7da4840dcbf8ee4f76867052d4b2be53"> 7289</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_FE_SHIFT                       UART0_S1_FE_SHIFT</span></div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gadb12f094eea34062c806a23793565545"> 7290</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_NF_MASK                        UART0_S1_NF_MASK</span></div><div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga92f53755733ec53ddfe0179c6d1174f4"> 7291</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_NF_SHIFT                       UART0_S1_NF_SHIFT</span></div><div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga51bf26e7fb5a1b387284db20561def28"> 7292</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_OR_MASK                        UART0_S1_OR_MASK</span></div><div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab29dfd93536cc8364a09450d30d8e6fc"> 7293</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_OR_SHIFT                       UART0_S1_OR_SHIFT</span></div><div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga96b6b702c4342c4af5004fb48b83efa7"> 7294</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_IDLE_MASK                      UART0_S1_IDLE_MASK</span></div><div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae842244614239cddb394428e2e1f8bc0"> 7295</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_IDLE_SHIFT                     UART0_S1_IDLE_SHIFT</span></div><div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac731a20d480bddb1610a7a740e71ebc9"> 7296</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_RDRF_MASK                      UART0_S1_RDRF_MASK</span></div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga431c49f191f29ccbeade2bd87502531c"> 7297</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_RDRF_SHIFT                     UART0_S1_RDRF_SHIFT</span></div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga1110069e543f57629a601fabe094b80f"> 7298</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_TC_MASK                        UART0_S1_TC_MASK</span></div><div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga61cc5706017331c9f55a89a10c291602"> 7299</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_TC_SHIFT                       UART0_S1_TC_SHIFT</span></div><div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8f434cacc5911ca08ef1e5d0275da950"> 7300</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_TDRE_MASK                      UART0_S1_TDRE_MASK</span></div><div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad1469491e7fcddf3521ef7d5ac86dc04"> 7301</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_TDRE_SHIFT                     UART0_S1_TDRE_SHIFT</span></div><div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab739ff1ae228bcdf87973e919ad42c12"> 7302</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RAF_MASK                       UART0_S2_RAF_MASK</span></div><div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga135975b0721bd170915cd4337759dfd7"> 7303</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RAF_SHIFT                      UART0_S2_RAF_SHIFT</span></div><div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa783dcdafc362c97d89deca6d87ad1e0"> 7304</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDE_MASK                     UART0_S2_LBKDE_MASK</span></div><div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gace59d2986627e12405c737f49513fa0c"> 7305</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDE_SHIFT                    UART0_S2_LBKDE_SHIFT</span></div><div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4ae8233f1781ea7dc494fc5eff1262df"> 7306</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_BRK13_MASK                     UART0_S2_BRK13_MASK</span></div><div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga43368a6f820ea82d1ee803cf7e94c5b1"> 7307</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_BRK13_SHIFT                    UART0_S2_BRK13_SHIFT</span></div><div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga467467c8bbe352103ff116334710d766"> 7308</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RWUID_MASK                     UART0_S2_RWUID_MASK</span></div><div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga21655fc24718467c5c7a3a17491ab20c"> 7309</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RWUID_SHIFT                    UART0_S2_RWUID_SHIFT</span></div><div class="line"><a name="l07310"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5851ca00d46976a2bb09420d5ea14ce0"> 7310</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RXINV_MASK                     UART0_S2_RXINV_MASK</span></div><div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gafad67c9021f86de6c0d08f8c72457a26"> 7311</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RXINV_SHIFT                    UART0_S2_RXINV_SHIFT</span></div><div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga41b1656314af8d525f36c119201f43a6"> 7312</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_MSBF_MASK                      UART0_S2_MSBF_MASK</span></div><div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2bfcba2957fb07036e3f1aaacebcfa1a"> 7313</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_MSBF_SHIFT                     UART0_S2_MSBF_SHIFT</span></div><div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3ff5db6c0a297c27ffc6435304503f4d"> 7314</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RXEDGIF_MASK                   UART0_S2_RXEDGIF_MASK</span></div><div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad414e0468b66c66ff2e90d1f8476c5fe"> 7315</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RXEDGIF_SHIFT                  UART0_S2_RXEDGIF_SHIFT</span></div><div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa43c6661dd27a409a7e7e17506c6bfde"> 7316</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDIF_MASK                    UART0_S2_LBKDIF_MASK</span></div><div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga82b6d0e62d2a3a3eeed35d124fb2b31c"> 7317</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDIF_SHIFT                   UART0_S2_LBKDIF_SHIFT</span></div><div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4cc8bfb380818563bdfa2f98fbde7710"> 7318</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_PEIE_MASK                      UART0_C3_PEIE_MASK</span></div><div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gacaf37722e62340c548104406df0bcc64"> 7319</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_PEIE_SHIFT                     UART0_C3_PEIE_SHIFT</span></div><div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga06e90c952858ab6b2a6e8fec451fed4a"> 7320</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_FEIE_MASK                      UART0_C3_FEIE_MASK</span></div><div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga47332e2095915eede18d8b2e44bc08d3"> 7321</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_FEIE_SHIFT                     UART0_C3_FEIE_SHIFT</span></div><div class="line"><a name="l07322"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5b1c0f5de0179b86f7efd474133a5838"> 7322</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_NEIE_MASK                      UART0_C3_NEIE_MASK</span></div><div class="line"><a name="l07323"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa8aa79a21c751f77d27f76e62753bf9f"> 7323</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_NEIE_SHIFT                     UART0_C3_NEIE_SHIFT</span></div><div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa9293d3cac47a88e5be264b21e110bfd"> 7324</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_ORIE_MASK                      UART0_C3_ORIE_MASK</span></div><div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad69f41c3e7e8bd2086748eb86a967220"> 7325</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_ORIE_SHIFT                     UART0_C3_ORIE_SHIFT</span></div><div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad07163dc482ca87cdab056c680c081c2"> 7326</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_TXINV_MASK                     UART0_C3_TXINV_MASK</span></div><div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac43e73179815a02e03de14d95c1d29f0"> 7327</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_TXINV_SHIFT                    UART0_C3_TXINV_SHIFT</span></div><div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga95dff3853a66ebeee996b014536f86bf"> 7328</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_TXDIR_MASK                     UART0_C3_TXDIR_MASK</span></div><div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gacb749efddf2ff0881a30fa3b0b0fd6ec"> 7329</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_TXDIR_SHIFT                    UART0_C3_TXDIR_SHIFT</span></div><div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaad5e79813f247fac083e627e4125a1b0"> 7330</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_R9T8_MASK                      UART0_C3_R9T8_MASK</span></div><div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaaffea46f675353dc12aa3b19a9da33b0"> 7331</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_R9T8_SHIFT                     UART0_C3_R9T8_SHIFT</span></div><div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gabe3e5842a9d28fcc4699ab569b79d2d6"> 7332</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_R8T9_MASK                      UART0_C3_R8T9_MASK</span></div><div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gadd1520225db488c74cb9f850c1bf1e99"> 7333</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_R8T9_SHIFT                     UART0_C3_R8T9_SHIFT</span></div><div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6c0de61b1bd7ca4438ffc57fe10550ef"> 7334</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R0T0_MASK                       UART0_D_R0T0_MASK</span></div><div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab2cd42b68d606b5ba4d1b496d41a9a1a"> 7335</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R0T0_SHIFT                      UART0_D_R0T0_SHIFT</span></div><div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5ee9734a722b015b5cf6a8f0f242445b"> 7336</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R1T1_MASK                       UART0_D_R1T1_MASK</span></div><div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga9ae77e2a0f335113ae450295a927aafe"> 7337</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R1T1_SHIFT                      UART0_D_R1T1_SHIFT</span></div><div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5e511688ca9d65b6f298ecf4c9983f92"> 7338</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R2T2_MASK                       UART0_D_R2T2_MASK</span></div><div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga9c26b19d89d75331664cd34366569eaa"> 7339</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R2T2_SHIFT                      UART0_D_R2T2_SHIFT</span></div><div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga147acf9d25c9aed961994759b4a09adf"> 7340</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R3T3_MASK                       UART0_D_R3T3_MASK</span></div><div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga71795a0a7638b19ce28c042efd756c10"> 7341</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R3T3_SHIFT                      UART0_D_R3T3_SHIFT</span></div><div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4c58c78e1a9349104a0d2e4fb70fd84c"> 7342</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R4T4_MASK                       UART0_D_R4T4_MASK</span></div><div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab6c3b555bd24f99faf903fca53e04b11"> 7343</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R4T4_SHIFT                      UART0_D_R4T4_SHIFT</span></div><div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac7792e726a24f4d48b8c401c854dbfbe"> 7344</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R5T5_MASK                       UART0_D_R5T5_MASK</span></div><div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7dc8ab69f890eae57d8f33dd89bcae94"> 7345</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R5T5_SHIFT                      UART0_D_R5T5_SHIFT</span></div><div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf6bdbb0511877a1daf3a0f24949f04d7"> 7346</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R6T6_MASK                       UART0_D_R6T6_MASK</span></div><div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf522e3a2789a7bf0912c309036f2f3b7"> 7347</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R6T6_SHIFT                      UART0_D_R6T6_SHIFT</span></div><div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac4d9354f0bdb6c5e9eac60835c37bb0a"> 7348</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R7T7_MASK                       UART0_D_R7T7_MASK</span></div><div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab2a3957242355f16f9523cdba45c32b6"> 7349</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R7T7_SHIFT                      UART0_D_R7T7_SHIFT</span></div><div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga187ea00ba1985df3b626c8d88897d693"> 7350</a></span>&#160;<span class="preprocessor">#define UARTLP_MA1_MA_MASK                       UART0_MA1_MA_MASK</span></div><div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga62055de0c9859d4d9308b092e5fee5e9"> 7351</a></span>&#160;<span class="preprocessor">#define UARTLP_MA1_MA_SHIFT                      UART0_MA1_MA_SHIFT</span></div><div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae1c043e76d3e412ec723a033513ceac6"> 7352</a></span>&#160;<span class="preprocessor">#define UARTLP_MA1_MA(x)                         UART0_MA1_MA(x)</span></div><div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf7ea6dd269e7c9e321d53599db756e75"> 7353</a></span>&#160;<span class="preprocessor">#define UARTLP_MA2_MA_MASK                       UART0_MA2_MA_MASK</span></div><div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga85f77220a0349e3a2862f9d08f670133"> 7354</a></span>&#160;<span class="preprocessor">#define UARTLP_MA2_MA_SHIFT                      UART0_MA2_MA_SHIFT</span></div><div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga49450a92c02a7d5af71ec00dc7e8ab3f"> 7355</a></span>&#160;<span class="preprocessor">#define UARTLP_MA2_MA(x)                         UART0_MA2_MA(x)</span></div><div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac6bfd7069bc2ce77d0aff3aecdd3d330"> 7356</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_OSR_MASK                       UART0_C4_OSR_MASK</span></div><div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gafb1dd8f9e942cb49f32e0be294bee876"> 7357</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_OSR_SHIFT                      UART0_C4_OSR_SHIFT</span></div><div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa2d2ca8670df8b5afd119267a50ee9d7"> 7358</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_OSR(x)                         UART0_C4_OSR(x)</span></div><div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae6f095de7ec64e7c5f070cace84825f2"> 7359</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_M10_MASK                       UART0_C4_M10_MASK</span></div><div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5bf55e06cfac817fc0cc879b5bd8df17"> 7360</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_M10_SHIFT                      UART0_C4_M10_SHIFT</span></div><div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga90e33c5bb1be6d39e1d0f937253daf0b"> 7361</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN2_MASK                     UART0_C4_MAEN2_MASK</span></div><div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga9b129e14e5aac5ef9707937d91fd0046"> 7362</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN2_SHIFT                    UART0_C4_MAEN2_SHIFT</span></div><div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf8e8a31f6af1dbfe4e930d0c7bffe375"> 7363</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN1_MASK                     UART0_C4_MAEN1_MASK</span></div><div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0c83ed1dac8e50a43d52747f42b80a3d"> 7364</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN1_SHIFT                    UART0_C4_MAEN1_SHIFT</span></div><div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6c8f73a689a6c4d5d7425325b8c3bde2"> 7365</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_RESYNCDIS_MASK                 UART0_C5_RESYNCDIS_MASK</span></div><div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaff26147c2d7f8a45ddaa3d4ecb42343d"> 7366</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_RESYNCDIS_SHIFT                UART0_C5_RESYNCDIS_SHIFT</span></div><div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6b248448b3fc7bf345c7a75bec3b8aa3"> 7367</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_BOTHEDGE_MASK                  UART0_C5_BOTHEDGE_MASK</span></div><div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac6b4dfae8e6dc532807323db5e2e489c"> 7368</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_BOTHEDGE_SHIFT                 UART0_C5_BOTHEDGE_SHIFT</span></div><div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8b81dfd26f766f55a3c80110e5439652"> 7369</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_RDMAE_MASK                     UART0_C5_RDMAE_MASK</span></div><div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gabf5bb3ff2b944bfdbfd8b05f29c7b678"> 7370</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_RDMAE_SHIFT                    UART0_C5_RDMAE_SHIFT</span></div><div class="line"><a name="l07371"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7846766b042194a47ed511aa4114210e"> 7371</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_TDMAE_MASK                     UART0_C5_TDMAE_MASK</span></div><div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac2909b753be3968e0878180017501e56"> 7372</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_TDMAE_SHIFT                    UART0_C5_TDMAE_SHIFT</span></div><div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga1913c55fe9312bdb0414edc7553329f3"> 7373</a></span>&#160;<span class="preprocessor">#define UARTLP_BASE_PTRS                         UART0_BASE_PTRS</span></div><div class="line"><a name="l07374"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5c130a6f11de9f04a77b36fd61843e8f"> 7374</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_MASK                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gabf1111ccacc4104b2855c4f3851cbaa5"> 7375</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_SHIFT                 This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4b0d89f517528ab7c1d2fdefe4c863d8"> 7376</a></span>&#160;<span class="preprocessor">#define FPTA_BASE_PTR                            FGPIOA_BASE_PTR</span></div><div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga725ec21a43213bffe0aa484f7406bcf5"> 7377</a></span>&#160;<span class="preprocessor">#define FPTB_BASE_PTR                            FGPIOB_BASE_PTR</span></div><div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaed3b8398ebed63795f9ce57eb9a59097"> 7378</a></span>&#160;<span class="preprocessor">#define FPTC_BASE_PTR                            FGPIOC_BASE_PTR</span></div><div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gabaff6b055edb9ba703415d0473b92ca8"> 7379</a></span>&#160;<span class="preprocessor">#define FPTD_BASE_PTR                            FGPIOD_BASE_PTR</span></div><div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga191ce600c147c06111ecea5b3b0aa6fb"> 7380</a></span>&#160;<span class="preprocessor">#define FPTE_BASE_PTR                            FGPIOE_BASE_PTR</span></div><div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gadf98f6ee2bbfd42102e378a66b29b9ef"> 7381</a></span>&#160;<span class="preprocessor">#define PTA_BASE_PTR                             GPIOA_BASE_PTR</span></div><div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga59ab0f28e891ea28f152505ce2021747"> 7382</a></span>&#160;<span class="preprocessor">#define PTB_BASE_PTR                             GPIOB_BASE_PTR</span></div><div class="line"><a name="l07383"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaaa3dc05c2a51a960067e1de6863fd3dd"> 7383</a></span>&#160;<span class="preprocessor">#define PTC_BASE_PTR                             GPIOC_BASE_PTR</span></div><div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa61d2c33375f3becbae1353eee4c1317"> 7384</a></span>&#160;<span class="preprocessor">#define PTD_BASE_PTR                             GPIOD_BASE_PTR</span></div><div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa230685f72ad1540850ab8d12366775c"> 7385</a></span>&#160;<span class="preprocessor">#define PTE_BASE_PTR                             GPIOE_BASE_PTR</span></div><div class="line"><a name="l07386"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7e67471c208e3986c0cdd8e7e1319a30"> 7386</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga9965b5df5f4c6c8d3a1c8e89d03d9489"> 7387</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_SHIFT                   0</span></div><div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8ab1a05215cc61b33eac1d6c4b00b704"> 7388</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ISER_SETENA_SHIFT))&amp;NVIC_ISER_SETENA_MASK)</span></div><div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad8da511197e454095edbfeb501e8b2f5"> 7389</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga35b241c6ab2dbf18cf15503076dcb9a8"> 7390</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_SHIFT                   0</span></div><div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4b746f45cbda253f31cdf619a8ae2707"> 7391</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ICER_CLRENA_SHIFT))&amp;NVIC_ICER_CLRENA_MASK)</span></div><div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0dfd5e3a045907297c9dd71464796792"> 7392</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga67398055aa260b7d62bdcb6c7e1aa202"> 7393</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_SHIFT                  0</span></div><div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8487a7dbee7e52157a16bbe2a6501926"> 7394</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ISPR_SETPEND_SHIFT))&amp;NVIC_ISPR_SETPEND_MASK)</span></div><div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga16ce69a282193dc237cb2a889a314ad2"> 7395</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6391b14d641916849bb245233f7689c2"> 7396</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_SHIFT                  0</span></div><div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga447beed0a7c9d98f2e9100dc341ab8f5"> 7397</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ICPR_CLRPEND_SHIFT))&amp;NVIC_ICPR_CLRPEND_MASK)</span></div><div class="line"><a name="l07398"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6a9d815d101ddaba3b70efb7c0c0ec75"> 7398</a></span>&#160;<span class="preprocessor">#define INT_LPTimer                              INT_LPTMR0</span></div><div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4a9d8cc9adcc01e215bf64197844759b"> 7399</a></span>&#160;<span class="preprocessor">#define INT_LLW                                  INT_LLWU</span></div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols */</span></div><div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;</div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;</div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* #if !defined(MCU_MKL25Z4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;  <span class="comment">/* There is already included the same memory map. Check if it is compatible (has the same major version) */</span></div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="preprocessor">  #if (MCU_MEM_MAP_VERSION != 0x0100u)</span></div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="preprocessor">    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))</span></div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="preprocessor">      #warning There are included two not compatible versions of memory maps. Please check possible differences.</span></div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="preprocessor">  #endif </span><span class="comment">/* (MCU_MEM_MAP_VERSION != 0x0100u) */</span><span class="preprocessor"></span></div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(MCU_MKL25Z4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;</div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="comment">/* MKL25Z4.h, eof. */</span></div><div class="ttc" id="struct_m_t_b___mem_map_html_a457881b8a73ea9cece24db6cc5a2481b"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a457881b8a73ea9cece24db6cc5a2481b">MTB_MemMap::DEVICEARCH</a></div><div class="ttdeci">uint32_t DEVICEARCH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2849</div></div>
<div class="ttc" id="group___r_o_m___peripheral_html_ga443285c54b394d010d2dccd28607e4b4"><div class="ttname"><a href="group___r_o_m___peripheral.html#ga443285c54b394d010d2dccd28607e4b4">ROM_MemMapPtr</a></div><div class="ttdeci">struct ROM_MemMap * ROM_MemMapPtr</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html"><div class="ttname"><a href="struct_m_c_g___mem_map.html">MCG_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2496</div></div>
<div class="ttc" id="struct_t_p_m___mem_map_html_a4e5e7db73f5f5cf620fd18197bebf134"><div class="ttname"><a href="struct_t_p_m___mem_map.html#a4e5e7db73f5f5cf620fd18197bebf134">TPM_MemMap::CONF</a></div><div class="ttdeci">uint32_t CONF</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5917</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_aef7c15535415480c4d2ca4d7cc86deab"><div class="ttname"><a href="struct_a_d_c___mem_map.html#aef7c15535415480c4d2ca4d7cc86deab">ADC_MemMap::CLMS</a></div><div class="ttdeci">uint32_t CLMS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:209</div></div>
<div class="ttc" id="struct_p_o_r_t___mem_map_html_afad5aeb555260e7012ee2201815668a2"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html#afad5aeb555260e7012ee2201815668a2">PORT_MemMap::GPCHR</a></div><div class="ttdeci">uint32_t GPCHR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4230</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a98dc87068e86db23707f3f5d6192108c"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a98dc87068e86db23707f3f5d6192108c">UART_MemMap::BDH</a></div><div class="ttdeci">uint8_t BDH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6260</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a4c7ae6df8582f270aeacca029b051335"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a4c7ae6df8582f270aeacca029b051335">SIM_MemMap::SRVCOP</a></div><div class="ttdeci">uint32_t SRVCOP</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5219</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a9f5754479885a80651e6ce99ce44fbeb"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a9f5754479885a80651e6ce99ce44fbeb">SCB_MemMap::CCR</a></div><div class="ttdeci">uint32_t CCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5012</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a42ede28e876dcdb2ce2ddd730de0401e"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a42ede28e876dcdb2ce2ddd730de0401e">UART_MemMap::D</a></div><div class="ttdeci">uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6267</div></div>
<div class="ttc" id="struct_u_a_r_t0___mem_map_html"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html">UART0_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6491</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_a99308b5052058ad416c35ce9f82507f5"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a99308b5052058ad416c35ce9f82507f5">FTFA_MemMap::FPROT1</a></div><div class="ttdeci">uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1536</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dace8ab1008ceb40d3262356321ccd83d2"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dace8ab1008ceb40d3262356321ccd83d2">INT_Reserved20</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:115</div></div>
<div class="ttc" id="struct_t_p_m___mem_map_html_aba601a937c72cffd0da22ba83b8bafad"><div class="ttname"><a href="struct_t_p_m___mem_map.html#aba601a937c72cffd0da22ba83b8bafad">TPM_MemMap::CnV</a></div><div class="ttdeci">uint32_t CnV</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5912</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1">INT_PendableSrvReq</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:109</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dab2560332229d68f0ccbf449ba74bfe72"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab2560332229d68f0ccbf449ba74bfe72">INT_UART1</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:124</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_aa7e2c4b036de2b98b1b578b4e638978c"><div class="ttname"><a href="struct_s_c_b___mem_map.html#aa7e2c4b036de2b98b1b578b4e638978c">SCB_MemMap::SHPR3</a></div><div class="ttdeci">uint32_t SHPR3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5015</div></div>
<div class="ttc" id="group___t_p_m___peripheral_html_ga32147338cedc9904efff0d19b3a358ac"><div class="ttname"><a href="group___t_p_m___peripheral.html#ga32147338cedc9904efff0d19b3a358ac">TPM_MemMapPtr</a></div><div class="ttdeci">struct TPM_MemMap * TPM_MemMapPtr</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a92ef0513e19b2f5c6f57277430fdfc05"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a92ef0513e19b2f5c6f57277430fdfc05">USB_MemMap::USBTRC0</a></div><div class="ttdeci">uint8_t USBTRC0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6799</div></div>
<div class="ttc" id="group___l_p_t_m_r___peripheral_html_ga765226e2eeb35160c12820d4a2541320"><div class="ttname"><a href="group___l_p_t_m_r___peripheral.html#ga765226e2eeb35160c12820d4a2541320">LPTMR_MemMapPtr</a></div><div class="ttdeci">struct LPTMR_MemMap * LPTMR_MemMapPtr</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a377a3bd77416462f581c6f00f7abc263"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a377a3bd77416462f581c6f00f7abc263">USB_MemMap::OTGICR</a></div><div class="ttdeci">uint8_t OTGICR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6755</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a09975da0df19fff110854fe74d794536"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a09975da0df19fff110854fe74d794536">USB_MemMap::FRMNUML</a></div><div class="ttdeci">uint8_t FRMNUML</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6777</div></div>
<div class="ttc" id="struct_u_a_r_t0___mem_map_html_a27a49a6c655e704d26523617e326b4b2"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#a27a49a6c655e704d26523617e326b4b2">UART0_MemMap::MA1</a></div><div class="ttdeci">uint8_t MA1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6500</div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html_adba03f40e10aed5fc14d7ee0698aa6f2"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#adba03f40e10aed5fc14d7ee0698aa6f2">GPIO_MemMap::PCOR</a></div><div class="ttdeci">uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1755</div></div>
<div class="ttc" id="group___n_v___peripheral_html_ga9aac431b01e6b976f2f4e32409ab725f"><div class="ttname"><a href="group___n_v___peripheral.html#ga9aac431b01e6b976f2f4e32409ab725f">NV_MemMapPtr</a></div><div class="ttdeci">struct NV_MemMap * NV_MemMapPtr</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a599672d7e15a6f7a2b774a3b06e0e9cc"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a599672d7e15a6f7a2b774a3b06e0e9cc">SIM_MemMap::UIDMH</a></div><div class="ttdeci">uint32_t UIDMH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5214</div></div>
<div class="ttc" id="struct_sys_tick___mem_map_html_a9a64e88c06e0550ec009f2510db2bd58"><div class="ttname"><a href="struct_sys_tick___mem_map.html#a9a64e88c06e0550ec009f2510db2bd58">SysTick_MemMap::CVR</a></div><div class="ttdeci">uint32_t CVR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5798</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a3314de2ca1fccad1fe0411e61b2d282d"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a3314de2ca1fccad1fe0411e61b2d282d">RTC_MemMap::LR</a></div><div class="ttdeci">uint32_t LR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4837</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a36693d749fac8e3f218744ab5da5cda1"><div class="ttname"><a href="struct_n_v___mem_map.html#a36693d749fac8e3f218744ab5da5cda1">NV_MemMap::FPROT0</a></div><div class="ttdeci">uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3247</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a8286c9d870f31a089d95e6a2285fbe2f"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">UART_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6262</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html_adffd273f683cea4a7f0aecbf45b2ea84"><div class="ttname"><a href="struct_p_i_t___mem_map.html#adffd273f683cea4a7f0aecbf45b2ea84">PIT_MemMap::LDVAL</a></div><div class="ttdeci">uint32_t LDVAL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3980</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_ab5c5e8faa06a25a28d3ff1e9baa83550"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#ab5c5e8faa06a25a28d3ff1e9baa83550">FTFA_MemMap::FCNFG</a></div><div class="ttdeci">uint8_t FCNFG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1519</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a66ceabdaf0762f2f5935c87b80e0b246"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a66ceabdaf0762f2f5935c87b80e0b246">SCB_MemMap::ICSR</a></div><div class="ttdeci">uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5008</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html"><div class="ttname"><a href="struct_m_c_m___mem_map.html">MCM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2715</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da02a6e9215339c01f286ee3c35fde5d92"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da02a6e9215339c01f286ee3c35fde5d92">INT_Reserved5</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:100</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_ad4b7a9c387599f74d604a12eab7b3f8d"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#ad4b7a9c387599f74d604a12eab7b3f8d">FTFA_MemMap::FCCOB9</a></div><div class="ttdeci">uint8_t FCCOB9</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1532</div></div>
<div class="ttc" id="struct_r_o_m___mem_map_html_a5bb92c53c9f9ff95c2fa012895bb158e"><div class="ttname"><a href="struct_r_o_m___mem_map.html#a5bb92c53c9f9ff95c2fa012895bb158e">ROM_MemMap::PERIPHID4</a></div><div class="ttdeci">uint32_t PERIPHID4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4667</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3">INT_LVD_LVW</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:117</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a4951f828bd61ae3b9357b256b68cc980"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a4951f828bd61ae3b9357b256b68cc980">ADC_MemMap::CV1</a></div><div class="ttdeci">uint32_t CV1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:193</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_afd9792b1696c6e49b9e5185e1e3fc256"><div class="ttname"><a href="struct_a_d_c___mem_map.html#afd9792b1696c6e49b9e5185e1e3fc256">ADC_MemMap::CV2</a></div><div class="ttdeci">uint32_t CV2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:194</div></div>
<div class="ttc" id="group___m_t_b___peripheral_html_ga2d3d13148d5c08e92b1ad2eeb14342da"><div class="ttname"><a href="group___m_t_b___peripheral.html#ga2d3d13148d5c08e92b1ad2eeb14342da">MTB_MemMapPtr</a></div><div class="ttdeci">struct MTB_MemMap * MTB_MemMapPtr</div></div>
<div class="ttc" id="struct_f_g_p_i_o___mem_map_html_a2fc5ff57bdc9e1de4233930468cbf5e3"><div class="ttname"><a href="struct_f_g_p_i_o___mem_map.html#a2fc5ff57bdc9e1de4233930468cbf5e3">FGPIO_MemMap::PSOR</a></div><div class="ttdeci">uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1367</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a0fd6ec93b02d527aefd5261b50b1996c"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a0fd6ec93b02d527aefd5261b50b1996c">USB_MemMap::ADDR</a></div><div class="ttdeci">uint8_t ADDR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6773</div></div>
<div class="ttc" id="group___c_m_p___peripheral_html_ga6f5d370df3839e41b771c2d0b89cbb83"><div class="ttname"><a href="group___c_m_p___peripheral.html#ga6f5d370df3839e41b771c2d0b89cbb83">CMP_MemMapPtr</a></div><div class="ttdeci">struct CMP_MemMap * CMP_MemMapPtr</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_ae8d2d700d6a9735423a52a48a62b50b6"><div class="ttname"><a href="struct_s_c_b___mem_map.html#ae8d2d700d6a9735423a52a48a62b50b6">SCB_MemMap::DFSR</a></div><div class="ttdeci">uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5018</div></div>
<div class="ttc" id="struct_b_p___mem_map_html_a46667149a1f5fa643ce1b5e7d55d85fb"><div class="ttname"><a href="struct_b_p___mem_map.html#a46667149a1f5fa643ce1b5e7d55d85fb">BP_MemMap::CID0</a></div><div class="ttdeci">uint32_t CID0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:499</div></div>
<div class="ttc" id="struct_t_p_m___mem_map_html"><div class="ttname"><a href="struct_t_p_m___mem_map.html">TPM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5906</div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html_a4de933f720c069768296b4dc0a0f0499"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a4de933f720c069768296b4dc0a0f0499">DAC_MemMap::DATH</a></div><div class="ttdeci">uint8_t DATH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:852</div></div>
<div class="ttc" id="struct_n_v_i_c___mem_map_html_a60d6d4189f66d2ee451e0516db827fd1"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#a60d6d4189f66d2ee451e0516db827fd1">NVIC_MemMap::ICER</a></div><div class="ttdeci">uint32_t ICER</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3426</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a4aba1e2e56918ee06126ced3810264d4"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a4aba1e2e56918ee06126ced3810264d4">SIM_MemMap::SOPT1</a></div><div class="ttdeci">uint32_t SOPT1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5193</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_ab7110e88231d886d104697baee83f6f0"><div class="ttname"><a href="struct_u_s_b___mem_map.html#ab7110e88231d886d104697baee83f6f0">USB_MemMap::TOKEN</a></div><div class="ttdeci">uint8_t TOKEN</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6781</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a46dbb5345ab79894e02fafa7ba9d8523"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a46dbb5345ab79894e02fafa7ba9d8523">ADC_MemMap::CFG2</a></div><div class="ttdeci">uint32_t CFG2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:191</div></div>
<div class="ttc" id="group___p_o_r_t___peripheral_html_ga0e26bafb7c17808f90278627bcbcaf8c"><div class="ttname"><a href="group___p_o_r_t___peripheral.html#ga0e26bafb7c17808f90278627bcbcaf8c">PORT_MemMapPtr</a></div><div class="ttdeci">struct PORT_MemMap * PORT_MemMapPtr</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a05732d81c464fe278244a2027960ddc1"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a05732d81c464fe278244a2027960ddc1">SIM_MemMap::SDID</a></div><div class="ttdeci">uint32_t SDID</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5203</div></div>
<div class="ttc" id="struct_b_p___mem_map_html_a3451ba8427632b30ce7bbaf9e9aa37a4"><div class="ttname"><a href="struct_b_p___mem_map.html#a3451ba8427632b30ce7bbaf9e9aa37a4">BP_MemMap::CID2</a></div><div class="ttdeci">uint32_t CID2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:501</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_abad2f88a7959dce438cb27f7220e6280"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#abad2f88a7959dce438cb27f7220e6280">FTFA_MemMap::FSTAT</a></div><div class="ttdeci">uint8_t FSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1518</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_adff606be08a472231b4f9f5afd603bd6"><div class="ttname"><a href="struct_s_i_m___mem_map.html#adff606be08a472231b4f9f5afd603bd6">SIM_MemMap::SOPT5</a></div><div class="ttdeci">uint32_t SOPT5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5199</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_adfb9669bc3184da7e4b49c320970b1df"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#adfb9669bc3184da7e4b49c320970b1df">FTFA_MemMap::FPROT2</a></div><div class="ttdeci">uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1535</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_a3558a605337636043709e55b4bab69d6"><div class="ttname"><a href="struct_i2_c___mem_map.html#a3558a605337636043709e55b4bab69d6">I2C_MemMap::A1</a></div><div class="ttdeci">uint8_t A1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1905</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a1399484db9fbc995729c65d45e3b2557"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a1399484db9fbc995729c65d45e3b2557">ADC_MemMap::SC2</a></div><div class="ttdeci">uint32_t SC2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:195</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a901d99ca6830302e9bed1cfdac073c15"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a901d99ca6830302e9bed1cfdac073c15">LLWU_MemMap::PE3</a></div><div class="ttdeci">uint8_t PE3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2138</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a076d9aea70802056237207e2503e8a52"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a076d9aea70802056237207e2503e8a52">ADC_MemMap::SC1</a></div><div class="ttdeci">uint32_t SC1[2]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:189</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_aa99d50c9e64bf212c32cfde56465e569"><div class="ttname"><a href="struct_s_i_m___mem_map.html#aa99d50c9e64bf212c32cfde56465e569">SIM_MemMap::SOPT2</a></div><div class="ttdeci">uint32_t SOPT2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5196</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a64bf696a1420e91b19a0fc0b29311e5b"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a64bf696a1420e91b19a0fc0b29311e5b">MCG_MemMap::C6</a></div><div class="ttdeci">uint8_t C6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2502</div></div>
<div class="ttc" id="group___i2_c___peripheral_html_ga9902bc02a12982d0c37ec011b4dd89f0"><div class="ttname"><a href="group___i2_c___peripheral.html#ga9902bc02a12982d0c37ec011b4dd89f0">I2C_MemMapPtr</a></div><div class="ttdeci">struct I2C_MemMap * I2C_MemMapPtr</div></div>
<div class="ttc" id="struct_o_s_c___mem_map_html_a33c47d54cdd44fb7e84b19e407383748"><div class="ttname"><a href="struct_o_s_c___mem_map.html#a33c47d54cdd44fb7e84b19e407383748">OSC_MemMap::CR</a></div><div class="ttdeci">uint8_t CR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3884</div></div>
<div class="ttc" id="struct_u_a_r_t0___mem_map_html_a98dc87068e86db23707f3f5d6192108c"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#a98dc87068e86db23707f3f5d6192108c">UART0_MemMap::BDH</a></div><div class="ttdeci">uint8_t BDH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6492</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da9c073c2aa6112c4d99171ea097fef028"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da9c073c2aa6112c4d99171ea097fef028">INT_Reserved39</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:134</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47">INT_Reserved13</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:108</div></div>
<div class="ttc" id="struct_s_m_c___mem_map_html_a0e48ca7c949ba2fd2f9a29f153ee1245"><div class="ttname"><a href="struct_s_m_c___mem_map.html#a0e48ca7c949ba2fd2f9a29f153ee1245">SMC_MemMap::PMPROT</a></div><div class="ttdeci">uint8_t PMPROT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5522</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44">INT_RTC</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:131</div></div>
<div class="ttc" id="struct_r_o_m___mem_map_html_addf6cf7faa9485773a8f5ffd1d243667"><div class="ttname"><a href="struct_r_o_m___mem_map.html#addf6cf7faa9485773a8f5ffd1d243667">ROM_MemMap::PERIPHID1</a></div><div class="ttdeci">uint32_t PERIPHID1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4672</div></div>
<div class="ttc" id="struct_m_t_b___mem_map_html_a4140c1c606d0e7617563ac4c9fd8c450"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a4140c1c606d0e7617563ac4c9fd8c450">MTB_MemMap::AUTHSTAT</a></div><div class="ttdeci">uint32_t AUTHSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2848</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a3be6514ca3bd369fd0de9f8f49471179"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a3be6514ca3bd369fd0de9f8f49471179">DWT_MemMap::CTRL</a></div><div class="ttdeci">uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1265</div></div>
<div class="ttc" id="struct_l_p_t_m_r___mem_map_html"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html">LPTMR_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2377</div></div>
<div class="ttc" id="group___r_t_c___peripheral_html_gac92da66fe1171e5751505df29917b152"><div class="ttname"><a href="group___r_t_c___peripheral.html#gac92da66fe1171e5751505df29917b152">RTC_MemMapPtr</a></div><div class="ttdeci">struct RTC_MemMap * RTC_MemMapPtr</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_aa33a270057a47b918858749d81ff626c"><div class="ttname"><a href="struct_m_c_m___mem_map.html#aa33a270057a47b918858749d81ff626c">MCM_MemMap::PLACR</a></div><div class="ttdeci">uint32_t PLACR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2719</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_a823ae05fb120635d89873f52f521120f"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a823ae05fb120635d89873f52f521120f">FTFA_MemMap::FCCOB0</a></div><div class="ttdeci">uint8_t FCCOB0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1525</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_aad20077939fb7b9e145416f55028ea37"><div class="ttname"><a href="struct_t_s_i___mem_map.html#aad20077939fb7b9e145416f55028ea37">TSI_MemMap::DATA</a></div><div class="ttdeci">uint32_t DATA</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6123</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html"><div class="ttname"><a href="struct_r_t_c___mem_map.html">RTC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4830</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ae7642b2f08448a1bd463111a464f8e46"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ae7642b2f08448a1bd463111a464f8e46">DMA_MemMap::DSR_BCR</a></div><div class="ttdeci">uint32_t DSR_BCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:996</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a95133aaa5ed5ba8a03154f5fe270b84a"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a95133aaa5ed5ba8a03154f5fe270b84a">USB_MemMap::REV</a></div><div class="ttdeci">uint8_t REV</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6749</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_a93b5b2392197fc5d6806ef7d6c131068"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a93b5b2392197fc5d6806ef7d6c131068">MCM_MemMap::PLAMC</a></div><div class="ttdeci">uint16_t PLAMC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2718</div></div>
<div class="ttc" id="struct_r_c_m___mem_map_html"><div class="ttname"><a href="struct_r_c_m___mem_map.html">RCM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4541</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a280660e11655c843a6fae9d889b5cc41"><div class="ttname"><a href="struct_n_v___mem_map.html#a280660e11655c843a6fae9d889b5cc41">NV_MemMap::BACKKEY0</a></div><div class="ttdeci">uint8_t BACKKEY0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3239</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a994283cb179a11ded2d18c30c3710802"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a994283cb179a11ded2d18c30c3710802">MCG_MemMap::SC</a></div><div class="ttdeci">uint8_t SC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2505</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a71277aaa40be4473ac2521981f273bd3"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a71277aaa40be4473ac2521981f273bd3">ADC_MemMap::RESERVED_0</a></div><div class="ttdeci">uint8_t RESERVED_0[4]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:207</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a4efbf939e8f39accffa83b16f9607587"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a4efbf939e8f39accffa83b16f9607587">ADC_MemMap::CLM2</a></div><div class="ttdeci">uint32_t CLM2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:212</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a">INT_Reserved10</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:105</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_aef44b210af6af7cb40efdfd5469406c0"><div class="ttname"><a href="struct_m_c_g___mem_map.html#aef44b210af6af7cb40efdfd5469406c0">MCG_MemMap::S</a></div><div class="ttdeci">uint8_t S</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2503</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a9a53e49441f15ba5815fbffc87f2819f"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a9a53e49441f15ba5815fbffc87f2819f">RTC_MemMap::TCR</a></div><div class="ttdeci">uint32_t TCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4834</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da45c91289c03c8e8e65f1993cef955930"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da45c91289c03c8e8e65f1993cef955930">INT_RTC_Seconds</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:132</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___mem_map_html"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html">MTBDWT_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3055</div></div>
<div class="ttc" id="struct_m_t_b___mem_map_html_abae92c7b40f7130c62cdb81241fdd0e1"><div class="ttname"><a href="struct_m_t_b___mem_map.html#abae92c7b40f7130c62cdb81241fdd0e1">MTB_MemMap::LOCKSTAT</a></div><div class="ttdeci">uint32_t LOCKSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2847</div></div>
<div class="ttc" id="group___m_t_b_d_w_t___peripheral_html_ga8dd9bf791ed255926ccd995a6236caaf"><div class="ttname"><a href="group___m_t_b_d_w_t___peripheral.html#ga8dd9bf791ed255926ccd995a6236caaf">MTBDWT_MemMapPtr</a></div><div class="ttdeci">struct MTBDWT_MemMap * MTBDWT_MemMapPtr</div></div>
<div class="ttc" id="struct_b_p___mem_map_html_a89a2228208ede3f7821c62acc24817e7"><div class="ttname"><a href="struct_b_p___mem_map.html#a89a2228208ede3f7821c62acc24817e7">BP_MemMap::PID5</a></div><div class="ttdeci">uint32_t PID5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:492</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html"><div class="ttname"><a href="struct_d_m_a___mem_map.html">DMA_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:990</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_ae6694fb5a69483450401814d4d2aadae"><div class="ttname"><a href="struct_s_c_b___mem_map.html#ae6694fb5a69483450401814d4d2aadae">SCB_MemMap::SCR</a></div><div class="ttdeci">uint32_t SCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5011</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_afde3b60c25d0b8c0534a047e42c661f8"><div class="ttname"><a href="struct_i2_c___mem_map.html#afde3b60c25d0b8c0534a047e42c661f8">I2C_MemMap::SLTL</a></div><div class="ttdeci">uint8_t SLTL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1916</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d">INT_Initial_Stack_Pointer</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:95</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da33873092c070c6ab504f6d1ec97bc66b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da33873092c070c6ab504f6d1ec97bc66b">INT_TPM0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:128</div></div>
<div class="ttc" id="struct_p_m_c___mem_map_html_a63e1dd6700199a875c987cca4676b084"><div class="ttname"><a href="struct_p_m_c___mem_map.html#a63e1dd6700199a875c987cca4676b084">PMC_MemMap::LVDSC2</a></div><div class="ttdeci">uint8_t LVDSC2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4115</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a1013f00646e083a56b2b3151e74d1b45"><div class="ttname"><a href="struct_n_v___mem_map.html#a1013f00646e083a56b2b3151e74d1b45">NV_MemMap::BACKKEY6</a></div><div class="ttdeci">uint8_t BACKKEY6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3241</div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html_a8286c9d870f31a089d95e6a2285fbe2f"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">DAC_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:857</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da954936365723661e46781afd79c52492"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da954936365723661e46781afd79c52492">INT_FTFA</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:116</div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html_a6d8857d2ca1928bcedd1a83e93946aef"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a6d8857d2ca1928bcedd1a83e93946aef">GPIO_MemMap::PDOR</a></div><div class="ttdeci">uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1753</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a7a6da4448f48d914ac3eb2fa20fd01dc"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a7a6da4448f48d914ac3eb2fa20fd01dc">USB_MemMap::FRMNUMH</a></div><div class="ttdeci">uint8_t FRMNUMH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6779</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ab409d052e7a184d36b412e665a1e079a"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ab409d052e7a184d36b412e665a1e079a">DMA_MemMap::DAR</a></div><div class="ttdeci">uint32_t DAR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:994</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html_a2da67bf5ea0ee321d9a89500436061c6"><div class="ttname"><a href="struct_p_i_t___mem_map.html#a2da67bf5ea0ee321d9a89500436061c6">PIT_MemMap::LTMR64H</a></div><div class="ttdeci">uint32_t LTMR64H</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3976</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___peripheral_html_ga736ab5b1ed284b3b4fdb63010a576777"><div class="ttname"><a href="group___d_m_a_m_u_x___peripheral.html#ga736ab5b1ed284b3b4fdb63010a576777">DMAMUX_MemMapPtr</a></div><div class="ttdeci">struct DMAMUX_MemMap * DMAMUX_MemMapPtr</div></div>
<div class="ttc" id="struct_o_s_c___mem_map_html"><div class="ttname"><a href="struct_o_s_c___mem_map.html">OSC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3883</div></div>
<div class="ttc" id="struct_u_a_r_t0___mem_map_html_a328e95cb4deb2dd724cb8b26a5ab381b"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#a328e95cb4deb2dd724cb8b26a5ab381b">UART0_MemMap::C3</a></div><div class="ttdeci">uint8_t C3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6498</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html"><div class="ttname"><a href="struct_d_w_t___mem_map.html">DWT_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1264</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_a8286c9d870f31a089d95e6a2285fbe2f"><div class="ttname"><a href="struct_i2_c___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">I2C_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1907</div></div>
<div class="ttc" id="struct_core_debug___mem_map_html_a61a7cec8c03ae8b9fd1c90193ebe1f9f"><div class="ttname"><a href="struct_core_debug___mem_map.html#a61a7cec8c03ae8b9fd1c90193ebe1f9f">CoreDebug_MemMap::base_DEMCR</a></div><div class="ttdeci">uint32_t base_DEMCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:765</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_acdf8ac8ab339152eaed13f4eca300aa5"><div class="ttname"><a href="struct_m_c_g___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">MCG_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2498</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_acdf8ac8ab339152eaed13f4eca300aa5"><div class="ttname"><a href="struct_i2_c___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">I2C_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1910</div></div>
<div class="ttc" id="struct_l_p_t_m_r___mem_map_html_a2077b5eef950a2fc28defcc74f06a6c0"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html#a2077b5eef950a2fc28defcc74f06a6c0">LPTMR_MemMap::CNR</a></div><div class="ttdeci">uint32_t CNR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2381</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_aeaf517a97bec32fa35a10e97fdff08be"><div class="ttname"><a href="struct_m_c_g___mem_map.html#aeaf517a97bec32fa35a10e97fdff08be">MCG_MemMap::C10</a></div><div class="ttdeci">uint8_t C10</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2512</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a860bd4a06778c731727adeb26d0b62f1"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a860bd4a06778c731727adeb26d0b62f1">LLWU_MemMap::PE2</a></div><div class="ttdeci">uint8_t PE2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2137</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4">INT_Reserved9</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:104</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a548bbc722cef80f7bc9624f1309964c1"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a548bbc722cef80f7bc9624f1309964c1">SIM_MemMap::FCFG2</a></div><div class="ttdeci">uint32_t FCFG2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5212</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_a098678952099a9d95ceb16bf591db8e4"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a098678952099a9d95ceb16bf591db8e4">FTFA_MemMap::FCCOB8</a></div><div class="ttdeci">uint8_t FCCOB8</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1533</div></div>
<div class="ttc" id="struct_n_v_i_c___mem_map_html"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html">NVIC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3423</div></div>
<div class="ttc" id="struct_n_v___mem_map_html"><div class="ttname"><a href="struct_n_v___mem_map.html">NV_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3235</div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html_a37eee18eef001998403709bf78f4a33d"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a37eee18eef001998403709bf78f4a33d">GPIO_MemMap::PDDR</a></div><div class="ttdeci">uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1758</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html_a08ca8a896322049f4b82825f4b0ba6ee"><div class="ttname"><a href="struct_p_i_t___mem_map.html#a08ca8a896322049f4b82825f4b0ba6ee">PIT_MemMap::TCTRL</a></div><div class="ttdeci">uint32_t TCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3982</div></div>
<div class="ttc" id="group___f_g_p_i_o___peripheral_html_gaeed3beeb5e5c99ae5b0e404b21466e55"><div class="ttname"><a href="group___f_g_p_i_o___peripheral.html#gaeed3beeb5e5c99ae5b0e404b21466e55">FGPIO_MemMapPtr</a></div><div class="ttdeci">struct FGPIO_MemMap * FGPIO_MemMapPtr</div></div>
<div class="ttc" id="struct_core_debug___mem_map_html_af7ac245a8dc5badd325e2a79d5e926b5"><div class="ttname"><a href="struct_core_debug___mem_map.html#af7ac245a8dc5badd325e2a79d5e926b5">CoreDebug_MemMap::base_DHCSR_Read</a></div><div class="ttdeci">uint32_t base_DHCSR_Read</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:760</div></div>
<div class="ttc" id="struct_sys_tick___mem_map_html_a46baf65a2506b0376fe5d5e76576817e"><div class="ttname"><a href="struct_sys_tick___mem_map.html#a46baf65a2506b0376fe5d5e76576817e">SysTick_MemMap::RVR</a></div><div class="ttdeci">uint32_t RVR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5797</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html">FTFA_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1517</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_aef44b210af6af7cb40efdfd5469406c0"><div class="ttname"><a href="struct_i2_c___mem_map.html#aef44b210af6af7cb40efdfd5469406c0">I2C_MemMap::S</a></div><div class="ttdeci">uint8_t S</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1908</div></div>
<div class="ttc" id="struct_m_t_b___mem_map_html_a0ac5ad9012eeb1338d251d4fbf72dffb"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a0ac5ad9012eeb1338d251d4fbf72dffb">MTB_MemMap::MODECTRL</a></div><div class="ttdeci">uint32_t MODECTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2841</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a7442554ca5dc002527eb44b050e5979e"><div class="ttname"><a href="struct_n_v___mem_map.html#a7442554ca5dc002527eb44b050e5979e">NV_MemMap::BACKKEY5</a></div><div class="ttdeci">uint8_t BACKKEY5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3242</div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html_a2a8b6ad3b774b37fcdf9a0f04f56e43b"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a2a8b6ad3b774b37fcdf9a0f04f56e43b">GPIO_MemMap::PTOR</a></div><div class="ttdeci">uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1756</div></div>
<div class="ttc" id="struct_u_a_r_t0___mem_map_html_a42ede28e876dcdb2ce2ddd730de0401e"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#a42ede28e876dcdb2ce2ddd730de0401e">UART0_MemMap::D</a></div><div class="ttdeci">uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6499</div></div>
<div class="ttc" id="struct_b_p___mem_map_html_a8c56863ae2fd45dbee06b0ba0c7c17c7"><div class="ttname"><a href="struct_b_p___mem_map.html#a8c56863ae2fd45dbee06b0ba0c7c17c7">BP_MemMap::PID2</a></div><div class="ttdeci">uint32_t PID2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:497</div></div>
<div class="ttc" id="group___u_a_r_t___peripheral_html_ga306cf44b593fadbb29a065f42e3f68f0"><div class="ttname"><a href="group___u_a_r_t___peripheral.html#ga306cf44b593fadbb29a065f42e3f68f0">UART_MemMapPtr</a></div><div class="ttdeci">struct UART_MemMap * UART_MemMapPtr</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html_af56425bca4f0078ab391a3e623073ce1"><div class="ttname"><a href="struct_p_i_t___mem_map.html#af56425bca4f0078ab391a3e623073ce1">PIT_MemMap::CVAL</a></div><div class="ttdeci">uint32_t CVAL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3981</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a7ae9332fda80dd2a8e8f6bbe7402f04e"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a7ae9332fda80dd2a8e8f6bbe7402f04e">MCG_MemMap::ATCVH</a></div><div class="ttdeci">uint8_t ATCVH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2507</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_ac0242981a4c4bd9ccd00b67970943978"><div class="ttname"><a href="struct_m_c_g___mem_map.html#ac0242981a4c4bd9ccd00b67970943978">MCG_MemMap::C5</a></div><div class="ttdeci">uint8_t C5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2501</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_a48949110e9f7763216965bf0eef8dec2"><div class="ttname"><a href="struct_s_p_i___mem_map.html#a48949110e9f7763216965bf0eef8dec2">SPI_MemMap::BR</a></div><div class="ttdeci">uint8_t BR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5639</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_ad136314504ac1baf93f6254b0ac13ee6"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#ad136314504ac1baf93f6254b0ac13ee6">FTFA_MemMap::FOPT</a></div><div class="ttdeci">uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1521</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html_a99ca085350eab8581351ff32448cde09"><div class="ttname"><a href="struct_p_i_t___mem_map.html#a99ca085350eab8581351ff32448cde09">PIT_MemMap::TFLG</a></div><div class="ttdeci">uint32_t TFLG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3983</div></div>
<div class="ttc" id="struct_b_p___mem_map_html_a769a58cfc13da35629a0e87f06abf754"><div class="ttname"><a href="struct_b_p___mem_map.html#a769a58cfc13da35629a0e87f06abf754">BP_MemMap::PID0</a></div><div class="ttdeci">uint32_t PID0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:495</div></div>
<div class="ttc" id="struct_f_g_p_i_o___mem_map_html_a37eee18eef001998403709bf78f4a33d"><div class="ttname"><a href="struct_f_g_p_i_o___mem_map.html#a37eee18eef001998403709bf78f4a33d">FGPIO_MemMap::PDDR</a></div><div class="ttdeci">uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1371</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da606f11e6168d731627c64643bc513fea"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da606f11e6168d731627c64643bc513fea">INT_DMA3</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:114</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_aef44b210af6af7cb40efdfd5469406c0"><div class="ttname"><a href="struct_s_p_i___mem_map.html#aef44b210af6af7cb40efdfd5469406c0">SPI_MemMap::S</a></div><div class="ttdeci">uint8_t S</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5640</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6">INT_CMP0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:127</div></div>
<div class="ttc" id="struct_p_o_r_t___mem_map_html"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html">PORT_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4227</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a711a77940dfc60f1b1990ea745cb3429"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a711a77940dfc60f1b1990ea745cb3429">USB_MemMap::BDTPAGE2</a></div><div class="ttdeci">uint8_t BDTPAGE2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6785</div></div>
<div class="ttc" id="struct_b_p___mem_map_html_afbf6d9cf2860db9747fe2490f0a52bc9"><div class="ttname"><a href="struct_b_p___mem_map.html#afbf6d9cf2860db9747fe2490f0a52bc9">BP_MemMap::PID6</a></div><div class="ttdeci">uint32_t PID6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:493</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___mem_map_html_a6efc9cce972933a09ad4baee83a38ac3"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#a6efc9cce972933a09ad4baee83a38ac3">MTBDWT_MemMap::TBCTRL</a></div><div class="ttdeci">uint32_t TBCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3065</div></div>
<div class="ttc" id="struct_u_a_r_t0___mem_map_html_ae31ec5a78a5d91e855af347b60fee8b8"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#ae31ec5a78a5d91e855af347b60fee8b8">UART0_MemMap::BDL</a></div><div class="ttdeci">uint8_t BDL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6493</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a9ecb3242c606bc219190b4cb4f64600f"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a9ecb3242c606bc219190b4cb4f64600f">UART_MemMap::C4</a></div><div class="ttdeci">uint8_t C4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6268</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59">INT_TSI0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:137</div></div>
<div class="ttc" id="struct_s_m_c___mem_map_html_acc989af655daf69d506fde822f207e0c"><div class="ttname"><a href="struct_s_m_c___mem_map.html#acc989af655daf69d506fde822f207e0c">SMC_MemMap::PMCTRL</a></div><div class="ttdeci">uint8_t PMCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5523</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a74cbe8b1b307a4c6bde8204cadc843d8"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a74cbe8b1b307a4c6bde8204cadc843d8">LLWU_MemMap::F3</a></div><div class="ttdeci">uint8_t F3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2143</div></div>
<div class="ttc" id="struct_m_t_b___mem_map_html_aa18cd97b47bac5b1af2e21151a28fce1"><div class="ttname"><a href="struct_m_t_b___mem_map.html#aa18cd97b47bac5b1af2e21151a28fce1">MTB_MemMap::MASTER</a></div><div class="ttdeci">uint32_t MASTER</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2837</div></div>
<div class="ttc" id="struct_b_p___mem_map_html_a6e66209ba976b8d677c86ee05f0ee2fa"><div class="ttname"><a href="struct_b_p___mem_map.html#a6e66209ba976b8d677c86ee05f0ee2fa">BP_MemMap::PID1</a></div><div class="ttdeci">uint32_t PID1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:496</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d">INT_SysTick</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:110</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a328e95cb4deb2dd724cb8b26a5ab381b"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a328e95cb4deb2dd724cb8b26a5ab381b">MCG_MemMap::C3</a></div><div class="ttdeci">uint8_t C3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2499</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_acac4a93dc04aede7fd824d16b6810a45"><div class="ttname"><a href="struct_a_d_c___mem_map.html#acac4a93dc04aede7fd824d16b6810a45">ADC_MemMap::CLPD</a></div><div class="ttdeci">uint32_t CLPD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:200</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_ae56d33007aecc902d1394c2adca212af"><div class="ttname"><a href="struct_s_i_m___mem_map.html#ae56d33007aecc902d1394c2adca212af">SIM_MemMap::CLKDIV1</a></div><div class="ttdeci">uint32_t CLKDIV1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5209</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a1e5baee14946bb64bd1e68e481f6d6b0"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a1e5baee14946bb64bd1e68e481f6d6b0">SCB_MemMap::CPUID</a></div><div class="ttdeci">uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5007</div></div>
<div class="ttc" id="group___s_m_c___peripheral_html_ga763f87a6b8ebab7acb6dde639e6a47c7"><div class="ttname"><a href="group___s_m_c___peripheral.html#ga763f87a6b8ebab7acb6dde639e6a47c7">SMC_MemMapPtr</a></div><div class="ttdeci">struct SMC_MemMap * SMC_MemMapPtr</div></div>
<div class="ttc" id="struct_u_a_r_t0___mem_map_html_a61370495fe05fc15ca074ec7a5c2d99f"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#a61370495fe05fc15ca074ec7a5c2d99f">UART0_MemMap::S1</a></div><div class="ttdeci">uint8_t S1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6496</div></div>
<div class="ttc" id="group___g_p_i_o___peripheral_html_ga31c1eddda45aa085f51142987e05ada5"><div class="ttname"><a href="group___g_p_i_o___peripheral.html#ga31c1eddda45aa085f51142987e05ada5">GPIO_MemMapPtr</a></div><div class="ttdeci">struct GPIO_MemMap * GPIO_MemMapPtr</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a811b861e1df65459f3a67a73255cc96b"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a811b861e1df65459f3a67a73255cc96b">ADC_MemMap::SC3</a></div><div class="ttdeci">uint32_t SC3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:196</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a846cc51f8b255a74920d53c497e690ee"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a846cc51f8b255a74920d53c497e690ee">ADC_MemMap::CLM1</a></div><div class="ttdeci">uint32_t CLM1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:213</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dabe538bd61a267433afda67fdf3cd887e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabe538bd61a267433afda67fdf3cd887e">INT_Reserved12</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:107</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___mem_map_html_aa736d6fbfbc7e051f6a2caadd4f17b8f"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#aa736d6fbfbc7e051f6a2caadd4f17b8f">MTBDWT_MemMap::DEVICETYPID</a></div><div class="ttdeci">uint32_t DEVICETYPID</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3068</div></div>
<div class="ttc" id="struct_l_p_t_m_r___mem_map_html_a72127a2e703db8406742669d5cbd7f90"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html#a72127a2e703db8406742669d5cbd7f90">LPTMR_MemMap::PSR</a></div><div class="ttdeci">uint32_t PSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2379</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_af12ff3314d98e240d839662ea10c7efb"><div class="ttname"><a href="struct_u_s_b___mem_map.html#af12ff3314d98e240d839662ea10c7efb">USB_MemMap::BDTPAGE3</a></div><div class="ttdeci">uint8_t BDTPAGE3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6787</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a679d092c2b3e0582861947b4351e5354"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a679d092c2b3e0582861947b4351e5354">USB_MemMap::BDTPAGE1</a></div><div class="ttdeci">uint8_t BDTPAGE1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6775</div></div>
<div class="ttc" id="struct_u_a_r_t0___mem_map_html_a8286c9d870f31a089d95e6a2285fbe2f"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">UART0_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6494</div></div>
<div class="ttc" id="struct_sys_tick___mem_map_html_a95f06de3371ee421b89d4be2aae51561"><div class="ttname"><a href="struct_sys_tick___mem_map.html#a95f06de3371ee421b89d4be2aae51561">SysTick_MemMap::CALIB</a></div><div class="ttdeci">uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5799</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_ae622490033273b25b5ba0e17600368cd"><div class="ttname"><a href="struct_s_i_m___mem_map.html#ae622490033273b25b5ba0e17600368cd">SIM_MemMap::SCGC5</a></div><div class="ttdeci">uint32_t SCGC5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5206</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ab05c59171a0798d67bac0442294ace5c"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ab05c59171a0798d67bac0442294ace5c">ADC_MemMap::CLPS</a></div><div class="ttdeci">uint32_t CLPS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:201</div></div>
<div class="ttc" id="struct_m_t_b___mem_map_html_aaa2f8b529d9bf3e3bb5bab8c8b073ead"><div class="ttname"><a href="struct_m_t_b___mem_map.html#aaa2f8b529d9bf3e3bb5bab8c8b073ead">MTB_MemMap::BASE</a></div><div class="ttdeci">uint32_t BASE</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2839</div></div>
<div class="ttc" id="group___f_t_f_a___peripheral_html_ga49d048bbeb55a090a5ecfe86ff767884"><div class="ttname"><a href="group___f_t_f_a___peripheral.html#ga49d048bbeb55a090a5ecfe86ff767884">FTFA_MemMapPtr</a></div><div class="ttdeci">struct FTFA_MemMap * FTFA_MemMapPtr</div></div>
<div class="ttc" id="struct_m_t_b___mem_map_html_ad35a23bd184366d37228829c33d5bda6"><div class="ttname"><a href="struct_m_t_b___mem_map.html#ad35a23bd184366d37228829c33d5bda6">MTB_MemMap::DEVICECFG</a></div><div class="ttdeci">uint32_t DEVICECFG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2851</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_aabb6b7677f7a0a50ce6fae3b63eb943d"><div class="ttname"><a href="struct_s_c_b___mem_map.html#aabb6b7677f7a0a50ce6fae3b63eb943d">SCB_MemMap::SHCSR</a></div><div class="ttdeci">uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5016</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_af43b800cd7ef121b64ecb21279141911"><div class="ttname"><a href="struct_m_c_g___mem_map.html#af43b800cd7ef121b64ecb21279141911">MCG_MemMap::C7</a></div><div class="ttdeci">uint8_t C7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2509</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_af2053cd193b25e18e6a76a1c0e7fcdd2"><div class="ttname"><a href="struct_t_s_i___mem_map.html#af2053cd193b25e18e6a76a1c0e7fcdd2">TSI_MemMap::GENCS</a></div><div class="ttdeci">uint32_t GENCS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6122</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a64450733d1755c38f9466f948ed168c5"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a64450733d1755c38f9466f948ed168c5">ADC_MemMap::CLP1</a></div><div class="ttdeci">uint32_t CLP1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:205</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a418c1814b43ee98065383e8270708b5e"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a418c1814b43ee98065383e8270708b5e">USB_MemMap::OTGISTAT</a></div><div class="ttdeci">uint8_t OTGISTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6753</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a1f5db2936f79213669c994319c80201b"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a1f5db2936f79213669c994319c80201b">USB_MemMap::ISTAT</a></div><div class="ttdeci">uint8_t ISTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6761</div></div>
<div class="ttc" id="struct_p_o_r_t___mem_map_html_a6e7a9e797813e20f3c1719d92158e1c9"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html#a6e7a9e797813e20f3c1719d92158e1c9">PORT_MemMap::GPCLR</a></div><div class="ttdeci">uint32_t GPCLR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4229</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a6c5912b64c4f9c6ea6bc484cfa4aeb46"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a6c5912b64c4f9c6ea6bc484cfa4aeb46">USB_MemMap::ERRSTAT</a></div><div class="ttdeci">uint8_t ERRSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6765</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_aeb7e65b1b97a537240956a7f7b1a99bf"><div class="ttname"><a href="struct_u_s_b___mem_map.html#aeb7e65b1b97a537240956a7f7b1a99bf">USB_MemMap::ERREN</a></div><div class="ttdeci">uint8_t ERREN</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6767</div></div>
<div class="ttc" id="struct_b_p___mem_map_html_acf224ed0d83cc1ae7b8492c6cd79e5dd"><div class="ttname"><a href="struct_b_p___mem_map.html#acf224ed0d83cc1ae7b8492c6cd79e5dd">BP_MemMap::PID3</a></div><div class="ttdeci">uint32_t PID3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:498</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html"><div class="ttname"><a href="struct_s_p_i___mem_map.html">SPI_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5636</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_af5870cd3bcb5d883764ea82b8e603a85"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#af5870cd3bcb5d883764ea82b8e603a85">FTFA_MemMap::FCCOB5</a></div><div class="ttdeci">uint8_t FCCOB5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1528</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a917f361e89fd45e7bf2e7733fda76f86"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a917f361e89fd45e7bf2e7733fda76f86">ADC_MemMap::OFS</a></div><div class="ttdeci">uint32_t OFS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:197</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___mem_map_html_a33f6052ebf71e72af18f19c6edadafc4"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#a33f6052ebf71e72af18f19c6edadafc4">MTBDWT_MemMap::MASK</a></div><div class="ttdeci">uint32_t MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3060</div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html_ae5069d9ba4618ae45636fcb5b2061169"><div class="ttname"><a href="struct_c_m_p___mem_map.html#ae5069d9ba4618ae45636fcb5b2061169">CMP_MemMap::MUXCR</a></div><div class="ttdeci">uint8_t MUXCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:614</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a694d344ab54e43fa5ce23e1aeae4069a"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a694d344ab54e43fa5ce23e1aeae4069a">USB_MemMap::IDCOMP</a></div><div class="ttdeci">uint8_t IDCOMP</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6747</div></div>
<div class="ttc" id="struct_m_t_b___mem_map_html_a64be91040ad6f82ba46ef20d9f4f9dcf"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a64be91040ad6f82ba46ef20d9f4f9dcf">MTB_MemMap::TAGSET</a></div><div class="ttdeci">uint32_t TAGSET</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2843</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html"><div class="ttname"><a href="struct_u_s_b___mem_map.html">USB_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6744</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a9f71dcd898faa75d4e2d1e8cace3882f"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a9f71dcd898faa75d4e2d1e8cace3882f">DMA_MemMap::SAR</a></div><div class="ttdeci">uint32_t SAR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:993</div></div>
<div class="ttc" id="struct_r_o_m___mem_map_html"><div class="ttname"><a href="struct_r_o_m___mem_map.html">ROM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4662</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da0f47f98fbebae9d71aa1841e00d2bf3a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0f47f98fbebae9d71aa1841e00d2bf3a">INT_Reserved4</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:99</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a99308b5052058ad416c35ce9f82507f5"><div class="ttname"><a href="struct_n_v___mem_map.html#a99308b5052058ad416c35ce9f82507f5">NV_MemMap::FPROT1</a></div><div class="ttdeci">uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3246</div></div>
<div class="ttc" id="group___n_v_i_c___peripheral_html_ga685d87c766bb24fb3330aa8cc48fa0e7"><div class="ttname"><a href="group___n_v_i_c___peripheral.html#ga685d87c766bb24fb3330aa8cc48fa0e7">NVIC_MemMapPtr</a></div><div class="ttdeci">struct NVIC_MemMap * NVIC_MemMapPtr</div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html_a88317928f6b49bb03517258dd5fd5423"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a88317928f6b49bb03517258dd5fd5423">DAC_MemMap::C0</a></div><div class="ttdeci">uint8_t C0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:856</div></div>
<div class="ttc" id="struct_p_m_c___mem_map_html_a9786fdb50c1bad04aedb8b090e2eaddf"><div class="ttname"><a href="struct_p_m_c___mem_map.html#a9786fdb50c1bad04aedb8b090e2eaddf">PMC_MemMap::REGSC</a></div><div class="ttdeci">uint8_t REGSC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4116</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a3b00df5dfe47159247af492db046dd07"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a3b00df5dfe47159247af492db046dd07">MCG_MemMap::C8</a></div><div class="ttdeci">uint8_t C8</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2510</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef">INT_SPI0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:121</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_aed0c64fe289bde02ca6493b1be2f4154"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#aed0c64fe289bde02ca6493b1be2f4154">FTFA_MemMap::FCCOB7</a></div><div class="ttdeci">uint8_t FCCOB7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1526</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a7c43ef6579145dec9eea84491cdee65e"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a7c43ef6579145dec9eea84491cdee65e">LLWU_MemMap::FILT1</a></div><div class="ttdeci">uint8_t FILT1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2144</div></div>
<div class="ttc" id="struct_n_v_i_c___mem_map_html_a2dcec5c8c1f5ce5c6121b5b718b1b685"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#a2dcec5c8c1f5ce5c6121b5b718b1b685">NVIC_MemMap::ICPR</a></div><div class="ttdeci">uint32_t ICPR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3430</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_af90a61467080255b062e7a3ed7179e3a"><div class="ttname"><a href="struct_u_s_b___mem_map.html#af90a61467080255b062e7a3ed7179e3a">USB_MemMap::PERID</a></div><div class="ttdeci">uint8_t PERID</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6745</div></div>
<div class="ttc" id="struct_m_t_b___mem_map_html_aa736d6fbfbc7e051f6a2caadd4f17b8f"><div class="ttname"><a href="struct_m_t_b___mem_map.html#aa736d6fbfbc7e051f6a2caadd4f17b8f">MTB_MemMap::DEVICETYPID</a></div><div class="ttdeci">uint32_t DEVICETYPID</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2852</div></div>
<div class="ttc" id="struct_u_a_r_t0___mem_map_html_ac0242981a4c4bd9ccd00b67970943978"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#ac0242981a4c4bd9ccd00b67970943978">UART0_MemMap::C5</a></div><div class="ttdeci">uint8_t C5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6503</div></div>
<div class="ttc" id="struct_m_t_b___mem_map_html_a85ddf0cc839ca195bad64336b6a86123"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a85ddf0cc839ca195bad64336b6a86123">MTB_MemMap::LOCKACCESS</a></div><div class="ttdeci">uint32_t LOCKACCESS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2846</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_a4c7b35caf2d96b1c13a8cb7e15445dcb"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a4c7b35caf2d96b1c13a8cb7e15445dcb">FTFA_MemMap::FSEC</a></div><div class="ttdeci">uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1520</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_ae31ec5a78a5d91e855af347b60fee8b8"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#ae31ec5a78a5d91e855af347b60fee8b8">UART_MemMap::BDL</a></div><div class="ttdeci">uint8_t BDL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6261</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_aadc0a60c45854df3d46a33790759ef5f"><div class="ttname"><a href="struct_a_d_c___mem_map.html#aadc0a60c45854df3d46a33790759ef5f">ADC_MemMap::CLM3</a></div><div class="ttdeci">uint32_t CLM3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:211</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_ae6b85b91f6d924aaa37833060797256e"><div class="ttname"><a href="struct_i2_c___mem_map.html#ae6b85b91f6d924aaa37833060797256e">I2C_MemMap::RA</a></div><div class="ttdeci">uint8_t RA</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1912</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_aee7123ada2dcba294b1f26615f2cc689"><div class="ttname"><a href="struct_s_i_m___mem_map.html#aee7123ada2dcba294b1f26615f2cc689">SIM_MemMap::SCGC6</a></div><div class="ttdeci">uint32_t SCGC6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5207</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html"><div class="ttname"><a href="struct_a_d_c___mem_map.html">ADC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:188</div></div>
<div class="ttc" id="group___d_w_t___peripheral_html_ga8a09a1b28d871c18ae8c69f67af6d573"><div class="ttname"><a href="group___d_w_t___peripheral.html#ga8a09a1b28d871c18ae8c69f67af6d573">DWT_MemMapPtr</a></div><div class="ttdeci">struct DWT_MemMap * DWT_MemMapPtr</div></div>
<div class="ttc" id="struct_b_p___mem_map_html_a4b742da36aa92236a876883d225769d9"><div class="ttname"><a href="struct_b_p___mem_map.html#a4b742da36aa92236a876883d225769d9">BP_MemMap::PID4</a></div><div class="ttdeci">uint32_t PID4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:491</div></div>
<div class="ttc" id="struct_r_c_m___mem_map_html_a17104acf49b7e08ee75c675987528f92"><div class="ttname"><a href="struct_r_c_m___mem_map.html#a17104acf49b7e08ee75c675987528f92">RCM_MemMap::SRS1</a></div><div class="ttdeci">uint8_t SRS1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4543</div></div>
<div class="ttc" id="struct_t_p_m___mem_map_html_af69e08c8d2a99f6e1215f653135e5587"><div class="ttname"><a href="struct_t_p_m___mem_map.html#af69e08c8d2a99f6e1215f653135e5587">TPM_MemMap::CnSC</a></div><div class="ttdeci">uint32_t CnSC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5911</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a86826ed1a54abd232a0ce7a4bc81201b"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a86826ed1a54abd232a0ce7a4bc81201b">DMA_MemMap::DCR</a></div><div class="ttdeci">uint32_t DCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1002</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_adfb9669bc3184da7e4b49c320970b1df"><div class="ttname"><a href="struct_n_v___mem_map.html#adfb9669bc3184da7e4b49c320970b1df">NV_MemMap::FPROT2</a></div><div class="ttdeci">uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3245</div></div>
<div class="ttc" id="struct_core_debug___mem_map_html"><div class="ttname"><a href="struct_core_debug___mem_map.html">CoreDebug_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:758</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_aead273022ba55e043f5e0a81d9c5b7c8"><div class="ttname"><a href="struct_a_d_c___mem_map.html#aead273022ba55e043f5e0a81d9c5b7c8">ADC_MemMap::CLM4</a></div><div class="ttdeci">uint32_t CLM4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:210</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a">INT_DAC0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:136</div></div>
<div class="ttc" id="struct_l_p_t_m_r___mem_map_html_aed876cad34a09b6c41e897664f2a1031"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html#aed876cad34a09b6c41e897664f2a1031">LPTMR_MemMap::CMR</a></div><div class="ttdeci">uint32_t CMR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2380</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ac87ddc65facdf3933d71e874b9275745"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ac87ddc65facdf3933d71e874b9275745">ADC_MemMap::MG</a></div><div class="ttdeci">uint32_t MG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:199</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a61370495fe05fc15ca074ec7a5c2d99f"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a61370495fe05fc15ca074ec7a5c2d99f">UART_MemMap::S1</a></div><div class="ttdeci">uint8_t S1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6264</div></div>
<div class="ttc" id="struct_m_t_b___mem_map_html_a2cd67baaacfdc2b6a991ed2099abd6cd"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a2cd67baaacfdc2b6a991ed2099abd6cd">MTB_MemMap::POSITION</a></div><div class="ttdeci">uint32_t POSITION</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2836</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a">INT_PORTA</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:141</div></div>
<div class="ttc" id="struct_core_debug___mem_map_html_a033962700f14389a6ecb3282097e4308"><div class="ttname"><a href="struct_core_debug___mem_map.html#a033962700f14389a6ecb3282097e4308">CoreDebug_MemMap::base_DHCSR_Write</a></div><div class="ttdeci">uint32_t base_DHCSR_Write</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:761</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_a48976ea549cc3a304a04666888b266a3"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a48976ea549cc3a304a04666888b266a3">FTFA_MemMap::FCCOBB</a></div><div class="ttdeci">uint8_t FCCOBB</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1530</div></div>
<div class="ttc" id="struct_r_o_m___mem_map_html_a132adcf08b28d082698e505ef4cd84ab"><div class="ttname"><a href="struct_r_o_m___mem_map.html#a132adcf08b28d082698e505ef4cd84ab">ROM_MemMap::PERIPHID0</a></div><div class="ttdeci">uint32_t PERIPHID0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4671</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_aced9d6037d771813e327ae3924bc4f6a"><div class="ttname"><a href="struct_a_d_c___mem_map.html#aced9d6037d771813e327ae3924bc4f6a">ADC_MemMap::PG</a></div><div class="ttdeci">uint32_t PG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:198</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html_ab603c8e2ca1916ef6262af4b6a969e17"><div class="ttname"><a href="struct_p_i_t___mem_map.html#ab603c8e2ca1916ef6262af4b6a969e17">PIT_MemMap::MCR</a></div><div class="ttdeci">uint32_t MCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3974</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a4bc4d2132eecad7475c6f8c0147478ff"><div class="ttname"><a href="struct_n_v___mem_map.html#a4bc4d2132eecad7475c6f8c0147478ff">NV_MemMap::BACKKEY1</a></div><div class="ttdeci">uint8_t BACKKEY1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3238</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a17a2cd556a1ac35305398a9b615155bb"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a17a2cd556a1ac35305398a9b615155bb">RTC_MemMap::TAR</a></div><div class="ttdeci">uint32_t TAR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4833</div></div>
<div class="ttc" id="struct_u_a_r_t0___mem_map_html_a9ecb3242c606bc219190b4cb4f64600f"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#a9ecb3242c606bc219190b4cb4f64600f">UART0_MemMap::C4</a></div><div class="ttdeci">uint8_t C4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6502</div></div>
<div class="ttc" id="struct_b_p___mem_map_html"><div class="ttname"><a href="struct_b_p___mem_map.html">BP_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:486</div></div>
<div class="ttc" id="struct_n_v_i_c___mem_map_html_aef94884a5cbb2f5260df2e30cf0c954f"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#aef94884a5cbb2f5260df2e30cf0c954f">NVIC_MemMap::ISER</a></div><div class="ttdeci">uint32_t ISER</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3424</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da6a87bf4c0d6773ac323d5403a6f3a45b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6a87bf4c0d6773ac323d5403a6f3a45b">INT_TPM1</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:129</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da430d09ab19cb610205e57ef6d2654c63"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da430d09ab19cb610205e57ef6d2654c63">INT_UART2</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:125</div></div>
<div class="ttc" id="struct_r_o_m___mem_map_html_a9ebe3d5d12893e66b6b39ecba5641561"><div class="ttname"><a href="struct_r_o_m___mem_map.html#a9ebe3d5d12893e66b6b39ecba5641561">ROM_MemMap::PERIPHID2</a></div><div class="ttdeci">uint32_t PERIPHID2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4673</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_af33d61de8943ea382606eeef78e16800"><div class="ttname"><a href="struct_u_s_b___mem_map.html#af33d61de8943ea382606eeef78e16800">USB_MemMap::ENDPT</a></div><div class="ttdeci">uint8_t ENDPT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6790</div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html_a51dd2d2a0528dfb19a45debc50dc8a51"><div class="ttname"><a href="struct_c_m_p___mem_map.html#a51dd2d2a0528dfb19a45debc50dc8a51">CMP_MemMap::DACCR</a></div><div class="ttdeci">uint8_t DACCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:613</div></div>
<div class="ttc" id="group___u_a_r_t0___peripheral_html_gae795171499e041fb9b8f6ad5b97f896b"><div class="ttname"><a href="group___u_a_r_t0___peripheral.html#gae795171499e041fb9b8f6ad5b97f896b">UART0_MemMapPtr</a></div><div class="ttdeci">struct UART0_MemMap * UART0_MemMapPtr</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_a85a27c0645c0102ceea4ce506b84194e"><div class="ttname"><a href="struct_t_s_i___mem_map.html#a85a27c0645c0102ceea4ce506b84194e">TSI_MemMap::TSHD</a></div><div class="ttdeci">uint32_t TSHD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6124</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___mem_map_html_ad35a23bd184366d37228829c33d5bda6"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#ad35a23bd184366d37228829c33d5bda6">MTBDWT_MemMap::DEVICECFG</a></div><div class="ttdeci">uint32_t DEVICECFG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3067</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a4af8557704666ca737fef4ed12200093"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a4af8557704666ca737fef4ed12200093">SIM_MemMap::COPC</a></div><div class="ttdeci">uint32_t COPC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5218</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a613f7f9e67cc95762537d6cbf4800ae0"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a613f7f9e67cc95762537d6cbf4800ae0">SIM_MemMap::SOPT7</a></div><div class="ttdeci">uint32_t SOPT7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5201</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_a42ede28e876dcdb2ce2ddd730de0401e"><div class="ttname"><a href="struct_s_p_i___mem_map.html#a42ede28e876dcdb2ce2ddd730de0401e">SPI_MemMap::D</a></div><div class="ttdeci">uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5642</div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html_a4c83a78320344c89b1663969a7c5d749"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a4c83a78320344c89b1663969a7c5d749">GPIO_MemMap::PDIR</a></div><div class="ttdeci">uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1757</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_af6cfd1621bc7540fb4f1a7f73a98377f"><div class="ttname"><a href="struct_u_s_b___mem_map.html#af6cfd1621bc7540fb4f1a7f73a98377f">USB_MemMap::INTEN</a></div><div class="ttdeci">uint8_t INTEN</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6763</div></div>
<div class="ttc" id="struct_f_g_p_i_o___mem_map_html_a2a8b6ad3b774b37fcdf9a0f04f56e43b"><div class="ttname"><a href="struct_f_g_p_i_o___mem_map.html#a2a8b6ad3b774b37fcdf9a0f04f56e43b">FGPIO_MemMap::PTOR</a></div><div class="ttdeci">uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1369</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_a263a6e9f6f0776df7d3bece9c50d65f0"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a263a6e9f6f0776df7d3bece9c50d65f0">FTFA_MemMap::FCCOB1</a></div><div class="ttdeci">uint8_t FCCOB1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1524</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a3f5dd3a4999f81c45c41be08a3849b98"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a3f5dd3a4999f81c45c41be08a3849b98">ADC_MemMap::CLP3</a></div><div class="ttdeci">uint32_t CLP3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:203</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_a68e3b8db845208e127d029a687f96707"><div class="ttname"><a href="struct_i2_c___mem_map.html#a68e3b8db845208e127d029a687f96707">I2C_MemMap::SMB</a></div><div class="ttdeci">uint8_t SMB</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1913</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a6377b5e2e0fc8e3423b16bc0758ee155"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a6377b5e2e0fc8e3423b16bc0758ee155">LLWU_MemMap::PE4</a></div><div class="ttdeci">uint8_t PE4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2139</div></div>
<div class="ttc" id="group___m_c_m___peripheral_html_ga72e8bbe428d9410917903164d3a5f675"><div class="ttname"><a href="group___m_c_m___peripheral.html#ga72e8bbe428d9410917903164d3a5f675">MCM_MemMapPtr</a></div><div class="ttdeci">struct MCM_MemMap * MCM_MemMapPtr</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a9a43e7976425f84579a52c12781561fd"><div class="ttname"><a href="struct_n_v___mem_map.html#a9a43e7976425f84579a52c12781561fd">NV_MemMap::BACKKEY4</a></div><div class="ttdeci">uint8_t BACKKEY4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3243</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc">INT_I2C0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:119</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a84a4810c0a2da0b5c5a6205e551e0bf6"><div class="ttname"><a href="struct_n_v___mem_map.html#a84a4810c0a2da0b5c5a6205e551e0bf6">NV_MemMap::FPROT3</a></div><div class="ttdeci">uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3244</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadb33151c23fc4df6fa87f60d1df02dae"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb33151c23fc4df6fa87f60d1df02dae">INT_LPTMR0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:139</div></div>
<div class="ttc" id="group___m_c_g___peripheral_html_ga1cb93dd00863c129e7753ec45a7c3563"><div class="ttname"><a href="group___m_c_g___peripheral.html#ga1cb93dd00863c129e7753ec45a7c3563">MCG_MemMapPtr</a></div><div class="ttdeci">struct MCG_MemMap * MCG_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da40dcebfa70da449f70bec56219cf1bbb"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da40dcebfa70da449f70bec56219cf1bbb">INT_Reserved6</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:101</div></div>
<div class="ttc" id="group___t_s_i___peripheral_html_gad1310fedc6b594554cdd760e371de570"><div class="ttname"><a href="group___t_s_i___peripheral.html#gad1310fedc6b594554cdd760e371de570">TSI_MemMapPtr</a></div><div class="ttdeci">struct TSI_MemMap * TSI_MemMapPtr</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a9ecb3242c606bc219190b4cb4f64600f"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a9ecb3242c606bc219190b4cb4f64600f">MCG_MemMap::C4</a></div><div class="ttdeci">uint8_t C4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2500</div></div>
<div class="ttc" id="group___s_p_i___peripheral_html_ga7e4e9921e4d56bdbb10a04e77743ff5e"><div class="ttname"><a href="group___s_p_i___peripheral.html#ga7e4e9921e4d56bdbb10a04e77743ff5e">SPI_MemMapPtr</a></div><div class="ttdeci">struct SPI_MemMap * SPI_MemMapPtr</div></div>
<div class="ttc" id="struct_s_m_c___mem_map_html"><div class="ttname"><a href="struct_s_m_c___mem_map.html">SMC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5521</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_ab3ec649af457836a31a78fa8d2c4388a"><div class="ttname"><a href="struct_s_i_m___mem_map.html#ab3ec649af457836a31a78fa8d2c4388a">SIM_MemMap::SCGC7</a></div><div class="ttdeci">uint32_t SCGC7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5208</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51">INT_USB0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:135</div></div>
<div class="ttc" id="group___p_i_t___peripheral_html_ga4efe9d2676c775562cb282254af9a937"><div class="ttname"><a href="group___p_i_t___peripheral.html#ga4efe9d2676c775562cb282254af9a937">PIT_MemMapPtr</a></div><div class="ttdeci">struct PIT_MemMap * PIT_MemMapPtr</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_acdf8ac8ab339152eaed13f4eca300aa5"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">UART_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6263</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_ae1a888131095f231df40e9d29e2aff7b"><div class="ttname"><a href="struct_r_t_c___mem_map.html#ae1a888131095f231df40e9d29e2aff7b">RTC_MemMap::IER</a></div><div class="ttdeci">uint32_t IER</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4838</div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html">GPIO_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1752</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a8286c9d870f31a089d95e6a2285fbe2f"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">MCG_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2497</div></div>
<div class="ttc" id="struct_p_m_c___mem_map_html_a6f2f8cc9aa750a607962dfba64acf50e"><div class="ttname"><a href="struct_p_m_c___mem_map.html#a6f2f8cc9aa750a607962dfba64acf50e">PMC_MemMap::LVDSC1</a></div><div class="ttdeci">uint8_t LVDSC1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4114</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_ab2a9ce086973740fcd958ea83a6967f2"><div class="ttname"><a href="struct_s_i_m___mem_map.html#ab2a9ce086973740fcd958ea83a6967f2">SIM_MemMap::FCFG1</a></div><div class="ttdeci">uint32_t FCFG1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5211</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a">INT_UART0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:123</div></div>
<div class="ttc" id="struct_r_c_m___mem_map_html_afbe59a267584c8d35fe61a861e753155"><div class="ttname"><a href="struct_r_c_m___mem_map.html#afbe59a267584c8d35fe61a861e753155">RCM_MemMap::RPFC</a></div><div class="ttdeci">uint8_t RPFC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4545</div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html_af9a269aaa5da5759c86b43f3cd68e208"><div class="ttname"><a href="struct_c_m_p___mem_map.html#af9a269aaa5da5759c86b43f3cd68e208">CMP_MemMap::CR1</a></div><div class="ttdeci">uint8_t CR1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:610</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a18a3a6d7960b3ef22037fe811bac93bc"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a18a3a6d7960b3ef22037fe811bac93bc">LLWU_MemMap::PE1</a></div><div class="ttdeci">uint8_t PE1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2136</div></div>
<div class="ttc" id="struct_p_m_c___mem_map_html"><div class="ttname"><a href="struct_p_m_c___mem_map.html">PMC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4113</div></div>
<div class="ttc" id="struct_r_o_m___mem_map_html_ab63254ed09fdb6e681bf911fcb73012c"><div class="ttname"><a href="struct_r_o_m___mem_map.html#ab63254ed09fdb6e681bf911fcb73012c">ROM_MemMap::PERIPHID7</a></div><div class="ttdeci">uint32_t PERIPHID7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4670</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_aa1352530035b6609791c19fda0cc2fb6"><div class="ttname"><a href="struct_d_w_t___mem_map.html#aa1352530035b6609791c19fda0cc2fb6">DWT_MemMap::COMP</a></div><div class="ttdeci">uint32_t COMP</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1269</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b">INT_ADC0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:126</div></div>
<div class="ttc" id="group___d_m_a___peripheral_html_ga160c27c95a39a9791079b32fe7e843a1"><div class="ttname"><a href="group___d_m_a___peripheral.html#ga160c27c95a39a9791079b32fe7e843a1">DMA_MemMapPtr</a></div><div class="ttdeci">struct DMA_MemMap * DMA_MemMapPtr</div></div>
<div class="ttc" id="struct_s_m_c___mem_map_html_a2873244428756490bbc28c84e2161d73"><div class="ttname"><a href="struct_s_m_c___mem_map.html#a2873244428756490bbc28c84e2161d73">SMC_MemMap::STOPCTRL</a></div><div class="ttdeci">uint8_t STOPCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5524</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a89ac3c4b5fa925e08ed0ea6cf1461114"><div class="ttname"><a href="struct_n_v___mem_map.html#a89ac3c4b5fa925e08ed0ea6cf1461114">NV_MemMap::BACKKEY2</a></div><div class="ttdeci">uint8_t BACKKEY2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3237</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da10abe858b1175f4b0627f6235031c93e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10abe858b1175f4b0627f6235031c93e">INT_DMA1</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:112</div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html_acdf8ac8ab339152eaed13f4eca300aa5"><div class="ttname"><a href="struct_d_a_c___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">DAC_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:858</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html"><div class="ttname"><a href="struct_s_i_m___mem_map.html">SIM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5192</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a8fdfe78d66039ba5cfbf48cf8a267bee"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a8fdfe78d66039ba5cfbf48cf8a267bee">SIM_MemMap::SOPT1CFG</a></div><div class="ttdeci">uint32_t SOPT1CFG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5194</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_ac0ca2251290fdadcaf84fbe3a7534b6d"><div class="ttname"><a href="struct_s_i_m___mem_map.html#ac0ca2251290fdadcaf84fbe3a7534b6d">SIM_MemMap::UIDML</a></div><div class="ttdeci">uint32_t UIDML</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5215</div></div>
<div class="ttc" id="struct_f_g_p_i_o___mem_map_html"><div class="ttname"><a href="struct_f_g_p_i_o___mem_map.html">FGPIO_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1365</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da10b3a94be043af5cc0da43d7fc1acaa9"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10b3a94be043af5cc0da43d7fc1acaa9">INT_DMA2</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:113</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a568c7325541772f0455c8bc732e10a61"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a568c7325541772f0455c8bc732e10a61">USB_MemMap::OTGCTL</a></div><div class="ttdeci">uint8_t OTGCTL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6759</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af">INT_Reserved7</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:102</div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html_a2ae7fd9dd23ca10cb47550c1fc727440"><div class="ttname"><a href="struct_c_m_p___mem_map.html#a2ae7fd9dd23ca10cb47550c1fc727440">CMP_MemMap::CR0</a></div><div class="ttdeci">uint8_t CR0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:609</div></div>
<div class="ttc" id="struct_core_debug___mem_map_html_a982469115dfee452a1011a5ca1258911"><div class="ttname"><a href="struct_core_debug___mem_map.html#a982469115dfee452a1011a5ca1258911">CoreDebug_MemMap::base_DCRSR</a></div><div class="ttdeci">uint32_t base_DCRSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:763</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a6f70ab94a412c93f57c2ca3ee84dbdd3"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a6f70ab94a412c93f57c2ca3ee84dbdd3">SIM_MemMap::SOPT4</a></div><div class="ttdeci">uint32_t SOPT4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5198</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd">INT_Reserved8</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:103</div></div>
<div class="ttc" id="group___s_i_m___peripheral_html_ga708a122e8ca55082e0cf67cab6a77d02"><div class="ttname"><a href="group___s_i_m___peripheral.html#ga708a122e8ca55082e0cf67cab6a77d02">SIM_MemMapPtr</a></div><div class="ttdeci">struct SIM_MemMap * SIM_MemMapPtr</div></div>
<div class="ttc" id="struct_sys_tick___mem_map_html"><div class="ttname"><a href="struct_sys_tick___mem_map.html">SysTick_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5795</div></div>
<div class="ttc" id="struct_p_o_r_t___mem_map_html_a5c88289be439e694726a8c11ae0059fc"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html#a5c88289be439e694726a8c11ae0059fc">PORT_MemMap::ISFR</a></div><div class="ttdeci">uint32_t ISFR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4232</div></div>
<div class="ttc" id="struct_t_p_m___mem_map_html_a6fca6863f3eb037bb9f776358c88d2be"><div class="ttname"><a href="struct_t_p_m___mem_map.html#a6fca6863f3eb037bb9f776358c88d2be">TPM_MemMap::CNT</a></div><div class="ttdeci">uint32_t CNT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5908</div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html_aa43a01363ae5f82700d71abfd78b321d"><div class="ttname"><a href="struct_c_m_p___mem_map.html#aa43a01363ae5f82700d71abfd78b321d">CMP_MemMap::SCR</a></div><div class="ttdeci">uint8_t SCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:612</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_a36693d749fac8e3f218744ab5da5cda1"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a36693d749fac8e3f218744ab5da5cda1">FTFA_MemMap::FPROT0</a></div><div class="ttdeci">uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1537</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_ad138b7e78dbe9f8cfa0992fbcf3a4fe6"><div class="ttname"><a href="struct_u_s_b___mem_map.html#ad138b7e78dbe9f8cfa0992fbcf3a4fe6">USB_MemMap::CTL</a></div><div class="ttdeci">uint8_t CTL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6771</div></div>
<div class="ttc" id="struct_f_g_p_i_o___mem_map_html_a6d8857d2ca1928bcedd1a83e93946aef"><div class="ttname"><a href="struct_f_g_p_i_o___mem_map.html#a6d8857d2ca1928bcedd1a83e93946aef">FGPIO_MemMap::PDOR</a></div><div class="ttdeci">uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1366</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a339fceb110e65a719f4566c52270be8e"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a339fceb110e65a719f4566c52270be8e">SIM_MemMap::UIDL</a></div><div class="ttdeci">uint32_t UIDL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5216</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a7ff71460633a0ef4ba8d6a700d49b993"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a7ff71460633a0ef4ba8d6a700d49b993">UART_MemMap::S2</a></div><div class="ttdeci">uint8_t S2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6265</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_a4bbf55765b68c8e0b2a60d4ed272ad44"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a4bbf55765b68c8e0b2a60d4ed272ad44">FTFA_MemMap::FCCOB4</a></div><div class="ttdeci">uint8_t FCCOB4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1529</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a3c57aac21bb5a6e35c3002cb847140b7"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a3c57aac21bb5a6e35c3002cb847140b7">USB_MemMap::SOFTHLD</a></div><div class="ttdeci">uint8_t SOFTHLD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6783</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a3799e3af2b9f5d2f0740354953ba509d"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a3799e3af2b9f5d2f0740354953ba509d">SCB_MemMap::VTOR</a></div><div class="ttdeci">uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5009</div></div>
<div class="ttc" id="group___p_m_c___peripheral_html_ga0e73f22a2fa26cbb012851719e34812e"><div class="ttname"><a href="group___p_m_c___peripheral.html#ga0e73f22a2fa26cbb012851719e34812e">PMC_MemMapPtr</a></div><div class="ttdeci">struct PMC_MemMap * PMC_MemMapPtr</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_a2b058a256772b61e237f878a32937535"><div class="ttname"><a href="struct_i2_c___mem_map.html#a2b058a256772b61e237f878a32937535">I2C_MemMap::A2</a></div><div class="ttdeci">uint8_t A2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1914</div></div>
<div class="ttc" id="struct_s_m_c___mem_map_html_adacbe2d7cc2808682b7b83e091b850a8"><div class="ttname"><a href="struct_s_m_c___mem_map.html#adacbe2d7cc2808682b7b83e091b850a8">SMC_MemMap::PMSTAT</a></div><div class="ttdeci">uint8_t PMSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5525</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_afffeb2c080fb652c45dcccbc9432945c"><div class="ttname"><a href="struct_s_c_b___mem_map.html#afffeb2c080fb652c45dcccbc9432945c">SCB_MemMap::ACTLR</a></div><div class="ttdeci">uint32_t ACTLR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5005</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a50355545bc85131128f24459e40f1711"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a50355545bc85131128f24459e40f1711">ADC_MemMap::CFG1</a></div><div class="ttdeci">uint32_t CFG1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:190</div></div>
<div class="ttc" id="struct_f_g_p_i_o___mem_map_html_a4c83a78320344c89b1663969a7c5d749"><div class="ttname"><a href="struct_f_g_p_i_o___mem_map.html#a4c83a78320344c89b1663969a7c5d749">FGPIO_MemMap::PDIR</a></div><div class="ttdeci">uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1370</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da87253002326221cd52e93cc0b343b52f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da87253002326221cd52e93cc0b343b52f">INT_DMA0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:111</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da6b0a52c457c13cd955a54b075f45def6"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6b0a52c457c13cd955a54b075f45def6">INT_TPM2</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:130</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354">INT_Hard_Fault</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:98</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_afbf8ee068cab47ab0b25805c5b7ef91c"><div class="ttname"><a href="struct_r_t_c___mem_map.html#afbf8ee068cab47ab0b25805c5b7ef91c">RTC_MemMap::TPR</a></div><div class="ttdeci">uint32_t TPR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4832</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga5f3656e2a154b64aa378a2f3856c3a8d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#ga5f3656e2a154b64aa378a2f3856c3a8d">IRQInterruptIndex</a></div><div class="ttdeci">IRQInterruptIndex</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:94</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html">UART_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6259</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a1fc7b5e311820889eb21ee6a292c168e"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a1fc7b5e311820889eb21ee6a292c168e">RTC_MemMap::CR</a></div><div class="ttdeci">uint32_t CR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4835</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd">INT_MCG</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:138</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_ae14380e7296a15f9cad9168b69189eff"><div class="ttname"><a href="struct_m_c_g___mem_map.html#ae14380e7296a15f9cad9168b69189eff">MCG_MemMap::ATCVL</a></div><div class="ttdeci">uint8_t ATCVL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2508</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_a3a9b609e4e8d8a712e4f6c735213ba83"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a3a9b609e4e8d8a712e4f6c735213ba83">FTFA_MemMap::FCCOB6</a></div><div class="ttdeci">uint8_t FCCOB6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1527</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a081f4304e18753e5e8d0afd71ccca45e"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a081f4304e18753e5e8d0afd71ccca45e">RTC_MemMap::SR</a></div><div class="ttdeci">uint32_t SR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4836</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a4d4155ad45912de6f47166b4268fed6f"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a4d4155ad45912de6f47166b4268fed6f">USB_MemMap::OBSERVE</a></div><div class="ttdeci">uint8_t OBSERVE</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6795</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a631b6ac4a2a7ea845ce82f685d1e0d97"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a631b6ac4a2a7ea845ce82f685d1e0d97">DWT_MemMap::PCSR</a></div><div class="ttdeci">uint32_t PCSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1267</div></div>
<div class="ttc" id="group___u_s_b___peripheral_html_gaabd989a49827dc34abb5de32732f4125"><div class="ttname"><a href="group___u_s_b___peripheral.html#gaabd989a49827dc34abb5de32732f4125">USB_MemMapPtr</a></div><div class="ttdeci">struct USB_MemMap * USB_MemMapPtr</div></div>
<div class="ttc" id="struct_r_o_m___mem_map_html_ad414e4ce56e0dd2d8b7c2c2b8e10b1d2"><div class="ttname"><a href="struct_r_o_m___mem_map.html#ad414e4ce56e0dd2d8b7c2c2b8e10b1d2">ROM_MemMap::SYSACCESS</a></div><div class="ttdeci">uint32_t SYSACCESS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4666</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___mem_map_html_a3be6514ca3bd369fd0de9f8f49471179"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#a3be6514ca3bd369fd0de9f8f49471179">MTBDWT_MemMap::CTRL</a></div><div class="ttdeci">uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3056</div></div>
<div class="ttc" id="struct_u_a_r_t0___mem_map_html_a7ff71460633a0ef4ba8d6a700d49b993"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#a7ff71460633a0ef4ba8d6a700d49b993">UART0_MemMap::S2</a></div><div class="ttdeci">uint8_t S2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6497</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534">INT_SVCall</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:106</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_afcf64e260d0ed62eb0141dee036d0dd3"><div class="ttname"><a href="struct_m_c_g___mem_map.html#afcf64e260d0ed62eb0141dee036d0dd3">MCG_MemMap::C9</a></div><div class="ttdeci">uint8_t C9</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2511</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_a84a4810c0a2da0b5c5a6205e551e0bf6"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a84a4810c0a2da0b5c5a6205e551e0bf6">FTFA_MemMap::FPROT3</a></div><div class="ttdeci">uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1534</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a2100eaae4e423ee246bbbac4568423eb"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a2100eaae4e423ee246bbbac4568423eb">USB_MemMap::OTGSTAT</a></div><div class="ttdeci">uint8_t OTGSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6757</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_a20825db9d55d933be269bd35a200fd2d"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a20825db9d55d933be269bd35a200fd2d">MCM_MemMap::PLASC</a></div><div class="ttdeci">uint16_t PLASC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2717</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_ae5371d47bf462c2d4f2f808ae26fe983"><div class="ttname"><a href="struct_n_v___mem_map.html#ae5371d47bf462c2d4f2f808ae26fe983">NV_MemMap::BACKKEY7</a></div><div class="ttdeci">uint8_t BACKKEY7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3240</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f">INT_SPI1</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:122</div></div>
<div class="ttc" id="struct_r_c_m___mem_map_html_a8c3111caa4359258a32cb7db2b456445"><div class="ttname"><a href="struct_r_c_m___mem_map.html#a8c3111caa4359258a32cb7db2b456445">RCM_MemMap::RPFW</a></div><div class="ttdeci">uint8_t RPFW</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4546</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a4fa6448cb8510e61433afa5f024a1579"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a4fa6448cb8510e61433afa5f024a1579">SCB_MemMap::SHPR2</a></div><div class="ttdeci">uint32_t SHPR2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5014</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a3f146f3eeb245a4d378e7e6a2f234349"><div class="ttname"><a href="struct_n_v___mem_map.html#a3f146f3eeb245a4d378e7e6a2f234349">NV_MemMap::BACKKEY3</a></div><div class="ttdeci">uint8_t BACKKEY3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3236</div></div>
<div class="ttc" id="group___d_a_c___peripheral_html_gaf4fffbe25ce148c577ec740897223a7f"><div class="ttname"><a href="group___d_a_c___peripheral.html#gaf4fffbe25ce148c577ec740897223a7f">DAC_MemMapPtr</a></div><div class="ttdeci">struct DAC_MemMap * DAC_MemMapPtr</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a4842350fea7d6ad275fccc0396f05feb"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a4842350fea7d6ad275fccc0396f05feb">ADC_MemMap::R</a></div><div class="ttdeci">uint32_t R[2]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:192</div></div>
<div class="ttc" id="struct_m_t_b___mem_map_html_a770a2c3d064a4ccfac867429f7b677da"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a770a2c3d064a4ccfac867429f7b677da">MTB_MemMap::TAGCLEAR</a></div><div class="ttdeci">uint32_t TAGCLEAR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2844</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a29552ccb0992dbc97b7cf8259c0c43fe"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a29552ccb0992dbc97b7cf8259c0c43fe">USB_MemMap::STAT</a></div><div class="ttdeci">uint8_t STAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6769</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___mem_map_html_aa1352530035b6609791c19fda0cc2fb6"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#aa1352530035b6609791c19fda0cc2fb6">MTBDWT_MemMap::COMP</a></div><div class="ttdeci">uint32_t COMP</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3059</div></div>
<div class="ttc" id="struct_r_c_m___mem_map_html_a72cc435004865ba66a0ca44630f10fd3"><div class="ttname"><a href="struct_r_c_m___mem_map.html#a72cc435004865ba66a0ca44630f10fd3">RCM_MemMap::SRS0</a></div><div class="ttdeci">uint8_t SRS0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4542</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_ae67b7939f64c519b55e6523baa5a2f22"><div class="ttname"><a href="struct_i2_c___mem_map.html#ae67b7939f64c519b55e6523baa5a2f22">I2C_MemMap::FLT</a></div><div class="ttdeci">uint8_t FLT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1911</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html_ab3f43f5df1b7776759e6497948c4e17f"><div class="ttname"><a href="struct_p_i_t___mem_map.html#ab3f43f5df1b7776759e6497948c4e17f">PIT_MemMap::LTMR64L</a></div><div class="ttdeci">uint32_t LTMR64L</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3977</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_aa4fe940e858c95bfc35a6a30038e2119"><div class="ttname"><a href="struct_u_s_b___mem_map.html#aa4fe940e858c95bfc35a6a30038e2119">USB_MemMap::USBFRMADJUST</a></div><div class="ttdeci">uint8_t USBFRMADJUST</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6801</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a10c826c9197f80b94fa050a36943e871"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a10c826c9197f80b94fa050a36943e871">SIM_MemMap::SCGC4</a></div><div class="ttdeci">uint32_t SCGC4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5205</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_aa5ad7d9940c2583b953391dfd3d2ba29"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#aa5ad7d9940c2583b953391dfd3d2ba29">FTFA_MemMap::FCCOB2</a></div><div class="ttdeci">uint8_t FCCOB2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1523</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a4ae89e85dc3ace1cb39550b918afadd9"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a4ae89e85dc3ace1cb39550b918afadd9">DWT_MemMap::FUNCTION</a></div><div class="ttdeci">uint32_t FUNCTION</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1271</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08">INT_NMI</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:97</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a4c7b35caf2d96b1c13a8cb7e15445dcb"><div class="ttname"><a href="struct_n_v___mem_map.html#a4c7b35caf2d96b1c13a8cb7e15445dcb">NV_MemMap::FSEC</a></div><div class="ttdeci">uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3248</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a225ce534c9832c8555edd6473b59a41d"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a225ce534c9832c8555edd6473b59a41d">ADC_MemMap::CLP2</a></div><div class="ttdeci">uint32_t CLP2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:204</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_aa37bf517bbdb99a00864e6ecb1122a6c"><div class="ttname"><a href="struct_a_d_c___mem_map.html#aa37bf517bbdb99a00864e6ecb1122a6c">ADC_MemMap::CLP4</a></div><div class="ttdeci">uint32_t CLP4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:202</div></div>
<div class="ttc" id="struct_f_g_p_i_o___mem_map_html_adba03f40e10aed5fc14d7ee0698aa6f2"><div class="ttname"><a href="struct_f_g_p_i_o___mem_map.html#adba03f40e10aed5fc14d7ee0698aa6f2">FGPIO_MemMap::PCOR</a></div><div class="ttdeci">uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1368</div></div>
<div class="ttc" id="struct_t_p_m___mem_map_html_aad171b536497d5fa1a596d4d1c620175"><div class="ttname"><a href="struct_t_p_m___mem_map.html#aad171b536497d5fa1a596d4d1c620175">TPM_MemMap::SC</a></div><div class="ttdeci">uint32_t SC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5907</div></div>
<div class="ttc" id="struct_r_o_m___mem_map_html_a511011f97888761a394521be78887fd2"><div class="ttname"><a href="struct_r_o_m___mem_map.html#a511011f97888761a394521be78887fd2">ROM_MemMap::PERIPHID3</a></div><div class="ttdeci">uint32_t PERIPHID3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4674</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a83314474ef7d8093c7869a49c32dec41"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a83314474ef7d8093c7869a49c32dec41">LLWU_MemMap::F2</a></div><div class="ttdeci">uint8_t F2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2142</div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html"><div class="ttname"><a href="struct_d_a_c___mem_map.html">DAC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:849</div></div>
<div class="ttc" id="struct_b_p___mem_map_html_aea4c61492fd7567bc47e9a5eaf95ca58"><div class="ttname"><a href="struct_b_p___mem_map.html#aea4c61492fd7567bc47e9a5eaf95ca58">BP_MemMap::CID3</a></div><div class="ttdeci">uint32_t CID3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:502</div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html_a906a4999a740a6bc4fd750743203c7a1"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a906a4999a740a6bc4fd750743203c7a1">DAC_MemMap::DATL</a></div><div class="ttdeci">uint8_t DATL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:851</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_aa53fb603c9949324b88be8514f856671"><div class="ttname"><a href="struct_u_s_b___mem_map.html#aa53fb603c9949324b88be8514f856671">USB_MemMap::ADDINFO</a></div><div class="ttdeci">uint8_t ADDINFO</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6751</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_ad136314504ac1baf93f6254b0ac13ee6"><div class="ttname"><a href="struct_n_v___mem_map.html#ad136314504ac1baf93f6254b0ac13ee6">NV_MemMap::FOPT</a></div><div class="ttdeci">uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3249</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_a118d8bb5338384802341a3c1c0b83695"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a118d8bb5338384802341a3c1c0b83695">FTFA_MemMap::FCCOB3</a></div><div class="ttdeci">uint8_t FCCOB3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1522</div></div>
<div class="ttc" id="struct_b_p___mem_map_html_afafacc56ceb45f360e2f940ee6b00467"><div class="ttname"><a href="struct_b_p___mem_map.html#afafacc56ceb45f360e2f940ee6b00467">BP_MemMap::CID1</a></div><div class="ttdeci">uint32_t CID1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:500</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_a576f877ccc2837ffe5811406404acad1"><div class="ttname"><a href="struct_i2_c___mem_map.html#a576f877ccc2837ffe5811406404acad1">I2C_MemMap::F</a></div><div class="ttdeci">uint8_t F</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1906</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_ab5062701836ebab5ede5a14e163d6c2a"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#ab5062701836ebab5ede5a14e163d6c2a">LLWU_MemMap::FILT2</a></div><div class="ttdeci">uint8_t FILT2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2145</div></div>
<div class="ttc" id="struct_u_a_r_t0___mem_map_html_acdf8ac8ab339152eaed13f4eca300aa5"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">UART0_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6495</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a511c5f41f61227c49738a729b856bc26"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a511c5f41f61227c49738a729b856bc26">ADC_MemMap::CLM0</a></div><div class="ttdeci">uint32_t CLM0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:214</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daebb011e39b3e4d445cd24e565209d641"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daebb011e39b3e4d445cd24e565209d641">INT_Reserved45</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:140</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a07245e0c99405baca05af69e6890b05b"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a07245e0c99405baca05af69e6890b05b">USB_MemMap::CONTROL</a></div><div class="ttdeci">uint8_t CONTROL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6797</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_ae2c8107d00d3c9942e7a20fc598edecf"><div class="ttname"><a href="struct_s_p_i___mem_map.html#ae2c8107d00d3c9942e7a20fc598edecf">SPI_MemMap::M</a></div><div class="ttdeci">uint8_t M</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5644</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a57e02b30db8442e215456ffebf82326a"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a57e02b30db8442e215456ffebf82326a">RTC_MemMap::TSR</a></div><div class="ttdeci">uint32_t TSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4831</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a44a00f9c297b510a86f67182a14a8791"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a44a00f9c297b510a86f67182a14a8791">LLWU_MemMap::ME</a></div><div class="ttdeci">uint8_t ME</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2140</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_ad8f50417f356298d1ee6237db0aadbbc"><div class="ttname"><a href="struct_u_s_b___mem_map.html#ad8f50417f356298d1ee6237db0aadbbc">USB_MemMap::USBCTRL</a></div><div class="ttdeci">uint8_t USBCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6793</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_a35ef884d3cd29240febb8d3fc3df26d0"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a35ef884d3cd29240febb8d3fc3df26d0">MCM_MemMap::CPO</a></div><div class="ttdeci">uint32_t CPO</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2721</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html">LLWU_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2135</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html"><div class="ttname"><a href="struct_s_c_b___mem_map.html">SCB_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5003</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a17c6af91d19273c2d4bcf3ae4329cf17"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a17c6af91d19273c2d4bcf3ae4329cf17">LLWU_MemMap::F1</a></div><div class="ttdeci">uint8_t F1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2141</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html"><div class="ttname"><a href="struct_i2_c___mem_map.html">I2C_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1904</div></div>
<div class="ttc" id="struct_r_o_m___mem_map_html_a3537d737a5805be883aaf9c707789779"><div class="ttname"><a href="struct_r_o_m___mem_map.html#a3537d737a5805be883aaf9c707789779">ROM_MemMap::PERIPHID5</a></div><div class="ttdeci">uint32_t PERIPHID5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4668</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_ad69a7e2aba70bd9fa6924533a23a062a"><div class="ttname"><a href="struct_s_c_b___mem_map.html#ad69a7e2aba70bd9fa6924533a23a062a">SCB_MemMap::AIRCR</a></div><div class="ttdeci">uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5010</div></div>
<div class="ttc" id="group___sys_tick___peripheral_html_ga19e2a0c9400dcdfd462a92ca83cff253"><div class="ttname"><a href="group___sys_tick___peripheral.html#ga19e2a0c9400dcdfd462a92ca83cff253">SysTick_MemMapPtr</a></div><div class="ttdeci">struct SysTick_MemMap * SysTick_MemMapPtr</div></div>
<div class="ttc" id="struct_m_t_b___mem_map_html_a9c9250c96bf782415786243a9e7515a3"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a9c9250c96bf782415786243a9e7515a3">MTB_MemMap::FLOW</a></div><div class="ttdeci">uint32_t FLOW</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2838</div></div>
<div class="ttc" id="group___b_p___peripheral_html_gaa250950ffe336f8c6e5895e3a1e4ca86"><div class="ttname"><a href="group___b_p___peripheral.html#gaa250950ffe336f8c6e5895e3a1e4ca86">BP_MemMapPtr</a></div><div class="ttdeci">struct BP_MemMap * BP_MemMapPtr</div></div>
<div class="ttc" id="group___l_l_w_u___peripheral_html_ga03cfefad45ecbfeb2cd16eb85ccfe186"><div class="ttname"><a href="group___l_l_w_u___peripheral.html#ga03cfefad45ecbfeb2cd16eb85ccfe186">LLWU_MemMapPtr</a></div><div class="ttdeci">struct LLWU_MemMap * LLWU_MemMapPtr</div></div>
<div class="ttc" id="struct_r_o_m___mem_map_html_ae80800c5fd92b8bfb3b45ae430e4dc9b"><div class="ttname"><a href="struct_r_o_m___mem_map.html#ae80800c5fd92b8bfb3b45ae430e4dc9b">ROM_MemMap::PERIPHID6</a></div><div class="ttdeci">uint32_t PERIPHID6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4669</div></div>
<div class="ttc" id="group___a_d_c___peripheral_html_ga1673c677bf7c0ca339c8563e06de75fa"><div class="ttname"><a href="group___a_d_c___peripheral.html#ga1673c677bf7c0ca339c8563e06de75fa">ADC_MemMapPtr</a></div><div class="ttdeci">struct ADC_MemMap * ADC_MemMapPtr</div></div>
<div class="ttc" id="struct_sys_tick___mem_map_html_a9f762945117456968eec12c384b1b4e1"><div class="ttname"><a href="struct_sys_tick___mem_map.html#a9f762945117456968eec12c384b1b4e1">SysTick_MemMap::CSR</a></div><div class="ttdeci">uint32_t CSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5796</div></div>
<div class="ttc" id="group___s_c_b___peripheral_html_ga08aca299c99cac47121d9e64e7b8e1cf"><div class="ttname"><a href="group___s_c_b___peripheral.html#ga08aca299c99cac47121d9e64e7b8e1cf">SCB_MemMapPtr</a></div><div class="ttdeci">struct SCB_MemMap * SCB_MemMapPtr</div></div>
<div class="ttc" id="struct_b_p___mem_map_html_a3be6514ca3bd369fd0de9f8f49471179"><div class="ttname"><a href="struct_b_p___mem_map.html#a3be6514ca3bd369fd0de9f8f49471179">BP_MemMap::CTRL</a></div><div class="ttdeci">uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:487</div></div>
<div class="ttc" id="struct_f_t_f_a___mem_map_html_aee01b0413a1bb74026a460da212a6f6d"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#aee01b0413a1bb74026a460da212a6f6d">FTFA_MemMap::FCCOBA</a></div><div class="ttdeci">uint8_t FCCOBA</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1531</div></div>
<div class="ttc" id="struct_r_o_m___mem_map_html_af2183c9d5dbc69a514ecef0aa2d22ed3"><div class="ttname"><a href="struct_r_o_m___mem_map.html#af2183c9d5dbc69a514ecef0aa2d22ed3">ROM_MemMap::TABLEMARK</a></div><div class="ttdeci">uint32_t TABLEMARK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4664</div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html_a190f8642b1bdc9d1252673a28b6b6df6"><div class="ttname"><a href="struct_c_m_p___mem_map.html#a190f8642b1bdc9d1252673a28b6b6df6">CMP_MemMap::FPR</a></div><div class="ttdeci">uint8_t FPR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:611</div></div>
<div class="ttc" id="group___o_s_c___peripheral_html_gaaa685163f549fdf24c28ec9b400310b5"><div class="ttname"><a href="group___o_s_c___peripheral.html#gaaa685163f549fdf24c28ec9b400310b5">OSC_MemMapPtr</a></div><div class="ttdeci">struct OSC_MemMap * OSC_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da73c72a6ab38ecc23f30e92ee24867813"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da73c72a6ab38ecc23f30e92ee24867813">INT_PIT</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:133</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_af59ac6c373e8107836aab76df475a6cd"><div class="ttname"><a href="struct_d_m_a___mem_map.html#af59ac6c373e8107836aab76df475a6cd">DMA_MemMap::DSR</a></div><div class="ttdeci">uint8_t DSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:999</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html"><div class="ttname"><a href="struct_p_i_t___mem_map.html">PIT_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3973</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a42f179fbfbc8051ccb50bc11792ef3ee"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a42f179fbfbc8051ccb50bc11792ef3ee">ADC_MemMap::CLMD</a></div><div class="ttdeci">uint32_t CLMD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:208</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_a09cb4115b7ad209d1f47362b420861d7"><div class="ttname"><a href="struct_i2_c___mem_map.html#a09cb4115b7ad209d1f47362b420861d7">I2C_MemMap::SLTH</a></div><div class="ttdeci">uint8_t SLTH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1915</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e">INT_PORTD</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:142</div></div>
<div class="ttc" id="group___r_c_m___peripheral_html_ga787b1c58d947f0b81c2502227dd0396b"><div class="ttname"><a href="group___r_c_m___peripheral.html#ga787b1c58d947f0b81c2502227dd0396b">RCM_MemMapPtr</a></div><div class="ttdeci">struct RCM_MemMap * RCM_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dabb163a0bbd5ab2c784554ad5da573a75"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabb163a0bbd5ab2c784554ad5da573a75">INT_LLWU</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:118</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html"><div class="ttname"><a href="struct_t_s_i___mem_map.html">TSI_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6121</div></div>
<div class="ttc" id="struct_u_a_r_t0___mem_map_html_adaf9bf1effbeb96d126fe9cf1bd0adb7"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#adaf9bf1effbeb96d126fe9cf1bd0adb7">UART0_MemMap::MA2</a></div><div class="ttdeci">uint8_t MA2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6501</div></div>
<div class="ttc" id="struct_l_p_t_m_r___mem_map_html_a9f762945117456968eec12c384b1b4e1"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html#a9f762945117456968eec12c384b1b4e1">LPTMR_MemMap::CSR</a></div><div class="ttdeci">uint32_t CSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2378</div></div>
<div class="ttc" id="struct_t_p_m___mem_map_html_a6a5f9ba7d911c8faacbe7b1f4f697c36"><div class="ttname"><a href="struct_t_p_m___mem_map.html#a6a5f9ba7d911c8faacbe7b1f4f697c36">TPM_MemMap::MOD</a></div><div class="ttdeci">uint32_t MOD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5909</div></div>
<div class="ttc" id="struct_core_debug___mem_map_html_a24117c992f237c14f50718450adf91be"><div class="ttname"><a href="struct_core_debug___mem_map.html#a24117c992f237c14f50718450adf91be">CoreDebug_MemMap::base_DCRDR</a></div><div class="ttdeci">uint32_t base_DCRDR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:764</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a33f6052ebf71e72af18f19c6edadafc4"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a33f6052ebf71e72af18f19c6edadafc4">DWT_MemMap::MASK</a></div><div class="ttdeci">uint32_t MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1270</div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html"><div class="ttname"><a href="struct_c_m_p___mem_map.html">CMP_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:608</div></div>
<div class="ttc" id="struct_b_p___mem_map_html_a1658a67c3a52064ae611268d27ed5159"><div class="ttname"><a href="struct_b_p___mem_map.html#a1658a67c3a52064ae611268d27ed5159">BP_MemMap::PID7</a></div><div class="ttdeci">uint32_t PID7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:494</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_a8286c9d870f31a089d95e6a2285fbe2f"><div class="ttname"><a href="struct_s_p_i___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">SPI_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5637</div></div>
<div class="ttc" id="struct_m_t_b___mem_map_html"><div class="ttname"><a href="struct_m_t_b___mem_map.html">MTB_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2835</div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___mem_map_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___mem_map.html">DMAMUX_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1173</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a8297494e7932e271cc59eb5aa896a10e"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a8297494e7932e271cc59eb5aa896a10e">ADC_MemMap::CLP0</a></div><div class="ttdeci">uint32_t CLP0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:206</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a328e95cb4deb2dd724cb8b26a5ab381b"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a328e95cb4deb2dd724cb8b26a5ab381b">UART_MemMap::C3</a></div><div class="ttdeci">uint8_t C3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6266</div></div>
<div class="ttc" id="group___core_debug___peripheral_html_gaa548220bc91b12bd49065fe752579fcd"><div class="ttname"><a href="group___core_debug___peripheral.html#gaa548220bc91b12bd49065fe752579fcd">CoreDebug_MemMapPtr</a></div><div class="ttdeci">struct CoreDebug_MemMap * CoreDebug_MemMapPtr</div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html_a05bb2d07a6ae315af41ebe1bb7cd3d5c"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a05bb2d07a6ae315af41ebe1bb7cd3d5c">DAC_MemMap::SR</a></div><div class="ttdeci">uint8_t SR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:855</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89">INT_I2C1</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:120</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_acdf8ac8ab339152eaed13f4eca300aa5"><div class="ttname"><a href="struct_s_p_i___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">SPI_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5638</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_a42ede28e876dcdb2ce2ddd730de0401e"><div class="ttname"><a href="struct_i2_c___mem_map.html#a42ede28e876dcdb2ce2ddd730de0401e">I2C_MemMap::D</a></div><div class="ttdeci">uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1909</div></div>
<div class="ttc" id="struct_t_p_m___mem_map_html_a3f9158fbf21c247984a9c169ebe43143"><div class="ttname"><a href="struct_t_p_m___mem_map.html#a3f9158fbf21c247984a9c169ebe43143">TPM_MemMap::STATUS</a></div><div class="ttdeci">uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5915</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___mem_map_html_a46e8a27d0191f1241050aeb47264ff8f"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#a46e8a27d0191f1241050aeb47264ff8f">MTBDWT_MemMap::FCT</a></div><div class="ttdeci">uint32_t FCT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3061</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f">INT_Initial_Program_Counter</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:96</div></div>
<div class="ttc" id="struct_n_v_i_c___mem_map_html_a9948e5816be3cb53ef9d27229eaf2d84"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#a9948e5816be3cb53ef9d27229eaf2d84">NVIC_MemMap::ISPR</a></div><div class="ttdeci">uint32_t ISPR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3428</div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html_a2fc5ff57bdc9e1de4233930468cbf5e3"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a2fc5ff57bdc9e1de4233930468cbf5e3">GPIO_MemMap::PSOR</a></div><div class="ttdeci">uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1754</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
