/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allregs.c,v 1.1 2011/04/18 17:11:09 mruas Exp $
 * $Copyright: Copyright 2009 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allregs.c
 * Purpose:	Independent register descriptions.
 */

#include <soc/types.h>
#include <soc/mcm/robo/allenum.h>
#include <soc/mcm/robo/intenum.h>
#include <soc/mcm/robo/memregs.h>

/* Support no reset values/masks w/o diag shell */

#if !defined(SOC_NO_RESET_VALS)
    #define SOC_RESET_VAL_DEC(_lo, _hi) _lo, _hi,
    #define SOC_RESET_MASK_DEC(_lo, _hi) _lo, _hi,
#else
    #define SOC_RESET_VAL_DEC(_lo, _hi)
    #define SOC_RESET_MASK_DEC(_lo, _hi)
#endif

/*
 * The array soc_robo_reg_list is indexed by soc_reg_int_t; it describes
 * all versions of registers for all chips.  Chip register arrays index
 * into this summary.
 */

soc_reg_info_t soc_robo_reg_list[] = {
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ACTLSTSr */
        /* reg            ACTLSTSr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_ACTLSTS_BCM5347_A0r */
        /* reg            ACTLSTSr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_ACTLSTS_BCM5348_A0r */
        /* reg            ACTLSTSr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_ACTLSTS_BCM5396_A0r */
        /* reg            ACTLSTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_ACTLSTS_BCM5398_A0r */
        /* reg            ACTLSTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_ACT_POL_DATAr */
        /* reg            ACT_POL_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2050,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_ACT_POL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_ACT_POL_DATA0r */
        /* reg            ACT_POL_DATA0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa050,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_ACT_POL_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_ACT_POL_DATA1r */
        /* reg            ACT_POL_DATA1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa054,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_ACT_POL_DATA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_ACT_POL_DATA0_BCM53115_A0r */
        /* reg            ACT_POL_DATA0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa050,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_ACT_POL_DATA0_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_ACT_POL_DATA1_BCM53115_A0r */
        /* reg            ACT_POL_DATA1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa054,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_ACT_POL_DATA1_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ACT_POL_DATA_BCM53242_A0r */
        /* reg            ACT_POL_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2070,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 17,
        /* *fields     */ soc_ACT_POL_DATA_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_AEGSTSr */
        /* reg            AEGSTSr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_AEGSTS_BCM5347_A0r */
        /* reg            AEGSTSr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_AEGSTS_BCM5348_A0r */
        /* reg            AEGSTSr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_AEGSTS_BCM5396_A0r */
        /* reg            AEGSTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_AEGSTS_BCM5398_A0r */
        /* reg            AEGSTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_AGEOUT_CTLr */
        /* reg            AGEOUT_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4504,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_AGEOUT_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_AGEOUT_EN_VIDr */
        /* reg            AGEOUT_EN_VIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4302,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_AGEOUT_EN_VIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_AMODE2r */
        /* reg            AMODE2r */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1036,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_AMODE2_BCM5347_A0r */
        /* reg            AMODE2r */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa036,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_AMODE2_BCM5348_A0r */
        /* reg            AMODE2r */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa036,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_AMODE2_BCM5396_A0r */
        /* reg            AMODE2r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8036,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_AMPHYr */
        /* reg            AMPHYr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_AMPHY_BCM5347_A0r */
        /* reg            AMPHYr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa03c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_AMPHY_BCM5348_A0r */
        /* reg            AMPHYr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa03c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_AMPHY_BCM5396_A0r */
        /* reg            AMPHYr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x803c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_AMPHY_BCM5398_A0r */
        /* reg            AMPHYr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ANADVr */
        /* reg            ANADVr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANADVr_fields,
        SOC_RESET_VAL_DEC(0x000005e1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_ANADV_BCM5347_A0r */
        /* reg            ANADVr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANADVr_fields,
        SOC_RESET_VAL_DEC(0x000005e1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_ANADV_BCM5348_A0r */
        /* reg            ANADVr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANADVr_fields,
        SOC_RESET_VAL_DEC(0x000005e1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_ANADV_BCM5396_A0r */
        /* reg            ANADVr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANADVr_fields,
        SOC_RESET_VAL_DEC(0x000005e1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ANEXPr */
        /* reg            ANEXPr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_ANEXP_BCM5347_A0r */
        /* reg            ANEXPr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa00c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_ANEXP_BCM5348_A0r */
        /* reg            ANEXPr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa00c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_ANEXP_BCM5396_A0r */
        /* reg            ANEXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x800c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_ANEXP_BCM5398_A0r */
        /* reg            ANEXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ANLPARr */
        /* reg            ANLPARr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_ANLPAR_BCM5347_A0r */
        /* reg            ANLPARr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa00a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_ANLPAR_BCM5348_A0r */
        /* reg            ANLPARr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa00a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_ANLPAR_BCM5396_A0r */
        /* reg            ANLPARr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x800a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_ANLPAR_BCM5398_A0r */
        /* reg            ANLPARr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ANNXPr */
        /* reg            ANNXPr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_ANNXP_BCM5347_A0r */
        /* reg            ANNXPr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa00e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_ANNXP_BCM5348_A0r */
        /* reg            ANNXPr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa00e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_ANNXP_BCM5396_A0r */
        /* reg            ANNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x800e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_ANNXP_BCM5398_A0r */
        /* reg            ANNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_ARLA_ENTRYr */
        /* reg            ARLA_ENTRYr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x510,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_ARLA_ENTRYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ARLA_ENTRY0r */
        /* reg            ARLA_ENTRY0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x510,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_ENTRY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ARLA_ENTRY1r */
        /* reg            ARLA_ENTRY1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_ARLA_ENTRY1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_ENTRY_0r */
        /* reg            ARLA_ENTRY_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x510,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_ENTRY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_ENTRY_1r */
        /* reg            ARLA_ENTRY_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_ENTRY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY0r */
        /* reg            ARLA_FWD_ENTRY0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_ARLA_FWD_ENTRY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY1r */
        /* reg            ARLA_FWD_ENTRY1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x528,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_ARLA_FWD_ENTRY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY2r */
        /* reg            ARLA_FWD_ENTRY2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x538,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY3r */
        /* reg            ARLA_FWD_ENTRY3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x548,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY0_BCM53115_A0r */
        /* reg            ARLA_FWD_ENTRY0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY0_BCM5389_A0r */
        /* reg            ARLA_FWD_ENTRY0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY0_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY0_BCM5395_A0r */
        /* reg            ARLA_FWD_ENTRY0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY0_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY0_BCM5398_A0r */
        /* reg            ARLA_FWD_ENTRY0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY0_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY1_BCM5389_A0r */
        /* reg            ARLA_FWD_ENTRY1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x528,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY0_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_FWD_ENTRY1_BCM5395_A0r */
        /* reg            ARLA_FWD_ENTRY1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x528,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_FWD_ENTRY1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_ARLA_MACr */
        /* reg            ARLA_MACr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x502,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ARLA_MACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY0r */
        /* reg            ARLA_MACVID_ENTRY0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x510,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY1r */
        /* reg            ARLA_MACVID_ENTRY1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x520,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY2r */
        /* reg            ARLA_MACVID_ENTRY2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x530,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY3r */
        /* reg            ARLA_MACVID_ENTRY3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x540,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY0_BCM5389_A0r */
        /* reg            ARLA_MACVID_ENTRY0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x510,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY0_BCM5398_A0r */
        /* reg            ARLA_MACVID_ENTRY0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x510,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY1_BCM5389_A0r */
        /* reg            ARLA_MACVID_ENTRY1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x520,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_MACVID_ENTRY1_BCM5395_A0r */
        /* reg            ARLA_MACVID_ENTRY1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x520,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_MACVID_ENTRY0_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ARLA_RWCTLr */
        /* reg            ARLA_RWCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_RWCTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_RWCTL_BCM53242_A0r */
        /* reg            ARLA_RWCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_ARLA_RWCTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_ARLA_RWCTL_BCM5348_A0r */
        /* reg            ARLA_RWCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_ARLA_RWCTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_ARLA_RWCTL_BCM5396_A0r */
        /* reg            ARLA_RWCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_RWCTL_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ARLA_SRCH_ADRr */
        /* reg            ARLA_SRCH_ADRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x522,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_SRCH_ADRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_SRCH_ADR_BCM53242_A0r */
        /* reg            ARLA_SRCH_ADRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x552,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_ADR_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_ARLA_SRCH_ADR_BCM5348_A0r */
        /* reg            ARLA_SRCH_ADRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x542,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_SRCH_ADR_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_ARLA_SRCH_ADR_BCM5389_A0r */
        /* reg            ARLA_SRCH_ADRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x531,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_SRCH_ADR_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_SRCH_ADR_BCM5395_A0r */
        /* reg            ARLA_SRCH_ADRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x551,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_SRCH_ADR_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ARLA_SRCH_ADR_BCM5396_A0r */
        /* reg            ARLA_SRCH_ADRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x531,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_SRCH_ADRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ARLA_SRCH_CTLr */
        /* reg            ARLA_SRCH_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x520,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_SRCH_CTL_BCM53242_A0r */
        /* reg            ARLA_SRCH_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x550,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_ARLA_SRCH_CTL_BCM5348_A0r */
        /* reg            ARLA_SRCH_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x540,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_ARLA_SRCH_CTL_BCM5389_A0r */
        /* reg            ARLA_SRCH_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x530,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_CTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_SRCH_CTL_BCM5395_A0r */
        /* reg            ARLA_SRCH_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x550,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_CTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ARLA_SRCH_CTL_BCM5396_A0r */
        /* reg            ARLA_SRCH_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x530,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_CTL_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ARLA_SRCH_RSLTr */
        /* reg            ARLA_SRCH_RSLTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x524,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_ARLA_SRCH_RSLTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_0r */
        /* reg            ARLA_SRCH_RSLT_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x53b,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_ARLA_FWD_ENTRY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_1r */
        /* reg            ARLA_SRCH_RSLT_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x548,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_ARLA_FWD_ENTRY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_0_BCM5395_A0r */
        /* reg            ARLA_SRCH_RSLT_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x568,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_SRCH_RSLT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_1_BCM5395_A0r */
        /* reg            ARLA_SRCH_RSLT_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x578,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_SRCH_RSLT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_BCM53242_A0r */
        /* reg            ARLA_SRCH_RSLTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x554,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_SRCH_RSLT_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_BCM5348_A0r */
        /* reg            ARLA_SRCH_RSLTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x544,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 8,
        /* *fields     */ soc_ARLA_SRCH_RSLT_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_BCM5389_A0r */
        /* reg            ARLA_SRCH_RSLTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x53b,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_SRCH_RSLT_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_BCM5398_A0r */
        /* reg            ARLA_SRCH_RSLTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x53b,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_ARLA_SRCH_RSLT_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_MACVIDr */
        /* reg            ARLA_SRCH_RSLT_MACVIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x533,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_RSLT_MACVIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_0r */
        /* reg            ARLA_SRCH_RSLT_MACVID_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x533,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_RSLT_MACVID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_1r */
        /* reg            ARLA_SRCH_RSLT_MACVID_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x540,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_RSLT_MACVID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_0_BCM5395_A0r */
        /* reg            ARLA_SRCH_RSLT_MACVID_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x560,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_RSLT_MACVID_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_1_BCM5395_A0r */
        /* reg            ARLA_SRCH_RSLT_MACVID_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x570,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_RSLT_MACVID_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_BCM5398_A0r */
        /* reg            ARLA_SRCH_RSLT_MACVIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x533,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_RSLT_MACVID_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_VIDr */
        /* reg            ARLA_SRCH_RSLT_VIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x52c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_SRCH_RSLT_VIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_VID_BCM53242_A0r */
        /* reg            ARLA_SRCH_RSLT_VIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x55c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_RSLT_VID_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_ARLA_SRCH_RSLT_VID_BCM5348_A0r */
        /* reg            ARLA_SRCH_RSLT_VIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x54c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_SRCH_RSLT_VID_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_ARLA_VIDr */
        /* reg            ARLA_VIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x508,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_VIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_ARLA_VID_BCM5348_A0r */
        /* reg            ARLA_VIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x508,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_VID_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ARLA_VID_BCM5396_A0r */
        /* reg            ARLA_VIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x508,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_VID_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_ARLA_VID_ENTRYr */
        /* reg            ARLA_VID_ENTRYr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_VID_ENTRYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ARLA_VID_ENTRY0r */
        /* reg            ARLA_VID_ENTRY0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x530,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_VID_ENTRY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ARLA_VID_ENTRY1r */
        /* reg            ARLA_VID_ENTRY1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x532,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_VID_ENTRY1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_VID_ENTRY_0r */
        /* reg            ARLA_VID_ENTRY_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x520,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_VID_ENTRY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ARLA_VID_ENTRY_1r */
        /* reg            ARLA_VID_ENTRY_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x528,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_VID_ENTRY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ARLA_VTBL_ADDRr */
        /* reg            ARLA_VTBL_ADDRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x561,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_VTBL_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_ARLA_VTBL_ADDR_BCM5389_A0r */
        /* reg            ARLA_VTBL_ADDRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x561,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_VTBL_ADDR_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_VTBL_ADDR_BCM5395_A0r */
        /* reg            ARLA_VTBL_ADDRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x581,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ARLA_VTBL_ADDR_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ARLA_VTBL_ENTRYr */
        /* reg            ARLA_VTBL_ENTRYr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x563,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_ARLA_VTBL_ENTRYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_ARLA_VTBL_ENTRY_BCM5389_A0r */
        /* reg            ARLA_VTBL_ENTRYr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x563,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_ARLA_VTBL_ENTRY_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_VTBL_ENTRY_BCM5395_A0r */
        /* reg            ARLA_VTBL_ENTRYr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x583,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_ARLA_VTBL_ENTRY_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_ARLA_VTBL_ENTRY_BCM5398_A0r */
        /* reg            ARLA_VTBL_ENTRYr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x563,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_ARLA_VTBL_ENTRY_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ARLA_VTBL_RWCTRLr */
        /* reg            ARLA_VTBL_RWCTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x560,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_VTBL_RWCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_ARLA_VTBL_RWCTRL_BCM5389_A0r */
        /* reg            ARLA_VTBL_RWCTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x560,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_VTBL_RWCTRL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_ARLA_VTBL_RWCTRL_BCM5395_A0r */
        /* reg            ARLA_VTBL_RWCTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x580,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ARLA_VTBL_RWCTRL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ARL_SPAREREG0r */
        /* reg            ARL_SPAREREG0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x440,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ARL_SPAREREG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ARL_SPAREREG1r */
        /* reg            ARL_SPAREREG1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x441,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ARL_SPAREREG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ARL_SPAREREG2r */
        /* reg            ARL_SPAREREG2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x442,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ARL_SPAREREG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ARL_SPAREREG3r */
        /* reg            ARL_SPAREREG3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x443,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ARL_SPAREREG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ASTSSUMr */
        /* reg            ASTSSUMr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1032,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_ASTSSUM_BCM5347_A0r */
        /* reg            ASTSSUMr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa032,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_ASTSSUM_BCM5348_A0r */
        /* reg            ASTSSUMr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa032,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_ASTSSUM_BCM5396_A0r */
        /* reg            ASTSSUMr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8032,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_ASTSSUM_BCM5398_A0r */
        /* reg            ASTSSUMr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1032,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_AUTH_8021X_CTL1r */
        /* reg            AUTH_8021X_CTL1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x77,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_AUTH_8021X_CTL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_AUTH_8021X_CTL2r */
        /* reg            AUTH_8021X_CTL2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_AUTH_8021X_CTL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_BCAST_FWD_MAPr */
        /* reg            BCAST_FWD_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BCAST_FWD_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_BCAST_FWD_MAP_BCM53262_A0r */
        /* reg            BCAST_FWD_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BCAST_FWD_MAP_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_BC_SUP_PKTDROP_CNT_IMPr */
        /* reg            BC_SUP_PKTDROP_CNT_IMPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4170,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUP_PKTDROP_CNT_P_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_BC_SUP_PKTDROP_CNT_Pr */
        /* reg            BC_SUP_PKTDROP_CNT_Pr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0x4180,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUP_PKTDROP_CNT_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM53115_A0r */
        /* reg            BC_SUP_PKTDROP_CNT_Pr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUP_PKTDROP_CNT_P_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM53118_A0r */
        /* reg            BC_SUP_PKTDROP_CNT_Pr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUP_PKTDROP_CNT_P_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM5389_A0r */
        /* reg            BC_SUP_PKTDROP_CNT_Pr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUP_PKTDROP_CNT_P_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM5395_A0r */
        /* reg            BC_SUP_PKTDROP_CNT_Pr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x4150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUP_PKTDROP_CNT_P_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM5398_A0r */
        /* reg            BC_SUP_PKTDROP_CNT_Pr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x4150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BC_SUP_PKTDROP_CNT_P_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_IMPr */
        /* reg            BC_SUP_RATECTRL_IMPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4130,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMPr_fields,
        SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_Pr */
        /* reg            BC_SUP_RATECTRL_Pr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMPr_fields,
        SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53118_A0r */
        /* reg            BC_SUP_RATECTRL_Pr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_BC_SUP_RATECTRL_IMPr_fields,
        SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_BG_SELr */
        /* reg            BG_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BG_SELr_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_BG_SEL_BCM53242_A0r */
        /* reg            BG_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BG_SELr_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0)
    { /* SOC_REG_INT_BIST_STSr */
        /* reg            BIST_STSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 8,
        /* *fields     */ soc_BIST_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_BIST_STS0r */
        /* reg            BIST_STS0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BIST_STS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_BIST_STS1r */
        /* reg            BIST_STS1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x208,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BIST_STS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_BIST_STS0_BCM53115_A0r */
        /* reg            BIST_STS0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x146,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BIST_STS0_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_BIST_STS0_BCM53118_A0r */
        /* reg            BIST_STS0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x146,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_BIST_STS0_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_BIST_STS0_BCM53242_A0r */
        /* reg            BIST_STS0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 13,
        /* *fields     */ soc_BIST_STS0_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_BIST_STS1_BCM53242_A0r */
        /* reg            BIST_STS1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x208,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 12,
        /* *fields     */ soc_BIST_STS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A1)
    { /* SOC_REG_INT_BIST_STS_BCM5324_A1r */
        /* reg            BIST_STSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 11,
        /* *fields     */ soc_BIST_STS_BCM5324_A1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_BIST_STS_BCM5389_A0r */
        /* reg            BIST_STSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x146,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_BIST_STS_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_BIST_STS_BCM5395_A0r */
        /* reg            BIST_STSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x146,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_BIST_STS_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_BIST_STS_BCM5396_A0r */
        /* reg            BIST_STSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x146,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_BIST_STS_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_BIST_STS_BCM5398_A0r */
        /* reg            BIST_STSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x146,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_BIST_STS_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_BONDING_PADr */
        /* reg            BONDING_PADr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xee,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BONDING_PADr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_BONDING_PAD_STATUSr */
        /* reg            BONDING_PAD_STATUSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xee,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_BONDING_PAD_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_BONDING_PAD_STATUS_BCM53115_A0r */
        /* reg            BONDING_PAD_STATUSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xee,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BONDING_PAD_STATUS_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_BONDING_PAD_STATUS_BCM53118_A0r */
        /* reg            BONDING_PAD_STATUSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xee,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_BONDING_PAD_STATUS_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5398_A0)
    { /* SOC_REG_INT_BOND_DIRECT_PINr */
        /* reg            BOND_DIRECT_PINr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x180,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_BOND_DIRECT_PINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0)
    { /* SOC_REG_INT_BOND_DIRECT_PIN_BCM5397_A0r */
        /* reg            BOND_DIRECT_PINr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0x180,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_BOND_DIRECT_PINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_BPDU_MCADDRr */
        /* reg            BPDU_MCADDRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x404,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BPDU_MCADDRr_fields,
        SOC_RESET_VAL_DEC(0xc2000000, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_BRCMTSTr */
        /* reg            BRCMTSTr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_BRCMTST_BCM5347_A0r */
        /* reg            BRCMTSTr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa03e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_BRCMTST_BCM5348_A0r */
        /* reg            BRCMTSTr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa03e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_BRCMTST_BCM5396_A0r */
        /* reg            BRCMTSTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x803e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_BRCM_HDR_CTRLr */
        /* reg            BRCM_HDR_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BRCM_HDR_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_BRCM_HDR_CTRL_BCM53118_A0r */
        /* reg            BRCM_HDR_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BRCM_HDR_CTRL_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_BRCM_TAG_CTRLr */
        /* reg            BRCM_TAG_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BRCM_TAG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_BUFCON_MEMADRr */
        /* reg            BUFCON_MEMADRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_BUFCON_MEMADRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_BUFCON_MEMADR_BCM5348_A0r */
        /* reg            BUFCON_MEMADRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_BUFCON_MEMADR_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_BUFCON_MEMDAT0r */
        /* reg            BUFCON_MEMDAT0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BUFCON_MEMDAT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_BUFCON_MEMDAT1r */
        /* reg            BUFCON_MEMDAT1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x718,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_BUFCON_MEMDAT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_BUFCON_MEMDAT0_BCM5348_A0r */
        /* reg            BUFCON_MEMDAT0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BUFCON_MEMDAT0_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_BUFCON_MEMDAT1_BCM5348_A0r */
        /* reg            BUFCON_MEMDAT1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x718,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_BUFCON_MEMDAT1_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_C4_WEIGHTr */
        /* reg            C4_WEIGHTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3085,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_C4_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_CFP_ACCr */
        /* reg            CFP_ACCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_CFP_ACCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_CFP_ACC_BCM53115_A0r */
        /* reg            CFP_ACCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_CFP_ACC_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_ACC_BCM53242_A0r */
        /* reg            CFP_ACCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_CFP_ACC_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_CFP_ACC_BCM5395_A0r */
        /* reg            CFP_ACCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_CFP_ACC_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_CFP_CTL_REGr */
        /* reg            CFP_CTL_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa100,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_CFP_CTL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_CFP_CTL_REG_BCM53115_A0r */
        /* reg            CFP_CTL_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa100,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_CTL_REG_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_CFP_DATAr */
        /* reg            CFP_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x2010,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_CFP_DATA_BCM53115_A0r */
        /* reg            CFP_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xa010,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_DATA_BCM53242_A0r */
        /* reg            CFP_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x2010,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_DATA_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_CFP_DATA_BCM5395_A0r */
        /* reg            CFP_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0xa010,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_EN_CTRLr */
        /* reg            CFP_EN_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2120,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_CFP_EN_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_CFP_GLOBAL_CTLr */
        /* reg            CFP_GLOBAL_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2100,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_CFP_GLOBAL_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_GLOBAL_CTL_BCM53242_A0r */
        /* reg            CFP_GLOBAL_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2100,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_CFP_GLOBAL_CTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_CFP_GLOBAL_CTL_BCM5347_A0r */
        /* reg            CFP_GLOBAL_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2100,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_CFP_GLOBAL_CTL_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_CFP_MASKr */
        /* reg            CFP_MASKr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x2030,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_CFP_MASK_BCM53115_A0r */
        /* reg            CFP_MASKr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xa030,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_MASK_BCM53242_A0r */
        /* reg            CFP_MASKr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x2040,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_MASK_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_CFP_MASK_BCM5395_A0r */
        /* reg            CFP_MASKr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0xa030,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_RCr */
        /* reg            CFP_RCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2080,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_CFP_RCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_CFP_TESTr */
        /* reg            CFP_TESTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_CFP_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_UDF_Ar */
        /* reg            CFP_UDF_Ar */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x2200,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_UDF_Br */
        /* reg            CFP_UDF_Br */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 11,
        /* offset      */ 0x2210,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_UDF_Cr */
        /* reg            CFP_UDF_Cr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x2220,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CFP_UDF_Dr */
        /* reg            CFP_UDF_Dr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x2230,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CFP_UDF_Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_CFP_UNLCKr */
        /* reg            CFP_UNLCKr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x207c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CFP_UNLCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_CHIP0_PORT_AGEr */
        /* reg            CHIP0_PORT_AGEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4308,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CHIP0_PORT_AGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_CHIP_REVIDr */
        /* reg            CHIP_REVIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x288,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CHIP_REVIDr_fields,
        SOC_RESET_VAL_DEC(0x00000024, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_CHIP_REVID_BCM5348_A0r */
        /* reg            CHIP_REVIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x388,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CHIP_REVID_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_CHIP_REVID_BCM5396_A0r */
        /* reg            CHIP_REVIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x240,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CHIP_REVID_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_CHIP_RST_CTLr */
        /* reg            CHIP_RST_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x37c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CHIP_RST_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CHIP_RST_CTL_BCM53242_A0r */
        /* reg            CHIP_RST_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x37c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_CHIP_RST_CTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_CLASS_PCPr */
        /* reg            CLASS_PCPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9003,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_CLASS_PCPr_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_CLKSETr */
        /* reg            CLKSETr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfffa,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CLKSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_COMM_IRC_CONr */
        /* reg            COMM_IRC_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4200,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_COMM_IRC_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_COMM_IRC_CON_BCM5389_A0r */
        /* reg            COMM_IRC_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_COMM_IRC_CON_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_COMM_IRC_CON_BCM5395_A0r */
        /* reg            COMM_IRC_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_COMM_IRC_CON_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_COMM_IRC_CON_BCM5396_A0r */
        /* reg            COMM_IRC_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_COMM_IRC_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_COMM_IRC_CON_BCM5398_A0r */
        /* reg            COMM_IRC_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_COMM_IRC_CON_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_CPU2COS_MAPr */
        /* reg            CPU2COS_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3064,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_CPU2COS_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_CPU2COS_MAP_BCM53115_A0r */
        /* reg            CPU2COS_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3064,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_CPU2COS_MAP_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_CPU_ADDRESSr */
        /* reg            CPU_ADDRESSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x892,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CPU_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_CPU_MEM_RD_ENr */
        /* reg            CPU_MEM_RD_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x890,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CPU_MEM_RD_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_CPU_RAM_ROM_SELr */
        /* reg            CPU_RAM_ROM_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x891,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_CPU_RAM_ROM_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_CPU_READ_DATAr */
        /* reg            CPU_READ_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x894,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_CPU_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_CRC16_GPr */
        /* reg            CRC16_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xd5c,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CRC16_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_CRC16_GP_BCM53242_A0r */
        /* reg            CRC16_GPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xd5c,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_CRC16_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_DEBUG_REGr */
        /* reg            DEBUG_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEBUG_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_DEBUG_REG_BCM53115_A0r */
        /* reg            DEBUG_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1e,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEBUG_REG_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_DEBUG_REG_BCM5348_A0r */
        /* reg            DEBUG_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DEBUG_REG_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_DEBUG_REG_BCM5389_A0r */
        /* reg            DEBUG_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEBUG_REG_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_DEBUG_REG_BCM5396_A0r */
        /* reg            DEBUG_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3a,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DEBUG_REG_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_DEBUG_REG_BCM5398_A0r */
        /* reg            DEBUG_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1e,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEBUG_REG_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_DEBUG_STSr */
        /* reg            DEBUG_STSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DEBUG_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAGr */
        /* reg            DEFAULT_1Q_TAGr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM53115_A0r */
        /* reg            DEFAULT_1Q_TAGr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM53118_A0r */
        /* reg            DEFAULT_1Q_TAGr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM53242_A0r */
        /* reg            DEFAULT_1Q_TAGr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x3440,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A1)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM5324_A1r */
        /* reg            DEFAULT_1Q_TAGr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM5324_A1r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM53262_A0r */
        /* reg            DEFAULT_1Q_TAGr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x3440,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM5347_A0r */
        /* reg            DEFAULT_1Q_TAGr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x3440,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM5348_A0r */
        /* reg            DEFAULT_1Q_TAGr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 53,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM5389_A0r */
        /* reg            DEFAULT_1Q_TAGr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM5396_A0r */
        /* reg            DEFAULT_1Q_TAGr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 17,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_BCM5398_A0r */
        /* reg            DEFAULT_1Q_TAGr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x3410,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_IMPr */
        /* reg            DEFAULT_1Q_TAG_IMPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3420,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_DEFAULT_1Q_TAG_IMP_BCM53118_A0r */
        /* reg            DEFAULT_1Q_TAG_IMPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3420,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DEFAULT_1Q_TAG_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_DF_TIMERr */
        /* reg            DF_TIMERr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7202,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DF_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_DF_TIMER_BCM5395_A0r */
        /* reg            DF_TIMERr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7202,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DF_TIMER_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5396_A0)
    { /* SOC_REG_INT_DIAGNOSISr */
        /* reg            DIAGNOSISr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x910,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_DIRECT_CTRL_PINr */
        /* reg            DIRECT_CTRL_PINr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DIRECT_CTRL_PINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_DIRECT_CTRL_PIN_BCM53115_A0r */
        /* reg            DIRECT_CTRL_PINr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 18,
        /* *fields     */ soc_DIRECT_CTRL_PIN_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_DIRECT_CTRL_PIN_BCM53118_A0r */
        /* reg            DIRECT_CTRL_PINr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_DIRECT_CTRL_PIN_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_DIS_LEARNr */
        /* reg            DIS_LEARNr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DIS_LEARNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_DIS_LEARN_BCM5347_A0r */
        /* reg            DIS_LEARNr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40d8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DIS_LEARN_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_DIS_LEARN_BCM5348_A0r */
        /* reg            DIS_LEARNr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40d8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DIS_LEARN_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_DOS_CTRLr */
        /* reg            DOS_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3600,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_DOS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_DOS_CTRL_BCM53115_A0r */
        /* reg            DOS_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3600,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_DOS_CTRL_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_DOS_CTRL_BCM53118_A0r */
        /* reg            DOS_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3600,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_DOS_CTRL_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_DOS_DIS_LRN_REGr */
        /* reg            DOS_DIS_LRN_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3605,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DOS_DIS_LRN_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_DOS_DIS_LRN_REG_BCM53115_A0r */
        /* reg            DOS_DIS_LRN_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3610,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DOS_DIS_LRN_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_DOU_TAG_TPIDr */
        /* reg            DOU_TAG_TPIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3430,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DOU_TAG_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_DTAG_GLO_CTLr */
        /* reg            DTAG_GLO_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3490,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DTAG_GLO_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_DTAG_GLO_CTL_BCM53242_A0r */
        /* reg            DTAG_GLO_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3490,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DTAG_GLO_CTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_DUPSTSr */
        /* reg            DUPSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x11c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DUPSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_DUPSTS_BCM53242_A0r */
        /* reg            DUPSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x228,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DUPSTS_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_DUPSTS_BCM53262_A0r */
        /* reg            DUPSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x228,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DUPSTS_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_DUPSTS_BCM5347_A0r */
        /* reg            DUPSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x228,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_DUPSTS_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_DUPSTS_BCM5348_A0r */
        /* reg            DUPSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x228,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DUPSTS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_DUPSTS_BCM5389_A0r */
        /* reg            DUPSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x108,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_DUPSTS_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_DUPSTS_BCM5396_A0r */
        /* reg            DUPSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_DUPSTS_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_EAP_DIPr */
        /* reg            EAP_DIPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x40e0,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 2,
        /* *fields     */ soc_EAP_DIPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_EAP_DIP_BCM5348_A0r */
        /* reg            EAP_DIPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x40c0,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 2,
        /* *fields     */ soc_EAP_DIP_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_EAP_DIP_BCM5398_A0r */
        /* reg            EAP_DIPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x4202,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 2,
        /* *fields     */ soc_EAP_DIPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_EAP_GLO_CONr */
        /* reg            EAP_GLO_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40dc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 25,
        /* *fields     */ soc_EAP_GLO_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_EAP_GLO_CON_BCM53115_A0r */
        /* reg            EAP_GLO_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_EAP_GLO_CON_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_EAP_GLO_CON_BCM53242_A0r */
        /* reg            EAP_GLO_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_EAP_GLO_CON_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_EAP_GLO_CON_BCM5348_A0r */
        /* reg            EAP_GLO_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40d0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_EAP_GLO_CON_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_EAP_GLO_CON_BCM5395_A0r */
        /* reg            EAP_GLO_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_EAP_GLO_CON_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_EAP_GLO_CON_BCM5398_A0r */
        /* reg            EAP_GLO_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_EAP_GLO_CON_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_EAP_MULTI_ADDR_CTRLr */
        /* reg            EAP_MULTI_ADDR_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4201,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_EAP_MULTI_ADDR_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    { /* SOC_REG_INT_EAV_LNK_STATUSr */
        /* reg            EAV_LNK_STATUSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90b0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EAV_LNK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_EAV_LNK_STATUS_BCM53118_A0r */
        /* reg            EAV_LNK_STATUSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90e0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EAV_LNK_STATUS_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_EGMIRCTLr */
        /* reg            EGMIRCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_EGMIRCTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_EGMIRCTL_BCM53242_A0r */
        /* reg            EGMIRCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x328,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_EGMIRCTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_EGMIRCTL_BCM53262_A0r */
        /* reg            EGMIRCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x328,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_EGMIRCTL_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_EGMIRCTL_BCM5347_A0r */
        /* reg            EGMIRCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x328,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_EGMIRCTL_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EGMIRCTL_BCM5348_A0r */
        /* reg            EGMIRCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x328,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_EGMIRCTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_EGMIRCTL_BCM5389_A0r */
        /* reg            EGMIRCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_EGMIRCTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_EGMIRCTL_BCM5396_A0r */
        /* reg            EGMIRCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_EGMIRCTL_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_EGMIRDIVr */
        /* reg            EGMIRDIVr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x224,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EGMIRDIVr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_EGMIRDIV_BCM5348_A0r */
        /* reg            EGMIRDIVr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x330,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EGMIRDIV_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_EGMIRDIV_BCM5389_A0r */
        /* reg            EGMIRDIVr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EGMIRDIV_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_EGMIRDIV_BCM5396_A0r */
        /* reg            EGMIRDIVr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EGMIRDIV_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_EGMIRMACr */
        /* reg            EGMIRMACr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x226,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGMIRMACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_EGMIRMAC_BCM5348_A0r */
        /* reg            EGMIRMACr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x332,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGMIRMACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_EGMIRMAC_BCM5389_A0r */
        /* reg            EGMIRMACr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_EGMIRMACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAPr */
        /* reg            EGRESS_NRESE_PKT_TC2PCP_MAPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0x9110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_EGRESS_NRESE_PKT_TC2PCP_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_8r */
        /* reg            EGRESS_NRESE_PKT_TC2PCP_MAP_8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9130,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_EGRESS_NRESE_PKT_TC2PCP_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53115_A0r */
        /* reg            EGRESS_NRESE_PKT_TC2PCP_MAPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 16,
        /* *fields     */ soc_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53118_A0r */
        /* reg            EGRESS_NRESE_PKT_TC2PCP_MAPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x9110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 9,
        /* *fields     */ soc_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_IMPr */
        /* reg            EGRESS_NRESE_PKT_TC2PCP_MAP_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9150,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_EGRESS_RMONr */
        /* reg            EGRESS_RMONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x368,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_EGRESS_RMONr_fields,
        SOC_RESET_VAL_DEC(0x0000f000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_EGRESS_VID_RMK_TBL_ACSr */
        /* reg            EGRESS_VID_RMK_TBL_ACSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3440,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_EGRESS_VID_RMK_TBL_ACSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_EGRESS_VID_RMK_TBL_DATAr */
        /* reg            EGRESS_VID_RMK_TBL_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3444,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_EGRESS_VID_RMK_TBL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_EN_IMP_CONG_REMAPr */
        /* reg            EN_IMP_CONG_REMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_EN_IMP_CONG_REMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_EN_IMP_HIGH_RATEr */
        /* reg            EN_IMP_HIGH_RATEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xab0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EN_IMP_HIGH_RATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_EN_TOTAL_MC_DROP_IMPr */
        /* reg            EN_TOTAL_MC_DROP_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_EN_TOTAL_MC_DROP_IMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_EXTPHY_SCAN_CTLr */
        /* reg            EXTPHY_SCAN_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x86,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_EXTPHY_SCAN_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_ACTLSTSr */
        /* reg            EXT_ACTLSTSr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_AEGSTSr */
        /* reg            EXT_AEGSTSr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_AMODE2r */
        /* reg            EXT_AMODE2r */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc036,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_AMPHYr */
        /* reg            EXT_AMPHYr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc03c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_ANADVr */
        /* reg            EXT_ANADVr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANADVr_fields,
        SOC_RESET_VAL_DEC(0x000005e1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_ANEXPr */
        /* reg            EXT_ANEXPr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc00c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_ANLPAr */
        /* reg            EXT_ANLPAr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc00a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_ANNXPr */
        /* reg            EXT_ANNXPr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc00e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_ASTSSUMr */
        /* reg            EXT_ASTSSUMr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc032,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_BRCMTSTr */
        /* reg            EXT_BRCMTSTr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc03e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_HNDRD_ACTLr */
        /* reg            EXT_HNDRD_ACTLr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_HNDRD_ASTSr */
        /* reg            EXT_HNDRD_ASTSr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc022,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_HNDRD_FCSCNTr */
        /* reg            EXT_HNDRD_FCSCNTr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_HNDRD_RECNTr */
        /* reg            EXT_HNDRD_RECNTr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_LPNXPr */
        /* reg            EXT_LPNXPr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc010,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_MIICTLr */
        /* reg            EXT_MIICTLr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_MIISTSr */
        /* reg            EXT_MIISTSr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc002,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00007809, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_PHYIDHr */
        /* reg            EXT_PHYIDHr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_EXT_PHYIDLr */
        /* reg            EXT_PHYIDLr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xc006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_ACTLSTSr */
        /* reg            E_ACTLSTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8730,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_AEGSTSr */
        /* reg            E_AEGSTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8738,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_AMODE2r */
        /* reg            E_AMODE2r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8736,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_AMPHYr */
        /* reg            E_AMPHYr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x873c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_ANADVr */
        /* reg            E_ANADVr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8708,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANADVr_fields,
        SOC_RESET_VAL_DEC(0x000005e1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_ANEXPr */
        /* reg            E_ANEXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x870c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_ANLPAr */
        /* reg            E_ANLPAr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x870a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_ANNXPr */
        /* reg            E_ANNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x870e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_ASTSSUMr */
        /* reg            E_ASTSSUMr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8732,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_BRCMTSTr */
        /* reg            E_BRCMTSTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x873e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_HNDRD_ACTLr */
        /* reg            E_HNDRD_ACTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8720,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_HNDRD_ASTSr */
        /* reg            E_HNDRD_ASTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8722,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_HNDRD_FCSCNTr */
        /* reg            E_HNDRD_FCSCNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8726,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_HNDRD_RECNTr */
        /* reg            E_HNDRD_RECNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8724,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_LPNXPr */
        /* reg            E_LPNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8710,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_MIICTLr */
        /* reg            E_MIICTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8700,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_MIISTSr */
        /* reg            E_MIISTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8702,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00007809, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_PHYIDHr */
        /* reg            E_PHYIDHr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8704,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_E_PHYIDLr */
        /* reg            E_PHYIDLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8706,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_FAST_AGE_CTLr */
        /* reg            FAST_AGE_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x88,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FAST_AGE_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FAST_AGE_CTL_BCM5395_A0r */
        /* reg            FAST_AGE_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x88,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_FAST_AGE_CTL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FAST_AGE_CTL_BCM5398_A0r */
        /* reg            FAST_AGE_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x88,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_FAST_AGE_CTL_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FAST_AGE_CTRLr */
        /* reg            FAST_AGE_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x88,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_FAST_AGE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FAST_AGE_PORTr */
        /* reg            FAST_AGE_PORTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x89,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FAST_AGE_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FAST_AGING_PORTr */
        /* reg            FAST_AGING_PORTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x89,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FAST_AGING_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FAST_AGING_PORT_BCM5389_A0r */
        /* reg            FAST_AGING_PORTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x89,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FAST_AGING_PORT_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_FAST_AGING_PORT_BCM5398_A0r */
        /* reg            FAST_AGING_PORTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x89,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FAST_AGING_PORT_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FAST_AGING_VIDr */
        /* reg            FAST_AGING_VIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FAST_AGING_VIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FAST_AGING_VID_BCM5389_A0r */
        /* reg            FAST_AGING_VIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FAST_AGING_VID_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_FAST_AGING_VID_BCM5398_A0r */
        /* reg            FAST_AGING_VIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FAST_AGING_VID_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_BCST_TH_CTRLr */
        /* reg            FCON_BCST_TH_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa96,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_BCST_TH_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000b914, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_BCST_TH_CTRL_BCM53242_A0r */
        /* reg            FCON_BCST_TH_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa96,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_BCST_TH_CTRL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000b29f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_BCST_TH_CTRL_BCM5348_A0r */
        /* reg            FCON_BCST_TH_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa96,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_BCST_TH_CTRL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000b814, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_DIAG_CTRLr */
        /* reg            FCON_DIAG_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_FCON_DIAG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_DIAG_CTRL_BCM53242_A0r */
        /* reg            FCON_DIAG_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_FCON_DIAG_CTRL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_DIAG_CTRL_BCM5348_A0r */
        /* reg            FCON_DIAG_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_FCON_DIAG_CTRL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_DLF_TH_CTRLr */
        /* reg            FCON_DLF_TH_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa94,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_DLF_TH_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000b914, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_DLF_TH_CTRL_BCM53242_A0r */
        /* reg            FCON_DLF_TH_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa94,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_DLF_TH_CTRL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000b29f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_DLF_TH_CTRL_BCM5348_A0r */
        /* reg            FCON_DLF_TH_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa94,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_DLF_TH_CTRL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000b814, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS0r */
        /* reg            FCON_FLOWCON_STATUS0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa50,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS1r */
        /* reg            FCON_FLOWCON_STATUS1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa52,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS2r */
        /* reg            FCON_FLOWCON_STATUS2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS3r */
        /* reg            FCON_FLOWCON_STATUS3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS4r */
        /* reg            FCON_FLOWCON_STATUS4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa20,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS5r */
        /* reg            FCON_FLOWCON_STATUS5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa22,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS6r */
        /* reg            FCON_FLOWCON_STATUS6r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa54,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS7r */
        /* reg            FCON_FLOWCON_STATUS7r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa26,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS8r */
        /* reg            FCON_FLOWCON_STATUS8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa56,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS9r */
        /* reg            FCON_FLOWCON_STATUS9r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS10r */
        /* reg            FCON_FLOWCON_STATUS10r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS11r */
        /* reg            FCON_FLOWCON_STATUS11r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS12r */
        /* reg            FCON_FLOWCON_STATUS12r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa3c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS13r */
        /* reg            FCON_FLOWCON_STATUS13r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa3e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS10_BCM53242_A0r */
        /* reg            FCON_FLOWCON_STATUS10r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS10_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS11_BCM53242_A0r */
        /* reg            FCON_FLOWCON_STATUS11r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS11_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS11_BCM5348_A0r */
        /* reg            FCON_FLOWCON_STATUS11r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS11_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS12_BCM5348_A0r */
        /* reg            FCON_FLOWCON_STATUS12r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa3c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS12_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS2_BCM53242_A0r */
        /* reg            FCON_FLOWCON_STATUS2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS2_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_FLOWCON_STATUS3_BCM5348_A0r */
        /* reg            FCON_FLOWCON_STATUS3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS3_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0)
    { /* SOC_REG_INT_FCON_FLOWMIXr */
        /* reg            FCON_FLOWMIXr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa30,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_FCON_FLOWMIXr_fields,
        SOC_RESET_VAL_DEC(0x0000041d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_FLOWMIX_BCM53242_A0r */
        /* reg            FCON_FLOWMIXr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa30,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_FCON_FLOWMIX_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003c1c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_FLOWMIX_BCM5324_A1r */
        /* reg            FCON_FLOWMIXr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa30,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_FCON_FLOWMIX_BCM5324_A1r_fields,
        SOC_RESET_VAL_DEC(0x0000041d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_FLOWMIX_BCM5348_A0r */
        /* reg            FCON_FLOWMIXr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa30,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_FCON_FLOWMIX_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000241d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_GLOB_TH_CTRL_1r */
        /* reg            FCON_GLOB_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_GLOB_TH_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x0000afb9, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_GLOB_TH_CTRL_2r */
        /* reg            FCON_GLOB_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_GLOB_TH_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x0000d1b9, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_GLOB_TH_CTRL_1_BCM53242_A0r */
        /* reg            FCON_GLOB_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_GLOB_TH_CTRL_1_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00006185, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_GLOB_TH_CTRL_1_BCM5348_A0r */
        /* reg            FCON_GLOB_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_GLOB_TH_CTRL_1_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x000083b8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_GLOB_TH_CTRL_2_BCM53242_A0r */
        /* reg            FCON_GLOB_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_GLOB_TH_CTRL_2_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000b2b2, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_GLOB_TH_CTRL_2_BCM5348_A0r */
        /* reg            FCON_GLOB_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_GLOB_TH_CTRL_2_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000edb8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_MISC_CTRLr */
        /* reg            FCON_MISC_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa32,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_FCON_MISC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_MISC_TXFLOW_CTRLr */
        /* reg            FCON_MISC_TXFLOW_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa4a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_MISC_TXFLOW_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00008c02, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_MISC_TXFLOW_CTRL_BCM53242_A0r */
        /* reg            FCON_MISC_TXFLOW_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa4a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_MISC_TXFLOW_CTRL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_MISC_TXFLOW_CTRL_BCM5348_A0r */
        /* reg            FCON_MISC_TXFLOW_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa4a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_MISC_TXFLOW_CTRL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ed06, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_PERQ_TXDROP_CTRLr */
        /* reg            FCON_PERQ_TXDROP_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa34,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_FCON_PERQ_TXDROP_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_PERQ_TXDROP_CTRL_BCM5348_A0r */
        /* reg            FCON_PERQ_TXDROP_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa34,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_FCON_PERQ_TXDROP_CTRL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_Q0_100_TH_CTRL_1r */
        /* reg            FCON_Q0_100_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa06,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000719, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_Q0_100_TH_CTRL_2r */
        /* reg            FCON_Q0_100_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa08,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00009405, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q0_100_TH_CTRL_1_BCM53242_A0r */
        /* reg            FCON_Q0_100_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa06,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000131c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_Q0_100_TH_CTRL_1_BCM5348_A0r */
        /* reg            FCON_Q0_100_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa06,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000030c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q0_100_TH_CTRL_2_BCM53242_A0r */
        /* reg            FCON_Q0_100_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa08,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00009f9f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_Q0_100_TH_CTRL_2_BCM5348_A0r */
        /* reg            FCON_Q0_100_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa08,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004a02, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_Q0_TXDSC_CTRL_3r */
        /* reg            FCON_Q0_TXDSC_CTRL_3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa64,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_TXDSC_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_Q1_100_TH_CTRL_1r */
        /* reg            FCON_Q1_100_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa6a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000719, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_Q1_100_TH_CTRL_2r */
        /* reg            FCON_Q1_100_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa6c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00009405, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q1_100_TH_CTRL_1_BCM53242_A0r */
        /* reg            FCON_Q1_100_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa6a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000131c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_Q1_100_TH_CTRL_1_BCM5348_A0r */
        /* reg            FCON_Q1_100_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa6a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000030c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q1_100_TH_CTRL_2_BCM53242_A0r */
        /* reg            FCON_Q1_100_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa6c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00009f9f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_Q1_100_TH_CTRL_2_BCM5348_A0r */
        /* reg            FCON_Q1_100_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa6c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004a02, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_Q1_TXDSC_CTRL_3r */
        /* reg            FCON_Q1_TXDSC_CTRL_3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa72,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q1_TXDSC_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_Q1_TXDSC_CTRL_3_BCM5348_A0r */
        /* reg            FCON_Q1_TXDSC_CTRL_3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa72,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q1_TXDSC_CTRL_3_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_Q2_100_TH_CTRL_1r */
        /* reg            FCON_Q2_100_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa78,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000719, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_Q2_100_TH_CTRL_2r */
        /* reg            FCON_Q2_100_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa7a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00009405, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q2_100_TH_CTRL_1_BCM53242_A0r */
        /* reg            FCON_Q2_100_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa78,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000131c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_Q2_100_TH_CTRL_1_BCM5348_A0r */
        /* reg            FCON_Q2_100_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa78,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000030c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q2_100_TH_CTRL_2_BCM53242_A0r */
        /* reg            FCON_Q2_100_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa7a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00009f9f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_Q2_100_TH_CTRL_2_BCM5348_A0r */
        /* reg            FCON_Q2_100_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa7a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004a02, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_Q2_TXDSC_CTRL_3r */
        /* reg            FCON_Q2_TXDSC_CTRL_3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q2_TXDSC_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_Q2_TXDSC_CTRL_3_BCM5348_A0r */
        /* reg            FCON_Q2_TXDSC_CTRL_3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q2_TXDSC_CTRL_3_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_Q3_100_TH_CTRL_1r */
        /* reg            FCON_Q3_100_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa86,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q3_100_TH_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000725, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_Q3_100_TH_CTRL_2r */
        /* reg            FCON_Q3_100_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa88,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00009405, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q3_100_TH_CTRL_1_BCM53242_A0r */
        /* reg            FCON_Q3_100_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa86,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000131c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_Q3_100_TH_CTRL_1_BCM5348_A0r */
        /* reg            FCON_Q3_100_TH_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa86,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_1_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000030c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_Q3_100_TH_CTRL_2_BCM53242_A0r */
        /* reg            FCON_Q3_100_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa88,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00009f9f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_Q3_100_TH_CTRL_2_BCM5348_A0r */
        /* reg            FCON_Q3_100_TH_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa88,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q0_100_TH_CTRL_2_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004a02, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_Q3_TXDSC_CTRL_3r */
        /* reg            FCON_Q3_TXDSC_CTRL_3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa8e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q3_TXDSC_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_Q3_TXDSC_CTRL_3_BCM5348_A0r */
        /* reg            FCON_Q3_TXDSC_CTRL_3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa8e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_Q3_TXDSC_CTRL_3_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0)
    { /* SOC_REG_INT_FCON_RSRV_BUFNUMr */
        /* reg            FCON_RSRV_BUFNUMr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa90,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_FCON_RSRV_BUFNUMr_fields,
        SOC_RESET_VAL_DEC(0x00000084, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_RSRV_BUFNUM_BCM53242_A0r */
        /* reg            FCON_RSRV_BUFNUMr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa90,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_FCON_RSRV_BUFNUM_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_RSRV_BUFNUM_BCM5324_A1r */
        /* reg            FCON_RSRV_BUFNUMr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa90,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_FCON_RSRV_BUFNUM_BCM5324_A1r_fields,
        SOC_RESET_VAL_DEC(0x0000f084, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_RSRV_BUFNUM_BCM5348_A0r */
        /* reg            FCON_RSRV_BUFNUMr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa90,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_FCON_RSRV_BUFNUM_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_RXBASE_BUFNUMr */
        /* reg            FCON_RXBASE_BUFNUMr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa8a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_RXBASE_BUFNUMr_fields,
        SOC_RESET_VAL_DEC(0x00000a14, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_RXBASE_BUFNUM_BCM53242_A0r */
        /* reg            FCON_RXBASE_BUFNUMr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa8a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_RXBASE_BUFNUM_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f14, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0)
    { /* SOC_REG_INT_FCON_RX_FCON_CTRLr */
        /* reg            FCON_RX_FCON_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa92,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_FCON_RX_FCON_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x000012bc, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_RX_FCON_CTRL_BCM53242_A0r */
        /* reg            FCON_RX_FCON_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa92,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_FCON_RX_FCON_CTRL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x000065c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_RX_FCON_CTRL_BCM5324_A1r */
        /* reg            FCON_RX_FCON_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa92,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_FCON_RX_FCON_CTRL_BCM5324_A1r_fields,
        SOC_RESET_VAL_DEC(0x000032bc, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_RX_FCON_CTRL_BCM5348_A0r */
        /* reg            FCON_RX_FCON_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa92,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_FCON_RX_FCON_CTRL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002780, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_SPARE0r */
        /* reg            FCON_SPARE0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa14,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_SPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_SPARE1r */
        /* reg            FCON_SPARE1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa38,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_SPARE1r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_SPARE2r */
        /* reg            FCON_SPARE2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa3a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_SPARE2r_fields,
        SOC_RESET_VAL_DEC(0x0000aaaa, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FCON_SPARE1_BCM53242_A0r */
        /* reg            FCON_SPARE1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa38,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_SPARE1_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000fff6, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL0r */
        /* reg            FCON_STRICT_HIQ_PRE_CTRL0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa40,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_STRICT_HIQ_PRE_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL1r */
        /* reg            FCON_STRICT_HIQ_PRE_CTRL1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa42,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_STRICT_HIQ_PRE_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL2r */
        /* reg            FCON_STRICT_HIQ_PRE_CTRL2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa44,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_STRICT_HIQ_PRE_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL3r */
        /* reg            FCON_STRICT_HIQ_PRE_CTRL3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa46,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_STRICT_HIQ_PRE_CTRL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL1_BCM5348_A0r */
        /* reg            FCON_STRICT_HIQ_PRE_CTRL1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa42,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_STRICT_HIQ_PRE_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FCON_TXQ_FULL_THr */
        /* reg            FCON_TXQ_FULL_THr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa12,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_TXQ_FULL_THr_fields,
        SOC_RESET_VAL_DEC(0x00000032, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FCON_TXQ_FULL_TH_BCM5348_A0r */
        /* reg            FCON_TXQ_FULL_THr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa12,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_TXQ_FULL_TH_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_CHIP_INFOr */
        /* reg            FC_CHIP_INFOr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa9a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FC_CHIP_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_CHIP_INFO_1r */
        /* reg            FC_CHIP_INFO_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_CHIP_INFO_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_CHIP_INFO_2r */
        /* reg            FC_CHIP_INFO_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CHIP_INFO_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_CHIP_INFO_BCM5398_A0r */
        /* reg            FC_CHIP_INFOr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa9a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CHIP_INFO_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_CONG_BUF_ERR_HISr */
        /* reg            FC_CONG_BUF_ERR_HISr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_BUF_ERR_HISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_CONG_BUF_ERR_HIS_BCM5389_A0r */
        /* reg            FC_CONG_BUF_ERR_HISr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaaa,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_BUF_ERR_HIS_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP01r */
        /* reg            FC_CONG_PORTMAP01r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa90,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP01r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP8r */
        /* reg            FC_CONG_PORTMAP8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa98,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_CONG_PORTMAP8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP16r */
        /* reg            FC_CONG_PORTMAP16r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP23r */
        /* reg            FC_CONG_PORTMAP23r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa92,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP45r */
        /* reg            FC_CONG_PORTMAP45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa94,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP45r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP67r */
        /* reg            FC_CONG_PORTMAP67r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa96,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP67r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP89r */
        /* reg            FC_CONG_PORTMAP89r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa98,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP89r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP1011r */
        /* reg            FC_CONG_PORTMAP1011r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa9a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP1011r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP1213r */
        /* reg            FC_CONG_PORTMAP1213r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa9c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP1213r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP1415r */
        /* reg            FC_CONG_PORTMAP1415r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa9e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP1415r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_CONG_PORTMAP8_BCM5395_A0r */
        /* reg            FC_CONG_PORTMAP8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa98,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_CONG_PORTMAP8_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_DIAG_CTRLr */
        /* reg            FC_DIAG_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_FC_DIAG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_DIAG_CTRL_BCM5389_A0r */
        /* reg            FC_DIAG_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_FC_DIAG_CTRL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_DIAG_CTRL_BCM5398_A0r */
        /* reg            FC_DIAG_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_FC_DIAG_CTRL_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_GIGA_INFOr */
        /* reg            FC_GIGA_INFOr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa9c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_GIGA_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_GIGA_INFO_1r */
        /* reg            FC_GIGA_INFO_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_GIGA_INFO_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_GIGA_INFO_2r */
        /* reg            FC_GIGA_INFO_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaaa,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_GIGA_INFO_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_GIGA_INFO_BCM5398_A0r */
        /* reg            FC_GIGA_INFOr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa9c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_GIGA_INFO_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_MCAST_DROP_CTRLr */
        /* reg            FC_MCAST_DROP_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_MCAST_DROP_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_MCAST_DROP_CTRL_1r */
        /* reg            FC_MCAST_DROP_CTRL_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_MCAST_DROP_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_MCAST_DROP_CTRL_2r */
        /* reg            FC_MCAST_DROP_CTRL_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_MCAST_DROP_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_MON_TXQr */
        /* reg            FC_MON_TXQr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_MON_TXQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_MON_TXQ_BCM53115_A0r */
        /* reg            FC_MON_TXQr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0xa60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_MON_TXQ_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_MON_TXQ_BCM5389_A0r */
        /* reg            FC_MON_TXQr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_MON_TXQ_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_MON_TXQ_BCM5395_A0r */
        /* reg            FC_MON_TXQr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0xa60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_MON_TXQ_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_PAUSE_DROP_CTRLr */
        /* reg            FC_PAUSE_DROP_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_FC_PAUSE_DROP_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000009f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53115_A0r */
        /* reg            FC_PAUSE_DROP_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_FC_PAUSE_DROP_CTRL_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001e1f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53118_A0r */
        /* reg            FC_PAUSE_DROP_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_FC_PAUSE_DROP_CTRL_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001e1f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM5389_A0r */
        /* reg            FC_PAUSE_DROP_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_FC_PAUSE_DROP_CTRL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000009f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM5395_A0r */
        /* reg            FC_PAUSE_DROP_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_FC_PAUSE_DROP_CTRL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000181f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_PAUSE_HISr */
        /* reg            FC_PAUSE_HISr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PAUSE_HISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_PAUSE_HIS_1r */
        /* reg            FC_PAUSE_HIS_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xab0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_PAUSE_HIS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_PAUSE_HIS_2r */
        /* reg            FC_PAUSE_HIS_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xab2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PAUSE_HIS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_PEAK_RXBYTEr */
        /* reg            FC_PEAK_RXBYTEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa78,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_RXBYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_PEAK_RXBYTE_BCM5389_A0r */
        /* reg            FC_PEAK_RXBYTEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa78,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_RXBYTE_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_PEAK_RXBYTE_BCM5395_A0r */
        /* reg            FC_PEAK_RXBYTEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa78,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_RXBYTE_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_PEAK_RXBYTE_BCM5398_A0r */
        /* reg            FC_PEAK_RXBYTEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa78,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_RXBYTE_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_PEAK_TOTAL_USEDr */
        /* reg            FC_PEAK_TOTAL_USEDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TOTAL_USEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53115_A0r */
        /* reg            FC_PEAK_TOTAL_USEDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TOTAL_USED_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53118_A0r */
        /* reg            FC_PEAK_TOTAL_USEDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TOTAL_USED_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000012, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM5389_A0r */
        /* reg            FC_PEAK_TOTAL_USEDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TOTAL_USED_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM5395_A0r */
        /* reg            FC_PEAK_TOTAL_USEDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TOTAL_USED_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM5398_A0r */
        /* reg            FC_PEAK_TOTAL_USEDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa80,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TOTAL_USED_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000012, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_PEAK_TXQr */
        /* reg            FC_PEAK_TXQr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa70,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TXQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_PEAK_TXQ_45r */
        /* reg            FC_PEAK_TXQ_45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xa88,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TXQ_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_PEAK_TXQ_45_BCM53115_A0r */
        /* reg            FC_PEAK_TXQ_45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xa88,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TXQ_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_PEAK_TXQ_BCM53115_A0r */
        /* reg            FC_PEAK_TXQr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa70,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TXQ_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_PEAK_TXQ_BCM5389_A0r */
        /* reg            FC_PEAK_TXQr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa70,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_PEAK_TXQ_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_Q45_CONG_PORTMAP_8r */
        /* reg            FC_Q45_CONG_PORTMAP_8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_Q45_CONG_PORTMAP_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_Q45_CONG_PORTMAP_0123r */
        /* reg            FC_Q45_CONG_PORTMAP_0123r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_Q45_CONG_PORTMAP_0123r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_Q45_CONG_PORTMAP_4567r */
        /* reg            FC_Q45_CONG_PORTMAP_4567r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad2,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_Q45_CONG_PORTMAP_4567r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_RXBUF_ERR_HISr */
        /* reg            FC_RXBUF_ERR_HISr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RXBUF_ERR_HISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_RXBUF_ERR_HIS_1r */
        /* reg            FC_RXBUF_ERR_HIS_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xabc,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_RXBUF_ERR_HIS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_RXBUF_ERR_HIS_2r */
        /* reg            FC_RXBUF_ERR_HIS_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xabe,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RXBUF_ERR_HIS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_RXPAUSE_HISr */
        /* reg            FC_RXPAUSE_HISr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RXPAUSE_HISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_RXPAUSE_HIS_1r */
        /* reg            FC_RXPAUSE_HIS_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xab8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_RXPAUSE_HIS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_RXPAUSE_HIS_2r */
        /* reg            FC_RXPAUSE_HIS_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaba,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RXPAUSE_HIS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_RX_HYSTr */
        /* reg            FC_RX_HYSTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa5a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_HYSTr_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_RX_HYST_BCM5389_A0r */
        /* reg            FC_RX_HYSTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa54,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_HYSTr_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_RX_MAX_PTRr */
        /* reg            FC_RX_MAX_PTRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa5c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FC_RX_MAX_PTRr_fields,
        SOC_RESET_VAL_DEC(0x000001ea, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_RX_MAX_PTR_BCM5389_A0r */
        /* reg            FC_RX_MAX_PTRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa56,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FC_RX_MAX_PTRr_fields,
        SOC_RESET_VAL_DEC(0x000001ea, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_RX_RSRVr */
        /* reg            FC_RX_RSRVr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa58,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_RSRVr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_RX_RSRV_BCM5389_A0r */
        /* reg            FC_RX_RSRVr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa52,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_RSRVr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_RX_RUNOFFr */
        /* reg            FC_RX_RUNOFFr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa56,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_RUNOFFr_fields,
        SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_RX_RUNOFF_BCM5389_A0r */
        /* reg            FC_RX_RUNOFFr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa50,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_RX_RUNOFF_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_SPARE_REGr */
        /* reg            FC_SPARE_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xa58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_SPARE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_SPARE_REG_BCM53118_A0r */
        /* reg            FC_SPARE_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa58,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Qr */
        /* reg            FC_TOTAL_TH_DROP_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa48,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q45r */
        /* reg            FC_TOTAL_TH_DROP_Q45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xac4,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q45_BCM53115_A0r */
        /* reg            FC_TOTAL_TH_DROP_Q45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xac4,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q_BCM53115_A0r */
        /* reg            FC_TOTAL_TH_DROP_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa38,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q_BCM5389_A0r */
        /* reg            FC_TOTAL_TH_DROP_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa38,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q_IMPr */
        /* reg            FC_TOTAL_TH_DROP_Q_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd38,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q_IMP_BCM53115_A0r */
        /* reg            FC_TOTAL_TH_DROP_Q_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd38,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_DROP_Q_WANr */
        /* reg            FC_TOTAL_TH_DROP_Q_WANr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe38,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_DROP_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Qr */
        /* reg            FC_TOTAL_TH_HYST_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa38,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q45r */
        /* reg            FC_TOTAL_TH_HYST_Q45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xabc,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q45_BCM53115_A0r */
        /* reg            FC_TOTAL_TH_HYST_Q45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xabc,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q_BCM53115_A0r */
        /* reg            FC_TOTAL_TH_HYST_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa28,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q_BCM5389_A0r */
        /* reg            FC_TOTAL_TH_HYST_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa28,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q_IMPr */
        /* reg            FC_TOTAL_TH_HYST_Q_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd28,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q_IMP_BCM53115_A0r */
        /* reg            FC_TOTAL_TH_HYST_Q_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd28,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_HYST_Q_WANr */
        /* reg            FC_TOTAL_TH_HYST_Q_WANr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe28,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_HYST_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Qr */
        /* reg            FC_TOTAL_TH_PAUSE_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa40,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q45r */
        /* reg            FC_TOTAL_TH_PAUSE_Q45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xac0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q45_BCM53115_A0r */
        /* reg            FC_TOTAL_TH_PAUSE_Q45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xac0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_BCM53115_A0r */
        /* reg            FC_TOTAL_TH_PAUSE_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_BCM5389_A0r */
        /* reg            FC_TOTAL_TH_PAUSE_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_IMPr */
        /* reg            FC_TOTAL_TH_PAUSE_Q_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_IMP_BCM53115_A0r */
        /* reg            FC_TOTAL_TH_PAUSE_Q_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_WANr */
        /* reg            FC_TOTAL_TH_PAUSE_Q_WANr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_PAUSE_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_RSRV_Qr */
        /* reg            FC_TOTAL_TH_RSRV_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0xa40,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_RSRV_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_TH_RSRV_Q_BCM53115_A0r */
        /* reg            FC_TOTAL_TH_RSRV_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0xa40,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_TH_RSRV_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TOTAL_USEDr */
        /* reg            FC_TOTAL_USEDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa82,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_USEDr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_FC_TOTAL_USED_BCM53115_A0r */
        /* reg            FC_TOTAL_USEDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa82,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_USED_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TOTAL_USED_BCM53118_A0r */
        /* reg            FC_TOTAL_USEDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa82,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TOTAL_USED_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000012, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_TXPAUSE_HISr */
        /* reg            FC_TXPAUSE_HISr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa2,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXPAUSE_HISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_TXPAUSE_HIS_1r */
        /* reg            FC_TXPAUSE_HIS_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xab4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FC_TXPAUSE_HIS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_TXPAUSE_HIS_2r */
        /* reg            FC_TXPAUSE_HIS_2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xab6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXPAUSE_HIS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Qr */
        /* reg            FC_TXQ_TH_DROP_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa30,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Qr_fields,
        SOC_RESET_VAL_DEC(0x000003fe, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q45r */
        /* reg            FC_TXQ_TH_DROP_Q45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xab8,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q45_BCM53115_A0r */
        /* reg            FC_TXQ_TH_DROP_Q45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xab8,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM53115_A0r */
        /* reg            FC_TXQ_TH_DROP_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM5389_A0r */
        /* reg            FC_TXQ_TH_DROP_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM5395_A0r */
        /* reg            FC_TXQ_TH_DROP_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q_IMPr */
        /* reg            FC_TXQ_TH_DROP_Q_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q_IMP_BCM53115_A0r */
        /* reg            FC_TXQ_TH_DROP_Q_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_DROP_Q_WANr */
        /* reg            FC_TXQ_TH_DROP_Q_WANr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_DROP_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Qr */
        /* reg            FC_TXQ_TH_PAUSE_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa28,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q45r */
        /* reg            FC_TXQ_TH_PAUSE_Q45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xab4,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q45_BCM53115_A0r */
        /* reg            FC_TXQ_TH_PAUSE_Q45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xab4,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM53115_A0r */
        /* reg            FC_TXQ_TH_PAUSE_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa18,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM5389_A0r */
        /* reg            FC_TXQ_TH_PAUSE_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa18,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM5395_A0r */
        /* reg            FC_TXQ_TH_PAUSE_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa18,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_IMPr */
        /* reg            FC_TXQ_TH_PAUSE_Q_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd18,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_IMP_BCM53115_A0r */
        /* reg            FC_TXQ_TH_PAUSE_Q_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd18,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_WANr */
        /* reg            FC_TXQ_TH_PAUSE_Q_WANr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe18,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_PAUSE_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Qr */
        /* reg            FC_TXQ_TH_RSRV_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa20,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q45r */
        /* reg            FC_TXQ_TH_RSRV_Q45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xab0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q45_BCM53115_A0r */
        /* reg            FC_TXQ_TH_RSRV_Q45r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xab0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM53115_A0r */
        /* reg            FC_TXQ_TH_RSRV_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM5389_A0r */
        /* reg            FC_TXQ_TH_RSRV_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM5395_A0r */
        /* reg            FC_TXQ_TH_RSRV_Qr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xa10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMPr */
        /* reg            FC_TXQ_TH_RSRV_Q_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53115_A0r */
        /* reg            FC_TXQ_TH_RSRV_Q_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53118_A0r */
        /* reg            FC_TXQ_TH_RSRV_Q_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xd10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WANr */
        /* reg            FC_TXQ_TH_RSRV_Q_WANr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WAN_BCM53118_A0r */
        /* reg            FC_TXQ_TH_RSRV_Q_WANr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0xe10,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FC_TXQ_TH_RSRV_Q_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FLOW_MON_BUSr */
        /* reg            FLOW_MON_BUSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa36,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FLOW_MON_BUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_FLOW_MON_BUS_BCM53242_A0r */
        /* reg            FLOW_MON_BUSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa36,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FLOW_MON_BUS_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_FM_MEMADRr */
        /* reg            FM_MEMADRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_FM_MEMADRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FM_MEMADR_BCM5348_A0r */
        /* reg            FM_MEMADRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_FM_MEMADR_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_FM_MEMDAT0r */
        /* reg            FM_MEMDAT0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x810,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BUFCON_MEMDAT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_FM_MEMDAT1r */
        /* reg            FM_MEMDAT1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x818,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BUFCON_MEMDAT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FM_MEMDAT2r */
        /* reg            FM_MEMDAT2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x820,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BUFCON_MEMDAT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_FM_MEMDAT3r */
        /* reg            FM_MEMDAT3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x828,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BUFCON_MEMDAT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_FORCE_FRAME_DROPr */
        /* reg            FORCE_FRAME_DROPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa5a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_FORCE_FRAME_DROPr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GARLCFGr */
        /* reg            GARLCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GARLCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_GARLCFG_BCM53115_A0r */
        /* reg            GARLCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GARLCFG_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_GARLCFG_BCM53118_A0r */
        /* reg            GARLCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_GARLCFG_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_GARLCFG_BCM5389_A0r */
        /* reg            GARLCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GARLCFG_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_GARLCFG_BCM5395_A0r */
        /* reg            GARLCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GARLCFG_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_GARLCFG_BCM5396_A0r */
        /* reg            GARLCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GARLCFG_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_GARLCFG_BCM5398_A0r */
        /* reg            GARLCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GARLCFG_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_GENMEM_ADDRr */
        /* reg            GENMEM_ADDRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x832,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_GENMEM_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GENMEM_ADDR_BCM5348_A0r */
        /* reg            GENMEM_ADDRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x842,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_GENMEM_ADDR_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_GENMEM_CTLr */
        /* reg            GENMEM_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x830,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_GENMEM_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_GENMEM_CTL_BCM53242_A0r */
        /* reg            GENMEM_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x830,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GENMEM_CTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GENMEM_CTL_BCM5348_A0r */
        /* reg            GENMEM_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x830,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GENMEM_CTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_GENMEM_DATAr */
        /* reg            GENMEM_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x838,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_GENMEM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GENMEM_DATA0r */
        /* reg            GENMEM_DATA0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x848,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_GENMEM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GENMEM_DATA1r */
        /* reg            GENMEM_DATA1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_GENMEM_DATA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_GENMEM_DATA1_BCM53242_A0r */
        /* reg            GENMEM_DATA1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_GENMEM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_ACTLSTSr */
        /* reg            GLB_ACTLSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd30,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_AEGSTSr */
        /* reg            GLB_AEGSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd38,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_AMODE2r */
        /* reg            GLB_AMODE2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd36,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_AMPHYr */
        /* reg            GLB_AMPHYr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd3c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_ANADVr */
        /* reg            GLB_ANADVr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd08,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANADVr_fields,
        SOC_RESET_VAL_DEC(0x000005e1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_ANEXPr */
        /* reg            GLB_ANEXPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd0c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_ANLPAr */
        /* reg            GLB_ANLPAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd0a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_ANNXPr */
        /* reg            GLB_ANNXPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd0e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_ASTSSUMr */
        /* reg            GLB_ASTSSUMr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd32,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_BRCMTSTr */
        /* reg            GLB_BRCMTSTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd3e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_HNDRD_ACTLr */
        /* reg            GLB_HNDRD_ACTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd20,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_HNDRD_ASTSr */
        /* reg            GLB_HNDRD_ASTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd22,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_HNDRD_FCSCNTr */
        /* reg            GLB_HNDRD_FCSCNTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd26,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_HNDRD_RECNTr */
        /* reg            GLB_HNDRD_RECNTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd24,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_LPNXPr */
        /* reg            GLB_LPNXPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_MIICTLr */
        /* reg            GLB_MIICTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_MIISTSr */
        /* reg            GLB_MIISTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd02,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00007809, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_PHYIDHr */
        /* reg            GLB_PHYIDHr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd04,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLB_PHYIDLr */
        /* reg            GLB_PHYIDLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdd06,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_GLOBAL_TRUNK_CTLr */
        /* reg            GLOBAL_TRUNK_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_GLOBAL_TRUNK_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM53242_A0r */
        /* reg            GLOBAL_TRUNK_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GLOBAL_TRUNK_CTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5348_A0r */
        /* reg            GLOBAL_TRUNK_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_GLOBAL_TRUNK_CTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5389_A0r */
        /* reg            GLOBAL_TRUNK_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3201,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GLOBAL_TRUNK_CTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5395_A0r */
        /* reg            GLOBAL_TRUNK_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GLOBAL_TRUNK_CTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5396_A0r */
        /* reg            GLOBAL_TRUNK_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3201,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GLOBAL_TRUNK_CTL_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5398_A0r */
        /* reg            GLOBAL_TRUNK_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GLOBAL_TRUNK_CTL_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_GMNGCFGr */
        /* reg            GMNGCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GMNGCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_GMNGCFG_BCM53115_A0r */
        /* reg            GMNGCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GMNGCFG_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_GMNGCFG_BCM53242_A0r */
        /* reg            GMNGCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GMNGCFG_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_GMNGCFG_BCM5348_A0r */
        /* reg            GMNGCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GMNGCFG_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_GMNGCFG_BCM5389_A0r */
        /* reg            GMNGCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_GMNGCFG_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_GMNGCFG_BCM5395_A0r */
        /* reg            GMNGCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_GMNGCFG_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_GMNGCFG_BCM5396_A0r */
        /* reg            GMNGCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GMNGCFG_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_GMNGCFG_BCM5398_A0r */
        /* reg            GMNGCFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_GMNGCFG_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_GRPADDR1r */
        /* reg            GRPADDR1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x410,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_GRPADDR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_GRPADDR2r */
        /* reg            GRPADDR2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x420,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_GRPADDR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_ANADVr */
        /* reg            G_ANADVr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd808,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADVr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_ANADV_BCM5395_A0r */
        /* reg            G_ANADVr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_ANADV_EXTr */
        /* reg            G_ANADV_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_ANADV_EXT_BCM53115_A0r */
        /* reg            G_ANADV_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8808,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_ANADV_EXT_P5r */
        /* reg            G_ANADV_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8508,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_G_ANADV_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_ANEXPr */
        /* reg            G_ANEXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd80c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXPr_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_ANEXP_BCM5395_A0r */
        /* reg            G_ANEXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXPr_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_ANEXP_EXTr */
        /* reg            G_ANEXP_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x800c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXPr_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_ANEXP_EXT_BCM53115_A0r */
        /* reg            G_ANEXP_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x880c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXPr_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_ANEXP_EXT_P5r */
        /* reg            G_ANEXP_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_ANEXPr_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_ANLPAr */
        /* reg            G_ANLPAr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd80a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_ANLPA_BCM5395_A0r */
        /* reg            G_ANLPAr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_ANLPA_EXTr */
        /* reg            G_ANLPA_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x800a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_ANLPA_EXT_BCM53115_A0r */
        /* reg            G_ANLPA_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x880a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_ANLPA_EXT_P5r */
        /* reg            G_ANLPA_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_ANLPAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_ANNXPr */
        /* reg            G_ANNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd80e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXPr_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_ANNXP_BCM5395_A0r */
        /* reg            G_ANNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXPr_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_ANNXP_EXTr */
        /* reg            G_ANNXP_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x800e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXPr_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_ANNXP_EXT_BCM53115_A0r */
        /* reg            G_ANNXP_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x880e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXPr_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_ANNXP_EXT_P5r */
        /* reg            G_ANNXP_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_ANNXPr_fields,
        SOC_RESET_VAL_DEC(0x00002820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_AUX_CTLr */
        /* reg            G_AUX_CTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_AUX_CTL_EXTr */
        /* reg            G_AUX_CTL_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_AUX_CTL_EXT_BCM53115_A0r */
        /* reg            G_AUX_CTL_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8830,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_AUX_CTL_EXT_P5r */
        /* reg            G_AUX_CTL_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8530,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_AUX_STSr */
        /* reg            G_AUX_STSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1032,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_AUX_STS_EXTr */
        /* reg            G_AUX_STS_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8032,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_AUX_STS_EXT_BCM53115_A0r */
        /* reg            G_AUX_STS_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8832,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_AUX_STS_EXT_P5r */
        /* reg            G_AUX_STS_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8532,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_AUX_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_B1000T_CTLr */
        /* reg            G_B1000T_CTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd812,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_BCM53115_A0r */
        /* reg            G_B1000T_CTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1012,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_BCM5347_A0r */
        /* reg            G_B1000T_CTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd812,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_BCM5395_A0r */
        /* reg            G_B1000T_CTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1012,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_EXTr */
        /* reg            G_B1000T_CTL_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8012,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_EXT_BCM53115_A0r */
        /* reg            G_B1000T_CTL_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8812,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_B1000T_CTL_EXT_P5r */
        /* reg            G_B1000T_CTL_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8512,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_G_B1000T_CTL_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_B1000T_STSr */
        /* reg            G_B1000T_STSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd814,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_B1000T_STS_BCM5395_A0r */
        /* reg            G_B1000T_STSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1014,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_B1000T_STS_EXTr */
        /* reg            G_B1000T_STS_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8014,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_B1000T_STS_EXT_BCM53115_A0r */
        /* reg            G_B1000T_STS_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8814,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_B1000T_STS_EXT_P5r */
        /* reg            G_B1000T_STS_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8514,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_G_B1000T_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENTr */
        /* reg            G_DSP_COEFFICIENTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_DSP_COEFFICIENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_ADDRr */
        /* reg            G_DSP_COEFFICIENT_ADDRr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_DSP_COEFFICIENT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXTr */
        /* reg            G_DSP_COEFFICIENT_ADDR_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x802e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_DSP_COEFFICIENT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_BCM53115_A0r */
        /* reg            G_DSP_COEFFICIENT_ADDR_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x882e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_DSP_COEFFICIENT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_P5r */
        /* reg            G_DSP_COEFFICIENT_ADDR_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x852e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_DSP_COEFFICIENT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_EXTr */
        /* reg            G_DSP_COEFFICIENT_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x802a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_DSP_COEFFICIENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_EXT_BCM53115_A0r */
        /* reg            G_DSP_COEFFICIENT_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x882a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_DSP_COEFFICIENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_DSP_COEFFICIENT_EXT_P5r */
        /* reg            G_DSP_COEFFICIENT_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x852a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_DSP_COEFFICIENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_EXT_STSr */
        /* reg            G_EXT_STSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd81e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STSr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_EXT_STS_BCM5395_A0r */
        /* reg            G_EXT_STSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x101e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STSr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_EXT_STS_EXTr */
        /* reg            G_EXT_STS_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x801e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STSr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_EXT_STS_EXT_BCM53115_A0r */
        /* reg            G_EXT_STS_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x881e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STSr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_EXT_STS_EXT_P5r */
        /* reg            G_EXT_STS_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x851e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_G_EXT_STSr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNTr */
        /* reg            G_FALSE_CARR_CNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd836,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_FALSE_CARR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNT_BCM5395_A0r */
        /* reg            G_FALSE_CARR_CNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_FALSE_CARR_CNT_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNT_EXTr */
        /* reg            G_FALSE_CARR_CNT_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_FALSE_CARR_CNT_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNT_EXT_BCM53115_A0r */
        /* reg            G_FALSE_CARR_CNT_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8826,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_FALSE_CARR_CNT_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_FALSE_CARR_CNT_EXT_P5r */
        /* reg            G_FALSE_CARR_CNT_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8526,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_FALSE_CARR_CNT_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_INTERRUPT_MSKr */
        /* reg            G_INTERRUPT_MSKr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1036,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_INTERRUPT_MSK_EXTr */
        /* reg            G_INTERRUPT_MSK_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8036,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_INTERRUPT_MSK_EXT_BCM53115_A0r */
        /* reg            G_INTERRUPT_MSK_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8836,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_INTERRUPT_MSK_EXT_P5r */
        /* reg            G_INTERRUPT_MSK_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8536,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_INTERRUPT_STSr */
        /* reg            G_INTERRUPT_STSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1034,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_INTERRUPT_STS_EXTr */
        /* reg            G_INTERRUPT_STS_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8034,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_INTERRUPT_STS_EXT_BCM53115_A0r */
        /* reg            G_INTERRUPT_STS_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8834,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_INTERRUPT_STS_EXT_P5r */
        /* reg            G_INTERRUPT_STS_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8534,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_LPNXPr */
        /* reg            G_LPNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd810,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXPr_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_LPNXP_BCM5395_A0r */
        /* reg            G_LPNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1010,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXPr_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_LPNXP_EXTr */
        /* reg            G_LPNXP_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8010,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXPr_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_LPNXP_EXT_BCM53115_A0r */
        /* reg            G_LPNXP_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8810,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXPr_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_LPNXP_EXT_P5r */
        /* reg            G_LPNXP_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8510,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_G_LPNXPr_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEEDr */
        /* reg            G_MASTER_SLAVE_SEEDr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEED_EXTr */
        /* reg            G_MASTER_SLAVE_SEED_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x803a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_BCM53115_A0r */
        /* reg            G_MASTER_SLAVE_SEED_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x883a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P5r */
        /* reg            G_MASTER_SLAVE_SEED_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x853a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_MASTER_SLAVE_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_MIICTLr */
        /* reg            G_MIICTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd800,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_MIICTL_BCM5395_A0r */
        /* reg            G_MIICTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_MIICTL_EXTr */
        /* reg            G_MIICTL_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_MIICTL_EXT_BCM53115_A0r */
        /* reg            G_MIICTL_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8800,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_MIICTL_EXT_P5r */
        /* reg            G_MIICTL_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8500,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_G_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_MIISTSr */
        /* reg            G_MIISTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd802,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_MIISTS_BCM5395_A0r */
        /* reg            G_MIISTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1002,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_MIISTS_EXTr */
        /* reg            G_MIISTS_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8002,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_MIISTS_EXT_BCM53115_A0r */
        /* reg            G_MIISTS_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8802,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_MIISTS_EXT_P5r */
        /* reg            G_MIISTS_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8502,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00007949, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_MISC_SHADOWr */
        /* reg            G_MISC_SHADOWr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_MISC_SHADOW_EXTr */
        /* reg            G_MISC_SHADOW_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_MISC_SHADOW_EXT_BCM53115_A0r */
        /* reg            G_MISC_SHADOW_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8838,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_MISC_SHADOW_EXT_P5r */
        /* reg            G_MISC_SHADOW_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8538,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_INTERRUPT_MSKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_G_PCTLr */
        /* reg            G_PCTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xe9,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_PCTL_BCM53115_A0r */
        /* reg            G_PCTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTL_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_PCTL_BCM53118_A0r */
        /* reg            G_PCTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTL_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_G_PCTL_BCM53242_A0r */
        /* reg            G_PCTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x1a1,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_PCTL_BCM5348_A0r */
        /* reg            G_PCTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x1a1,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_G_PCTL_BCM5389_A0r */
        /* reg            G_PCTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_PCTL_BCM5395_A0r */
        /* reg            G_PCTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_G_PCTL_BCM5396_A0r */
        /* reg            G_PCTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0)
    { /* SOC_REG_INT_G_PCTL_BCM5397_A0r */
        /* reg            G_PCTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_G_PCTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_PHYIDHr */
        /* reg            G_PHYIDHr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd804,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_PHYIDH_BCM5395_A0r */
        /* reg            G_PHYIDHr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_PHYIDH_EXTr */
        /* reg            G_PHYIDH_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_PHYIDH_EXT_BCM53115_A0r */
        /* reg            G_PHYIDH_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8804,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_PHYIDH_EXT_P5r */
        /* reg            G_PHYIDH_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8504,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_PHYIDLr */
        /* reg            G_PHYIDLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd806,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDLr_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_PHYIDL_BCM5395_A0r */
        /* reg            G_PHYIDLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDLr_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_PHYIDL_EXTr */
        /* reg            G_PHYIDL_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDLr_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_PHYIDL_EXT_BCM53115_A0r */
        /* reg            G_PHYIDL_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8806,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDLr_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_PHYIDL_EXT_P5r */
        /* reg            G_PHYIDL_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8506,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_G_PHYIDLr_fields,
        SOC_RESET_VAL_DEC(0x0000bcd0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTLr */
        /* reg            G_PHY_EXT_CTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTL_BCM5395_A0r */
        /* reg            G_PHY_EXT_CTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTL_EXTr */
        /* reg            G_PHY_EXT_CTL_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTL_EXT_BCM53115_A0r */
        /* reg            G_PHY_EXT_CTL_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_PHY_EXT_CTL_EXT_P5r */
        /* reg            G_PHY_EXT_CTL_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8520,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STSr */
        /* reg            G_PHY_EXT_STSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd822,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_BCM53115_A0r */
        /* reg            G_PHY_EXT_STSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1022,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STS_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_BCM5395_A0r */
        /* reg            G_PHY_EXT_STSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1022,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_EXTr */
        /* reg            G_PHY_EXT_STS_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8022,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_EXT_BCM53115_A0r */
        /* reg            G_PHY_EXT_STS_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8822,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STS_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_PHY_EXT_STS_EXT_P5r */
        /* reg            G_PHY_EXT_STS_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8522,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_G_PHY_EXT_STS_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNTr */
        /* reg            G_REC_ERR_CNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd824,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNT_BCM5395_A0r */
        /* reg            G_REC_ERR_CNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNT_EXTr */
        /* reg            G_REC_ERR_CNT_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNT_EXT_BCM53115_A0r */
        /* reg            G_REC_ERR_CNT_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8824,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_REC_ERR_CNT_EXT_P5r */
        /* reg            G_REC_ERR_CNT_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8524,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_REC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNTr */
        /* reg            G_REC_NOTOK_CNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xd828,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNT_BCM5395_A0r */
        /* reg            G_REC_NOTOK_CNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1028,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNT_EXTr */
        /* reg            G_REC_NOTOK_CNT_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8028,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNT_EXT_BCM53115_A0r */
        /* reg            G_REC_NOTOK_CNT_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8828,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_REC_NOTOK_CNT_EXT_P5r */
        /* reg            G_REC_NOTOK_CNT_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8528,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_G_REC_NOTOK_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_TEST1r */
        /* reg            G_TEST1r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_TEST2r */
        /* reg            G_TEST2r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_TEST1_EXTr */
        /* reg            G_TEST1_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x803c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_TEST1_EXT_BCM53115_A0r */
        /* reg            G_TEST1_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x883c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_TEST1_EXT_P5r */
        /* reg            G_TEST1_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x853c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_G_TEST2_EXTr */
        /* reg            G_TEST2_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x803e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_G_TEST2_EXT_BCM53115_A0r */
        /* reg            G_TEST2_EXTr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x883e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_G_TEST2_EXT_P5r */
        /* reg            G_TEST2_EXT_P5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x853e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_G_TEST1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_HL_PRTC_CTRLr */
        /* reg            HL_PRTC_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x250,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_HL_PRTC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_HL_PRTC_CTRL_BCM53115_A0r */
        /* reg            HL_PRTC_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x250,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 18,
        /* *fields     */ soc_HL_PRTC_CTRL_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_HL_PRTC_CTRL_BCM53118_A0r */
        /* reg            HL_PRTC_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x250,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 19,
        /* *fields     */ soc_HL_PRTC_CTRL_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_HNDRD_ACTLr */
        /* reg            HNDRD_ACTLr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_HNDRD_ACTL_BCM5347_A0r */
        /* reg            HNDRD_ACTLr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_HNDRD_ACTL_BCM5348_A0r */
        /* reg            HNDRD_ACTLr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_HNDRD_ACTL_BCM5396_A0r */
        /* reg            HNDRD_ACTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_HNDRD_ACTL_BCM5398_A0r */
        /* reg            HNDRD_ACTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_HNDRD_ASTSr */
        /* reg            HNDRD_ASTSr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1022,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_HNDRD_ASTS_BCM5347_A0r */
        /* reg            HNDRD_ASTSr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa022,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_HNDRD_ASTS_BCM5348_A0r */
        /* reg            HNDRD_ASTSr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa022,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_HNDRD_ASTS_BCM5396_A0r */
        /* reg            HNDRD_ASTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8022,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_HNDRD_ASTS_BCM5398_A0r */
        /* reg            HNDRD_ASTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1022,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_HNDRD_FCSCNTr */
        /* reg            HNDRD_FCSCNTr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_HNDRD_FCSCNT_BCM5347_A0r */
        /* reg            HNDRD_FCSCNTr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_HNDRD_FCSCNT_BCM5348_A0r */
        /* reg            HNDRD_FCSCNTr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_HNDRD_FCSCNT_BCM5396_A0r */
        /* reg            HNDRD_FCSCNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_HNDRD_FCSCNT_BCM5398_A0r */
        /* reg            HNDRD_FCSCNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_HNDRD_RECNTr */
        /* reg            HNDRD_RECNTr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_HNDRD_RECNT_BCM5347_A0r */
        /* reg            HNDRD_RECNTr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_HNDRD_RECNT_BCM5348_A0r */
        /* reg            HNDRD_RECNTr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_HNDRD_RECNT_BCM5396_A0r */
        /* reg            HNDRD_RECNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_HNDRD_RECNT_BCM5398_A0r */
        /* reg            HNDRD_RECNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_IEEE802P2_LLCr */
        /* reg            IEEE802P2_LLCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa104,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IEEE802P2_LLCr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_IEEE_802_2_LLCr */
        /* reg            IEEE_802_2_LLCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x390,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_IEEE_802_2_LLCr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_IGMIRCTLr */
        /* reg            IGMIRCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x214,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IGMIRCTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_IGMIRCTL_BCM53242_A0r */
        /* reg            IGMIRCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x318,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_IGMIRCTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_IGMIRCTL_BCM53262_A0r */
        /* reg            IGMIRCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x318,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_IGMIRCTL_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_IGMIRCTL_BCM5347_A0r */
        /* reg            IGMIRCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x318,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_IGMIRCTL_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_IGMIRCTL_BCM5348_A0r */
        /* reg            IGMIRCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x318,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IGMIRCTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_IGMIRCTL_BCM5389_A0r */
        /* reg            IGMIRCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x212,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IGMIRCTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_IGMIRCTL_BCM5396_A0r */
        /* reg            IGMIRCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x212,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_IGMIRCTL_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_IGMIRDIVr */
        /* reg            IGMIRDIVr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x218,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IGMIRDIVr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_IGMIRDIV_BCM5348_A0r */
        /* reg            IGMIRDIVr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x320,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IGMIRDIV_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_IGMIRDIV_BCM5389_A0r */
        /* reg            IGMIRDIVr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x214,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IGMIRDIV_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_IGMIRDIV_BCM5396_A0r */
        /* reg            IGMIRDIVr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x216,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IGMIRDIV_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_IGMIRMACr */
        /* reg            IGMIRMACr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21a,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_IGMIRMACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_IGMIRMAC_BCM5348_A0r */
        /* reg            IGMIRMACr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x322,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_IGMIRMACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_IGMIRMAC_BCM5389_A0r */
        /* reg            IGMIRMACr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x216,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_IGMIRMACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_IMP0_PRT_IDr */
        /* reg            IMP0_PRT_IDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP0_PRT_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_IMP1_EGRESS_RATE_CTRL_CFG_REGr */
        /* reg            IMP1_EGRESS_RATE_CTRL_CFG_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x41c1,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP1_EGRESS_RATE_CTRL_CFG_REGr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_IMP1_PRT_IDr */
        /* reg            IMP1_PRT_IDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP1_PRT_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_IMP_CTLr */
        /* reg            IMP_CTLr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_IMP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_IMP_EGRESS_RATE_CTRL_CFG_REGr */
        /* reg            IMP_EGRESS_RATE_CTRL_CFG_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x41c0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IMP1_EGRESS_RATE_CTRL_CFG_REGr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_IMP_RGMII_CTL_GPr */
        /* reg            IMP_RGMII_CTL_GPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_IMP_RGMII_CTL_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53115_A0r */
        /* reg            IMP_RGMII_CTL_GPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_IMP_RGMII_CTL_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53118_A0r */
        /* reg            IMP_RGMII_CTL_GPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_IMP_RGMII_CTL_GP_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_IMP_RGMII_TIME_DLY_GPr */
        /* reg            IMP_RGMII_TIME_DLY_GPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_IMP_RGMII_TIME_DLY_GP_BCM53115_A0r */
        /* reg            IMP_RGMII_TIME_DLY_GPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_INGRESS_RMONr */
        /* reg            INGRESS_RMONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x360,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_INGRESS_RMONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0xf0000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_INGRESS_RMON_BCM53242_A0r */
        /* reg            INGRESS_RMONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x360,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_INGRESS_RMON_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0xf0000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_INGRESS_RMON_BCM53262_A0r */
        /* reg            INGRESS_RMONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x360,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_INGRESS_RMON_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0xf0000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_INGRESS_RMON_BCM5347_A0r */
        /* reg            INGRESS_RMONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x360,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_INGRESS_RMON_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0xf0000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_IPG_SHRNK_CTRLr */
        /* reg            IPG_SHRNK_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_IPG_SHRNK_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_ISP_PORT_SEL_PBMr */
        /* reg            ISP_PORT_SEL_PBMr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3432,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ISP_PORT_SEL_PBMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_ISP_PORT_SEL_PBM_BCM5347_A0r */
        /* reg            ISP_PORT_SEL_PBMr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3498,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ISP_PORT_SEL_PBM_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_ISP_PORT_SEL_PBM_BCM5348_A0r */
        /* reg            ISP_PORT_SEL_PBMr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3498,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ISP_PORT_SEL_PBM_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_ISP_SEL_PORTMAPr */
        /* reg            ISP_SEL_PORTMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3498,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ISP_SEL_PORTMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_ISP_SEL_PORTMAP_BCM53115_A0r */
        /* reg            ISP_SEL_PORTMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3432,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ISP_SEL_PORTMAP_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_ISP_SEL_PORTMAP_BCM53262_A0r */
        /* reg            ISP_SEL_PORTMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3498,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ISP_SEL_PORTMAP_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_ISP_VIDr */
        /* reg            ISP_VIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2108,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ISP_VIDr_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_ISP_VID_BCM53242_A0r */
        /* reg            ISP_VIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2110,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ISP_VIDr_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_JUMBO_PORT_MASKr */
        /* reg            JUMBO_PORT_MASKr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4001,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_JUMBO_PORT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_JUMBO_PORT_MASK_BCM5389_A0r */
        /* reg            JUMBO_PORT_MASKr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4001,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_JUMBO_PORT_MASK_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_JUMBO_PORT_MASK_BCM5395_A0r */
        /* reg            JUMBO_PORT_MASKr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4001,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_JUMBO_PORT_MASK_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_JUMBO_PORT_MASK_BCM5398_A0r */
        /* reg            JUMBO_PORT_MASKr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4001,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_JUMBO_PORT_MASK_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_L4PORT_RANGE_CHECKERr */
        /* reg            L4PORT_RANGE_CHECKERr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x2140,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_L4PORT_RANGE_CHECKERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_LDMETER_UPDATE_RATECTLr */
        /* reg            LDMETER_UPDATE_RATECTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x51,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LDMETER_UPDATE_RATECTLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_LD_FRM_SAr */
        /* reg            LD_FRM_SAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7211,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LD_FRM_SAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_LED0_STr */
        /* reg            LED0_STr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED0_STr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x003fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_LED1_STr */
        /* reg            LED1_STr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x67,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED1_STr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x003fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_LED2_STr */
        /* reg            LED2_STr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED2_STr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x003fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_LED3_STr */
        /* reg            LED3_STr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x77,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED3_STr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x003fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_LEDA_CTLr */
        /* reg            LEDA_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LEDA_CTLr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LEDA_STr */
        /* reg            LEDA_STr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x12,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LEDA_STr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LEDB_STr */
        /* reg            LEDB_STr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LEDB_STr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LEDC_STr */
        /* reg            LEDC_STr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x16,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LEDC_STr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LEDD_STr */
        /* reg            LEDD_STr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LEDD_STr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_LED_CONTROLr */
        /* reg            LED_CONTROLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_LED_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000083, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_LED_EN_MAPr */
        /* reg            LED_EN_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x16,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_EN_MAPr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_LED_EN_MAP_BCM53118_A0r */
        /* reg            LED_EN_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x16,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_EN_MAP_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_LED_EN_MAP_BCM53242_A0r */
        /* reg            LED_EN_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_EN_MAP_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0006ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_LED_EN_MAP_BCM53262_A0r */
        /* reg            LED_EN_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_EN_MAP_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001effff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_LED_EN_MAP_BCM5347_A0r */
        /* reg            LED_EN_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_EN_MAP_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_LED_EN_MAP_BCM5348_A0r */
        /* reg            LED_EN_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_EN_MAP_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x001effff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    { /* SOC_REG_INT_LED_EN_MAP_BCM5395_A0r */
        /* reg            LED_EN_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x16,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_EN_MAP_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_LED_FLSH_CTLr */
        /* reg            LED_FLSH_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FLSH_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LED_FLSH_CTL_BCM5389_A0r */
        /* reg            LED_FLSH_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_FLSH_CTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_LED_FUNC0_CTLr */
        /* reg            LED_FUNC0_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC0_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_LED_FUNC0_CTL_BCM53242_A0r */
        /* reg            LED_FUNC0_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC0_CTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000602, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_LED_FUNC0_CTL_BCM5348_A0r */
        /* reg            LED_FUNC0_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC0_CTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000120, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_LED_FUNC0_CTL_BCM5395_A0r */
        /* reg            LED_FUNC0_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC0_CTL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000124, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_LED_FUNC1_CTLr */
        /* reg            LED_FUNC1_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x12,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC0_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_LED_FUNC1_CTL_BCM53242_A0r */
        /* reg            LED_FUNC1_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC1_CTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000e02, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_LED_FUNC1_CTL_BCM5348_A0r */
        /* reg            LED_FUNC1_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC1_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000320, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_LED_FUNC1_CTL_BCM5395_A0r */
        /* reg            LED_FUNC1_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x12,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LED_FUNC1_CTL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000324, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_LED_FUNC_MAPr */
        /* reg            LED_FUNC_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_FUNC_MAPr_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_LED_FUNC_MAP_BCM53242_A0r */
        /* reg            LED_FUNC_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_FUNC_MAP_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0006ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_LED_FUNC_MAP_BCM53262_A0r */
        /* reg            LED_FUNC_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_FUNC_MAP_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_LED_FUNC_MAP_BCM5347_A0r */
        /* reg            LED_FUNC_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_FUNC_MAP_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_LED_FUNC_MAP_BCM5348_A0r */
        /* reg            LED_FUNC_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_FUNC_MAP_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x001f0000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_LED_FUNC_MAP_BCM5395_A0r */
        /* reg            LED_FUNC_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_FUNC_MAP_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_0r */
        /* reg            LED_MODE_MAP_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_MODE_MAP_0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_1r */
        /* reg            LED_MODE_MAP_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_MODE_MAP_0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_0_BCM53242_A0r */
        /* reg            LED_MODE_MAP_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0007ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_0_BCM53262_A0r */
        /* reg            LED_MODE_MAP_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_0_BCM5347_A0r */
        /* reg            LED_MODE_MAP_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_0_BCM5348_A0r */
        /* reg            LED_MODE_MAP_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_0_BCM5395_A0r */
        /* reg            LED_MODE_MAP_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_1_BCM53242_A0r */
        /* reg            LED_MODE_MAP_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0007ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_1_BCM53262_A0r */
        /* reg            LED_MODE_MAP_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_1_BCM5347_A0r */
        /* reg            LED_MODE_MAP_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_1_BCM5348_A0r */
        /* reg            LED_MODE_MAP_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_LED_MODE_MAP_1_BCM5395_A0r */
        /* reg            LED_MODE_MAP_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_MODE_MAP_0_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_LED_OUTPUT_ENABLEr */
        /* reg            LED_OUTPUT_ENABLEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_OUTPUT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_LED_OUTPUT_ENABLE_BCM53118_A0r */
        /* reg            LED_OUTPUT_ENABLEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LED_OUTPUT_ENABLE_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_LED_PORTMAPr */
        /* reg            LED_PORTMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7203,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_PORTMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_LED_PORTMAP_BCM5395_A0r */
        /* reg            LED_PORTMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7203,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_PORTMAP_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_LED_REFLSH_CTLr */
        /* reg            LED_REFLSH_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LED_REFLSH_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_LED_REFLSH_CTL_BCM5348_A0r */
        /* reg            LED_REFLSH_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5b,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_LED_REFLSH_CTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_LED_REFLSH_CTL_BCM5395_A0r */
        /* reg            LED_REFLSH_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_LED_REFLSH_CTL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000083, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_LNKSTSr */
        /* reg            LNKSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_LNKSTSCHGr */
        /* reg            LNKSTSCHGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x114,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTSCHGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_LNKSTSCHG_BCM53242_A0r */
        /* reg            LNKSTSCHGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x218,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LNKSTSCHG_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_LNKSTSCHG_BCM53262_A0r */
        /* reg            LNKSTSCHGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x218,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LNKSTSCHG_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_LNKSTSCHG_BCM5347_A0r */
        /* reg            LNKSTSCHGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x218,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_LNKSTSCHG_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_LNKSTSCHG_BCM5348_A0r */
        /* reg            LNKSTSCHGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x218,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTSCHG_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LNKSTSCHG_BCM5389_A0r */
        /* reg            LNKSTSCHGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x102,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTSCHG_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_LNKSTSCHG_BCM5396_A0r */
        /* reg            LNKSTSCHGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTSCHG_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_LNKSTSCHG_BCM5398_A0r */
        /* reg            LNKSTSCHGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x102,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTSCHG_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_LNKSTS_BCM53242_A0r */
        /* reg            LNKSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_LNKSTS_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_LNKSTS_BCM53262_A0r */
        /* reg            LNKSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_LNKSTS_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_LNKSTS_BCM5347_A0r */
        /* reg            LNKSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_LNKSTS_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_LNKSTS_BCM5348_A0r */
        /* reg            LNKSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_LNKSTS_BCM5389_A0r */
        /* reg            LNKSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTS_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_LNKSTS_BCM5396_A0r */
        /* reg            LNKSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_LNKSTS_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_LPDET_CFGr */
        /* reg            LPDET_CFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7200,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_LPDET_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_LPDET_CFG_BCM5395_A0r */
        /* reg            LPDET_CFGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7200,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_LPDET_CFG_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_LPDET_SAr */
        /* reg            LPDET_SAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7211,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LPDET_SAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_LPNXPr */
        /* reg            LPNXPr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1010,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_LPNXP_BCM5347_A0r */
        /* reg            LPNXPr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa010,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_LPNXP_BCM5348_A0r */
        /* reg            LPNXPr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa010,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_LPNXP_BCM5396_A0r */
        /* reg            LPNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8010,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_LPNXP_BCM5398_A0r */
        /* reg            LPNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1010,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_LP_STA_GPr */
        /* reg            LP_STA_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xd58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LP_STA_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_LP_STA_GP_BCM53242_A0r */
        /* reg            LP_STA_GPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xd58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_LP_STA_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_LRN_CNT_CTLr */
        /* reg            LRN_CNT_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4118,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_LRN_CNT_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_LSA_MII_PORTr */
        /* reg            LSA_MII_PORTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x140,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LSA_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_LSA_PORTr */
        /* reg            LSA_PORTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LSA_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_LSA_PORT_BCM53115_A0r */
        /* reg            LSA_PORTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LSA_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_LSA_PORT_BCM53118_A0r */
        /* reg            LSA_PORTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LSA_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_LSA_PORT_BCM5398_A0r */
        /* reg            LSA_PORTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_LSA_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_MAC2VLAN_CTLr */
        /* reg            MAC2VLAN_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34a8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MAC2VLAN_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_MAC2VLAN_CTL_BCM53262_A0r */
        /* reg            MAC2VLAN_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34a8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MAC2VLAN_CTL_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MAC_SEC_CON0r */
        /* reg            MAC_SEC_CON0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4100,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 18,
        /* *fields     */ soc_MAC_SEC_CON0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00010000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MAC_SEC_CON1r */
        /* reg            MAC_SEC_CON1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4107,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MAC_SEC_CON1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MAC_SEC_CON2r */
        /* reg            MAC_SEC_CON2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4120,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MAC_SEC_CON2r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MAC_SEC_CON3r */
        /* reg            MAC_SEC_CON3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MAC_SEC_CON3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MAC_SEC_CON4r */
        /* reg            MAC_SEC_CON4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4114,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MAC_SEC_CON4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_MAC_SEC_CON0_BCM5347_A0r */
        /* reg            MAC_SEC_CON0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4200,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MAC_SEC_CON0_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_MAC_SEC_CON0_BCM5348_A0r */
        /* reg            MAC_SEC_CON0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4200,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MAC_SEC_CON0_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_MAC_SEC_CON1_BCM5348_A0r */
        /* reg            MAC_SEC_CON1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4208,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MAC_SEC_CON1_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00010000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_MAC_SEC_CON2_BCM5347_A0r */
        /* reg            MAC_SEC_CON2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4210,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MAC_SEC_CON2_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_MAC_SEC_CON2_BCM5348_A0r */
        /* reg            MAC_SEC_CON2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4210,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MAC_SEC_CON2_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_MAC_SEC_CON3_BCM5347_A0r */
        /* reg            MAC_SEC_CON3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4218,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MAC_SEC_CON3_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_MAC_SEC_CON3_BCM5348_A0r */
        /* reg            MAC_SEC_CON3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4218,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MAC_SEC_CON3_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MAC_TRUNK_CTLr */
        /* reg            MAC_TRUNK_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3200,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MAC_TRUNK_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MARLA_FWD_ENTRY0r */
        /* reg            MARLA_FWD_ENTRY0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MARLA_FWD_ENTRY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MARLA_FWD_ENTRY1r */
        /* reg            MARLA_FWD_ENTRY1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x528,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MARLA_FWD_ENTRY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MARLA_FWD_ENTRY0_BCM5389_A0r */
        /* reg            MARLA_FWD_ENTRY0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MARLA_FWD_ENTRY0_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MARLA_FWD_ENTRY0_BCM5398_A0r */
        /* reg            MARLA_FWD_ENTRY0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MARLA_FWD_ENTRY0_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MARLA_FWD_ENTRY1_BCM5389_A0r */
        /* reg            MARLA_FWD_ENTRY1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x528,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MARLA_FWD_ENTRY0_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MARLA_SRCH_RSLTr */
        /* reg            MARLA_SRCH_RSLTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x53b,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MARLA_SRCH_RSLTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MARLA_SRCH_RSLT_0r */
        /* reg            MARLA_SRCH_RSLT_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x53b,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MARLA_FWD_ENTRY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MARLA_SRCH_RSLT_1r */
        /* reg            MARLA_SRCH_RSLT_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x548,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MARLA_FWD_ENTRY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MARLA_SRCH_RSLT_BCM5398_A0r */
        /* reg            MARLA_SRCH_RSLTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x53b,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MARLA_SRCH_RSLT_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MAX_ICMPV4_SIZE_REGr */
        /* reg            MAX_ICMPV4_SIZE_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3608,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MAX_ICMPV4_SIZE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MAX_ICMPV6_SIZE_REGr */
        /* reg            MAX_ICMPV6_SIZE_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x360c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MAX_ICMPV6_SIZE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MCAST_SUP0r */
        /* reg            MCAST_SUP0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x42c0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 64,
        /* *fields     */ soc_MCAST_SUP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MCAST_SUP1r */
        /* reg            MCAST_SUP1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x42c8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 45,
        /* *fields     */ soc_MCAST_SUP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MDIO_ADDR_Pr */
        /* reg            MDIO_ADDR_Pr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x70,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_ADDR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_MDIO_ADDR_P8r */
        /* reg            MDIO_ADDR_P8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_ADDR_P8r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MDIO_ADDR_WANr */
        /* reg            MDIO_ADDR_WANr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x77,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_ADDR_WANr_fields,
        SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_MDIO_ADDR_WAN_BCM53115_A0r */
        /* reg            MDIO_ADDR_WANr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x75,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_ADDR_WAN_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_MDIO_ADDR_WAN_BCM5395_A0r */
        /* reg            MDIO_ADDR_WANr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x74,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_ADDR_WAN_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_MDIO_BASE_ADDRr */
        /* reg            MDIO_BASE_ADDRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MDIO_BASE_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_MEM_ADDRr */
        /* reg            MEM_ADDRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MEM_ARL_B0_HIr */
        /* reg            MEM_ARL_B0_HIr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x81a,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_ARL_B0_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_MEM_ARL_B0_LOr */
        /* reg            MEM_ARL_B0_LOr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x812,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_ARL_B0_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MEM_ARL_B1_HIr */
        /* reg            MEM_ARL_B1_HIr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x82a,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_ARL_B0_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_MEM_ARL_B1_LOr */
        /* reg            MEM_ARL_B1_LOr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x822,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_ARL_B0_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_ARL_HIGHr */
        /* reg            MEM_ARL_HIGHr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_ARL_HIGHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_ARL_LOWr */
        /* reg            MEM_ARL_LOWr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x803,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_MEM_ARL_LOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_MEM_BFC_ADDRr */
        /* reg            MEM_BFC_ADDRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x83a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_BFC_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MEM_BFC_ADDR_BCM5395_A0r */
        /* reg            MEM_BFC_ADDRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x860,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_BFC_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_MEM_BFC_DATAr */
        /* reg            MEM_BFC_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x83c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BFC_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MEM_BFC_DATA_BCM5395_A0r */
        /* reg            MEM_BFC_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x862,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BFC_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MEM_BTM_DATAr */
        /* reg            MEM_BTM_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x852,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MEM_BTM_DATA0r */
        /* reg            MEM_BTM_DATA0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_MEM_BTM_DATA1r */
        /* reg            MEM_BTM_DATA1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x858,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_MEM_BTM_DATA1_BCM53118_A0r */
        /* reg            MEM_BTM_DATA1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x858,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MEM_BTM_DATA1_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_MEM_BTM_DATA_BCM5389_A0r */
        /* reg            MEM_BTM_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x832,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_MEM_BTM_DATA_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_MEM_BTM_DATA_BCM5395_A0r */
        /* reg            MEM_BTM_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_MEM_BTM_DATA_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_MEM_CTRLr */
        /* reg            MEM_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MEM_CTRL_BCM5395_A0r */
        /* reg            MEM_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_CTRL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MEM_CTRL_BCM5398_A0r */
        /* reg            MEM_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_CTRL_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MEM_DATA_HIGHr */
        /* reg            MEM_DATA_HIGHr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_DATA_HIGHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_DATA_HIGH_BCM5389_A0r */
        /* reg            MEM_DATA_HIGHr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_DATA_HIGH_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MEM_DATA_LOWr */
        /* reg            MEM_DATA_LOWr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x803,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BUFCON_MEMDAT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MEM_DEBUG_DATA_0_0r */
        /* reg            MEM_DEBUG_DATA_0_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x808,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BUFCON_MEMDAT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MEM_DEBUG_DATA_0_1r */
        /* reg            MEM_DEBUG_DATA_0_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x810,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_DATA_HIGH_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MEM_DEBUG_DATA_1_0r */
        /* reg            MEM_DEBUG_DATA_1_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x812,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_BUFCON_MEMDAT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MEM_DEBUG_DATA_1_1r */
        /* reg            MEM_DEBUG_DATA_1_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x81a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_DATA_HIGH_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MEM_FRM_ADDRr */
        /* reg            MEM_FRM_ADDRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x810,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_MEM_FRM_ADDR_BCM53115_A0r */
        /* reg            MEM_FRM_ADDRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_FRM_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_MEM_FRM_ADDR_BCM53118_A0r */
        /* reg            MEM_FRM_ADDRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MEM_FRM_ADDR_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_MEM_FRM_ADDR_BCM5395_A0r */
        /* reg            MEM_FRM_ADDRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA0r */
        /* reg            MEM_FRM_DATA0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x812,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA1r */
        /* reg            MEM_FRM_DATA1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x81a,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA2r */
        /* reg            MEM_FRM_DATA2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x822,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA3r */
        /* reg            MEM_FRM_DATA3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x82a,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA4r */
        /* reg            MEM_FRM_DATA4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x832,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA5r */
        /* reg            MEM_FRM_DATA5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x83a,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA6r */
        /* reg            MEM_FRM_DATA6r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x842,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA7r */
        /* reg            MEM_FRM_DATA7r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x84a,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA0_BCM5395_A0r */
        /* reg            MEM_FRM_DATA0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x830,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA1_BCM5395_A0r */
        /* reg            MEM_FRM_DATA1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x838,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA2_BCM5395_A0r */
        /* reg            MEM_FRM_DATA2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x840,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MEM_FRM_DATA3_BCM5395_A0r */
        /* reg            MEM_FRM_DATA3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x848,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MEM_BTM_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MEM_MARL_B0_HIr */
        /* reg            MEM_MARL_B0_HIr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x81a,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_MARL_B0_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MEM_MARL_B1_HIr */
        /* reg            MEM_MARL_B1_HIr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x82a,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_MARL_B0_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MEM_MARL_LOWr */
        /* reg            MEM_MARL_LOWr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x803,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_MEM_MARL_LOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MEM_TEST_CTLr */
        /* reg            MEM_TEST_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MEM_TEST_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_MEM_TEST_CTL_BCM53115_A0r */
        /* reg            MEM_TEST_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_MEM_TEST_CTL_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_MEM_TEST_CTL_BCM53118_A0r */
        /* reg            MEM_TEST_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_MEM_TEST_CTL_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_MEM_TEST_CTL_BCM5395_A0r */
        /* reg            MEM_TEST_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_MEM_TEST_CTL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MEM_VLAN_DATAr */
        /* reg            MEM_VLAN_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x812,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MEM_VLAN_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_MIBDIAG_PAGEr */
        /* reg            MIBDIAG_PAGEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MIBKILLOVRr */
        /* reg            MIBKILLOVRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x82d,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MIBKILLOVRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_MIBKILLOVR_BCM5348_A0r */
        /* reg            MIBKILLOVRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8a0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MIBKILLOVRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MIB_GD_FM_MAX_SIZEr */
        /* reg            MIB_GD_FM_MAX_SIZEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4005,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MIB_GD_FM_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MIB_GD_FM_MAX_SIZE_BCM53115_A0r */
        /* reg            MIB_GD_FM_MAX_SIZEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4005,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MIB_GD_FM_MAX_SIZE_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007d0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MIB_SELECTr */
        /* reg            MIB_SELECTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 18,
        /* *fields     */ soc_MIB_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MIB_SNAPSHOT_CTLr */
        /* reg            MIB_SNAPSHOT_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MIB_SNAPSHOT_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53242_A0r */
        /* reg            MIB_SNAPSHOT_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x350,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MIB_SNAPSHOT_CTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM5348_A0r */
        /* reg            MIB_SNAPSHOT_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x350,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MIB_SNAPSHOT_CTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM5395_A0r */
        /* reg            MIB_SNAPSHOT_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MIB_SNAPSHOT_CTL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MIICTLr */
        /* reg            MIICTLr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_MIICTL_BCM5347_A0r */
        /* reg            MIICTLr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_MIICTL_BCM5348_A0r */
        /* reg            MIICTLr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_MIICTL_BCM5396_A0r */
        /* reg            MIICTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MIISTSr */
        /* reg            MIISTSr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1002,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00007809, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_MIISTS_BCM5347_A0r */
        /* reg            MIISTSr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa002,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00007809, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_MIISTS_BCM5348_A0r */
        /* reg            MIISTSr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa002,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00007809, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_MIISTS_BCM5396_A0r */
        /* reg            MIISTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8002,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00007809, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MII_PCTLr */
        /* reg            MII_PCTLr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe8,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MII_PCTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_MII_PCTL_BCM5348_A0r */
        /* reg            MII_PCTLr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MII_PCTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_MII_PCTL_BCM5389_A0r */
        /* reg            MII_PCTLr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MII_PCTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_MII_PCTL_BCM5395_A0r */
        /* reg            MII_PCTLr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MII_PCTL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MII_PCTL_BCM5396_A0r */
        /* reg            MII_PCTLr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MII_PCTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MII_PCTL_BCM5398_A0r */
        /* reg            MII_PCTLr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_MII_PCTL_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MINIMUM_TCP_HDR_SZr */
        /* reg            MINIMUM_TCP_HDR_SZr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3604,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MINIMUM_TCP_HDR_SZr_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MIRCAPCTLr */
        /* reg            MIRCAPCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MIRCAPCTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_MIRCAPCTL_BCM53242_A0r */
        /* reg            MIRCAPCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x310,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MIRCAPCTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x40000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_MIRCAPCTL_BCM53262_A0r */
        /* reg            MIRCAPCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x310,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MIRCAPCTL_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x40000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_MIRCAPCTL_BCM5347_A0r */
        /* reg            MIRCAPCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x310,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MIRCAPCTL_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_MIRCAPCTL_BCM5348_A0r */
        /* reg            MIRCAPCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x310,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MIRCAPCTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_MIRCAPCTL_BCM5389_A0r */
        /* reg            MIRCAPCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MIRCAPCTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MIRCAPCTL_BCM5395_A0r */
        /* reg            MIRCAPCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_MIRCAPCTL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MIRCAPCTL_BCM5396_A0r */
        /* reg            MIRCAPCTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MIRCAPCTL_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MISC_CTLr */
        /* reg            MISC_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa2,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MISC_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MLF_DROP_MAPr */
        /* reg            MLF_DROP_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MLF_DROP_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_MLF_DROP_MAP_BCM53242_A0r */
        /* reg            MLF_DROP_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MLF_DROP_MAP_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_MLF_DROP_MAP_BCM53262_A0r */
        /* reg            MLF_DROP_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MLF_DROP_MAP_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_MLF_DROP_MAP_BCM5347_A0r */
        /* reg            MLF_DROP_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MLF_DROP_MAP_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_MLF_DROP_MAP_BCM5348_A0r */
        /* reg            MLF_DROP_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MLF_DROP_MAP_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MLF_DROP_MAP_BCM5389_A0r */
        /* reg            MLF_DROP_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MLF_DROP_MAP_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MLF_DROP_MAP_BCM5396_A0r */
        /* reg            MLF_DROP_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MLF_DROP_MAP_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_MLF_IMPC_FWD_MAPr */
        /* reg            MLF_IMPC_FWD_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x36,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MLF_IMPC_FWD_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_MLF_IPMC_FWD_MAPr */
        /* reg            MLF_IPMC_FWD_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x22,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MLF_IPMC_FWD_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53115_A0r */
        /* reg            MLF_IPMC_FWD_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x36,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MLF_IPMC_FWD_MAP_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53242_A0r */
        /* reg            MLF_IPMC_FWD_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MLF_IPMC_FWD_MAP_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53262_A0r */
        /* reg            MLF_IPMC_FWD_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MLF_IPMC_FWD_MAP_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM5347_A0r */
        /* reg            MLF_IPMC_FWD_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x22,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MLF_IPMC_FWD_MAP_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MNGPIDr */
        /* reg            MNGPIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MNGPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_MNGPID_BCM5348_A0r */
        /* reg            MNGPIDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x302,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MNGPID_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MODEL_IDr */
        /* reg            MODEL_IDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MODEL_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_MODEL_ID_BCM53115_A0r */
        /* reg            MODEL_IDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MODEL_ID_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00053115, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_MODEL_ID_BCM53118_A0r */
        /* reg            MODEL_IDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MODEL_ID_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00053118, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_MODEL_ID_BCM5389_A0r */
        /* reg            MODEL_IDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MODEL_ID_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000089, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_MODEL_ID_BCM5395_A0r */
        /* reg            MODEL_IDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MODEL_ID_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000095, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MODULE_ID0r */
        /* reg            MODULE_ID0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7205,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_MODULE_ID0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_MODULE_ID1r */
        /* reg            MODULE_ID1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x720b,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* *fields     */ soc_MODULE_ID1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MODULE_ID0_BCM5395_A0r */
        /* reg            MODULE_ID0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7205,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_MODULE_ID0_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_MODULE_ID1_BCM53115_A0r */
        /* reg            MODULE_ID1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x720b,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* *fields     */ soc_MODULE_ID1_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MPORTVEC0r */
        /* reg            MPORTVEC0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MPORTVEC1r */
        /* reg            MPORTVEC1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MPORTVEC2r */
        /* reg            MPORTVEC2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x438,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MPORTVEC3r */
        /* reg            MPORTVEC3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x448,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MPORTVEC4r */
        /* reg            MPORTVEC4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x458,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MPORTVEC5r */
        /* reg            MPORTVEC5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x468,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MPORTVEC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_MR_STAr */
        /* reg            MR_STAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd07,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_MR_STAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MST_AGEr */
        /* reg            MST_AGEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4302,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MST_AGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MST_AGE_BCM5395_A0r */
        /* reg            MST_AGEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4302,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MST_AGE_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MST_CONr */
        /* reg            MST_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_MST_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_MST_CON_BCM53118_A0r */
        /* reg            MST_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MST_CON_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_MST_CON_BCM53242_A0r */
        /* reg            MST_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4500,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_MST_CON_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_MST_CON_BCM5348_A0r */
        /* reg            MST_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4500,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_MST_CON_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MST_CON_BCM5396_A0r */
        /* reg            MST_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_MST_CON_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_MST_CON_BCM5398_A0r */
        /* reg            MST_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MST_CON_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_MST_TABr */
        /* reg            MST_TABr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4310,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_MST_TABr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_MST_TBLr */
        /* reg            MST_TBLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 32,
        /* offset      */ 0x4310,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 18,
        /* *fields     */ soc_MST_TBLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_MST_TBL_BCM53115_A0r */
        /* reg            MST_TBLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4310,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_MST_TBL_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_MST_TBL_BCM53118_A0r */
        /* reg            MST_TBLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4310,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_MST_TBL_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_MST_TBL_BCM5395_A0r */
        /* reg            MST_TBLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4310,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_MST_TBL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0)
    { /* SOC_REG_INT_MST_TBL_BCM5397_A0r */
        /* reg            MST_TBLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0x4310,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MST_TBL_BCM5397_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5398_A0)
    { /* SOC_REG_INT_MST_TBL_BCM5398_A0r */
        /* reg            MST_TBLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0x4310,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_MST_TBL_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MULTIPORT_ADDR0r */
        /* reg            MULTIPORT_ADDR0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x410,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MULTIPORT_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MULTIPORT_ADDR1r */
        /* reg            MULTIPORT_ADDR1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x420,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MULTIPORT_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MULTIPORT_ADDR2r */
        /* reg            MULTIPORT_ADDR2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x430,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MULTIPORT_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MULTIPORT_ADDR3r */
        /* reg            MULTIPORT_ADDR3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x440,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MULTIPORT_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MULTIPORT_ADDR4r */
        /* reg            MULTIPORT_ADDR4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x450,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MULTIPORT_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MULTIPORT_ADDR5r */
        /* reg            MULTIPORT_ADDR5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x460,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_MULTIPORT_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_MULTI_PORT_CTLr */
        /* reg            MULTI_PORT_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_MULTI_PORT_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_NEW_CONTROLr */
        /* reg            NEW_CONTROLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_NEW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_NEW_CONTROL_BCM53242_A0r */
        /* reg            NEW_CONTROLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_NEW_CONTROL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_NEW_CONTROL_BCM5348_A0r */
        /* reg            NEW_CONTROLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_NEW_CONTROL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_NEW_CONTROL_BCM5389_A0r */
        /* reg            NEW_CONTROLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_NEW_CONTROL_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_NEW_CONTROL_BCM5395_A0r */
        /* reg            NEW_CONTROLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_NEW_CONTROL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_NEW_CONTROL_BCM5396_A0r */
        /* reg            NEW_CONTROLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3b,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_NEW_CONTROL_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_NEW_CONTROL_BCM5398_A0r */
        /* reg            NEW_CONTROLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_NEW_CONTROL_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_NEW_CTRLr */
        /* reg            NEW_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_NEW_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_NEW_PRI_MAPr */
        /* reg            NEW_PRI_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3407,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_NEW_PRI_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_NEW_PRI_MAP_BCM5398_A0r */
        /* reg            NEW_PRI_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x340c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_NEW_PRI_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_OTHER_CHECKERr */
        /* reg            OTHER_CHECKERr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2150,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_OTHER_CHECKERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_OTHER_TABLE_DATA0r */
        /* reg            OTHER_TABLE_DATA0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x528,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_OTHER_TABLE_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_OTHER_TABLE_DATA1r */
        /* reg            OTHER_TABLE_DATA1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x530,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_OTHER_TABLE_DATA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_OTHER_TABLE_DATA2r */
        /* reg            OTHER_TABLE_DATA2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x538,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_OTHER_TABLE_DATA2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_OTHER_TABLE_DATA0_BCM53242_A0r */
        /* reg            OTHER_TABLE_DATA0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x538,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OTHER_TABLE_DATA0_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_OTHER_TABLE_DATA1_BCM53242_A0r */
        /* reg            OTHER_TABLE_DATA1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x540,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OTHER_TABLE_DATA1_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_OTHER_TABLE_DATA2_BCM53242_A0r */
        /* reg            OTHER_TABLE_DATA2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x548,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_OTHER_TABLE_DATA2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_OTHER_TABLE_INDEXr */
        /* reg            OTHER_TABLE_INDEXr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x520,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_OTHER_TABLE_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_OTHER_TABLE_INDEX_BCM53242_A0r */
        /* reg            OTHER_TABLE_INDEXr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x530,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_OTHER_TABLE_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_OTPROM_STATUSr */
        /* reg            OTPROM_STATUSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x156,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OTPROM_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_OTP_ADDR_REGr */
        /* reg            OTP_ADDR_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe004,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OTP_ADDR_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_OTP_CTL_REGr */
        /* reg            OTP_CTL_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_OTP_CTL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_OTP_CTL_REG_BCM53118_A0r */
        /* reg            OTP_CTL_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe000,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_OTP_CTL_REG_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_OTP_RD_DATAr */
        /* reg            OTP_RD_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe00c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OTP_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_OTP_STS_REGr */
        /* reg            OTP_STS_REGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_OTP_STS_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_OTP_WR_DATAr */
        /* reg            OTP_WR_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe008,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_OTP_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_P5_RGMII_TIME_DLY_GPr */
        /* reg            P5_RGMII_TIME_DLY_GPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6d,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    { /* SOC_REG_INT_P8_PCP2TCr */
        /* reg            P8_PCP2TCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3028,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_P8_PCP2TCr_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_P8_PCP2TC_BCM53118_A0r */
        /* reg            P8_PCP2TCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3030,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_P8_PCP2TCr_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PAGEREGr */
        /* reg            PAGEREGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xffff,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PAUSESTSr */
        /* reg            PAUSESTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x120,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PAUSESTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PAUSESTS_BCM53115_A0r */
        /* reg            PAUSESTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PAUSESTS_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PAUSESTS_BCM53242_A0r */
        /* reg            PAUSESTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* *fields     */ soc_PAUSESTS_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PAUSESTS_BCM53262_A0r */
        /* reg            PAUSESTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 8,
        /* *fields     */ soc_PAUSESTS_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PAUSESTS_BCM5347_A0r */
        /* reg            PAUSESTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 8,
        /* *fields     */ soc_PAUSESTS_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PAUSESTS_BCM5348_A0r */
        /* reg            PAUSESTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 7,
        /* *fields     */ soc_PAUSESTS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PAUSESTS_BCM5389_A0r */
        /* reg            PAUSESTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PAUSESTS_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_PAUSE_CAPr */
        /* reg            PAUSE_CAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PAUSE_CAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_PAUSE_CAP_BCM5395_A0r */
        /* reg            PAUSE_CAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PAUSE_CAP_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_PAUSE_FRM_CTRLr */
        /* reg            PAUSE_FRM_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PAUSE_FRM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PAUSE_FRM_CTRL_BCM5389_A0r */
        /* reg            PAUSE_FRM_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PAUSE_FRM_CTRL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PAUSE_QUANTAr */
        /* reg            PAUSE_QUANTAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAUSE_QUANTAr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_PBPTRFIFOr */
        /* reg            PBPTRFIFOr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x150,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* *fields     */ soc_PBPTRFIFOr_fields,
        SOC_RESET_VAL_DEC(0x02020202, 0x00000202)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PBPTRFIFO_0r */
        /* reg            PBPTRFIFO_0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x150,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* *fields     */ soc_PBPTRFIFO_0r_fields,
        SOC_RESET_VAL_DEC(0x02020202, 0x00000202)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PBPTRFIFO_1r */
        /* reg            PBPTRFIFO_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x156,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PBPTRFIFO_1r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PBPTRFIFO_1_BCM53118_A0r */
        /* reg            PBPTRFIFO_1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x156,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PBPTRFIFO_1_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020202, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PHYIDHr */
        /* reg            PHYIDHr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PHYIDH_BCM53242_A0r */
        /* reg            PHYIDHr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDH_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PHYIDH_BCM5347_A0r */
        /* reg            PHYIDHr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PHYIDH_BCM5348_A0r */
        /* reg            PHYIDHr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PHYIDH_BCM5389_A0r */
        /* reg            PHYIDHr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_PHYIDH_BCM5396_A0r */
        /* reg            PHYIDHr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PHYIDH_BCM5398_A0r */
        /* reg            PHYIDHr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PHYIDLr */
        /* reg            PHYIDLr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PHYIDL_BCM53242_A0r */
        /* reg            PHYIDLr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDLr_fields,
        SOC_RESET_VAL_DEC(0x0000bf10, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PHYIDL_BCM5347_A0r */
        /* reg            PHYIDLr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PHYIDL_BCM5348_A0r */
        /* reg            PHYIDLr */
        /* block       */ SOC_BLK_INTER,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xa006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_PHYIDL_BCM5396_A0r */
        /* reg            PHYIDLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x8006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PHYIDL_BCM5398_A0r */
        /* reg            PHYIDLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_PHYINFO_PHYIDHr */
        /* reg            PHYINFO_PHYIDHr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PHYINFO_PHYIDH_BCM53242_A0r */
        /* reg            PHYINFO_PHYIDHr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDH_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000143, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_PHYINFO_PHYIDLr */
        /* reg            PHYINFO_PHYIDLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PHYINFO_PHYIDL_BCM53242_A0r */
        /* reg            PHYINFO_PHYIDLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PHYIDLr_fields,
        SOC_RESET_VAL_DEC(0x0000bf10, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PHYSCAN_CTLr */
        /* reg            PHYSCAN_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PHYSCAN_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_PHYSCAN_CTL_BCM5348_A0r */
        /* reg            PHYSCAN_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PHYSCAN_CTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PHY_LED_FUNCr */
        /* reg            PHY_LED_FUNCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1d,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PHY_LED_FUNCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    { /* SOC_REG_INT_PHY_PWR_DOWNr */
        /* reg            PHY_PWR_DOWNr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PHY_PWR_DOWNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PHY_PWR_DOWN_BCM53118_A0r */
        /* reg            PHY_PWR_DOWNr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PHY_PWR_DOWN_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_PHY_STATr */
        /* reg            PHY_STATr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0x120,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_PHY_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PKTS1024TO1522OCTETSr */
        /* reg            PKTS1024TO1522OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5068,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 26,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PKTS1024TO1522OCTETS_BCM5347_A0r */
        /* reg            PKTS1024TO1522OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6868,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 26,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PKTS1024TO1522OCTETS_BCM5348_A0r */
        /* reg            PKTS1024TO1522OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5068,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 26,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PKTS1024TO1522OCTETS_BCM5389_A0r */
        /* reg            PKTS1024TO1522OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2068,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 26,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_PKTS1024TO1522OCTETS_BCM5395_A0r */
        /* reg            PKTS1024TO1522OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2074,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 29,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PKTS128TO255OCTETSr */
        /* reg            PKTS128TO255OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x505c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 23,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PKTS128TO255OCTETS_BCM53242_A0r */
        /* reg            PKTS128TO255OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6880,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 32,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_PKTS128TO255OCTETS_BCM5347_A0r */
        /* reg            PKTS128TO255OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x685c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 23,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PKTS128TO255OCTETS_BCM5348_A0r */
        /* reg            PKTS128TO255OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x505c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 23,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PKTS128TO255OCTETS_BCM5389_A0r */
        /* reg            PKTS128TO255OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x205c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 23,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PKTS1523TO2047r */
        /* reg            PKTS1523TO2047r */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20b0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 44,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PKTS2048TO4095r */
        /* reg            PKTS2048TO4095r */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20b4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 45,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PKTS256TO511OCTETSr */
        /* reg            PKTS256TO511OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5060,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 24,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PKTS256TO511OCTETS_BCM53242_A0r */
        /* reg            PKTS256TO511OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6884,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 33,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PKTS256TO511OCTETS_BCM5347_A0r */
        /* reg            PKTS256TO511OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6860,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 24,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PKTS256TO511OCTETS_BCM5348_A0r */
        /* reg            PKTS256TO511OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5060,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 24,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PKTS256TO511OCTETS_BCM5389_A0r */
        /* reg            PKTS256TO511OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2060,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 24,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_PKTS256TO511OCTETS_BCM5395_A0r */
        /* reg            PKTS256TO511OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x206c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 27,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PKTS4096TO8191r */
        /* reg            PKTS4096TO8191r */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20b8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 46,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PKTS512TO1023OCTETSr */
        /* reg            PKTS512TO1023OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5064,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 25,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PKTS512TO1023OCTETS_BCM5347_A0r */
        /* reg            PKTS512TO1023OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6864,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 25,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PKTS512TO1023OCTETS_BCM5348_A0r */
        /* reg            PKTS512TO1023OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5064,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 25,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PKTS512TO1023OCTETS_BCM5389_A0r */
        /* reg            PKTS512TO1023OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2064,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 25,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PKTS64OCTETSr */
        /* reg            PKTS64OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5054,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 21,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PKTS64OCTETS_BCM53242_A0r */
        /* reg            PKTS64OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6878,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 30,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PKTS64OCTETS_BCM5347_A0r */
        /* reg            PKTS64OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6854,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 21,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PKTS64OCTETS_BCM5348_A0r */
        /* reg            PKTS64OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5054,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 21,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_PKTS64OCTETS_BCM5389_A0r */
        /* reg            PKTS64OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2054,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 21,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PKTS65TO127OCTETSr */
        /* reg            PKTS65TO127OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5058,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 22,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PKTS65TO127OCTETS_BCM53242_A0r */
        /* reg            PKTS65TO127OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x687c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 31,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PKTS65TO127OCTETS_BCM5347_A0r */
        /* reg            PKTS65TO127OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6858,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 22,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PKTS65TO127OCTETS_BCM5348_A0r */
        /* reg            PKTS65TO127OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5058,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 22,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_PKTS65TO127OCTETS_BCM5389_A0r */
        /* reg            PKTS65TO127OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2058,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 22,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PKTS8192TO9728r */
        /* reg            PKTS8192TO9728r */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20bc,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 47,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PLL_FREQ_SELr */
        /* reg            PLL_FREQ_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfa,
        /* flags       */ SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PLL_FREQ_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PLL_TESTr */
        /* reg            PLL_TESTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PLL_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_PLL_TEST_BCM5395_A0r */
        /* reg            PLL_TESTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PLL_TEST_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_Ir */
        /* reg            PLL_TEST_CTRL_Ir */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PLL_TEST_CTRL_Ir_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_IIr */
        /* reg            PLL_TEST_CTRL_IIr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd1,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_TEST_CTRL_IIr_fields,
        SOC_RESET_VAL_DEC(0x200005c0, 0x00000015)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_II_BCM53118_A0r */
        /* reg            PLL_TEST_CTRL_IIr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd1,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        /* nFields     */ 2,
        /* *fields     */ soc_PLL_TEST_CTRL_II_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x200005c0, 0x00000015)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PLL_TEST_CTRL_I_BCM53118_A0r */
        /* reg            PLL_TEST_CTRL_Ir */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0,
        /* flags       */ SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_PLL_TEST_CTRL_I_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_PN_PCP2TCr */
        /* reg            PN_PCP2TCr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0x3014,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_P8_PCP2TCr_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PN_PCP2TC_BCM53115_A0r */
        /* reg            PN_PCP2TCr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_P8_PCP2TCr_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PN_PCP2TC_BCM53118_A0r */
        /* reg            PN_PCP2TCr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_P8_PCP2TCr_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_PORT4_RGMII_CTL_GPr */
        /* reg            PORT4_RGMII_CTL_GPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x64,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT4_RGMII_CTL_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PORT5_RGMII_CTL_GPr */
        /* reg            PORT5_RGMII_CTL_GPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x65,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT4_RGMII_CTL_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PORTVEC1r */
        /* reg            PORTVEC1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x416,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORTVEC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PORTVEC2r */
        /* reg            PORTVEC2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x426,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORTVEC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PORTVEC1_BCM53242_A0r */
        /* reg            PORTVEC1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORTVEC1_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PORTVEC1_BCM53262_A0r */
        /* reg            PORTVEC1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORTVEC1_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PORTVEC1_BCM5347_A0r */
        /* reg            PORTVEC1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORTVEC1_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PORTVEC1_BCM5348_A0r */
        /* reg            PORTVEC1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORTVEC1_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_PORTVEC1_BCM5389_A0r */
        /* reg            PORTVEC1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x416,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORTVEC1_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_PORTVEC1_BCM5396_A0r */
        /* reg            PORTVEC1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x416,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORTVEC1_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PORTVEC2_BCM53242_A0r */
        /* reg            PORTVEC2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORTVEC1_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PORTVEC2_BCM53262_A0r */
        /* reg            PORTVEC2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORTVEC1_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PORTVEC2_BCM5347_A0r */
        /* reg            PORTVEC2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PORTVEC1_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PORTVEC2_BCM5348_A0r */
        /* reg            PORTVEC2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORTVEC1_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PORTVEC2_BCM5389_A0r */
        /* reg            PORTVEC2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x426,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORTVEC2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_PORTVEC2_BCM5396_A0r */
        /* reg            PORTVEC2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x426,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORTVEC1_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PORTVEC2_BCM5398_A0r */
        /* reg            PORTVEC2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x426,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORTVEC1_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PORT_EAP1_CONr */
        /* reg            PORT_EAP1_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x4100,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PORT_EAP_CONr */
        /* reg            PORT_EAP_CONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x4000,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PORT_EAP_CON_BCM53115_A0r */
        /* reg            PORT_EAP_CONr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4220,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CON_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PORT_EAP_CON_BCM5347_A0r */
        /* reg            PORT_EAP_CONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x4100,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PORT_EAP_CON_BCM5348_A0r */
        /* reg            PORT_EAP_CONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x4000,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0) || defined(BCM_5395_A0)
    { /* SOC_REG_INT_PORT_EAP_CON_BCM5395_A0r */
        /* reg            PORT_EAP_CONr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4220,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CON_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0)
    { /* SOC_REG_INT_PORT_EAP_CON_BCM5397_A0r */
        /* reg            PORT_EAP_CONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0x4220,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CON_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5398_A0)
    { /* SOC_REG_INT_PORT_EAP_CON_BCM5398_A0r */
        /* reg            PORT_EAP_CONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4220,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 5,
        /* *fields     */ soc_PORT_EAP_CON_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PORT_EAP_DAr */
        /* reg            PORT_EAP_DAr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x4020,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_PORT_EAP_DAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PORT_EAP_DA_BCM53262_A0r */
        /* reg            PORT_EAP_DAr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x4020,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_PORT_EAP_DAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PORT_EGCTLr */
        /* reg            PORT_EGCTLr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x3300,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 3,
        /* *fields     */ soc_PORT_EGCTLr_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0007ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PORT_EGCTL_BCM53262_A0r */
        /* reg            PORT_EGCTLr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x3300,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 3,
        /* *fields     */ soc_PORT_EGCTL_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PORT_ERC_CONr */
        /* reg            PORT_ERC_CONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x4280,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PORT_ERC_CON_BCM53115_A0r */
        /* reg            PORT_ERC_CONr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x4180,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CON_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PORT_ERC_CON_BCM53118_A0r */
        /* reg            PORT_ERC_CONr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4180,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CON_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PORT_ERC_CON_BCM5347_A0r */
        /* reg            PORT_ERC_CONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x44b0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CON_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PORT_ERC_CON_BCM5348_A0r */
        /* reg            PORT_ERC_CONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 53,
        /* offset      */ 0x4480,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CON_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_PORT_ERC_CON_BCM5395_A0r */
        /* reg            PORT_ERC_CONr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x4180,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CON_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PORT_ERC_CON_BCM5398_A0r */
        /* reg            PORT_ERC_CONr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x4180,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CON_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PORT_ERC_CON_IMPr */
        /* reg            PORT_ERC_CON_IMPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4190,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PORT_ERC_CON_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_PORT_IRC1_CONr */
        /* reg            PORT_IRC1_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 21,
        /* offset      */ 0x4400,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 13,
        /* *fields     */ soc_PORT_IRC1_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PORT_IRC_CONr */
        /* reg            PORT_IRC_CONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x4210,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_PORT_IRC_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PORT_IRC_CON_BCM5347_A0r */
        /* reg            PORT_IRC_CONr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4390,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 13,
        /* *fields     */ soc_PORT_IRC1_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PORT_IRC_CON_BCM5348_A0r */
        /* reg            PORT_IRC_CONr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 32,
        /* offset      */ 0x4300,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 13,
        /* *fields     */ soc_PORT_IRC1_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_PORT_IRC_CON_BCM5389_A0r */
        /* reg            PORT_IRC_CONr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_PORT_IRC_CON_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_PORT_IRC_CON_BCM5395_A0r */
        /* reg            PORT_IRC_CONr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 12,
        /* *fields     */ soc_PORT_IRC_CON_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_PORT_IRC_CON_BCM5396_A0r */
        /* reg            PORT_IRC_CONr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_PORT_IRC_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PORT_IRC_CON_BCM5398_A0r */
        /* reg            PORT_IRC_CONr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x4110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_PORT_IRC_CON_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PORT_MAX_LEARNr */
        /* reg            PORT_MAX_LEARNr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x4170,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_MAX_LEARNr_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PORT_MAX_LEARN_BCM53242_A0r */
        /* reg            PORT_MAX_LEARNr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x4120,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_MAX_LEARNr_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PORT_MAX_LEARN_BCM53262_A0r */
        /* reg            PORT_MAX_LEARNr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x4120,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_MAX_LEARNr_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PORT_MAX_LEARN_BCM5347_A0r */
        /* reg            PORT_MAX_LEARNr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x4260,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_MAX_LEARN_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PORT_MAX_LEARN_BCM5348_A0r */
        /* reg            PORT_MAX_LEARNr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 53,
        /* offset      */ 0x4230,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_MAX_LEARN_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PORT_SA_CNTr */
        /* reg            PORT_SA_CNTr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x4130,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_SA_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PORT_SA_CNT_BCM53242_A0r */
        /* reg            PORT_SA_CNTr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x4160,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_SA_CNT_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PORT_SA_CNT_BCM53262_A0r */
        /* reg            PORT_SA_CNTr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x4160,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_SA_CNT_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_PORT_SA_CNT_BCM5348_A0r */
        /* reg            PORT_SA_CNTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4220,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_SA_CNT_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PORT_SEC_CONr */
        /* reg            PORT_SEC_CONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x4000,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_PORT_SEC_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PORT_SEC_CON_BCM53262_A0r */
        /* reg            PORT_SEC_CONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x4000,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_PORT_SEC_CONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PORT_VLAN1_CTLr */
        /* reg            PORT_VLAN1_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x3300,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN1_CTLr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PORT_VLAN_CTLr */
        /* reg            PORT_VLAN_CTLr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 27,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTLr_fields,
        SOC_RESET_VAL_DEC(0x07ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_BCM53115_A0r */
        /* reg            PORT_VLAN_CTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_BCM53118_A0r */
        /* reg            PORT_VLAN_CTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_BCM5347_A0r */
        /* reg            PORT_VLAN_CTLr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x3300,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 3,
        /* *fields     */ soc_PORT_VLAN_CTL_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_BCM5348_A0r */
        /* reg            PORT_VLAN_CTLr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x3200,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN1_CTLr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_BCM5389_A0r */
        /* reg            PORT_VLAN_CTLr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_BCM5395_A0r */
        /* reg            PORT_VLAN_CTLr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_BCM5396_A0r */
        /* reg            PORT_VLAN_CTLr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 17,
        /* offset      */ 0x3100,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTL_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PORT_VLAN_CTL_IMPr */
        /* reg            PORT_VLAN_CTL_IMPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3110,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PORT_VLAN_CTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PRBS_CTLr */
        /* reg            PRBS_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd02,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PRBS_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PRBS_STAr */
        /* reg            PRBS_STAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd03,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PRBS_STAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_PRBS_STA_BCM53242_A0r */
        /* reg            PRBS_STAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd03,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_PRBS_STA_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_PROTECTED_SELr */
        /* reg            PROTECTED_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PROTECTED_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PROTECTED_SEL_BCM53242_A0r */
        /* reg            PROTECTED_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PROTECTED_SEL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PROTECTED_SEL_BCM53262_A0r */
        /* reg            PROTECTED_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PROTECTED_SEL_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_PROTECTED_SEL_BCM5347_A0r */
        /* reg            PROTECTED_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PROTECTED_SEL_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_PROTECTED_SEL_BCM5348_A0r */
        /* reg            PROTECTED_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PROTECTED_SEL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_PROTECTED_SEL_BCM5389_A0r */
        /* reg            PROTECTED_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PROTECTED_SEL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_PROTOCOL2VLAN_CTLr */
        /* reg            PROTOCOL2VLAN_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34b0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PROTOCOL2VLAN_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_PROTOCOL2VLAN_CTL_BCM53262_A0r */
        /* reg            PROTOCOL2VLAN_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34b0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_PROTOCOL2VLAN_CTL_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PRS_FIFO_DEBUG_CTRLr */
        /* reg            PRS_FIFO_DEBUG_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x870,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PRS_FIFO_DEBUG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_PRS_FIFO_DEBUG_DATAr */
        /* reg            PRS_FIFO_DEBUG_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x871,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_PRS_FIFO_DEBUG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0)
    { /* SOC_REG_INT_PWR_DOWN_MODEr */
        /* reg            PWR_DOWN_MODEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PWR_DOWN_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A1)
    { /* SOC_REG_INT_PWR_DOWN_MODE_BCM5324_A1r */
        /* reg            PWR_DOWN_MODEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PWR_DOWN_MODE_BCM5324_A1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_PWR_DOWN_MODE_BCM5348_A0r */
        /* reg            PWR_DOWN_MODEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_PWR_DOWN_MODE_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_QOS_1P1Q_PRI_MAPr */
        /* reg            QOS_1P1Q_PRI_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_QOS_1P1Q_PRI_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_QOS_1P1Q_PRI_MAP_BCM5389_A0r */
        /* reg            QOS_1P1Q_PRI_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_QOS_1P1Q_PRI_MAP_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_QOS_1P_ENr */
        /* reg            QOS_1P_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3008,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_1P_ENr_fields,
        SOC_RESET_VAL_DEC(0x07ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_QOS_1P_EN_BCM53242_A0r */
        /* reg            QOS_1P_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3018,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_QOS_1P_EN_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0007ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_QOS_1P_EN_BCM53262_A0r */
        /* reg            QOS_1P_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3018,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_QOS_1P_EN_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_QOS_1P_EN_BCM5347_A0r */
        /* reg            QOS_1P_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3018,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_QOS_1P_EN_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_QOS_1P_EN_BCM5348_A0r */
        /* reg            QOS_1P_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3018,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_1P_EN_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_QOS_1P_EN_BCM5389_A0r */
        /* reg            QOS_1P_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3004,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_1P_EN_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_QOS_1P_EN_BCM5396_A0r */
        /* reg            QOS_1P_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3004,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_1P_EN_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_QOS_CTLr */
        /* reg            QOS_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3004,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_QOS_CTLr_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QOS_CTL_BCM53242_A0r */
        /* reg            QOS_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_QOS_CTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x80000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_QOS_CTL_BCM5347_A0r */
        /* reg            QOS_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_QOS_CTL_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x80000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_QOS_CTL_BCM5348_A0r */
        /* reg            QOS_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3010,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_QOS_CTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x80000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    { /* SOC_REG_INT_QOS_CTL_BCM5396_A0r */
        /* reg            QOS_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3001,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_QOS_CTL_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_QOS_CTL_BCM5398_A0r */
        /* reg            QOS_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3001,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_QOS_CTL_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP0r */
        /* reg            QOS_DIFF_DSCP0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3030,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_QOS_DIFF_DSCP1r */
        /* reg            QOS_DIFF_DSCP1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3030,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 32,
        /* *fields     */ soc_QOS_DIFF_DSCP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_QOS_DIFF_DSCP2r */
        /* reg            QOS_DIFF_DSCP2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3038,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 32,
        /* *fields     */ soc_QOS_DIFF_DSCP2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP3r */
        /* reg            QOS_DIFF_DSCP3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3042,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP0_BCM53118_A0r */
        /* reg            QOS_DIFF_DSCP0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3040,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP1_BCM53118_A0r */
        /* reg            QOS_DIFF_DSCP1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3046,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP1_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP1_BCM5348_A0r */
        /* reg            QOS_DIFF_DSCP1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3040,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 32,
        /* *fields     */ soc_QOS_DIFF_DSCP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP1_BCM5396_A0r */
        /* reg            QOS_DIFF_DSCP1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3036,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP1_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP2_BCM53118_A0r */
        /* reg            QOS_DIFF_DSCP2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x304c,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP2_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP2_BCM5348_A0r */
        /* reg            QOS_DIFF_DSCP2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3048,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 32,
        /* *fields     */ soc_QOS_DIFF_DSCP2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP2_BCM5396_A0r */
        /* reg            QOS_DIFF_DSCP2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x303c,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP2_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_QOS_DIFF_DSCP3_BCM53118_A0r */
        /* reg            QOS_DIFF_DSCP3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3052,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_QOS_DIFF_DSCP3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_QOS_D_TOS_THr */
        /* reg            QOS_D_TOS_THr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QOS_D_TOS_THr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_QOS_D_TOS_TH_BCM5348_A0r */
        /* reg            QOS_D_TOS_THr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3033,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QOS_D_TOS_THr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_QOS_EN_DIFFSERVr */
        /* reg            QOS_EN_DIFFSERVr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3008,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_EN_DIFFSERVr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_QOS_EN_DIFFSERV_BCM5389_A0r */
        /* reg            QOS_EN_DIFFSERVr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3006,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_EN_DIFFSERV_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAPr */
        /* reg            QOS_EN_TRAFFIC_PRI_REMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30a0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_EN_TRAFFIC_PRI_REMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAP_BCM5389_A0r */
        /* reg            QOS_EN_TRAFFIC_PRI_REMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30a0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_QOS_EN_TRAFFIC_PRI_REMAP_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAP_BCM5395_A0r */
        /* reg            QOS_EN_TRAFFIC_PRI_REMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30a0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_EN_TRAFFIC_PRI_REMAP_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAP_BCM5398_A0r */
        /* reg            QOS_EN_TRAFFIC_PRI_REMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30a0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_EN_TRAFFIC_PRI_REMAP_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_QOS_ETHERPRI_CTRLr */
        /* reg            QOS_ETHERPRI_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3088,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_QOS_ETHERPRI_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_QOS_GLOBAL_CTRLr */
        /* reg            QOS_GLOBAL_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_QOS_GLOBAL_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_QOS_GLOBAL_CTRL_BCM5389_A0r */
        /* reg            QOS_GLOBAL_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_QOS_GLOBAL_CTRL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_QOS_GLOBAL_CTRL_BCM5395_A0r */
        /* reg            QOS_GLOBAL_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3000,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_QOS_GLOBAL_CTRL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_QOS_MIB_QUE_SELr */
        /* reg            QOS_MIB_QUE_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3002,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_MIB_QUE_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_QOS_MIB_QUE_SEL_BCM5348_A0r */
        /* reg            QOS_MIB_QUE_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3002,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_MIB_QUE_SEL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_QOS_M_TOS_THr */
        /* reg            QOS_M_TOS_THr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QOS_M_TOS_THr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_QOS_M_TOS_TH_BCM5348_A0r */
        /* reg            QOS_M_TOS_THr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3039,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QOS_M_TOS_THr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_QOS_PAUSE_ENr */
        /* reg            QOS_PAUSE_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3011,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_QOS_PAUSE_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QOS_PAUSE_EN_BCM53242_A0r */
        /* reg            QOS_PAUSE_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3028,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_QOS_PAUSE_EN_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_QOS_PAUSE_EN_BCM5347_A0r */
        /* reg            QOS_PAUSE_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3028,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_QOS_PAUSE_EN_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_QOS_PAUSE_EN_BCM5348_A0r */
        /* reg            QOS_PAUSE_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3028,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_QOS_PAUSE_EN_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QOS_REASON_CODEr */
        /* reg            QOS_REASON_CODEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3058,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_QOS_REASON_CODEr_fields,
        SOC_RESET_VAL_DEC(0x000006e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_QOS_RX_CTRL_Pr */
        /* reg            QOS_RX_CTRL_Pr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 17,
        /* offset      */ 0x3050,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QOS_RX_CTRL_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_QOS_RX_CTRL_P_BCM5389_A0r */
        /* reg            QOS_RX_CTRL_Pr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0x3050,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QOS_RX_CTRL_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_QOS_R_TOS_THr */
        /* reg            QOS_R_TOS_THr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QOS_R_TOS_THr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_QOS_R_TOS_TH_BCM5348_A0r */
        /* reg            QOS_R_TOS_THr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3037,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QOS_R_TOS_THr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_QOS_TCI_THr */
        /* reg            QOS_TCI_THr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3015,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QOS_TCI_THr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_QOS_TCI_TH_BCM5348_A0r */
        /* reg            QOS_TCI_THr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QOS_TCI_THr_fields,
        SOC_RESET_VAL_DEC(0x0000fa50, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_QOS_TOS_DIF_CTLr */
        /* reg            QOS_TOS_DIF_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3019,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_TOS_DIF_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_QOS_TOS_DIF_CTL_BCM5348_A0r */
        /* reg            QOS_TOS_DIF_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3032,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_TOS_DIF_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_QOS_TOS_DIF_ENr */
        /* reg            QOS_TOS_DIF_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_TOS_DIF_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_QOS_TOS_DIF_EN_BCM53242_A0r */
        /* reg            QOS_TOS_DIF_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3020,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_QOS_TOS_DIF_EN_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_QOS_TOS_DIF_EN_BCM53262_A0r */
        /* reg            QOS_TOS_DIF_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3020,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_QOS_TOS_DIF_EN_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_QOS_TOS_DIF_EN_BCM5347_A0r */
        /* reg            QOS_TOS_DIF_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3020,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_QOS_TOS_DIF_EN_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_QOS_TOS_DIF_EN_BCM5348_A0r */
        /* reg            QOS_TOS_DIF_ENr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3020,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_TOS_DIF_EN_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_QOS_TRAFFIC_PRI_REMAPr */
        /* reg            QOS_TRAFFIC_PRI_REMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30a4,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_QOS_TRAFFIC_PRI_REMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_QOS_TRAFFIC_PRI_REMAP_BCM5389_A0r */
        /* reg            QOS_TRAFFIC_PRI_REMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30a1,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_QOS_TRAFFIC_PRI_REMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_QOS_TRAFFIC_PRI_REMAP_BCM5395_A0r */
        /* reg            QOS_TRAFFIC_PRI_REMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30a2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_QOS_TRAFFIC_PRI_REMAP_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_QOS_TRAFFIC_PRI_REMAP_BCM5398_A0r */
        /* reg            QOS_TRAFFIC_PRI_REMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30a2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_QOS_TRAFFIC_PRI_REMAP_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_QOS_TX_CTRLr */
        /* reg            QOS_TX_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3080,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_QOS_TX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_QOS_TX_CTRL_BCM5389_A0r */
        /* reg            QOS_TX_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3080,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_QOS_TX_CTRL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_QOS_TX_CTRL_BCM5395_A0r */
        /* reg            QOS_TX_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3080,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_QOS_TX_CTRL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_QOS_T_TOS_THr */
        /* reg            QOS_T_TOS_THr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QOS_T_TOS_THr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_QOS_T_TOS_TH_BCM5348_A0r */
        /* reg            QOS_T_TOS_THr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3035,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QOS_T_TOS_THr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5396_A0)
    { /* SOC_REG_INT_QOS_WEIGHTr */
        /* reg            QOS_WEIGHTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x3081,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_QOS_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_QOS_WEIGHT_BCM5389_A0r */
        /* reg            QOS_WEIGHTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x3081,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_QOS_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QUEUE_CONGESTION_STATUS3r */
        /* reg            QUEUE_CONGESTION_STATUS3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa56,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_QUEUE_CONGESTION_STATUS4r */
        /* reg            QUEUE_CONGESTION_STATUS4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa58,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_QUEUE_CONGESTION_STATUS5r */
        /* reg            QUEUE_CONGESTION_STATUS5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa5c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_FCON_FLOWCON_STATUS8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QUEUE_CONGESTION_STATUS4_BCM53242_A0r */
        /* reg            QUEUE_CONGESTION_STATUS4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa58,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_QUEUE_CONGESTION_STATUS5_BCM53242_A0r */
        /* reg            QUEUE_CONGESTION_STATUS5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa5c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_FCON_FLOWCON_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RANGE_CHECKER_CTLr */
        /* reg            RANGE_CHECKER_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2108,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_RANGE_CHECKER_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_RATE_INBANDr */
        /* reg            RATE_INBANDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2070,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RATE_INBANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RATE_INBAND_BCM53242_A0r */
        /* reg            RATE_INBANDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2090,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RATE_INBANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    { /* SOC_REG_INT_RATE_INBAND_BCM5395_A0r */
        /* reg            RATE_INBANDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa070,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RATE_INBANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_RATE_METER0r */
        /* reg            RATE_METER0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2060,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RATE_METER0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_RATE_METER1r */
        /* reg            RATE_METER1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2064,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RATE_METER1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    { /* SOC_REG_INT_RATE_METER0_BCM5395_A0r */
        /* reg            RATE_METER0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa060,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RATE_METER0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    { /* SOC_REG_INT_RATE_METER1_BCM5395_A0r */
        /* reg            RATE_METER1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa064,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RATE_METER1_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_RATE_OUTBANDr */
        /* reg            RATE_OUTBANDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2074,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RATE_OUTBANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RATE_OUTBAND_BCM53242_A0r */
        /* reg            RATE_OUTBANDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2094,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RATE_OUTBANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    { /* SOC_REG_INT_RATE_OUTBAND_BCM5395_A0r */
        /* reg            RATE_OUTBANDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa074,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RATE_OUTBANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RCM_CTLr */
        /* reg            RCM_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4300,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_RCM_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RCM_DATA0r */
        /* reg            RCM_DATA0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4310,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_RCM_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RCM_DATA1r */
        /* reg            RCM_DATA1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4314,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_RCM_DATA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RCM_DATA2r */
        /* reg            RCM_DATA2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4318,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_RCM_DATA2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RCM_DATA3r */
        /* reg            RCM_DATA3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x431c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RCM_DATA3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RCM_DATA4r */
        /* reg            RCM_DATA4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4320,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RCM_DATA3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RCM_PORTr */
        /* reg            RCM_PORTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4301,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RCM_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_RESE_AV_EN_CTRLr */
        /* reg            RESE_AV_EN_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_AV_EN_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_RESE_AV_EN_CTRL_BCM53115_A0r */
        /* reg            RESE_AV_EN_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_AV_EN_CTRL_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_RESE_AV_EN_CTRL_BCM53118_A0r */
        /* reg            RESE_AV_EN_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_AV_EN_CTRL_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_RESE_C4_BW_CNTLr */
        /* reg            RESE_C4_BW_CNTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0x9060,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_C4_BW_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_RESE_C4_BW_CNTL_BCM53115_A0r */
        /* reg            RESE_C4_BW_CNTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9060,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_C4_BW_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_RESE_C4_BW_CNTL_BCM53118_A0r */
        /* reg            RESE_C4_BW_CNTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x9060,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_C4_BW_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_RESE_C5_BW_CNTLr */
        /* reg            RESE_C5_BW_CNTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0x9030,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RESE_C5_BW_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_RESE_C5_BW_CNTL_BCM53115_A0r */
        /* reg            RESE_C5_BW_CNTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9030,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RESE_C5_BW_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_RESE_C5_BW_CNTL_BCM53118_A0r */
        /* reg            RESE_C5_BW_CNTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x9030,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RESE_C5_BW_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_RESE_EGRESS_TM_STAMPr */
        /* reg            RESE_EGRESS_TM_STAMPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0x9090,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RESE_EGRESS_TM_STAMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_RESE_EGRESS_TM_STAMP_BCM53115_A0r */
        /* reg            RESE_EGRESS_TM_STAMPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x9090,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RESE_EGRESS_TM_STAMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_RESE_EGRESS_TM_STAMP_BCM53118_A0r */
        /* reg            RESE_EGRESS_TM_STAMPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x9090,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RESE_EGRESS_TM_STAMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RESE_MAX_AV_PKT_SZr */
        /* reg            RESE_MAX_AV_PKT_SZr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9004,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RESE_MAX_AV_PKT_SZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RESE_SLOT_ADJr */
        /* reg            RESE_SLOT_ADJr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x901c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_RESE_SLOT_ADJr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RESE_SLOT_TICK_CNTRr */
        /* reg            RESE_SLOT_TICK_CNTRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9018,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RESE_SLOT_TICK_CNTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RESE_TM_ADJr */
        /* reg            RESE_TM_ADJr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9014,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RESE_TM_ADJr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RESE_TM_BASEr */
        /* reg            RESE_TM_BASEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9010,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RESE_TM_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RGMII_CTL_GPr */
        /* reg            RGMII_CTL_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_RGMII_CTL_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_RGMII_CTL_GP48r */
        /* reg            RGMII_CTL_GP48r */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x102,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RGMII_CTL_GP48r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RGMII_CTL_GP49r */
        /* reg            RGMII_CTL_GP49r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x102,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_CTL_GP49r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RGMII_CTL_GP50r */
        /* reg            RGMII_CTL_GP50r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x103,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_CTL_GP49r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_RGMII_CTRLr */
        /* reg            RGMII_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RGMII_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_RGMII_TIME_DELAY_CTRLr */
        /* reg            RGMII_TIME_DELAY_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DELAY_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RGMII_TIME_DLY_GPr */
        /* reg            RGMII_TIME_DLY_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x82,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_RGMII_TIME_DLY_GP48r */
        /* reg            RGMII_TIME_DLY_GP48r */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RGMII_TIME_DLY_GP49r */
        /* reg            RGMII_TIME_DLY_GP49r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RGMII_TIME_DLY_GP50r */
        /* reg            RGMII_TIME_DLY_GP50r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x101,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RGMII_TIME_DLY_GP_BCM5389_A0r */
        /* reg            RGMII_TIME_DLY_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RGMII_TIME_DLY_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RMONSTEERr */
        /* reg            RMONSTEERr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RMONSTEERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_RMONSTEER_BCM53115_A0r */
        /* reg            RMONSTEERr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RMONSTEER_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_RMONSTEER_BCM53242_A0r */
        /* reg            RMONSTEERr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x308,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RMONSTEER_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_RMONSTEER_BCM53262_A0r */
        /* reg            RMONSTEERr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x308,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RMONSTEER_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RMONSTEER_BCM5347_A0r */
        /* reg            RMONSTEERr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x308,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RMONSTEER_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RMONSTEER_BCM5348_A0r */
        /* reg            RMONSTEERr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x308,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RMONSTEER_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RMONSTEER_BCM5389_A0r */
        /* reg            RMONSTEERr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RMONSTEER_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RST_TABLE_MEMr */
        /* reg            RST_TABLE_MEMr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_RST_TABLE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RST_TABLE_MEM1r */
        /* reg            RST_TABLE_MEM1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x303,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_RST_TABLE_MEM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_RSV_MCAST_CTRLr */
        /* reg            RSV_MCAST_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_RSV_MCAST_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_RSV_MCAST_CTRL_BCM5389_A0r */
        /* reg            RSV_MCAST_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_RSV_MCAST_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXALIGNMENTERRORSr */
        /* reg            RXALIGNMENTERRORSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5074,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 29,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXALIGNMENTERRORS_BCM53242_A0r */
        /* reg            RXALIGNMENTERRORSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6898,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 38,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXALIGNMENTERRORS_BCM5347_A0r */
        /* reg            RXALIGNMENTERRORSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6874,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 29,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXALIGNMENTERRORS_BCM5348_A0r */
        /* reg            RXALIGNMENTERRORSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5074,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 29,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXALIGNMENTERRORS_BCM5389_A0r */
        /* reg            RXALIGNMENTERRORSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2074,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 29,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RXALIGNMENTERRORS_BCM5395_A0r */
        /* reg            RXALIGNMENTERRORSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2080,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 32,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXBROADCASTPKTr */
        /* reg            RXBROADCASTPKTr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5090,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 36,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXBROADCASTPKT_BCM53242_A0r */
        /* reg            RXBROADCASTPKTr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68b4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 45,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXBROADCASTPKT_BCM5347_A0r */
        /* reg            RXBROADCASTPKTr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6890,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 36,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXBROADCASTPKT_BCM5348_A0r */
        /* reg            RXBROADCASTPKTr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5090,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 36,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXBROADCASTPKT_BCM5389_A0r */
        /* reg            RXBROADCASTPKTr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2090,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 36,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RXBROADCASTPKT_BCM5395_A0r */
        /* reg            RXBROADCASTPKTr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x209c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 39,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RXDISCARDr */
        /* reg            RXDISCARDr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20c0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 48,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXDROPPKTSr */
        /* reg            RXDROPPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5084,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 33,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXDROPPKTS_BCM53242_A0r */
        /* reg            RXDROPPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68a8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 42,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXDROPPKTS_BCM5347_A0r */
        /* reg            RXDROPPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6884,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 33,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXDROPPKTS_BCM5348_A0r */
        /* reg            RXDROPPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5084,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 33,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXDROPPKTS_BCM5389_A0r */
        /* reg            RXDROPPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2084,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 33,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RXDROPPKTS_BCM5395_A0r */
        /* reg            RXDROPPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2090,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 36,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_RXDROPPKTS_BCM5396_A0r */
        /* reg            RXDROPPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5008,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXDROPPKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 0,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXEXCESSSIZEDISCr */
        /* reg            RXEXCESSSIZEDISCr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x509c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 39,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXEXCESSSIZEDISC_BCM53242_A0r */
        /* reg            RXEXCESSSIZEDISCr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68c0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 48,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXEXCESSSIZEDISC_BCM5347_A0r */
        /* reg            RXEXCESSSIZEDISCr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x689c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 39,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXEXCESSSIZEDISC_BCM5348_A0r */
        /* reg            RXEXCESSSIZEDISCr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x509c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 39,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXEXCESSSIZEDISC_BCM5389_A0r */
        /* reg            RXEXCESSSIZEDISCr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x209c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 39,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RXEXCESSSIZEDISC_BCM5395_A0r */
        /* reg            RXEXCESSSIZEDISCr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 42,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXFCSERRORSr */
        /* reg            RXFCSERRORSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5078,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 30,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXFCSERRORS_BCM5347_A0r */
        /* reg            RXFCSERRORSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6878,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 30,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXFCSERRORS_BCM5348_A0r */
        /* reg            RXFCSERRORSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5078,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 30,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXFCSERRORS_BCM5389_A0r */
        /* reg            RXFCSERRORSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2078,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 30,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_RXFCSERRORS_BCM5396_A0r */
        /* reg            RXFCSERRORSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5008,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXDROPPKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 7,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXFRAGMENTSr */
        /* reg            RXFRAGMENTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5098,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 38,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXFRAGMENTS_BCM53242_A0r */
        /* reg            RXFRAGMENTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68bc,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 47,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXFRAGMENTS_BCM5347_A0r */
        /* reg            RXFRAGMENTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6898,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 38,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXFRAGMENTS_BCM5348_A0r */
        /* reg            RXFRAGMENTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5098,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 38,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXFRAGMENTS_BCM5389_A0r */
        /* reg            RXFRAGMENTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2098,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 38,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXFWDDISCPKTSr */
        /* reg            RXFWDDISCPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68c8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 50,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXGOODOCTETSr */
        /* reg            RXGOODOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x507c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 31,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXGOODOCTETS_BCM53242_A0r */
        /* reg            RXGOODOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68a0,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 40,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXGOODOCTETS_BCM5347_A0r */
        /* reg            RXGOODOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x687c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 31,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXGOODOCTETS_BCM5348_A0r */
        /* reg            RXGOODOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x507c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 31,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXGOODOCTETS_BCM5389_A0r */
        /* reg            RXGOODOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x207c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 31,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RXGOODOCTETS_BCM5395_A0r */
        /* reg            RXGOODOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2088,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 34,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_RXGOODOCTETS_BCM5396_A0r */
        /* reg            RXGOODOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x500c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXDROPPKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 11,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_RXGOODPKTSr */
        /* reg            RXGOODPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5008,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXDROPPKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 8,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXJABBERSr */
        /* reg            RXJABBERSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5070,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 28,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXJABBERS_BCM5347_A0r */
        /* reg            RXJABBERSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6870,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 28,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXJABBERS_BCM5348_A0r */
        /* reg            RXJABBERSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5070,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 28,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXJABBERS_BCM5389_A0r */
        /* reg            RXJABBERSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2070,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 28,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RXJABBERS_BCM5395_A0r */
        /* reg            RXJABBERSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x207c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 31,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXMULTICASTPKTSr */
        /* reg            RXMULTICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x508c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 35,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXMULTICASTPKTS_BCM53242_A0r */
        /* reg            RXMULTICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68b0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 44,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXMULTICASTPKTS_BCM5347_A0r */
        /* reg            RXMULTICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x688c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 35,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXMULTICASTPKTS_BCM5348_A0r */
        /* reg            RXMULTICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x508c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 35,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXMULTICASTPKTS_BCM5389_A0r */
        /* reg            RXMULTICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x208c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 35,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXOCTETSr */
        /* reg            RXOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5044,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 17,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXOCTETS_BCM53242_A0r */
        /* reg            RXOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6868,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 26,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXOCTETS_BCM5347_A0r */
        /* reg            RXOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6844,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 17,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXOCTETS_BCM5348_A0r */
        /* reg            RXOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5044,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 17,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXOCTETS_BCM5389_A0r */
        /* reg            RXOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2044,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 17,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RXOCTETS_BCM5395_A0r */
        /* reg            RXOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2050,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXOVERSIZEPKTSr */
        /* reg            RXOVERSIZEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x506c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 27,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXOVERSIZEPKTS_BCM53242_A0r */
        /* reg            RXOVERSIZEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6890,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 36,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXOVERSIZEPKTS_BCM5347_A0r */
        /* reg            RXOVERSIZEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x686c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 27,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXOVERSIZEPKTS_BCM5348_A0r */
        /* reg            RXOVERSIZEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x506c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 27,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXOVERSIZEPKTS_BCM5389_A0r */
        /* reg            RXOVERSIZEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x206c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 27,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_RXOVERSIZEPKTS_BCM5396_A0r */
        /* reg            RXOVERSIZEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x500c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXDROPPKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 2,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXPAUSEPKTSr */
        /* reg            RXPAUSEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5050,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXPAUSEPKTS_BCM53242_A0r */
        /* reg            RXPAUSEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6874,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 29,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXPAUSEPKTS_BCM5347_A0r */
        /* reg            RXPAUSEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6850,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXPAUSEPKTS_BCM5348_A0r */
        /* reg            RXPAUSEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5050,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXPAUSEPKTS_BCM5389_A0r */
        /* reg            RXPAUSEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2050,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_RXPAUSESTSr */
        /* reg            RXPAUSESTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x118,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXPAUSESTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXQOSOCTETSr */
        /* reg            RXQOSOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x50a8,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 42,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXQOSOCTETS_BCM5347_A0r */
        /* reg            RXQOSOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68a8,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 42,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXQOSOCTETS_BCM5348_A0r */
        /* reg            RXQOSOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x50a8,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 42,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXQOSOCTETS_BCM5389_A0r */
        /* reg            RXQOSOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a8,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 42,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXQOSPKTSr */
        /* reg            RXQOSPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x50a4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 41,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXQOSPKTS_BCM5347_A0r */
        /* reg            RXQOSPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68a4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 41,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXQOSPKTS_BCM5348_A0r */
        /* reg            RXQOSPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x50a4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 41,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXQOSPKTS_BCM5389_A0r */
        /* reg            RXQOSPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 41,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXSACHANGESr */
        /* reg            RXSACHANGESr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5094,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 37,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXSACHANGES_BCM53242_A0r */
        /* reg            RXSACHANGESr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68b8,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 46,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXSACHANGES_BCM5347_A0r */
        /* reg            RXSACHANGESr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6894,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 37,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXSACHANGES_BCM5348_A0r */
        /* reg            RXSACHANGESr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5094,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 37,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXSACHANGES_BCM5389_A0r */
        /* reg            RXSACHANGESr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2094,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 37,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RXSACHANGES_BCM5395_A0r */
        /* reg            RXSACHANGESr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 40,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXSYMBLERRr */
        /* reg            RXSYMBLERRr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x50a0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 40,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXSYMBLERR_BCM53242_A0r */
        /* reg            RXSYMBLERRr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68c4,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 49,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXSYMBLERR_BCM5347_A0r */
        /* reg            RXSYMBLERRr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68a0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 40,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXSYMBLERR_BCM5348_A0r */
        /* reg            RXSYMBLERRr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x50a0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 40,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXSYMBLERR_BCM5389_A0r */
        /* reg            RXSYMBLERRr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20a0,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 40,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RXSYMBLERR_BCM5395_A0r */
        /* reg            RXSYMBLERRr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20ac,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 43,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXUNDERSIZEPKTSr */
        /* reg            RXUNDERSIZEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x504c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXUNDERSIZEPKTS_BCM53242_A0r */
        /* reg            RXUNDERSIZEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6870,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 28,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXUNDERSIZEPKTS_BCM5347_A0r */
        /* reg            RXUNDERSIZEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x684c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXUNDERSIZEPKTS_BCM5348_A0r */
        /* reg            RXUNDERSIZEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x504c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXUNDERSIZEPKTS_BCM5389_A0r */
        /* reg            RXUNDERSIZEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x204c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RXUNDERSIZEPKTS_BCM5395_A0r */
        /* reg            RXUNDERSIZEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2058,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 22,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_RXUNICASTPKTSr */
        /* reg            RXUNICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5088,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 34,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_RXUNICASTPKTS_BCM53242_A0r */
        /* reg            RXUNICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68ac,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 43,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_RXUNICASTPKTS_BCM5347_A0r */
        /* reg            RXUNICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6888,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 34,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RXUNICASTPKTS_BCM5348_A0r */
        /* reg            RXUNICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5088,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 34,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RXUNICASTPKTS_BCM5389_A0r */
        /* reg            RXUNICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2088,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 34,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_RXUNICASTPKTS_BCM5396_A0r */
        /* reg            RXUNICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x500c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXDROPPKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_RX_GLOBAL_CTLr */
        /* reg            RX_GLOBAL_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RX_GLOBAL_CTLr_fields,
        SOC_RESET_VAL_DEC(0x000000c6, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_RX_GLOBAL_CTL_BCM5395_A0r */
        /* reg            RX_GLOBAL_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_RX_GLOBAL_CTL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_RX_PAUSE_PASSr */
        /* reg            RX_PAUSE_PASSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RX_PAUSE_PASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_RX_PAUSE_PASS_BCM53115_A0r */
        /* reg            RX_PAUSE_PASSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RX_PAUSE_PASS_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_RX_PAUSE_PASS_BCM53118_A0r */
        /* reg            RX_PAUSE_PASSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RX_PAUSE_PASS_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_RX_PAUSE_PASS_BCM53242_A0r */
        /* reg            RX_PAUSE_PASSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RX_PAUSE_PASS_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_RX_PAUSE_PASS_BCM53262_A0r */
        /* reg            RX_PAUSE_PASSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RX_PAUSE_PASS_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_RX_PAUSE_PASS_BCM5347_A0r */
        /* reg            RX_PAUSE_PASSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_RX_PAUSE_PASS_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_RX_PAUSE_PASS_BCM5348_A0r */
        /* reg            RX_PAUSE_PASSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_RX_PAUSE_PASS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_SCAN_RSLT_GPr */
        /* reg            SCAN_RSLT_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xc9,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_SCAN_RSLT_GP_BCM53242_A0r */
        /* reg            SCAN_RSLT_GPr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x168,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_GP_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_SCAN_RSLT_GP_BCM53262_A0r */
        /* reg            SCAN_RSLT_GPr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0x168,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_GP_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_SCAN_RSLT_GP_BCM5348_A0r */
        /* reg            SCAN_RSLT_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0x168,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_GP_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_SCAN_RSLT_GP_BCM5389_A0r */
        /* reg            SCAN_RSLT_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x50,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_GP_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_SCAN_RSLT_Pr */
        /* reg            SCAN_RSLT_Pr */
        /* block       */ SOC_BLK_EXTER,
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SCAN_RSLT_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5389_A0)
    { /* SOC_REG_INT_SCAN_TIMEOUTr */
        /* reg            SCAN_TIMEOUTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_SCAN_TIMEOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SDACTLSTSr */
        /* reg            SDACTLSTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SDACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SDAEGSTSr */
        /* reg            SDAEGSTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_SDAEGSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_SDAMODE2r */
        /* reg            SDAMODE2r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1036,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SDAMPHYr */
        /* reg            SDAMPHYr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_SDAMPHYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_SDANADVr */
        /* reg            SDANADVr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_ANADVr_fields,
        SOC_RESET_VAL_DEC(0x000005e1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SDANEXPr */
        /* reg            SDANEXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100c,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_SDANEXPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SDANLPAr */
        /* reg            SDANLPAr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_SDANLPAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SDANNXPr */
        /* reg            SDANNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_SDANNXPr_fields,
        SOC_RESET_VAL_DEC(0x00002002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SDASTSSUMr */
        /* reg            SDASTSSUMr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1032,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_SDASTSSUMr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_SDBRCMTSTr */
        /* reg            SDBRCMTSTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SDHNDRD_ACTLr */
        /* reg            SDHNDRD_ACTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_SDHNDRD_ACTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SDHNDRD_ASTSr */
        /* reg            SDHNDRD_ASTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1022,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 11,
        /* *fields     */ soc_SDHNDRD_ASTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SDHNDRD_FCSCNTr */
        /* reg            SDHNDRD_FCSCNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SDHNDRD_FCSCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SDHNDRD_RECNTr */
        /* reg            SDHNDRD_RECNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SDHNDRD_RECNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SDLPNXPr */
        /* reg            SDLPNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1010,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_SDANNXPr_fields,
        SOC_RESET_VAL_DEC(0x00002002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_SDMIICTLr */
        /* reg            SDMIICTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_SDMIISTSr */
        /* reg            SDMIISTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1002,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00007809, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SDPHYIDHr */
        /* reg            SDPHYIDHr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_SDPHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x0000002b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SDPHYIDLr */
        /* reg            SDPHYIDLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_SDPHYIDLr_fields,
        SOC_RESET_VAL_DEC(0x00009c20, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SD_DEFAULTr */
        /* reg            SD_DEFAULTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SD_DEFAULTr_fields,
        SOC_RESET_VAL_DEC(0x00006460, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SD_SEL_EARLYr */
        /* reg            SD_SEL_EARLYr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x84,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_ACTLSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SD_SIGNAL_DETCr */
        /* reg            SD_SIGNAL_DETCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x140,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_SD_SIGNAL_DETCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_SEC_DPMSKr */
        /* reg            SEC_DPMSKr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x434,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SEC_DPMSKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_SEC_SPMSKr */
        /* reg            SEC_SPMSKr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x430,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SEC_SPMSKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_SEC_TDIP0r */
        /* reg            SEC_TDIP0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4100,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SEC_TDIP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_SEC_TDIP1r */
        /* reg            SEC_TDIP1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4108,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SEC_TDIP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_SERDES_CTRLr */
        /* reg            SERDES_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x23,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SERDES_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_SFT_LRN_CTLr */
        /* reg            SFT_LRN_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SFT_LRN_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_SGMII_CLR_CTLr */
        /* reg            SGMII_CLR_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd08,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SGMII_CLR_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_SGMII_CLR_CTL_BCM53242_A0r */
        /* reg            SGMII_CLR_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd08,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SGMII_CLR_CTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0)
    { /* SOC_REG_INT_SGMII_CTL_GPr */
        /* reg            SGMII_CTL_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xd50,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_SGMII_CTL_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_SGMII_CTL_GP_BCM53242_A0r */
        /* reg            SGMII_CTL_GPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xd50,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_SGMII_CTL_GP_BCM5324_A1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A1)
    { /* SOC_REG_INT_SGMII_CTL_GP_BCM5324_A1r */
        /* reg            SGMII_CTL_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xd50,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_SGMII_CTL_GP_BCM5324_A1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_SGMII_STA_GPr */
        /* reg            SGMII_STA_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xd54,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_SGMII_STA_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_SGMII_STA_GP_BCM53242_A0r */
        /* reg            SGMII_STA_GPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xd54,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_SGMII_STA_GPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_SLICE_MAP_Pr */
        /* reg            SLICE_MAP_Pr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 53,
        /* offset      */ 0x2150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SLICE_MAP_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_SLICE_MAP_P8r */
        /* reg            SLICE_MAP_P8r */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa118,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SLICE_MAP_P_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_SLICE_MAP_P_BCM5347_A0r */
        /* reg            SLICE_MAP_Pr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x2168,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SLICE_MAP_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_SLICE_MAP_P_BCM5395_A0r */
        /* reg            SLICE_MAP_Pr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0xa110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SLICE_MAP_P_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_SPARE_REG0r */
        /* reg            SPARE_REG0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_SPARE_REG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_SPARE_REG1r */
        /* reg            SPARE_REG1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x42,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_SPARE_REG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_SPARE_REG2r */
        /* reg            SPARE_REG2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_SPARE_REG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_SPDSTSr */
        /* reg            SPDSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x118,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SPDSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_SPDSTS_BCM53242_A0r */
        /* reg            SPDSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SPDSTS_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_SPDSTS_BCM53262_A0r */
        /* reg            SPDSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SPDSTS_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_SPDSTS_BCM5347_A0r */
        /* reg            SPDSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SPDSTS_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_SPDSTS_BCM5348_A0r */
        /* reg            SPDSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SPDSTS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_SPDSTS_BCM5389_A0r */
        /* reg            SPDSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SPDSTS_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SPDSTS_BCM5396_A0r */
        /* reg            SPDSTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x108,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_SPDSTS_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0)
    { /* SOC_REG_INT_SPECIAL_MNGTr */
        /* reg            SPECIAL_MNGTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x240,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_SPECIAL_MNGTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_SPECIAL_MNGT_BCM53242_A0r */
        /* reg            SPECIAL_MNGTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x340,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_SPECIAL_MNGT_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A1)
    { /* SOC_REG_INT_SPECIAL_MNGT_BCM5324_A1r */
        /* reg            SPECIAL_MNGTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x240,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SPECIAL_MNGT_BCM5324_A1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_SPECIAL_MNGT_BCM5348_A0r */
        /* reg            SPECIAL_MNGTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x340,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_SPECIAL_MNGT_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO0r */
        /* reg            SPIDIO0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfff0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO1r */
        /* reg            SPIDIO1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfff1,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO2r */
        /* reg            SPIDIO2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfff2,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO3r */
        /* reg            SPIDIO3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfff3,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO4r */
        /* reg            SPIDIO4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfff4,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO5r */
        /* reg            SPIDIO5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfff5,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO6r */
        /* reg            SPIDIO6r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfff6,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPIDIO7r */
        /* reg            SPIDIO7r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfff7,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_SPISTSr */
        /* reg            SPISTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfffe,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PAGEREGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_SPTAGTr */
        /* reg            SPTAGTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x206,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SPTAGTr_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_SPTAGT_BCM5348_A0r */
        /* reg            SPTAGTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x304,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SPTAGT_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_SPTAGT_BCM5389_A0r */
        /* reg            SPTAGTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x206,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_SPTAGT_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SPTAGT_BCM5396_A0r */
        /* reg            SPTAGTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SPTAGTr_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_SPT_MULTI_ADDR_BPS_CTRLr */
        /* reg            SPT_MULTI_ADDR_BPS_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4350,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SPT_MULTI_ADDR_BPS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_SRCADRCHGr */
        /* reg            SRCADRCHGr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_SRCADRCHGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_STRAP_STSr */
        /* reg            STRAP_STSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 18,
        /* *fields     */ soc_STRAP_STSr_fields,
        SOC_RESET_VAL_DEC(0x00008933, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_STRAP_STS_BCM53242_A0r */
        /* reg            STRAP_STSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 18,
        /* *fields     */ soc_STRAP_STS_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008833, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_STRAP_STS_BCM5348_A0r */
        /* reg            STRAP_STSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 27,
        /* *fields     */ soc_STRAP_STS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0038443b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_STRAP_VALUEr */
        /* reg            STRAP_VALUEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_STRAP_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_STRAP_VALUE_BCM53115_A0r */
        /* reg            STRAP_VALUEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 26,
        /* *fields     */ soc_STRAP_VALUE_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_STRAP_VALUE_BCM53118_A0r */
        /* reg            STRAP_VALUEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 24,
        /* *fields     */ soc_STRAP_VALUE_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_STRAP_VALUE_BCM5389_A0r */
        /* reg            STRAP_VALUEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_STRAP_VALUE_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_STRAP_VALUE_BCM5395_A0r */
        /* reg            STRAP_VALUEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 29,
        /* *fields     */ soc_STRAP_VALUE_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_STRAP_VALUE_BCM5398_A0r */
        /* reg            STRAP_VALUEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 24,
        /* *fields     */ soc_STRAP_VALUE_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_STS_CTLr */
        /* reg            STS_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1b0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_STS_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GMIIPr */
        /* reg            STS_OVERRIDE_GMIIPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GMIIPr_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53118_A0r */
        /* reg            STS_OVERRIDE_GMIIPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GMIIPr_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_STS_OVERRIDE_GPr */
        /* reg            STS_OVERRIDE_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0xb9,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GPr_fields,
        SOC_RESET_VAL_DEC(0x0000008b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GP_BCM53242_A0r */
        /* reg            STS_OVERRIDE_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x141,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GP_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000008b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GP_BCM5348_A0r */
        /* reg            STS_OVERRIDE_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x141,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GP_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000008b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GP_BCM5389_A0r */
        /* reg            STS_OVERRIDE_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GP_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000008b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GP_BCM5396_A0r */
        /* reg            STS_OVERRIDE_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GP_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GP_BCM5397_A0r */
        /* reg            STS_OVERRIDE_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GP_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_GP_BCM5398_A0r */
        /* reg            STS_OVERRIDE_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GP_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_IMPr */
        /* reg            STS_OVERRIDE_IMPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_IMPr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_IMP_BCM53242_A0r */
        /* reg            STS_OVERRIDE_IMPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x140,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GP_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000008b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_IMP_BCM5348_A0r */
        /* reg            STS_OVERRIDE_IMPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x140,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_IMP_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000008a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_IMP_BCM5389_A0r */
        /* reg            STS_OVERRIDE_IMPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_IMP_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_IMP_BCM5398_A0r */
        /* reg            STS_OVERRIDE_IMPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_IMP_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_STS_OVERRIDE_Pr */
        /* reg            STS_OVERRIDE_Pr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0xa0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_STS_OVERRIDE_P24r */
        /* reg            STS_OVERRIDE_P24r */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb8,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_P24r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_P_BCM53242_A0r */
        /* reg            STS_OVERRIDE_Pr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x128,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_P_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_P_BCM5347_A0r */
        /* reg            STS_OVERRIDE_Pr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x128,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_P_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000087, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_P_BCM5348_A0r */
        /* reg            STS_OVERRIDE_Pr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 48,
        /* offset      */ 0x110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_P_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000087, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0)
    { /* SOC_REG_INT_STS_OVERRIDE_WAN_Pr */
        /* reg            STS_OVERRIDE_WAN_Pr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5f,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_STS_OVERRIDE_GP_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_SWMODEr */
        /* reg            SWMODEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SWMODEr_fields,
        SOC_RESET_VAL_DEC(0x000000f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_SWMODE_BCM53242_A0r */
        /* reg            SWMODEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SWMODE_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_SWMODE_BCM5348_A0r */
        /* reg            SWMODEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_SWMODE_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_SWMODE_BCM5389_A0r */
        /* reg            SWMODEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_SWMODE_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_SWMODE_BCM5396_A0r */
        /* reg            SWMODEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_SWMODE_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_SW_FLOW_CONr */
        /* reg            SW_FLOW_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_SW_FLOW_CONr_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_SW_FLOW_CON_BCM53242_A0r */
        /* reg            SW_FLOW_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_SW_FLOW_CON_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x003fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_SW_FLOW_CON_BCM53262_A0r */
        /* reg            SW_FLOW_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_SW_FLOW_CON_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x03ffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_SW_FLOW_CON_BCM5347_A0r */
        /* reg            SW_FLOW_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_SW_FLOW_CON_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x03ffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_SW_FLOW_CON_BCM5348_A0r */
        /* reg            SW_FLOW_CONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_SW_FLOW_CON_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x03ffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_JUMBOPKTr */
        /* reg            S_JUMBOPKTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71a8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_PKTS1024TO1522OCTETSr */
        /* reg            S_PKTS1024TO1522OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7168,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_PKTS1024TO1522OCTETS_BCM5348_A0r */
        /* reg            S_PKTS1024TO1522OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8568,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_PKTS1024TO1522OCTETS_BCM5395_A0r */
        /* reg            S_PKTS1024TO1522OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7174,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_PKTS128TO255OCTETSr */
        /* reg            S_PKTS128TO255OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x715c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_PKTS128TO255OCTETS_BCM53242_A0r */
        /* reg            S_PKTS128TO255OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8580,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_PKTS128TO255OCTETS_BCM5348_A0r */
        /* reg            S_PKTS128TO255OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x855c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_PKTS128TO255OCTETS_BCM5395_A0r */
        /* reg            S_PKTS128TO255OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7168,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_PKTS1523TO2047r */
        /* reg            S_PKTS1523TO2047r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71b0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_PKTS1523TO2047_BCM5395_A0r */
        /* reg            S_PKTS1523TO2047r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71b0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_PKTS2048TO4095r */
        /* reg            S_PKTS2048TO4095r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71b4,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_PKTS2048TO4095_BCM5395_A0r */
        /* reg            S_PKTS2048TO4095r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71b4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_PKTS256TO511OCTETSr */
        /* reg            S_PKTS256TO511OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7160,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_PKTS256TO511OCTETS_BCM5348_A0r */
        /* reg            S_PKTS256TO511OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8560,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_PKTS256TO511OCTETS_BCM5395_A0r */
        /* reg            S_PKTS256TO511OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x716c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_PKTS4096TO8191r */
        /* reg            S_PKTS4096TO8191r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71b8,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_PKTS4096TO8191_BCM5395_A0r */
        /* reg            S_PKTS4096TO8191r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71b8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_PKTS512TO1023OCTETSr */
        /* reg            S_PKTS512TO1023OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7164,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_PKTS512TO1023OCTETS_BCM5348_A0r */
        /* reg            S_PKTS512TO1023OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8564,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_PKTS512TO1023OCTETS_BCM5395_A0r */
        /* reg            S_PKTS512TO1023OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7170,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_PKTS64OCTETSr */
        /* reg            S_PKTS64OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7154,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_PKTS64OCTETS_BCM5348_A0r */
        /* reg            S_PKTS64OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8554,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_PKTS64OCTETS_BCM5395_A0r */
        /* reg            S_PKTS64OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7160,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_PKTS65TO127OCTETSr */
        /* reg            S_PKTS65TO127OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7158,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_PKTS65TO127OCTETS_BCM53242_A0r */
        /* reg            S_PKTS65TO127OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x857c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_PKTS65TO127OCTETS_BCM5348_A0r */
        /* reg            S_PKTS65TO127OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8558,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_PKTS65TO127OCTETS_BCM5395_A0r */
        /* reg            S_PKTS65TO127OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7164,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_PKTS8192TO9728r */
        /* reg            S_PKTS8192TO9728r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71bc,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_PKTS8192TO9728_BCM5395_A0r */
        /* reg            S_PKTS8192TO9728r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71bc,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXALIGNMENTERRORSr */
        /* reg            S_RXALIGNMENTERRORSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7174,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXALIGNMENTERRORS_BCM53115_A0r */
        /* reg            S_RXALIGNMENTERRORSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXALIGNMENTERRORS_BCM5348_A0r */
        /* reg            S_RXALIGNMENTERRORSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8574,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXALIGNMENTERRORS_BCM5395_A0r */
        /* reg            S_RXALIGNMENTERRORSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7180,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXBROADCASTPKTr */
        /* reg            S_RXBROADCASTPKTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7190,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXBROADCASTPKT_BCM53242_A0r */
        /* reg            S_RXBROADCASTPKTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85b4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXBROADCASTPKT_BCM5348_A0r */
        /* reg            S_RXBROADCASTPKTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8590,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXBROADCASTPKT_BCM5395_A0r */
        /* reg            S_RXBROADCASTPKTr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x719c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXDISCARDr */
        /* reg            S_RXDISCARDr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71c0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXDROPPKTSr */
        /* reg            S_RXDROPPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7184,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXDROPPKTS_BCM53115_A0r */
        /* reg            S_RXDROPPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7190,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXDROPPKTS_BCM53242_A0r */
        /* reg            S_RXDROPPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85a8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXDROPPKTS_BCM5348_A0r */
        /* reg            S_RXDROPPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8584,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXDROPPKTS_BCM5395_A0r */
        /* reg            S_RXDROPPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7190,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXEXCESSSIZEDISCr */
        /* reg            S_RXEXCESSSIZEDISCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x719c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXEXCESSSIZEDISC_BCM53242_A0r */
        /* reg            S_RXEXCESSSIZEDISCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85c0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXEXCESSSIZEDISC_BCM5348_A0r */
        /* reg            S_RXEXCESSSIZEDISCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x859c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXEXCESSSIZEDISC_BCM5395_A0r */
        /* reg            S_RXEXCESSSIZEDISCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71a8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXFCSERRORSr */
        /* reg            S_RXFCSERRORSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7178,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXFCSERRORS_BCM53115_A0r */
        /* reg            S_RXFCSERRORSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7184,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXFCSERRORS_BCM5348_A0r */
        /* reg            S_RXFCSERRORSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8578,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXFCSERRORS_BCM5395_A0r */
        /* reg            S_RXFCSERRORSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7184,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXFRAGMENTSr */
        /* reg            S_RXFRAGMENTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7198,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXFRAGMENTS_BCM53242_A0r */
        /* reg            S_RXFRAGMENTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85bc,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXFRAGMENTS_BCM5348_A0r */
        /* reg            S_RXFRAGMENTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8598,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXFRAGMENTS_BCM5395_A0r */
        /* reg            S_RXFRAGMENTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71a4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXFWDDISCPKTSr */
        /* reg            S_RXFWDDISCPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85c8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXGOODOCTETSr */
        /* reg            S_RXGOODOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x717c,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXGOODOCTETS_BCM53242_A0r */
        /* reg            S_RXGOODOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85a0,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXGOODOCTETS_BCM5348_A0r */
        /* reg            S_RXGOODOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x857c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXGOODOCTETS_BCM5395_A0r */
        /* reg            S_RXGOODOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7188,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXJABBERSr */
        /* reg            S_RXJABBERSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7170,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXJABBERS_BCM5348_A0r */
        /* reg            S_RXJABBERSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8570,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXJABBERS_BCM5395_A0r */
        /* reg            S_RXJABBERSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x717c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXMULTICASTPKTSr */
        /* reg            S_RXMULTICASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x718c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXMULTICASTPKTS_BCM53242_A0r */
        /* reg            S_RXMULTICASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85b0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXMULTICASTPKTS_BCM5348_A0r */
        /* reg            S_RXMULTICASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x858c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXMULTICASTPKTS_BCM5395_A0r */
        /* reg            S_RXMULTICASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7198,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXOCTETSr */
        /* reg            S_RXOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7144,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXOCTETS_BCM53242_A0r */
        /* reg            S_RXOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8568,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXOCTETS_BCM5348_A0r */
        /* reg            S_RXOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8544,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXOCTETS_BCM5395_A0r */
        /* reg            S_RXOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7150,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXOVERSIZEPKTSr */
        /* reg            S_RXOVERSIZEPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x716c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXOVERSIZEPKTS_BCM53115_A0r */
        /* reg            S_RXOVERSIZEPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7178,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXOVERSIZEPKTS_BCM5348_A0r */
        /* reg            S_RXOVERSIZEPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x856c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXOVERSIZEPKTS_BCM5395_A0r */
        /* reg            S_RXOVERSIZEPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7178,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXPAUSEPKTSr */
        /* reg            S_RXPAUSEPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7150,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXPAUSEPKTS_BCM5348_A0r */
        /* reg            S_RXPAUSEPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8550,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXPAUSEPKTS_BCM5395_A0r */
        /* reg            S_RXPAUSEPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x715c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXQOSOCTETSr */
        /* reg            S_RXQOSOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71a8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXQOSOCTETS_BCM5348_A0r */
        /* reg            S_RXQOSOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85a8,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXQOSPKTSr */
        /* reg            S_RXQOSPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71a4,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXQOSPKTS_BCM5348_A0r */
        /* reg            S_RXQOSPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85a4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXSACHANGESr */
        /* reg            S_RXSACHANGESr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7194,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXSACHANGES_BCM53242_A0r */
        /* reg            S_RXSACHANGESr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85b8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXSACHANGES_BCM5348_A0r */
        /* reg            S_RXSACHANGESr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8594,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXSACHANGES_BCM5395_A0r */
        /* reg            S_RXSACHANGESr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71a0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXSYMBLERRr */
        /* reg            S_RXSYMBLERRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71a0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXSYMBLERR_BCM53115_A0r */
        /* reg            S_RXSYMBLERRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71ac,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXSYMBLERR_BCM53242_A0r */
        /* reg            S_RXSYMBLERRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85c4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXSYMBLERR_BCM5348_A0r */
        /* reg            S_RXSYMBLERRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85a0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXSYMBLERR_BCM5395_A0r */
        /* reg            S_RXSYMBLERRr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71ac,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXUNDERSIZEPKTSr */
        /* reg            S_RXUNDERSIZEPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x714c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM53115_A0r */
        /* reg            S_RXUNDERSIZEPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7158,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM5348_A0r */
        /* reg            S_RXUNDERSIZEPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x854c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM5395_A0r */
        /* reg            S_RXUNDERSIZEPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7158,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_RXUNICASTPKTSr */
        /* reg            S_RXUNICASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7188,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_RXUNICASTPKTS_BCM53242_A0r */
        /* reg            S_RXUNICASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85ac,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_RXUNICASTPKTS_BCM5348_A0r */
        /* reg            S_RXUNICASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8588,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_RXUNICASTPKTS_BCM5395_A0r */
        /* reg            S_RXUNICASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7194,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXBROADCASTPKTSr */
        /* reg            S_TXBROADCASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7110,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXBROADCASTPKTS_BCM5348_A0r */
        /* reg            S_TXBROADCASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8510,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXBROADCASTPKTS_BCM5395_A0r */
        /* reg            S_TXBROADCASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7110,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXCOLLISIONSr */
        /* reg            S_TXCOLLISIONSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXCOLLISIONS_BCM53115_A0r */
        /* reg            S_TXCOLLISIONSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXCOLLISIONS_BCM5348_A0r */
        /* reg            S_TXCOLLISIONSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x851c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXCOLLISIONS_BCM5395_A0r */
        /* reg            S_TXCOLLISIONSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXDEFERREDTRANSMITr */
        /* reg            S_TXDEFERREDTRANSMITr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7128,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM53115_A0r */
        /* reg            S_TXDEFERREDTRANSMITr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7128,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM5348_A0r */
        /* reg            S_TXDEFERREDTRANSMITr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8528,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM5395_A0r */
        /* reg            S_TXDEFERREDTRANSMITr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7128,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXDROPPKTSr */
        /* reg            S_TXDROPPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7108,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXDROPPKTS_BCM53115_A0r */
        /* reg            S_TXDROPPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7108,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXDROPPKTS_BCM5348_A0r */
        /* reg            S_TXDROPPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8508,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXDROPPKTS_BCM5395_A0r */
        /* reg            S_TXDROPPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7108,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXEXCESSIVECOLLISIONr */
        /* reg            S_TXEXCESSIVECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7130,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM53115_A0r */
        /* reg            S_TXEXCESSIVECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7130,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM5348_A0r */
        /* reg            S_TXEXCESSIVECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8530,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM5395_A0r */
        /* reg            S_TXEXCESSIVECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7130,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXFRAMEINDISCr */
        /* reg            S_TXFRAMEINDISCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7134,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXFRAMEINDISC_BCM53115_A0r */
        /* reg            S_TXFRAMEINDISCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7134,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXFRAMEINDISC_BCM5348_A0r */
        /* reg            S_TXFRAMEINDISCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8534,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXFRAMEINDISC_BCM5395_A0r */
        /* reg            S_TXFRAMEINDISCr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7134,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXLATECOLLISIONr */
        /* reg            S_TXLATECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x712c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXLATECOLLISION_BCM53115_A0r */
        /* reg            S_TXLATECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x712c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXLATECOLLISION_BCM5348_A0r */
        /* reg            S_TXLATECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x852c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXLATECOLLISION_BCM5395_A0r */
        /* reg            S_TXLATECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x712c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXMULTICASTPKTSr */
        /* reg            S_TXMULTICASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7114,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXMULTICASTPKTS_BCM5348_A0r */
        /* reg            S_TXMULTICASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8514,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXMULTICASTPKTS_BCM5395_A0r */
        /* reg            S_TXMULTICASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7114,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXMULTIPLECOLLISIONr */
        /* reg            S_TXMULTIPLECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7124,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM53115_A0r */
        /* reg            S_TXMULTIPLECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7124,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM5348_A0r */
        /* reg            S_TXMULTIPLECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8524,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM5395_A0r */
        /* reg            S_TXMULTIPLECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7124,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXOCTETSr */
        /* reg            S_TXOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x7100,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 64,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXOCTETS_BCM5348_A0r */
        /* reg            S_TXOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8500,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXOCTETS_BCM5395_A0r */
        /* reg            S_TXOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7100,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0)
    { /* SOC_REG_INT_S_TXOCTETS_BCM5397_A0r */
        /* reg            S_TXOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7100,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXPAUSEPKTSr */
        /* reg            S_TXPAUSEPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7138,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXPAUSEPKTS_BCM5348_A0r */
        /* reg            S_TXPAUSEPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8538,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXPAUSEPKTS_BCM5395_A0r */
        /* reg            S_TXPAUSEPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7138,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXQOS1OCTETSr */
        /* reg            S_TXQOS1OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8548,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXQOS1PKTSr */
        /* reg            S_TXQOS1PKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8544,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXQOS2OCTETSr */
        /* reg            S_TXQOS2OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8554,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_S_TXQOS3OCTETSr */
        /* reg            S_TXQOS3OCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8560,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXQOSOCTETSr */
        /* reg            S_TXQOSOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x713c,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXQOSOCTETS_BCM5348_A0r */
        /* reg            S_TXQOSOCTETSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x853c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXQOSPKTSr */
        /* reg            S_TXQOSPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXQOSPKTS_BCM5348_A0r */
        /* reg            S_TXQOSPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXQPKTQ0r */
        /* reg            S_TXQPKTQ0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXQPKTQ1r */
        /* reg            S_TXQPKTQ1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x713c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXQPKTQ2r */
        /* reg            S_TXQPKTQ2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7140,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXQPKTQ3r */
        /* reg            S_TXQPKTQ3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7144,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXQPKTQ4r */
        /* reg            S_TXQPKTQ4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7148,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXQPKTQ5r */
        /* reg            S_TXQPKTQ5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x714c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXSINGLECOLLISIONr */
        /* reg            S_TXSINGLECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7120,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_S_TXSINGLECOLLISION_BCM53115_A0r */
        /* reg            S_TXSINGLECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7120,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXSINGLECOLLISION_BCM5348_A0r */
        /* reg            S_TXSINGLECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8520,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXSINGLECOLLISION_BCM5395_A0r */
        /* reg            S_TXSINGLECOLLISIONr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7120,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_S_TXUNICASTPKTSr */
        /* reg            S_TXUNICASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7118,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_S_TXUNICASTPKTS_BCM5348_A0r */
        /* reg            S_TXUNICASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8518,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_S_TXUNICASTPKTS_BCM5395_A0r */
        /* reg            S_TXUNICASTPKTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7118,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0)
    { /* SOC_REG_INT_TBI_CTLr */
        /* reg            TBI_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_TBI_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000300, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TBI_CTL_BCM53242_A0r */
        /* reg            TBI_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TBI_CTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000330, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A1)
    { /* SOC_REG_INT_TBI_CTL_BCM5324_A1r */
        /* reg            TBI_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd00,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TBI_CTL_BCM5324_A1r_fields,
        SOC_RESET_VAL_DEC(0x00000300, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_TC2COS_MAPr */
        /* reg            TC2COS_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3062,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_QOS_RX_CTRL_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_TCAM_BIST_CONTROLr */
        /* reg            TCAM_BIST_CONTROLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0a0,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TCAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_TCAM_BIST_CTLr */
        /* reg            TCAM_BIST_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb8,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TCAM_BIST_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_TCAM_BIST_STATUSr */
        /* reg            TCAM_BIST_STATUSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0a4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TCAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_TCAM_BIST_STS0r */
        /* reg            TCAM_BIST_STS0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x250,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BIST_STS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_TCAM_BIST_STS1r */
        /* reg            TCAM_BIST_STS1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x258,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BIST_STS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_TCAM_TEST_COMPARE_STATUSr */
        /* reg            TCAM_TEST_COMPARE_STATUSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0a8,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TCAM_TEST_COMPARE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TH_PCTLr */
        /* reg            TH_PCTLr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0xd0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TH_PCTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TH_PCTL_BCM5347_A0r */
        /* reg            TH_PCTLr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x188,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TH_PCTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TH_PCTL_BCM5348_A0r */
        /* reg            TH_PCTLr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 48,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TH_PCTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_TM_STAMP_RPT_CTRLr */
        /* reg            TM_STAMP_RPT_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9002,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TM_STAMP_RPT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_TM_STAMP_STATUSr */
        /* reg            TM_STAMP_STATUSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90a4,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TM_STAMP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_TM_STAMP_STATUS_BCM53115_A0r */
        /* reg            TM_STAMP_STATUSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90af,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TM_STAMP_STATUS_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_TM_STAMP_STATUS_BCM53118_A0r */
        /* reg            TM_STAMP_STATUSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90d0,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TM_STAMP_STATUS_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q1r */
        /* reg            TOTAL_DLF_DROP_THRESH_Q1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_DLF_DROP_THRESH_Q1r_fields,
        SOC_RESET_VAL_DEC(0x0000a9a9, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q2r */
        /* reg            TOTAL_DLF_DROP_THRESH_Q2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_DLF_DROP_THRESH_Q2r_fields,
        SOC_RESET_VAL_DEC(0x0000b0b0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q3r */
        /* reg            TOTAL_DLF_DROP_THRESH_Q3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xad4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_DLF_DROP_THRESH_Q3r_fields,
        SOC_RESET_VAL_DEC(0x0000b8b8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_DROP_THRESH_Q1r */
        /* reg            TOTAL_DROP_THRESH_Q1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_DROP_THRESH_Q1r_fields,
        SOC_RESET_VAL_DEC(0x0000b400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_DROP_THRESH_Q2r */
        /* reg            TOTAL_DROP_THRESH_Q2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac6,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_DROP_THRESH_Q2r_fields,
        SOC_RESET_VAL_DEC(0x0000b600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_DROP_THRESH_Q3r */
        /* reg            TOTAL_DROP_THRESH_Q3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaca,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_DROP_THRESH_Q3r_fields,
        SOC_RESET_VAL_DEC(0x0000b800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_HYST_THRESH_Q1r */
        /* reg            TOTAL_HYST_THRESH_Q1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac0,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_HYST_THRESH_Q1r_fields,
        SOC_RESET_VAL_DEC(0x0000618c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_HYST_THRESH_Q2r */
        /* reg            TOTAL_HYST_THRESH_Q2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_HYST_THRESH_Q2r_fields,
        SOC_RESET_VAL_DEC(0x0000938c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_HYST_THRESH_Q3r */
        /* reg            TOTAL_HYST_THRESH_Q3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac8,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_HYST_THRESH_Q3r_fields,
        SOC_RESET_VAL_DEC(0x0000619b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_MC_DROP_IMP_THRESHr */
        /* reg            TOTAL_MC_DROP_IMP_THRESHr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xaa4,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_MC_DROP_IMP_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x0000004c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TOTAL_PAUSE_IMP_THRESHr */
        /* reg            TOTAL_PAUSE_IMP_THRESHr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xab2,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TOTAL_PAUSE_IMP_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x0000bcaa, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_TRREG_CTRLr */
        /* reg            TRREG_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9100,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TRREG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_TRREG_CTRL_BCM53115_A0r */
        /* reg            TRREG_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TRREG_CTRL_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_TRREG_CTRL_BCM53118_A0r */
        /* reg            TRREG_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9100,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TRREG_CTRL_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TRUNK_GRP0_CTLr */
        /* reg            TRUNK_GRP0_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3210,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TRUNK_GRP0_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TRUNK_GRP0_CTL_BCM5398_A0r */
        /* reg            TRUNK_GRP0_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3210,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP0_CTL_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TRUNK_GRP1_CTLr */
        /* reg            TRUNK_GRP1_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3214,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_TRUNK_GRP1_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TRUNK_GRP1_CTL_BCM5398_A0r */
        /* reg            TRUNK_GRP1_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3212,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP1_CTL_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TRUNK_GRP2_CTLr */
        /* reg            TRUNK_GRP2_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3214,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP2_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TRUNK_GRP3_CTLr */
        /* reg            TRUNK_GRP3_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3216,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP3_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_TRUNK_GRP_CTLr */
        /* reg            TRUNK_GRP_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x3290,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_TRUNK_GRP_CTL_BCM53115_A0r */
        /* reg            TRUNK_GRP_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x3210,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_CTL_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TRUNK_GRP_CTL_BCM53242_A0r */
        /* reg            TRUNK_GRP_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 14,
        /* offset      */ 0x3110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 4,
        /* *fields     */ soc_TRUNK_GRP_CTL_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_TRUNK_GRP_CTL_BCM5347_A0r */
        /* reg            TRUNK_GRP_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 4,
        /* *fields     */ soc_TRUNK_GRP_CTL_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TRUNK_GRP_CTL_BCM5348_A0r */
        /* reg            TRUNK_GRP_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 6,
        /* offset      */ 0x3110,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 3,
        /* *fields     */ soc_TRUNK_GRP_CTL_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_TRUNK_GRP_CTL_BCM5389_A0r */
        /* reg            TRUNK_GRP_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3290,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_CTL_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_TRUNK_GRP_CTL_BCM5395_A0r */
        /* reg            TRUNK_GRP_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x3210,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TRUNK_GRP_CTL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_TRUST_CVLANr */
        /* reg            TRUST_CVLANr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34b8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TRUST_CVLANr_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x0007ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_TRUST_CVLAN_BCM53262_A0r */
        /* reg            TRUST_CVLANr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34b8,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TRUST_CVLAN_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0xff000000, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXBROADCASTPKTSr */
        /* reg            TXBROADCASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5010,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 4,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXBROADCASTPKTS_BCM5347_A0r */
        /* reg            TXBROADCASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6810,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 4,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXBROADCASTPKTS_BCM5348_A0r */
        /* reg            TXBROADCASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5010,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 4,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXBROADCASTPKTS_BCM5389_A0r */
        /* reg            TXBROADCASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2010,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 4,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXCOLLISIONSr */
        /* reg            TXCOLLISIONSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x501c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 7,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXCOLLISIONS_BCM5347_A0r */
        /* reg            TXCOLLISIONSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x681c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 7,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXCOLLISIONS_BCM5348_A0r */
        /* reg            TXCOLLISIONSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x501c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 7,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXCOLLISIONS_BCM5389_A0r */
        /* reg            TXCOLLISIONSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x201c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 7,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_TXCOLLISIONS_BCM5396_A0r */
        /* reg            TXCOLLISIONSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5000,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXDROPPKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 10,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXDEFERREDTRANSMITr */
        /* reg            TXDEFERREDTRANSMITr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5028,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 10,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXDEFERREDTRANSMIT_BCM5347_A0r */
        /* reg            TXDEFERREDTRANSMITr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6828,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 10,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXDEFERREDTRANSMIT_BCM5348_A0r */
        /* reg            TXDEFERREDTRANSMITr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5028,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 10,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXDEFERREDTRANSMIT_BCM5389_A0r */
        /* reg            TXDEFERREDTRANSMITr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2028,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 10,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXDROPPKTSr */
        /* reg            TXDROPPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5008,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 2,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXDROPPKTS_BCM5347_A0r */
        /* reg            TXDROPPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6808,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 2,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXDROPPKTS_BCM5348_A0r */
        /* reg            TXDROPPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5008,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 2,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXDROPPKTS_BCM5389_A0r */
        /* reg            TXDROPPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2008,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 2,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_TXDROPPKTS_BCM5396_A0r */
        /* reg            TXDROPPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5000,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXDROPPKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 6,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXEXCESSIVECOLLISIONr */
        /* reg            TXEXCESSIVECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5030,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 12,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXEXCESSIVECOLLISION_BCM5347_A0r */
        /* reg            TXEXCESSIVECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6830,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 12,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXEXCESSIVECOLLISION_BCM5348_A0r */
        /* reg            TXEXCESSIVECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5030,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 12,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXEXCESSIVECOLLISION_BCM5389_A0r */
        /* reg            TXEXCESSIVECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2030,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 12,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXFRAMEINDISCr */
        /* reg            TXFRAMEINDISCr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5034,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 13,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXFRAMEINDISC_BCM5347_A0r */
        /* reg            TXFRAMEINDISCr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6834,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 13,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXFRAMEINDISC_BCM5348_A0r */
        /* reg            TXFRAMEINDISCr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5034,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 13,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXFRAMEINDISC_BCM5389_A0r */
        /* reg            TXFRAMEINDISCr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2034,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 13,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_TXGOODPKTSr */
        /* reg            TXGOODPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5000,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXDROPPKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 9,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXLATECOLLISIONr */
        /* reg            TXLATECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x502c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 11,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXLATECOLLISION_BCM5347_A0r */
        /* reg            TXLATECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x682c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 11,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXLATECOLLISION_BCM5348_A0r */
        /* reg            TXLATECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x502c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 11,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXLATECOLLISION_BCM5389_A0r */
        /* reg            TXLATECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x202c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 11,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXMULTICASTPKTSr */
        /* reg            TXMULTICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5014,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 5,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXMULTICASTPKTS_BCM5347_A0r */
        /* reg            TXMULTICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6814,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 5,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXMULTICASTPKTS_BCM5348_A0r */
        /* reg            TXMULTICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5014,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 5,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXMULTICASTPKTS_BCM5389_A0r */
        /* reg            TXMULTICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2014,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 5,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXMULTIPLECOLLISIONr */
        /* reg            TXMULTIPLECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5024,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 9,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXMULTIPLECOLLISION_BCM5347_A0r */
        /* reg            TXMULTIPLECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6824,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 9,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXMULTIPLECOLLISION_BCM5348_A0r */
        /* reg            TXMULTIPLECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5024,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 9,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXMULTIPLECOLLISION_BCM5389_A0r */
        /* reg            TXMULTIPLECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2024,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 9,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXOCTETSr */
        /* reg            TXOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5000,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 0,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXOCTETS_BCM5347_A0r */
        /* reg            TXOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6800,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 0,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXOCTETS_BCM5348_A0r */
        /* reg            TXOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5000,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 0,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXOCTETS_BCM5389_A0r */
        /* reg            TXOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2000,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 0,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_TXOCTETS_BCM5396_A0r */
        /* reg            TXOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5004,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXDROPPKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 3,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXPAUSEPKTSr */
        /* reg            TXPAUSEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5038,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 14,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXPAUSEPKTS_BCM5347_A0r */
        /* reg            TXPAUSEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6838,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 14,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXPAUSEPKTS_BCM5348_A0r */
        /* reg            TXPAUSEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5038,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 14,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXPAUSEPKTS_BCM5389_A0r */
        /* reg            TXPAUSEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2038,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 14,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_TXPAUSEPKTS_BCM5396_A0r */
        /* reg            TXPAUSEPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5004,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXDROPPKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 4,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_TXPAUSESTSr */
        /* reg            TXPAUSESTSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x114,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_TXPAUSESTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXQOS1OCTETSr */
        /* reg            TXQOS1OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6848,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 18,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXQOS1PKTSr */
        /* reg            TXQOS1PKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6844,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 17,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXQOS2OCTETSr */
        /* reg            TXQOS2OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6854,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 21,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_TXQOS3OCTETSr */
        /* reg            TXQOS3OCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6860,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 24,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXQOSOCTETSr */
        /* reg            TXQOSOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x503c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXQOSOCTETS_BCM5347_A0r */
        /* reg            TXQOSOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x683c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXQOSOCTETS_BCM5348_A0r */
        /* reg            TXQOSOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x503c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXQOSOCTETS_BCM5389_A0r */
        /* reg            TXQOSOCTETSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x203c,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_RXGOODOCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXQOSPKTSr */
        /* reg            TXQOSPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x500c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 3,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXQOSPKTS_BCM5347_A0r */
        /* reg            TXQOSPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x680c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 3,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXQOSPKTS_BCM5348_A0r */
        /* reg            TXQOSPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x500c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 3,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXQOSPKTS_BCM5389_A0r */
        /* reg            TXQOSPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x200c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 3,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_TXQPKTQ1r */
        /* reg            TXQPKTQ1r */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x203c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_TXQPKTQ2r */
        /* reg            TXQPKTQ2r */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2040,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 16,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_TXQPKTQ3r */
        /* reg            TXQPKTQ3r */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2044,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 17,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_TXQPKTQ4r */
        /* reg            TXQPKTQ4r */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2048,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 18,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_TXQPKTQ5r */
        /* reg            TXQPKTQ5r */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x204c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_TXQPKTQ5_BCM53115_A0r */
        /* reg            TXQPKTQ5r */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x204c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_TXQ_FLUSH_MODEr */
        /* reg            TXQ_FLUSH_MODEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x52,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TXQ_FLUSH_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_TXQ_FLUSH_MODE_BCM5389_A0r */
        /* reg            TXQ_FLUSH_MODEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x31,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TXQ_FLUSH_MODE_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXQ_FLUSH_MODE_BCM5398_A0r */
        /* reg            TXQ_FLUSH_MODEr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x31,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_TXQ_FLUSH_MODE_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXSINGLECOLLISIONr */
        /* reg            TXSINGLECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5020,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 8,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXSINGLECOLLISION_BCM5347_A0r */
        /* reg            TXSINGLECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6820,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 8,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXSINGLECOLLISION_BCM5348_A0r */
        /* reg            TXSINGLECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5020,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 8,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXSINGLECOLLISION_BCM5389_A0r */
        /* reg            TXSINGLECOLLISIONr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2020,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 8,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_TXUNICASTPKTSr */
        /* reg            TXUNICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5018,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 6,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    { /* SOC_REG_INT_TXUNICASTPKTS_BCM5347_A0r */
        /* reg            TXUNICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6818,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 6,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TXUNICASTPKTS_BCM5348_A0r */
        /* reg            TXUNICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5018,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 6,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_TXUNICASTPKTS_BCM5389_A0r */
        /* reg            TXUNICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2018,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_PKTS1024TO1522OCTETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 6,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_TXUNICASTPKTS_BCM5396_A0r */
        /* reg            TXUNICASTPKTSr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5004,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_RXDROPPKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ 5,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_TX_PAUSE_PASSr */
        /* reg            TX_PAUSE_PASSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TX_PAUSE_PASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_TX_PAUSE_PASS_BCM53242_A0r */
        /* reg            TX_PAUSE_PASSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x98,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TX_PAUSE_PASS_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_TX_PAUSE_PASS_BCM53262_A0r */
        /* reg            TX_PAUSE_PASSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x98,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TX_PAUSE_PASS_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_TX_PAUSE_PASS_BCM5347_A0r */
        /* reg            TX_PAUSE_PASSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x98,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_TX_PAUSE_PASS_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_TX_PAUSE_PASS_BCM5348_A0r */
        /* reg            TX_PAUSE_PASSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x98,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_TX_PAUSE_PASS_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_UDF_0_A_0_8r */
        /* reg            UDF_0_A_0_8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa110,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_0_A_0_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_UDF_0_B_0_8r */
        /* reg            UDF_0_B_0_8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa140,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_0_B_0_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_UDF_0_C_0_8r */
        /* reg            UDF_0_C_0_8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa170,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_0_C_0_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_UDF_0_D_0_11r */
        /* reg            UDF_0_D_0_11r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 12,
        /* offset      */ 0xa1a0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_0_D_0_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_UDF_1_A_0_8r */
        /* reg            UDF_1_A_0_8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa120,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_1_A_0_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_UDF_1_B_0_8r */
        /* reg            UDF_1_B_0_8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa150,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_1_B_0_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_UDF_1_C_0_8r */
        /* reg            UDF_1_C_0_8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa180,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_1_C_0_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_UDF_2_A_0_8r */
        /* reg            UDF_2_A_0_8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa130,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_2_A_0_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_UDF_2_B_0_8r */
        /* reg            UDF_2_B_0_8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa160,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_2_B_0_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_UDF_2_C_0_8r */
        /* reg            UDF_2_C_0_8r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 9,
        /* offset      */ 0xa190,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_UDF_1_C_0_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_UDF_OFFSET0_Pr */
        /* reg            UDF_OFFSET0_Pr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 53,
        /* offset      */ 0x2200,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_UDF_OFFSET0_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_UDF_OFFSET0_P8r */
        /* reg            UDF_OFFSET0_P8r */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa138,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_UDF_OFFSET0_P_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_UDF_OFFSET0_P_BCM5347_A0r */
        /* reg            UDF_OFFSET0_Pr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x2218,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_UDF_OFFSET0_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_UDF_OFFSET0_P_BCM5395_A0r */
        /* reg            UDF_OFFSET0_Pr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0xa130,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_UDF_OFFSET0_P_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_UDF_OFFSET2_Pr */
        /* reg            UDF_OFFSET2_Pr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 53,
        /* offset      */ 0x2290,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_UDF_OFFSET0_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_UDF_OFFSET2_P_BCM5347_A0r */
        /* reg            UDF_OFFSET2_Pr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x22a8,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_UDF_OFFSET0_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_UDF_OFFSET3_Pr */
        /* reg            UDF_OFFSET3_Pr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 53,
        /* offset      */ 0x2350,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_UDF_OFFSET3_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_UDF_OFFSET3_P_BCM5347_A0r */
        /* reg            UDF_OFFSET3_Pr */
        /* block       */ SOC_BLK_CPIC|SOC_BLK_EPIC|SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 29,
        /* offset      */ 0x2398,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_UDF_OFFSET3_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_UDF_OFFSET4_EXPr */
        /* reg            UDF_OFFSET4_EXPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x2500,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 10,
        /* *fields     */ soc_UDF_OFFSET4_EXPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_UDF_OFFSET4_GPr */
        /* reg            UDF_OFFSET4_GPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x257d,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 10,
        /* *fields     */ soc_UDF_OFFSET4_EXPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_UDF_OFFSET4_IMPr */
        /* reg            UDF_OFFSET4_IMPr */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2578,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_UDF_OFFSET4_EXPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_UDF_OFFSET4_Pr */
        /* reg            UDF_OFFSET4_Pr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x2400,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 10,
        /* *fields     */ soc_UDF_OFFSET4_EXPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_UDF_OFFSET4_P8r */
        /* reg            UDF_OFFSET4_P8r */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa160,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_UDF_OFFSET4_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_UDF_OFFSET4_P_BCM5347_A0r */
        /* reg            UDF_OFFSET4_Pr */
        /* block       */ SOC_BLK_EPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 24,
        /* offset      */ 0x2500,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 10,
        /* *fields     */ soc_UDF_OFFSET4_EXPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_UDF_OFFSET4_P_BCM5395_A0r */
        /* reg            UDF_OFFSET4_Pr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 5,
        /* offset      */ 0xa140,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_UDF_OFFSET4_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_UDF_OFFSET5_Pr */
        /* reg            UDF_OFFSET5_Pr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 7,
        /* offset      */ 0xa180,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 10,
        /* *fields     */ soc_UDF_OFFSET5_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_UDF_OFFSET5_P8r */
        /* reg            UDF_OFFSET5_P8r */
        /* block       */ SOC_BLK_CPIC,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1c0,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 10,
        /* *fields     */ soc_UDF_OFFSET5_P8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_ULF_DROP_MAPr */
        /* reg            ULF_DROP_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ULF_DROP_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_ULF_DROP_MAP_BCM53242_A0r */
        /* reg            ULF_DROP_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ULF_DROP_MAP_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_ULF_DROP_MAP_BCM53262_A0r */
        /* reg            ULF_DROP_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ULF_DROP_MAP_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_ULF_DROP_MAP_BCM5347_A0r */
        /* reg            ULF_DROP_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_ULF_DROP_MAP_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_ULF_DROP_MAP_BCM5348_A0r */
        /* reg            ULF_DROP_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ULF_DROP_MAP_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_ULF_DROP_MAP_BCM5389_A0r */
        /* reg            ULF_DROP_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x32,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ULF_DROP_MAP_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_ULF_FORWARD_MAPr */
        /* reg            ULF_FORWARD_MAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x54,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_ULF_FORWARD_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_VID_RANGE_CHECKERr */
        /* reg            VID_RANGE_CHECKERr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x2130,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_32_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_VID_RANGE_CHECKERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_VLAN2VLAN_CTLr */
        /* reg            VLAN2VLAN_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34a0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN2VLAN_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_VLAN2VLAN_CTL_BCM53262_A0r */
        /* reg            VLAN2VLAN_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34a0,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN2VLAN_CTL_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_VLAN_CTRL0r */
        /* reg            VLAN_CTRL0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_VLAN_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000062, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_VLAN_CTRL1r */
        /* reg            VLAN_CTRL1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3401,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_VLAN_CTRL2r */
        /* reg            VLAN_CTRL2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3402,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_VLAN_CTRL3r */
        /* reg            VLAN_CTRL3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3403,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_VLAN_CTRL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_VLAN_CTRL4r */
        /* reg            VLAN_CTRL4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3407,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_CTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_VLAN_CTRL5r */
        /* reg            VLAN_CTRL5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3408,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_VLAN_CTRL6r */
        /* reg            VLAN_CTRL6r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3409,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_CTRL6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_VLAN_CTRL0_BCM53115_A0r */
        /* reg            VLAN_CTRL0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_CTRL0_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000063, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_VLAN_CTRL0_BCM5395_A0r */
        /* reg            VLAN_CTRL0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_VLAN_CTRL0_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000062, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_VLAN_CTRL0_BCM5396_A0r */
        /* reg            VLAN_CTRL0r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3400,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_VLAN_CTRL0_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000062, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_VLAN_CTRL1_BCM5348_A0r */
        /* reg            VLAN_CTRL1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3401,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL1_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_VLAN_CTRL1_BCM5389_A0r */
        /* reg            VLAN_CTRL1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3401,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL1_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_VLAN_CTRL1_BCM5395_A0r */
        /* reg            VLAN_CTRL1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3401,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL1_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_VLAN_CTRL1_BCM5396_A0r */
        /* reg            VLAN_CTRL1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3401,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL1_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_VLAN_CTRL2_BCM53115_A0r */
        /* reg            VLAN_CTRL2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3402,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_CTRL2_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_VLAN_CTRL2_BCM53242_A0r */
        /* reg            VLAN_CTRL2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3402,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL2_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_VLAN_CTRL2_BCM5389_A0r */
        /* reg            VLAN_CTRL2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3402,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_CTRL2_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_VLAN_CTRL2_BCM5395_A0r */
        /* reg            VLAN_CTRL2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3402,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_CTRL2_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_VLAN_CTRL2_BCM5396_A0r */
        /* reg            VLAN_CTRL2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3402,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_CTRL2_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_VLAN_CTRL2_BCM5398_A0r */
        /* reg            VLAN_CTRL2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3402,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_CTRL2_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0)
    { /* SOC_REG_INT_VLAN_CTRL3_BCM53242_A0r */
        /* reg            VLAN_CTRL3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3408,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_CTRL3_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0)
    { /* SOC_REG_INT_VLAN_CTRL3_BCM53262_A0r */
        /* reg            VLAN_CTRL3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3408,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_CTRL3_BCM53262_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0)
    { /* SOC_REG_INT_VLAN_CTRL3_BCM5347_A0r */
        /* reg            VLAN_CTRL3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3408,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_CTRL3_BCM5347_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5348_A0)
    { /* SOC_REG_INT_VLAN_CTRL3_BCM5348_A0r */
        /* reg            VLAN_CTRL3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3408,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_CTRL3_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_VLAN_CTRL3_BCM5389_A0r */
        /* reg            VLAN_CTRL3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3403,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_VLAN_CTRL3_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_VLAN_CTRL3_BCM5395_A0r */
        /* reg            VLAN_CTRL3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3403,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_VLAN_CTRL3_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_VLAN_CTRL3_BCM5396_A0r */
        /* reg            VLAN_CTRL3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3403,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_VLAN_CTRL3_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_VLAN_CTRL3_BCM5398_A0r */
        /* reg            VLAN_CTRL3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3403,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_VLAN_CTRL3_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    { /* SOC_REG_INT_VLAN_CTRL4_BCM53115_A0r */
        /* reg            VLAN_CTRL4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3405,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_CTRL4_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_VLAN_CTRL4_BCM53242_A0r */
        /* reg            VLAN_CTRL4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3403,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_CTRL4_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_VLAN_CTRL4_BCM5348_A0r */
        /* reg            VLAN_CTRL4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3403,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_CTRL4_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_VLAN_CTRL4_BCM5389_A0r */
        /* reg            VLAN_CTRL4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3404,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_VLAN_CTRL4_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_VLAN_CTRL4_BCM5396_A0r */
        /* reg            VLAN_CTRL4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3407,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_CTRL4_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_VLAN_CTRL4_BCM5398_A0r */
        /* reg            VLAN_CTRL4r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3405,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_CTRL4_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_VLAN_CTRL5_BCM53115_A0r */
        /* reg            VLAN_CTRL5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3406,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_CTRL5_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_VLAN_CTRL5_BCM53118_A0r */
        /* reg            VLAN_CTRL5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3406,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL5_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_VLAN_CTRL5_BCM53242_A0r */
        /* reg            VLAN_CTRL5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3404,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL5_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_VLAN_CTRL5_BCM5348_A0r */
        /* reg            VLAN_CTRL5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3404,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL5_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_VLAN_CTRL5_BCM5389_A0r */
        /* reg            VLAN_CTRL5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3405,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL5_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_VLAN_CTRL5_BCM5395_A0r */
        /* reg            VLAN_CTRL5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3406,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL5_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_VLAN_CTRL5_BCM5396_A0r */
        /* reg            VLAN_CTRL5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3408,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL5_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_VLAN_CTRL5_BCM5398_A0r */
        /* reg            VLAN_CTRL5r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3406,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_CTRL5_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_VLAN_CTRL6_BCM53115_A0r */
        /* reg            VLAN_CTRL6r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3407,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_CTRL6_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_VLAN_CTRL6_BCM53118_A0r */
        /* reg            VLAN_CTRL6r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3407,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_VLAN_CTRL6_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_VLAN_CTRL6_BCM5389_A0r */
        /* reg            VLAN_CTRL6r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3406,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_CTRL6_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    { /* SOC_REG_INT_VLAN_CTRL6_BCM5398_A0r */
        /* reg            VLAN_CTRL6r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3407,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_CTRL6_BCM5389_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_VLAN_MAC_ADDR_INDXr */
        /* reg            VLAN_MAC_ADDR_INDXr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3504,
        /* flags       */ SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_VLAN_MAC_ADDR_INDXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_VLAN_MAC_CTRLr */
        /* reg            VLAN_MAC_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3500,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_VLAN_MAC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_VLAN_MAC_HASHSELr */
        /* reg            VLAN_MAC_HASHSELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3502,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_VLAN_MAC_HASHSELr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_VLAN_MAC_TBL_ACSr */
        /* reg            VLAN_MAC_TBL_ACSr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3503,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_MAC_TBL_ACSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_VLAN_MAC_TBL_DATAr */
        /* reg            VLAN_MAC_TBL_DATAr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x3510,
        /* flags       */ SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_MAC_TBL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_VLAN_MULTI_PORT_ADDR_CTLr */
        /* reg            VLAN_MULTI_PORT_ADDR_CTLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x340a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_VLAN_MULTI_PORT_ADDR_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_VLAN_REMAPr */
        /* reg            VLAN_REMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3460,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_VLAN_REMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    { /* SOC_REG_INT_VLAN_REMAP_BCM53242_A0r */
        /* reg            VLAN_REMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3480,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_REMAP_BCM53242_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    { /* SOC_REG_INT_VLAN_REMAP_BCM5348_A0r */
        /* reg            VLAN_REMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3480,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_VLAN_REMAP_BCM5348_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5396_A0)
    { /* SOC_REG_INT_VLAN_REMAP_BCM5396_A0r */
        /* reg            VLAN_REMAPr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x340c,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_VLAN_REMAP_BCM5396_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    { /* SOC_REG_INT_WAN_PORT_SELr */
        /* reg            WAN_PORT_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x22,
        /* flags       */ SOC_REG_FLAG_32_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_WAN_PORT_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0)
    { /* SOC_REG_INT_WAN_PORT_SEL_BCM53115_A0r */
        /* reg            WAN_PORT_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x26,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_WAN_PORT_SEL_BCM53115_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53118_A0)
    { /* SOC_REG_INT_WAN_PORT_SEL_BCM53118_A0r */
        /* reg            WAN_PORT_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x26,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_WAN_PORT_SEL_BCM53118_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5395_A0)
    { /* SOC_REG_INT_WAN_PORT_SEL_BCM5395_A0r */
        /* reg            WAN_PORT_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x26,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_WAN_PORT_SEL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_WAN_PORT_SEL_BCM5398_A0r */
        /* reg            WAN_PORT_SELr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x26,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_WAN_PORT_SEL_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_WATCH_DOG_CTRLr */
        /* reg            WATCH_DOG_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x79,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 6,
        /* *fields     */ soc_WATCH_DOG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    { /* SOC_REG_INT_WATCH_DOG_CTRL_BCM5395_A0r */
        /* reg            WATCH_DOG_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x79,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_WATCH_DOG_CTRL_BCM5395_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_WATCH_DOG_CTRL_BCM5398_A0r */
        /* reg            WATCH_DOG_CTRLr */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x79,
        /* flags       */ SOC_REG_FLAG_8_BITS,
        /* nFields     */ 7,
        /* *fields     */ soc_WATCH_DOG_CTRL_BCM5398_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_WATCH_DOG_RPT1r */
        /* reg            WATCH_DOG_RPT1r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7a,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_WATCH_DOG_RPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_WATCH_DOG_RPT2r */
        /* reg            WATCH_DOG_RPT2r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_WATCH_DOG_RPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    { /* SOC_REG_INT_WATCH_DOG_RPT3r */
        /* reg            WATCH_DOG_RPT3r */
        /* block       */ SOC_BLK_SYS,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_WATCH_DOG_RPT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_ANADVr */
        /* reg            X1K_ANADVr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1008,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_X1K_ANADVr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_ANADV_BCM5348_A0r */
        /* reg            X1K_ANADVr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb808,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_X1K_ANADVr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_ANEXPr */
        /* reg            X1K_ANEXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_X1K_ANEXPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_ANEXP_BCM5348_A0r */
        /* reg            X1K_ANEXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb80c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_X1K_ANEXPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_ANLPAr */
        /* reg            X1K_ANLPAr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_X1K_ANLPAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_ANLPA_BCM5348_A0r */
        /* reg            X1K_ANLPAr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb80a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 8,
        /* *fields     */ soc_X1K_ANLPAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_ANNXPr */
        /* reg            X1K_ANNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x100e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_ANNXPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_ANNXP_BCM5348_A0r */
        /* reg            X1K_ANNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb80e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_ANNXPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_BER_CRC_RXCNTr */
        /* reg            X1K_BER_CRC_RXCNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_X1K_BER_CRC_RXCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_BER_CRC_RXCNT_BCM5348_A0r */
        /* reg            X1K_BER_CRC_RXCNTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb82e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_X1K_BER_CRC_RXCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_BRCMTSTr */
        /* reg            X1K_BRCMTSTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_X1K_BRCMTSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_BRCMTST_BCM5348_A0r */
        /* reg            X1K_BRCMTSTr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb83e,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 2,
        /* *fields     */ soc_X1K_BRCMTSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_CTL1r */
        /* reg            X1K_CTL1r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1020,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_X1K_CTL1r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_CTL2r */
        /* reg            X1K_CTL2r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1022,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_X1K_CTL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_CTL3r */
        /* reg            X1K_CTL3r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1024,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_X1K_CTL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_CTL4r */
        /* reg            X1K_CTL4r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1026,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_CTL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_CTL1_BCM5348_A0r */
        /* reg            X1K_CTL1r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb820,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_X1K_CTL1r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_CTL2_BCM5348_A0r */
        /* reg            X1K_CTL2r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb822,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 14,
        /* *fields     */ soc_X1K_CTL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_CTL3_BCM5348_A0r */
        /* reg            X1K_CTL3r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb824,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 13,
        /* *fields     */ soc_X1K_CTL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_CTL4_BCM5348_A0r */
        /* reg            X1K_CTL4r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb826,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_CTL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_EXT_MIISTSr */
        /* reg            X1K_EXT_MIISTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x101e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_X1K_EXT_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_EXT_MIISTS_BCM5348_A0r */
        /* reg            X1K_EXT_MIISTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb81e,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_X1K_EXT_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_FORCE_TXD1r */
        /* reg            X1K_FORCE_TXD1r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_FORCE_TXD1r_fields,
        SOC_RESET_VAL_DEC(0x0000017c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_FORCE_TXD2r */
        /* reg            X1K_FORCE_TXD2r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x103c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_FORCE_TXD2r_fields,
        SOC_RESET_VAL_DEC(0x00000289, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_FORCE_TXD1_BCM5348_A0r */
        /* reg            X1K_FORCE_TXD1r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb83a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_FORCE_TXD1r_fields,
        SOC_RESET_VAL_DEC(0x0000017c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_FORCE_TXD2_BCM5348_A0r */
        /* reg            X1K_FORCE_TXD2r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb83c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_FORCE_TXD2r_fields,
        SOC_RESET_VAL_DEC(0x00000289, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_LPNXPr */
        /* reg            X1K_LPNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1010,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_ANNXPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_LPNXP_BCM5348_A0r */
        /* reg            X1K_LPNXPr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb810,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_ANNXPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_MIICTLr */
        /* reg            X1K_MIICTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1000,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_X1K_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_MIICTL_BCM5348_A0r */
        /* reg            X1K_MIICTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb800,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 10,
        /* *fields     */ soc_X1K_MIICTLr_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_MIISTSr */
        /* reg            X1K_MIISTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1002,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_X1K_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00000149, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_MIISTS_BCM5348_A0r */
        /* reg            X1K_MIISTSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb802,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_X1K_MIISTSr_fields,
        SOC_RESET_VAL_DEC(0x00000149, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_PATT_GEN_CTLr */
        /* reg            X1K_PATT_GEN_CTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1034,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_X1K_PATT_GEN_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_PATT_GEN_CTL_BCM5348_A0r */
        /* reg            X1K_PATT_GEN_CTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb834,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 9,
        /* *fields     */ soc_X1K_PATT_GEN_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000820, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_PATT_GEN_STSr */
        /* reg            X1K_PATT_GEN_STSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1036,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_PATT_GEN_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_PATT_GEN_STS_BCM5348_A0r */
        /* reg            X1K_PATT_GEN_STSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb836,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_PATT_GEN_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_PHYIDHr */
        /* reg            X1K_PHYIDHr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_PHYIDH_BCM5348_A0r */
        /* reg            X1K_PHYIDHr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb804,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 1,
        /* *fields     */ soc_X1K_PHYIDHr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_PHYIDLr */
        /* reg            X1K_PHYIDLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1006,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_PHYIDLr_fields,
        SOC_RESET_VAL_DEC(0x00006000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_PHYIDL_BCM5348_A0r */
        /* reg            X1K_PHYIDLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb806,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 3,
        /* *fields     */ soc_X1K_PHYIDLr_fields,
        SOC_RESET_VAL_DEC(0x00006000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_PRBS_CTLr */
        /* reg            X1K_PRBS_CTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1030,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_X1K_PRBS_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_PRBS_CTL_BCM5348_A0r */
        /* reg            X1K_PRBS_CTLr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb830,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_X1K_PRBS_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_PRBS_STSr */
        /* reg            X1K_PRBS_STSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1032,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_X1K_PRBS_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_PRBS_STS_BCM5348_A0r */
        /* reg            X1K_PRBS_STSr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb832,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_X1K_PRBS_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_STS1r */
        /* reg            X1K_STS1r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1028,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_X1K_STS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_STS2r */
        /* reg            X1K_STS2r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_X1K_STS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_STS3r */
        /* reg            X1K_STS3r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x102c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_X1K_STS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_STS1_BCM5348_A0r */
        /* reg            X1K_STS1r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb828,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 15,
        /* *fields     */ soc_X1K_STS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_STS2_BCM5348_A0r */
        /* reg            X1K_STS2r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb82a,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 16,
        /* *fields     */ soc_X1K_STS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_STS3_BCM5348_A0r */
        /* reg            X1K_STS3r */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb82c,
        /* flags       */ SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_16_BITS,
        /* nFields     */ 5,
        /* *fields     */ soc_X1K_STS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_5389_A0)
    { /* SOC_REG_INT_X1K_TST_MODr */
        /* reg            X1K_TST_MODr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0x1038,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_X1K_TST_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    { /* SOC_REG_INT_X1K_TST_MOD_BCM5348_A0r */
        /* reg            X1K_TST_MODr */
        /* block       */ SOC_BLK_GPIC,
        /* regtype     */ soc_phy_reg,
        /* numels      */ 1,
        /* offset      */ 0xb838,
        /* flags       */ SOC_REG_FLAG_16_BITS,
        /* nFields     */ 4,
        /* *fields     */ soc_X1K_TST_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        /* ctr_idx     */ -1,
    },
#endif /* chips */

    {} /* Extra empty entry for compiler */

}; /* soc_robo_reg_list array */


/*
 * The arrays soc_reg_name, soc_reg_alias and soc_reg_desc are indexed
 * by soc_reg_t like the chip specific register arrays.
 */
#if !defined(SOC_NO_NAMES)
char *soc_robo_reg_name[] = {
    "ACTLSTS",
    "ACT_POL_DATA",
    "ACT_POL_DATA0",
    "ACT_POL_DATA1",
    "AEGSTS",
    "AGEOUT_CTL",
    "AGEOUT_EN_VID",
    "AMODE2",
    "AMPHY",
    "ANADV",
    "ANEXP",
    "ANLPAR",
    "ANNXP",
    "ARLA_ENTRY",
    "ARLA_ENTRY0",
    "ARLA_ENTRY1",
    "ARLA_ENTRY_0",
    "ARLA_ENTRY_1",
    "ARLA_FWD_ENTRY0",
    "ARLA_FWD_ENTRY1",
    "ARLA_FWD_ENTRY2",
    "ARLA_FWD_ENTRY3",
    "ARLA_MAC",
    "ARLA_MACVID_ENTRY0",
    "ARLA_MACVID_ENTRY1",
    "ARLA_MACVID_ENTRY2",
    "ARLA_MACVID_ENTRY3",
    "ARLA_RWCTL",
    "ARLA_SRCH_ADR",
    "ARLA_SRCH_CTL",
    "ARLA_SRCH_RSLT",
    "ARLA_SRCH_RSLT_0",
    "ARLA_SRCH_RSLT_1",
    "ARLA_SRCH_RSLT_0_MACVID",
    "ARLA_SRCH_RSLT_1_MACVID",
    "ARLA_SRCH_RSLT_MACVID",
    "ARLA_SRCH_RSLT_MACVID_0",
    "ARLA_SRCH_RSLT_MACVID_1",
    "ARLA_SRCH_RSLT_VID",
    "ARLA_VID",
    "ARLA_VID_ENTRY",
    "ARLA_VID_ENTRY0",
    "ARLA_VID_ENTRY1",
    "ARLA_VID_ENTRY_0",
    "ARLA_VID_ENTRY_1",
    "ARLA_VTBL_ADDR",
    "ARLA_VTBL_ENTRY",
    "ARLA_VTBL_RWCTRL",
    "ARL_SPAREREG0",
    "ARL_SPAREREG1",
    "ARL_SPAREREG2",
    "ARL_SPAREREG3",
    "ASTSSUM",
    "AUTH_8021X_CTL1",
    "AUTH_8021X_CTL2",
    "BCAST_FWD_MAP",
    "BC_SUP_PKTDROP_CNT_IMP",
    "BC_SUP_PKTDROP_CNT_P",
    "BC_SUP_RATECTRL_IMP",
    "BC_SUP_RATECTRL_P",
    "BG_SEL",
    "BIST_STS",
    "BIST_STS0",
    "BIST_STS1",
    "BONDING_PAD",
    "BONDING_PAD_STATUS",
    "BOND_DIRECT_PIN",
    "BPDU_MCADDR",
    "BRCMTST",
    "BRCM_HDR_CTRL",
    "BRCM_TAG_CTRL",
    "BUFCON_MEMADR",
    "BUFCON_MEMDAT0",
    "BUFCON_MEMDAT1",
    "C4_WEIGHT",
    "CFP_ACC",
    "CFP_CTL_REG",
    "CFP_DATA",
    "CFP_EN_CTRL",
    "CFP_GLOBAL_CTL",
    "CFP_MASK",
    "CFP_RC",
    "CFP_TEST",
    "CFP_UDF_A",
    "CFP_UDF_B",
    "CFP_UDF_C",
    "CFP_UDF_D",
    "CFP_UNLCK",
    "CHIP0_PORT_AGE",
    "CHIP_REVID",
    "CHIP_RST_CTL",
    "CLASS_PCP",
    "CLKSET",
    "COMM_IRC_CON",
    "CPU2COS_MAP",
    "CPU_ADDRESS",
    "CPU_MEM_RD_EN",
    "CPU_RAM_ROM_SEL",
    "CPU_READ_DATA",
    "CRC16_GP",
    "DEBUG_REG",
    "DEBUG_STS",
    "DEFAULT_1Q_TAG",
    "DEFAULT_1Q_TAG_IMP",
    "DF_TIMER",
    "DIAGNOSIS",
    "DIRECT_CTRL_PIN",
    "DIS_LEARN",
    "DOS_CTRL",
    "DOS_DIS_LRN_REG",
    "DOU_TAG_TPID",
    "DTAG_GLO_CTL",
    "DTAG_TPID",
    "DUPSTS",
    "EAP_DIP",
    "EAP_GLO_CON",
    "EAP_MULTI_ADDR_CTRL",
    "EAV_LNK_STATUS",
    "EGMIRCTL",
    "EGMIRDIV",
    "EGMIRMAC",
    "EGRESS_NRESE_PKT_TC2PCP_MAP",
    "EGRESS_NRESE_PKT_TC2PCP_MAP_8",
    "EGRESS_NRESE_PKT_TC2PCP_MAP_IMP",
    "EGRESS_RMON",
    "EGRESS_VID_RMK_TBL_ACS",
    "EGRESS_VID_RMK_TBL_DATA",
    "EN_IMP_CONG_REMAP",
    "EN_IMP_HIGH_RATE",
    "EN_TOTAL_MC_DROP_IMP",
    "EXTPHY_SCAN_CTL",
    "EXT_ACTLSTS",
    "EXT_AEGSTS",
    "EXT_AMODE2",
    "EXT_AMPHY",
    "EXT_ANADV",
    "EXT_ANEXP",
    "EXT_ANLPA",
    "EXT_ANNXP",
    "EXT_ASTSSUM",
    "EXT_BRCMTST",
    "EXT_HNDRD_ACTL",
    "EXT_HNDRD_ASTS",
    "EXT_HNDRD_FCSCNT",
    "EXT_HNDRD_RECNT",
    "EXT_LPNXP",
    "EXT_MIICTL",
    "EXT_MIISTS",
    "EXT_PHYIDH",
    "EXT_PHYIDL",
    "E_ACTLSTS",
    "E_AEGSTS",
    "E_AMODE2",
    "E_AMPHY",
    "E_ANADV",
    "E_ANEXP",
    "E_ANLPA",
    "E_ANNXP",
    "E_ASTSSUM",
    "E_BRCMTST",
    "E_HNDRD_ACTL",
    "E_HNDRD_ASTS",
    "E_HNDRD_FCSCNT",
    "E_HNDRD_RECNT",
    "E_LPNXP",
    "E_MIICTL",
    "E_MIISTS",
    "E_PHYIDH",
    "E_PHYIDL",
    "FAST_AGE_CTL",
    "FAST_AGE_CTRL",
    "FAST_AGE_PORT",
    "FAST_AGE_VID",
    "FAST_AGING_PORT",
    "FAST_AGING_VID",
    "FCON_BCST_TH_CTRL",
    "FCON_DIAG_CTRL",
    "FCON_DLF_TH_CTRL",
    "FCON_FLOWCON_STATUS0",
    "FCON_FLOWCON_STATUS1",
    "FCON_FLOWCON_STATUS2",
    "FCON_FLOWCON_STATUS3",
    "FCON_FLOWCON_STATUS4",
    "FCON_FLOWCON_STATUS5",
    "FCON_FLOWCON_STATUS6",
    "FCON_FLOWCON_STATUS7",
    "FCON_FLOWCON_STATUS8",
    "FCON_FLOWCON_STATUS9",
    "FCON_FLOWCON_STATUS10",
    "FCON_FLOWCON_STATUS11",
    "FCON_FLOWCON_STATUS12",
    "FCON_FLOWCON_STATUS13",
    "FCON_FLOWMIX",
    "FCON_GLOB_TH_CTRL_1",
    "FCON_GLOB_TH_CTRL_2",
    "FCON_MISC_CTRL",
    "FCON_MISC_TXFLOW_CTRL",
    "FCON_PERQ_TXDROP_CTRL",
    "FCON_Q0_100_TH_CTRL_1",
    "FCON_Q0_100_TH_CTRL_2",
    "FCON_Q0_TXDSC_CTRL_3",
    "FCON_Q1_100_TH_CTRL_1",
    "FCON_Q1_100_TH_CTRL_2",
    "FCON_Q1_TXDSC_CTRL_3",
    "FCON_Q2_100_TH_CTRL_1",
    "FCON_Q2_100_TH_CTRL_2",
    "FCON_Q2_TXDSC_CTRL_3",
    "FCON_Q3_100_TH_CTRL_1",
    "FCON_Q3_100_TH_CTRL_2",
    "FCON_Q3_TXDSC_CTRL_3",
    "FCON_RSRV_BUFNUM",
    "FCON_RXBASE_BUFNUM",
    "FCON_RX_FCON_CTRL",
    "FCON_SPARE0",
    "FCON_SPARE1",
    "FCON_SPARE2",
    "FCON_STRICT_HIQ_PRE_CTRL0",
    "FCON_STRICT_HIQ_PRE_CTRL1",
    "FCON_STRICT_HIQ_PRE_CTRL2",
    "FCON_STRICT_HIQ_PRE_CTRL3",
    "FCON_TXQ_FULL_TH",
    "FC_CHIP_INFO",
    "FC_CHIP_INFO_1",
    "FC_CHIP_INFO_2",
    "FC_CONG_BUF_ERR_HIS",
    "FC_CONG_PORTMAP01",
    "FC_CONG_PORTMAP8",
    "FC_CONG_PORTMAP16",
    "FC_CONG_PORTMAP23",
    "FC_CONG_PORTMAP45",
    "FC_CONG_PORTMAP67",
    "FC_CONG_PORTMAP89",
    "FC_CONG_PORTMAP1011",
    "FC_CONG_PORTMAP1213",
    "FC_CONG_PORTMAP1415",
    "FC_DIAG_CTRL",
    "FC_GIGA_INFO",
    "FC_GIGA_INFO_1",
    "FC_GIGA_INFO_2",
    "FC_MCAST_DROP_CTRL",
    "FC_MCAST_DROP_CTRL_1",
    "FC_MCAST_DROP_CTRL_2",
    "FC_MON_TXQ",
    "FC_PAUSE_DROP_CTRL",
    "FC_PAUSE_HIS",
    "FC_PAUSE_HIS_1",
    "FC_PAUSE_HIS_2",
    "FC_PEAK_RXBYTE",
    "FC_PEAK_TOTAL_USED",
    "FC_PEAK_TXQ",
    "FC_PEAK_TXQ_45",
    "FC_Q45_CONG_PORTMAP_8",
    "FC_Q45_CONG_PORTMAP_0123",
    "FC_Q45_CONG_PORTMAP_4567",
    "FC_RXBUF_ERR_HIS",
    "FC_RXBUF_ERR_HIS_1",
    "FC_RXBUF_ERR_HIS_2",
    "FC_RXPAUSE_HIS",
    "FC_RXPAUSE_HIS_1",
    "FC_RXPAUSE_HIS_2",
    "FC_RX_HYST",
    "FC_RX_MAX_PTR",
    "FC_RX_RSRV",
    "FC_RX_RUNOFF",
    "FC_SPARE_REG",
    "FC_TOTAL_TH_DROP_Q",
    "FC_TOTAL_TH_DROP_Q45",
    "FC_TOTAL_TH_DROP_Q_IMP",
    "FC_TOTAL_TH_DROP_Q_WAN",
    "FC_TOTAL_TH_HYST_Q",
    "FC_TOTAL_TH_HYST_Q45",
    "FC_TOTAL_TH_HYST_Q_IMP",
    "FC_TOTAL_TH_HYST_Q_WAN",
    "FC_TOTAL_TH_PAUSE_Q",
    "FC_TOTAL_TH_PAUSE_Q45",
    "FC_TOTAL_TH_PAUSE_Q_IMP",
    "FC_TOTAL_TH_PAUSE_Q_WAN",
    "FC_TOTAL_TH_RSRV_Q",
    "FC_TOTAL_USED",
    "FC_TXPAUSE_HIS",
    "FC_TXPAUSE_HIS_1",
    "FC_TXPAUSE_HIS_2",
    "FC_TXQ_TH_DROP_Q",
    "FC_TXQ_TH_DROP_Q45",
    "FC_TXQ_TH_DROP_Q_IMP",
    "FC_TXQ_TH_DROP_Q_WAN",
    "FC_TXQ_TH_PAUSE_Q",
    "FC_TXQ_TH_PAUSE_Q45",
    "FC_TXQ_TH_PAUSE_Q_IMP",
    "FC_TXQ_TH_PAUSE_Q_WAN",
    "FC_TXQ_TH_RSRV_Q",
    "FC_TXQ_TH_RSRV_Q45",
    "FC_TXQ_TH_RSRV_Q_IMP",
    "FC_TXQ_TH_RSRV_Q_WAN",
    "FLOW_MON_BUS",
    "FM_MEMADR",
    "FM_MEMDAT0",
    "FM_MEMDAT1",
    "FM_MEMDAT2",
    "FM_MEMDAT3",
    "FORCE_FRAME_DROP",
    "GARLCFG",
    "GENMEM_ADDR",
    "GENMEM_CTL",
    "GENMEM_DATA",
    "GENMEM_DATA0",
    "GENMEM_DATA1",
    "GLB_ACTLSTS",
    "GLB_AEGSTS",
    "GLB_AMODE2",
    "GLB_AMPHY",
    "GLB_ANADV",
    "GLB_ANEXP",
    "GLB_ANLPA",
    "GLB_ANNXP",
    "GLB_ASTSSUM",
    "GLB_BRCMTST",
    "GLB_HNDRD_ACTL",
    "GLB_HNDRD_ASTS",
    "GLB_HNDRD_FCSCNT",
    "GLB_HNDRD_RECNT",
    "GLB_LPNXP",
    "GLB_MIICTL",
    "GLB_MIISTS",
    "GLB_PHYIDH",
    "GLB_PHYIDL",
    "GLOBAL_TRUNK_CTL",
    "GMNGCFG",
    "GRPADDR1",
    "GRPADDR2",
    "G_ANADV",
    "G_ANADV_EXT",
    "G_ANADV_EXT_P5",
    "G_ANEXP",
    "G_ANEXP_EXT",
    "G_ANEXP_EXT_P5",
    "G_ANLPA",
    "G_ANLPA_EXT",
    "G_ANLPA_EXT_P5",
    "G_ANNXP",
    "G_ANNXP_EXT",
    "G_ANNXP_EXT_P5",
    "G_AUX_CTL",
    "G_AUX_CTL_EXT",
    "G_AUX_CTL_EXT_P5",
    "G_AUX_STS",
    "G_AUX_STS_EXT",
    "G_AUX_STS_EXT_P5",
    "G_B1000T_CTL",
    "G_B1000T_CTL_EXT",
    "G_B1000T_CTL_EXT_P5",
    "G_B1000T_STS",
    "G_B1000T_STS_EXT",
    "G_B1000T_STS_EXT_P5",
    "G_DSP_COEFFICIENT",
    "G_DSP_COEFFICIENT_ADDR",
    "G_DSP_COEFFICIENT_ADDR_EXT",
    "G_DSP_COEFFICIENT_ADDR_EXT_P5",
    "G_DSP_COEFFICIENT_EXT",
    "G_DSP_COEFFICIENT_EXT_P5",
    "G_EXT_STS",
    "G_EXT_STS_EXT",
    "G_EXT_STS_EXT_P5",
    "G_FALSE_CARR_CNT",
    "G_FALSE_CARR_CNT_EXT",
    "G_FALSE_CARR_CNT_EXT_P5",
    "G_INTERRUPT_MSK",
    "G_INTERRUPT_MSK_EXT",
    "G_INTERRUPT_MSK_EXT_P5",
    "G_INTERRUPT_STS",
    "G_INTERRUPT_STS_EXT",
    "G_INTERRUPT_STS_EXT_P5",
    "G_LPNXP",
    "G_LPNXP_EXT",
    "G_LPNXP_EXT_P5",
    "G_MASTER_SLAVE_SEED",
    "G_MASTER_SLAVE_SEED_EXT",
    "G_MASTER_SLAVE_SEED_EXT_P5",
    "G_MIICTL",
    "G_MIICTL_EXT",
    "G_MIICTL_EXT_P5",
    "G_MIISTS",
    "G_MIISTS_EXT",
    "G_MIISTS_EXT_P5",
    "G_MISC_SHADOW",
    "G_MISC_SHADOW_EXT",
    "G_MISC_SHADOW_EXT_P5",
    "G_PCTL",
    "G_PHYIDH",
    "G_PHYIDH_EXT",
    "G_PHYIDH_EXT_P5",
    "G_PHYIDL",
    "G_PHYIDL_EXT",
    "G_PHYIDL_EXT_P5",
    "G_PHY_EXT_CTL",
    "G_PHY_EXT_CTL_EXT",
    "G_PHY_EXT_CTL_EXT_P5",
    "G_PHY_EXT_STS",
    "G_PHY_EXT_STS_EXT",
    "G_PHY_EXT_STS_EXT_P5",
    "G_REC_ERR_CNT",
    "G_REC_ERR_CNT_EXT",
    "G_REC_ERR_CNT_EXT_P5",
    "G_REC_NOTOK_CNT",
    "G_REC_NOTOK_CNT_EXT",
    "G_REC_NOTOK_CNT_EXT_P5",
    "G_TEST1",
    "G_TEST2",
    "G_TEST1_EXT",
    "G_TEST1_EXT_P5",
    "G_TEST2_EXT",
    "G_TEST2_EXT_P5",
    "HL_PRTC_CTRL",
    "HNDRD_ACTL",
    "HNDRD_ASTS",
    "HNDRD_FCSCNT",
    "HNDRD_RECNT",
    "IEEE802P2_LLC",
    "IEEE_802_2_LLC",
    "IGMIRCTL",
    "IGMIRDIV",
    "IGMIRMAC",
    "IMP0_PRT_ID",
    "IMP1_EGRESS_RATE_CTRL_CFG_REG",
    "IMP1_PRT_ID",
    "IMP_CTL",
    "IMP_EGRESS_RATE_CTRL_CFG_REG",
    "IMP_RGMII_CTL_GP",
    "IMP_RGMII_TIME_DLY_GP",
    "INGRESS_RMON",
    "INRANGEERRCOUNT",
    "IPG_SHRNK_CTRL",
    "ISP_PORT_SEL_PBM",
    "ISP_SEL_PORTMAP",
    "ISP_VID",
    "JUMBOPKT",
    "JUMBO_PORT_MASK",
    "L4PORT_RANGE_CHECKER",
    "LDMETER_UPDATE_RATECTL",
    "LD_FRM_SA",
    "LED0_ST",
    "LED1_ST",
    "LED2_ST",
    "LED3_ST",
    "LEDA_CTL",
    "LEDA_ST",
    "LEDB_ST",
    "LEDC_ST",
    "LEDD_ST",
    "LED_CONTROL",
    "LED_EN_MAP",
    "LED_FLSH_CTL",
    "LED_FUNC0_CTL",
    "LED_FUNC1_CTL",
    "LED_FUNC_MAP",
    "LED_MODE_MAP_0",
    "LED_MODE_MAP_1",
    "LED_OUTPUT_ENABLE",
    "LED_PORTMAP",
    "LED_REFLSH_CTL",
    "LNKSTS",
    "LNKSTSCHG",
    "LPDET_CFG",
    "LPDET_SA",
    "LPNXP",
    "LP_STA_GP",
    "LRN_CNT_CTL",
    "LSA_MII_PORT",
    "LSA_PORT",
    "MAC2VLAN_CTL",
    "MAC_SEC_CON0",
    "MAC_SEC_CON1",
    "MAC_SEC_CON2",
    "MAC_SEC_CON3",
    "MAC_SEC_CON4",
    "MAC_TRUNK_CTL",
    "MARLA_FWD_ENTRY0",
    "MARLA_FWD_ENTRY1",
    "MARLA_SRCH_RSLT",
    "MARLA_SRCH_RSLT_0",
    "MARLA_SRCH_RSLT_1",
    "MAX_ICMPV4_SIZE_REG",
    "MAX_ICMPV6_SIZE_REG",
    "MCAST_SUP0",
    "MCAST_SUP1",
    "MDIO_ADDR_P",
    "MDIO_ADDR_P8",
    "MDIO_ADDR_WAN",
    "MDIO_BASE_ADDR",
    "MEM_ADDR",
    "MEM_ARL_B0_HI",
    "MEM_ARL_B0_LO",
    "MEM_ARL_B1_HI",
    "MEM_ARL_B1_LO",
    "MEM_ARL_HIGH",
    "MEM_ARL_LOW",
    "MEM_BFC_ADDR",
    "MEM_BFC_DATA",
    "MEM_BTM_DATA",
    "MEM_BTM_DATA0",
    "MEM_BTM_DATA1",
    "MEM_CTRL",
    "MEM_DATA_HIGH",
    "MEM_DATA_LOW",
    "MEM_DEBUG_DATA_0_0",
    "MEM_DEBUG_DATA_0_1",
    "MEM_DEBUG_DATA_1_0",
    "MEM_DEBUG_DATA_1_1",
    "MEM_FRM_ADDR",
    "MEM_FRM_DATA0",
    "MEM_FRM_DATA1",
    "MEM_FRM_DATA2",
    "MEM_FRM_DATA3",
    "MEM_FRM_DATA4",
    "MEM_FRM_DATA5",
    "MEM_FRM_DATA6",
    "MEM_FRM_DATA7",
    "MEM_MARL_B0_HI",
    "MEM_MARL_B0_LO",
    "MEM_MARL_B1_HI",
    "MEM_MARL_B1_LO",
    "MEM_MARL_HIGH",
    "MEM_MARL_LOW",
    "MEM_TEST_CTL",
    "MEM_VLAN_DATA",
    "MIBDIAG_PAGE",
    "MIBDIGA_PAGE",
    "MIBKILLOVR",
    "MIB_GD_FM_MAX_SIZE",
    "MIB_SELECT",
    "MIB_SNAPSHOT_CTL",
    "MIICTL",
    "MIISTS",
    "MII_PCTL",
    "MINIMUM_TCP_HDR_SZ",
    "MIRCAPCTL",
    "MISC_CTL",
    "MLF_DROP_MAP",
    "MLF_IMPC_FWD_MAP",
    "MLF_IPMC_FWD_MAP",
    "MNGPID",
    "MODEL_ID",
    "MODULE_ID0",
    "MODULE_ID1",
    "MPORTVEC0",
    "MPORTVEC1",
    "MPORTVEC2",
    "MPORTVEC3",
    "MPORTVEC4",
    "MPORTVEC5",
    "MR_STA",
    "MST_AGE",
    "MST_CON",
    "MST_TAB",
    "MST_TBL",
    "MULTIPORT_ADDR0",
    "MULTIPORT_ADDR1",
    "MULTIPORT_ADDR2",
    "MULTIPORT_ADDR3",
    "MULTIPORT_ADDR4",
    "MULTIPORT_ADDR5",
    "MULTI_PORT_CTL",
    "NEW_CONTROL",
    "NEW_CTRL",
    "NEW_PRI_MAP",
    "OTHER_CHECKER",
    "OTHER_TABLE_DATA0",
    "OTHER_TABLE_DATA1",
    "OTHER_TABLE_DATA2",
    "OTHER_TABLE_INDEX",
    "OTPROM_STATUS",
    "OTP_ADDR_REG",
    "OTP_CTL_REG",
    "OTP_RD_DATA",
    "OTP_STS_REG",
    "OTP_WR_DATA",
    "OUTRANGEERRCOUNT",
    "P5_RGMII_TIME_DLY_GP",
    "P8_PCP2TC",
    "PAGEREG",
    "PAUSESTS",
    "PAUSE_CAP",
    "PAUSE_FRM_CTRL",
    "PAUSE_QUANTA",
    "PBPTRFIFO",
    "PBPTRFIFO_0",
    "PBPTRFIFO_1",
    "PHYIDH",
    "PHYIDL",
    "PHYINFO_PHYIDH",
    "PHYINFO_PHYIDL",
    "PHYSCAN_CTL",
    "PHY_LED_FUNC",
    "PHY_PWR_DOWN",
    "PHY_STAT",
    "PKTS1024TO1522OCTETS",
    "PKTS1024TOMAXOCTETS",
    "PKTS1024TOMAXPKTOCTETS",
    "PKTS128TO255OCTETS",
    "PKTS1523TO2047",
    "PKTS2048TO4095",
    "PKTS256TO511OCTETS",
    "PKTS4096TO8191",
    "PKTS512TO1023OCTETS",
    "PKTS64OCTETS",
    "PKTS65TO127OCTETS",
    "PKTS8192TO9728",
    "PLL_FREQ_SEL",
    "PLL_TEST",
    "PLL_TEST_CTRL_I",
    "PLL_TEST_CTRL_II",
    "PN_PCP2TC",
    "PORT4_RGMII_CTL_GP",
    "PORT5_RGMII_CTL_GP",
    "PORTVEC1",
    "PORTVEC2",
    "PORT_EAP1_CON",
    "PORT_EAP_CON",
    "PORT_EAP_DA",
    "PORT_EGCTL",
    "PORT_ERC_CON",
    "PORT_ERC_CON_IMP",
    "PORT_IRC1_CON",
    "PORT_IRC_CON",
    "PORT_MAX_LEARN",
    "PORT_SA_CNT",
    "PORT_SEC_CON",
    "PORT_VLAN1_CTL",
    "PORT_VLAN_CTL",
    "PORT_VLAN_CTL_IMP",
    "PRBS_CTL",
    "PRBS_STA",
    "PROTECTED_SEL",
    "PROTOCOL2VLAN_CTL",
    "PRS_FIFO_DEBUG_CTRL",
    "PRS_FIFO_DEBUG_DATA",
    "PWR_DOWN_MODE",
    "QOS_1P1Q_PRI_MAP",
    "QOS_1P_EN",
    "QOS_CTL",
    "QOS_DIFF_DSCP0",
    "QOS_DIFF_DSCP1",
    "QOS_DIFF_DSCP2",
    "QOS_DIFF_DSCP3",
    "QOS_D_TOS_TH",
    "QOS_EN_DIFFSERV",
    "QOS_EN_TRAFFIC_PRI_REMAP",
    "QOS_ETHERPRI_CTRL",
    "QOS_GLOBAL_CTRL",
    "QOS_MIB_QUE_SEL",
    "QOS_M_TOS_TH",
    "QOS_PAUSE_EN",
    "QOS_REASON_CODE",
    "QOS_RX_CTRL_P",
    "QOS_R_TOS_TH",
    "QOS_TCI_TH",
    "QOS_TOS_DIF_CTL",
    "QOS_TOS_DIF_EN",
    "QOS_TRAFFIC_PRI_REMAP",
    "QOS_TX_CTRL",
    "QOS_T_TOS_TH",
    "QOS_WEIGHT",
    "QUEUE_CONGESTION_STATUS0",
    "QUEUE_CONGESTION_STATUS1",
    "QUEUE_CONGESTION_STATUS2",
    "QUEUE_CONGESTION_STATUS3",
    "QUEUE_CONGESTION_STATUS4",
    "QUEUE_CONGESTION_STATUS5",
    "RANGE_CHECKER_CTL",
    "RATE_INBAND",
    "RATE_METER0",
    "RATE_METER1",
    "RATE_OUTBAND",
    "RCM_CTL",
    "RCM_DATA0",
    "RCM_DATA1",
    "RCM_DATA2",
    "RCM_DATA3",
    "RCM_DATA4",
    "RCM_PORT",
    "RESE_AV_EN_CTRL",
    "RESE_C4_BW_CNTL",
    "RESE_C5_BW_CNTL",
    "RESE_EGRESS_TM_STAMP",
    "RESE_MAX_AV_PKT_SZ",
    "RESE_SLOT_ADJ",
    "RESE_SLOT_TICK_CNTR",
    "RESE_TM_ADJ",
    "RESE_TM_BASE",
    "RGMII_CTL_GP",
    "RGMII_CTL_GP48",
    "RGMII_CTL_GP49",
    "RGMII_CTL_GP50",
    "RGMII_CTRL",
    "RGMII_TIME_DELAY_CTRL",
    "RGMII_TIME_DLY_GP",
    "RGMII_TIME_DLY_GP48",
    "RGMII_TIME_DLY_GP49",
    "RGMII_TIME_DLY_GP50",
    "RMONSTEER",
    "RST_TABLE_MEM",
    "RST_TABLE_MEM1",
    "RSV_MCAST_CTRL",
    "RXALIGNMENTERRORS",
    "RXBROADCASTPKT",
    "RXDISCARD",
    "RXDROPPKTS",
    "RXEXCESSSIZEDISC",
    "RXFCSERRORS",
    "RXFRAGMENTS",
    "RXFWDDISCPKTS",
    "RXGOODOCTETS",
    "RXGOODPKTS",
    "RXJABBERS",
    "RXMULTICASTPKTS",
    "RXOCTETS",
    "RXOVERSIZEPKTS",
    "RXPAUSEPKTS",
    "RXPAUSESTS",
    "RXQOSOCTETS",
    "RXQOSPKTS",
    "RXSACHANGES",
    "RXSYMBLERR",
    "RXUNDERSIZEPKTS",
    "RXUNICASTPKTS",
    "RX_GLOBAL_CTL",
    "RX_PAUSE_PASS",
    "SCAN_RSLT_GP",
    "SCAN_RSLT_P",
    "SCAN_TIMEOUT",
    "SDACTLSTS",
    "SDAEGSTS",
    "SDAMODE2",
    "SDAMPHY",
    "SDANADV",
    "SDANEXP",
    "SDANLPA",
    "SDANNXP",
    "SDASTSSUM",
    "SDBRCMTST",
    "SDHNDRD_ACTL",
    "SDHNDRD_ASTS",
    "SDHNDRD_FCSCNT",
    "SDHNDRD_RECNT",
    "SDLPNXP",
    "SDMIICTL",
    "SDMIISTS",
    "SDPHYIDH",
    "SDPHYIDL",
    "SD_DEFAULT",
    "SD_SEL_EARLY",
    "SD_SIGNAL_DETC",
    "SEC_DPMSK",
    "SEC_SPMSK",
    "SEC_TDIP0",
    "SEC_TDIP1",
    "SERDES_CTRL",
    "SFT_LRN_CTL",
    "SGMII_CLR_CTL",
    "SGMII_CTL_GP",
    "SGMII_STA_GP",
    "SLICE_MAP_P",
    "SLICE_MAP_P8",
    "SPARE_REG0",
    "SPARE_REG1",
    "SPARE_REG2",
    "SPDSTS",
    "SPECIAL_MNGT",
    "SPIDIO0",
    "SPIDIO1",
    "SPIDIO2",
    "SPIDIO3",
    "SPIDIO4",
    "SPIDIO5",
    "SPIDIO6",
    "SPIDIO7",
    "SPISTS",
    "SPTAGT",
    "SPT_MULTI_ADDR_BPS_CTRL",
    "SRCADRCHG",
    "STRAP_STS",
    "STRAP_VALUE",
    "STS_CTL",
    "STS_OVERRIDE_GMIIP",
    "STS_OVERRIDE_GP",
    "STS_OVERRIDE_IMP",
    "STS_OVERRIDE_P",
    "STS_OVERRIDE_P24",
    "STS_OVERRIDE_WAN_P",
    "SWMODE",
    "SW_FLOW_CON",
    "S_INRANGEERRCOUNT",
    "S_JUMBOPKT",
    "S_OUTRANGEERRCOUNT",
    "S_PKTS1024TO1522OCTETS",
    "S_PKTS1024TOMAXOCTETS",
    "S_PKTS1024TOMAXPKTOCTETS",
    "S_PKTS128TO255OCTETS",
    "S_PKTS1523TO2047",
    "S_PKTS2048TO4095",
    "S_PKTS256TO511OCTETS",
    "S_PKTS4096TO8191",
    "S_PKTS512TO1023OCTETS",
    "S_PKTS64OCTETS",
    "S_PKTS65TO127OCTETS",
    "S_PKTS8192TO9728",
    "S_RXALIGNMENTERRORS",
    "S_RXBROADCASTPKT",
    "S_RXDISCARD",
    "S_RXDROPPKTS",
    "S_RXEXCESSSIZEDISC",
    "S_RXFCSERRORS",
    "S_RXFRAGMENTS",
    "S_RXFWDDISCPKTS",
    "S_RXGOODOCTETS",
    "S_RXJABBERS",
    "S_RXMULTICASTPKTS",
    "S_RXOCTETS",
    "S_RXOVERSIZEPKTS",
    "S_RXPAUSEPKTS",
    "S_RXQOSOCTETS",
    "S_RXQOSPKTS",
    "S_RXSACHANGES",
    "S_RXSYMBLERR",
    "S_RXUNDERSIZEPKTS",
    "S_RXUNICASTPKTS",
    "S_TXBROADCASTPKTS",
    "S_TXCOLLISIONS",
    "S_TXDEFERREDTRANSMIT",
    "S_TXDROPPKTS",
    "S_TXEXCESSIVECOLLISION",
    "S_TXFRAMEINDISC",
    "S_TXLATECOLLISION",
    "S_TXMULTICASTPKTS",
    "S_TXMULTIPLECOLLISION",
    "S_TXOCTETS",
    "S_TXPAUSEPKTS",
    "S_TXQOS0OCTETS",
    "S_TXQOS0PKTS",
    "S_TXQOS1OCTETS",
    "S_TXQOS1PKTS",
    "S_TXQOS2OCTETS",
    "S_TXQOS2PKTS",
    "S_TXQOS3OCTETS",
    "S_TXQOS3PKTS",
    "S_TXQOSOCTETS",
    "S_TXQOSPKTS",
    "S_TXQPKTQ0",
    "S_TXQPKTQ1",
    "S_TXQPKTQ2",
    "S_TXQPKTQ3",
    "S_TXQPKTQ4",
    "S_TXQPKTQ5",
    "S_TXSINGLECOLLISION",
    "S_TXUNICASTPKTS",
    "TBI_CTL",
    "TC2COS_MAP",
    "TCAM_BIST_CONTROL",
    "TCAM_BIST_CTL",
    "TCAM_BIST_STATUS",
    "TCAM_BIST_STS0",
    "TCAM_BIST_STS1",
    "TCAM_TEST_COMPARE_STATUS",
    "TH_PCTL",
    "TM_STAMP_RPT_CTRL",
    "TM_STAMP_STATUS",
    "TOTAL_DLF_DROP_THRESH_Q1",
    "TOTAL_DLF_DROP_THRESH_Q2",
    "TOTAL_DLF_DROP_THRESH_Q3",
    "TOTAL_DROP_THRESH_Q1",
    "TOTAL_DROP_THRESH_Q2",
    "TOTAL_DROP_THRESH_Q3",
    "TOTAL_HYST_THRESH_Q1",
    "TOTAL_HYST_THRESH_Q2",
    "TOTAL_HYST_THRESH_Q3",
    "TOTAL_MC_DROP_IMP_THRESH",
    "TOTAL_PAUSE_IMP_THRESH",
    "TRREG_CTRL",
    "TRUNK_GRP0_CTL",
    "TRUNK_GRP1_CTL",
    "TRUNK_GRP2_CTL",
    "TRUNK_GRP3_CTL",
    "TRUNK_GRP_CTL",
    "TRUST_CVLAN",
    "TXBROADCASTPKTS",
    "TXCOLLISIONS",
    "TXDEFERREDTRANSMIT",
    "TXDROPPKTS",
    "TXEXCESSIVECOLLISION",
    "TXFRAMEINDISC",
    "TXGOODPKTS",
    "TXLATECOLLISION",
    "TXMULTICASTPKTS",
    "TXMULTIPLECOLLISION",
    "TXOCTETS",
    "TXPAUSEPKTS",
    "TXPAUSESTS",
    "TXQOS0OCTETS",
    "TXQOS0PKTS",
    "TXQOS1OCTETS",
    "TXQOS1PKTS",
    "TXQOS2OCTETS",
    "TXQOS2PKTS",
    "TXQOS3OCTETS",
    "TXQOS3PKTS",
    "TXQOSOCTETS",
    "TXQOSPKTS",
    "TXQPKTQ0",
    "TXQPKTQ1",
    "TXQPKTQ2",
    "TXQPKTQ3",
    "TXQPKTQ4",
    "TXQPKTQ5",
    "TXQ_FLUSH_MODE",
    "TXSINGLECOLLISION",
    "TXUNICASTPKTS",
    "TX_PAUSE_PASS",
    "UDF_0_A_0_8",
    "UDF_0_B_0_8",
    "UDF_0_C_0_8",
    "UDF_0_D_0_11",
    "UDF_1_A_0_8",
    "UDF_1_B_0_8",
    "UDF_1_C_0_8",
    "UDF_2_A_0_8",
    "UDF_2_B_0_8",
    "UDF_2_C_0_8",
    "UDF_OFFSET0_P",
    "UDF_OFFSET0_P8",
    "UDF_OFFSET2_P",
    "UDF_OFFSET3_P",
    "UDF_OFFSET4_EXP",
    "UDF_OFFSET4_GP",
    "UDF_OFFSET4_IMP",
    "UDF_OFFSET4_P",
    "UDF_OFFSET4_P8",
    "UDF_OFFSET5_P",
    "UDF_OFFSET5_P8",
    "ULF_DROP_MAP",
    "ULF_FORWARD_MAP",
    "VID_RANGE_CHECKER",
    "VLAN2VLAN_CTL",
    "VLAN_CTRL0",
    "VLAN_CTRL1",
    "VLAN_CTRL2",
    "VLAN_CTRL3",
    "VLAN_CTRL4",
    "VLAN_CTRL5",
    "VLAN_CTRL6",
    "VLAN_MAC_ADDR_INDX",
    "VLAN_MAC_CTRL",
    "VLAN_MAC_HASHSEL",
    "VLAN_MAC_TBL_ACS",
    "VLAN_MAC_TBL_DATA",
    "VLAN_MULTI_PORT_ADDR_CTL",
    "VLAN_REMAP",
    "WAN_PORT_SEL",
    "WATCH_DOG_CTRL",
    "WATCH_DOG_RPT1",
    "WATCH_DOG_RPT2",
    "WATCH_DOG_RPT3",
    "X1K_ANADV",
    "X1K_ANEXP",
    "X1K_ANLPA",
    "X1K_ANNXP",
    "X1K_BER_CRC_RXCNT",
    "X1K_BRCMTST",
    "X1K_CTL1",
    "X1K_CTL2",
    "X1K_CTL3",
    "X1K_CTL4",
    "X1K_EXT_MIISTS",
    "X1K_FORCE_TXD1",
    "X1K_FORCE_TXD2",
    "X1K_LPNXP",
    "X1K_MIICTL",
    "X1K_MIISTS",
    "X1K_PATT_GEN_CTL",
    "X1K_PATT_GEN_STS",
    "X1K_PHYIDH",
    "X1K_PHYIDL",
    "X1K_PRBS_CTL",
    "X1K_PRBS_STS",
    "X1K_STS1",
    "X1K_STS2",
    "X1K_STS3",
    "X1K_TST_MOD",
    "" /* Extra null entry for compiler */
}; /* soc_robo_reg_name array */
#endif /* !defined(SOC_NO_NAMES) */

#if !defined(SOC_NO_ALIAS)
char *soc_robo_reg_alias[] = {
    /* ACTLSTS                   */ "",
    /* ACT_POL_DATA              */ "",
    /* ACT_POL_DATA0             */ "",
    /* ACT_POL_DATA1             */ "",
    /* AEGSTS                    */ "",
    /* AGEOUT_CTL                */ "",
    /* AGEOUT_EN_VID             */ "",
    /* AMODE2                    */ "",
    /* AMPHY                     */ "",
    /* ANADV                     */ "",
    /* ANEXP                     */ "",
    /* ANLPAR                    */ "",
    /* ANNXP                     */ "",
    /* ARLA_ENTRY                */ "",
    /* ARLA_ENTRY0               */ "",
    /* ARLA_ENTRY1               */ "",
    /* ARLA_ENTRY_0              */ "",
    /* ARLA_ENTRY_1              */ "",
    /* ARLA_FWD_ENTRY0           */ "",
    /* ARLA_FWD_ENTRY1           */ "",
    /* ARLA_FWD_ENTRY2           */ "",
    /* ARLA_FWD_ENTRY3           */ "",
    /* ARLA_MAC                  */ "",
    /* ARLA_MACVID_ENTRY0        */ "",
    /* ARLA_MACVID_ENTRY1        */ "",
    /* ARLA_MACVID_ENTRY2        */ "",
    /* ARLA_MACVID_ENTRY3        */ "",
    /* ARLA_RWCTL                */ "",
    /* ARLA_SRCH_ADR             */ "",
    /* ARLA_SRCH_CTL             */ "",
    /* ARLA_SRCH_RSLT            */ "",
    /* ARLA_SRCH_RSLT_0          */ "",
    /* ARLA_SRCH_RSLT_1          */ "",
    /* ARLA_SRCH_RSLT_0_MACVID   */ "",
    /* ARLA_SRCH_RSLT_1_MACVID   */ "",
    /* ARLA_SRCH_RSLT_MACVID     */ "",
    /* ARLA_SRCH_RSLT_MACVID_0   */ "",
    /* ARLA_SRCH_RSLT_MACVID_1   */ "",
    /* ARLA_SRCH_RSLT_VID        */ "",
    /* ARLA_VID                  */ "",
    /* ARLA_VID_ENTRY            */ "",
    /* ARLA_VID_ENTRY0           */ "",
    /* ARLA_VID_ENTRY1           */ "",
    /* ARLA_VID_ENTRY_0          */ "",
    /* ARLA_VID_ENTRY_1          */ "",
    /* ARLA_VTBL_ADDR            */ "",
    /* ARLA_VTBL_ENTRY           */ "",
    /* ARLA_VTBL_RWCTRL          */ "",
    /* ARL_SPAREREG0             */ "",
    /* ARL_SPAREREG1             */ "",
    /* ARL_SPAREREG2             */ "",
    /* ARL_SPAREREG3             */ "",
    /* ASTSSUM                   */ "",
    /* AUTH_8021X_CTL1           */ "",
    /* AUTH_8021X_CTL2           */ "",
    /* BCAST_FWD_MAP             */ "",
    /* BC_SUP_PKTDROP_CNT_IMP    */ "",
    /* BC_SUP_PKTDROP_CNT_P      */ "",
    /* BC_SUP_RATECTRL_IMP       */ "",
    /* BC_SUP_RATECTRL_P         */ "",
    /* BG_SEL                    */ "",
    /* BIST_STS                  */ "",
    /* BIST_STS0                 */ "",
    /* BIST_STS1                 */ "",
    /* BONDING_PAD               */ "",
    /* BONDING_PAD_STATUS        */ "",
    /* BOND_DIRECT_PIN           */ "",
    /* BPDU_MCADDR               */ "",
    /* BRCMTST                   */ "",
    /* BRCM_HDR_CTRL             */ "",
    /* BRCM_TAG_CTRL             */ "",
    /* BUFCON_MEMADR             */ "",
    /* BUFCON_MEMDAT0            */ "",
    /* BUFCON_MEMDAT1            */ "",
    /* C4_WEIGHT                 */ "",
    /* CFP_ACC                   */ "",
    /* CFP_CTL_REG               */ "",
    /* CFP_DATA                  */ "",
    /* CFP_EN_CTRL               */ "",
    /* CFP_GLOBAL_CTL            */ "",
    /* CFP_MASK                  */ "",
    /* CFP_RC                    */ "",
    /* CFP_TEST                  */ "",
    /* CFP_UDF_A                 */ "",
    /* CFP_UDF_B                 */ "",
    /* CFP_UDF_C                 */ "",
    /* CFP_UDF_D                 */ "",
    /* CFP_UNLCK                 */ "",
    /* CHIP0_PORT_AGE            */ "",
    /* CHIP_REVID                */ "",
    /* CHIP_RST_CTL              */ "",
    /* CLASS_PCP                 */ "",
    /* CLKSET                    */ "",
    /* COMM_IRC_CON              */ "",
    /* CPU2COS_MAP               */ "",
    /* CPU_ADDRESS               */ "",
    /* CPU_MEM_RD_EN             */ "",
    /* CPU_RAM_ROM_SEL           */ "",
    /* CPU_READ_DATA             */ "",
    /* CRC16_GP                  */ "",
    /* DEBUG_REG                 */ "",
    /* DEBUG_STS                 */ "",
    /* DEFAULT_1Q_TAG            */ "",
    /* DEFAULT_1Q_TAG_IMP        */ "",
    /* DF_TIMER                  */ "",
    /* DIAGNOSIS                 */ "",
    /* DIRECT_CTRL_PIN           */ "",
    /* DIS_LEARN                 */ "",
    /* DOS_CTRL                  */ "",
    /* DOS_DIS_LRN_REG           */ "",
    /* DOU_TAG_TPID              */ "",
    /* DTAG_GLO_CTL              */ "",
    /* DTAG_TPID                 */ "",
    /* DUPSTS                    */ "",
    /* EAP_DIP                   */ "",
    /* EAP_GLO_CON               */ "",
    /* EAP_MULTI_ADDR_CTRL       */ "",
    /* EAV_LNK_STATUS            */ "",
    /* EGMIRCTL                  */ "",
    /* EGMIRDIV                  */ "",
    /* EGMIRMAC                  */ "",
    /* EGRESS_NRESE_PKT_TC2PCP_MAP */ "",
    /* EGRESS_NRESE_PKT_TC2PCP_MAP_8 */ "",
    /* EGRESS_NRESE_PKT_TC2PCP_MAP_IMP */ "",
    /* EGRESS_RMON               */ "",
    /* EGRESS_VID_RMK_TBL_ACS    */ "",
    /* EGRESS_VID_RMK_TBL_DATA   */ "",
    /* EN_IMP_CONG_REMAP         */ "",
    /* EN_IMP_HIGH_RATE          */ "",
    /* EN_TOTAL_MC_DROP_IMP      */ "",
    /* EXTPHY_SCAN_CTL           */ "",
    /* EXT_ACTLSTS               */ "",
    /* EXT_AEGSTS                */ "",
    /* EXT_AMODE2                */ "",
    /* EXT_AMPHY                 */ "",
    /* EXT_ANADV                 */ "",
    /* EXT_ANEXP                 */ "",
    /* EXT_ANLPA                 */ "",
    /* EXT_ANNXP                 */ "",
    /* EXT_ASTSSUM               */ "",
    /* EXT_BRCMTST               */ "",
    /* EXT_HNDRD_ACTL            */ "",
    /* EXT_HNDRD_ASTS            */ "",
    /* EXT_HNDRD_FCSCNT          */ "",
    /* EXT_HNDRD_RECNT           */ "",
    /* EXT_LPNXP                 */ "",
    /* EXT_MIICTL                */ "",
    /* EXT_MIISTS                */ "",
    /* EXT_PHYIDH                */ "",
    /* EXT_PHYIDL                */ "",
    /* E_ACTLSTS                 */ "",
    /* E_AEGSTS                  */ "",
    /* E_AMODE2                  */ "",
    /* E_AMPHY                   */ "",
    /* E_ANADV                   */ "",
    /* E_ANEXP                   */ "",
    /* E_ANLPA                   */ "",
    /* E_ANNXP                   */ "",
    /* E_ASTSSUM                 */ "",
    /* E_BRCMTST                 */ "",
    /* E_HNDRD_ACTL              */ "",
    /* E_HNDRD_ASTS              */ "",
    /* E_HNDRD_FCSCNT            */ "",
    /* E_HNDRD_RECNT             */ "",
    /* E_LPNXP                   */ "",
    /* E_MIICTL                  */ "",
    /* E_MIISTS                  */ "",
    /* E_PHYIDH                  */ "",
    /* E_PHYIDL                  */ "",
    /* FAST_AGE_CTL              */ "",
    /* FAST_AGE_CTRL             */ "",
    /* FAST_AGE_PORT             */ "",
    /* FAST_AGE_VID              */ "",
    /* FAST_AGING_PORT           */ "",
    /* FAST_AGING_VID            */ "",
    /* FCON_BCST_TH_CTRL         */ "",
    /* FCON_DIAG_CTRL            */ "",
    /* FCON_DLF_TH_CTRL          */ "",
    /* FCON_FLOWCON_STATUS0      */ "",
    /* FCON_FLOWCON_STATUS1      */ "",
    /* FCON_FLOWCON_STATUS2      */ "",
    /* FCON_FLOWCON_STATUS3      */ "",
    /* FCON_FLOWCON_STATUS4      */ "",
    /* FCON_FLOWCON_STATUS5      */ "",
    /* FCON_FLOWCON_STATUS6      */ "",
    /* FCON_FLOWCON_STATUS7      */ "",
    /* FCON_FLOWCON_STATUS8      */ "",
    /* FCON_FLOWCON_STATUS9      */ "",
    /* FCON_FLOWCON_STATUS10     */ "",
    /* FCON_FLOWCON_STATUS11     */ "",
    /* FCON_FLOWCON_STATUS12     */ "",
    /* FCON_FLOWCON_STATUS13     */ "",
    /* FCON_FLOWMIX              */ "",
    /* FCON_GLOB_TH_CTRL_1       */ "",
    /* FCON_GLOB_TH_CTRL_2       */ "",
    /* FCON_MISC_CTRL            */ "",
    /* FCON_MISC_TXFLOW_CTRL     */ "",
    /* FCON_PERQ_TXDROP_CTRL     */ "",
    /* FCON_Q0_100_TH_CTRL_1     */ "",
    /* FCON_Q0_100_TH_CTRL_2     */ "",
    /* FCON_Q0_TXDSC_CTRL_3      */ "",
    /* FCON_Q1_100_TH_CTRL_1     */ "",
    /* FCON_Q1_100_TH_CTRL_2     */ "",
    /* FCON_Q1_TXDSC_CTRL_3      */ "",
    /* FCON_Q2_100_TH_CTRL_1     */ "",
    /* FCON_Q2_100_TH_CTRL_2     */ "",
    /* FCON_Q2_TXDSC_CTRL_3      */ "",
    /* FCON_Q3_100_TH_CTRL_1     */ "",
    /* FCON_Q3_100_TH_CTRL_2     */ "",
    /* FCON_Q3_TXDSC_CTRL_3      */ "",
    /* FCON_RSRV_BUFNUM          */ "",
    /* FCON_RXBASE_BUFNUM        */ "",
    /* FCON_RX_FCON_CTRL         */ "",
    /* FCON_SPARE0               */ "",
    /* FCON_SPARE1               */ "",
    /* FCON_SPARE2               */ "",
    /* FCON_STRICT_HIQ_PRE_CTRL0 */ "",
    /* FCON_STRICT_HIQ_PRE_CTRL1 */ "",
    /* FCON_STRICT_HIQ_PRE_CTRL2 */ "",
    /* FCON_STRICT_HIQ_PRE_CTRL3 */ "",
    /* FCON_TXQ_FULL_TH          */ "",
    /* FC_CHIP_INFO              */ "",
    /* FC_CHIP_INFO_1            */ "",
    /* FC_CHIP_INFO_2            */ "",
    /* FC_CONG_BUF_ERR_HIS       */ "",
    /* FC_CONG_PORTMAP01         */ "",
    /* FC_CONG_PORTMAP8          */ "",
    /* FC_CONG_PORTMAP16         */ "",
    /* FC_CONG_PORTMAP23         */ "",
    /* FC_CONG_PORTMAP45         */ "",
    /* FC_CONG_PORTMAP67         */ "",
    /* FC_CONG_PORTMAP89         */ "",
    /* FC_CONG_PORTMAP1011       */ "",
    /* FC_CONG_PORTMAP1213       */ "",
    /* FC_CONG_PORTMAP1415       */ "",
    /* FC_DIAG_CTRL              */ "",
    /* FC_GIGA_INFO              */ "",
    /* FC_GIGA_INFO_1            */ "",
    /* FC_GIGA_INFO_2            */ "",
    /* FC_MCAST_DROP_CTRL        */ "",
    /* FC_MCAST_DROP_CTRL_1      */ "",
    /* FC_MCAST_DROP_CTRL_2      */ "",
    /* FC_MON_TXQ                */ "",
    /* FC_PAUSE_DROP_CTRL        */ "",
    /* FC_PAUSE_HIS              */ "",
    /* FC_PAUSE_HIS_1            */ "",
    /* FC_PAUSE_HIS_2            */ "",
    /* FC_PEAK_RXBYTE            */ "",
    /* FC_PEAK_TOTAL_USED        */ "",
    /* FC_PEAK_TXQ               */ "",
    /* FC_PEAK_TXQ_45            */ "",
    /* FC_Q45_CONG_PORTMAP_8     */ "",
    /* FC_Q45_CONG_PORTMAP_0123  */ "",
    /* FC_Q45_CONG_PORTMAP_4567  */ "",
    /* FC_RXBUF_ERR_HIS          */ "",
    /* FC_RXBUF_ERR_HIS_1        */ "",
    /* FC_RXBUF_ERR_HIS_2        */ "",
    /* FC_RXPAUSE_HIS            */ "",
    /* FC_RXPAUSE_HIS_1          */ "",
    /* FC_RXPAUSE_HIS_2          */ "",
    /* FC_RX_HYST                */ "",
    /* FC_RX_MAX_PTR             */ "",
    /* FC_RX_RSRV                */ "",
    /* FC_RX_RUNOFF              */ "",
    /* FC_SPARE_REG              */ "",
    /* FC_TOTAL_TH_DROP_Q        */ "",
    /* FC_TOTAL_TH_DROP_Q45      */ "",
    /* FC_TOTAL_TH_DROP_Q_IMP    */ "",
    /* FC_TOTAL_TH_DROP_Q_WAN    */ "",
    /* FC_TOTAL_TH_HYST_Q        */ "",
    /* FC_TOTAL_TH_HYST_Q45      */ "",
    /* FC_TOTAL_TH_HYST_Q_IMP    */ "",
    /* FC_TOTAL_TH_HYST_Q_WAN    */ "",
    /* FC_TOTAL_TH_PAUSE_Q       */ "",
    /* FC_TOTAL_TH_PAUSE_Q45     */ "",
    /* FC_TOTAL_TH_PAUSE_Q_IMP   */ "",
    /* FC_TOTAL_TH_PAUSE_Q_WAN   */ "",
    /* FC_TOTAL_TH_RSRV_Q        */ "",
    /* FC_TOTAL_USED             */ "",
    /* FC_TXPAUSE_HIS            */ "",
    /* FC_TXPAUSE_HIS_1          */ "",
    /* FC_TXPAUSE_HIS_2          */ "",
    /* FC_TXQ_TH_DROP_Q          */ "",
    /* FC_TXQ_TH_DROP_Q45        */ "",
    /* FC_TXQ_TH_DROP_Q_IMP      */ "",
    /* FC_TXQ_TH_DROP_Q_WAN      */ "",
    /* FC_TXQ_TH_PAUSE_Q         */ "",
    /* FC_TXQ_TH_PAUSE_Q45       */ "",
    /* FC_TXQ_TH_PAUSE_Q_IMP     */ "",
    /* FC_TXQ_TH_PAUSE_Q_WAN     */ "",
    /* FC_TXQ_TH_RSRV_Q          */ "",
    /* FC_TXQ_TH_RSRV_Q45        */ "",
    /* FC_TXQ_TH_RSRV_Q_IMP      */ "",
    /* FC_TXQ_TH_RSRV_Q_WAN      */ "",
    /* FLOW_MON_BUS              */ "",
    /* FM_MEMADR                 */ "",
    /* FM_MEMDAT0                */ "",
    /* FM_MEMDAT1                */ "",
    /* FM_MEMDAT2                */ "",
    /* FM_MEMDAT3                */ "",
    /* FORCE_FRAME_DROP          */ "",
    /* GARLCFG                   */ "",
    /* GENMEM_ADDR               */ "",
    /* GENMEM_CTL                */ "",
    /* GENMEM_DATA               */ "",
    /* GENMEM_DATA0              */ "",
    /* GENMEM_DATA1              */ "",
    /* GLB_ACTLSTS               */ "",
    /* GLB_AEGSTS                */ "",
    /* GLB_AMODE2                */ "",
    /* GLB_AMPHY                 */ "",
    /* GLB_ANADV                 */ "",
    /* GLB_ANEXP                 */ "",
    /* GLB_ANLPA                 */ "",
    /* GLB_ANNXP                 */ "",
    /* GLB_ASTSSUM               */ "",
    /* GLB_BRCMTST               */ "",
    /* GLB_HNDRD_ACTL            */ "",
    /* GLB_HNDRD_ASTS            */ "",
    /* GLB_HNDRD_FCSCNT          */ "",
    /* GLB_HNDRD_RECNT           */ "",
    /* GLB_LPNXP                 */ "",
    /* GLB_MIICTL                */ "",
    /* GLB_MIISTS                */ "",
    /* GLB_PHYIDH                */ "",
    /* GLB_PHYIDL                */ "",
    /* GLOBAL_TRUNK_CTL          */ "",
    /* GMNGCFG                   */ "",
    /* GRPADDR1                  */ "",
    /* GRPADDR2                  */ "",
    /* G_ANADV                   */ "",
    /* G_ANADV_EXT               */ "",
    /* G_ANADV_EXT_P5            */ "",
    /* G_ANEXP                   */ "",
    /* G_ANEXP_EXT               */ "",
    /* G_ANEXP_EXT_P5            */ "",
    /* G_ANLPA                   */ "",
    /* G_ANLPA_EXT               */ "",
    /* G_ANLPA_EXT_P5            */ "",
    /* G_ANNXP                   */ "",
    /* G_ANNXP_EXT               */ "",
    /* G_ANNXP_EXT_P5            */ "",
    /* G_AUX_CTL                 */ "",
    /* G_AUX_CTL_EXT             */ "",
    /* G_AUX_CTL_EXT_P5          */ "",
    /* G_AUX_STS                 */ "",
    /* G_AUX_STS_EXT             */ "",
    /* G_AUX_STS_EXT_P5          */ "",
    /* G_B1000T_CTL              */ "",
    /* G_B1000T_CTL_EXT          */ "",
    /* G_B1000T_CTL_EXT_P5       */ "",
    /* G_B1000T_STS              */ "",
    /* G_B1000T_STS_EXT          */ "",
    /* G_B1000T_STS_EXT_P5       */ "",
    /* G_DSP_COEFFICIENT         */ "",
    /* G_DSP_COEFFICIENT_ADDR    */ "",
    /* G_DSP_COEFFICIENT_ADDR_EXT */ "",
    /* G_DSP_COEFFICIENT_ADDR_EXT_P5 */ "",
    /* G_DSP_COEFFICIENT_EXT     */ "",
    /* G_DSP_COEFFICIENT_EXT_P5  */ "",
    /* G_EXT_STS                 */ "",
    /* G_EXT_STS_EXT             */ "",
    /* G_EXT_STS_EXT_P5          */ "",
    /* G_FALSE_CARR_CNT          */ "",
    /* G_FALSE_CARR_CNT_EXT      */ "",
    /* G_FALSE_CARR_CNT_EXT_P5   */ "",
    /* G_INTERRUPT_MSK           */ "",
    /* G_INTERRUPT_MSK_EXT       */ "",
    /* G_INTERRUPT_MSK_EXT_P5    */ "",
    /* G_INTERRUPT_STS           */ "",
    /* G_INTERRUPT_STS_EXT       */ "",
    /* G_INTERRUPT_STS_EXT_P5    */ "",
    /* G_LPNXP                   */ "",
    /* G_LPNXP_EXT               */ "",
    /* G_LPNXP_EXT_P5            */ "",
    /* G_MASTER_SLAVE_SEED       */ "",
    /* G_MASTER_SLAVE_SEED_EXT   */ "",
    /* G_MASTER_SLAVE_SEED_EXT_P5 */ "",
    /* G_MIICTL                  */ "",
    /* G_MIICTL_EXT              */ "",
    /* G_MIICTL_EXT_P5           */ "",
    /* G_MIISTS                  */ "",
    /* G_MIISTS_EXT              */ "",
    /* G_MIISTS_EXT_P5           */ "",
    /* G_MISC_SHADOW             */ "",
    /* G_MISC_SHADOW_EXT         */ "",
    /* G_MISC_SHADOW_EXT_P5      */ "",
    /* G_PCTL                    */ "",
    /* G_PHYIDH                  */ "",
    /* G_PHYIDH_EXT              */ "",
    /* G_PHYIDH_EXT_P5           */ "",
    /* G_PHYIDL                  */ "",
    /* G_PHYIDL_EXT              */ "",
    /* G_PHYIDL_EXT_P5           */ "",
    /* G_PHY_EXT_CTL             */ "",
    /* G_PHY_EXT_CTL_EXT         */ "",
    /* G_PHY_EXT_CTL_EXT_P5      */ "",
    /* G_PHY_EXT_STS             */ "",
    /* G_PHY_EXT_STS_EXT         */ "",
    /* G_PHY_EXT_STS_EXT_P5      */ "",
    /* G_REC_ERR_CNT             */ "",
    /* G_REC_ERR_CNT_EXT         */ "",
    /* G_REC_ERR_CNT_EXT_P5      */ "",
    /* G_REC_NOTOK_CNT           */ "",
    /* G_REC_NOTOK_CNT_EXT       */ "",
    /* G_REC_NOTOK_CNT_EXT_P5    */ "",
    /* G_TEST1                   */ "",
    /* G_TEST2                   */ "",
    /* G_TEST1_EXT               */ "",
    /* G_TEST1_EXT_P5            */ "",
    /* G_TEST2_EXT               */ "",
    /* G_TEST2_EXT_P5            */ "",
    /* HL_PRTC_CTRL              */ "",
    /* HNDRD_ACTL                */ "",
    /* HNDRD_ASTS                */ "",
    /* HNDRD_FCSCNT              */ "",
    /* HNDRD_RECNT               */ "",
    /* IEEE802P2_LLC             */ "",
    /* IEEE_802_2_LLC            */ "",
    /* IGMIRCTL                  */ "",
    /* IGMIRDIV                  */ "",
    /* IGMIRMAC                  */ "",
    /* IMP0_PRT_ID               */ "",
    /* IMP1_EGRESS_RATE_CTRL_CFG_REG */ "",
    /* IMP1_PRT_ID               */ "",
    /* IMP_CTL                   */ "",
    /* IMP_EGRESS_RATE_CTRL_CFG_REG */ "",
    /* IMP_RGMII_CTL_GP          */ "",
    /* IMP_RGMII_TIME_DLY_GP     */ "",
    /* INGRESS_RMON              */ "",
    /* INRANGEERRCOUNT           */ "",
    /* IPG_SHRNK_CTRL            */ "",
    /* ISP_PORT_SEL_PBM          */ "",
    /* ISP_SEL_PORTMAP           */ "",
    /* ISP_VID                   */ "",
    /* JUMBOPKT                  */ "",
    /* JUMBO_PORT_MASK           */ "",
    /* L4PORT_RANGE_CHECKER      */ "",
    /* LDMETER_UPDATE_RATECTL    */ "",
    /* LD_FRM_SA                 */ "",
    /* LED0_ST                   */ "",
    /* LED1_ST                   */ "",
    /* LED2_ST                   */ "",
    /* LED3_ST                   */ "",
    /* LEDA_CTL                  */ "",
    /* LEDA_ST                   */ "",
    /* LEDB_ST                   */ "",
    /* LEDC_ST                   */ "",
    /* LEDD_ST                   */ "",
    /* LED_CONTROL               */ "",
    /* LED_EN_MAP                */ "",
    /* LED_FLSH_CTL              */ "",
    /* LED_FUNC0_CTL             */ "",
    /* LED_FUNC1_CTL             */ "",
    /* LED_FUNC_MAP              */ "",
    /* LED_MODE_MAP_0            */ "",
    /* LED_MODE_MAP_1            */ "",
    /* LED_OUTPUT_ENABLE         */ "",
    /* LED_PORTMAP               */ "",
    /* LED_REFLSH_CTL            */ "",
    /* LNKSTS                    */ "",
    /* LNKSTSCHG                 */ "",
    /* LPDET_CFG                 */ "",
    /* LPDET_SA                  */ "",
    /* LPNXP                     */ "",
    /* LP_STA_GP                 */ "",
    /* LRN_CNT_CTL               */ "",
    /* LSA_MII_PORT              */ "",
    /* LSA_PORT                  */ "",
    /* MAC2VLAN_CTL              */ "",
    /* MAC_SEC_CON0              */ "",
    /* MAC_SEC_CON1              */ "",
    /* MAC_SEC_CON2              */ "",
    /* MAC_SEC_CON3              */ "",
    /* MAC_SEC_CON4              */ "",
    /* MAC_TRUNK_CTL             */ "",
    /* MARLA_FWD_ENTRY0          */ "",
    /* MARLA_FWD_ENTRY1          */ "",
    /* MARLA_SRCH_RSLT           */ "",
    /* MARLA_SRCH_RSLT_0         */ "",
    /* MARLA_SRCH_RSLT_1         */ "",
    /* MAX_ICMPV4_SIZE_REG       */ "",
    /* MAX_ICMPV6_SIZE_REG       */ "",
    /* MCAST_SUP0                */ "",
    /* MCAST_SUP1                */ "",
    /* MDIO_ADDR_P               */ "",
    /* MDIO_ADDR_P8              */ "",
    /* MDIO_ADDR_WAN             */ "",
    /* MDIO_BASE_ADDR            */ "",
    /* MEM_ADDR                  */ "",
    /* MEM_ARL_B0_HI             */ "",
    /* MEM_ARL_B0_LO             */ "",
    /* MEM_ARL_B1_HI             */ "",
    /* MEM_ARL_B1_LO             */ "",
    /* MEM_ARL_HIGH              */ "",
    /* MEM_ARL_LOW               */ "",
    /* MEM_BFC_ADDR              */ "",
    /* MEM_BFC_DATA              */ "",
    /* MEM_BTM_DATA              */ "",
    /* MEM_BTM_DATA0             */ "",
    /* MEM_BTM_DATA1             */ "",
    /* MEM_CTRL                  */ "",
    /* MEM_DATA_HIGH             */ "",
    /* MEM_DATA_LOW              */ "",
    /* MEM_DEBUG_DATA_0_0        */ "",
    /* MEM_DEBUG_DATA_0_1        */ "",
    /* MEM_DEBUG_DATA_1_0        */ "",
    /* MEM_DEBUG_DATA_1_1        */ "",
    /* MEM_FRM_ADDR              */ "",
    /* MEM_FRM_DATA0             */ "",
    /* MEM_FRM_DATA1             */ "",
    /* MEM_FRM_DATA2             */ "",
    /* MEM_FRM_DATA3             */ "",
    /* MEM_FRM_DATA4             */ "",
    /* MEM_FRM_DATA5             */ "",
    /* MEM_FRM_DATA6             */ "",
    /* MEM_FRM_DATA7             */ "",
    /* MEM_MARL_B0_HI            */ "",
    /* MEM_MARL_B0_LO            */ "",
    /* MEM_MARL_B1_HI            */ "",
    /* MEM_MARL_B1_LO            */ "",
    /* MEM_MARL_HIGH             */ "",
    /* MEM_MARL_LOW              */ "",
    /* MEM_TEST_CTL              */ "",
    /* MEM_VLAN_DATA             */ "",
    /* MIBDIAG_PAGE              */ "",
    /* MIBDIGA_PAGE              */ "",
    /* MIBKILLOVR                */ "",
    /* MIB_GD_FM_MAX_SIZE        */ "",
    /* MIB_SELECT                */ "",
    /* MIB_SNAPSHOT_CTL          */ "",
    /* MIICTL                    */ "",
    /* MIISTS                    */ "",
    /* MII_PCTL                  */ "",
    /* MINIMUM_TCP_HDR_SZ        */ "",
    /* MIRCAPCTL                 */ "",
    /* MISC_CTL                  */ "",
    /* MLF_DROP_MAP              */ "",
    /* MLF_IMPC_FWD_MAP          */ "",
    /* MLF_IPMC_FWD_MAP          */ "",
    /* MNGPID                    */ "",
    /* MODEL_ID                  */ "",
    /* MODULE_ID0                */ "",
    /* MODULE_ID1                */ "",
    /* MPORTVEC0                 */ "",
    /* MPORTVEC1                 */ "",
    /* MPORTVEC2                 */ "",
    /* MPORTVEC3                 */ "",
    /* MPORTVEC4                 */ "",
    /* MPORTVEC5                 */ "",
    /* MR_STA                    */ "",
    /* MST_AGE                   */ "",
    /* MST_CON                   */ "",
    /* MST_TAB                   */ "",
    /* MST_TBL                   */ "",
    /* MULTIPORT_ADDR0           */ "",
    /* MULTIPORT_ADDR1           */ "",
    /* MULTIPORT_ADDR2           */ "",
    /* MULTIPORT_ADDR3           */ "",
    /* MULTIPORT_ADDR4           */ "",
    /* MULTIPORT_ADDR5           */ "",
    /* MULTI_PORT_CTL            */ "",
    /* NEW_CONTROL               */ "",
    /* NEW_CTRL                  */ "",
    /* NEW_PRI_MAP               */ "",
    /* OTHER_CHECKER             */ "",
    /* OTHER_TABLE_DATA0         */ "",
    /* OTHER_TABLE_DATA1         */ "",
    /* OTHER_TABLE_DATA2         */ "",
    /* OTHER_TABLE_INDEX         */ "",
    /* OTPROM_STATUS             */ "",
    /* OTP_ADDR_REG              */ "",
    /* OTP_CTL_REG               */ "",
    /* OTP_RD_DATA               */ "",
    /* OTP_STS_REG               */ "",
    /* OTP_WR_DATA               */ "",
    /* OUTRANGEERRCOUNT          */ "",
    /* P5_RGMII_TIME_DLY_GP      */ "",
    /* P8_PCP2TC                 */ "",
    /* PAGEREG                   */ "",
    /* PAUSESTS                  */ "",
    /* PAUSE_CAP                 */ "",
    /* PAUSE_FRM_CTRL            */ "",
    /* PAUSE_QUANTA              */ "",
    /* PBPTRFIFO                 */ "",
    /* PBPTRFIFO_0               */ "",
    /* PBPTRFIFO_1               */ "",
    /* PHYIDH                    */ "",
    /* PHYIDL                    */ "",
    /* PHYINFO_PHYIDH            */ "",
    /* PHYINFO_PHYIDL            */ "",
    /* PHYSCAN_CTL               */ "",
    /* PHY_LED_FUNC              */ "",
    /* PHY_PWR_DOWN              */ "",
    /* PHY_STAT                  */ "",
    /* PKTS1024TO1522OCTETS      */ "",
    /* PKTS1024TOMAXOCTETS       */ "",
    /* PKTS1024TOMAXPKTOCTETS    */ "",
    /* PKTS128TO255OCTETS        */ "",
    /* PKTS1523TO2047            */ "",
    /* PKTS2048TO4095            */ "",
    /* PKTS256TO511OCTETS        */ "",
    /* PKTS4096TO8191            */ "",
    /* PKTS512TO1023OCTETS       */ "",
    /* PKTS64OCTETS              */ "",
    /* PKTS65TO127OCTETS         */ "",
    /* PKTS8192TO9728            */ "",
    /* PLL_FREQ_SEL              */ "",
    /* PLL_TEST                  */ "",
    /* PLL_TEST_CTRL_I           */ "",
    /* PLL_TEST_CTRL_II          */ "",
    /* PN_PCP2TC                 */ "",
    /* PORT4_RGMII_CTL_GP        */ "",
    /* PORT5_RGMII_CTL_GP        */ "",
    /* PORTVEC1                  */ "",
    /* PORTVEC2                  */ "",
    /* PORT_EAP1_CON             */ "",
    /* PORT_EAP_CON              */ "",
    /* PORT_EAP_DA               */ "",
    /* PORT_EGCTL                */ "",
    /* PORT_ERC_CON              */ "",
    /* PORT_ERC_CON_IMP          */ "",
    /* PORT_IRC1_CON             */ "",
    /* PORT_IRC_CON              */ "",
    /* PORT_MAX_LEARN            */ "",
    /* PORT_SA_CNT               */ "",
    /* PORT_SEC_CON              */ "",
    /* PORT_VLAN1_CTL            */ "",
    /* PORT_VLAN_CTL             */ "",
    /* PORT_VLAN_CTL_IMP         */ "",
    /* PRBS_CTL                  */ "",
    /* PRBS_STA                  */ "",
    /* PROTECTED_SEL             */ "",
    /* PROTOCOL2VLAN_CTL         */ "",
    /* PRS_FIFO_DEBUG_CTRL       */ "",
    /* PRS_FIFO_DEBUG_DATA       */ "",
    /* PWR_DOWN_MODE             */ "",
    /* QOS_1P1Q_PRI_MAP          */ "",
    /* QOS_1P_EN                 */ "",
    /* QOS_CTL                   */ "",
    /* QOS_DIFF_DSCP0            */ "",
    /* QOS_DIFF_DSCP1            */ "",
    /* QOS_DIFF_DSCP2            */ "",
    /* QOS_DIFF_DSCP3            */ "",
    /* QOS_D_TOS_TH              */ "",
    /* QOS_EN_DIFFSERV           */ "",
    /* QOS_EN_TRAFFIC_PRI_REMAP  */ "",
    /* QOS_ETHERPRI_CTRL         */ "",
    /* QOS_GLOBAL_CTRL           */ "",
    /* QOS_MIB_QUE_SEL           */ "",
    /* QOS_M_TOS_TH              */ "",
    /* QOS_PAUSE_EN              */ "",
    /* QOS_REASON_CODE           */ "",
    /* QOS_RX_CTRL_P             */ "",
    /* QOS_R_TOS_TH              */ "",
    /* QOS_TCI_TH                */ "",
    /* QOS_TOS_DIF_CTL           */ "",
    /* QOS_TOS_DIF_EN            */ "",
    /* QOS_TRAFFIC_PRI_REMAP     */ "",
    /* QOS_TX_CTRL               */ "",
    /* QOS_T_TOS_TH              */ "",
    /* QOS_WEIGHT                */ "",
    /* QUEUE_CONGESTION_STATUS0  */ "",
    /* QUEUE_CONGESTION_STATUS1  */ "",
    /* QUEUE_CONGESTION_STATUS2  */ "",
    /* QUEUE_CONGESTION_STATUS3  */ "",
    /* QUEUE_CONGESTION_STATUS4  */ "",
    /* QUEUE_CONGESTION_STATUS5  */ "",
    /* RANGE_CHECKER_CTL         */ "",
    /* RATE_INBAND               */ "",
    /* RATE_METER0               */ "",
    /* RATE_METER1               */ "",
    /* RATE_OUTBAND              */ "",
    /* RCM_CTL                   */ "",
    /* RCM_DATA0                 */ "",
    /* RCM_DATA1                 */ "",
    /* RCM_DATA2                 */ "",
    /* RCM_DATA3                 */ "",
    /* RCM_DATA4                 */ "",
    /* RCM_PORT                  */ "",
    /* RESE_AV_EN_CTRL           */ "",
    /* RESE_C4_BW_CNTL           */ "",
    /* RESE_C5_BW_CNTL           */ "",
    /* RESE_EGRESS_TM_STAMP      */ "",
    /* RESE_MAX_AV_PKT_SZ        */ "",
    /* RESE_SLOT_ADJ             */ "",
    /* RESE_SLOT_TICK_CNTR       */ "",
    /* RESE_TM_ADJ               */ "",
    /* RESE_TM_BASE              */ "",
    /* RGMII_CTL_GP              */ "",
    /* RGMII_CTL_GP48            */ "",
    /* RGMII_CTL_GP49            */ "",
    /* RGMII_CTL_GP50            */ "",
    /* RGMII_CTRL                */ "",
    /* RGMII_TIME_DELAY_CTRL     */ "",
    /* RGMII_TIME_DLY_GP         */ "",
    /* RGMII_TIME_DLY_GP48       */ "",
    /* RGMII_TIME_DLY_GP49       */ "",
    /* RGMII_TIME_DLY_GP50       */ "",
    /* RMONSTEER                 */ "",
    /* RST_TABLE_MEM             */ "",
    /* RST_TABLE_MEM1            */ "",
    /* RSV_MCAST_CTRL            */ "",
    /* RXALIGNMENTERRORS         */ "",
    /* RXBROADCASTPKT            */ "",
    /* RXDISCARD                 */ "",
    /* RXDROPPKTS                */ "",
    /* RXEXCESSSIZEDISC          */ "",
    /* RXFCSERRORS               */ "",
    /* RXFRAGMENTS               */ "",
    /* RXFWDDISCPKTS             */ "",
    /* RXGOODOCTETS              */ "",
    /* RXGOODPKTS                */ "",
    /* RXJABBERS                 */ "",
    /* RXMULTICASTPKTS           */ "",
    /* RXOCTETS                  */ "",
    /* RXOVERSIZEPKTS            */ "",
    /* RXPAUSEPKTS               */ "",
    /* RXPAUSESTS                */ "",
    /* RXQOSOCTETS               */ "",
    /* RXQOSPKTS                 */ "",
    /* RXSACHANGES               */ "",
    /* RXSYMBLERR                */ "",
    /* RXUNDERSIZEPKTS           */ "",
    /* RXUNICASTPKTS             */ "",
    /* RX_GLOBAL_CTL             */ "",
    /* RX_PAUSE_PASS             */ "",
    /* SCAN_RSLT_GP              */ "",
    /* SCAN_RSLT_P               */ "",
    /* SCAN_TIMEOUT              */ "",
    /* SDACTLSTS                 */ "",
    /* SDAEGSTS                  */ "",
    /* SDAMODE2                  */ "",
    /* SDAMPHY                   */ "",
    /* SDANADV                   */ "",
    /* SDANEXP                   */ "",
    /* SDANLPA                   */ "",
    /* SDANNXP                   */ "",
    /* SDASTSSUM                 */ "",
    /* SDBRCMTST                 */ "",
    /* SDHNDRD_ACTL              */ "",
    /* SDHNDRD_ASTS              */ "",
    /* SDHNDRD_FCSCNT            */ "",
    /* SDHNDRD_RECNT             */ "",
    /* SDLPNXP                   */ "",
    /* SDMIICTL                  */ "",
    /* SDMIISTS                  */ "",
    /* SDPHYIDH                  */ "",
    /* SDPHYIDL                  */ "",
    /* SD_DEFAULT                */ "",
    /* SD_SEL_EARLY              */ "",
    /* SD_SIGNAL_DETC            */ "",
    /* SEC_DPMSK                 */ "",
    /* SEC_SPMSK                 */ "",
    /* SEC_TDIP0                 */ "",
    /* SEC_TDIP1                 */ "",
    /* SERDES_CTRL               */ "",
    /* SFT_LRN_CTL               */ "",
    /* SGMII_CLR_CTL             */ "",
    /* SGMII_CTL_GP              */ "",
    /* SGMII_STA_GP              */ "",
    /* SLICE_MAP_P               */ "",
    /* SLICE_MAP_P8              */ "",
    /* SPARE_REG0                */ "",
    /* SPARE_REG1                */ "",
    /* SPARE_REG2                */ "",
    /* SPDSTS                    */ "",
    /* SPECIAL_MNGT              */ "",
    /* SPIDIO0                   */ "",
    /* SPIDIO1                   */ "",
    /* SPIDIO2                   */ "",
    /* SPIDIO3                   */ "",
    /* SPIDIO4                   */ "",
    /* SPIDIO5                   */ "",
    /* SPIDIO6                   */ "",
    /* SPIDIO7                   */ "",
    /* SPISTS                    */ "",
    /* SPTAGT                    */ "",
    /* SPT_MULTI_ADDR_BPS_CTRL   */ "",
    /* SRCADRCHG                 */ "",
    /* STRAP_STS                 */ "",
    /* STRAP_VALUE               */ "",
    /* STS_CTL                   */ "",
    /* STS_OVERRIDE_GMIIP        */ "",
    /* STS_OVERRIDE_GP           */ "",
    /* STS_OVERRIDE_IMP          */ "",
    /* STS_OVERRIDE_P            */ "",
    /* STS_OVERRIDE_P24          */ "",
    /* STS_OVERRIDE_WAN_P        */ "",
    /* SWMODE                    */ "",
    /* SW_FLOW_CON               */ "",
    /* S_INRANGEERRCOUNT         */ "",
    /* S_JUMBOPKT                */ "",
    /* S_OUTRANGEERRCOUNT        */ "",
    /* S_PKTS1024TO1522OCTETS    */ "",
    /* S_PKTS1024TOMAXOCTETS     */ "",
    /* S_PKTS1024TOMAXPKTOCTETS  */ "",
    /* S_PKTS128TO255OCTETS      */ "",
    /* S_PKTS1523TO2047          */ "",
    /* S_PKTS2048TO4095          */ "",
    /* S_PKTS256TO511OCTETS      */ "",
    /* S_PKTS4096TO8191          */ "",
    /* S_PKTS512TO1023OCTETS     */ "",
    /* S_PKTS64OCTETS            */ "",
    /* S_PKTS65TO127OCTETS       */ "",
    /* S_PKTS8192TO9728          */ "",
    /* S_RXALIGNMENTERRORS       */ "",
    /* S_RXBROADCASTPKT          */ "",
    /* S_RXDISCARD               */ "",
    /* S_RXDROPPKTS              */ "",
    /* S_RXEXCESSSIZEDISC        */ "",
    /* S_RXFCSERRORS             */ "",
    /* S_RXFRAGMENTS             */ "",
    /* S_RXFWDDISCPKTS           */ "",
    /* S_RXGOODOCTETS            */ "",
    /* S_RXJABBERS               */ "",
    /* S_RXMULTICASTPKTS         */ "",
    /* S_RXOCTETS                */ "",
    /* S_RXOVERSIZEPKTS          */ "",
    /* S_RXPAUSEPKTS             */ "",
    /* S_RXQOSOCTETS             */ "",
    /* S_RXQOSPKTS               */ "",
    /* S_RXSACHANGES             */ "",
    /* S_RXSYMBLERR              */ "",
    /* S_RXUNDERSIZEPKTS         */ "",
    /* S_RXUNICASTPKTS           */ "",
    /* S_TXBROADCASTPKTS         */ "",
    /* S_TXCOLLISIONS            */ "",
    /* S_TXDEFERREDTRANSMIT      */ "",
    /* S_TXDROPPKTS              */ "",
    /* S_TXEXCESSIVECOLLISION    */ "",
    /* S_TXFRAMEINDISC           */ "",
    /* S_TXLATECOLLISION         */ "",
    /* S_TXMULTICASTPKTS         */ "",
    /* S_TXMULTIPLECOLLISION     */ "",
    /* S_TXOCTETS                */ "",
    /* S_TXPAUSEPKTS             */ "",
    /* S_TXQOS0OCTETS            */ "",
    /* S_TXQOS0PKTS              */ "",
    /* S_TXQOS1OCTETS            */ "",
    /* S_TXQOS1PKTS              */ "",
    /* S_TXQOS2OCTETS            */ "",
    /* S_TXQOS2PKTS              */ "",
    /* S_TXQOS3OCTETS            */ "",
    /* S_TXQOS3PKTS              */ "",
    /* S_TXQOSOCTETS             */ "",
    /* S_TXQOSPKTS               */ "",
    /* S_TXQPKTQ0                */ "",
    /* S_TXQPKTQ1                */ "",
    /* S_TXQPKTQ2                */ "",
    /* S_TXQPKTQ3                */ "",
    /* S_TXQPKTQ4                */ "",
    /* S_TXQPKTQ5                */ "",
    /* S_TXSINGLECOLLISION       */ "",
    /* S_TXUNICASTPKTS           */ "",
    /* TBI_CTL                   */ "",
    /* TC2COS_MAP                */ "",
    /* TCAM_BIST_CONTROL         */ "",
    /* TCAM_BIST_CTL             */ "",
    /* TCAM_BIST_STATUS          */ "",
    /* TCAM_BIST_STS0            */ "",
    /* TCAM_BIST_STS1            */ "",
    /* TCAM_TEST_COMPARE_STATUS  */ "",
    /* TH_PCTL                   */ "",
    /* TM_STAMP_RPT_CTRL         */ "",
    /* TM_STAMP_STATUS           */ "",
    /* TOTAL_DLF_DROP_THRESH_Q1  */ "",
    /* TOTAL_DLF_DROP_THRESH_Q2  */ "",
    /* TOTAL_DLF_DROP_THRESH_Q3  */ "",
    /* TOTAL_DROP_THRESH_Q1      */ "",
    /* TOTAL_DROP_THRESH_Q2      */ "",
    /* TOTAL_DROP_THRESH_Q3      */ "",
    /* TOTAL_HYST_THRESH_Q1      */ "",
    /* TOTAL_HYST_THRESH_Q2      */ "",
    /* TOTAL_HYST_THRESH_Q3      */ "",
    /* TOTAL_MC_DROP_IMP_THRESH  */ "",
    /* TOTAL_PAUSE_IMP_THRESH    */ "",
    /* TRREG_CTRL                */ "",
    /* TRUNK_GRP0_CTL            */ "",
    /* TRUNK_GRP1_CTL            */ "",
    /* TRUNK_GRP2_CTL            */ "",
    /* TRUNK_GRP3_CTL            */ "",
    /* TRUNK_GRP_CTL             */ "",
    /* TRUST_CVLAN               */ "",
    /* TXBROADCASTPKTS           */ "",
    /* TXCOLLISIONS              */ "",
    /* TXDEFERREDTRANSMIT        */ "",
    /* TXDROPPKTS                */ "",
    /* TXEXCESSIVECOLLISION      */ "",
    /* TXFRAMEINDISC             */ "",
    /* TXGOODPKTS                */ "",
    /* TXLATECOLLISION           */ "",
    /* TXMULTICASTPKTS           */ "",
    /* TXMULTIPLECOLLISION       */ "",
    /* TXOCTETS                  */ "",
    /* TXPAUSEPKTS               */ "",
    /* TXPAUSESTS                */ "",
    /* TXQOS0OCTETS              */ "",
    /* TXQOS0PKTS                */ "",
    /* TXQOS1OCTETS              */ "",
    /* TXQOS1PKTS                */ "",
    /* TXQOS2OCTETS              */ "",
    /* TXQOS2PKTS                */ "",
    /* TXQOS3OCTETS              */ "",
    /* TXQOS3PKTS                */ "",
    /* TXQOSOCTETS               */ "",
    /* TXQOSPKTS                 */ "",
    /* TXQPKTQ0                  */ "",
    /* TXQPKTQ1                  */ "",
    /* TXQPKTQ2                  */ "",
    /* TXQPKTQ3                  */ "",
    /* TXQPKTQ4                  */ "",
    /* TXQPKTQ5                  */ "",
    /* TXQ_FLUSH_MODE            */ "",
    /* TXSINGLECOLLISION         */ "",
    /* TXUNICASTPKTS             */ "",
    /* TX_PAUSE_PASS             */ "",
    /* UDF_0_A_0_8               */ "",
    /* UDF_0_B_0_8               */ "",
    /* UDF_0_C_0_8               */ "",
    /* UDF_0_D_0_11              */ "",
    /* UDF_1_A_0_8               */ "",
    /* UDF_1_B_0_8               */ "",
    /* UDF_1_C_0_8               */ "",
    /* UDF_2_A_0_8               */ "",
    /* UDF_2_B_0_8               */ "",
    /* UDF_2_C_0_8               */ "",
    /* UDF_OFFSET0_P             */ "",
    /* UDF_OFFSET0_P8            */ "",
    /* UDF_OFFSET2_P             */ "",
    /* UDF_OFFSET3_P             */ "",
    /* UDF_OFFSET4_EXP           */ "",
    /* UDF_OFFSET4_GP            */ "",
    /* UDF_OFFSET4_IMP           */ "",
    /* UDF_OFFSET4_P             */ "",
    /* UDF_OFFSET4_P8            */ "",
    /* UDF_OFFSET5_P             */ "",
    /* UDF_OFFSET5_P8            */ "",
    /* ULF_DROP_MAP              */ "",
    /* ULF_FORWARD_MAP           */ "",
    /* VID_RANGE_CHECKER         */ "",
    /* VLAN2VLAN_CTL             */ "",
    /* VLAN_CTRL0                */ "",
    /* VLAN_CTRL1                */ "",
    /* VLAN_CTRL2                */ "",
    /* VLAN_CTRL3                */ "",
    /* VLAN_CTRL4                */ "",
    /* VLAN_CTRL5                */ "",
    /* VLAN_CTRL6                */ "",
    /* VLAN_MAC_ADDR_INDX        */ "",
    /* VLAN_MAC_CTRL             */ "",
    /* VLAN_MAC_HASHSEL          */ "",
    /* VLAN_MAC_TBL_ACS          */ "",
    /* VLAN_MAC_TBL_DATA         */ "",
    /* VLAN_MULTI_PORT_ADDR_CTL  */ "",
    /* VLAN_REMAP                */ "",
    /* WAN_PORT_SEL              */ "",
    /* WATCH_DOG_CTRL            */ "",
    /* WATCH_DOG_RPT1            */ "",
    /* WATCH_DOG_RPT2            */ "",
    /* WATCH_DOG_RPT3            */ "",
    /* X1K_ANADV                 */ "",
    /* X1K_ANEXP                 */ "",
    /* X1K_ANLPA                 */ "",
    /* X1K_ANNXP                 */ "",
    /* X1K_BER_CRC_RXCNT         */ "",
    /* X1K_BRCMTST               */ "",
    /* X1K_CTL1                  */ "",
    /* X1K_CTL2                  */ "",
    /* X1K_CTL3                  */ "",
    /* X1K_CTL4                  */ "",
    /* X1K_EXT_MIISTS            */ "",
    /* X1K_FORCE_TXD1            */ "",
    /* X1K_FORCE_TXD2            */ "",
    /* X1K_LPNXP                 */ "",
    /* X1K_MIICTL                */ "",
    /* X1K_MIISTS                */ "",
    /* X1K_PATT_GEN_CTL          */ "",
    /* X1K_PATT_GEN_STS          */ "",
    /* X1K_PHYIDH                */ "",
    /* X1K_PHYIDL                */ "",
    /* X1K_PRBS_CTL              */ "",
    /* X1K_PRBS_STS              */ "",
    /* X1K_STS1                  */ "",
    /* X1K_STS2                  */ "",
    /* X1K_STS3                  */ "",
    /* X1K_TST_MOD               */ "",
    "" /* Extra null entry for compiler */
}; /* soc_robo_reg_alias array */
#endif /* !defined(SOC_NO_ALIAS) */

#if !defined(SOC_NO_DESC)
char *soc_robo_reg_desc[] = {
    /* ACTLSTS                   */ "Auxiliary Control/Status Register",
    /* ACT_POL_DATA              */ "CFP Action/Policy Data Registers",
    /* ACT_POL_DATA0             */ "CFP Action/Policy Data 0 Registers",
    /* ACT_POL_DATA1             */ "CFP Action/Policy Data 1 Registers",
    /* AEGSTS                    */ "10BASE-T Auxiliary Error And General Status Register",
    /* AGEOUT_CTL                */ "Ageout Control Registers",
    /* AGEOUT_EN_VID             */ "Ageout Enable VID Registers",
    /* AMODE2                    */ "Auxiliary Mode 2 Register",
    /* AMPHY                     */ "Auxiliary Multiple PHY Register",
    /* ANADV                     */ "Auto-Negotiation Advertisement Register",
    /* ANEXP                     */ "Auto-Negotiation Expansion Register",
    /* ANLPAR                    */ "Auto-Negotiation Link Partner (LP) Ability Register",
    /* ANNXP                     */ "Auto-Negotiation Next Page Register",
    /* ARLA_ENTRY                */ "ARL Entry Register",
    /* ARLA_ENTRY0               */ "ARL Entry 0 Register",
    /* ARLA_ENTRY1               */ "ARL Eetry 1 Register",
    /* ARLA_ENTRY_0              */ "ARL Entry0 Register",
    /* ARLA_ENTRY_1              */ "ARL Entry1 Register",
    /* ARLA_FWD_ENTRY0           */ "ARL FWD Entry 0 Register",
    /* ARLA_FWD_ENTRY1           */ "ARL FWD Entry 1 Register",
    /* ARLA_FWD_ENTRY2           */ "ARL FWD Entry 2 Register",
    /* ARLA_FWD_ENTRY3           */ "ARL FWD Entry 3 Register",
    /* ARLA_MAC                  */ "MAC Address Index Register",
    /* ARLA_MACVID_ENTRY0        */ "ARL MAC/VID Entry 0 Register",
    /* ARLA_MACVID_ENTRY1        */ "ARL MAC/VID Entry 1 Register",
    /* ARLA_MACVID_ENTRY2        */ "ARL MAC/VID Entry 2 Register",
    /* ARLA_MACVID_ENTRY3        */ "ARL MAC/VID Entry 3 Register",
    /* ARLA_RWCTL                */ "ARL Read/Write Control Register",
    /* ARLA_SRCH_ADR             */ "ARL Search Address Register",
    /* ARLA_SRCH_CTL             */ "ARL Search Control Register",
    /* ARLA_SRCH_RSLT            */ "ARL Search Result MAC Register",
    /* ARLA_SRCH_RSLT_0          */ "ARL Search Result Register",
    /* ARLA_SRCH_RSLT_1          */ "ARL Search Result MAC Register",
    /* ARLA_SRCH_RSLT_0_MACVID   */ "ARL Search MAC/VID Result 0 Register",
    /* ARLA_SRCH_RSLT_1_MACVID   */ "ARL Search MAC/VID Result 1 Register",
    /* ARLA_SRCH_RSLT_MACVID     */ "ARL Search MAC/VID Result Register",
    /* ARLA_SRCH_RSLT_MACVID_0   */ "ARL Search MAC/VID Result Register",
    /* ARLA_SRCH_RSLT_MACVID_1   */ "ARL Search MAC/VID Result Register",
    /* ARLA_SRCH_RSLT_VID        */ "ARL Search Result VID Register",
    /* ARLA_VID                  */ "VID Table Index Register",
    /* ARLA_VID_ENTRY            */ "VID Entry Register",
    /* ARLA_VID_ENTRY0           */ "VID Entry 0 Register",
    /* ARLA_VID_ENTRY1           */ "VID Entry 1 Register",
    /* ARLA_VID_ENTRY_0          */ "VID Entry0 Register",
    /* ARLA_VID_ENTRY_1          */ "VID Entry Register",
    /* ARLA_VTBL_ADDR            */ "VTBL Address Index Register",
    /* ARLA_VTBL_ENTRY           */ "VTBL Address Index Register",
    /* ARLA_VTBL_RWCTRL          */ "VTBL Read/Write Control Register",
    /* ARL_SPAREREG0             */ "ARL Spare 0 Register",
    /* ARL_SPAREREG1             */ "ARL Spare 1 Register",
    /* ARL_SPAREREG2             */ "ARL Spare 2 Register",
    /* ARL_SPAREREG3             */ "ARL Spare 3 Register",
    /* ASTSSUM                   */ "Auxiliary Status Summary Register",
    /* AUTH_8021X_CTL1           */ "802.1x Control 1 Register",
    /* AUTH_8021X_CTL2           */ "802.1x Control 2 Register",
    /* BCAST_FWD_MAP             */ "Broadcast Packet Forwarding Map Register",
    /* BC_SUP_PKTDROP_CNT_IMP    */ "Port 8 Suppressed Packet Drop Counter Register",
    /* BC_SUP_PKTDROP_CNT_P      */ "Port N Suppressed Packet Drop Counter Register",
    /* BC_SUP_RATECTRL_IMP       */ "Port 8 Recive Rate Control Registers",
    /* BC_SUP_RATECTRL_P         */ "Port N Recive Rate Control Registers",
    /* BG_SEL                    */ "Regulator Output Voltage Trim Control Register",
    /* BIST_STS                  */ "BIST Status Register",
    /* BIST_STS0                 */ "BIST Status 0 Register",
    /* BIST_STS1                 */ "BIST Status 1 Register",
    /* BONDING_PAD               */ "Bonding_Pad Register, used as CHIP ID",
    /* BONDING_PAD_STATUS        */ "Bonding PAD status Registrer(Engineering Use Only)",
    /* BOND_DIRECT_PIN           */ "Bounding and Direct inport control value register",
    /* BPDU_MCADDR               */ "BPDU Multicast Address Register",
    /* BRCMTST                   */ "Broadcom Test Register",
    /* BRCM_HDR_CTRL             */ "BRCM Header Control Register",
    /* BRCM_TAG_CTRL             */ "BRCM Tag Control Register",
    /* BUFCON_MEMADR             */ "BUFCON Memory Read Control Register",
    /* BUFCON_MEMDAT0            */ "BUFCON Memory Read Data 0 Register",
    /* BUFCON_MEMDAT1            */ "BUFCON Memory Read Data 1 Register",
    /* C4_WEIGHT                 */ "Class4 Service Weight Register",
    /* CFP_ACC                   */ "CFP Access Registers",
    /* CFP_CTL_REG               */ "CFP Control Registers",
    /* CFP_DATA                  */ "CFP TCAM Data X Registers",
    /* CFP_EN_CTRL               */ "CFP Enable Control Register",
    /* CFP_GLOBAL_CTL            */ "Global CFP Control Registers",
    /* CFP_MASK                  */ "CFP TCAM Mask X Registers",
    /* CFP_RC                    */ "CFP Rate Meter Configuration Registers",
    /* CFP_TEST                  */ "CFP TCAM TEST Registers",
    /* CFP_UDF_A                 */ "CFP User define A control  Registers",
    /* CFP_UDF_B                 */ "CFP User define B control  Registers",
    /* CFP_UDF_C                 */ "CFP User define C control  Registers",
    /* CFP_UDF_D                 */ "CFP User define D control  Registers",
    /* CFP_UNLCK                 */ "CFP TCAM Unlock Registers",
    /* CHIP0_PORT_AGE            */ "CHIP 0 PORT-BASE Ageing Control Register",
    /* CHIP_REVID                */ "Chip Revision ID Register",
    /* CHIP_RST_CTL              */ "FULL Chip Reset Control Register",
    /* CLASS_PCP                 */ "ResE Time Stamp Report Control Register",
    /* CLKSET                    */ "Clock Period Setting Registers",
    /* COMM_IRC_CON              */ "Common Ingress rate Control Configuration Registers",
    /* CPU2COS_MAP               */ "CPU to COS Mapping Register",
    /* CPU_ADDRESS               */ "CPU Memory Address Register",
    /* CPU_MEM_RD_EN             */ "CPU Debug Control Register",
    /* CPU_RAM_ROM_SEL           */ "CPU Memory Read Control Register",
    /* CPU_READ_DATA             */ "CPU Memory Data Register",
    /* CRC16_GP                  */ "Giga Port SGMII CRC16 Register",
    /* DEBUG_REG                 */ "Debug Control Register",
    /* DEBUG_STS                 */ "Debug Status Register",
    /* DEFAULT_1Q_TAG            */ "802.1Q Default Port Tag Registers",
    /* DEFAULT_1Q_TAG_IMP        */ "802.1Q Default Port 8 Tag Registers",
    /* DF_TIMER                  */ "Discovery Frame Timer Registers",
    /* DIAGNOSIS                 */ "Diagnosis Registers",
    /* DIRECT_CTRL_PIN           */ "Direct input control value register",
    /* DIS_LEARN                 */ "Disable Learning Registrer",
    /* DOS_CTRL                  */ "DoS Control RegisterRegister",
    /* DOS_DIS_LRN_REG           */ "DoS Disable Learn Register",
    /* DOU_TAG_TPID              */ "Double Tagging TPID Register",
    /* DTAG_GLO_CTL              */ "Global Double Tagging Control Registers",
    /* DTAG_TPID                 */ "Double Tagging TPID Registers",
    /* DUPSTS                    */ "Duplex status SummaryRegister",
    /* EAP_DIP                   */ "EAP Destination IP Registers",
    /* EAP_GLO_CON               */ "EAP Global Configuration Registers",
    /* EAP_MULTI_ADDR_CTRL       */ "EAP Multiport Address Control Register",
    /* EAV_LNK_STATUS            */ "ResE Port EAV Link Status Register",
    /* EGMIRCTL                  */ "Egress Mirror Control Register",
    /* EGMIRDIV                  */ "Egress Mirror Divider Register",
    /* EGMIRMAC                  */ "Egress Mirror MAC Address Register",
    /* EGRESS_NRESE_PKT_TC2PCP_MAP */ "Egress Non-ResE Packet TC to PCP mapping Register",
    /* EGRESS_NRESE_PKT_TC2PCP_MAP_8 */ "Egress Non-ResE Packet TC to PCP mapping Register for port8",
    /* EGRESS_NRESE_PKT_TC2PCP_MAP_IMP */ "Egress Non-ResE Packet TC to PCP mapping Register for port8",
    /* EGRESS_RMON               */ "Extend Egress RMON Register",
    /* EGRESS_VID_RMK_TBL_ACS    */ "Egress VID Remarking Table Access Register",
    /* EGRESS_VID_RMK_TBL_DATA   */ "Egress VID Remarking Table Data Register",
    /* EN_IMP_CONG_REMAP         */ "LAN_to_IMP Unicast Control Register",
    /* EN_IMP_HIGH_RATE          */ "IMP_to_LAN Control1 Register",
    /* EN_TOTAL_MC_DROP_IMP      */ "LAN_to_IMP Multicast Control1 Register",
    /* EXTPHY_SCAN_CTL           */ "External PHY Scan Control Register",
    /* EXT_ACTLSTS               */ "Auxiliary Control/Status Register",
    /* EXT_AEGSTS                */ "10BASE-T Auxiliary Error And General Status Register",
    /* EXT_AMODE2                */ "Auxiliary Mode 2 Register",
    /* EXT_AMPHY                 */ "Auxiliary Multiple PHY Register",
    /* EXT_ANADV                 */ "Auto-Negotiation Advertisement Register",
    /* EXT_ANEXP                 */ "Auto-Negotiation Expansion Register",
    /* EXT_ANLPA                 */ "Auto-Negotiation Link Partner (LP) Ability Register",
    /* EXT_ANNXP                 */ "Auto-Negotiation Next Page Register",
    /* EXT_ASTSSUM               */ "Auxiliary Status Summary Register",
    /* EXT_BRCMTST               */ "Broadcom Test Register",
    /* EXT_HNDRD_ACTL            */ "100Base-X Auxiliary Control Register",
    /* EXT_HNDRD_ASTS            */ "100Base-X Auxiliary Status Register",
    /* EXT_HNDRD_FCSCNT          */ "100Base-X False Carrier Sense Counter Register",
    /* EXT_HNDRD_RECNT           */ "100Base-X Receive Error Counter Register",
    /* EXT_LPNXP                 */ "Link Partner next Page Register",
    /* EXT_MIICTL                */ "MII Control Register",
    /* EXT_MIISTS                */ "MII Status Register",
    /* EXT_PHYIDH                */ "PHY ID High Register",
    /* EXT_PHYIDL                */ "PHY ID LOW Register",
    /* E_ACTLSTS                 */ "Auxiliary Control/Status Register",
    /* E_AEGSTS                  */ "10BASE-T Auxiliary Error And General Status Register",
    /* E_AMODE2                  */ "Auxiliary Mode 2 Register",
    /* E_AMPHY                   */ "Auxiliary Multiple PHY Register",
    /* E_ANADV                   */ "Auto-Negotiation Advertisement Register",
    /* E_ANEXP                   */ "Auto-Negotiation Expansion Register",
    /* E_ANLPA                   */ "Auto-Negotiation Link Partner (LP) Ability Register",
    /* E_ANNXP                   */ "Auto-Negotiation Next Page Register",
    /* E_ASTSSUM                 */ "Auxiliary Status Summary Register",
    /* E_BRCMTST                 */ "Broadcom Test Register",
    /* E_HNDRD_ACTL              */ "100Base-X Auxiliary Control Register",
    /* E_HNDRD_ASTS              */ "100Base-X Auxiliary Status Register",
    /* E_HNDRD_FCSCNT            */ "100Base-X False Carrier Sense Counter Register",
    /* E_HNDRD_RECNT             */ "100Base-X Receive Error Counter Register",
    /* E_LPNXP                   */ "Link Partner next Page Register",
    /* E_MIICTL                  */ "MII Control Register",
    /* E_MIISTS                  */ "MII Status Register",
    /* E_PHYIDH                  */ "PHY ID High Register",
    /* E_PHYIDL                  */ "PHY ID LOW Register",
    /* FAST_AGE_CTL              */ "Fast Aging Control Register",
    /* FAST_AGE_CTRL             */ "Fast Ageing Control Registrer",
    /* FAST_AGE_PORT             */ "Fast Ageing Port Control Registrer",
    /* FAST_AGE_VID              */ "Fast Ageing VID Control Registrer",
    /* FAST_AGING_PORT           */ "Fast Aging Port Register",
    /* FAST_AGING_VID            */ "Fast Aging VID Register",
    /* FCON_BCST_TH_CTRL         */ "Bcst Threshold Drop Register",
    /* FCON_DIAG_CTRL            */ "Flowcon Diagnosis Control Register",
    /* FCON_DLF_TH_CTRL          */ "DLF Threshold Drop Register",
    /* FCON_FLOWCON_STATUS0      */ "Flow Control Register 0",
    /* FCON_FLOWCON_STATUS1      */ "Flow Control Register 1",
    /* FCON_FLOWCON_STATUS2      */ "Flow Control Status Register 2",
    /* FCON_FLOWCON_STATUS3      */ "Flow Control Status Register 3",
    /* FCON_FLOWCON_STATUS4      */ "Flow Control Status Register 4",
    /* FCON_FLOWCON_STATUS5      */ "Flow Control Status Register 5",
    /* FCON_FLOWCON_STATUS6      */ "Flow Control Register 6",
    /* FCON_FLOWCON_STATUS7      */ "Flow Control Status Register 7",
    /* FCON_FLOWCON_STATUS8      */ "Flow Control Register 8",
    /* FCON_FLOWCON_STATUS9      */ "Flow Control Status Register 9",
    /* FCON_FLOWCON_STATUS10     */ "Flow Control Status Register 10",
    /* FCON_FLOWCON_STATUS11     */ "Flow Control Status Register 11",
    /* FCON_FLOWCON_STATUS12     */ "Flow Control Status Register 12",
    /* FCON_FLOWCON_STATUS13     */ "Flow Control Status Register 13",
    /* FCON_FLOWMIX              */ "Global Flow Control Register",
    /* FCON_GLOB_TH_CTRL_1       */ "Global Threshold Control 1 Register",
    /* FCON_GLOB_TH_CTRL_2       */ "Global Threshold Control 2 Register",
    /* FCON_MISC_CTRL            */ "CPU/MII Threshold Control Register",
    /* FCON_MISC_TXFLOW_CTRL     */ "Miscellaneous Tx Flow Control Register",
    /* FCON_PERQ_TXDROP_CTRL     */ "Pre-Queue Tx-Drop Control Register",
    /* FCON_Q0_100_TH_CTRL_1     */ "Queue 0 100TX Threshold Control 1 Register",
    /* FCON_Q0_100_TH_CTRL_2     */ "Queue 0 100TX Threshold Control 2 Register",
    /* FCON_Q0_TXDSC_CTRL_3      */ "Queue 0 TxDsc Control 3 Register",
    /* FCON_Q1_100_TH_CTRL_1     */ "Queue 1 100BT Threshold Control 1 Register",
    /* FCON_Q1_100_TH_CTRL_2     */ "Queue 1 100BT Threshold Control 2 Register",
    /* FCON_Q1_TXDSC_CTRL_3      */ "Queue 1 TxDsc Control 3 Register",
    /* FCON_Q2_100_TH_CTRL_1     */ "Queue 2 100TX Threshold Control 1 Register",
    /* FCON_Q2_100_TH_CTRL_2     */ "Queue 2 100TX Threshold Control 2 Register",
    /* FCON_Q2_TXDSC_CTRL_3      */ "Queue 2 TxDsc Control 3 Register",
    /* FCON_Q3_100_TH_CTRL_1     */ "Queue 3 100TX Threshold Control 1 Register",
    /* FCON_Q3_100_TH_CTRL_2     */ "Queue 3 100TX Threshold Control 2 Register",
    /* FCON_Q3_TXDSC_CTRL_3      */ "Queue 3 TxDsc Control 3 Register",
    /* FCON_RSRV_BUFNUM          */ "Reserved Buffer Number Register",
    /* FCON_RXBASE_BUFNUM        */ "RxBase Buffer Number Register",
    /* FCON_RX_FCON_CTRL         */ "Received Base Flow Control Register",
    /* FCON_SPARE0               */ "Flowcon Space Register 0",
    /* FCON_SPARE1               */ "Flowcon Space Register 1",
    /* FCON_SPARE2               */ "Flowcon Space Register 2",
    /* FCON_STRICT_HIQ_PRE_CTRL0 */ "Strict High Queue Preempt Control Register 0",
    /* FCON_STRICT_HIQ_PRE_CTRL1 */ "Strict High Queue Preempt Control Register 1",
    /* FCON_STRICT_HIQ_PRE_CTRL2 */ "Strict High Queue Preempt Control Register 2",
    /* FCON_STRICT_HIQ_PRE_CTRL3 */ "Strict High Queue Preempt Control Register 3",
    /* FCON_TXQ_FULL_TH          */ "Transmit Queue Threshold Control Register",
    /* FC_CHIP_INFO              */ "Chip Info For FC Register",
    /* FC_CHIP_INFO_1            */ "Chip Info For FC Register_1",
    /* FC_CHIP_INFO_2            */ "Chip Info For FC Register_2",
    /* FC_CONG_BUF_ERR_HIS       */ "Congested Bus Error Register",
    /* FC_CONG_PORTMAP01         */ "Congested PortMap Port01 Register",
    /* FC_CONG_PORTMAP8          */ "Congested PortMap Port8 Register",
    /* FC_CONG_PORTMAP16         */ "Congested PortMap Port16 Register",
    /* FC_CONG_PORTMAP23         */ "Congested PortMap Port23 Register",
    /* FC_CONG_PORTMAP45         */ "Congested PortMap Port45 Register",
    /* FC_CONG_PORTMAP67         */ "Congested PortMap Port67 Register",
    /* FC_CONG_PORTMAP89         */ "Congested PortMap Port89 Register",
    /* FC_CONG_PORTMAP1011       */ "Congested PortMap Port1011 Register",
    /* FC_CONG_PORTMAP1213       */ "Congested PortMap Port1213 Register",
    /* FC_CONG_PORTMAP1415       */ "Congested PortMap Port1415 Register",
    /* FC_DIAG_CTRL              */ "Flowcon Diagnosis Control Register",
    /* FC_GIGA_INFO              */ "Giga Speed Info For FC Register",
    /* FC_GIGA_INFO_1            */ "Giga Speed Info For FC Register_1",
    /* FC_GIGA_INFO_2            */ "Giga Speed Info For FC Register_2",
    /* FC_MCAST_DROP_CTRL        */ "Multicast Drop Control Register",
    /* FC_MCAST_DROP_CTRL_1      */ "Multicast Drop Control Register",
    /* FC_MCAST_DROP_CTRL_2      */ "Multicast Drop Control Register",
    /* FC_MON_TXQ                */ "Monitored TxQ N (0~3) Register",
    /* FC_PAUSE_DROP_CTRL        */ "Pause/Drop Control Register",
    /* FC_PAUSE_HIS              */ "Pause History Register",
    /* FC_PAUSE_HIS_1            */ "Pause History Register_1",
    /* FC_PAUSE_HIS_2            */ "Pause History Register_2",
    /* FC_PEAK_RXBYTE            */ "Peak RxByte Count Register",
    /* FC_PEAK_TOTAL_USED        */ "Peak Total Used Count Register",
    /* FC_PEAK_TXQ               */ "Peak TxQ N (0~3) Counter Register",
    /* FC_PEAK_TXQ_45            */ "Peak TxQ N (4~5) Counter Register",
    /* FC_Q45_CONG_PORTMAP_8     */ "Q45 Congested PortMap Port 8 Register",
    /* FC_Q45_CONG_PORTMAP_0123  */ "Q45 Congested PortMap Port 0,1,2,3 Register",
    /* FC_Q45_CONG_PORTMAP_4567  */ "Q45 Congested PortMap Port 4,5,6,7 Register",
    /* FC_RXBUF_ERR_HIS          */ "Rx Buffer Error History Register",
    /* FC_RXBUF_ERR_HIS_1        */ "Rx Buffer Error History Register_1",
    /* FC_RXBUF_ERR_HIS_2        */ "Rx Buffer Error History Register_2",
    /* FC_RXPAUSE_HIS            */ "RX Pause History Register",
    /* FC_RXPAUSE_HIS_1          */ "RX Pause History Register_1",
    /* FC_RXPAUSE_HIS_2          */ "RX Pause History Register_2",
    /* FC_RX_HYST                */ "Rx-Base Hysteresis Register",
    /* FC_RX_MAX_PTR             */ "Rx-Base Max-Buffer Remap Register",
    /* FC_RX_RSRV                */ "Rx-Base Reserved Register",
    /* FC_RX_RUNOFF              */ "Rx-Base Run-Off Register",
    /* FC_SPARE_REG              */ "Spare Registers",
    /* FC_TOTAL_TH_DROP_Q        */ "Total Drop Threshold For Queue N Register",
    /* FC_TOTAL_TH_DROP_Q45      */ "Total Drop Threshold For Queue N(4~5) Register",
    /* FC_TOTAL_TH_DROP_Q_IMP    */ "Total Drop Threshold For Queue N Register for IMP",
    /* FC_TOTAL_TH_DROP_Q_WAN    */ "Total Drop Threshold For Queue N Register for WAN",
    /* FC_TOTAL_TH_HYST_Q        */ "Total Hysteresis Threshold For Queue N Register",
    /* FC_TOTAL_TH_HYST_Q45      */ "Total Hysteresis Threshold For Queue N(4~5) Register",
    /* FC_TOTAL_TH_HYST_Q_IMP    */ "Total Hysteresis Threshold For Queue N Register for IMP",
    /* FC_TOTAL_TH_HYST_Q_WAN    */ "Total Hysteresis Threshold For Queue N Register for WAN",
    /* FC_TOTAL_TH_PAUSE_Q       */ "Total Pause Threshold For Queue N Register",
    /* FC_TOTAL_TH_PAUSE_Q45     */ "Total Pause Threshold For Queue N(4~5) Register",
    /* FC_TOTAL_TH_PAUSE_Q_IMP   */ "Total Pause Threshold For Queue N Register for IMP",
    /* FC_TOTAL_TH_PAUSE_Q_WAN   */ "Total Pause Threshold For Queue N Register for WAN",
    /* FC_TOTAL_TH_RSRV_Q        */ "Total Reserved Threshold For Queue N Register",
    /* FC_TOTAL_USED             */ "Total Used Count Register",
    /* FC_TXPAUSE_HIS            */ "TX Pause History Register",
    /* FC_TXPAUSE_HIS_1          */ "TX Pause History Register_1",
    /* FC_TXPAUSE_HIS_2          */ "TX Pause History Register_2",
    /* FC_TXQ_TH_DROP_Q          */ "Priority Queue N(0~3) Drop Register",
    /* FC_TXQ_TH_DROP_Q45        */ "Priority Queue N(4~5)) Drop Register",
    /* FC_TXQ_TH_DROP_Q_IMP      */ "Priority Queue N(0~3) Drop Register for IMP",
    /* FC_TXQ_TH_DROP_Q_WAN      */ "Priority Queue N(0~3) Drop Register for WAN",
    /* FC_TXQ_TH_PAUSE_Q         */ "Priority Queue N(0~3) Pause Register",
    /* FC_TXQ_TH_PAUSE_Q45       */ "Priority Queue N(4~5)) Pause Register",
    /* FC_TXQ_TH_PAUSE_Q_IMP     */ "Priority Queue N(0~3) Pause Register for IMP",
    /* FC_TXQ_TH_PAUSE_Q_WAN     */ "Priority Queue N(0~3) Pause Register for WAN",
    /* FC_TXQ_TH_RSRV_Q          */ "Priority Queue N(0~3) Hysteresis Register",
    /* FC_TXQ_TH_RSRV_Q45        */ "Priority Queue N(4~5)) Hysteresis Register",
    /* FC_TXQ_TH_RSRV_Q_IMP      */ "Priority Queue N(0~3) Hysteresis Register for IMP",
    /* FC_TXQ_TH_RSRV_Q_WAN      */ "Priority Queue N(0~3) Hysteresis Register for WAN",
    /* FLOW_MON_BUS              */ "MON Flowcon Reg Bus Register",
    /* FM_MEMADR                 */ "FM Memory Read/Write Control Register",
    /* FM_MEMDAT0                */ "FM Memory Read/Write Data 0 Register",
    /* FM_MEMDAT1                */ "FM Memory Read/Write Data 1 Register",
    /* FM_MEMDAT2                */ "FM Memory Read/Write Data 2 Register",
    /* FM_MEMDAT3                */ "FM Memory Read/Write Data 3 Register",
    /* FORCE_FRAME_DROP          */ "Force Frame Drop Register",
    /* GARLCFG                   */ "Global ARL Configuration Register",
    /* GENMEM_ADDR               */ "Generic Memory Access Registers",
    /* GENMEM_CTL                */ "Generic Memory Read/Write Control Register",
    /* GENMEM_DATA               */ "Global descriptor Data Registers",
    /* GENMEM_DATA0              */ "Global descriptor Data 0 Registers",
    /* GENMEM_DATA1              */ "Global descriptor Data 1 Registers",
    /* GLB_ACTLSTS               */ "Auxiliary Control/Status Register",
    /* GLB_AEGSTS                */ "10BASE-T Auxiliary Error And General Status Register",
    /* GLB_AMODE2                */ "Auxiliary Mode 2 Register",
    /* GLB_AMPHY                 */ "Auxiliary Multiple PHY Register",
    /* GLB_ANADV                 */ "Auto-Negotiation Advertisement Register",
    /* GLB_ANEXP                 */ "Auto-Negotiation Expansion Register",
    /* GLB_ANLPA                 */ "Auto-Negotiation Link Partner (LP) Ability Register",
    /* GLB_ANNXP                 */ "Auto-Negotiation Next Page Register",
    /* GLB_ASTSSUM               */ "Auxiliary Status Summary Register",
    /* GLB_BRCMTST               */ "Broadcom Test Register",
    /* GLB_HNDRD_ACTL            */ "100Base-X Auxiliary Control Register",
    /* GLB_HNDRD_ASTS            */ "100Base-X Auxiliary Status Register",
    /* GLB_HNDRD_FCSCNT          */ "100Base-X False Carrier Sense Counter Register",
    /* GLB_HNDRD_RECNT           */ "100Base-X Receive Error Counter Register",
    /* GLB_LPNXP                 */ "Link Partner next Page Register",
    /* GLB_MIICTL                */ "MII Control Register",
    /* GLB_MIISTS                */ "MII Status Register",
    /* GLB_PHYIDH                */ "PHY ID High Register",
    /* GLB_PHYIDL                */ "PHY ID LOW Register",
    /* GLOBAL_TRUNK_CTL          */ "Global Trunk Control Register",
    /* GMNGCFG                   */ "Global Management Configuration Register",
    /* GRPADDR1                  */ "Multiport Address 1 Register",
    /* GRPADDR2                  */ "Multiport Address 2 Register",
    /* G_ANADV                   */ "Auto-Negotiation Advertisement Register",
    /* G_ANADV_EXT               */ "External Auto-Negotiation Advertisement Register",
    /* G_ANADV_EXT_P5            */ "External Auto-Negotiation Advertisement Register",
    /* G_ANEXP                   */ "Auto-Negotiation Expansion Register",
    /* G_ANEXP_EXT               */ "External Auto-Negotiation Expansion Register",
    /* G_ANEXP_EXT_P5            */ "External Auto-Negotiation Expansion Register",
    /* G_ANLPA                   */ "Auto-Negotiation Link Partner (LP) Ability Register",
    /* G_ANLPA_EXT               */ "External Auto-Negotiation Link Partner (LP) Ability Register",
    /* G_ANLPA_EXT_P5            */ "External Auto-Negotiation Link Partner (LP) Ability Register",
    /* G_ANNXP                   */ "Auto-Negotiation Next Page Transmit Register",
    /* G_ANNXP_EXT               */ "External Auto-Negotiation Next Page Transmit Register",
    /* G_ANNXP_EXT_P5            */ "External Auto-Negotiation Next Page Transmit Register",
    /* G_AUX_CTL                 */ "Auxiliary Control Register",
    /* G_AUX_CTL_EXT             */ "External Auxiliary Control Register",
    /* G_AUX_CTL_EXT_P5          */ "External Auxiliary Control Register",
    /* G_AUX_STS                 */ "Auxiliary Status Register",
    /* G_AUX_STS_EXT             */ "External Auxiliary Status Register",
    /* G_AUX_STS_EXT_P5          */ "External Auxiliary Status Register",
    /* G_B1000T_CTL              */ "1000Base-T Control Register",
    /* G_B1000T_CTL_EXT          */ "External 1000Base-T Control Register",
    /* G_B1000T_CTL_EXT_P5       */ "External 1000Base-T Control Register",
    /* G_B1000T_STS              */ "1000Base-T Status Register",
    /* G_B1000T_STS_EXT          */ "External 1000Base-T Status Register",
    /* G_B1000T_STS_EXT_P5       */ "External 1000Base-T Status Register",
    /* G_DSP_COEFFICIENT         */ "DSP Coefficient Read/Write Port Register",
    /* G_DSP_COEFFICIENT_ADDR    */ "DSP Coefficient Address Register",
    /* G_DSP_COEFFICIENT_ADDR_EXT */ "External DSP Coefficient Address Register",
    /* G_DSP_COEFFICIENT_ADDR_EXT_P5 */ "External DSP Coefficient Address Register",
    /* G_DSP_COEFFICIENT_EXT     */ "External DSP Coefficient Read/Write Port Register",
    /* G_DSP_COEFFICIENT_EXT_P5  */ "External DSP Coefficient Read/Write Port Register",
    /* G_EXT_STS                 */ "Extended Status Register",
    /* G_EXT_STS_EXT             */ "External Extended Status Register",
    /* G_EXT_STS_EXT_P5          */ "External Extended Status Register",
    /* G_FALSE_CARR_CNT          */ "False Carrier Sense Counter",
    /* G_FALSE_CARR_CNT_EXT      */ "External False Carrier Sense Counter",
    /* G_FALSE_CARR_CNT_EXT_P5   */ "External False Carrier Sense Counter",
    /* G_INTERRUPT_MSK           */ "Interrupt Mask Register",
    /* G_INTERRUPT_MSK_EXT       */ "External Interrupt Mask Register",
    /* G_INTERRUPT_MSK_EXT_P5    */ "External Interrupt Mask Register",
    /* G_INTERRUPT_STS           */ "Interrupt Status Register",
    /* G_INTERRUPT_STS_EXT       */ "External Interrupt Status Register",
    /* G_INTERRUPT_STS_EXT_P5    */ "External Interrupt Status Register",
    /* G_LPNXP                   */ "Link Partner next Page Ability Register",
    /* G_LPNXP_EXT               */ "External Link Partner next Page Ability Register",
    /* G_LPNXP_EXT_P5            */ "External Link Partner next Page Ability Register",
    /* G_MASTER_SLAVE_SEED       */ "Master/Slave Seed Register",
    /* G_MASTER_SLAVE_SEED_EXT   */ "External Master/Slave Seed Register",
    /* G_MASTER_SLAVE_SEED_EXT_P5 */ "External Master/Slave Seed Register",
    /* G_MIICTL                  */ "MII Control Register",
    /* G_MIICTL_EXT              */ "External MII Control Register",
    /* G_MIICTL_EXT_P5           */ "External MII Control Register",
    /* G_MIISTS                  */ "MII Status Register",
    /* G_MIISTS_EXT              */ "External MII Status Register",
    /* G_MIISTS_EXT_P5           */ "External MII Status Register",
    /* G_MISC_SHADOW             */ "Miscellaneous Shadow Registers",
    /* G_MISC_SHADOW_EXT         */ "External Miscellaneous Shadow Registers",
    /* G_MISC_SHADOW_EXT_P5      */ "External Miscellaneous Shadow Registers",
    /* G_PCTL                    */ "10/100/1000 Port Control Register",
    /* G_PHYIDH                  */ "PHY ID High Register",
    /* G_PHYIDH_EXT              */ "External PHY ID High Register",
    /* G_PHYIDH_EXT_P5           */ "External PHY ID High Register",
    /* G_PHYIDL                  */ "PHY ID LOW Register",
    /* G_PHYIDL_EXT              */ "External PHY ID LOW Register",
    /* G_PHYIDL_EXT_P5           */ "External PHY ID LOW Register",
    /* G_PHY_EXT_CTL             */ "PHY Extended Control Register",
    /* G_PHY_EXT_CTL_EXT         */ "External PHY Extended Control Register",
    /* G_PHY_EXT_CTL_EXT_P5      */ "External PHY Extended Control Register",
    /* G_PHY_EXT_STS             */ "PHY Extended Status Register",
    /* G_PHY_EXT_STS_EXT         */ "External PHY Extended Status Register",
    /* G_PHY_EXT_STS_EXT_P5      */ "External PHY Extended Status Register",
    /* G_REC_ERR_CNT             */ "Receive Error Counter",
    /* G_REC_ERR_CNT_EXT         */ "External Receive Error Counter",
    /* G_REC_ERR_CNT_EXT_P5      */ "External Receive Error Counter",
    /* G_REC_NOTOK_CNT           */ "Local/Remote Receiver NOT_OK Counters",
    /* G_REC_NOTOK_CNT_EXT       */ "External Local/Remote Receiver NOT_OK Counters",
    /* G_REC_NOTOK_CNT_EXT_P5    */ "External Local/Remote Receiver NOT_OK Counters",
    /* G_TEST1                   */ "Test Register 1",
    /* G_TEST2                   */ "Test Register 2",
    /* G_TEST1_EXT               */ "External Test Register 1",
    /* G_TEST1_EXT_P5            */ "External Test Register 1",
    /* G_TEST2_EXT               */ "External Test Register 2",
    /* G_TEST2_EXT_P5            */ "External Test Register 2",
    /* HL_PRTC_CTRL              */ "High Level Protocol Control Register",
    /* HNDRD_ACTL                */ "100Base-X Auxiliary Control Register",
    /* HNDRD_ASTS                */ "100Base-X Auxiliary Status Register",
    /* HNDRD_FCSCNT              */ "100Base-X False Carrier Sense Counter Register",
    /* HNDRD_RECNT               */ "100Base-X Receive Error Counter Register",
    /* IEEE802P2_LLC             */ "IEEE802P2 LLC Definition Registers",
    /* IEEE_802_2_LLC            */ "IEEE 802.2 LCC Encapsulation Register",
    /* IGMIRCTL                  */ "Ingress Mirror Control Register",
    /* IGMIRDIV                  */ "Ingress Mirror Divider Register",
    /* IGMIRMAC                  */ "Ingress Mirror Mac Address Register",
    /* IMP0_PRT_ID               */ "IMP/IMP0 Port ID Register",
    /* IMP1_EGRESS_RATE_CTRL_CFG_REG */ "IMP1 Egress Rate Control Configuration Registers",
    /* IMP1_PRT_ID               */ "IMP1 Port ID Register",
    /* IMP_CTL                   */ "IMP Port Control Register",
    /* IMP_EGRESS_RATE_CTRL_CFG_REG */ "IMP0 Egress Rate Control Configuration Registers",
    /* IMP_RGMII_CTL_GP          */ "IMP RGMII Control register",
    /* IMP_RGMII_TIME_DLY_GP     */ "IMP Port RGMII TIMING DELAY register",
    /* INGRESS_RMON              */ "Extend Ingress RMON Register",
    /* INRANGEERRCOUNT           */ "InRangeErrCount Counter",
    /* IPG_SHRNK_CTRL            */ "IPG Shrink Control Register",
    /* ISP_PORT_SEL_PBM          */ "Double Tagging TPID Register",
    /* ISP_SEL_PORTMAP           */ "ISP Port Selection Portmap Registers",
    /* ISP_VID                   */ "Global CFP Control 1 Registers",
    /* JUMBOPKT                  */ "Jumbo Packet Counter",
    /* JUMBO_PORT_MASK           */ "Jumbo Frame Port Mask Registers",
    /* L4PORT_RANGE_CHECKER      */ "L4 Port Range Checker Register",
    /* LDMETER_UPDATE_RATECTL    */ "Load Meter Rate Control Registrer",
    /* LD_FRM_SA                 */ "Loop Detect Frame SA Registers",
    /* LED0_ST                   */ "LED0 Status register",
    /* LED1_ST                   */ "LED1 Status register",
    /* LED2_ST                   */ "LED2 Status register",
    /* LED3_ST                   */ "LED3 Status register",
    /* LEDA_CTL                  */ "LED D control register",
    /* LEDA_ST                   */ "LED A Status register",
    /* LEDB_ST                   */ "LED B Status register",
    /* LEDC_ST                   */ "LED C Status register",
    /* LEDD_ST                   */ "LED D Status register",
    /* LED_CONTROL               */ "LED ReFlash control register",
    /* LED_EN_MAP                */ "LED Enable Map register",
    /* LED_FLSH_CTL              */ "LED Flash control register",
    /* LED_FUNC0_CTL             */ "LED Function 0 control register",
    /* LED_FUNC1_CTL             */ "LED Function 1 control register",
    /* LED_FUNC_MAP              */ "LED Function Map register",
    /* LED_MODE_MAP_0            */ "LED Mode map 0 register",
    /* LED_MODE_MAP_1            */ "LED Mode map 1 register",
    /* LED_OUTPUT_ENABLE         */ "LED Output Enable Register",
    /* LED_PORTMAP               */ "LED Waming Portmap Registers",
    /* LED_REFLSH_CTL            */ "LED ReFlash control register",
    /* LNKSTS                    */ "LinkStatus Summary Register",
    /* LNKSTSCHG                 */ "Link Status Change Register",
    /* LPDET_CFG                 */ "Loop Detection Configuration Registers",
    /* LPDET_SA                  */ "Loop Detect Frame SA Registers",
    /* LPNXP                     */ "Link Partner next Page Register",
    /* LP_STA_GP                 */ "Giga Port Link Partners Link Status Register",
    /* LRN_CNT_CTL               */ "Learning Counter Control Register",
    /* LSA_MII_PORT              */ "Last Source Address MII Port",
    /* LSA_PORT                  */ "Last Source Address Port X",
    /* MAC2VLAN_CTL              */ "MAC2VLAN Control Registers",
    /* MAC_SEC_CON0              */ "MAC Address Security Control Registers 0",
    /* MAC_SEC_CON1              */ "MAC Address Security Control Registers 1",
    /* MAC_SEC_CON2              */ "MAC Address Security Control Registers 2",
    /* MAC_SEC_CON3              */ "MAC Address Security Control Registers 3",
    /* MAC_SEC_CON4              */ "MAC Address Security Control Registers 4",
    /* MAC_TRUNK_CTL             */ "MAC Trunk Control Register",
    /* MARLA_FWD_ENTRY0          */ "Multicast ARL FWD Entry 0 Register",
    /* MARLA_FWD_ENTRY1          */ "Multicast ARL FWD Entry 1 Register",
    /* MARLA_SRCH_RSLT           */ "ARL Search Result Register",
    /* MARLA_SRCH_RSLT_0         */ "Multicast ARL FWD Entry 0 Register",
    /* MARLA_SRCH_RSLT_1         */ "Multicast ARL FWD Entry 1 Register",
    /* MAX_ICMPV4_SIZE_REG       */ "Maximum ICMPv4 Size Register",
    /* MAX_ICMPV6_SIZE_REG       */ "Maximum ICMPv6 Size Register",
    /* MCAST_SUP0                */ "Pre-Port-Base Broadcom/Multicast Storm Suppression Registers 0",
    /* MCAST_SUP1                */ "Pre-Port-Base Broadcom/Multicast Storm Suppression Registers 1",
    /* MDIO_ADDR_P               */ "MDIO Port X Address Registrer",
    /* MDIO_ADDR_P8              */ "MDIO Port 8 Address Registrer",
    /* MDIO_ADDR_WAN             */ "MDIO WAN Port Address Registrer",
    /* MDIO_BASE_ADDR            */ "SERDES MDIO Base Address Registrer",
    /* MEM_ADDR                  */ "Memory Address Register",
    /* MEM_ARL_B0_HI             */ "Memory ARL Bin0 High Register",
    /* MEM_ARL_B0_LO             */ "Memory ARL Bin0 Low Register",
    /* MEM_ARL_B1_HI             */ "Memory ARL Bin1 High Register",
    /* MEM_ARL_B1_LO             */ "Memory ARL Bin1 Low Register",
    /* MEM_ARL_HIGH              */ "Memory Data High-Part Debug Register",
    /* MEM_ARL_LOW               */ "Memory Data Low-Part Debug Register",
    /* MEM_BFC_ADDR              */ "Buffer Control Memory Address Register",
    /* MEM_BFC_DATA              */ "Buffer Control Memory Data Register",
    /* MEM_BTM_DATA              */ "Buffer Tag Memory Register",
    /* MEM_BTM_DATA0             */ "Buffer Tag Memory Register 0",
    /* MEM_BTM_DATA1             */ "Buffer Tag Memory Register 1",
    /* MEM_CTRL                  */ "Memory Access Control Register",
    /* MEM_DATA_HIGH             */ "Memory Data High-Part Debug Register",
    /* MEM_DATA_LOW              */ "Memory Data Low-Part Register",
    /* MEM_DEBUG_DATA_0_0        */ "Memory Debug Data 0_0 Register",
    /* MEM_DEBUG_DATA_0_1        */ "Memory Debug Data 0_1 Register",
    /* MEM_DEBUG_DATA_1_0        */ "Memory Debug Data 1_0 Register",
    /* MEM_DEBUG_DATA_1_1        */ "Memory Debug Data 1_1 Register",
    /* MEM_FRM_ADDR              */ "Frame Memory Address Register",
    /* MEM_FRM_DATA0             */ "Frame Memory Data 1st Register",
    /* MEM_FRM_DATA1             */ "Frame Memory Data 2nd Register",
    /* MEM_FRM_DATA2             */ "Frame Memory Data 3rd Register",
    /* MEM_FRM_DATA3             */ "Frame Memory Data 4th Register",
    /* MEM_FRM_DATA4             */ "Frame Memory Data 4th Register",
    /* MEM_FRM_DATA5             */ "Frame Memory Data 5th Register",
    /* MEM_FRM_DATA6             */ "Frame Memory Data 6th Register",
    /* MEM_FRM_DATA7             */ "Frame Memory Data 7th Register",
    /* MEM_MARL_B0_HI            */ "Memory MARL Bin0 High Register",
    /* MEM_MARL_B0_LO            */ "Memory MARL Bin0 Low Register",
    /* MEM_MARL_B1_HI            */ "Memory MARL Bin1 High Register",
    /* MEM_MARL_B1_LO            */ "Memory MARL Bin1 Low Register",
    /* MEM_MARL_HIGH             */ "Memory Data High-Part Debug Register",
    /* MEM_MARL_LOW              */ "Memory Data Low-Part Debug Register",
    /* MEM_TEST_CTL              */ "Memory Test Control Registrer",
    /* MEM_VLAN_DATA             */ "Memory VLAN Register",
    /* MIBDIAG_PAGE              */ "MIBDIAG Registers",
    /* MIBDIGA_PAGE              */ "MIBDIAG Registers",
    /* MIBKILLOVR                */ "MIB Kill Control Register",
    /* MIB_GD_FM_MAX_SIZE        */ "Jumbo MIB Good Frame Max Size Registers",
    /* MIB_SELECT                */ "MIB Mode Select Register",
    /* MIB_SNAPSHOT_CTL          */ "Loop Detection Configuration Registers",
    /* MIICTL                    */ "MII Control Register",
    /* MIISTS                    */ "MII Status Register",
    /* MII_PCTL                  */ "MII Port Control Register",
    /* MINIMUM_TCP_HDR_SZ        */ "Minimum TCP Header Size Register",
    /* MIRCAPCTL                 */ "Mirror Capture Control Register",
    /* MISC_CTL                  */ "MISC Control Registrer",
    /* MLF_DROP_MAP              */ "Multicast LookupFail Forward Map Register",
    /* MLF_IMPC_FWD_MAP          */ "IMPC Forward Map Registrer",
    /* MLF_IPMC_FWD_MAP          */ "IPMC Lookup Failed Forwarding Map Register",
    /* MNGPID                    */ "Management Port ID Register",
    /* MODEL_ID                  */ "Model ID Register",
    /* MODULE_ID0                */ "Module ID 0 Registers",
    /* MODULE_ID1                */ "Module ID 1 Registers",
    /* MPORTVEC0                 */ "Multiport Vector 0 Register",
    /* MPORTVEC1                 */ "Multiport Vector 1 Register",
    /* MPORTVEC2                 */ "Multiport Vector 2 Register",
    /* MPORTVEC3                 */ "Multiport Vector 3 Register",
    /* MPORTVEC4                 */ "Multiport Vector 4 Register",
    /* MPORTVEC5                 */ "Multiport Vector 5 Register",
    /* MR_STA                    */ "MR Status Register",
    /* MST_AGE                   */ "MST Ageing Control Register",
    /* MST_CON                   */ "MST Control Registers",
    /* MST_TAB                   */ "MST Table Enable Registers",
    /* MST_TBL                   */ "Multiple Spanning Tree Control Register",
    /* MULTIPORT_ADDR0           */ "Multiport Address 0 Register (Default for TS)",
    /* MULTIPORT_ADDR1           */ "Multiport Address 1 Register",
    /* MULTIPORT_ADDR2           */ "Multiport Address 2 Register",
    /* MULTIPORT_ADDR3           */ "Multiport Address 3 Register",
    /* MULTIPORT_ADDR4           */ "Multiport Address 4 Register",
    /* MULTIPORT_ADDR5           */ "Multiport Address 5 Register",
    /* MULTI_PORT_CTL            */ "Multiport Control Register",
    /* NEW_CONTROL               */ "NEW Control Register",
    /* NEW_CTRL                  */ "New Control Register",
    /* NEW_PRI_MAP               */ "New Priority Map Register",
    /* OTHER_CHECKER             */ "Other Checker Register",
    /* OTHER_TABLE_DATA0         */ "Other Table Data 0 Register",
    /* OTHER_TABLE_DATA1         */ "Other Table Data 1 Register",
    /* OTHER_TABLE_DATA2         */ "Other Table Data 2 Register",
    /* OTHER_TABLE_INDEX         */ "Other Table Index Register",
    /* OTPROM_STATUS             */ "OTP ROM Status Register",
    /* OTP_ADDR_REG              */ "CPU OTP Address Registers",
    /* OTP_CTL_REG               */ "CPU OTP Control Registers",
    /* OTP_RD_DATA               */ "CPU OTP Read Data Registers",
    /* OTP_STS_REG               */ "CPU OTP Status Registers",
    /* OTP_WR_DATA               */ "CPU OTP Write Data Registers",
    /* OUTRANGEERRCOUNT          */ "OutRangeErrCount Counter",
    /* P5_RGMII_TIME_DLY_GP      */ "Port 5 RGMII TIMING DELAY register",
    /* P8_PCP2TC                 */ "Port 8 PCP to TC Map Register",
    /* PAGEREG                   */ "PAGE Control Registers",
    /* PAUSESTS                  */ "Pause Status Summary Register",
    /* PAUSE_CAP                 */ "PAUSE Capability Register",
    /* PAUSE_FRM_CTRL            */ "Pause Frame Detection Control Registrer",
    /* PAUSE_QUANTA              */ "PAUSE Quanta register",
    /* PBPTRFIFO                 */ "PBPTRFIFO Status Register",
    /* PBPTRFIFO_0               */ "PBPTRFIFO Status Register 0",
    /* PBPTRFIFO_1               */ "PBPTRFIFO Status Register 1",
    /* PHYIDH                    */ "PHY ID High Register",
    /* PHYIDL                    */ "PHY ID LOW Register",
    /* PHYINFO_PHYIDH            */ "PHY ID High Register",
    /* PHYINFO_PHYIDL            */ "PHY ID LOW Register",
    /* PHYSCAN_CTL               */ "PHY Scan Control Register",
    /* PHY_LED_FUNC              */ "PHY LED Control register",
    /* PHY_PWR_DOWN              */ "PHY Power Down Mode Registrer",
    /* PHY_STAT                  */ "PHY Status Register",
    /* PKTS1024TO1522OCTETS      */ "Rx 1024 to 1522 Bytes Octets Counter",
    /* PKTS1024TOMAXOCTETS       */ "Rx 1024 to Max Bytes Octets Counter",
    /* PKTS1024TOMAXPKTOCTETS    */ "Rx 1024 to MaxPkt Bytes Octets Counter",
    /* PKTS128TO255OCTETS        */ "Rx 128 to 255 Bytes Octets Counter",
    /* PKTS1523TO2047            */ "Packet Length 1523 to 2047 Counter",
    /* PKTS2048TO4095            */ "Packet Length 2048 to 4095 Counter",
    /* PKTS256TO511OCTETS        */ "Rx 256 to 511 Bytes Octets Counter",
    /* PKTS4096TO8191            */ "Packet Length 4096 to 8191 Counter",
    /* PKTS512TO1023OCTETS       */ "Rx 512 to 1023 Bytes Octets Counter",
    /* PKTS64OCTETS              */ "Rx 64 Bytes Octets Counter",
    /* PKTS65TO127OCTETS         */ "Rx 65 to 127 Bytes Octets Counter",
    /* PKTS8192TO9728            */ "Packet Length 8192 to 9728 Counter",
    /* PLL_FREQ_SEL              */ "Bonding PAD status Registrer(Engineering Use Only)",
    /* PLL_TEST                  */ "PLL test Registrer",
    /* PLL_TEST_CTRL_I           */ "PLL Test Control Register I Registrer",
    /* PLL_TEST_CTRL_II          */ "PLL Test Control Register II Registrer",
    /* PN_PCP2TC                 */ "Port N(0~4) PCP to TC Map Register",
    /* PORT4_RGMII_CTL_GP        */ "Port 4 RGMII Control register",
    /* PORT5_RGMII_CTL_GP        */ "Port 5 RGMII Control register",
    /* PORTVEC1                  */ "Multiport Vector 1 Register",
    /* PORTVEC2                  */ "Multiport Vector 2 Register",
    /* PORT_EAP1_CON             */ "Port EAP Configuration Registers",
    /* PORT_EAP_CON              */ "Port EAP Configuration Registers",
    /* PORT_EAP_DA               */ "PortX Unicast EAP DA Registers",
    /* PORT_EGCTL                */ "PORT 50 ~24 VLAN Register",
    /* PORT_ERC_CON              */ "Port Engress Rate Control Configuration Registers",
    /* PORT_ERC_CON_IMP          */ "Port 8 Egress Rate Control Configuration Registers",
    /* PORT_IRC1_CON             */ "PORT Ingress rate Control Configuration Registers",
    /* PORT_IRC_CON              */ "Port Ingress Rate Control Configuration Registers",
    /* PORT_MAX_LEARN            */ "Port Dynamic Learning Threshold Registers",
    /* PORT_SA_CNT               */ "Port Current SA Count For Dynamic Mode Registers",
    /* PORT_SEC_CON              */ "PortX Security Configuration Registers",
    /* PORT_VLAN1_CTL            */ "PORT 52 ~24 VLAN Register",
    /* PORT_VLAN_CTL             */ "PORT X VLAN Register",
    /* PORT_VLAN_CTL_IMP         */ "PORT 8 VLAN Control Register",
    /* PRBS_CTL                  */ "PRBS Control Register",
    /* PRBS_STA                  */ "PRBS Status Register",
    /* PROTECTED_SEL             */ "Protected Port Select Register",
    /* PROTOCOL2VLAN_CTL         */ "PROTOCOL2VLAN Control Registers",
    /* PRS_FIFO_DEBUG_CTRL       */ "PRS_FIFO Debug Control Register",
    /* PRS_FIFO_DEBUG_DATA       */ "PRS_FIFO Debug Data Register",
    /* PWR_DOWN_MODE             */ "Power Down Mode Register",
    /* QOS_1P1Q_PRI_MAP          */ "1P/1Q Priority Map Register",
    /* QOS_1P_EN                 */ "QoS 802.1P Enable Register",
    /* QOS_CTL                   */ "QoS Control Register",
    /* QOS_DIFF_DSCP0            */ "DiffServ Priority Map 0 Register",
    /* QOS_DIFF_DSCP1            */ "DiffServ DSCP Priority Register 1",
    /* QOS_DIFF_DSCP2            */ "DiffServ DSCP Priority Register 2",
    /* QOS_DIFF_DSCP3            */ "DiffServ Priority Map 3 Register",
    /* QOS_D_TOS_TH              */ "D-Type Priority Register",
    /* QOS_EN_DIFFSERV           */ "QOS DiffServ Enable Register",
    /* QOS_EN_TRAFFIC_PRI_REMAP  */ "Enable Traffic Priority Remap Control Register",
    /* QOS_ETHERPRI_CTRL         */ "QoS Ether Type Priority Control Register",
    /* QOS_GLOBAL_CTRL           */ "QOS Global Control Register",
    /* QOS_MIB_QUE_SEL           */ "QoS Queue Montor Control Register",
    /* QOS_M_TOS_TH              */ "M-Type Priority Register",
    /* QOS_PAUSE_EN              */ "QoS Pause Enable Register",
    /* QOS_REASON_CODE           */ "QoS Reason Code Register",
    /* QOS_RX_CTRL_P             */ "QOS RX Port Control N Register",
    /* QOS_R_TOS_TH              */ "R-Type Priority Register",
    /* QOS_TCI_TH                */ "Priority Threshold Register",
    /* QOS_TOS_DIF_CTL           */ "QoS TOS/DiffServ Control Register",
    /* QOS_TOS_DIF_EN            */ "QoS TOS/DiffServ Enable Register",
    /* QOS_TRAFFIC_PRI_REMAP     */ "Traffic Priority Remap Registerr",
    /* QOS_TX_CTRL               */ "QOS TX Control Register",
    /* QOS_T_TOS_TH              */ "T-Type Priority Register",
    /* QOS_WEIGHT                */ "Queue N Weight Register",
    /* QUEUE_CONGESTION_STATUS0  */ "Queue Congestion Status Register  0",
    /* QUEUE_CONGESTION_STATUS1  */ "Queue Congestion Status Register 1",
    /* QUEUE_CONGESTION_STATUS2  */ "Queue Congestion Status Register 2",
    /* QUEUE_CONGESTION_STATUS3  */ "Queue Congestion Status Register 3",
    /* QUEUE_CONGESTION_STATUS4  */ "Queue Congestion Status Register 4",
    /* QUEUE_CONGESTION_STATUS5  */ "Queue Congestion Status Register 5",
    /* RANGE_CHECKER_CTL         */ "Range Checker Control Registers",
    /* RATE_INBAND               */ "CFP REAT In-Band Statistic Registers",
    /* RATE_METER0               */ "CFP REAT METER DATA 0 Registers",
    /* RATE_METER1               */ "CFP REAT METER DATA 1 Registers",
    /* RATE_OUTBAND              */ "CFP REAT OUT-Band Statistic Registers",
    /* RCM_CTL                   */ "Rate Control Memory Read/Write Registers",
    /* RCM_DATA0                 */ "Rate Control Memory Data REGISTER 0",
    /* RCM_DATA1                 */ "Rate Control Memory Data REGISTER 1",
    /* RCM_DATA2                 */ "Rate Control Memory Data REGISTER 2",
    /* RCM_DATA3                 */ "Rate Control Memory Data REGISTER 3",
    /* RCM_DATA4                 */ "Rate Control Memory Data REGISTER 4",
    /* RCM_PORT                  */ "Rate Control Memory PORT Registers",
    /* RESE_AV_EN_CTRL           */ "ResE AV Enable Control Register",
    /* RESE_C4_BW_CNTL           */ "ResE Class 4 Bandwidth Control Register",
    /* RESE_C5_BW_CNTL           */ "ResE Class 5 Bandwidth Control Register",
    /* RESE_EGRESS_TM_STAMP      */ "ResE Egress Time Stamp Register",
    /* RESE_MAX_AV_PKT_SZ        */ "ResE MAX AV Packet Size Register",
    /* RESE_SLOT_ADJ             */ "ResE Slot Adjustment Register",
    /* RESE_SLOT_TICK_CNTR       */ "ResE Slot Number and Tick Counter Register",
    /* RESE_TM_ADJ               */ "ResE Time Base Adjustment Register",
    /* RESE_TM_BASE              */ "ResE Time Base Register",
    /* RGMII_CTL_GP              */ "Port RGMII Control register",
    /* RGMII_CTL_GP48            */ "IMP Port RGMII Control register",
    /* RGMII_CTL_GP49            */ "Port 49 RGMII Control register",
    /* RGMII_CTL_GP50            */ "Port 50 RGMII Control register",
    /* RGMII_CTRL                */ "RGMII Control Registrer",
    /* RGMII_TIME_DELAY_CTRL     */ "RGMII TIMING DELAY CONTROL Registrer",
    /* RGMII_TIME_DLY_GP         */ "Giga Port RGMII TIMING DELAY register",
    /* RGMII_TIME_DLY_GP48       */ "Giga Port RGMII TIMING DELAY register",
    /* RGMII_TIME_DLY_GP49       */ "GigaPort 0 RGMII Timing Delay Register",
    /* RGMII_TIME_DLY_GP50       */ "GigaPort 1 RGMII Timing Delay Register",
    /* RMONSTEER                 */ "RMON MIB Steering Register",
    /* RST_TABLE_MEM             */ "Table Memory Reset Control Register",
    /* RST_TABLE_MEM1            */ "Reset Table Memory 1 Register",
    /* RSV_MCAST_CTRL            */ "Reserved Multicast Control Register",
    /* RXALIGNMENTERRORS         */ "Rx Alignment Error Counter",
    /* RXBROADCASTPKT            */ "Rx Broadcast Packet Counter",
    /* RXDISCARD                 */ "RX Discard Counter",
    /* RXDROPPKTS                */ "Rx Drop Packet Counter",
    /* RXEXCESSSIZEDISC          */ "Rx Excess Size Disc Counter",
    /* RXFCSERRORS               */ "Rx FCS Error Counter",
    /* RXFRAGMENTS               */ "Rx Fragment Counter",
    /* RXFWDDISCPKTS             */ "Rx Forward Discard Packet Counter",
    /* RXGOODOCTETS              */ "Rx Good Packet Octet Counter",
    /* RXGOODPKTS                */ "Rx Good Pkts",
    /* RXJABBERS                 */ "Rx Jabber Packet Counter",
    /* RXMULTICASTPKTS           */ "Rx Multicast Packet Counter",
    /* RXOCTETS                  */ "Rx Packet Octets Counter",
    /* RXOVERSIZEPKTS            */ "Rx Over Size Packet Counter",
    /* RXPAUSEPKTS               */ "Rx Pause Packet Counter",
    /* RXPAUSESTS                */ "RX Pause Status Summary Register",
    /* RXQOSOCTETS               */ "Rx QoS Packet Octet Counter",
    /* RXQOSPKTS                 */ "Rx QoS Packet Counter",
    /* RXSACHANGES               */ "Rx SA Change Counter",
    /* RXSYMBLERR                */ "Rx Symbol Error Counter",
    /* RXUNDERSIZEPKTS           */ "Rx Under Size Packet Octets Counter",
    /* RXUNICASTPKTS             */ "Rx Unicast Packet Counter",
    /* RX_GLOBAL_CTL             */ "RX Global Control register",
    /* RX_PAUSE_PASS             */ "Pause pass Through for RX Registrer",
    /* SCAN_RSLT_GP              */ "MII Giga Port Scan Result Register",
    /* SCAN_RSLT_P               */ "MII Port 0~23 Scan Result Register",
    /* SCAN_TIMEOUT              */ "Scan Timeout Register",
    /* SDACTLSTS                 */ "Auxiliary Control/Status Register",
    /* SDAEGSTS                  */ "10BASE-T Auxiliary Error And General Status Register",
    /* SDAMODE2                  */ "Auxiliary Mode 2 Register",
    /* SDAMPHY                   */ "Auxiliary Multiple PHY Register",
    /* SDANADV                   */ "Auto-Negotiation Advertisement Register",
    /* SDANEXP                   */ "Auto-Negotiation Expansion Register",
    /* SDANLPA                   */ "Auto-Negotiation Link Partner (LP) Ability Register",
    /* SDANNXP                   */ "Auto-Negotiation Next Page Register",
    /* SDASTSSUM                 */ "Auxiliary Status Summary Register",
    /* SDBRCMTST                 */ "Broadcom Test Register",
    /* SDHNDRD_ACTL              */ "100Base-X Auxiliary Control Register",
    /* SDHNDRD_ASTS              */ "100Base-X Auxiliary Status Register",
    /* SDHNDRD_FCSCNT            */ "100Base-X False Carrier Sense Counter Register",
    /* SDHNDRD_RECNT             */ "100Base-X Receive Error Counter Register",
    /* SDLPNXP                   */ "Link Partner next Page Register",
    /* SDMIICTL                  */ "SGMII Control Register",
    /* SDMIISTS                  */ "SGMII Status Register",
    /* SDPHYIDH                  */ "PHY ID High Register",
    /* SDPHYIDL                  */ "PHY ID LOW Register",
    /* SD_DEFAULT                */ "SERDES default values Register",
    /* SD_SEL_EARLY              */ "SERDES select early version of CRS and COL Register",
    /* SD_SIGNAL_DETC            */ "Serdes Signal Detect Status Register",
    /* SEC_DPMSK                 */ "Secure Destination Port Mask Register",
    /* SEC_SPMSK                 */ "Secure Source port Mask Register",
    /* SEC_TDIP0                 */ "Security Trust Destination IP Register 0",
    /* SEC_TDIP1                 */ "Security Trust Destination IP Register 1",
    /* SERDES_CTRL               */ "SERDES Control Register",
    /* SFT_LRN_CTL               */ "Software Learning Control",
    /* SGMII_CLR_CTL             */ "SGMII clear control Register",
    /* SGMII_CTL_GP              */ "Giga Port SGMII Control Register",
    /* SGMII_STA_GP              */ "Giga Port SGMII Status Register",
    /* SLICE_MAP_P               */ "Slice Select Map 1 Registers",
    /* SLICE_MAP_P8              */ "CFP Port 8 Slice Select Registers",
    /* SPARE_REG0                */ "SPARE_REG0",
    /* SPARE_REG1                */ "SPARE_REG1",
    /* SPARE_REG2                */ "SPARE_REG2",
    /* SPDSTS                    */ "Port Speed Summary Register",
    /* SPECIAL_MNGT              */ "Special Management Control Register",
    /* SPIDIO0                   */ "SPI Data I/O Registers 0",
    /* SPIDIO1                   */ "SPI Data I/O Registers 1",
    /* SPIDIO2                   */ "SPI Data I/O Registers 2",
    /* SPIDIO3                   */ "SPI Data I/O Registers 3",
    /* SPIDIO4                   */ "SPI Data I/O Registers 4",
    /* SPIDIO5                   */ "SPI Data I/O Registers 5",
    /* SPIDIO6                   */ "SPI Data I/O Registers 6",
    /* SPIDIO7                   */ "SPI Data I/O Registers 7",
    /* SPISTS                    */ "SPI Control Registers",
    /* SPTAGT                    */ "Aging Time Control Register",
    /* SPT_MULTI_ADDR_BPS_CTRL   */ "STP Multiport Address Bypass Control Register",
    /* SRCADRCHG                 */ "Source Address Change Register",
    /* STRAP_STS                 */ "Strap Status Register",
    /* STRAP_VALUE               */ "Strap Value Register",
    /* STS_CTL                   */ "Status Control Register",
    /* STS_OVERRIDE_GMIIP        */ "Port N GMII Port States Override Register",
    /* STS_OVERRIDE_GP           */ "MII Giga Port States Override Register",
    /* STS_OVERRIDE_IMP          */ "IMP Port States Override Register",
    /* STS_OVERRIDE_P            */ "MII Port N States Override Register",
    /* STS_OVERRIDE_P24          */ "MII Port Override Register",
    /* STS_OVERRIDE_WAN_P        */ "WAN Port States Override Register",
    /* SWMODE                    */ "Switch Mode Register",
    /* SW_FLOW_CON               */ "Sortware Flow Control Register",
    /* S_INRANGEERRCOUNT         */ "InRangeErrCount Counter",
    /* S_JUMBOPKT                */ "Jumbo Packet Counter",
    /* S_OUTRANGEERRCOUNT        */ "OutRangeErrCount Counter",
    /* S_PKTS1024TO1522OCTETS    */ "MIB Snapshot Rx 1024 to 1522 Bytes Octets Counter",
    /* S_PKTS1024TOMAXOCTETS     */ "Rx 1024 to Max Bytes Octets Counter",
    /* S_PKTS1024TOMAXPKTOCTETS  */ "Rx 1024 to MaxPkt Bytes Octets Counter",
    /* S_PKTS128TO255OCTETS      */ "MIB Snapshot Rx 128 to 255 Bytes Octets Counter",
    /* S_PKTS1523TO2047          */ "MIB Snapshot Packet Length 1523 to 2047 Counter",
    /* S_PKTS2048TO4095          */ "MIB Snapshot Packet Length 2048 to 4095 Counter",
    /* S_PKTS256TO511OCTETS      */ "MIB Snapshot Rx 256 to 511 Bytes Octets Counter",
    /* S_PKTS4096TO8191          */ "MIB Snapshot Packet Length 4096 to 8191 Counter",
    /* S_PKTS512TO1023OCTETS     */ "MIB Snapshot Rx 512 to 1023 Bytes Octets Counter",
    /* S_PKTS64OCTETS            */ "MIB Snapshot Rx 64 Bytes Octets Counter",
    /* S_PKTS65TO127OCTETS       */ "MIB Snapshot Rx 65 to 127 Bytes Octets Counter",
    /* S_PKTS8192TO9728          */ "MIB Snapshot Packet Length 8192 to 9728 Counter",
    /* S_RXALIGNMENTERRORS       */ "MIB Snapshot Rx Alignment Error Counter",
    /* S_RXBROADCASTPKT          */ "MIB Snapshot Rx Broadcast Packet Counter",
    /* S_RXDISCARD               */ "RX Discard Counter",
    /* S_RXDROPPKTS              */ "MIB Snapshot Rx Drop Packet Counter",
    /* S_RXEXCESSSIZEDISC        */ "MIB Snapshot Rx Excess Size Disc Counter",
    /* S_RXFCSERRORS             */ "MIB Snapshot Rx FCS Error Counter",
    /* S_RXFRAGMENTS             */ "MIB Snapshot Rx Fragment Counter",
    /* S_RXFWDDISCPKTS           */ "Rx Forward Discard Packet Counter",
    /* S_RXGOODOCTETS            */ "MIB Snapshot Rx Good Packet Octet Counter",
    /* S_RXJABBERS               */ "MIB Snapshot Rx Jabber Packet Counter",
    /* S_RXMULTICASTPKTS         */ "MIB Snapshot Rx Multicast Packet Counter",
    /* S_RXOCTETS                */ "MIB Snapshot Rx Packet Octets Counter",
    /* S_RXOVERSIZEPKTS          */ "MIB Snapshot Rx Over Size Packet Counter",
    /* S_RXPAUSEPKTS             */ "MIB Snapshot Rx Pause Packet Counter",
    /* S_RXQOSOCTETS             */ "MIB Snapshot Rx QoS Packet Octet Counter",
    /* S_RXQOSPKTS               */ "MIB Snapshot Rx QoS Packet Counter",
    /* S_RXSACHANGES             */ "MIB Snapshot Rx SA Change Counter",
    /* S_RXSYMBLERR              */ "MIB Snapshot Rx Symbol Error Counter",
    /* S_RXUNDERSIZEPKTS         */ "MIB Snapshot Rx Under Size Packet Octets Counter",
    /* S_RXUNICASTPKTS           */ "MIB Snapshot Rx Unicast Packet Counter",
    /* S_TXBROADCASTPKTS         */ "MIB Snapshot Tx Broadcast Packet Counter",
    /* S_TXCOLLISIONS            */ "MIB Snapshot Tx Collision Counter",
    /* S_TXDEFERREDTRANSMIT      */ "MIB Snapshot Tx Deferred Transmit Counter",
    /* S_TXDROPPKTS              */ "MIB Snapshot TX Drop Packet Counter",
    /* S_TXEXCESSIVECOLLISION    */ "MIB Snapshot Tx Excessive Collision Counter",
    /* S_TXFRAMEINDISC           */ "MIB Snapshot Tx Fram IN Disc Counter",
    /* S_TXLATECOLLISION         */ "MIB Snapshot Tx Late Collision Counter",
    /* S_TXMULTICASTPKTS         */ "MIB Snapshot Tx Multicast Packet Counter",
    /* S_TXMULTIPLECOLLISION     */ "MIB Snapshot Tx Multiple collsion Counter",
    /* S_TXOCTETS                */ "MIB Snapshot Tx Octets",
    /* S_TXPAUSEPKTS             */ "MIB Snapshot Tx Pause Packet Counter",
    /* S_TXQOS0OCTETS            */ "Tx QoS#0 Packet Octets Counter",
    /* S_TXQOS0PKTS              */ "Tx QoS#0 Packet Counter",
    /* S_TXQOS1OCTETS            */ "Tx QoS#1 Packet Octets Counter",
    /* S_TXQOS1PKTS              */ "Tx QoS#1 Packet Counter",
    /* S_TXQOS2OCTETS            */ "Tx QoS#2 Packet Octets Counter",
    /* S_TXQOS2PKTS              */ "Tx QoS#2 Packet Counter",
    /* S_TXQOS3OCTETS            */ "Tx QoS#3 Packet Octets Counter",
    /* S_TXQOS3PKTS              */ "Tx QoS#3 Packet Counter",
    /* S_TXQOSOCTETS             */ "MIB Snapshot Tx QoS Packet Octets Counter",
    /* S_TXQOSPKTS               */ "MIB Snapshot Tx QoS Packet Counter",
    /* S_TXQPKTQ0                */ "Tx QoS Packet Counter",
    /* S_TXQPKTQ1                */ "Tx Q1 Packet Counter",
    /* S_TXQPKTQ2                */ "Tx Q2 Packet Counter",
    /* S_TXQPKTQ3                */ "Tx Q3 Packet Counter",
    /* S_TXQPKTQ4                */ "Tx Q4 Packet Counter",
    /* S_TXQPKTQ5                */ "Tx Q5 Packet Counter",
    /* S_TXSINGLECOLLISION       */ "MIB Snapshot Tx Single Collision Counter",
    /* S_TXUNICASTPKTS           */ "MIB Snapshot Tx Unicast Packet Counter",
    /* TBI_CTL                   */ "TBI Control Register",
    /* TC2COS_MAP                */ "TC to COS Mapping Register",
    /* TCAM_BIST_CONTROL         */ "TCAM BIST Control Registers",
    /* TCAM_BIST_CTL             */ "TCAM Bist Control Registrer",
    /* TCAM_BIST_STATUS          */ "TCAM BIST Status Registers",
    /* TCAM_BIST_STS0            */ "TCAM BIST Status 0 Register",
    /* TCAM_BIST_STS1            */ "TCAM BIST Status 1 Register",
    /* TCAM_TEST_COMPARE_STATUS  */ "TCAM Test Compare Status Registers",
    /* TH_PCTL                   */ "10/100 Port Control Register",
    /* TM_STAMP_RPT_CTRL         */ "ResE Time Stamp Report Control Register",
    /* TM_STAMP_STATUS           */ "ResE Egress Time Stamp Status Register",
    /* TOTAL_DLF_DROP_THRESH_Q1  */ "Total-Q1 BC/DLF Drop Threshold Control Register",
    /* TOTAL_DLF_DROP_THRESH_Q2  */ "Total-Q2 BC/DLF Drop Threshold Control Register",
    /* TOTAL_DLF_DROP_THRESH_Q3  */ "Total-Q3 BC/DLF Drop Threshold Control Register",
    /* TOTAL_DROP_THRESH_Q1      */ "Total-Q1 UC/MC Drop Threshold Control Register",
    /* TOTAL_DROP_THRESH_Q2      */ "Total-Q2 UC/MC Drop Threshold Control Register",
    /* TOTAL_DROP_THRESH_Q3      */ "Total-Q3 UC/MC Drop Threshold Control Register",
    /* TOTAL_HYST_THRESH_Q1      */ "Total-Q1 Hyst/Pause Threshold Control Register",
    /* TOTAL_HYST_THRESH_Q2      */ "Total-Q2 Hyst/Pause Threshold Control Register",
    /* TOTAL_HYST_THRESH_Q3      */ "Total-Q3 Hyst/Pause Threshold Control Register",
    /* TOTAL_MC_DROP_IMP_THRESH  */ "LAN_to_IMP Multicast Control2 Register",
    /* TOTAL_PAUSE_IMP_THRESH    */ "IMP_to_LAN Control2 Register",
    /* TRREG_CTRL                */ "Traffic Remarking Control Register",
    /* TRUNK_GRP0_CTL            */ "Trunk Group 0 Control Register",
    /* TRUNK_GRP1_CTL            */ "Trunk Group 1 Control Register",
    /* TRUNK_GRP2_CTL            */ "Trunk Group 2 Control Register",
    /* TRUNK_GRP3_CTL            */ "Trunk Group 3 Control Register",
    /* TRUNK_GRP_CTL             */ "Trunk Group Control Register",
    /* TRUST_CVLAN               */ "VLAN2VLAN Control Registers",
    /* TXBROADCASTPKTS           */ "Tx Broadcast Packet Counter",
    /* TXCOLLISIONS              */ "Tx Collision Counter",
    /* TXDEFERREDTRANSMIT        */ "Tx Deferred Transmit Counter",
    /* TXDROPPKTS                */ "TX Drop Packet Counter",
    /* TXEXCESSIVECOLLISION      */ "Tx Excessive Collision Counter",
    /* TXFRAMEINDISC             */ "Tx Fram IN Disc Counter",
    /* TXGOODPKTS                */ "Tx Good Pkts",
    /* TXLATECOLLISION           */ "Tx Late Collision Counter",
    /* TXMULTICASTPKTS           */ "Tx Multicast Packet Counter",
    /* TXMULTIPLECOLLISION       */ "Tx Multiple collsion Counter",
    /* TXOCTETS                  */ "Tx Octets",
    /* TXPAUSEPKTS               */ "Tx Pause Packet Counter",
    /* TXPAUSESTS                */ "TX Pause Status Summary Register",
    /* TXQOS0OCTETS              */ "Tx QoS#0 Packet Octets Counter",
    /* TXQOS0PKTS                */ "Tx QoS#0 Packet Counter",
    /* TXQOS1OCTETS              */ "Tx QoS#1 Packet Octets Counter",
    /* TXQOS1PKTS                */ "Tx QoS#1 Packet Counter",
    /* TXQOS2OCTETS              */ "Tx QoS#2 Packet Octets Counter",
    /* TXQOS2PKTS                */ "Tx QoS#2 Packet Counter",
    /* TXQOS3OCTETS              */ "Tx QoS#3 Packet Octets Counter",
    /* TXQOS3PKTS                */ "Tx QoS#3 Packet Counter",
    /* TXQOSOCTETS               */ "Tx QoS Packet Octets Counter",
    /* TXQOSPKTS                 */ "Tx QoS Packet Counter",
    /* TXQPKTQ0                  */ "Tx Q0 Packet Counter",
    /* TXQPKTQ1                  */ "Tx Q1 Packet Counter",
    /* TXQPKTQ2                  */ "Tx Q2 Packet Counter",
    /* TXQPKTQ3                  */ "Tx Q3 Packet Counter",
    /* TXQPKTQ4                  */ "Tx Q4 Packet Counter",
    /* TXQPKTQ5                  */ "Tx Q5 Packet Counter",
    /* TXQ_FLUSH_MODE            */ "TxQ Flush Mode Control Registrer",
    /* TXSINGLECOLLISION         */ "Tx Single Collision Counter",
    /* TXUNICASTPKTS             */ "Tx Unicast Packet Counter",
    /* TX_PAUSE_PASS             */ "Pause pass Through for TX Registrer",
    /* UDF_0_A_0_8               */ "UDF_0_A_N(0~8) for IPv4 Registers",
    /* UDF_0_B_0_8               */ "UDF_0_B_N(0~8) for IPv6 Registers",
    /* UDF_0_C_0_8               */ "UDF_0_C_N(0~8) for none-IP Registers",
    /* UDF_0_D_0_11              */ "UDF_0_D_N(0~11) for IPv6 Chain Rule Registers",
    /* UDF_1_A_0_8               */ "UDF_1_A_N(0~8) for IPv4 Registers",
    /* UDF_1_B_0_8               */ "UDF_1_B_N(0~8) for IPv6 Registers",
    /* UDF_1_C_0_8               */ "UDF_1_C_N(0~8) for none-IP Registers",
    /* UDF_2_A_0_8               */ "UDF_2_A_N(0~8) for IPv4 Registers",
    /* UDF_2_B_0_8               */ "UDF_2_B_N(0~8) for IPv6 Registers",
    /* UDF_2_C_0_8               */ "UDF_2_C_N(0~8) for none-IP Registers",
    /* UDF_OFFSET0_P             */ "User Define Offset 0 Registers",
    /* UDF_OFFSET0_P8            */ "CFP Port 8 User Define Offset 0 Registers",
    /* UDF_OFFSET2_P             */ "User Define Offset 2 Registers",
    /* UDF_OFFSET3_P             */ "User Define Offset 3 Register",
    /* UDF_OFFSET4_EXP           */ "Port 24~47 User Define Offset 4 Registers",
    /* UDF_OFFSET4_GP            */ "Giga Port User Define Offset 5 Registers",
    /* UDF_OFFSET4_IMP           */ "IMP port User Define Offset 4 Registers",
    /* UDF_OFFSET4_P             */ "User Define Offset 4 Registers",
    /* UDF_OFFSET4_P8            */ "CFP Port 8 User Define Offset 4 Registers",
    /* UDF_OFFSET5_P             */ "CFP Port N(0~1) User Define Offset 5 Registers",
    /* UDF_OFFSET5_P8            */ "CFP Port 8 User Define Offset 5 Registers",
    /* ULF_DROP_MAP              */ "Unicast Lookup Fail Forward Map Register",
    /* ULF_FORWARD_MAP           */ "Unicast Lookup Failed Forward Map Registrer",
    /* VID_RANGE_CHECKER         */ "VID Range Checker Register",
    /* VLAN2VLAN_CTL             */ "VLAN2VLAN Control Registers",
    /* VLAN_CTRL0                */ "802.1Q VLAN Control 0 Registers",
    /* VLAN_CTRL1                */ "802.1Q VLAN Control 1 Registers",
    /* VLAN_CTRL2                */ "802.1Q VLAN Control 2 Registers",
    /* VLAN_CTRL3                */ "802.1Q VLAN Control 3 Registers",
    /* VLAN_CTRL4                */ "802.1Q VLAN Control 4 Registers",
    /* VLAN_CTRL5                */ "802.1Q VLAN Control 5 Registers",
    /* VLAN_CTRL6                */ "802.1Q VLAN Control 6 Registers",
    /* VLAN_MAC_ADDR_INDX        */ "VLAN MAC Address Index Register",
    /* VLAN_MAC_CTRL             */ "VLAN MAC Control Register",
    /* VLAN_MAC_HASHSEL          */ "VLAN MAC Hash Select Register",
    /* VLAN_MAC_TBL_ACS          */ "VLAN MAC Table Access Register",
    /* VLAN_MAC_TBL_DATA         */ "VLAN MAC Table N Data Register",
    /* VLAN_MULTI_PORT_ADDR_CTL  */ "VLAN Multiport Address Control Register",
    /* VLAN_REMAP                */ "Priority Remap Registers",
    /* WAN_PORT_SEL              */ "WAN Port select Register",
    /* WATCH_DOG_CTRL            */ "SWatch Dog Control Registrer",
    /* WATCH_DOG_RPT1            */ "Watch Dog Report 1 Registrer",
    /* WATCH_DOG_RPT2            */ "Watch Dog Report 2 Registrer",
    /* WATCH_DOG_RPT3            */ "Watch Dog Report 3 Registrer",
    /* X1K_ANADV                 */ "1000-X Auto-Negotiation Advertisement Register",
    /* X1K_ANEXP                 */ "Auto-Negotiation Expansion Register",
    /* X1K_ANLPA                 */ "Auto-Negotiation Link Partner (LP) Ability Register",
    /* X1K_ANNXP                 */ "1000-X Auto-Negotiation Next Page Transmit Register",
    /* X1K_BER_CRC_RXCNT         */ "BER / CRC Error / Receive Packet Counter Register",
    /* X1K_BRCMTST               */ "Indirect Addressing Register",
    /* X1K_CTL1                  */ "1000-X Control Register 1",
    /* X1K_CTL2                  */ "1000-X Control Register 2",
    /* X1K_CTL3                  */ "1000-X Control Register 3",
    /* X1K_CTL4                  */ "1000-X Control Register 4",
    /* X1K_EXT_MIISTS            */ "1000-X IEEE Extended Status Register",
    /* X1K_FORCE_TXD1            */ "Force Transmit Data Register 1",
    /* X1K_FORCE_TXD2            */ "Force Transmit Data Register 2",
    /* X1K_LPNXP                 */ "1000-X Auto-Negotiation Link Partner Ability Register",
    /* X1K_MIICTL                */ "1000-X MII Control Register",
    /* X1K_MIISTS                */ "1000-X MII Status Register",
    /* X1K_PATT_GEN_CTL          */ "Pattern Generator Control Register",
    /* X1K_PATT_GEN_STS          */ "Pattern Generator Status Register",
    /* X1K_PHYIDH                */ "PHY ID High Register",
    /* X1K_PHYIDL                */ "PHY ID LOW Register",
    /* X1K_PRBS_CTL              */ "PRBS Control Register",
    /* X1K_PRBS_STS              */ "PRBS Status Register",
    /* X1K_STS1                  */ "1000-X Status Register 1",
    /* X1K_STS2                  */ "1000-X Status Register 2",
    /* X1K_STS3                  */ "1000-X Status Register 3",
    /* X1K_TST_MOD               */ "Test Mode Register",
    "" /* Extra null entry for compiler */
}; /* soc_robo_reg_desc array */
#endif /* !defined(SOC_NO_DESC) */
