{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394691906233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394691906233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 00:25:05 2014 " "Processing started: Thu Mar 13 00:25:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394691906233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394691906233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir -c fir " "Command: quartus_map --read_settings_files=on --write_settings_files=off fir -c fir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394691906233 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1394691909073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "multiplex.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/multiplex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394691909322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394691909322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeff_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file coeff_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeff_calc " "Found entity 1: coeff_calc" {  } { { "coeff_calc.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/coeff_calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394691909353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394691909353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394691909353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394691909353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394691909369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394691909369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394691909385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394691909385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394691909416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394691909416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir " "Elaborating entity \"fir\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1394691916748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 10 fir.v(46) " "Verilog HDL assignment warning at fir.v(46): truncated value with size 27 to match size of target (10)" {  } { { "fir.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1394691916763 "|fir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fir.v(55) " "Verilog HDL assignment warning at fir.v(55): truncated value with size 32 to match size of target (3)" {  } { { "fir.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1394691916763 "|fir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:data_shift " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:data_shift\"" {  } { { "fir.v" "data_shift" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691916888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift_reg:data_shift\|shift:U0 " "Elaborating entity \"shift\" for hierarchy \"shift_reg:data_shift\|shift:U0\"" {  } { { "shift_reg.v" "U0" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/shift_reg.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691916951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeff_calc coeff_calc:coeff_gen\[0\].ARRAY_CELL " "Elaborating entity \"coeff_calc\" for hierarchy \"coeff_calc:coeff_gen\[0\].ARRAY_CELL\"" {  } { { "fir.v" "coeff_gen\[0\].ARRAY_CELL" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691917169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeff_calc coeff_calc:coeff_gen\[1\].ARRAY_CELL " "Elaborating entity \"coeff_calc\" for hierarchy \"coeff_calc:coeff_gen\[1\].ARRAY_CELL\"" {  } { { "fir.v" "coeff_gen\[1\].ARRAY_CELL" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691917263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeff_calc coeff_calc:coeff_gen\[2\].ARRAY_CELL " "Elaborating entity \"coeff_calc\" for hierarchy \"coeff_calc:coeff_gen\[2\].ARRAY_CELL\"" {  } { { "fir.v" "coeff_gen\[2\].ARRAY_CELL" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691917325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeff_calc coeff_calc:coeff_gen\[3\].ARRAY_CELL " "Elaborating entity \"coeff_calc\" for hierarchy \"coeff_calc:coeff_gen\[3\].ARRAY_CELL\"" {  } { { "fir.v" "coeff_gen\[3\].ARRAY_CELL" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691917403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeff_calc coeff_calc:coeff_gen\[4\].ARRAY_CELL " "Elaborating entity \"coeff_calc\" for hierarchy \"coeff_calc:coeff_gen\[4\].ARRAY_CELL\"" {  } { { "fir.v" "coeff_gen\[4\].ARRAY_CELL" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691917465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeff_calc coeff_calc:coeff_gen\[5\].ARRAY_CELL " "Elaborating entity \"coeff_calc\" for hierarchy \"coeff_calc:coeff_gen\[5\].ARRAY_CELL\"" {  } { { "fir.v" "coeff_gen\[5\].ARRAY_CELL" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691917543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeff_calc coeff_calc:coeff_gen\[6\].ARRAY_CELL " "Elaborating entity \"coeff_calc\" for hierarchy \"coeff_calc:coeff_gen\[6\].ARRAY_CELL\"" {  } { { "fir.v" "coeff_gen\[6\].ARRAY_CELL" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691917684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeff_calc coeff_calc:coeff_gen\[7\].ARRAY_CELL " "Elaborating entity \"coeff_calc\" for hierarchy \"coeff_calc:coeff_gen\[7\].ARRAY_CELL\"" {  } { { "fir.v" "coeff_gen\[7\].ARRAY_CELL" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691917731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeff_calc coeff_calc:coeff_gen\[8\].ARRAY_CELL " "Elaborating entity \"coeff_calc\" for hierarchy \"coeff_calc:coeff_gen\[8\].ARRAY_CELL\"" {  } { { "fir.v" "coeff_gen\[8\].ARRAY_CELL" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691917777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeff_calc coeff_calc:coeff_gen\[9\].ARRAY_CELL " "Elaborating entity \"coeff_calc\" for hierarchy \"coeff_calc:coeff_gen\[9\].ARRAY_CELL\"" {  } { { "fir.v" "coeff_gen\[9\].ARRAY_CELL" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691917855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex multiplex:fir_gen\[0\].DATA_MUX " "Elaborating entity \"multiplex\" for hierarchy \"multiplex:fir_gen\[0\].DATA_MUX\"" {  } { { "fir.v" "fir_gen\[0\].DATA_MUX" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691917918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex multiplex:fir_gen\[0\].COEFF_MUX " "Elaborating entity \"multiplex\" for hierarchy \"multiplex:fir_gen\[0\].COEFF_MUX\"" {  } { { "fir.v" "fir_gen\[0\].COEFF_MUX" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691917996 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "fir.v" "Mult1" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394691919805 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "fir.v" "Mult0" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394691919805 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1394691919805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "fir.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394691920367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691920367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691920367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691920367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691920367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691920367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691920367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691920367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691920367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394691920367 ""}  } { { "fir.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/fir.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1394691920367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sbt " "Found entity 1: mult_sbt" {  } { { "db/mult_sbt.tdf" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/db/mult_sbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394691920663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394691920663 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1394691922769 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1394691923409 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1394691923924 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394691923924 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1394691924173 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1394691924173 ""} { "Info" "ICUT_CUT_TM_LCELLS" "240 " "Implemented 240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1394691924173 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1394691924173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1394691924173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394691924220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 00:25:24 2014 " "Processing ended: Thu Mar 13 00:25:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394691924220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394691924220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394691924220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394691924220 ""}
