# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../semaforo_vhdl.srcs/sources_1/new/semaforo_beh.vhd" \
"../../../../semaforo_vhdl.srcs/sim_1/new/semaforo_behavioral_test.vhd" \

# Do not sort compile order
nosort
