using System;
using ClrDebug;
using ClrDebug.DIA;
using Iced.Intel;

namespace ChaosDbg.Disasm
{
    internal static class IcedExtensions
    {
        public static Register GetFullRegister32Ex(this Register register)
        {
            //Iced says that GetFullRegister32 returns the 32-bit register for all "general purpose registers".
            //This seems to be everything BUT EIP (even things like ESP/EBP are treated correctly). I don't understand why this is,
            //but it doesn't make any sense to me. If I have a 32-bit register, it's completely invalid to then be handed a 64-bit one instead
            //https://github.com/icedland/iced/blob/ef5fda6f337759284edd8cd02333ccef9c3894f3/src/csharp/Intel/Iced/Intel/RegisterExtensions.1.cs#L14

            if (register == Register.EIP)
                return register;

            return register.GetFullRegister32();
        }

        #region CorDebugRegister

        public static Register ToIcedRegister(this CorDebugRegister register, IMAGE_FILE_MACHINE arch)
        {
            //Each CorDebugRegister can have multiple values associated with a given value, the meaning
            //of which is dependent upon what architecture the register is supposed to be interpreted as.
            //This is causes big problems for us when we want to try and display a register. Iced Register
            //values have a unique value for each enum member, which makes things a lot more coherent

            switch (arch)
            {
                case IMAGE_FILE_MACHINE.I386:
                    return ToIcedRegisterX86(register);

                case IMAGE_FILE_MACHINE.AMD64:
                    return ToIcedRegisterX64(register);

                default:
                    throw new NotImplementedException($"Don't know how to handle {nameof(IMAGE_FILE_MACHINE)} '{arch}'.");
            }
        }

        private static Register ToIcedRegisterX86(CorDebugRegister register)
        {
            return register switch
            {
                CorDebugRegister.REGISTER_X86_EIP => Register.EIP,
                CorDebugRegister.REGISTER_X86_ESP => Register.ESP,
                CorDebugRegister.REGISTER_X86_EBP => Register.EBP,
                CorDebugRegister.REGISTER_X86_EAX => Register.EAX,
                CorDebugRegister.REGISTER_X86_ECX => Register.ECX,
                CorDebugRegister.REGISTER_X86_EDX => Register.EDX,
                CorDebugRegister.REGISTER_X86_EBX => Register.EBX,
                CorDebugRegister.REGISTER_X86_ESI => Register.ESI,
                CorDebugRegister.REGISTER_X86_EDI => Register.EDI,
                CorDebugRegister.REGISTER_X86_FPSTACK_0 => Register.ST0,
                CorDebugRegister.REGISTER_X86_FPSTACK_1 => Register.ST1,
                CorDebugRegister.REGISTER_X86_FPSTACK_2 => Register.ST2,
                CorDebugRegister.REGISTER_X86_FPSTACK_3 => Register.ST3,
                CorDebugRegister.REGISTER_X86_FPSTACK_4 => Register.ST4,
                CorDebugRegister.REGISTER_X86_FPSTACK_5 => Register.ST5,
                CorDebugRegister.REGISTER_X86_FPSTACK_6 => Register.ST6,
                CorDebugRegister.REGISTER_X86_FPSTACK_7 => Register.ST7,
                _ => throw new ArgumentOutOfRangeException(nameof(register), register, null)
            };
        }

        private static Register ToIcedRegisterX64(CorDebugRegister register)
        {
            return register switch
            {
                CorDebugRegister.REGISTER_AMD64_RIP => Register.RIP,
                CorDebugRegister.REGISTER_AMD64_RSP => Register.RSP,
                CorDebugRegister.REGISTER_AMD64_RBP => Register.RBP,
                CorDebugRegister.REGISTER_AMD64_RAX => Register.RAX,
                CorDebugRegister.REGISTER_AMD64_RCX => Register.RCX,
                CorDebugRegister.REGISTER_AMD64_RDX => Register.RDX,
                CorDebugRegister.REGISTER_AMD64_RBX => Register.RBX,
                CorDebugRegister.REGISTER_AMD64_RSI => Register.RSI,
                CorDebugRegister.REGISTER_AMD64_RDI => Register.RDI,
                CorDebugRegister.REGISTER_AMD64_R8 => Register.R8,
                CorDebugRegister.REGISTER_AMD64_R9 => Register.R9,
                CorDebugRegister.REGISTER_AMD64_R10 => Register.R10,
                CorDebugRegister.REGISTER_AMD64_R11 => Register.R11,
                CorDebugRegister.REGISTER_AMD64_R12 => Register.R12,
                CorDebugRegister.REGISTER_AMD64_R13 => Register.R13,
                CorDebugRegister.REGISTER_AMD64_R14 => Register.R14,
                CorDebugRegister.REGISTER_AMD64_R15 => Register.R15,
                CorDebugRegister.REGISTER_AMD64_XMM0 => Register.XMM0,
                CorDebugRegister.REGISTER_AMD64_XMM1 => Register.XMM1,
                CorDebugRegister.REGISTER_AMD64_XMM2 => Register.XMM2,
                CorDebugRegister.REGISTER_AMD64_XMM3 => Register.XMM3,
                CorDebugRegister.REGISTER_AMD64_XMM4 => Register.XMM4,
                CorDebugRegister.REGISTER_AMD64_XMM5 => Register.XMM5,
                CorDebugRegister.REGISTER_AMD64_XMM6 => Register.XMM6,
                CorDebugRegister.REGISTER_AMD64_XMM7 => Register.XMM7,
                CorDebugRegister.REGISTER_AMD64_XMM8 => Register.XMM8,
                CorDebugRegister.REGISTER_AMD64_XMM9 => Register.XMM9,
                CorDebugRegister.REGISTER_AMD64_XMM10 => Register.XMM10,
                CorDebugRegister.REGISTER_AMD64_XMM11 => Register.XMM11,
                CorDebugRegister.REGISTER_AMD64_XMM12 => Register.XMM12,
                CorDebugRegister.REGISTER_AMD64_XMM13 => Register.XMM13,
                CorDebugRegister.REGISTER_AMD64_XMM14 => Register.XMM14,
                CorDebugRegister.REGISTER_AMD64_XMM15 => Register.XMM15,
                _ => throw new ArgumentOutOfRangeException(nameof(register), register, null)
            };
        }

        #endregion
        #region CV_HREG_e

        public static Register ToIcedRegister(this CV_HREG_e register, IMAGE_FILE_MACHINE arch)
        {
            switch (arch)
            {
                case IMAGE_FILE_MACHINE.I386:
                    if (register == CV_HREG_e.CV_ALLREG_VFRAME)
                        return Register.EBP; //Based on dbgeng!MachineInfo::CvRegToMachine

                    return ToIcedRegisterX86(register);

                case IMAGE_FILE_MACHINE.AMD64:
                    if (register == CV_HREG_e.CV_ALLREG_VFRAME)
                        return Register.RSP; //Based on dbgeng!MachineInfo::CvRegToMachine. Backed up by the expected behavior when DIA calls IDiaStackWalkHelper::put_registerValue

                    return ToIcedRegisterX64(register);

                default:
                    throw new NotImplementedException($"Don't know how to handle {nameof(IMAGE_FILE_MACHINE)} '{arch}'.");
            }
        }

        private static Register ToIcedRegisterX86(CV_HREG_e register)
        {
            return register switch
            {
                CV_HREG_e.CV_REG_AL => Register.AL,
                CV_HREG_e.CV_REG_CL => Register.CL,
                CV_HREG_e.CV_REG_DL => Register.DL,
                CV_HREG_e.CV_REG_BL => Register.BL,
                CV_HREG_e.CV_REG_AH => Register.AH,
                CV_HREG_e.CV_REG_CH => Register.CH,
                CV_HREG_e.CV_REG_DH => Register.DH,
                CV_HREG_e.CV_REG_BH => Register.BH,
                CV_HREG_e.CV_REG_AX => Register.AX,
                CV_HREG_e.CV_REG_CX => Register.CX,
                CV_HREG_e.CV_REG_DX => Register.DX,
                CV_HREG_e.CV_REG_BX => Register.BX,
                CV_HREG_e.CV_REG_SP => Register.SP,
                CV_HREG_e.CV_REG_BP => Register.BP,
                CV_HREG_e.CV_REG_SI => Register.SI,
                CV_HREG_e.CV_REG_DI => Register.DI,
                CV_HREG_e.CV_REG_EAX => Register.EAX,
                CV_HREG_e.CV_REG_ECX => Register.ECX,
                CV_HREG_e.CV_REG_EDX => Register.EDX,
                CV_HREG_e.CV_REG_EBX => Register.EBX,
                CV_HREG_e.CV_REG_ESP => Register.ESP,
                CV_HREG_e.CV_REG_EBP => Register.EBP,
                CV_HREG_e.CV_REG_ESI => Register.ESI,
                CV_HREG_e.CV_REG_EDI => Register.EDI,
                CV_HREG_e.CV_REG_ES => Register.ES,
                CV_HREG_e.CV_REG_CS => Register.CS,
                CV_HREG_e.CV_REG_SS => Register.SS,
                CV_HREG_e.CV_REG_DS => Register.DS,
                CV_HREG_e.CV_REG_FS => Register.FS,
                CV_HREG_e.CV_REG_GS => Register.GS,
                //CV_HREG_e.CV_REG_IP => Register.IP,
                //CV_HREG_e.CV_REG_FLAGS => Register.FLAGS,
                CV_HREG_e.CV_REG_EIP => Register.EIP,
                //CV_HREG_e.CV_REG_EFLAGS => Register.EFLAGS,
                //CV_HREG_e.CV_REG_TEMP => Register.TEMP,
                //CV_HREG_e.CV_REG_TEMPH => Register.TEMPH,
                //CV_HREG_e.CV_REG_QUOTE => Register.QUOTE,
                //CV_HREG_e.CV_REG_PCDR3 => Register.PCDR3,
                //CV_HREG_e.CV_REG_PCDR4 => Register.PCDR4,
                //CV_HREG_e.CV_REG_PCDR5 => Register.PCDR5,
                //CV_HREG_e.CV_REG_PCDR6 => Register.PCDR6,
                //CV_HREG_e.CV_REG_PCDR7 => Register.PCDR7,
                CV_HREG_e.CV_REG_CR0 => Register.CR0,
                CV_HREG_e.CV_REG_CR1 => Register.CR1,
                CV_HREG_e.CV_REG_CR2 => Register.CR2,
                CV_HREG_e.CV_REG_CR3 => Register.CR3,
                CV_HREG_e.CV_REG_CR4 => Register.CR4,
                CV_HREG_e.CV_REG_DR0 => Register.DR0,
                CV_HREG_e.CV_REG_DR1 => Register.DR1,
                CV_HREG_e.CV_REG_DR2 => Register.DR2,
                CV_HREG_e.CV_REG_DR3 => Register.DR3,
                CV_HREG_e.CV_REG_DR4 => Register.DR4,
                CV_HREG_e.CV_REG_DR5 => Register.DR5,
                CV_HREG_e.CV_REG_DR6 => Register.DR6,
                CV_HREG_e.CV_REG_DR7 => Register.DR7,
                //CV_HREG_e.CV_REG_GDTR => Register.GDTR,
                //CV_HREG_e.CV_REG_GDTL => Register.GDTL,
                //CV_HREG_e.CV_REG_IDTR => Register.IDTR,
                //CV_HREG_e.CV_REG_IDTL => Register.IDTL,
                //CV_HREG_e.CV_REG_LDTR => Register.LDTR,
                //CV_HREG_e.CV_REG_TR => Register.TR,
                //CV_HREG_e.CV_REG_PSEUDO1 => Register.PSEUDO1,
                //CV_HREG_e.CV_REG_PSEUDO2 => Register.PSEUDO2,
                //CV_HREG_e.CV_REG_PSEUDO3 => Register.PSEUDO3,
                //CV_HREG_e.CV_REG_PSEUDO4 => Register.PSEUDO4,
                //CV_HREG_e.CV_REG_PSEUDO5 => Register.PSEUDO5,
                //CV_HREG_e.CV_REG_PSEUDO6 => Register.PSEUDO6,
                //CV_HREG_e.CV_REG_PSEUDO7 => Register.PSEUDO7,
                //CV_HREG_e.CV_REG_PSEUDO8 => Register.PSEUDO8,
                //CV_HREG_e.CV_REG_PSEUDO9 => Register.PSEUDO9,
                CV_HREG_e.CV_REG_ST0 => Register.ST0,
                CV_HREG_e.CV_REG_ST1 => Register.ST1,
                CV_HREG_e.CV_REG_ST2 => Register.ST2,
                CV_HREG_e.CV_REG_ST3 => Register.ST3,
                CV_HREG_e.CV_REG_ST4 => Register.ST4,
                CV_HREG_e.CV_REG_ST5 => Register.ST5,
                CV_HREG_e.CV_REG_ST6 => Register.ST6,
                CV_HREG_e.CV_REG_ST7 => Register.ST7,
                //CV_HREG_e.CV_REG_CTRL => Register.CTRL,
                //CV_HREG_e.CV_REG_STAT => Register.STAT,
                //CV_HREG_e.CV_REG_TAG => Register.TAG,
                //CV_HREG_e.CV_REG_FPIP => Register.FPIP,
                //CV_HREG_e.CV_REG_FPCS => Register.FPCS,
                //CV_HREG_e.CV_REG_FPDO => Register.FPDO,
                //CV_HREG_e.CV_REG_FPDS => Register.FPDS,
                //CV_HREG_e.CV_REG_ISEM => Register.ISEM,
                //CV_HREG_e.CV_REG_FPEIP => Register.FPEIP,
                //CV_HREG_e.CV_REG_FPEDO => Register.FPEDO,
                CV_HREG_e.CV_REG_MM0 => Register.MM0,
                CV_HREG_e.CV_REG_MM1 => Register.MM1,
                CV_HREG_e.CV_REG_MM2 => Register.MM2,
                CV_HREG_e.CV_REG_MM3 => Register.MM3,
                CV_HREG_e.CV_REG_MM4 => Register.MM4,
                CV_HREG_e.CV_REG_MM5 => Register.MM5,
                CV_HREG_e.CV_REG_MM6 => Register.MM6,
                CV_HREG_e.CV_REG_MM7 => Register.MM7,
                CV_HREG_e.CV_REG_XMM0 => Register.XMM0,
                CV_HREG_e.CV_REG_XMM1 => Register.XMM1,
                CV_HREG_e.CV_REG_XMM2 => Register.XMM2,
                CV_HREG_e.CV_REG_XMM3 => Register.XMM3,
                CV_HREG_e.CV_REG_XMM4 => Register.XMM4,
                CV_HREG_e.CV_REG_XMM5 => Register.XMM5,
                CV_HREG_e.CV_REG_XMM6 => Register.XMM6,
                CV_HREG_e.CV_REG_XMM7 => Register.XMM7,
                //CV_HREG_e.CV_REG_XMM00 => Register.XMM00,
                //CV_HREG_e.CV_REG_XMM01 => Register.XMM01,
                //CV_HREG_e.CV_REG_XMM02 => Register.XMM02,
                //CV_HREG_e.CV_REG_XMM03 => Register.XMM03,
                CV_HREG_e.CV_REG_XMM10 => Register.XMM10,
                CV_HREG_e.CV_REG_XMM11 => Register.XMM11,
                CV_HREG_e.CV_REG_XMM12 => Register.XMM12,
                CV_HREG_e.CV_REG_XMM13 => Register.XMM13,
                CV_HREG_e.CV_REG_XMM20 => Register.XMM20,
                CV_HREG_e.CV_REG_XMM21 => Register.XMM21,
                CV_HREG_e.CV_REG_XMM22 => Register.XMM22,
                CV_HREG_e.CV_REG_XMM23 => Register.XMM23,
                CV_HREG_e.CV_REG_XMM30 => Register.XMM30,
                CV_HREG_e.CV_REG_XMM31 => Register.XMM31,
                //CV_HREG_e.CV_REG_XMM32 => Register.XMM32,
                //CV_HREG_e.CV_REG_XMM33 => Register.XMM33,
                //CV_HREG_e.CV_REG_XMM40 => Register.XMM40,
                //CV_HREG_e.CV_REG_XMM41 => Register.XMM41,
                //CV_HREG_e.CV_REG_XMM42 => Register.XMM42,
                //CV_HREG_e.CV_REG_XMM43 => Register.XMM43,
                //CV_HREG_e.CV_REG_XMM50 => Register.XMM50,
                //CV_HREG_e.CV_REG_XMM51 => Register.XMM51,
                //CV_HREG_e.CV_REG_XMM52 => Register.XMM52,
                //CV_HREG_e.CV_REG_XMM53 => Register.XMM53,
                //CV_HREG_e.CV_REG_XMM60 => Register.XMM60,
                //CV_HREG_e.CV_REG_XMM61 => Register.XMM61,
                //CV_HREG_e.CV_REG_XMM62 => Register.XMM62,
                //CV_HREG_e.CV_REG_XMM63 => Register.XMM63,
                //CV_HREG_e.CV_REG_XMM70 => Register.XMM70,
                //CV_HREG_e.CV_REG_XMM71 => Register.XMM71,
                //CV_HREG_e.CV_REG_XMM72 => Register.XMM72,
                //CV_HREG_e.CV_REG_XMM73 => Register.XMM73,
                //CV_HREG_e.CV_REG_XMM0L => Register.XMM0L,
                //CV_HREG_e.CV_REG_XMM1L => Register.XMM1L,
                //CV_HREG_e.CV_REG_XMM2L => Register.XMM2L,
                //CV_HREG_e.CV_REG_XMM3L => Register.XMM3L,
                //CV_HREG_e.CV_REG_XMM4L => Register.XMM4L,
                //CV_HREG_e.CV_REG_XMM5L => Register.XMM5L,
                //CV_HREG_e.CV_REG_XMM6L => Register.XMM6L,
                //CV_HREG_e.CV_REG_XMM7L => Register.XMM7L,
                //CV_HREG_e.CV_REG_XMM0H => Register.XMM0H,
                //CV_HREG_e.CV_REG_XMM1H => Register.XMM1H,
                //CV_HREG_e.CV_REG_XMM2H => Register.XMM2H,
                //CV_HREG_e.CV_REG_XMM3H => Register.XMM3H,
                //CV_HREG_e.CV_REG_XMM4H => Register.XMM4H,
                //CV_HREG_e.CV_REG_XMM5H => Register.XMM5H,
                //CV_HREG_e.CV_REG_XMM6H => Register.XMM6H,
                //CV_HREG_e.CV_REG_XMM7H => Register.XMM7H,
                //CV_HREG_e.CV_REG_MXCSR => Register.MXCSR,
                //CV_HREG_e.CV_REG_EDXEAX => Register.EDXEAX,
                //CV_HREG_e.CV_REG_EMM0L => Register.EMM0L,
                //CV_HREG_e.CV_REG_EMM1L => Register.EMM1L,
                //CV_HREG_e.CV_REG_EMM2L => Register.EMM2L,
                //CV_HREG_e.CV_REG_EMM3L => Register.EMM3L,
                //CV_HREG_e.CV_REG_EMM4L => Register.EMM4L,
                //CV_HREG_e.CV_REG_EMM5L => Register.EMM5L,
                //CV_HREG_e.CV_REG_EMM6L => Register.EMM6L,
                //CV_HREG_e.CV_REG_EMM7L => Register.EMM7L,
                //CV_HREG_e.CV_REG_EMM0H => Register.EMM0H,
                //CV_HREG_e.CV_REG_EMM1H => Register.EMM1H,
                //CV_HREG_e.CV_REG_EMM2H => Register.EMM2H,
                //CV_HREG_e.CV_REG_EMM3H => Register.EMM3H,
                //CV_HREG_e.CV_REG_EMM4H => Register.EMM4H,
                //CV_HREG_e.CV_REG_EMM5H => Register.EMM5H,
                //CV_HREG_e.CV_REG_EMM6H => Register.EMM6H,
                //CV_HREG_e.CV_REG_EMM7H => Register.EMM7H,
                //CV_HREG_e.CV_REG_MM00 => Register.MM00,
                //CV_HREG_e.CV_REG_MM01 => Register.MM01,
                //CV_HREG_e.CV_REG_MM10 => Register.MM10,
                //CV_HREG_e.CV_REG_MM11 => Register.MM11,
                //CV_HREG_e.CV_REG_MM20 => Register.MM20,
                //CV_HREG_e.CV_REG_MM21 => Register.MM21,
                //CV_HREG_e.CV_REG_MM30 => Register.MM30,
                //CV_HREG_e.CV_REG_MM31 => Register.MM31,
                //CV_HREG_e.CV_REG_MM40 => Register.MM40,
                //CV_HREG_e.CV_REG_MM41 => Register.MM41,
                //CV_HREG_e.CV_REG_MM50 => Register.MM50,
                //CV_HREG_e.CV_REG_MM51 => Register.MM51,
                //CV_HREG_e.CV_REG_MM60 => Register.MM60,
                //CV_HREG_e.CV_REG_MM61 => Register.MM61,
                //CV_HREG_e.CV_REG_MM70 => Register.MM70,
                //CV_HREG_e.CV_REG_MM71 => Register.MM71,
                CV_HREG_e.CV_REG_YMM0 => Register.YMM0,
                CV_HREG_e.CV_REG_YMM1 => Register.YMM1,
                CV_HREG_e.CV_REG_YMM2 => Register.YMM2,
                CV_HREG_e.CV_REG_YMM3 => Register.YMM3,
                CV_HREG_e.CV_REG_YMM4 => Register.YMM4,
                CV_HREG_e.CV_REG_YMM5 => Register.YMM5,
                CV_HREG_e.CV_REG_YMM6 => Register.YMM6,
                CV_HREG_e.CV_REG_YMM7 => Register.YMM7,
                //CV_HREG_e.CV_REG_YMM0H => Register.YMM0H,
                //CV_HREG_e.CV_REG_YMM1H => Register.YMM1H,
                //CV_HREG_e.CV_REG_YMM2H => Register.YMM2H,
                //CV_HREG_e.CV_REG_YMM3H => Register.YMM3H,
                //CV_HREG_e.CV_REG_YMM4H => Register.YMM4H,
                //CV_HREG_e.CV_REG_YMM5H => Register.YMM5H,
                //CV_HREG_e.CV_REG_YMM6H => Register.YMM6H,
                //CV_HREG_e.CV_REG_YMM7H => Register.YMM7H,
                //CV_HREG_e.CV_REG_YMM0I0 => Register.YMM0I0,
                //CV_HREG_e.CV_REG_YMM0I1 => Register.YMM0I1,
                //CV_HREG_e.CV_REG_YMM0I2 => Register.YMM0I2,
                //CV_HREG_e.CV_REG_YMM0I3 => Register.YMM0I3,
                //CV_HREG_e.CV_REG_YMM1I0 => Register.YMM1I0,
                //CV_HREG_e.CV_REG_YMM1I1 => Register.YMM1I1,
                //CV_HREG_e.CV_REG_YMM1I2 => Register.YMM1I2,
                //CV_HREG_e.CV_REG_YMM1I3 => Register.YMM1I3,
                //CV_HREG_e.CV_REG_YMM2I0 => Register.YMM2I0,
                //CV_HREG_e.CV_REG_YMM2I1 => Register.YMM2I1,
                //CV_HREG_e.CV_REG_YMM2I2 => Register.YMM2I2,
                //CV_HREG_e.CV_REG_YMM2I3 => Register.YMM2I3,
                //CV_HREG_e.CV_REG_YMM3I0 => Register.YMM3I0,
                //CV_HREG_e.CV_REG_YMM3I1 => Register.YMM3I1,
                //CV_HREG_e.CV_REG_YMM3I2 => Register.YMM3I2,
                //CV_HREG_e.CV_REG_YMM3I3 => Register.YMM3I3,
                //CV_HREG_e.CV_REG_YMM4I0 => Register.YMM4I0,
                //CV_HREG_e.CV_REG_YMM4I1 => Register.YMM4I1,
                //CV_HREG_e.CV_REG_YMM4I2 => Register.YMM4I2,
                //CV_HREG_e.CV_REG_YMM4I3 => Register.YMM4I3,
                //CV_HREG_e.CV_REG_YMM5I0 => Register.YMM5I0,
                //CV_HREG_e.CV_REG_YMM5I1 => Register.YMM5I1,
                //CV_HREG_e.CV_REG_YMM5I2 => Register.YMM5I2,
                //CV_HREG_e.CV_REG_YMM5I3 => Register.YMM5I3,
                //CV_HREG_e.CV_REG_YMM6I0 => Register.YMM6I0,
                //CV_HREG_e.CV_REG_YMM6I1 => Register.YMM6I1,
                //CV_HREG_e.CV_REG_YMM6I2 => Register.YMM6I2,
                //CV_HREG_e.CV_REG_YMM6I3 => Register.YMM6I3,
                //CV_HREG_e.CV_REG_YMM7I0 => Register.YMM7I0,
                //CV_HREG_e.CV_REG_YMM7I1 => Register.YMM7I1,
                //CV_HREG_e.CV_REG_YMM7I2 => Register.YMM7I2,
                //CV_HREG_e.CV_REG_YMM7I3 => Register.YMM7I3,
                //CV_HREG_e.CV_REG_YMM0F0 => Register.YMM0F0,
                //CV_HREG_e.CV_REG_YMM0F1 => Register.YMM0F1,
                //CV_HREG_e.CV_REG_YMM0F2 => Register.YMM0F2,
                //CV_HREG_e.CV_REG_YMM0F3 => Register.YMM0F3,
                //CV_HREG_e.CV_REG_YMM0F4 => Register.YMM0F4,
                //CV_HREG_e.CV_REG_YMM0F5 => Register.YMM0F5,
                //CV_HREG_e.CV_REG_YMM0F6 => Register.YMM0F6,
                //CV_HREG_e.CV_REG_YMM0F7 => Register.YMM0F7,
                //CV_HREG_e.CV_REG_YMM1F0 => Register.YMM1F0,
                //CV_HREG_e.CV_REG_YMM1F1 => Register.YMM1F1,
                //CV_HREG_e.CV_REG_YMM1F2 => Register.YMM1F2,
                //CV_HREG_e.CV_REG_YMM1F3 => Register.YMM1F3,
                //CV_HREG_e.CV_REG_YMM1F4 => Register.YMM1F4,
                //CV_HREG_e.CV_REG_YMM1F5 => Register.YMM1F5,
                //CV_HREG_e.CV_REG_YMM1F6 => Register.YMM1F6,
                //CV_HREG_e.CV_REG_YMM1F7 => Register.YMM1F7,
                //CV_HREG_e.CV_REG_YMM2F0 => Register.YMM2F0,
                //CV_HREG_e.CV_REG_YMM2F1 => Register.YMM2F1,
                //CV_HREG_e.CV_REG_YMM2F2 => Register.YMM2F2,
                //CV_HREG_e.CV_REG_YMM2F3 => Register.YMM2F3,
                //CV_HREG_e.CV_REG_YMM2F4 => Register.YMM2F4,
                //CV_HREG_e.CV_REG_YMM2F5 => Register.YMM2F5,
                //CV_HREG_e.CV_REG_YMM2F6 => Register.YMM2F6,
                //CV_HREG_e.CV_REG_YMM2F7 => Register.YMM2F7,
                //CV_HREG_e.CV_REG_YMM3F0 => Register.YMM3F0,
                //CV_HREG_e.CV_REG_YMM3F1 => Register.YMM3F1,
                //CV_HREG_e.CV_REG_YMM3F2 => Register.YMM3F2,
                //CV_HREG_e.CV_REG_YMM3F3 => Register.YMM3F3,
                //CV_HREG_e.CV_REG_YMM3F4 => Register.YMM3F4,
                //CV_HREG_e.CV_REG_YMM3F5 => Register.YMM3F5,
                //CV_HREG_e.CV_REG_YMM3F6 => Register.YMM3F6,
                //CV_HREG_e.CV_REG_YMM3F7 => Register.YMM3F7,
                //CV_HREG_e.CV_REG_YMM4F0 => Register.YMM4F0,
                //CV_HREG_e.CV_REG_YMM4F1 => Register.YMM4F1,
                //CV_HREG_e.CV_REG_YMM4F2 => Register.YMM4F2,
                //CV_HREG_e.CV_REG_YMM4F3 => Register.YMM4F3,
                //CV_HREG_e.CV_REG_YMM4F4 => Register.YMM4F4,
                //CV_HREG_e.CV_REG_YMM4F5 => Register.YMM4F5,
                //CV_HREG_e.CV_REG_YMM4F6 => Register.YMM4F6,
                //CV_HREG_e.CV_REG_YMM4F7 => Register.YMM4F7,
                //CV_HREG_e.CV_REG_YMM5F0 => Register.YMM5F0,
                //CV_HREG_e.CV_REG_YMM5F1 => Register.YMM5F1,
                //CV_HREG_e.CV_REG_YMM5F2 => Register.YMM5F2,
                //CV_HREG_e.CV_REG_YMM5F3 => Register.YMM5F3,
                //CV_HREG_e.CV_REG_YMM5F4 => Register.YMM5F4,
                //CV_HREG_e.CV_REG_YMM5F5 => Register.YMM5F5,
                //CV_HREG_e.CV_REG_YMM5F6 => Register.YMM5F6,
                //CV_HREG_e.CV_REG_YMM5F7 => Register.YMM5F7,
                //CV_HREG_e.CV_REG_YMM6F0 => Register.YMM6F0,
                //CV_HREG_e.CV_REG_YMM6F1 => Register.YMM6F1,
                //CV_HREG_e.CV_REG_YMM6F2 => Register.YMM6F2,
                //CV_HREG_e.CV_REG_YMM6F3 => Register.YMM6F3,
                //CV_HREG_e.CV_REG_YMM6F4 => Register.YMM6F4,
                //CV_HREG_e.CV_REG_YMM6F5 => Register.YMM6F5,
                //CV_HREG_e.CV_REG_YMM6F6 => Register.YMM6F6,
                //CV_HREG_e.CV_REG_YMM6F7 => Register.YMM6F7,
                //CV_HREG_e.CV_REG_YMM7F0 => Register.YMM7F0,
                //CV_HREG_e.CV_REG_YMM7F1 => Register.YMM7F1,
                //CV_HREG_e.CV_REG_YMM7F2 => Register.YMM7F2,
                //CV_HREG_e.CV_REG_YMM7F3 => Register.YMM7F3,
                //CV_HREG_e.CV_REG_YMM7F4 => Register.YMM7F4,
                //CV_HREG_e.CV_REG_YMM7F5 => Register.YMM7F5,
                //CV_HREG_e.CV_REG_YMM7F6 => Register.YMM7F6,
                //CV_HREG_e.CV_REG_YMM7F7 => Register.YMM7F7,
                //CV_HREG_e.CV_REG_YMM0D0 => Register.YMM0D0,
                //CV_HREG_e.CV_REG_YMM0D1 => Register.YMM0D1,
                //CV_HREG_e.CV_REG_YMM0D2 => Register.YMM0D2,
                //CV_HREG_e.CV_REG_YMM0D3 => Register.YMM0D3,
                //CV_HREG_e.CV_REG_YMM1D0 => Register.YMM1D0,
                //CV_HREG_e.CV_REG_YMM1D1 => Register.YMM1D1,
                //CV_HREG_e.CV_REG_YMM1D2 => Register.YMM1D2,
                //CV_HREG_e.CV_REG_YMM1D3 => Register.YMM1D3,
                //CV_HREG_e.CV_REG_YMM2D0 => Register.YMM2D0,
                //CV_HREG_e.CV_REG_YMM2D1 => Register.YMM2D1,
                //CV_HREG_e.CV_REG_YMM2D2 => Register.YMM2D2,
                //CV_HREG_e.CV_REG_YMM2D3 => Register.YMM2D3,
                //CV_HREG_e.CV_REG_YMM3D0 => Register.YMM3D0,
                //CV_HREG_e.CV_REG_YMM3D1 => Register.YMM3D1,
                //CV_HREG_e.CV_REG_YMM3D2 => Register.YMM3D2,
                //CV_HREG_e.CV_REG_YMM3D3 => Register.YMM3D3,
                //CV_HREG_e.CV_REG_YMM4D0 => Register.YMM4D0,
                //CV_HREG_e.CV_REG_YMM4D1 => Register.YMM4D1,
                //CV_HREG_e.CV_REG_YMM4D2 => Register.YMM4D2,
                //CV_HREG_e.CV_REG_YMM4D3 => Register.YMM4D3,
                //CV_HREG_e.CV_REG_YMM5D0 => Register.YMM5D0,
                //CV_HREG_e.CV_REG_YMM5D1 => Register.YMM5D1,
                //CV_HREG_e.CV_REG_YMM5D2 => Register.YMM5D2,
                //CV_HREG_e.CV_REG_YMM5D3 => Register.YMM5D3,
                //CV_HREG_e.CV_REG_YMM6D0 => Register.YMM6D0,
                //CV_HREG_e.CV_REG_YMM6D1 => Register.YMM6D1,
                //CV_HREG_e.CV_REG_YMM6D2 => Register.YMM6D2,
                //CV_HREG_e.CV_REG_YMM6D3 => Register.YMM6D3,
                //CV_HREG_e.CV_REG_YMM7D0 => Register.YMM7D0,
                //CV_HREG_e.CV_REG_YMM7D1 => Register.YMM7D1,
                //CV_HREG_e.CV_REG_YMM7D2 => Register.YMM7D2,
                //CV_HREG_e.CV_REG_YMM7D3 => Register.YMM7D3,
                CV_HREG_e.CV_REG_BND0 => Register.BND0,
                CV_HREG_e.CV_REG_BND1 => Register.BND1,
                CV_HREG_e.CV_REG_BND2 => Register.BND2,
                CV_HREG_e.CV_REG_BND3 => Register.BND3,
                //CV_HREG_e.CV_REG_BNDCFGU => Register.BNDCFGU,
                //CV_HREG_e.CV_REG_BNDSTATUS => Register.BNDSTATUS,
                CV_HREG_e.CV_REG_ZMM0 => Register.ZMM0,
                CV_HREG_e.CV_REG_ZMM1 => Register.ZMM1,
                CV_HREG_e.CV_REG_ZMM2 => Register.ZMM2,
                CV_HREG_e.CV_REG_ZMM3 => Register.ZMM3,
                CV_HREG_e.CV_REG_ZMM4 => Register.ZMM4,
                CV_HREG_e.CV_REG_ZMM5 => Register.ZMM5,
                CV_HREG_e.CV_REG_ZMM6 => Register.ZMM6,
                CV_HREG_e.CV_REG_ZMM7 => Register.ZMM7,
                //CV_HREG_e.CV_REG_ZMM0H => Register.ZMM0H,
                //CV_HREG_e.CV_REG_ZMM1H => Register.ZMM1H,
                //CV_HREG_e.CV_REG_ZMM2H => Register.ZMM2H,
                //CV_HREG_e.CV_REG_ZMM3H => Register.ZMM3H,
                //CV_HREG_e.CV_REG_ZMM4H => Register.ZMM4H,
                //CV_HREG_e.CV_REG_ZMM5H => Register.ZMM5H,
                //CV_HREG_e.CV_REG_ZMM6H => Register.ZMM6H,
                //CV_HREG_e.CV_REG_ZMM7H => Register.ZMM7H,
                CV_HREG_e.CV_REG_K0 => Register.K0,
                CV_HREG_e.CV_REG_K1 => Register.K1,
                CV_HREG_e.CV_REG_K2 => Register.K2,
                CV_HREG_e.CV_REG_K3 => Register.K3,
                CV_HREG_e.CV_REG_K4 => Register.K4,
                CV_HREG_e.CV_REG_K5 => Register.K5,
                CV_HREG_e.CV_REG_K6 => Register.K6,
                CV_HREG_e.CV_REG_K7 => Register.K7,
                //CV_HREG_e.CV_REG_SSP => Register.SSP,
                _ => throw new ArgumentOutOfRangeException(nameof(register), register, null)
            };
        }

        private static Register ToIcedRegisterX64(CV_HREG_e register)
        {
            return register switch
            {
                CV_HREG_e.CV_AMD64_AL => Register.AL,
                CV_HREG_e.CV_AMD64_CL => Register.CL,
                CV_HREG_e.CV_AMD64_DL => Register.DL,
                CV_HREG_e.CV_AMD64_BL => Register.BL,
                CV_HREG_e.CV_AMD64_AH => Register.AH,
                CV_HREG_e.CV_AMD64_CH => Register.CH,
                CV_HREG_e.CV_AMD64_DH => Register.DH,
                CV_HREG_e.CV_AMD64_BH => Register.BH,
                CV_HREG_e.CV_AMD64_AX => Register.AX,
                CV_HREG_e.CV_AMD64_CX => Register.CX,
                CV_HREG_e.CV_AMD64_DX => Register.DX,
                CV_HREG_e.CV_AMD64_BX => Register.BX,
                CV_HREG_e.CV_AMD64_SP => Register.SP,
                CV_HREG_e.CV_AMD64_BP => Register.BP,
                CV_HREG_e.CV_AMD64_SI => Register.SI,
                CV_HREG_e.CV_AMD64_DI => Register.DI,
                CV_HREG_e.CV_AMD64_EAX => Register.EAX,
                CV_HREG_e.CV_AMD64_ECX => Register.ECX,
                CV_HREG_e.CV_AMD64_EDX => Register.EDX,
                CV_HREG_e.CV_AMD64_EBX => Register.EBX,
                CV_HREG_e.CV_AMD64_ESP => Register.ESP,
                CV_HREG_e.CV_AMD64_EBP => Register.EBP,
                CV_HREG_e.CV_AMD64_ESI => Register.ESI,
                CV_HREG_e.CV_AMD64_EDI => Register.EDI,
                CV_HREG_e.CV_AMD64_ES => Register.ES,
                CV_HREG_e.CV_AMD64_CS => Register.CS,
                CV_HREG_e.CV_AMD64_SS => Register.SS,
                CV_HREG_e.CV_AMD64_DS => Register.DS,
                CV_HREG_e.CV_AMD64_FS => Register.FS,
                CV_HREG_e.CV_AMD64_GS => Register.GS,
                //CV_HREG_e.CV_AMD64_FLAGS => Register.FLAGS,
                CV_HREG_e.CV_AMD64_RIP => Register.RIP,
                //CV_HREG_e.CV_AMD64_EFLAGS => Register.EFLAGS,
                CV_HREG_e.CV_AMD64_CR0 => Register.CR0,
                CV_HREG_e.CV_AMD64_CR1 => Register.CR1,
                CV_HREG_e.CV_AMD64_CR2 => Register.CR2,
                CV_HREG_e.CV_AMD64_CR3 => Register.CR3,
                CV_HREG_e.CV_AMD64_CR4 => Register.CR4,
                CV_HREG_e.CV_AMD64_CR8 => Register.CR8,
                CV_HREG_e.CV_AMD64_DR0 => Register.DR0,
                CV_HREG_e.CV_AMD64_DR1 => Register.DR1,
                CV_HREG_e.CV_AMD64_DR2 => Register.DR2,
                CV_HREG_e.CV_AMD64_DR3 => Register.DR3,
                CV_HREG_e.CV_AMD64_DR4 => Register.DR4,
                CV_HREG_e.CV_AMD64_DR5 => Register.DR5,
                CV_HREG_e.CV_AMD64_DR6 => Register.DR6,
                CV_HREG_e.CV_AMD64_DR7 => Register.DR7,
                CV_HREG_e.CV_AMD64_DR8 => Register.DR8,
                CV_HREG_e.CV_AMD64_DR9 => Register.DR9,
                CV_HREG_e.CV_AMD64_DR10 => Register.DR10,
                CV_HREG_e.CV_AMD64_DR11 => Register.DR11,
                CV_HREG_e.CV_AMD64_DR12 => Register.DR12,
                CV_HREG_e.CV_AMD64_DR13 => Register.DR13,
                CV_HREG_e.CV_AMD64_DR14 => Register.DR14,
                CV_HREG_e.CV_AMD64_DR15 => Register.DR15,
                //CV_HREG_e.CV_AMD64_GDTR => Register.GDTR,
                //CV_HREG_e.CV_AMD64_GDTL => Register.GDTL,
                //CV_HREG_e.CV_AMD64_IDTR => Register.IDTR,
                //CV_HREG_e.CV_AMD64_IDTL => Register.IDTL,
                //CV_HREG_e.CV_AMD64_LDTR => Register.LDTR,
                //CV_HREG_e.CV_AMD64_TR => Register.TR,
                CV_HREG_e.CV_AMD64_ST0 => Register.ST0,
                CV_HREG_e.CV_AMD64_ST1 => Register.ST1,
                CV_HREG_e.CV_AMD64_ST2 => Register.ST2,
                CV_HREG_e.CV_AMD64_ST3 => Register.ST3,
                CV_HREG_e.CV_AMD64_ST4 => Register.ST4,
                CV_HREG_e.CV_AMD64_ST5 => Register.ST5,
                CV_HREG_e.CV_AMD64_ST6 => Register.ST6,
                CV_HREG_e.CV_AMD64_ST7 => Register.ST7,
                //CV_HREG_e.CV_AMD64_CTRL => Register.CTRL,
                //CV_HREG_e.CV_AMD64_STAT => Register.STAT,
                //CV_HREG_e.CV_AMD64_TAG => Register.TAG,
                //CV_HREG_e.CV_AMD64_FPIP => Register.FPIP,
                //CV_HREG_e.CV_AMD64_FPCS => Register.FPCS,
                //CV_HREG_e.CV_AMD64_FPDO => Register.FPDO,
                //CV_HREG_e.CV_AMD64_FPDS => Register.FPDS,
                //CV_HREG_e.CV_AMD64_ISEM => Register.ISEM,
                //CV_HREG_e.CV_AMD64_FPEIP => Register.FPEIP,
                //CV_HREG_e.CV_AMD64_FPEDO => Register.FPEDO,
                CV_HREG_e.CV_AMD64_MM0 => Register.MM0,
                CV_HREG_e.CV_AMD64_MM1 => Register.MM1,
                CV_HREG_e.CV_AMD64_MM2 => Register.MM2,
                CV_HREG_e.CV_AMD64_MM3 => Register.MM3,
                CV_HREG_e.CV_AMD64_MM4 => Register.MM4,
                CV_HREG_e.CV_AMD64_MM5 => Register.MM5,
                CV_HREG_e.CV_AMD64_MM6 => Register.MM6,
                CV_HREG_e.CV_AMD64_MM7 => Register.MM7,
                CV_HREG_e.CV_AMD64_XMM0 => Register.XMM0,
                CV_HREG_e.CV_AMD64_XMM1 => Register.XMM1,
                CV_HREG_e.CV_AMD64_XMM2 => Register.XMM2,
                CV_HREG_e.CV_AMD64_XMM3 => Register.XMM3,
                CV_HREG_e.CV_AMD64_XMM4 => Register.XMM4,
                CV_HREG_e.CV_AMD64_XMM5 => Register.XMM5,
                CV_HREG_e.CV_AMD64_XMM6 => Register.XMM6,
                CV_HREG_e.CV_AMD64_XMM7 => Register.XMM7,
                //CV_HREG_e.CV_AMD64_XMM0_0 => Register.XMM0_0,
                //CV_HREG_e.CV_AMD64_XMM0_1 => Register.XMM0_1,
                //CV_HREG_e.CV_AMD64_XMM0_2 => Register.XMM0_2,
                //CV_HREG_e.CV_AMD64_XMM0_3 => Register.XMM0_3,
                //CV_HREG_e.CV_AMD64_XMM1_0 => Register.XMM1_0,
                //CV_HREG_e.CV_AMD64_XMM1_1 => Register.XMM1_1,
                //CV_HREG_e.CV_AMD64_XMM1_2 => Register.XMM1_2,
                //CV_HREG_e.CV_AMD64_XMM1_3 => Register.XMM1_3,
                //CV_HREG_e.CV_AMD64_XMM2_0 => Register.XMM2_0,
                //CV_HREG_e.CV_AMD64_XMM2_1 => Register.XMM2_1,
                //CV_HREG_e.CV_AMD64_XMM2_2 => Register.XMM2_2,
                //CV_HREG_e.CV_AMD64_XMM2_3 => Register.XMM2_3,
                //CV_HREG_e.CV_AMD64_XMM3_0 => Register.XMM3_0,
                //CV_HREG_e.CV_AMD64_XMM3_1 => Register.XMM3_1,
                //CV_HREG_e.CV_AMD64_XMM3_2 => Register.XMM3_2,
                //CV_HREG_e.CV_AMD64_XMM3_3 => Register.XMM3_3,
                //CV_HREG_e.CV_AMD64_XMM4_0 => Register.XMM4_0,
                //CV_HREG_e.CV_AMD64_XMM4_1 => Register.XMM4_1,
                //CV_HREG_e.CV_AMD64_XMM4_2 => Register.XMM4_2,
                //CV_HREG_e.CV_AMD64_XMM4_3 => Register.XMM4_3,
                //CV_HREG_e.CV_AMD64_XMM5_0 => Register.XMM5_0,
                //CV_HREG_e.CV_AMD64_XMM5_1 => Register.XMM5_1,
                //CV_HREG_e.CV_AMD64_XMM5_2 => Register.XMM5_2,
                //CV_HREG_e.CV_AMD64_XMM5_3 => Register.XMM5_3,
                //CV_HREG_e.CV_AMD64_XMM6_0 => Register.XMM6_0,
                //CV_HREG_e.CV_AMD64_XMM6_1 => Register.XMM6_1,
                //CV_HREG_e.CV_AMD64_XMM6_2 => Register.XMM6_2,
                //CV_HREG_e.CV_AMD64_XMM6_3 => Register.XMM6_3,
                //CV_HREG_e.CV_AMD64_XMM7_0 => Register.XMM7_0,
                //CV_HREG_e.CV_AMD64_XMM7_1 => Register.XMM7_1,
                //CV_HREG_e.CV_AMD64_XMM7_2 => Register.XMM7_2,
                //CV_HREG_e.CV_AMD64_XMM7_3 => Register.XMM7_3,
                //CV_HREG_e.CV_AMD64_XMM0L => Register.XMM0L,
                //CV_HREG_e.CV_AMD64_XMM1L => Register.XMM1L,
                //CV_HREG_e.CV_AMD64_XMM2L => Register.XMM2L,
                //CV_HREG_e.CV_AMD64_XMM3L => Register.XMM3L,
                //CV_HREG_e.CV_AMD64_XMM4L => Register.XMM4L,
                //CV_HREG_e.CV_AMD64_XMM5L => Register.XMM5L,
                //CV_HREG_e.CV_AMD64_XMM6L => Register.XMM6L,
                //CV_HREG_e.CV_AMD64_XMM7L => Register.XMM7L,
                //CV_HREG_e.CV_AMD64_XMM0H => Register.XMM0H,
                //CV_HREG_e.CV_AMD64_XMM1H => Register.XMM1H,
                //CV_HREG_e.CV_AMD64_XMM2H => Register.XMM2H,
                //CV_HREG_e.CV_AMD64_XMM3H => Register.XMM3H,
                //CV_HREG_e.CV_AMD64_XMM4H => Register.XMM4H,
                //CV_HREG_e.CV_AMD64_XMM5H => Register.XMM5H,
                //CV_HREG_e.CV_AMD64_XMM6H => Register.XMM6H,
                //CV_HREG_e.CV_AMD64_XMM7H => Register.XMM7H,
                //CV_HREG_e.CV_AMD64_MXCSR => Register.MXCSR,
                //CV_HREG_e.CV_AMD64_EMM0L => Register.EMM0L,
                //CV_HREG_e.CV_AMD64_EMM1L => Register.EMM1L,
                //CV_HREG_e.CV_AMD64_EMM2L => Register.EMM2L,
                //CV_HREG_e.CV_AMD64_EMM3L => Register.EMM3L,
                //CV_HREG_e.CV_AMD64_EMM4L => Register.EMM4L,
                //CV_HREG_e.CV_AMD64_EMM5L => Register.EMM5L,
                //CV_HREG_e.CV_AMD64_EMM6L => Register.EMM6L,
                //CV_HREG_e.CV_AMD64_EMM7L => Register.EMM7L,
                //CV_HREG_e.CV_AMD64_EMM0H => Register.EMM0H,
                //CV_HREG_e.CV_AMD64_EMM1H => Register.EMM1H,
                //CV_HREG_e.CV_AMD64_EMM2H => Register.EMM2H,
                //CV_HREG_e.CV_AMD64_EMM3H => Register.EMM3H,
                //CV_HREG_e.CV_AMD64_EMM4H => Register.EMM4H,
                //CV_HREG_e.CV_AMD64_EMM5H => Register.EMM5H,
                //CV_HREG_e.CV_AMD64_EMM6H => Register.EMM6H,
                //CV_HREG_e.CV_AMD64_EMM7H => Register.EMM7H,
                //CV_HREG_e.CV_AMD64_MM00 => Register.MM00,
                //CV_HREG_e.CV_AMD64_MM01 => Register.MM01,
                //CV_HREG_e.CV_AMD64_MM10 => Register.MM10,
                //CV_HREG_e.CV_AMD64_MM11 => Register.MM11,
                //CV_HREG_e.CV_AMD64_MM20 => Register.MM20,
                //CV_HREG_e.CV_AMD64_MM21 => Register.MM21,
                //CV_HREG_e.CV_AMD64_MM30 => Register.MM30,
                //CV_HREG_e.CV_AMD64_MM31 => Register.MM31,
                //CV_HREG_e.CV_AMD64_MM40 => Register.MM40,
                //CV_HREG_e.CV_AMD64_MM41 => Register.MM41,
                //CV_HREG_e.CV_AMD64_MM50 => Register.MM50,
                //CV_HREG_e.CV_AMD64_MM51 => Register.MM51,
                //CV_HREG_e.CV_AMD64_MM60 => Register.MM60,
                //CV_HREG_e.CV_AMD64_MM61 => Register.MM61,
                //CV_HREG_e.CV_AMD64_MM70 => Register.MM70,
                //CV_HREG_e.CV_AMD64_MM71 => Register.MM71,
                CV_HREG_e.CV_AMD64_XMM8 => Register.XMM8,
                CV_HREG_e.CV_AMD64_XMM9 => Register.XMM9,
                CV_HREG_e.CV_AMD64_XMM10 => Register.XMM10,
                CV_HREG_e.CV_AMD64_XMM11 => Register.XMM11,
                CV_HREG_e.CV_AMD64_XMM12 => Register.XMM12,
                CV_HREG_e.CV_AMD64_XMM13 => Register.XMM13,
                CV_HREG_e.CV_AMD64_XMM14 => Register.XMM14,
                CV_HREG_e.CV_AMD64_XMM15 => Register.XMM15,
                //CV_HREG_e.CV_AMD64_XMM8_0 => Register.XMM8_0,
                //CV_HREG_e.CV_AMD64_XMM8_1 => Register.XMM8_1,
                //CV_HREG_e.CV_AMD64_XMM8_2 => Register.XMM8_2,
                //CV_HREG_e.CV_AMD64_XMM8_3 => Register.XMM8_3,
                //CV_HREG_e.CV_AMD64_XMM9_0 => Register.XMM9_0,
                //CV_HREG_e.CV_AMD64_XMM9_1 => Register.XMM9_1,
                //CV_HREG_e.CV_AMD64_XMM9_2 => Register.XMM9_2,
                //CV_HREG_e.CV_AMD64_XMM9_3 => Register.XMM9_3,
                //CV_HREG_e.CV_AMD64_XMM10_0 => Register.XMM10_0,
                //CV_HREG_e.CV_AMD64_XMM10_1 => Register.XMM10_1,
                //CV_HREG_e.CV_AMD64_XMM10_2 => Register.XMM10_2,
                //CV_HREG_e.CV_AMD64_XMM10_3 => Register.XMM10_3,
                //CV_HREG_e.CV_AMD64_XMM11_0 => Register.XMM11_0,
                //CV_HREG_e.CV_AMD64_XMM11_1 => Register.XMM11_1,
                //CV_HREG_e.CV_AMD64_XMM11_2 => Register.XMM11_2,
                //CV_HREG_e.CV_AMD64_XMM11_3 => Register.XMM11_3,
                //CV_HREG_e.CV_AMD64_XMM12_0 => Register.XMM12_0,
                //CV_HREG_e.CV_AMD64_XMM12_1 => Register.XMM12_1,
                //CV_HREG_e.CV_AMD64_XMM12_2 => Register.XMM12_2,
                //CV_HREG_e.CV_AMD64_XMM12_3 => Register.XMM12_3,
                //CV_HREG_e.CV_AMD64_XMM13_0 => Register.XMM13_0,
                //CV_HREG_e.CV_AMD64_XMM13_1 => Register.XMM13_1,
                //CV_HREG_e.CV_AMD64_XMM13_2 => Register.XMM13_2,
                //CV_HREG_e.CV_AMD64_XMM13_3 => Register.XMM13_3,
                //CV_HREG_e.CV_AMD64_XMM14_0 => Register.XMM14_0,
                //CV_HREG_e.CV_AMD64_XMM14_1 => Register.XMM14_1,
                //CV_HREG_e.CV_AMD64_XMM14_2 => Register.XMM14_2,
                //CV_HREG_e.CV_AMD64_XMM14_3 => Register.XMM14_3,
                //CV_HREG_e.CV_AMD64_XMM15_0 => Register.XMM15_0,
                //CV_HREG_e.CV_AMD64_XMM15_1 => Register.XMM15_1,
                //CV_HREG_e.CV_AMD64_XMM15_2 => Register.XMM15_2,
                //CV_HREG_e.CV_AMD64_XMM15_3 => Register.XMM15_3,
                //CV_HREG_e.CV_AMD64_XMM8L => Register.XMM8L,
                //CV_HREG_e.CV_AMD64_XMM9L => Register.XMM9L,
                //CV_HREG_e.CV_AMD64_XMM10L => Register.XMM10L,
                //CV_HREG_e.CV_AMD64_XMM11L => Register.XMM11L,
                //CV_HREG_e.CV_AMD64_XMM12L => Register.XMM12L,
                //CV_HREG_e.CV_AMD64_XMM13L => Register.XMM13L,
                //CV_HREG_e.CV_AMD64_XMM14L => Register.XMM14L,
                //CV_HREG_e.CV_AMD64_XMM15L => Register.XMM15L,
                //CV_HREG_e.CV_AMD64_XMM8H => Register.XMM8H,
                //CV_HREG_e.CV_AMD64_XMM9H => Register.XMM9H,
                //CV_HREG_e.CV_AMD64_XMM10H => Register.XMM10H,
                //CV_HREG_e.CV_AMD64_XMM11H => Register.XMM11H,
                //CV_HREG_e.CV_AMD64_XMM12H => Register.XMM12H,
                //CV_HREG_e.CV_AMD64_XMM13H => Register.XMM13H,
                //CV_HREG_e.CV_AMD64_XMM14H => Register.XMM14H,
                //CV_HREG_e.CV_AMD64_XMM15H => Register.XMM15H,
                //CV_HREG_e.CV_AMD64_EMM8L => Register.EMM8L,
                //CV_HREG_e.CV_AMD64_EMM9L => Register.EMM9L,
                //CV_HREG_e.CV_AMD64_EMM10L => Register.EMM10L,
                //CV_HREG_e.CV_AMD64_EMM11L => Register.EMM11L,
                //CV_HREG_e.CV_AMD64_EMM12L => Register.EMM12L,
                //CV_HREG_e.CV_AMD64_EMM13L => Register.EMM13L,
                //CV_HREG_e.CV_AMD64_EMM14L => Register.EMM14L,
                //CV_HREG_e.CV_AMD64_EMM15L => Register.EMM15L,
                //CV_HREG_e.CV_AMD64_EMM8H => Register.EMM8H,
                //CV_HREG_e.CV_AMD64_EMM9H => Register.EMM9H,
                //CV_HREG_e.CV_AMD64_EMM10H => Register.EMM10H,
                //CV_HREG_e.CV_AMD64_EMM11H => Register.EMM11H,
                //CV_HREG_e.CV_AMD64_EMM12H => Register.EMM12H,
                //CV_HREG_e.CV_AMD64_EMM13H => Register.EMM13H,
                //CV_HREG_e.CV_AMD64_EMM14H => Register.EMM14H,
                //CV_HREG_e.CV_AMD64_EMM15H => Register.EMM15H,
                CV_HREG_e.CV_AMD64_SIL => Register.SIL,
                CV_HREG_e.CV_AMD64_DIL => Register.DIL,
                CV_HREG_e.CV_AMD64_BPL => Register.BPL,
                CV_HREG_e.CV_AMD64_SPL => Register.SPL,
                CV_HREG_e.CV_AMD64_RAX => Register.RAX,
                CV_HREG_e.CV_AMD64_RBX => Register.RBX,
                CV_HREG_e.CV_AMD64_RCX => Register.RCX,
                CV_HREG_e.CV_AMD64_RDX => Register.RDX,
                CV_HREG_e.CV_AMD64_RSI => Register.RSI,
                CV_HREG_e.CV_AMD64_RDI => Register.RDI,
                CV_HREG_e.CV_AMD64_RBP => Register.RBP,
                CV_HREG_e.CV_AMD64_RSP => Register.RSP,
                CV_HREG_e.CV_AMD64_R8 => Register.R8,
                CV_HREG_e.CV_AMD64_R9 => Register.R9,
                CV_HREG_e.CV_AMD64_R10 => Register.R10,
                CV_HREG_e.CV_AMD64_R11 => Register.R11,
                CV_HREG_e.CV_AMD64_R12 => Register.R12,
                CV_HREG_e.CV_AMD64_R13 => Register.R13,
                CV_HREG_e.CV_AMD64_R14 => Register.R14,
                CV_HREG_e.CV_AMD64_R15 => Register.R15,
                //CV_HREG_e.CV_AMD64_R8B => Register.R8B,
                //CV_HREG_e.CV_AMD64_R9B => Register.R9B,
                //CV_HREG_e.CV_AMD64_R10B => Register.R10B,
                //CV_HREG_e.CV_AMD64_R11B => Register.R11B,
                //CV_HREG_e.CV_AMD64_R12B => Register.R12B,
                //CV_HREG_e.CV_AMD64_R13B => Register.R13B,
                //CV_HREG_e.CV_AMD64_R14B => Register.R14B,
                //CV_HREG_e.CV_AMD64_R15B => Register.R15B,
                CV_HREG_e.CV_AMD64_R8W => Register.R8W,
                CV_HREG_e.CV_AMD64_R9W => Register.R9W,
                CV_HREG_e.CV_AMD64_R10W => Register.R10W,
                CV_HREG_e.CV_AMD64_R11W => Register.R11W,
                CV_HREG_e.CV_AMD64_R12W => Register.R12W,
                CV_HREG_e.CV_AMD64_R13W => Register.R13W,
                CV_HREG_e.CV_AMD64_R14W => Register.R14W,
                CV_HREG_e.CV_AMD64_R15W => Register.R15W,
                CV_HREG_e.CV_AMD64_R8D => Register.R8D,
                CV_HREG_e.CV_AMD64_R9D => Register.R9D,
                CV_HREG_e.CV_AMD64_R10D => Register.R10D,
                CV_HREG_e.CV_AMD64_R11D => Register.R11D,
                CV_HREG_e.CV_AMD64_R12D => Register.R12D,
                CV_HREG_e.CV_AMD64_R13D => Register.R13D,
                CV_HREG_e.CV_AMD64_R14D => Register.R14D,
                CV_HREG_e.CV_AMD64_R15D => Register.R15D,
                CV_HREG_e.CV_AMD64_YMM0 => Register.YMM0,
                CV_HREG_e.CV_AMD64_YMM1 => Register.YMM1,
                CV_HREG_e.CV_AMD64_YMM2 => Register.YMM2,
                CV_HREG_e.CV_AMD64_YMM3 => Register.YMM3,
                CV_HREG_e.CV_AMD64_YMM4 => Register.YMM4,
                CV_HREG_e.CV_AMD64_YMM5 => Register.YMM5,
                CV_HREG_e.CV_AMD64_YMM6 => Register.YMM6,
                CV_HREG_e.CV_AMD64_YMM7 => Register.YMM7,
                CV_HREG_e.CV_AMD64_YMM8 => Register.YMM8,
                CV_HREG_e.CV_AMD64_YMM9 => Register.YMM9,
                CV_HREG_e.CV_AMD64_YMM10 => Register.YMM10,
                CV_HREG_e.CV_AMD64_YMM11 => Register.YMM11,
                CV_HREG_e.CV_AMD64_YMM12 => Register.YMM12,
                CV_HREG_e.CV_AMD64_YMM13 => Register.YMM13,
                CV_HREG_e.CV_AMD64_YMM14 => Register.YMM14,
                CV_HREG_e.CV_AMD64_YMM15 => Register.YMM15,
                //CV_HREG_e.CV_AMD64_YMM0H => Register.YMM0H,
                //CV_HREG_e.CV_AMD64_YMM1H => Register.YMM1H,
                //CV_HREG_e.CV_AMD64_YMM2H => Register.YMM2H,
                //CV_HREG_e.CV_AMD64_YMM3H => Register.YMM3H,
                //CV_HREG_e.CV_AMD64_YMM4H => Register.YMM4H,
                //CV_HREG_e.CV_AMD64_YMM5H => Register.YMM5H,
                //CV_HREG_e.CV_AMD64_YMM6H => Register.YMM6H,
                //CV_HREG_e.CV_AMD64_YMM7H => Register.YMM7H,
                //CV_HREG_e.CV_AMD64_YMM8H => Register.YMM8H,
                //CV_HREG_e.CV_AMD64_YMM9H => Register.YMM9H,
                //CV_HREG_e.CV_AMD64_YMM10H => Register.YMM10H,
                //CV_HREG_e.CV_AMD64_YMM11H => Register.YMM11H,
                //CV_HREG_e.CV_AMD64_YMM12H => Register.YMM12H,
                //CV_HREG_e.CV_AMD64_YMM13H => Register.YMM13H,
                //CV_HREG_e.CV_AMD64_YMM14H => Register.YMM14H,
                //CV_HREG_e.CV_AMD64_YMM15H => Register.YMM15H,
                //CV_HREG_e.CV_AMD64_XMM0IL => Register.XMM0IL,
                //CV_HREG_e.CV_AMD64_XMM1IL => Register.XMM1IL,
                //CV_HREG_e.CV_AMD64_XMM2IL => Register.XMM2IL,
                //CV_HREG_e.CV_AMD64_XMM3IL => Register.XMM3IL,
                //CV_HREG_e.CV_AMD64_XMM4IL => Register.XMM4IL,
                //CV_HREG_e.CV_AMD64_XMM5IL => Register.XMM5IL,
                //CV_HREG_e.CV_AMD64_XMM6IL => Register.XMM6IL,
                //CV_HREG_e.CV_AMD64_XMM7IL => Register.XMM7IL,
                //CV_HREG_e.CV_AMD64_XMM8IL => Register.XMM8IL,
                //CV_HREG_e.CV_AMD64_XMM9IL => Register.XMM9IL,
                //CV_HREG_e.CV_AMD64_XMM10IL => Register.XMM10IL,
                //CV_HREG_e.CV_AMD64_XMM11IL => Register.XMM11IL,
                //CV_HREG_e.CV_AMD64_XMM12IL => Register.XMM12IL,
                //CV_HREG_e.CV_AMD64_XMM13IL => Register.XMM13IL,
                //CV_HREG_e.CV_AMD64_XMM14IL => Register.XMM14IL,
                //CV_HREG_e.CV_AMD64_XMM15IL => Register.XMM15IL,
                //CV_HREG_e.CV_AMD64_XMM0IH => Register.XMM0IH,
                //CV_HREG_e.CV_AMD64_XMM1IH => Register.XMM1IH,
                //CV_HREG_e.CV_AMD64_XMM2IH => Register.XMM2IH,
                //CV_HREG_e.CV_AMD64_XMM3IH => Register.XMM3IH,
                //CV_HREG_e.CV_AMD64_XMM4IH => Register.XMM4IH,
                //CV_HREG_e.CV_AMD64_XMM5IH => Register.XMM5IH,
                //CV_HREG_e.CV_AMD64_XMM6IH => Register.XMM6IH,
                //CV_HREG_e.CV_AMD64_XMM7IH => Register.XMM7IH,
                //CV_HREG_e.CV_AMD64_XMM8IH => Register.XMM8IH,
                //CV_HREG_e.CV_AMD64_XMM9IH => Register.XMM9IH,
                //CV_HREG_e.CV_AMD64_XMM10IH => Register.XMM10IH,
                //CV_HREG_e.CV_AMD64_XMM11IH => Register.XMM11IH,
                //CV_HREG_e.CV_AMD64_XMM12IH => Register.XMM12IH,
                //CV_HREG_e.CV_AMD64_XMM13IH => Register.XMM13IH,
                //CV_HREG_e.CV_AMD64_XMM14IH => Register.XMM14IH,
                //CV_HREG_e.CV_AMD64_XMM15IH => Register.XMM15IH,
                //CV_HREG_e.CV_AMD64_YMM0I0 => Register.YMM0I0,
                //CV_HREG_e.CV_AMD64_YMM0I1 => Register.YMM0I1,
                //CV_HREG_e.CV_AMD64_YMM0I2 => Register.YMM0I2,
                //CV_HREG_e.CV_AMD64_YMM0I3 => Register.YMM0I3,
                //CV_HREG_e.CV_AMD64_YMM1I0 => Register.YMM1I0,
                //CV_HREG_e.CV_AMD64_YMM1I1 => Register.YMM1I1,
                //CV_HREG_e.CV_AMD64_YMM1I2 => Register.YMM1I2,
                //CV_HREG_e.CV_AMD64_YMM1I3 => Register.YMM1I3,
                //CV_HREG_e.CV_AMD64_YMM2I0 => Register.YMM2I0,
                //CV_HREG_e.CV_AMD64_YMM2I1 => Register.YMM2I1,
                //CV_HREG_e.CV_AMD64_YMM2I2 => Register.YMM2I2,
                //CV_HREG_e.CV_AMD64_YMM2I3 => Register.YMM2I3,
                //CV_HREG_e.CV_AMD64_YMM3I0 => Register.YMM3I0,
                //CV_HREG_e.CV_AMD64_YMM3I1 => Register.YMM3I1,
                //CV_HREG_e.CV_AMD64_YMM3I2 => Register.YMM3I2,
                //CV_HREG_e.CV_AMD64_YMM3I3 => Register.YMM3I3,
                //CV_HREG_e.CV_AMD64_YMM4I0 => Register.YMM4I0,
                //CV_HREG_e.CV_AMD64_YMM4I1 => Register.YMM4I1,
                //CV_HREG_e.CV_AMD64_YMM4I2 => Register.YMM4I2,
                //CV_HREG_e.CV_AMD64_YMM4I3 => Register.YMM4I3,
                //CV_HREG_e.CV_AMD64_YMM5I0 => Register.YMM5I0,
                //CV_HREG_e.CV_AMD64_YMM5I1 => Register.YMM5I1,
                //CV_HREG_e.CV_AMD64_YMM5I2 => Register.YMM5I2,
                //CV_HREG_e.CV_AMD64_YMM5I3 => Register.YMM5I3,
                //CV_HREG_e.CV_AMD64_YMM6I0 => Register.YMM6I0,
                //CV_HREG_e.CV_AMD64_YMM6I1 => Register.YMM6I1,
                //CV_HREG_e.CV_AMD64_YMM6I2 => Register.YMM6I2,
                //CV_HREG_e.CV_AMD64_YMM6I3 => Register.YMM6I3,
                //CV_HREG_e.CV_AMD64_YMM7I0 => Register.YMM7I0,
                //CV_HREG_e.CV_AMD64_YMM7I1 => Register.YMM7I1,
                //CV_HREG_e.CV_AMD64_YMM7I2 => Register.YMM7I2,
                //CV_HREG_e.CV_AMD64_YMM7I3 => Register.YMM7I3,
                //CV_HREG_e.CV_AMD64_YMM8I0 => Register.YMM8I0,
                //CV_HREG_e.CV_AMD64_YMM8I1 => Register.YMM8I1,
                //CV_HREG_e.CV_AMD64_YMM8I2 => Register.YMM8I2,
                //CV_HREG_e.CV_AMD64_YMM8I3 => Register.YMM8I3,
                //CV_HREG_e.CV_AMD64_YMM9I0 => Register.YMM9I0,
                //CV_HREG_e.CV_AMD64_YMM9I1 => Register.YMM9I1,
                //CV_HREG_e.CV_AMD64_YMM9I2 => Register.YMM9I2,
                //CV_HREG_e.CV_AMD64_YMM9I3 => Register.YMM9I3,
                //CV_HREG_e.CV_AMD64_YMM10I0 => Register.YMM10I0,
                //CV_HREG_e.CV_AMD64_YMM10I1 => Register.YMM10I1,
                //CV_HREG_e.CV_AMD64_YMM10I2 => Register.YMM10I2,
                //CV_HREG_e.CV_AMD64_YMM10I3 => Register.YMM10I3,
                //CV_HREG_e.CV_AMD64_YMM11I0 => Register.YMM11I0,
                //CV_HREG_e.CV_AMD64_YMM11I1 => Register.YMM11I1,
                //CV_HREG_e.CV_AMD64_YMM11I2 => Register.YMM11I2,
                //CV_HREG_e.CV_AMD64_YMM11I3 => Register.YMM11I3,
                //CV_HREG_e.CV_AMD64_YMM12I0 => Register.YMM12I0,
                //CV_HREG_e.CV_AMD64_YMM12I1 => Register.YMM12I1,
                //CV_HREG_e.CV_AMD64_YMM12I2 => Register.YMM12I2,
                //CV_HREG_e.CV_AMD64_YMM12I3 => Register.YMM12I3,
                //CV_HREG_e.CV_AMD64_YMM13I0 => Register.YMM13I0,
                //CV_HREG_e.CV_AMD64_YMM13I1 => Register.YMM13I1,
                //CV_HREG_e.CV_AMD64_YMM13I2 => Register.YMM13I2,
                //CV_HREG_e.CV_AMD64_YMM13I3 => Register.YMM13I3,
                //CV_HREG_e.CV_AMD64_YMM14I0 => Register.YMM14I0,
                //CV_HREG_e.CV_AMD64_YMM14I1 => Register.YMM14I1,
                //CV_HREG_e.CV_AMD64_YMM14I2 => Register.YMM14I2,
                //CV_HREG_e.CV_AMD64_YMM14I3 => Register.YMM14I3,
                //CV_HREG_e.CV_AMD64_YMM15I0 => Register.YMM15I0,
                //CV_HREG_e.CV_AMD64_YMM15I1 => Register.YMM15I1,
                //CV_HREG_e.CV_AMD64_YMM15I2 => Register.YMM15I2,
                //CV_HREG_e.CV_AMD64_YMM15I3 => Register.YMM15I3,
                //CV_HREG_e.CV_AMD64_YMM0F0 => Register.YMM0F0,
                //CV_HREG_e.CV_AMD64_YMM0F1 => Register.YMM0F1,
                //CV_HREG_e.CV_AMD64_YMM0F2 => Register.YMM0F2,
                //CV_HREG_e.CV_AMD64_YMM0F3 => Register.YMM0F3,
                //CV_HREG_e.CV_AMD64_YMM0F4 => Register.YMM0F4,
                //CV_HREG_e.CV_AMD64_YMM0F5 => Register.YMM0F5,
                //CV_HREG_e.CV_AMD64_YMM0F6 => Register.YMM0F6,
                //CV_HREG_e.CV_AMD64_YMM0F7 => Register.YMM0F7,
                //CV_HREG_e.CV_AMD64_YMM1F0 => Register.YMM1F0,
                //CV_HREG_e.CV_AMD64_YMM1F1 => Register.YMM1F1,
                //CV_HREG_e.CV_AMD64_YMM1F2 => Register.YMM1F2,
                //CV_HREG_e.CV_AMD64_YMM1F3 => Register.YMM1F3,
                //CV_HREG_e.CV_AMD64_YMM1F4 => Register.YMM1F4,
                //CV_HREG_e.CV_AMD64_YMM1F5 => Register.YMM1F5,
                //CV_HREG_e.CV_AMD64_YMM1F6 => Register.YMM1F6,
                //CV_HREG_e.CV_AMD64_YMM1F7 => Register.YMM1F7,
                //CV_HREG_e.CV_AMD64_YMM2F0 => Register.YMM2F0,
                //CV_HREG_e.CV_AMD64_YMM2F1 => Register.YMM2F1,
                //CV_HREG_e.CV_AMD64_YMM2F2 => Register.YMM2F2,
                //CV_HREG_e.CV_AMD64_YMM2F3 => Register.YMM2F3,
                //CV_HREG_e.CV_AMD64_YMM2F4 => Register.YMM2F4,
                //CV_HREG_e.CV_AMD64_YMM2F5 => Register.YMM2F5,
                //CV_HREG_e.CV_AMD64_YMM2F6 => Register.YMM2F6,
                //CV_HREG_e.CV_AMD64_YMM2F7 => Register.YMM2F7,
                //CV_HREG_e.CV_AMD64_YMM3F0 => Register.YMM3F0,
                //CV_HREG_e.CV_AMD64_YMM3F1 => Register.YMM3F1,
                //CV_HREG_e.CV_AMD64_YMM3F2 => Register.YMM3F2,
                //CV_HREG_e.CV_AMD64_YMM3F3 => Register.YMM3F3,
                //CV_HREG_e.CV_AMD64_YMM3F4 => Register.YMM3F4,
                //CV_HREG_e.CV_AMD64_YMM3F5 => Register.YMM3F5,
                //CV_HREG_e.CV_AMD64_YMM3F6 => Register.YMM3F6,
                //CV_HREG_e.CV_AMD64_YMM3F7 => Register.YMM3F7,
                //CV_HREG_e.CV_AMD64_YMM4F0 => Register.YMM4F0,
                //CV_HREG_e.CV_AMD64_YMM4F1 => Register.YMM4F1,
                //CV_HREG_e.CV_AMD64_YMM4F2 => Register.YMM4F2,
                //CV_HREG_e.CV_AMD64_YMM4F3 => Register.YMM4F3,
                //CV_HREG_e.CV_AMD64_YMM4F4 => Register.YMM4F4,
                //CV_HREG_e.CV_AMD64_YMM4F5 => Register.YMM4F5,
                //CV_HREG_e.CV_AMD64_YMM4F6 => Register.YMM4F6,
                //CV_HREG_e.CV_AMD64_YMM4F7 => Register.YMM4F7,
                //CV_HREG_e.CV_AMD64_YMM5F0 => Register.YMM5F0,
                //CV_HREG_e.CV_AMD64_YMM5F1 => Register.YMM5F1,
                //CV_HREG_e.CV_AMD64_YMM5F2 => Register.YMM5F2,
                //CV_HREG_e.CV_AMD64_YMM5F3 => Register.YMM5F3,
                //CV_HREG_e.CV_AMD64_YMM5F4 => Register.YMM5F4,
                //CV_HREG_e.CV_AMD64_YMM5F5 => Register.YMM5F5,
                //CV_HREG_e.CV_AMD64_YMM5F6 => Register.YMM5F6,
                //CV_HREG_e.CV_AMD64_YMM5F7 => Register.YMM5F7,
                //CV_HREG_e.CV_AMD64_YMM6F0 => Register.YMM6F0,
                //CV_HREG_e.CV_AMD64_YMM6F1 => Register.YMM6F1,
                //CV_HREG_e.CV_AMD64_YMM6F2 => Register.YMM6F2,
                //CV_HREG_e.CV_AMD64_YMM6F3 => Register.YMM6F3,
                //CV_HREG_e.CV_AMD64_YMM6F4 => Register.YMM6F4,
                //CV_HREG_e.CV_AMD64_YMM6F5 => Register.YMM6F5,
                //CV_HREG_e.CV_AMD64_YMM6F6 => Register.YMM6F6,
                //CV_HREG_e.CV_AMD64_YMM6F7 => Register.YMM6F7,
                //CV_HREG_e.CV_AMD64_YMM7F0 => Register.YMM7F0,
                //CV_HREG_e.CV_AMD64_YMM7F1 => Register.YMM7F1,
                //CV_HREG_e.CV_AMD64_YMM7F2 => Register.YMM7F2,
                //CV_HREG_e.CV_AMD64_YMM7F3 => Register.YMM7F3,
                //CV_HREG_e.CV_AMD64_YMM7F4 => Register.YMM7F4,
                //CV_HREG_e.CV_AMD64_YMM7F5 => Register.YMM7F5,
                //CV_HREG_e.CV_AMD64_YMM7F6 => Register.YMM7F6,
                //CV_HREG_e.CV_AMD64_YMM7F7 => Register.YMM7F7,
                //CV_HREG_e.CV_AMD64_YMM8F0 => Register.YMM8F0,
                //CV_HREG_e.CV_AMD64_YMM8F1 => Register.YMM8F1,
                //CV_HREG_e.CV_AMD64_YMM8F2 => Register.YMM8F2,
                //CV_HREG_e.CV_AMD64_YMM8F3 => Register.YMM8F3,
                //CV_HREG_e.CV_AMD64_YMM8F4 => Register.YMM8F4,
                //CV_HREG_e.CV_AMD64_YMM8F5 => Register.YMM8F5,
                //CV_HREG_e.CV_AMD64_YMM8F6 => Register.YMM8F6,
                //CV_HREG_e.CV_AMD64_YMM8F7 => Register.YMM8F7,
                //CV_HREG_e.CV_AMD64_YMM9F0 => Register.YMM9F0,
                //CV_HREG_e.CV_AMD64_YMM9F1 => Register.YMM9F1,
                //CV_HREG_e.CV_AMD64_YMM9F2 => Register.YMM9F2,
                //CV_HREG_e.CV_AMD64_YMM9F3 => Register.YMM9F3,
                //CV_HREG_e.CV_AMD64_YMM9F4 => Register.YMM9F4,
                //CV_HREG_e.CV_AMD64_YMM9F5 => Register.YMM9F5,
                //CV_HREG_e.CV_AMD64_YMM9F6 => Register.YMM9F6,
                //CV_HREG_e.CV_AMD64_YMM9F7 => Register.YMM9F7,
                //CV_HREG_e.CV_AMD64_YMM10F0 => Register.YMM10F0,
                //CV_HREG_e.CV_AMD64_YMM10F1 => Register.YMM10F1,
                //CV_HREG_e.CV_AMD64_YMM10F2 => Register.YMM10F2,
                //CV_HREG_e.CV_AMD64_YMM10F3 => Register.YMM10F3,
                //CV_HREG_e.CV_AMD64_YMM10F4 => Register.YMM10F4,
                //CV_HREG_e.CV_AMD64_YMM10F5 => Register.YMM10F5,
                //CV_HREG_e.CV_AMD64_YMM10F6 => Register.YMM10F6,
                //CV_HREG_e.CV_AMD64_YMM10F7 => Register.YMM10F7,
                //CV_HREG_e.CV_AMD64_YMM11F0 => Register.YMM11F0,
                //CV_HREG_e.CV_AMD64_YMM11F1 => Register.YMM11F1,
                //CV_HREG_e.CV_AMD64_YMM11F2 => Register.YMM11F2,
                //CV_HREG_e.CV_AMD64_YMM11F3 => Register.YMM11F3,
                //CV_HREG_e.CV_AMD64_YMM11F4 => Register.YMM11F4,
                //CV_HREG_e.CV_AMD64_YMM11F5 => Register.YMM11F5,
                //CV_HREG_e.CV_AMD64_YMM11F6 => Register.YMM11F6,
                //CV_HREG_e.CV_AMD64_YMM11F7 => Register.YMM11F7,
                //CV_HREG_e.CV_AMD64_YMM12F0 => Register.YMM12F0,
                //CV_HREG_e.CV_AMD64_YMM12F1 => Register.YMM12F1,
                //CV_HREG_e.CV_AMD64_YMM12F2 => Register.YMM12F2,
                //CV_HREG_e.CV_AMD64_YMM12F3 => Register.YMM12F3,
                //CV_HREG_e.CV_AMD64_YMM12F4 => Register.YMM12F4,
                //CV_HREG_e.CV_AMD64_YMM12F5 => Register.YMM12F5,
                //CV_HREG_e.CV_AMD64_YMM12F6 => Register.YMM12F6,
                //CV_HREG_e.CV_AMD64_YMM12F7 => Register.YMM12F7,
                //CV_HREG_e.CV_AMD64_YMM13F0 => Register.YMM13F0,
                //CV_HREG_e.CV_AMD64_YMM13F1 => Register.YMM13F1,
                //CV_HREG_e.CV_AMD64_YMM13F2 => Register.YMM13F2,
                //CV_HREG_e.CV_AMD64_YMM13F3 => Register.YMM13F3,
                //CV_HREG_e.CV_AMD64_YMM13F4 => Register.YMM13F4,
                //CV_HREG_e.CV_AMD64_YMM13F5 => Register.YMM13F5,
                //CV_HREG_e.CV_AMD64_YMM13F6 => Register.YMM13F6,
                //CV_HREG_e.CV_AMD64_YMM13F7 => Register.YMM13F7,
                //CV_HREG_e.CV_AMD64_YMM14F0 => Register.YMM14F0,
                //CV_HREG_e.CV_AMD64_YMM14F1 => Register.YMM14F1,
                //CV_HREG_e.CV_AMD64_YMM14F2 => Register.YMM14F2,
                //CV_HREG_e.CV_AMD64_YMM14F3 => Register.YMM14F3,
                //CV_HREG_e.CV_AMD64_YMM14F4 => Register.YMM14F4,
                //CV_HREG_e.CV_AMD64_YMM14F5 => Register.YMM14F5,
                //CV_HREG_e.CV_AMD64_YMM14F6 => Register.YMM14F6,
                //CV_HREG_e.CV_AMD64_YMM14F7 => Register.YMM14F7,
                //CV_HREG_e.CV_AMD64_YMM15F0 => Register.YMM15F0,
                //CV_HREG_e.CV_AMD64_YMM15F1 => Register.YMM15F1,
                //CV_HREG_e.CV_AMD64_YMM15F2 => Register.YMM15F2,
                //CV_HREG_e.CV_AMD64_YMM15F3 => Register.YMM15F3,
                //CV_HREG_e.CV_AMD64_YMM15F4 => Register.YMM15F4,
                //CV_HREG_e.CV_AMD64_YMM15F5 => Register.YMM15F5,
                //CV_HREG_e.CV_AMD64_YMM15F6 => Register.YMM15F6,
                //CV_HREG_e.CV_AMD64_YMM15F7 => Register.YMM15F7,
                //CV_HREG_e.CV_AMD64_YMM0D0 => Register.YMM0D0,
                //CV_HREG_e.CV_AMD64_YMM0D1 => Register.YMM0D1,
                //CV_HREG_e.CV_AMD64_YMM0D2 => Register.YMM0D2,
                //CV_HREG_e.CV_AMD64_YMM0D3 => Register.YMM0D3,
                //CV_HREG_e.CV_AMD64_YMM1D0 => Register.YMM1D0,
                //CV_HREG_e.CV_AMD64_YMM1D1 => Register.YMM1D1,
                //CV_HREG_e.CV_AMD64_YMM1D2 => Register.YMM1D2,
                //CV_HREG_e.CV_AMD64_YMM1D3 => Register.YMM1D3,
                //CV_HREG_e.CV_AMD64_YMM2D0 => Register.YMM2D0,
                //CV_HREG_e.CV_AMD64_YMM2D1 => Register.YMM2D1,
                //CV_HREG_e.CV_AMD64_YMM2D2 => Register.YMM2D2,
                //CV_HREG_e.CV_AMD64_YMM2D3 => Register.YMM2D3,
                //CV_HREG_e.CV_AMD64_YMM3D0 => Register.YMM3D0,
                //CV_HREG_e.CV_AMD64_YMM3D1 => Register.YMM3D1,
                //CV_HREG_e.CV_AMD64_YMM3D2 => Register.YMM3D2,
                //CV_HREG_e.CV_AMD64_YMM3D3 => Register.YMM3D3,
                //CV_HREG_e.CV_AMD64_YMM4D0 => Register.YMM4D0,
                //CV_HREG_e.CV_AMD64_YMM4D1 => Register.YMM4D1,
                //CV_HREG_e.CV_AMD64_YMM4D2 => Register.YMM4D2,
                //CV_HREG_e.CV_AMD64_YMM4D3 => Register.YMM4D3,
                //CV_HREG_e.CV_AMD64_YMM5D0 => Register.YMM5D0,
                //CV_HREG_e.CV_AMD64_YMM5D1 => Register.YMM5D1,
                //CV_HREG_e.CV_AMD64_YMM5D2 => Register.YMM5D2,
                //CV_HREG_e.CV_AMD64_YMM5D3 => Register.YMM5D3,
                //CV_HREG_e.CV_AMD64_YMM6D0 => Register.YMM6D0,
                //CV_HREG_e.CV_AMD64_YMM6D1 => Register.YMM6D1,
                //CV_HREG_e.CV_AMD64_YMM6D2 => Register.YMM6D2,
                //CV_HREG_e.CV_AMD64_YMM6D3 => Register.YMM6D3,
                //CV_HREG_e.CV_AMD64_YMM7D0 => Register.YMM7D0,
                //CV_HREG_e.CV_AMD64_YMM7D1 => Register.YMM7D1,
                //CV_HREG_e.CV_AMD64_YMM7D2 => Register.YMM7D2,
                //CV_HREG_e.CV_AMD64_YMM7D3 => Register.YMM7D3,
                //CV_HREG_e.CV_AMD64_YMM8D0 => Register.YMM8D0,
                //CV_HREG_e.CV_AMD64_YMM8D1 => Register.YMM8D1,
                //CV_HREG_e.CV_AMD64_YMM8D2 => Register.YMM8D2,
                //CV_HREG_e.CV_AMD64_YMM8D3 => Register.YMM8D3,
                //CV_HREG_e.CV_AMD64_YMM9D0 => Register.YMM9D0,
                //CV_HREG_e.CV_AMD64_YMM9D1 => Register.YMM9D1,
                //CV_HREG_e.CV_AMD64_YMM9D2 => Register.YMM9D2,
                //CV_HREG_e.CV_AMD64_YMM9D3 => Register.YMM9D3,
                //CV_HREG_e.CV_AMD64_YMM10D0 => Register.YMM10D0,
                //CV_HREG_e.CV_AMD64_YMM10D1 => Register.YMM10D1,
                //CV_HREG_e.CV_AMD64_YMM10D2 => Register.YMM10D2,
                //CV_HREG_e.CV_AMD64_YMM10D3 => Register.YMM10D3,
                //CV_HREG_e.CV_AMD64_YMM11D0 => Register.YMM11D0,
                //CV_HREG_e.CV_AMD64_YMM11D1 => Register.YMM11D1,
                //CV_HREG_e.CV_AMD64_YMM11D2 => Register.YMM11D2,
                //CV_HREG_e.CV_AMD64_YMM11D3 => Register.YMM11D3,
                //CV_HREG_e.CV_AMD64_YMM12D0 => Register.YMM12D0,
                //CV_HREG_e.CV_AMD64_YMM12D1 => Register.YMM12D1,
                //CV_HREG_e.CV_AMD64_YMM12D2 => Register.YMM12D2,
                //CV_HREG_e.CV_AMD64_YMM12D3 => Register.YMM12D3,
                //CV_HREG_e.CV_AMD64_YMM13D0 => Register.YMM13D0,
                //CV_HREG_e.CV_AMD64_YMM13D1 => Register.YMM13D1,
                //CV_HREG_e.CV_AMD64_YMM13D2 => Register.YMM13D2,
                //CV_HREG_e.CV_AMD64_YMM13D3 => Register.YMM13D3,
                //CV_HREG_e.CV_AMD64_YMM14D0 => Register.YMM14D0,
                //CV_HREG_e.CV_AMD64_YMM14D1 => Register.YMM14D1,
                //CV_HREG_e.CV_AMD64_YMM14D2 => Register.YMM14D2,
                //CV_HREG_e.CV_AMD64_YMM14D3 => Register.YMM14D3,
                //CV_HREG_e.CV_AMD64_YMM15D0 => Register.YMM15D0,
                //CV_HREG_e.CV_AMD64_YMM15D1 => Register.YMM15D1,
                //CV_HREG_e.CV_AMD64_YMM15D2 => Register.YMM15D2,
                //CV_HREG_e.CV_AMD64_YMM15D3 => Register.YMM15D3,
                CV_HREG_e.CV_AMD64_BND0 => Register.BND0,
                CV_HREG_e.CV_AMD64_BND1 => Register.BND1,
                CV_HREG_e.CV_AMD64_BND2 => Register.BND2,
                CV_HREG_e.CV_AMD64_BND3 => Register.BND3,
                //CV_HREG_e.CV_AMD64_BNDCFGU => Register.BNDCFGU,
                //CV_HREG_e.CV_AMD64_BNDSTATUS => Register.BNDSTATUS,
                CV_HREG_e.CV_AMD64_XMM16 => Register.XMM16,
                CV_HREG_e.CV_AMD64_XMM17 => Register.XMM17,
                CV_HREG_e.CV_AMD64_XMM18 => Register.XMM18,
                CV_HREG_e.CV_AMD64_XMM19 => Register.XMM19,
                CV_HREG_e.CV_AMD64_XMM20 => Register.XMM20,
                CV_HREG_e.CV_AMD64_XMM21 => Register.XMM21,
                CV_HREG_e.CV_AMD64_XMM22 => Register.XMM22,
                CV_HREG_e.CV_AMD64_XMM23 => Register.XMM23,
                CV_HREG_e.CV_AMD64_XMM24 => Register.XMM24,
                CV_HREG_e.CV_AMD64_XMM25 => Register.XMM25,
                CV_HREG_e.CV_AMD64_XMM26 => Register.XMM26,
                CV_HREG_e.CV_AMD64_XMM27 => Register.XMM27,
                CV_HREG_e.CV_AMD64_XMM28 => Register.XMM28,
                CV_HREG_e.CV_AMD64_XMM29 => Register.XMM29,
                CV_HREG_e.CV_AMD64_XMM30 => Register.XMM30,
                CV_HREG_e.CV_AMD64_XMM31 => Register.XMM31,
                CV_HREG_e.CV_AMD64_YMM16 => Register.YMM16,
                CV_HREG_e.CV_AMD64_YMM17 => Register.YMM17,
                CV_HREG_e.CV_AMD64_YMM18 => Register.YMM18,
                CV_HREG_e.CV_AMD64_YMM19 => Register.YMM19,
                CV_HREG_e.CV_AMD64_YMM20 => Register.YMM20,
                CV_HREG_e.CV_AMD64_YMM21 => Register.YMM21,
                CV_HREG_e.CV_AMD64_YMM22 => Register.YMM22,
                CV_HREG_e.CV_AMD64_YMM23 => Register.YMM23,
                CV_HREG_e.CV_AMD64_YMM24 => Register.YMM24,
                CV_HREG_e.CV_AMD64_YMM25 => Register.YMM25,
                CV_HREG_e.CV_AMD64_YMM26 => Register.YMM26,
                CV_HREG_e.CV_AMD64_YMM27 => Register.YMM27,
                CV_HREG_e.CV_AMD64_YMM28 => Register.YMM28,
                CV_HREG_e.CV_AMD64_YMM29 => Register.YMM29,
                CV_HREG_e.CV_AMD64_YMM30 => Register.YMM30,
                CV_HREG_e.CV_AMD64_YMM31 => Register.YMM31,
                CV_HREG_e.CV_AMD64_ZMM0 => Register.ZMM0,
                CV_HREG_e.CV_AMD64_ZMM1 => Register.ZMM1,
                CV_HREG_e.CV_AMD64_ZMM2 => Register.ZMM2,
                CV_HREG_e.CV_AMD64_ZMM3 => Register.ZMM3,
                CV_HREG_e.CV_AMD64_ZMM4 => Register.ZMM4,
                CV_HREG_e.CV_AMD64_ZMM5 => Register.ZMM5,
                CV_HREG_e.CV_AMD64_ZMM6 => Register.ZMM6,
                CV_HREG_e.CV_AMD64_ZMM7 => Register.ZMM7,
                CV_HREG_e.CV_AMD64_ZMM8 => Register.ZMM8,
                CV_HREG_e.CV_AMD64_ZMM9 => Register.ZMM9,
                CV_HREG_e.CV_AMD64_ZMM10 => Register.ZMM10,
                CV_HREG_e.CV_AMD64_ZMM11 => Register.ZMM11,
                CV_HREG_e.CV_AMD64_ZMM12 => Register.ZMM12,
                CV_HREG_e.CV_AMD64_ZMM13 => Register.ZMM13,
                CV_HREG_e.CV_AMD64_ZMM14 => Register.ZMM14,
                CV_HREG_e.CV_AMD64_ZMM15 => Register.ZMM15,
                CV_HREG_e.CV_AMD64_ZMM16 => Register.ZMM16,
                CV_HREG_e.CV_AMD64_ZMM17 => Register.ZMM17,
                CV_HREG_e.CV_AMD64_ZMM18 => Register.ZMM18,
                CV_HREG_e.CV_AMD64_ZMM19 => Register.ZMM19,
                CV_HREG_e.CV_AMD64_ZMM20 => Register.ZMM20,
                CV_HREG_e.CV_AMD64_ZMM21 => Register.ZMM21,
                CV_HREG_e.CV_AMD64_ZMM22 => Register.ZMM22,
                CV_HREG_e.CV_AMD64_ZMM23 => Register.ZMM23,
                CV_HREG_e.CV_AMD64_ZMM24 => Register.ZMM24,
                CV_HREG_e.CV_AMD64_ZMM25 => Register.ZMM25,
                CV_HREG_e.CV_AMD64_ZMM26 => Register.ZMM26,
                CV_HREG_e.CV_AMD64_ZMM27 => Register.ZMM27,
                CV_HREG_e.CV_AMD64_ZMM28 => Register.ZMM28,
                CV_HREG_e.CV_AMD64_ZMM29 => Register.ZMM29,
                CV_HREG_e.CV_AMD64_ZMM30 => Register.ZMM30,
                CV_HREG_e.CV_AMD64_ZMM31 => Register.ZMM31,
                CV_HREG_e.CV_AMD64_K0 => Register.K0,
                CV_HREG_e.CV_AMD64_K1 => Register.K1,
                CV_HREG_e.CV_AMD64_K2 => Register.K2,
                CV_HREG_e.CV_AMD64_K3 => Register.K3,
                CV_HREG_e.CV_AMD64_K4 => Register.K4,
                CV_HREG_e.CV_AMD64_K5 => Register.K5,
                CV_HREG_e.CV_AMD64_K6 => Register.K6,
                CV_HREG_e.CV_AMD64_K7 => Register.K7,
                //CV_HREG_e.CV_AMD64_ZMM0H => Register.ZMM0H,
                //CV_HREG_e.CV_AMD64_ZMM1H => Register.ZMM1H,
                //CV_HREG_e.CV_AMD64_ZMM2H => Register.ZMM2H,
                //CV_HREG_e.CV_AMD64_ZMM3H => Register.ZMM3H,
                //CV_HREG_e.CV_AMD64_ZMM4H => Register.ZMM4H,
                //CV_HREG_e.CV_AMD64_ZMM5H => Register.ZMM5H,
                //CV_HREG_e.CV_AMD64_ZMM6H => Register.ZMM6H,
                //CV_HREG_e.CV_AMD64_ZMM7H => Register.ZMM7H,
                //CV_HREG_e.CV_AMD64_ZMM8H => Register.ZMM8H,
                //CV_HREG_e.CV_AMD64_ZMM9H => Register.ZMM9H,
                //CV_HREG_e.CV_AMD64_ZMM10H => Register.ZMM10H,
                //CV_HREG_e.CV_AMD64_ZMM11H => Register.ZMM11H,
                //CV_HREG_e.CV_AMD64_ZMM12H => Register.ZMM12H,
                //CV_HREG_e.CV_AMD64_ZMM13H => Register.ZMM13H,
                //CV_HREG_e.CV_AMD64_ZMM14H => Register.ZMM14H,
                //CV_HREG_e.CV_AMD64_ZMM15H => Register.ZMM15H,
                //CV_HREG_e.CV_AMD64_XMM16L => Register.XMM16L,
                //CV_HREG_e.CV_AMD64_XMM17L => Register.XMM17L,
                //CV_HREG_e.CV_AMD64_XMM18L => Register.XMM18L,
                //CV_HREG_e.CV_AMD64_XMM19L => Register.XMM19L,
                //CV_HREG_e.CV_AMD64_XMM20L => Register.XMM20L,
                //CV_HREG_e.CV_AMD64_XMM21L => Register.XMM21L,
                //CV_HREG_e.CV_AMD64_XMM22L => Register.XMM22L,
                //CV_HREG_e.CV_AMD64_XMM23L => Register.XMM23L,
                //CV_HREG_e.CV_AMD64_XMM24L => Register.XMM24L,
                //CV_HREG_e.CV_AMD64_XMM25L => Register.XMM25L,
                //CV_HREG_e.CV_AMD64_XMM26L => Register.XMM26L,
                //CV_HREG_e.CV_AMD64_XMM27L => Register.XMM27L,
                //CV_HREG_e.CV_AMD64_XMM28L => Register.XMM28L,
                //CV_HREG_e.CV_AMD64_XMM29L => Register.XMM29L,
                //CV_HREG_e.CV_AMD64_XMM30L => Register.XMM30L,
                //CV_HREG_e.CV_AMD64_XMM31L => Register.XMM31L,
                //CV_HREG_e.CV_AMD64_XMM16_0 => Register.XMM16_0,
                //CV_HREG_e.CV_AMD64_XMM17_0 => Register.XMM17_0,
                //CV_HREG_e.CV_AMD64_XMM18_0 => Register.XMM18_0,
                //CV_HREG_e.CV_AMD64_XMM19_0 => Register.XMM19_0,
                //CV_HREG_e.CV_AMD64_XMM20_0 => Register.XMM20_0,
                //CV_HREG_e.CV_AMD64_XMM21_0 => Register.XMM21_0,
                //CV_HREG_e.CV_AMD64_XMM22_0 => Register.XMM22_0,
                //CV_HREG_e.CV_AMD64_XMM23_0 => Register.XMM23_0,
                //CV_HREG_e.CV_AMD64_XMM24_0 => Register.XMM24_0,
                //CV_HREG_e.CV_AMD64_XMM25_0 => Register.XMM25_0,
                //CV_HREG_e.CV_AMD64_XMM26_0 => Register.XMM26_0,
                //CV_HREG_e.CV_AMD64_XMM27_0 => Register.XMM27_0,
                //CV_HREG_e.CV_AMD64_XMM28_0 => Register.XMM28_0,
                //CV_HREG_e.CV_AMD64_XMM29_0 => Register.XMM29_0,
                //CV_HREG_e.CV_AMD64_XMM30_0 => Register.XMM30_0,
                //CV_HREG_e.CV_AMD64_XMM31_0 => Register.XMM31_0,
                //CV_HREG_e.CV_AMD64_XMM16H => Register.XMM16H,
                //CV_HREG_e.CV_AMD64_XMM17H => Register.XMM17H,
                //CV_HREG_e.CV_AMD64_XMM18H => Register.XMM18H,
                //CV_HREG_e.CV_AMD64_XMM19H => Register.XMM19H,
                //CV_HREG_e.CV_AMD64_XMM20H => Register.XMM20H,
                //CV_HREG_e.CV_AMD64_XMM21H => Register.XMM21H,
                //CV_HREG_e.CV_AMD64_XMM22H => Register.XMM22H,
                //CV_HREG_e.CV_AMD64_XMM23H => Register.XMM23H,
                //CV_HREG_e.CV_AMD64_XMM24H => Register.XMM24H,
                //CV_HREG_e.CV_AMD64_XMM25H => Register.XMM25H,
                //CV_HREG_e.CV_AMD64_XMM26H => Register.XMM26H,
                //CV_HREG_e.CV_AMD64_XMM27H => Register.XMM27H,
                //CV_HREG_e.CV_AMD64_XMM28H => Register.XMM28H,
                //CV_HREG_e.CV_AMD64_XMM29H => Register.XMM29H,
                //CV_HREG_e.CV_AMD64_XMM30H => Register.XMM30H,
                //CV_HREG_e.CV_AMD64_XMM31H => Register.XMM31H,
                //CV_HREG_e.CV_AMD64_EMM16H => Register.EMM16H,
                //CV_HREG_e.CV_AMD64_EMM17H => Register.EMM17H,
                //CV_HREG_e.CV_AMD64_EMM18H => Register.EMM18H,
                //CV_HREG_e.CV_AMD64_EMM19H => Register.EMM19H,
                //CV_HREG_e.CV_AMD64_EMM20H => Register.EMM20H,
                //CV_HREG_e.CV_AMD64_EMM21H => Register.EMM21H,
                //CV_HREG_e.CV_AMD64_EMM22H => Register.EMM22H,
                //CV_HREG_e.CV_AMD64_EMM23H => Register.EMM23H,
                //CV_HREG_e.CV_AMD64_EMM24H => Register.EMM24H,
                //CV_HREG_e.CV_AMD64_EMM25H => Register.EMM25H,
                //CV_HREG_e.CV_AMD64_EMM26H => Register.EMM26H,
                //CV_HREG_e.CV_AMD64_EMM27H => Register.EMM27H,
                //CV_HREG_e.CV_AMD64_EMM28H => Register.EMM28H,
                //CV_HREG_e.CV_AMD64_EMM29H => Register.EMM29H,
                //CV_HREG_e.CV_AMD64_EMM30H => Register.EMM30H,
                //CV_HREG_e.CV_AMD64_EMM31H => Register.EMM31H,
                //CV_HREG_e.CV_AMD64_SSP => Register.SSP,
                CV_HREG_e.CV_AMD64_TMM0 => Register.TMM0,
                CV_HREG_e.CV_AMD64_TMM1 => Register.TMM1,
                CV_HREG_e.CV_AMD64_TMM2 => Register.TMM2,
                CV_HREG_e.CV_AMD64_TMM3 => Register.TMM3,
                CV_HREG_e.CV_AMD64_TMM4 => Register.TMM4,
                CV_HREG_e.CV_AMD64_TMM5 => Register.TMM5,
                CV_HREG_e.CV_AMD64_TMM6 => Register.TMM6,
                CV_HREG_e.CV_AMD64_TMM7 => Register.TMM7,
                //CV_HREG_e.CV_AMD64_TILECFG => Register.TILECFG,
                _ => throw new ArgumentOutOfRangeException(nameof(register), register, null)
            };
        }

        #endregion
    }
}
