<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_Memory_Device_Decoupling"><title>LPDDR5/x Device Decoupling</title><body><section id="SECTION_0ACF5BE4-DFCD-4FFE-8485-7E49F4ADB8A3" /><section id="SECTION_3C28D41C-A787-470A-8181-F3103E301662"><title>Memory Down Decoupling Config: 4X32</title><p>Description: LPDDR5x x32 memory down PI solution guidance with eDVFSC enabled on the platform.</p><p>eDVFSC requires an independent VDD2L rail on the platform.
If the eDVFSC support is not desired on the platform, customers can short/merge DRAM VDD2L ball with the VDD2H rail.  Customers should consult the DRAM vendors for design guidance on the merged VDD2H/VDD2L rail.. </p><table id="TABLE_3C28D41C-A787-470A-8181-F3103E301662_1"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>TYPE-4 (2-x-2+) DRAM power rail layer assignment is provided in  LPDDR5x_TYPE4_1</p></entry></row><row><entry><p>TYPE-3 10L DRAM power rail layer assignment is provided in  LPDDR5x_TYPE3_1</p></entry></row><row><entry><p>VSS referencing is recommended for all the Memory power rails</p></entry></row><row><entry><p>Information provided here is only for guidance. Customers are responsible for meeting all JEDEC SPECS on the Memory power rails</p></entry></row></tbody></tgroup></table><table id="TABLE_3C28D41C-A787-470A-8181-F3103E301662_2" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="5"><thead><row valign="top"><entry outputclass="rotate90">Voltage Rail</entry><entry outputclass="rotate90">Capacitor Form Factor and Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Notes</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>VDD2H</p></entry><entry><p>0201, 1 uF</p></entry><entry><p>16</p></entry><entry><p>4 caps per DRAM, 1 per side close to VDD2H BGAs.</p><p>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</p></entry><entry><p>LPDDR5x_TYPE4_2, LPDDR5x_TYPE3_2</p></entry></row><row><entry><p>VDD2H</p></entry><entry><p>0402, 10 uF</p></entry><entry><p>4</p></entry><entry><p>1 cap per DRAM.</p><p>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</p></entry><entry><p>LPDDR5x_TYPE4_2, LPDDR5x_TYPE3_2</p></entry></row><row><entry><p>VDDQ</p></entry><entry><p>0201, 1 uF</p></entry><entry><p>16</p></entry><entry><p>4 caps per DRAM, 1 per each corner close to VDDQ BGAs.</p><p>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</p></entry><entry><p>LPDDR5x_TYPE4_3, LPDDR5x_TYPE3_3</p></entry></row><row><entry><p>VDDQ</p></entry><entry><p>0402, 10 uF</p></entry><entry><p>4</p></entry><entry><p>1 cap per DRAM.</p><p>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</p></entry><entry><p>LPDDR5x_TYPE4_3, LPDDR5x_TYPE3_3</p></entry></row><row><entry><p>VDD1</p></entry><entry><p>0201, 1 uF</p></entry><entry><p>16</p></entry><entry><p>4 caps per DRAM, 1 per each VDD1 BGA.</p><p>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</p></entry><entry><p>LPDDR5x_TYPE4_4, LPDDR5x_TYPE3_4</p></entry></row><row><entry><p>VDD1</p></entry><entry><p>0402, 10 uF</p></entry><entry><p>4</p></entry><entry><p>1 cap per DRAM.</p><p>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</p></entry><entry><p>LPDDR5x_TYPE4_4, LPDDR5x_TYPE3_4</p></entry></row><row><entry><p>VDD2L</p></entry><entry><p>0201, 1uF</p></entry><entry><p>16</p></entry><entry><p>4 cap per DRAM, 1 per each corner close to VDD2L BGA's </p><p>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</p></entry><entry><p>LPDDR5x_TYPE4_5, LPDDR5x_TYPE3_5</p></entry></row><row><entry><p>VDD2L</p></entry><entry><p>0402, 10uF</p></entry><entry><p>4</p></entry><entry><p>1 cap per DRAM.</p><p>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</p></entry><entry><p>LPDDR5x_TYPE4_5, LPDDR5x_TYPE3_5</p></entry></row></tbody></tgroup></table><fig id="FIG_lpddr5x_type4_1_1"><title>LPDDR5x_TYPE4_1</title><image href="FIG_lpddr5x_type4_1_1.jpg" scalefit="yes" id="IMG_lpddr5x_type4_1_1_jpg" /></fig><fig id="FIG_lpddr5x_type4_2_1"><title>LPDDR5x_TYPE4_2</title><image href="FIG_lpddr5x_type4_2_1.jpg" scalefit="yes" id="IMG_lpddr5x_type4_2_1_jpg" /></fig><fig id="FIG_lpddr5x_type4_3_1"><title>LPDDR5x_TYPE4_3</title><image href="FIG_lpddr5x_type4_3_1.jpg" scalefit="yes" id="IMG_lpddr5x_type4_3_1_jpg" /></fig><fig id="FIG_lpddr5x_type4_4_1"><title>LPDDR5x_TYPE4_4</title><image href="FIG_lpddr5x_type4_4_1.jpg" scalefit="yes" id="IMG_lpddr5x_type4_4_1_jpg" /></fig><fig id="FIG_lpddr5x_type4_5_1"><title>LPDDR5x_TYPE4_5</title><image href="FIG_lpddr5x_type4_5_1.jpg" scalefit="yes" id="IMG_lpddr5x_type4_5_1_jpg" /></fig><fig id="FIG_lpddr5x_type3_1_1"><title>LPDDR5x_TYPE3_1</title><image href="FIG_lpddr5x_type3_1_1.jpg" scalefit="yes" id="IMG_lpddr5x_type3_1_1_jpg" /></fig><fig id="FIG_lpddr5x_type3_2_1"><title>LPDDR5x_TYPE3_2</title><image href="FIG_lpddr5x_type3_2_1.jpg" scalefit="yes" id="IMG_lpddr5x_type3_2_1_jpg" /></fig><fig id="FIG_lpddr5x_type3_3_1"><title>LPDDR5x_TYPE3_3</title><image href="FIG_lpddr5x_type3_3_1.jpg" scalefit="yes" id="IMG_lpddr5x_type3_3_1_jpg" /></fig><fig id="FIG_lpddr5x_type3_4_1"><title>LPDDR5x_TYPE3_4</title><image href="FIG_lpddr5x_type3_4_1.jpg" scalefit="yes" id="IMG_lpddr5x_type3_4_1_jpg" /></fig><fig id="FIG_lpddr5x_type3_5_1"><title>LPDDR5x_TYPE3_5</title><image href="FIG_lpddr5x_type3_5_1.jpg" scalefit="yes" id="IMG_lpddr5x_type3_5_1_jpg" /></fig></section></body></topic>