<!DOCTYPE html>



  


<html class="theme-next muse use-motion" lang="zh-Hans">
<head>
  <meta charset="UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>
<meta name="theme-color" content="#222">









<meta http-equiv="Cache-Control" content="no-transform" />
<meta http-equiv="Cache-Control" content="no-siteapp" />
















  
  
  <link href="/lib/fancybox/source/jquery.fancybox.css?v=2.1.5" rel="stylesheet" type="text/css" />







<link href="/lib/font-awesome/css/font-awesome.min.css?v=4.6.2" rel="stylesheet" type="text/css" />

<link href="/css/main.css?v=5.1.4" rel="stylesheet" type="text/css" />


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png?v=5.1.4">


  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png?v=5.1.4">


  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png?v=5.1.4">


  <link rel="mask-icon" href="/images/logo.svg?v=5.1.4" color="#222">





  <meta name="keywords" content="IC design,FIFO," />










<meta name="description" content="这篇文章主要讲解了如何设计一个异步Fifo.">
<meta property="og:type" content="article">
<meta property="og:title" content="异步fifo的设计">
<meta property="og:url" content="http://canaan-chen.github.io/2020/03/15/%E5%BC%82%E6%AD%A5fifo%E7%9A%84%E8%AE%BE%E8%AE%A1/index.html">
<meta property="og:site_name" content="UncleFish">
<meta property="og:description" content="这篇文章主要讲解了如何设计一个异步Fifo.">
<meta property="og:image" content="http://canaan-chen.github.io/2020/03/15/%E5%BC%82%E6%AD%A5fifo%E7%9A%84%E8%AE%BE%E8%AE%A1/1.png">
<meta property="og:image" content="http://canaan-chen.github.io/2020/03/15/%E5%BC%82%E6%AD%A5fifo%E7%9A%84%E8%AE%BE%E8%AE%A1/Untitled.png">
<meta property="og:image" content="http://canaan-chen.github.io/2020/03/15/%E5%BC%82%E6%AD%A5fifo%E7%9A%84%E8%AE%BE%E8%AE%A1/3.png">
<meta property="article:published_time" content="2020-03-15T09:58:18.000Z">
<meta property="article:modified_time" content="2020-03-16T04:34:43.514Z">
<meta property="article:author" content="UncleFish">
<meta property="article:tag" content="IC design">
<meta property="article:tag" content="FIFO">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://canaan-chen.github.io/2020/03/15/%E5%BC%82%E6%AD%A5fifo%E7%9A%84%E8%AE%BE%E8%AE%A1/1.png">



<script type="text/javascript" id="hexo.configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    root: '/',
    scheme: 'Muse',
    version: '5.1.4',
    sidebar: {"display":"post","offset":12,"b2t":false,"scrollpercent":false,"onmobile":false},
    fancybox: true,
    tabs: true,
    motion: {"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},
    duoshuo: {
      userId: '0',
      author: '博主'
    },
    algolia: {
      applicationID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    }
  };
</script>



  <link rel="canonical" href="http://canaan-chen.github.io/2020/03/15/异步fifo的设计/"/>





  <title>异步fifo的设计 | UncleFish</title>
  








<meta name="generator" content="Hexo 4.2.0"></head>

<body itemscope itemtype="http://schema.org/WebPage" lang="zh-Hans">

  
  

  <div class="container  page-post-detail">
    <div class="headband"></div>

    <header id="header" class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-wrapper">
  <div class="site-meta ">
    

    <div class="custom-logo-site-title">
      <a href="/"  class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">UncleFish</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
      
        <p class="site-subtitle">hello 我是鱼叔，一个热爱生活的人</p>
      
  </div>

  <div class="site-nav-toggle">
    <button>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
    </button>
  </div>
</div>

<nav class="site-nav">
  

  
    <ul id="menu" class="menu">
      
        
        <li class="menu-item menu-item-home">
          <a href="/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-home"></i> <br />
            
            首页
          </a>
        </li>
      
        
        <li class="menu-item menu-item-about">
          <a href="/about/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-user"></i> <br />
            
            关于
          </a>
        </li>
      
        
        <li class="menu-item menu-item-tags">
          <a href="/tags/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-tags"></i> <br />
            
            标签
          </a>
        </li>
      
        
        <li class="menu-item menu-item-categories">
          <a href="/categories/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-th"></i> <br />
            
            分类
          </a>
        </li>
      
        
        <li class="menu-item menu-item-archives">
          <a href="/archives/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-archive"></i> <br />
            
            归档
          </a>
        </li>
      
        
        <li class="menu-item menu-item-ic">
          <a href="/ic" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-sitemap"></i> <br />
            
            IC Design
          </a>
        </li>
      

      
    </ul>
  

  
</nav>



 </div>
    </header>

    <main id="main" class="main">
      <div class="main-inner">
        <div class="content-wrap">
          <div id="content" class="content">
            

  <div id="posts" class="posts-expand">
    

  

  
  
  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://canaan-chen.github.io/2020/03/15/%E5%BC%82%E6%AD%A5fifo%E7%9A%84%E8%AE%BE%E8%AE%A1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="UncleFish">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/images/avatar.png">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="UncleFish">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">异步fifo的设计</h1>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2020-03-15T17:58:18+08:00">
                2020-03-15
              </time>
            

            

            
          </span>

          
            <span class="post-category" >
            
              <span class="post-meta-divider">|</span>
            
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              
                <span class="post-meta-item-text">分类于</span>
              
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E4%B8%80%E4%B8%AAIC%E5%B7%A5%E7%A8%8B%E5%B8%88%E7%9A%84%E8%87%AA%E6%88%91%E4%BF%AE%E5%85%BB/" itemprop="url" rel="index">
                    <span itemprop="name">一个IC工程师的自我修养</span>
                  </a>
                </span>

                
                
              
            </span>
          

          
            
          

          
          

          

          
            <span class="post-meta-divider">|</span>
  <span id="busuanzi_value_page_pv"></span>次阅读


          
            <div class="post-wordcount">
              
                
                <span class="post-meta-item-icon">
                  <i class="fa fa-file-word-o"></i>
                </span>
                
                  <span class="post-meta-item-text">字数统计&#58;</span>
                
                <span title="字数统计">
                  2.1k words
                </span>
              

              
                <span class="post-meta-divider">|</span>
              

              
                <span class="post-meta-item-icon">
                  <i class="fa fa-clock-o"></i>
                </span>
                
                  <span class="post-meta-item-text">阅读时长 &asymp;</span>
                
                <span title="阅读时长">
                  9 min
                </span>
              
            </div>
          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        <center> 这篇文章主要讲解了如何设计一个异步Fifo. </center>

<a id="more"></a>

<h2 id="1-资料"><a href="#1-资料" class="headerlink" title="1. 资料"></a>1. 资料</h2><p><a href="https://zhuanlan.zhihu.com/p/42991844" target="_blank" rel="noopener">异步FIFO设计（1）</a></p>
<p><a href="https://blog.csdn.net/deng_d1/article/details/50179677" target="_blank" rel="noopener">异步FIFO设计原理及Verliog源代码_网络_deng_d1的博客-CSDN博客</a></p>
<h2 id="2-原理介绍"><a href="#2-原理介绍" class="headerlink" title="2. 原理介绍"></a>2. 原理介绍</h2><img src="/2020/03/15/%E5%BC%82%E6%AD%A5fifo%E7%9A%84%E8%AE%BE%E8%AE%A1/1.png" class="">

<h3 id="2-1-使用FIFO的情况"><a href="#2-1-使用FIFO的情况" class="headerlink" title="2.1 使用FIFO的情况"></a>2.1 使用FIFO的情况</h3><ul>
<li>两个不同时钟域进行数据传输时可以用FIFO</li>
<li>对于不同宽度的数据接口也可以用FIFO， 例如单片机8位输出，而DSP 16位数据输入。</li>
</ul>
<h3 id="2-2-FIFO的相关参数"><a href="#2-2-FIFO的相关参数" class="headerlink" title="2.2 FIFO的相关参数"></a>2.2 FIFO的相关参数</h3><ul>
<li>FIFO的宽度：表示FIFO进行一次读写操作的数据位。</li>
<li>FIFO的深度：指的是FIFO能存储多少个N位的数据，N为宽度。</li>
<li>满标志：FIFO已满或将要满时由FIFO的状态电路送出的一个信号，以阻止FIFO的写操作继续向FIFO中写数据而造成溢出（overflow）</li>
<li>空标志：FIFO已空或将要空时由FIFO的状态电路送出的一个信号，以阻止FIFO的读操作继续从FIFO中读出数据而造成无效数据的读出（underflow）。</li>
<li>读时钟：读数据所遵循的时钟。</li>
<li>写时钟：写操作所需要遵循的时钟。</li>
<li>读指针：指向下一个读出地址。读完后自动加1</li>
<li>写指针：指向下一个写入地址，写完后自动加1</li>
</ul>
<h3 id="2-3-空满状态的判断"><a href="#2-3-空满状态的判断" class="headerlink" title="2.3 空满状态的判断"></a>2.3 空满状态的判断</h3><p><a href="https://blog.csdn.net/zyn1347806/article/details/79626452" target="_blank" rel="noopener">FIFO空满判断与地址转换的思考_网络_zyn1347806的博客-CSDN博客</a></p>
<p><a href="https://www.cnblogs.com/xh13dream/p/9265042.html" target="_blank" rel="noopener">异步fifo设计（1）</a></p>
<ul>
<li>用格雷码来作地址判断（多引入一位作位判断，比如设计深度为8，宽度为8的异步FIFO，设计其指针位数为4,即 n+1） <ul>
<li>当最高位和次高位相同时，其余位相同认为是读空</li>
<li>当最高位和次高位不同时，其余位相同认为是写满</li>
</ul>
</li>
</ul>
<h3 id="2-4-读空标志位的产生"><a href="#2-4-读空标志位的产生" class="headerlink" title="2.4 读空标志位的产生"></a>2.4 读空标志位的产生</h3><p><a href="https://www.sohu.com/a/114158723_458015" target="_blank" rel="noopener">异步FIFO设计(非常详细，图文并茂，值得一看！）</a></p>
<p>FIFO中存在两种指针，rd_ptr 和 wr_ptr。只有两种状态下FIFO才会为空：</p>
<ul>
<li>系统复位，读写指针都被清空。</li>
<li>读出速度大于写入速度，读地址赶上写地址。</li>
</ul>
<p>空标志位的产生要在读时钟域里完成，这样不至于FIFO为空时，而空标志位还没有发生，但是可能发生FIFO里已经有数据了，但是空标志位还是没有被撤销，不过就算在最坏的情况下，空标志撤销也只是滞后3个周期（因为会需要时钟的同步，经过两级触发器）。还有一种情况，就是空标志比较逻辑检测到读地址和写地址相同后，紧接着发生写操作，导致写地址加1，由于同步模块的滞后性，导致没法及时更新写地址，会产生一个虚假的空信号，称作“虚空”。</p>
<h3 id="2-5-读满标志位的产生"><a href="#2-5-读满标志位的产生" class="headerlink" title="2.5 读满标志位的产生"></a>2.5 读满标志位的产生</h3><p>读满状态可以理解为，读地址超写地址一圈，两个地址仍然在同一个地方，这时候引入指示位来进行区别和判断。</p>
<p>读满状态判断：</p>
<ol>
<li><p><strong>最高位相异，因为两个指针速度不同， 写超前于读。</strong></p>
</li>
<li><p><strong>出去最高位，次高位取反后两者相同。比如：写指针已经走了一圈了跑到3，此时写指针：1110，而读指针第一次走到3，指针数值为：0010。⇒ 发现最高位和次高位均不同，表示满状态。</strong></p>
</li>
<li><p><strong>相应的，如果最高位和次高位均相同则表示空状态。</strong></p>
<img src="/2020/03/15/%E5%BC%82%E6%AD%A5fifo%E7%9A%84%E8%AE%BE%E8%AE%A1/Untitled.png" class="">

</li>
</ol>
<h2 id="3-代码的实现"><a href="#3-代码的实现" class="headerlink" title="3.代码的实现"></a>3.代码的实现</h2><p>这里以一个8x8的fifo作为案例来进行代码的设计，之后再做一个fifo的封装实现自定义化模块。</p>
<h3 id="3-1-格雷码转换"><a href="#3-1-格雷码转换" class="headerlink" title="3.1 格雷码转换"></a>3.1 格雷码转换</h3><p>需要用Gray Code来实现地址，从而降低亚稳态。</p>
<p>基本的转换关系：</p>
<ul>
<li>二进制转格雷码： <ul>
<li>G[ n-1 ] = b[ n - 1 ] （最高位）</li>
<li>G [i] = b [ i ] ^ b [i + 1]</li>
</ul>
</li>
<li>格雷码转换二进制： <ul>
<li>b[n-1] = G [n-1]</li>
<li>b [ i ] = G [ i ]^ G [i+1] ^ ……^ G[ n - 1] = G [ i ] ^ b[ i + 1 ]</li>
</ul>
</li>
</ul>
<p>EDA link: <a href="https://www.edaplayground.com/x/4QrG" target="_blank" rel="noopener">https://www.edaplayground.com/x/4QrG</a></p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line">&#x2F;&#x2F;sample of Binary to Gray</span><br><span class="line">module B2G (</span><br><span class="line">		B,   &#x2F;&#x2F; B input binary</span><br><span class="line">		G    &#x2F;&#x2F; output Gray</span><br><span class="line">);</span><br><span class="line">input wire [3:0] B;</span><br><span class="line">output reg [3:0] G;</span><br><span class="line">always @(*) begin &#x2F;&#x2F; 使用always时，要加@</span><br><span class="line">		G [3] &#x3D; B [3];</span><br><span class="line">		G [2] &#x3D; B[2] ^ B[3];</span><br><span class="line">		G [1] &#x3D; B[1] ^ B[2];</span><br><span class="line">		G [0] &#x3D; B[0] ^ B[1];</span><br><span class="line">end</span><br><span class="line">endmodule</span><br><span class="line"></span><br><span class="line">&#x2F;&#x2F;TestBench</span><br><span class="line">module tb ();</span><br><span class="line">  reg [3:0] B,G;</span><br><span class="line">  reg [2:0] i;</span><br><span class="line">&#x2F;&#x2F;  reg clk;</span><br><span class="line">  initial begin</span><br><span class="line">    $dumpfile(&quot;dump.vcd&quot;);&#x2F;&#x2F; dump waive</span><br><span class="line">    $dumpvars(1, tb);</span><br><span class="line">    B &#x3D; 0;</span><br><span class="line">    i &#x3D; 0;</span><br><span class="line">    #10;</span><br><span class="line">    B &#x3D;1; #10;</span><br><span class="line">   for (i&#x3D;0; i&lt;&#x3D;7; i &#x3D; i+1) begin</span><br><span class="line">		   B &#x3D; B +1;</span><br><span class="line">			  #10;</span><br><span class="line">   end</span><br><span class="line">  end</span><br><span class="line"></span><br><span class="line">  B2G dut(</span><br><span class="line">    .B(B),</span><br><span class="line">    .G(G)</span><br><span class="line">  );</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h3 id="3-2-写模块控制"><a href="#3-2-写模块控制" class="headerlink" title="3.2 写模块控制"></a>3.2 写模块控制</h3><p>写模块的功能</p>
<ul>
<li>写信号来的时候，写指针地址加1</li>
<li>将wr 指针和rd 指针进行比较，看是否写满了。其中注意的是，满状态要将读指针同步到写时钟里，需要进行同步后再比较。</li>
</ul>
<p>输入信号：wr_clk, wr_en, wr_rst_n, rd_add_glay</p>
<p>输出信号：wr_add_bin, wr_add_glay</p>
<p>EDA link <a href="https://www.edaplayground.com/x/5565" target="_blank" rel="noopener">https://www.edaplayground.com/x/5565</a></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Code your design here</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> "B2G.v"</span></span><br><span class="line"><span class="keyword">module</span> wr_ctrl (</span><br><span class="line">		<span class="keyword">input</span> wr_clk,</span><br><span class="line">        <span class="keyword">input</span> wr_rst_n,</span><br><span class="line">		<span class="keyword">input</span> wr_en,</span><br><span class="line"> 		 <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] rd_add_glay,</span><br><span class="line"> 		 <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] wr_add_bin,</span><br><span class="line"> 		 <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] wr_add_glay,</span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">reg</span> wr_full</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] wr_add_bin_r;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] wr_add_glay_r;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] rd_add_glay_r1;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] rd_add_glay_r2;</span><br><span class="line"><span class="comment">// 地址增加模块</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> wr_clk <span class="keyword">or</span> <span class="keyword">negedge</span> wr_rst_n <span class="keyword">or</span> <span class="keyword">posedge</span> wr_en) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span> (wr_en) <span class="keyword">begin</span> <span class="comment">// 所有的操作都是在始能下开始的</span></span><br><span class="line">	<span class="keyword">if</span> (!wr_rst_n) <span class="keyword">begin</span> <span class="comment">//复位操作</span></span><br><span class="line">		wr_add_bin_r &lt;= <span class="number">0</span>; <span class="comment">//地址指针复位</span></span><br><span class="line">		wr_full &lt;= <span class="number">0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (!wr_full) <span class="keyword">begin</span> <span class="comment">//不满情况下</span></span><br><span class="line">       wr_add_bin_r &lt;= wr_add_bin_r + <span class="number">1</span>;<span class="comment">// 地址加1</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//调用格雷码转换</span></span><br><span class="line">B2G wr_B2G(</span><br><span class="line">	<span class="variable">.B</span> (wr_add_bin_r),</span><br><span class="line">	<span class="variable">.G</span> (wr_add_glay_r)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">//判断满状态，如果格雷码首两位和读地址互异，则满</span></span><br><span class="line"><span class="comment">//同步读地址</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> wr_clk) <span class="keyword">begin</span></span><br><span class="line">	&#123;rd_add_glay_r2,rd_add_glay_r1&#125; &lt;= &#123;rd_add_glay_r1, rd_add_glay&#125; ;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">  <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    wr_full = (rd_add_glay_r2[<span class="number">3</span>]^wr_add_glay_r[<span class="number">3</span>]) &amp;&amp; (rd_add_glay_r2[<span class="number">2</span>]^wr_add_glay_r[<span class="number">2</span>]) &amp;&amp; (rd_add_glay_r2[<span class="number">1</span>:<span class="number">0</span>] == wr_add_glay_r [<span class="number">1</span>:<span class="number">0</span>]); <span class="comment">// 首两位互异，且后几位相同</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">assign</span> wr_add_bin = wr_add_bin_r;</span><br><span class="line"><span class="keyword">assign</span> wr_add_glay = wr_add_glay_r;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="3-3-读模块控制"><a href="#3-3-读模块控制" class="headerlink" title="3.3 读模块控制"></a>3.3 读模块控制</h3><p>功能代码和写模块相似，只是空标志的判断条件不同，要求两个地址完全相同才可以。</p>
<p>EDA Link:  <a href="https://www.edaplayground.com/x/3tfy" target="_blank" rel="noopener">https://www.edaplayground.com/x/3tfy</a></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Code your design here</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> "B2G.v"</span></span><br><span class="line"><span class="keyword">module</span> rd_ctrl (</span><br><span class="line">		<span class="keyword">input</span> rd_clk,</span><br><span class="line">     <span class="keyword">input</span> rd_rst_n,</span><br><span class="line">		<span class="keyword">input</span> rd_en,</span><br><span class="line"> 		 <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] wr_add_glay,</span><br><span class="line"> 		 <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] rd_add_bin,</span><br><span class="line"> 		 <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] rd_add_glay,</span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">reg</span> rd_empty</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] rd_add_bin_r;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] rd_add_glay_r;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] wr_add_glay_r1;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] wr_add_glay_r2;</span><br><span class="line"><span class="comment">// 地址增加模块</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> rd_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rd_rst_n <span class="keyword">or</span> <span class="keyword">posedge</span> rd_en) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span> (rd_en) <span class="keyword">begin</span> <span class="comment">// 所有的操作都是在始能下开始的</span></span><br><span class="line">	<span class="keyword">if</span> (!rd_rst_n) <span class="keyword">begin</span> <span class="comment">//复位操作</span></span><br><span class="line">		rd_add_bin_r &lt;= <span class="number">0</span>; <span class="comment">//地址指针复位</span></span><br><span class="line">		rd_empty &lt;= <span class="number">0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (!rd_empty) <span class="keyword">begin</span> <span class="comment">//不满情况下</span></span><br><span class="line">       rd_add_bin_r &lt;= rd_add_bin_r + <span class="number">1</span>;<span class="comment">// 地址加1</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//调用格雷码转换</span></span><br><span class="line">B2G rd_B2G(</span><br><span class="line">	<span class="variable">.B</span> (rd_add_bin_r),</span><br><span class="line">	<span class="variable">.G</span> (rd_add_glay_r)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">//判断满状态，如果格雷码首两位和读地址互异，则满</span></span><br><span class="line"><span class="comment">//同步读地址</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> rd_clk) <span class="keyword">begin</span></span><br><span class="line">	&#123;wr_add_glay_r2,wr_add_glay_r1&#125; &lt;= &#123;wr_add_glay_r1, wr_add_glay&#125; ;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">  <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    rd_empty = wr_add_glay_r2 == rd_add_glay_r ; <span class="comment">// 地址相同时，表示读空</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">assign</span> rd_add_bin = rd_add_bin_r;</span><br><span class="line"><span class="keyword">assign</span> rd_add_glay = rd_add_glay_r;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="3-4-FIFO-Mem-Ctrl"><a href="#3-4-FIFO-Mem-Ctrl" class="headerlink" title="3.4 FIFO Mem Ctrl"></a>3.4 FIFO Mem Ctrl</h3><p>主体部分会建立一个FIFO的mem，并且输入数据和读出数据。</p>
<p>控制模块功能简介：</p>
<ul>
<li>根据地址将对应的数据存储或者读取</li>
<li>EDA link <a href="https://www.edaplayground.com/x/bWf" target="_blank" rel="noopener">https://www.edaplayground.com/x/bWf</a></li>
</ul>
<p>Bug ： 因为弄错数组的写法，导致出现了bug reg [wordsize : 0] array_name [0 : arraysize]; 其中第二个是0-size，例如需要生成8x8 size的数组，应该为 reg [7:0] mem [0:7] 不是 reg [7:0] mem [2:0] ;</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> fifo_mem (</span><br><span class="line">		<span class="keyword">input</span> wr_clk,</span><br><span class="line">		<span class="keyword">input</span> rd_clk,</span><br><span class="line">  <span class="keyword">input</span> rst_n,</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] wdata,</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] wr_add_bin, <span class="comment">//写地址</span></span><br><span class="line">  <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] rd_add_bin, <span class="comment">//读地址</span></span><br><span class="line">		<span class="keyword">input</span> wr_full,</span><br><span class="line">		<span class="keyword">input</span> rd_empty,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] rdata</span><br><span class="line"></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 建立一个8x8的reg</span></span><br><span class="line">  <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] fifo_mem [<span class="number">0</span>:<span class="number">7</span>]; <span class="comment">//建立一个宽度为8深度也为8的mem</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] wr_add; <span class="comment">//内部3位地址</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] rd_add; <span class="comment">//内部3位地址</span></span><br><span class="line">  <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] i;</span><br><span class="line">  </span><br><span class="line"><span class="keyword">assign</span> wr_add = wr_add_bin [<span class="number">2</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> rd_add = rd_add_bin [<span class="number">2</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="comment">// 初始化</span></span><br><span class="line">  </span><br><span class="line">  <span class="keyword">always</span> @(<span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">for</span> (i=<span class="number">0</span>; i&lt;=<span class="number">7</span> ; i = i+<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">        fifo_mem [i] &lt;= <span class="number">0</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line">      </span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> wr_clk) <span class="keyword">begin</span></span><br><span class="line">  <span class="keyword">if</span> (!wr_full) <span class="keyword">begin</span></span><br><span class="line">			fifo_mem [wr_add] &lt;= wdata;</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> rd_clk) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span> (!rd_empty) </span><br><span class="line">			rdata &lt;= fifo_mem [rd_add] ;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="3-5-Top-level-各模块集成"><a href="#3-5-Top-level-各模块集成" class="headerlink" title="3.5 Top level 各模块集成"></a>3.5 Top level 各模块集成</h3><p>EDA link : <a href="https://www.edaplayground.com/x/6Mfp" target="_blank" rel="noopener">https://www.edaplayground.com/x/6Mfp</a></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Code your design here</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> "fifo_mem.v"</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> "wr_ctrl.v"</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> "rd_ctrl.v"</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> "B2G.v"</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> fifo(</span><br><span class="line">	<span class="keyword">input</span> wr_clk,</span><br><span class="line">	<span class="keyword">input</span> rd_clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> wr_en,</span><br><span class="line">	<span class="keyword">input</span> rd_en,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] data_i,</span><br><span class="line">  	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] data_o,</span><br><span class="line">  	<span class="keyword">output</span> <span class="keyword">reg</span> full, <span class="comment">// 用于控制数据的输入</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] wr_add_glay;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] rd_add_glay;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] wr_add_bin;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] rd_add_bin;</span><br><span class="line"><span class="keyword">wire</span> empty;</span><br><span class="line"><span class="keyword">wire</span> wr_rst_n,rd_rst_n;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> wr_rst_n = rst_n;</span><br><span class="line"><span class="keyword">assign</span> rd_rst_n = rst_n;</span><br><span class="line"></span><br><span class="line">fifo_mem dut(</span><br><span class="line">    <span class="variable">.rst_n</span> (rst_n),</span><br><span class="line">    <span class="variable">.wr_clk</span> (wr_clk),</span><br><span class="line">    <span class="variable">.rd_clk</span> (rd_clk),</span><br><span class="line">    <span class="variable">.wdata</span> (data_i),</span><br><span class="line">    <span class="variable">.wr_add_bin</span>(wr_add_bin),</span><br><span class="line">    <span class="variable">.rd_add_bin</span>(rd_add_bin),</span><br><span class="line">    <span class="variable">.wr_full</span>(full),</span><br><span class="line">    <span class="variable">.rd_empty</span>(empty),</span><br><span class="line">    <span class="variable">.rdata</span>(data_o)</span><br><span class="line">  );</span><br><span class="line"></span><br><span class="line">wr_ctrl write(</span><br><span class="line">    <span class="variable">.wr_clk</span>(wr_clk),</span><br><span class="line">    <span class="variable">.wr_rst_n</span>(wr_rst_n),</span><br><span class="line">    <span class="variable">.wr_en</span>(wr_en),</span><br><span class="line">    <span class="variable">.rd_add_glay</span>(rd_add_glay),</span><br><span class="line">    <span class="variable">.wr_add_bin</span>(wr_add_bin),</span><br><span class="line">    <span class="variable">.wr_add_glay</span>(wr_add_glay),</span><br><span class="line">    <span class="variable">.wr_full</span>(full)</span><br><span class="line">  );</span><br><span class="line"></span><br><span class="line">rd_ctrl read (</span><br><span class="line">		<span class="variable">.rd_clk</span>(rd_clk),</span><br><span class="line">    <span class="variable">.rd_rst_n</span>(rd_rst_n),</span><br><span class="line">		<span class="variable">.rd_en</span>(rd_en),</span><br><span class="line"> 		<span class="variable">.wr_add_glay</span>(wr_add_glay),</span><br><span class="line"> 		<span class="variable">.rd_add_bin</span>(rd_add_bin),</span><br><span class="line"> 		<span class="variable">.rd_add_glay</span>(rd_add_glay),</span><br><span class="line">		<span class="variable">.rd_empty</span>(empty)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<img src="/2020/03/15/%E5%BC%82%E6%AD%A5fifo%E7%9A%84%E8%AE%BE%E8%AE%A1/3.png" class="" title="Simulation Result">
      
    </div>
    
    
    

    

    

    

    <footer class="post-footer">
      
        <div class="post-tags">
          
            <a href="/tags/IC-design/" rel="tag"># IC design</a>
          
            <a href="/tags/FIFO/" rel="tag"># FIFO</a>
          
        </div>
      

      
      
      

      
        <div class="post-nav">
          <div class="post-nav-next post-nav-item">
            
          </div>

          <span class="post-nav-divider"></span>

          <div class="post-nav-prev post-nav-item">
            
              <a href="/2020/03/15/%E7%AE%80%E5%8D%95%E5%8A%A0%E6%B3%95%E5%99%A8%E7%9A%84%E8%AE%BE%E8%AE%A1/" rel="prev" title="简单加法器的设计">
                简单加法器的设计 <i class="fa fa-chevron-right"></i>
              </a>
            
          </div>
        </div>
      

      
      
    </footer>
  </div>
  
  
  
  </article>



    <div class="post-spread">
      
    </div>
  </div>


          </div>
          


          

  



        </div>
        
          
  
  <div class="sidebar-toggle">
    <div class="sidebar-toggle-line-wrap">
      <span class="sidebar-toggle-line sidebar-toggle-line-first"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-middle"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-last"></span>
    </div>
  </div>

  <aside id="sidebar" class="sidebar">
    
    <div class="sidebar-inner">

      

      
        <ul class="sidebar-nav motion-element">
          <li class="sidebar-nav-toc sidebar-nav-active" data-target="post-toc-wrap">
            文章目录
          </li>
          <li class="sidebar-nav-overview" data-target="site-overview-wrap">
            站点概览
          </li>
        </ul>
      

      <section class="site-overview-wrap sidebar-panel">
        <div class="site-overview">
          <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
            
              <img class="site-author-image" itemprop="image"
                src="/images/avatar.png"
                alt="UncleFish" />
            
              <p class="site-author-name" itemprop="name">UncleFish</p>
              <p class="site-description motion-element" itemprop="description"></p>
          </div>

          <nav class="site-state motion-element">

            
              <div class="site-state-item site-state-posts">
              
                
              
                  <span class="site-state-item-count">10</span>
                  <span class="site-state-item-name">日志</span>
                </a>
              </div>
            

            
              
              
              <div class="site-state-item site-state-categories">
                <a href="/categories/index.html">
                  <span class="site-state-item-count">5</span>
                  <span class="site-state-item-name">分类</span>
                </a>
              </div>
            

            
              
              
              <div class="site-state-item site-state-tags">
                <a href="/tags/index.html">
                  <span class="site-state-item-count">9</span>
                  <span class="site-state-item-name">标签</span>
                </a>
              </div>
            

          </nav>

          

          
            <div class="links-of-author motion-element">
                
                  <span class="links-of-author-item">
                    <a href="https://github.com/canaan-chen" target="_blank" title="GitHub">
                      
                        <i class="fa fa-fw fa-github"></i>GitHub</a>
                  </span>
                
                  <span class="links-of-author-item">
                    <a href="https://sspai.com/u/1yf49vvt/updates" target="_blank" title="少数派">
                      
                        <i class="fa fa-fw fa-globe"></i>少数派</a>
                  </span>
                
                  <span class="links-of-author-item">
                    <a href="https://www.zhihu.com/people/demo-54-60" target="_blank" title="知乎">
                      
                        <i class="fa fa-fw fa-globe"></i>知乎</a>
                  </span>
                
                  <span class="links-of-author-item">
                    <a href="mailto:canaan.fish.sea@gmail.com" target="_blank" title="E-Mail">
                      
                        <i class="fa fa-fw fa-envelope"></i>E-Mail</a>
                  </span>
                
            </div>
          

          
          

          
          

          

        </div>
      </section>

      
      <!--noindex-->
        <section class="post-toc-wrap motion-element sidebar-panel sidebar-panel-active">
          <div class="post-toc">

            
              
            

            
              <div class="post-toc-content"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-资料"><span class="nav-text">1. 资料</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-原理介绍"><span class="nav-text">2. 原理介绍</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#2-1-使用FIFO的情况"><span class="nav-text">2.1 使用FIFO的情况</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-2-FIFO的相关参数"><span class="nav-text">2.2 FIFO的相关参数</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-3-空满状态的判断"><span class="nav-text">2.3 空满状态的判断</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-4-读空标志位的产生"><span class="nav-text">2.4 读空标志位的产生</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-5-读满标志位的产生"><span class="nav-text">2.5 读满标志位的产生</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-代码的实现"><span class="nav-text">3.代码的实现</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#3-1-格雷码转换"><span class="nav-text">3.1 格雷码转换</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-2-写模块控制"><span class="nav-text">3.2 写模块控制</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-3-读模块控制"><span class="nav-text">3.3 读模块控制</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-4-FIFO-Mem-Ctrl"><span class="nav-text">3.4 FIFO Mem Ctrl</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-5-Top-level-各模块集成"><span class="nav-text">3.5 Top level 各模块集成</span></a></li></ol></li></ol></div>
            

          </div>
        </section>
      <!--/noindex-->
      

      

    </div>
  </aside>


        
      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="footer-inner">
        <div class="copyright">&copy; <span itemprop="copyrightYear">2020</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">UncleFish</span>

  
</div>

<div>
<script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
<span id="busuanzi_container_site_pv" style='display:none'>
    本站总访问量 <span id="busuanzi_value_site_pv"></span> 次
    <span class="post-meta-divider">|</span>
</span>
<span id="busuanzi_container_site_uv" style='display:none'>
    有<span id="busuanzi_value_site_uv"></span>人看过我的博客啦
</span>
</div>


  <div class="powered-by">由 <a class="theme-link" target="_blank" href="https://hexo.io">Hexo</a> 强力驱动</div>



  <span class="post-meta-divider">|</span>



  <div class="theme-info">主题 &mdash; <a class="theme-link" target="_blank" href="https://github.com/iissnan/hexo-theme-next">NexT.Muse</a> v5.1.4</div>




        







        
      </div>
    </footer>

    
      <div class="back-to-top">
        <i class="fa fa-arrow-up"></i>
        
      </div>
    

    

  </div>

  

<script type="text/javascript">
  if (Object.prototype.toString.call(window.Promise) !== '[object Function]') {
    window.Promise = null;
  }
</script>









  












  
  
    <script type="text/javascript" src="/lib/jquery/index.js?v=2.1.3"></script>
  

  
  
    <script type="text/javascript" src="/lib/fastclick/lib/fastclick.min.js?v=1.0.6"></script>
  

  
  
    <script type="text/javascript" src="/lib/jquery_lazyload/jquery.lazyload.js?v=1.9.7"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.ui.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/fancybox/source/jquery.fancybox.pack.js?v=2.1.5"></script>
  


  


  <script type="text/javascript" src="/js/src/utils.js?v=5.1.4"></script>

  <script type="text/javascript" src="/js/src/motion.js?v=5.1.4"></script>



  
  

  
  <script type="text/javascript" src="/js/src/scrollspy.js?v=5.1.4"></script>
<script type="text/javascript" src="/js/src/post-details.js?v=5.1.4"></script>



  


  <script type="text/javascript" src="/js/src/bootstrap.js?v=5.1.4"></script>



  


  




	





  





  












  





  

  

  

  
  

  

  

  

</body>
</html>
