
BOTterfly_NucleoF446RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000123ac  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000848  08012580  08012580  00022580  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012dc8  08012dc8  00030334  2**0
                  CONTENTS
  4 .ARM          00000008  08012dc8  08012dc8  00022dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012dd0  08012dd0  00030334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012dd0  08012dd0  00022dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012dd4  08012dd4  00022dd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000334  20000000  08012dd8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004920  20000334  0801310c  00030334  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004c54  0801310c  00034c54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030334  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003289d  00000000  00000000  00030364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000594e  00000000  00000000  00062c01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ed8  00000000  00000000  00068550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001cc8  00000000  00000000  0006a428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a450  00000000  00000000  0006c0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000270ae  00000000  00000000  00096540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2590  00000000  00000000  000bd5ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001afb7e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008f60  00000000  00000000  001afbd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000334 	.word	0x20000334
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08012564 	.word	0x08012564

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000338 	.word	0x20000338
 800020c:	08012564 	.word	0x08012564

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2iz>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b64:	d215      	bcs.n	8000b92 <__aeabi_d2iz+0x36>
 8000b66:	d511      	bpl.n	8000b8c <__aeabi_d2iz+0x30>
 8000b68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d912      	bls.n	8000b98 <__aeabi_d2iz+0x3c>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	4770      	bx	lr
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b96:	d105      	bne.n	8000ba4 <__aeabi_d2iz+0x48>
 8000b98:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	bf08      	it	eq
 8000b9e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_d2uiz>:
 8000bac:	004a      	lsls	r2, r1, #1
 8000bae:	d211      	bcs.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb4:	d211      	bcs.n	8000bda <__aeabi_d2uiz+0x2e>
 8000bb6:	d50d      	bpl.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bbc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc0:	d40e      	bmi.n	8000be0 <__aeabi_d2uiz+0x34>
 8000bc2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bde:	d102      	bne.n	8000be6 <__aeabi_d2uiz+0x3a>
 8000be0:	f04f 30ff 	mov.w	r0, #4294967295
 8000be4:	4770      	bx	lr
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	4770      	bx	lr

08000bec <__aeabi_uldivmod>:
 8000bec:	b953      	cbnz	r3, 8000c04 <__aeabi_uldivmod+0x18>
 8000bee:	b94a      	cbnz	r2, 8000c04 <__aeabi_uldivmod+0x18>
 8000bf0:	2900      	cmp	r1, #0
 8000bf2:	bf08      	it	eq
 8000bf4:	2800      	cmpeq	r0, #0
 8000bf6:	bf1c      	itt	ne
 8000bf8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bfc:	f04f 30ff 	movne.w	r0, #4294967295
 8000c00:	f000 b96e 	b.w	8000ee0 <__aeabi_idiv0>
 8000c04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c0c:	f000 f806 	bl	8000c1c <__udivmoddi4>
 8000c10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c18:	b004      	add	sp, #16
 8000c1a:	4770      	bx	lr

08000c1c <__udivmoddi4>:
 8000c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c20:	9d08      	ldr	r5, [sp, #32]
 8000c22:	4604      	mov	r4, r0
 8000c24:	468c      	mov	ip, r1
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	f040 8083 	bne.w	8000d32 <__udivmoddi4+0x116>
 8000c2c:	428a      	cmp	r2, r1
 8000c2e:	4617      	mov	r7, r2
 8000c30:	d947      	bls.n	8000cc2 <__udivmoddi4+0xa6>
 8000c32:	fab2 f282 	clz	r2, r2
 8000c36:	b142      	cbz	r2, 8000c4a <__udivmoddi4+0x2e>
 8000c38:	f1c2 0020 	rsb	r0, r2, #32
 8000c3c:	fa24 f000 	lsr.w	r0, r4, r0
 8000c40:	4091      	lsls	r1, r2
 8000c42:	4097      	lsls	r7, r2
 8000c44:	ea40 0c01 	orr.w	ip, r0, r1
 8000c48:	4094      	lsls	r4, r2
 8000c4a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4e:	0c23      	lsrs	r3, r4, #16
 8000c50:	fbbc f6f8 	udiv	r6, ip, r8
 8000c54:	fa1f fe87 	uxth.w	lr, r7
 8000c58:	fb08 c116 	mls	r1, r8, r6, ip
 8000c5c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c60:	fb06 f10e 	mul.w	r1, r6, lr
 8000c64:	4299      	cmp	r1, r3
 8000c66:	d909      	bls.n	8000c7c <__udivmoddi4+0x60>
 8000c68:	18fb      	adds	r3, r7, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 8119 	bcs.w	8000ea4 <__udivmoddi4+0x288>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 8116 	bls.w	8000ea4 <__udivmoddi4+0x288>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	443b      	add	r3, r7
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c90:	45a6      	cmp	lr, r4
 8000c92:	d909      	bls.n	8000ca8 <__udivmoddi4+0x8c>
 8000c94:	193c      	adds	r4, r7, r4
 8000c96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9a:	f080 8105 	bcs.w	8000ea8 <__udivmoddi4+0x28c>
 8000c9e:	45a6      	cmp	lr, r4
 8000ca0:	f240 8102 	bls.w	8000ea8 <__udivmoddi4+0x28c>
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	443c      	add	r4, r7
 8000ca8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cac:	eba4 040e 	sub.w	r4, r4, lr
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa0>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b902      	cbnz	r2, 8000cc6 <__udivmoddi4+0xaa>
 8000cc4:	deff      	udf	#255	; 0xff
 8000cc6:	fab2 f282 	clz	r2, r2
 8000cca:	2a00      	cmp	r2, #0
 8000ccc:	d150      	bne.n	8000d70 <__udivmoddi4+0x154>
 8000cce:	1bcb      	subs	r3, r1, r7
 8000cd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd4:	fa1f f887 	uxth.w	r8, r7
 8000cd8:	2601      	movs	r6, #1
 8000cda:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cde:	0c21      	lsrs	r1, r4, #16
 8000ce0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce8:	fb08 f30c 	mul.w	r3, r8, ip
 8000cec:	428b      	cmp	r3, r1
 8000cee:	d907      	bls.n	8000d00 <__udivmoddi4+0xe4>
 8000cf0:	1879      	adds	r1, r7, r1
 8000cf2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf6:	d202      	bcs.n	8000cfe <__udivmoddi4+0xe2>
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	f200 80e9 	bhi.w	8000ed0 <__udivmoddi4+0x2b4>
 8000cfe:	4684      	mov	ip, r0
 8000d00:	1ac9      	subs	r1, r1, r3
 8000d02:	b2a3      	uxth	r3, r4
 8000d04:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d08:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d0c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d10:	fb08 f800 	mul.w	r8, r8, r0
 8000d14:	45a0      	cmp	r8, r4
 8000d16:	d907      	bls.n	8000d28 <__udivmoddi4+0x10c>
 8000d18:	193c      	adds	r4, r7, r4
 8000d1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1e:	d202      	bcs.n	8000d26 <__udivmoddi4+0x10a>
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	f200 80d9 	bhi.w	8000ed8 <__udivmoddi4+0x2bc>
 8000d26:	4618      	mov	r0, r3
 8000d28:	eba4 0408 	sub.w	r4, r4, r8
 8000d2c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d30:	e7bf      	b.n	8000cb2 <__udivmoddi4+0x96>
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0x12e>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80b1 	beq.w	8000e9e <__udivmoddi4+0x282>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x1cc>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0x140>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80b8 	bhi.w	8000ecc <__udivmoddi4+0x2b0>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0103 	sbc.w	r1, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	468c      	mov	ip, r1
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0a8      	beq.n	8000cbc <__udivmoddi4+0xa0>
 8000d6a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6e:	e7a5      	b.n	8000cbc <__udivmoddi4+0xa0>
 8000d70:	f1c2 0320 	rsb	r3, r2, #32
 8000d74:	fa20 f603 	lsr.w	r6, r0, r3
 8000d78:	4097      	lsls	r7, r2
 8000d7a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d82:	40d9      	lsrs	r1, r3
 8000d84:	4330      	orrs	r0, r6
 8000d86:	0c03      	lsrs	r3, r0, #16
 8000d88:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d8c:	fa1f f887 	uxth.w	r8, r7
 8000d90:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d98:	fb06 f108 	mul.w	r1, r6, r8
 8000d9c:	4299      	cmp	r1, r3
 8000d9e:	fa04 f402 	lsl.w	r4, r4, r2
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x19c>
 8000da4:	18fb      	adds	r3, r7, r3
 8000da6:	f106 3cff 	add.w	ip, r6, #4294967295
 8000daa:	f080 808d 	bcs.w	8000ec8 <__udivmoddi4+0x2ac>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 808a 	bls.w	8000ec8 <__udivmoddi4+0x2ac>
 8000db4:	3e02      	subs	r6, #2
 8000db6:	443b      	add	r3, r7
 8000db8:	1a5b      	subs	r3, r3, r1
 8000dba:	b281      	uxth	r1, r0
 8000dbc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dc0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc8:	fb00 f308 	mul.w	r3, r0, r8
 8000dcc:	428b      	cmp	r3, r1
 8000dce:	d907      	bls.n	8000de0 <__udivmoddi4+0x1c4>
 8000dd0:	1879      	adds	r1, r7, r1
 8000dd2:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd6:	d273      	bcs.n	8000ec0 <__udivmoddi4+0x2a4>
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d971      	bls.n	8000ec0 <__udivmoddi4+0x2a4>
 8000ddc:	3802      	subs	r0, #2
 8000dde:	4439      	add	r1, r7
 8000de0:	1acb      	subs	r3, r1, r3
 8000de2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de6:	e778      	b.n	8000cda <__udivmoddi4+0xbe>
 8000de8:	f1c6 0c20 	rsb	ip, r6, #32
 8000dec:	fa03 f406 	lsl.w	r4, r3, r6
 8000df0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df4:	431c      	orrs	r4, r3
 8000df6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e02:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e06:	431f      	orrs	r7, r3
 8000e08:	0c3b      	lsrs	r3, r7, #16
 8000e0a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0e:	fa1f f884 	uxth.w	r8, r4
 8000e12:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e16:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e1a:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1e:	458a      	cmp	sl, r1
 8000e20:	fa02 f206 	lsl.w	r2, r2, r6
 8000e24:	fa00 f306 	lsl.w	r3, r0, r6
 8000e28:	d908      	bls.n	8000e3c <__udivmoddi4+0x220>
 8000e2a:	1861      	adds	r1, r4, r1
 8000e2c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e30:	d248      	bcs.n	8000ec4 <__udivmoddi4+0x2a8>
 8000e32:	458a      	cmp	sl, r1
 8000e34:	d946      	bls.n	8000ec4 <__udivmoddi4+0x2a8>
 8000e36:	f1a9 0902 	sub.w	r9, r9, #2
 8000e3a:	4421      	add	r1, r4
 8000e3c:	eba1 010a 	sub.w	r1, r1, sl
 8000e40:	b2bf      	uxth	r7, r7
 8000e42:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e46:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e4a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4e:	fb00 f808 	mul.w	r8, r0, r8
 8000e52:	45b8      	cmp	r8, r7
 8000e54:	d907      	bls.n	8000e66 <__udivmoddi4+0x24a>
 8000e56:	19e7      	adds	r7, r4, r7
 8000e58:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e5c:	d22e      	bcs.n	8000ebc <__udivmoddi4+0x2a0>
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d92c      	bls.n	8000ebc <__udivmoddi4+0x2a0>
 8000e62:	3802      	subs	r0, #2
 8000e64:	4427      	add	r7, r4
 8000e66:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e6a:	eba7 0708 	sub.w	r7, r7, r8
 8000e6e:	fba0 8902 	umull	r8, r9, r0, r2
 8000e72:	454f      	cmp	r7, r9
 8000e74:	46c6      	mov	lr, r8
 8000e76:	4649      	mov	r1, r9
 8000e78:	d31a      	bcc.n	8000eb0 <__udivmoddi4+0x294>
 8000e7a:	d017      	beq.n	8000eac <__udivmoddi4+0x290>
 8000e7c:	b15d      	cbz	r5, 8000e96 <__udivmoddi4+0x27a>
 8000e7e:	ebb3 020e 	subs.w	r2, r3, lr
 8000e82:	eb67 0701 	sbc.w	r7, r7, r1
 8000e86:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e8a:	40f2      	lsrs	r2, r6
 8000e8c:	ea4c 0202 	orr.w	r2, ip, r2
 8000e90:	40f7      	lsrs	r7, r6
 8000e92:	e9c5 2700 	strd	r2, r7, [r5]
 8000e96:	2600      	movs	r6, #0
 8000e98:	4631      	mov	r1, r6
 8000e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9e:	462e      	mov	r6, r5
 8000ea0:	4628      	mov	r0, r5
 8000ea2:	e70b      	b.n	8000cbc <__udivmoddi4+0xa0>
 8000ea4:	4606      	mov	r6, r0
 8000ea6:	e6e9      	b.n	8000c7c <__udivmoddi4+0x60>
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	e6fd      	b.n	8000ca8 <__udivmoddi4+0x8c>
 8000eac:	4543      	cmp	r3, r8
 8000eae:	d2e5      	bcs.n	8000e7c <__udivmoddi4+0x260>
 8000eb0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb4:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb8:	3801      	subs	r0, #1
 8000eba:	e7df      	b.n	8000e7c <__udivmoddi4+0x260>
 8000ebc:	4608      	mov	r0, r1
 8000ebe:	e7d2      	b.n	8000e66 <__udivmoddi4+0x24a>
 8000ec0:	4660      	mov	r0, ip
 8000ec2:	e78d      	b.n	8000de0 <__udivmoddi4+0x1c4>
 8000ec4:	4681      	mov	r9, r0
 8000ec6:	e7b9      	b.n	8000e3c <__udivmoddi4+0x220>
 8000ec8:	4666      	mov	r6, ip
 8000eca:	e775      	b.n	8000db8 <__udivmoddi4+0x19c>
 8000ecc:	4630      	mov	r0, r6
 8000ece:	e74a      	b.n	8000d66 <__udivmoddi4+0x14a>
 8000ed0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed4:	4439      	add	r1, r7
 8000ed6:	e713      	b.n	8000d00 <__udivmoddi4+0xe4>
 8000ed8:	3802      	subs	r0, #2
 8000eda:	443c      	add	r4, r7
 8000edc:	e724      	b.n	8000d28 <__udivmoddi4+0x10c>
 8000ede:	bf00      	nop

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <Ph_Init>:
////	HAL_ADC_Stop(&hadc1);
//	return uiAnalogData;
//}

uint8_t Ph_Init()
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af02      	add	r7, sp, #8
	//Ph_GetAverageN(Ph_Data, N_NOISE);
	Ph_GetMeasure(Ph_Data);
 8000eea:	4817      	ldr	r0, [pc, #92]	; (8000f48 <Ph_Init+0x64>)
 8000eec:	f000 f836 	bl	8000f5c <Ph_GetMeasure>
	Ph_GetMeasure(Ph_Data);
 8000ef0:	4815      	ldr	r0, [pc, #84]	; (8000f48 <Ph_Init+0x64>)
 8000ef2:	f000 f833 	bl	8000f5c <Ph_GetMeasure>
	Ph_Angle = 0;
 8000ef6:	4b15      	ldr	r3, [pc, #84]	; (8000f4c <Ph_Init+0x68>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
	Ph_Norma = 0;
 8000efc:	4b14      	ldr	r3, [pc, #80]	; (8000f50 <Ph_Init+0x6c>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
	for (int i = 0 ; i < 4 ; i++)
 8000f02:	2300      	movs	r3, #0
 8000f04:	607b      	str	r3, [r7, #4]
 8000f06:	e00a      	b.n	8000f1e <Ph_Init+0x3a>
	{
		Ph_DataNoise[i] = Ph_Data[i];
 8000f08:	4a0f      	ldr	r2, [pc, #60]	; (8000f48 <Ph_Init+0x64>)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f10:	4910      	ldr	r1, [pc, #64]	; (8000f54 <Ph_Init+0x70>)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0 ; i < 4 ; i++)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	607b      	str	r3, [r7, #4]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	2b03      	cmp	r3, #3
 8000f22:	ddf1      	ble.n	8000f08 <Ph_Init+0x24>
	}
	printf("INITFIN PH_DataNoise : %04lu, %04lu, %04lu, %04lu\r\n", Ph_DataNoise[0], Ph_DataNoise[1], Ph_DataNoise[2], Ph_DataNoise[3]);
 8000f24:	4b0b      	ldr	r3, [pc, #44]	; (8000f54 <Ph_Init+0x70>)
 8000f26:	6819      	ldr	r1, [r3, #0]
 8000f28:	4b0a      	ldr	r3, [pc, #40]	; (8000f54 <Ph_Init+0x70>)
 8000f2a:	685a      	ldr	r2, [r3, #4]
 8000f2c:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <Ph_Init+0x70>)
 8000f2e:	6898      	ldr	r0, [r3, #8]
 8000f30:	4b08      	ldr	r3, [pc, #32]	; (8000f54 <Ph_Init+0x70>)
 8000f32:	68db      	ldr	r3, [r3, #12]
 8000f34:	9300      	str	r3, [sp, #0]
 8000f36:	4603      	mov	r3, r0
 8000f38:	4807      	ldr	r0, [pc, #28]	; (8000f58 <Ph_Init+0x74>)
 8000f3a:	f00f f803 	bl	800ff44 <iprintf>
	return 0;
 8000f3e:	2300      	movs	r3, #0
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	20004384 	.word	0x20004384
 8000f4c:	20004450 	.word	0x20004450
 8000f50:	2000444c 	.word	0x2000444c
 8000f54:	2000442c 	.word	0x2000442c
 8000f58:	08012580 	.word	0x08012580

08000f5c <Ph_GetMeasure>:
	//printf("PH_Data : %04lu, %04lu, %04lu, %04lu\r\n", value[0], value[1], value[2], value[3]);
	return 0;
}

uint8_t Ph_GetMeasure(uint32_t value[])
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
	Ph_GetAverageN(value, N_MEASURE);
 8000f64:	2101      	movs	r1, #1
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f000 f83a 	bl	8000fe0 <Ph_GetAverageN>
	Ph_Treatment(value);
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f000 f895 	bl	800109c <Ph_Treatment>
	//printf("PH_Data : %04lu, %04lu, %04lu, %04lu\r\n", value[0], value[1], value[2], value[3]);
	return 0;
 8000f72:	2300      	movs	r3, #0
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <Ph_GetValues>:

uint8_t Ph_GetValues(uint32_t value[])
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc1, Ph_DataDMA, 4);// A APPELLER POUR CHAQUE MESURE
 8000f84:	2204      	movs	r2, #4
 8000f86:	4914      	ldr	r1, [pc, #80]	; (8000fd8 <Ph_GetValues+0x5c>)
 8000f88:	4814      	ldr	r0, [pc, #80]	; (8000fdc <Ph_GetValues+0x60>)
 8000f8a:	f002 fbe3 	bl	8003754 <HAL_ADC_Start_DMA>
	for (int i = 0 ; i < 4 ; i++)
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60fb      	str	r3, [r7, #12]
 8000f92:	e00b      	b.n	8000fac <Ph_GetValues+0x30>
	{
		value[i] = Ph_DataDMA[i];
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	687a      	ldr	r2, [r7, #4]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	490e      	ldr	r1, [pc, #56]	; (8000fd8 <Ph_GetValues+0x5c>)
 8000f9e:	68fa      	ldr	r2, [r7, #12]
 8000fa0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000fa4:	601a      	str	r2, [r3, #0]
	for (int i = 0 ; i < 4 ; i++)
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	2b03      	cmp	r3, #3
 8000fb0:	ddf0      	ble.n	8000f94 <Ph_GetValues+0x18>
	}
	// Inversion valeurs 0 et 3 :
	uint32_t Ph_Datatempo = value[0];
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	60bb      	str	r3, [r7, #8]
	value[0] = value[3];
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	68da      	ldr	r2, [r3, #12]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	601a      	str	r2, [r3, #0]
	value[3] = Ph_Datatempo;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	330c      	adds	r3, #12
 8000fc4:	68ba      	ldr	r2, [r7, #8]
 8000fc6:	601a      	str	r2, [r3, #0]

	HAL_ADC_Stop_DMA(&hadc1);
 8000fc8:	4804      	ldr	r0, [pc, #16]	; (8000fdc <Ph_GetValues+0x60>)
 8000fca:	f002 fcd3 	bl	8003974 <HAL_ADC_Stop_DMA>
	//return uiAnalogData;
	return 0;
 8000fce:	2300      	movs	r3, #0
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	2000443c 	.word	0x2000443c
 8000fdc:	20004458 	.word	0x20004458

08000fe0 <Ph_GetAverageN>:

uint8_t Ph_GetAverageN(uint32_t value[], int n)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b08a      	sub	sp, #40	; 0x28
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	6039      	str	r1, [r7, #0]
	uint32_t Ph_DataTemp[4];
	for (int i = 0 ; i < 4 ; i++)
 8000fea:	2300      	movs	r3, #0
 8000fec:	627b      	str	r3, [r7, #36]	; 0x24
 8000fee:	e00a      	b.n	8001006 <Ph_GetAverageN+0x26>
	{
		Ph_DataTemp[i] = 0;
 8000ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000ff8:	4413      	add	r3, r2
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f843 2c20 	str.w	r2, [r3, #-32]
	for (int i = 0 ; i < 4 ; i++)
 8001000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001002:	3301      	adds	r3, #1
 8001004:	627b      	str	r3, [r7, #36]	; 0x24
 8001006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001008:	2b03      	cmp	r3, #3
 800100a:	ddf1      	ble.n	8000ff0 <Ph_GetAverageN+0x10>
	}

	for (int i = 0 ; i < n ; i++)
 800100c:	2300      	movs	r3, #0
 800100e:	623b      	str	r3, [r7, #32]
 8001010:	e022      	b.n	8001058 <Ph_GetAverageN+0x78>
	{
		Ph_GetValues(value);
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f7ff ffb2 	bl	8000f7c <Ph_GetValues>
		for (int j = 0 ; j < 4 ; j++)
 8001018:	2300      	movs	r3, #0
 800101a:	61fb      	str	r3, [r7, #28]
 800101c:	e016      	b.n	800104c <Ph_GetAverageN+0x6c>
		{
			Ph_DataTemp[j] += value[j];
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001026:	4413      	add	r3, r2
 8001028:	f853 2c20 	ldr.w	r2, [r3, #-32]
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	6879      	ldr	r1, [r7, #4]
 8001032:	440b      	add	r3, r1
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	441a      	add	r2, r3
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001040:	440b      	add	r3, r1
 8001042:	f843 2c20 	str.w	r2, [r3, #-32]
		for (int j = 0 ; j < 4 ; j++)
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	3301      	adds	r3, #1
 800104a:	61fb      	str	r3, [r7, #28]
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	2b03      	cmp	r3, #3
 8001050:	dde5      	ble.n	800101e <Ph_GetAverageN+0x3e>
	for (int i = 0 ; i < n ; i++)
 8001052:	6a3b      	ldr	r3, [r7, #32]
 8001054:	3301      	adds	r3, #1
 8001056:	623b      	str	r3, [r7, #32]
 8001058:	6a3a      	ldr	r2, [r7, #32]
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	429a      	cmp	r2, r3
 800105e:	dbd8      	blt.n	8001012 <Ph_GetAverageN+0x32>
		}
	}

	for (int i = 0 ; i < 4 ; i++)
 8001060:	2300      	movs	r3, #0
 8001062:	61bb      	str	r3, [r7, #24]
 8001064:	e011      	b.n	800108a <Ph_GetAverageN+0xaa>
	{
		value[i] = Ph_DataTemp[i] / n;
 8001066:	69bb      	ldr	r3, [r7, #24]
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800106e:	4413      	add	r3, r2
 8001070:	f853 1c20 	ldr.w	r1, [r3, #-32]
 8001074:	683a      	ldr	r2, [r7, #0]
 8001076:	69bb      	ldr	r3, [r7, #24]
 8001078:	009b      	lsls	r3, r3, #2
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	4403      	add	r3, r0
 800107e:	fbb1 f2f2 	udiv	r2, r1, r2
 8001082:	601a      	str	r2, [r3, #0]
	for (int i = 0 ; i < 4 ; i++)
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	3301      	adds	r3, #1
 8001088:	61bb      	str	r3, [r7, #24]
 800108a:	69bb      	ldr	r3, [r7, #24]
 800108c:	2b03      	cmp	r3, #3
 800108e:	ddea      	ble.n	8001066 <Ph_GetAverageN+0x86>
	}
	//printf("GetAverageN : PH_Data : %lu, %lu, %lu, %lu - /%d\r\n", value[0], value[1], value[2], value[3], n);
	//return uiAnalogData;
	return 0;
 8001090:	2300      	movs	r3, #0
}
 8001092:	4618      	mov	r0, r3
 8001094:	3728      	adds	r7, #40	; 0x28
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
	...

0800109c <Ph_Treatment>:

uint8_t Ph_Treatment(uint32_t value[])
{
 800109c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800109e:	b097      	sub	sp, #92	; 0x5c
 80010a0:	af0a      	add	r7, sp, #40	; 0x28
 80010a2:	6178      	str	r0, [r7, #20]
	//char * PrPrintf[50];
	uint32_t Ph_PourPrintf[4] = {value[0], value[1], value[2], value[3]};
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	61fb      	str	r3, [r7, #28]
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	623b      	str	r3, [r7, #32]
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	627b      	str	r3, [r7, #36]	; 0x24
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	68db      	ldr	r3, [r3, #12]
 80010ba:	62bb      	str	r3, [r7, #40]	; 0x28

	if (1)
	{
		for (int i = 0 ; i < 3 ; i++)
 80010bc:	2300      	movs	r3, #0
 80010be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80010c0:	e04f      	b.n	8001162 <Ph_Treatment+0xc6>
		{
			if ((value[i] - Ph_DataNoise[i] > 0) && (value[i] - Ph_DataNoise[i] < 4096))
 80010c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	697a      	ldr	r2, [r7, #20]
 80010c8:	4413      	add	r3, r2
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	4940      	ldr	r1, [pc, #256]	; (80011d0 <Ph_Treatment+0x134>)
 80010ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010d0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d03b      	beq.n	8001150 <Ph_Treatment+0xb4>
 80010d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	697a      	ldr	r2, [r7, #20]
 80010de:	4413      	add	r3, r2
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	493b      	ldr	r1, [pc, #236]	; (80011d0 <Ph_Treatment+0x134>)
 80010e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010e6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80010f0:	d22e      	bcs.n	8001150 <Ph_Treatment+0xb4>
			{
				value[i] = (uint32_t)(((float)(value[i]) - (float)(Ph_DataNoise[i])) * 4095 / (4095 - (float)Ph_DataNoise[i]));
 80010f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010f4:	009b      	lsls	r3, r3, #2
 80010f6:	697a      	ldr	r2, [r7, #20]
 80010f8:	4413      	add	r3, r2
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	ee07 3a90 	vmov	s15, r3
 8001100:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001104:	4a32      	ldr	r2, [pc, #200]	; (80011d0 <Ph_Treatment+0x134>)
 8001106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001108:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800110c:	ee07 3a90 	vmov	s15, r3
 8001110:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001114:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001118:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80011d4 <Ph_Treatment+0x138>
 800111c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001120:	4a2b      	ldr	r2, [pc, #172]	; (80011d0 <Ph_Treatment+0x134>)
 8001122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001124:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001128:	ee07 3a90 	vmov	s15, r3
 800112c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001130:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80011d4 <Ph_Treatment+0x138>
 8001134:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001138:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800113c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	697a      	ldr	r2, [r7, #20]
 8001142:	4413      	add	r3, r2
 8001144:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001148:	ee17 2a90 	vmov	r2, s15
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	e005      	b.n	800115c <Ph_Treatment+0xc0>
			}
			else
			{
				value[i] = 0;
 8001150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	697a      	ldr	r2, [r7, #20]
 8001156:	4413      	add	r3, r2
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
		for (int i = 0 ; i < 3 ; i++)
 800115c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800115e:	3301      	adds	r3, #1
 8001160:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001164:	2b02      	cmp	r3, #2
 8001166:	ddac      	ble.n	80010c2 <Ph_Treatment+0x26>
			}
		}
	}
	sprintf(Ph_toprint, "S : %04lu %04lu %04lu %04lu V : %04lu %04lu %04lu %04lu E : %04lu %04lu %04lu %04lu ", value[0], value[1], value[2], value[3], Ph_PourPrintf[0], Ph_PourPrintf[1], Ph_PourPrintf[2], Ph_PourPrintf[3], Ph_DataNoise[0], Ph_DataNoise[1], Ph_DataNoise[2], Ph_DataNoise[3]);
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	613b      	str	r3, [r7, #16]
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	3304      	adds	r3, #4
 8001172:	6819      	ldr	r1, [r3, #0]
 8001174:	60f9      	str	r1, [r7, #12]
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	3308      	adds	r3, #8
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	697a      	ldr	r2, [r7, #20]
 800117e:	320c      	adds	r2, #12
 8001180:	6812      	ldr	r2, [r2, #0]
 8001182:	69f9      	ldr	r1, [r7, #28]
 8001184:	6a38      	ldr	r0, [r7, #32]
 8001186:	60b8      	str	r0, [r7, #8]
 8001188:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800118a:	6abd      	ldr	r5, [r7, #40]	; 0x28
 800118c:	4e10      	ldr	r6, [pc, #64]	; (80011d0 <Ph_Treatment+0x134>)
 800118e:	6836      	ldr	r6, [r6, #0]
 8001190:	480f      	ldr	r0, [pc, #60]	; (80011d0 <Ph_Treatment+0x134>)
 8001192:	6840      	ldr	r0, [r0, #4]
 8001194:	6078      	str	r0, [r7, #4]
 8001196:	480e      	ldr	r0, [pc, #56]	; (80011d0 <Ph_Treatment+0x134>)
 8001198:	6880      	ldr	r0, [r0, #8]
 800119a:	6038      	str	r0, [r7, #0]
 800119c:	480c      	ldr	r0, [pc, #48]	; (80011d0 <Ph_Treatment+0x134>)
 800119e:	68c0      	ldr	r0, [r0, #12]
 80011a0:	9009      	str	r0, [sp, #36]	; 0x24
 80011a2:	6838      	ldr	r0, [r7, #0]
 80011a4:	9008      	str	r0, [sp, #32]
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	9007      	str	r0, [sp, #28]
 80011aa:	9606      	str	r6, [sp, #24]
 80011ac:	9505      	str	r5, [sp, #20]
 80011ae:	9404      	str	r4, [sp, #16]
 80011b0:	68b8      	ldr	r0, [r7, #8]
 80011b2:	9003      	str	r0, [sp, #12]
 80011b4:	9102      	str	r1, [sp, #8]
 80011b6:	9201      	str	r2, [sp, #4]
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	4906      	ldr	r1, [pc, #24]	; (80011d8 <Ph_Treatment+0x13c>)
 80011c0:	4806      	ldr	r0, [pc, #24]	; (80011dc <Ph_Treatment+0x140>)
 80011c2:	f00e ffc7 	bl	8010154 <siprintf>
	//return uiAnalogData;
	return 0;
 80011c6:	2300      	movs	r3, #0
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3734      	adds	r7, #52	; 0x34
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011d0:	2000442c 	.word	0x2000442c
 80011d4:	457ff000 	.word	0x457ff000
 80011d8:	080125b4 	.word	0x080125b4
 80011dc:	20004394 	.word	0x20004394

080011e0 <Ph_GetBestAngle>:
	indice++;
	return indice;
}

int Ph_GetBestAngle(uint32_t value[])
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b088      	sub	sp, #32
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
	 Photodiode 3 : 100
	 Entre... entre...
	 *
	 */

	int angle = 0;
 80011e8:	2300      	movs	r3, #0
 80011ea:	61fb      	str	r3, [r7, #28]

	// Ranger par max :
	//uint32_t DataPerMAX[3];
	int iMax = 0;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61bb      	str	r3, [r7, #24]
	for (int i = 1 ; i < 3 ; i++) // On ne prend en compte que les 3 premires photodiodes moins la premire
 80011f0:	2301      	movs	r3, #1
 80011f2:	617b      	str	r3, [r7, #20]
 80011f4:	e010      	b.n	8001218 <Ph_GetBestAngle+0x38>
	{
		if (value[i] > value[iMax])
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	4413      	add	r3, r2
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	6879      	ldr	r1, [r7, #4]
 8001206:	440b      	add	r3, r1
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	429a      	cmp	r2, r3
 800120c:	d901      	bls.n	8001212 <Ph_GetBestAngle+0x32>
		{
			iMax = i;
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	61bb      	str	r3, [r7, #24]
	for (int i = 1 ; i < 3 ; i++) // On ne prend en compte que les 3 premires photodiodes moins la premire
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	3301      	adds	r3, #1
 8001216:	617b      	str	r3, [r7, #20]
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	2b02      	cmp	r3, #2
 800121c:	ddeb      	ble.n	80011f6 <Ph_GetBestAngle+0x16>
		}
	}

	if (iMax == 1) // Si le max est en face :
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	2b01      	cmp	r3, #1
 8001222:	d125      	bne.n	8001270 <Ph_GetBestAngle+0x90>
	{
		int dif1 = value[1] - value[0];
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3304      	adds	r3, #4
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	613b      	str	r3, [r7, #16]
		int dif2 = value[1] - value[2];
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	3304      	adds	r3, #4
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	3308      	adds	r3, #8
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	60fb      	str	r3, [r7, #12]
		int dif = dif1 - dif2;
 8001242:	693a      	ldr	r2, [r7, #16]
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	60bb      	str	r3, [r7, #8]
		angle = (int)(100 * (float)((float)dif / 4095));
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	ee07 3a90 	vmov	s15, r3
 8001250:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001254:	eddf 6a12 	vldr	s13, [pc, #72]	; 80012a0 <Ph_GetBestAngle+0xc0>
 8001258:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800125c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80012a4 <Ph_GetBestAngle+0xc4>
 8001260:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001264:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001268:	ee17 3a90 	vmov	r3, s15
 800126c:	61fb      	str	r3, [r7, #28]
 800126e:	e003      	b.n	8001278 <Ph_GetBestAngle+0x98>
	}
	else
	{
		angle = Ph_GetBestAngleAncien(value);
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f000 f81d 	bl	80012b0 <Ph_GetBestAngleAncien>
 8001276:	61f8      	str	r0, [r7, #28]
	}

	angle = 40 * angle / 100;
 8001278:	69fa      	ldr	r2, [r7, #28]
 800127a:	4613      	mov	r3, r2
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	4413      	add	r3, r2
 8001280:	00db      	lsls	r3, r3, #3
 8001282:	4a09      	ldr	r2, [pc, #36]	; (80012a8 <Ph_GetBestAngle+0xc8>)
 8001284:	fb82 1203 	smull	r1, r2, r2, r3
 8001288:	1152      	asrs	r2, r2, #5
 800128a:	17db      	asrs	r3, r3, #31
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	61fb      	str	r3, [r7, #28]

	Ph_Angle = angle;
 8001290:	4a06      	ldr	r2, [pc, #24]	; (80012ac <Ph_GetBestAngle+0xcc>)
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	6013      	str	r3, [r2, #0]
	return angle;
 8001296:	69fb      	ldr	r3, [r7, #28]
}
 8001298:	4618      	mov	r0, r3
 800129a:	3720      	adds	r7, #32
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	457ff000 	.word	0x457ff000
 80012a4:	42c80000 	.word	0x42c80000
 80012a8:	51eb851f 	.word	0x51eb851f
 80012ac:	20004450 	.word	0x20004450

080012b0 <Ph_GetBestAngleAncien>:

int Ph_GetBestAngleAncien(uint32_t value[])
{
 80012b0:	b480      	push	{r7}
 80012b2:	b089      	sub	sp, #36	; 0x24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
	 Photodiode 3 : 100
	 Entre... entre...
	 *
	 */

	int angle = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	61fb      	str	r3, [r7, #28]

	//GetValues(value);

	// RECHERCHE DES 2 PREMIERS MAXIMUMS :

	int imax1 = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	61bb      	str	r3, [r7, #24]
	int imax2 = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	617b      	str	r3, [r7, #20]
	int maxtemp = 0;//////////////////////////////////////////////////////////////////////////PB
 80012c4:	2300      	movs	r3, #0
 80012c6:	613b      	str	r3, [r7, #16]
	for (int i = 0 ; i < 3 ; i++) // On ne prend en compte que les 3 premires photodiodes
 80012c8:	2300      	movs	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	e012      	b.n	80012f4 <Ph_GetBestAngleAncien+0x44>
	{
		if (value[i] > maxtemp)
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	4413      	add	r3, r2
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d907      	bls.n	80012ee <Ph_GetBestAngleAncien+0x3e>
		{
			maxtemp = value[i];
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	4413      	add	r3, r2
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	613b      	str	r3, [r7, #16]
			imax1 = i;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	61bb      	str	r3, [r7, #24]
	for (int i = 0 ; i < 3 ; i++) // On ne prend en compte que les 3 premires photodiodes
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	3301      	adds	r3, #1
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2b02      	cmp	r3, #2
 80012f8:	dde9      	ble.n	80012ce <Ph_GetBestAngleAncien+0x1e>
		}
	}
	maxtemp = 0;
 80012fa:	2300      	movs	r3, #0
 80012fc:	613b      	str	r3, [r7, #16]
	for (int i = 0 ; i < 3 ; i++) // On ne prend en compte que les 3 premires photodiodes
 80012fe:	2300      	movs	r3, #0
 8001300:	60bb      	str	r3, [r7, #8]
 8001302:	e016      	b.n	8001332 <Ph_GetBestAngleAncien+0x82>
	{
		if (i != imax1)
 8001304:	68ba      	ldr	r2, [r7, #8]
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	429a      	cmp	r2, r3
 800130a:	d00f      	beq.n	800132c <Ph_GetBestAngleAncien+0x7c>
		{
			if (value[i] > maxtemp)
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	4413      	add	r3, r2
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	429a      	cmp	r2, r3
 800131a:	d907      	bls.n	800132c <Ph_GetBestAngleAncien+0x7c>
			{
				maxtemp = value[i];
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	4413      	add	r3, r2
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	613b      	str	r3, [r7, #16]
				imax2 = i;
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	617b      	str	r3, [r7, #20]
	for (int i = 0 ; i < 3 ; i++) // On ne prend en compte que les 3 premires photodiodes
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	3301      	adds	r3, #1
 8001330:	60bb      	str	r3, [r7, #8]
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	2b02      	cmp	r3, #2
 8001336:	dde5      	ble.n	8001304 <Ph_GetBestAngleAncien+0x54>
		}
	}

	// ASSIGNATION DE L'ANGLE :

	if (imax1 + imax2 == 2) // 0 et 2 --> Deux sources lumineuses : gauche et droite
 8001338:	69ba      	ldr	r2, [r7, #24]
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	4413      	add	r3, r2
 800133e:	2b02      	cmp	r3, #2
 8001340:	d10a      	bne.n	8001358 <Ph_GetBestAngleAncien+0xa8>
	{
		if (imax1 > imax2)
 8001342:	69ba      	ldr	r2, [r7, #24]
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	429a      	cmp	r2, r3
 8001348:	dd02      	ble.n	8001350 <Ph_GetBestAngleAncien+0xa0>
		{
			angle = 100;
 800134a:	2364      	movs	r3, #100	; 0x64
 800134c:	61fb      	str	r3, [r7, #28]
 800134e:	e059      	b.n	8001404 <Ph_GetBestAngleAncien+0x154>
		}
		else
		{
			angle = -100;
 8001350:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8001354:	61fb      	str	r3, [r7, #28]
 8001356:	e055      	b.n	8001404 <Ph_GetBestAngleAncien+0x154>
		}
	}
	else // Milieu avec ct (On considre qu'on a le max1  gauche et le max2 au milieu)
	{
		if (value[imax1] <= value[imax2] + DELTA_A) // Trs proches ( 100 points prs)
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	4413      	add	r3, r2
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	6879      	ldr	r1, [r7, #4]
 8001368:	440b      	add	r3, r1
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	3364      	adds	r3, #100	; 0x64
 800136e:	429a      	cmp	r2, r3
 8001370:	d803      	bhi.n	800137a <Ph_GetBestAngleAncien+0xca>
		{//A
			angle = -50;
 8001372:	f06f 0331 	mvn.w	r3, #49	; 0x31
 8001376:	61fb      	str	r3, [r7, #28]
 8001378:	e02b      	b.n	80013d2 <Ph_GetBestAngleAncien+0x122>
		}
		else
		{
			if (((4095 - DELTA_B) <= value[imax1]) && (value[imax1] <= 4095))
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	687a      	ldr	r2, [r7, #4]
 8001380:	4413      	add	r3, r2
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f640 7236 	movw	r2, #3894	; 0xf36
 8001388:	4293      	cmp	r3, r2
 800138a:	d90b      	bls.n	80013a4 <Ph_GetBestAngleAncien+0xf4>
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	687a      	ldr	r2, [r7, #4]
 8001392:	4413      	add	r3, r2
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800139a:	d203      	bcs.n	80013a4 <Ph_GetBestAngleAncien+0xf4>
			{//B
				angle = -100;
 800139c:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80013a0:	61fb      	str	r3, [r7, #28]
 80013a2:	e016      	b.n	80013d2 <Ph_GetBestAngleAncien+0x122>
			}
			else
			{//C
				angle = -(int)(100 * (value[imax1] - value[imax2]) / value[imax1]);
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	4413      	add	r3, r2
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	6879      	ldr	r1, [r7, #4]
 80013b4:	440b      	add	r3, r1
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	2264      	movs	r2, #100	; 0x64
 80013bc:	fb02 f203 	mul.w	r2, r2, r3
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	6879      	ldr	r1, [r7, #4]
 80013c6:	440b      	add	r3, r1
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ce:	425b      	negs	r3, r3
 80013d0:	61fb      	str	r3, [r7, #28]
			}
		}

		// TRANSPOSITION DE L'ANGLE EN FONCTION DES POSITION DES MAX :
		if ((imax1 == 0) || (imax2 == 0)) // Sur la gauche
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d002      	beq.n	80013de <Ph_GetBestAngleAncien+0x12e>
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d108      	bne.n	80013f0 <Ph_GetBestAngleAncien+0x140>
		{
			if (imax1 == 1) // Max au milieu
 80013de:	69bb      	ldr	r3, [r7, #24]
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d10f      	bne.n	8001404 <Ph_GetBestAngleAncien+0x154>
			{
				angle = -100 - angle;
 80013e4:	69fa      	ldr	r2, [r7, #28]
 80013e6:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80013ea:	1a9b      	subs	r3, r3, r2
 80013ec:	61fb      	str	r3, [r7, #28]
			if (imax1 == 1) // Max au milieu
 80013ee:	e009      	b.n	8001404 <Ph_GetBestAngleAncien+0x154>
				// On est bon
			}
		}
		else // Sur la droite
		{
			if (imax1 == 1) // Max au  milieu
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d103      	bne.n	80013fe <Ph_GetBestAngleAncien+0x14e>
			{
				angle = 100 + angle;
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	3364      	adds	r3, #100	; 0x64
 80013fa:	61fb      	str	r3, [r7, #28]
 80013fc:	e002      	b.n	8001404 <Ph_GetBestAngleAncien+0x154>
			}
			else // Max  droite
			{
				angle = -angle;
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	425b      	negs	r3, r3
 8001402:	61fb      	str	r3, [r7, #28]
	//	strcat(toprint, "\r\n");
	//	char tprnt[50];
	//	sprintf(tprnt, " Angle : %d", angle);
	//	strcat(toprint, tprnt);

	return angle;
 8001404:	69fb      	ldr	r3, [r7, #28]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3724      	adds	r7, #36	; 0x24
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	0000      	movs	r0, r0
 8001414:	0000      	movs	r0, r0
	...

08001418 <Ph_GetNorma>:

int Ph_GetNorma(uint32_t value[])
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b088      	sub	sp, #32
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
	//Ph_Norma = 100 - (0.9*value[0] + 1.2*value[1] + 0.9*value[2])/(3*40.95);
	uint32_t Ph_DataTemp[3];
	for (int i = 0 ; i < 3 ; i++)
 8001420:	2300      	movs	r3, #0
 8001422:	61fb      	str	r3, [r7, #28]
 8001424:	e013      	b.n	800144e <Ph_GetNorma+0x36>
	{
		Ph_DataTemp[i] = value[i] - Ph_DataNoise[i];
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	4413      	add	r3, r2
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	4937      	ldr	r1, [pc, #220]	; (8001510 <Ph_GetNorma+0xf8>)
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001438:	1ad2      	subs	r2, r2, r3
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	f107 0120 	add.w	r1, r7, #32
 8001442:	440b      	add	r3, r1
 8001444:	f843 2c18 	str.w	r2, [r3, #-24]
	for (int i = 0 ; i < 3 ; i++)
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	3301      	adds	r3, #1
 800144c:	61fb      	str	r3, [r7, #28]
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	2b02      	cmp	r3, #2
 8001452:	dde8      	ble.n	8001426 <Ph_GetNorma+0xe>
	}
	int max = 0;
 8001454:	2300      	movs	r3, #0
 8001456:	61bb      	str	r3, [r7, #24]
	for (int i = 1 ; i < 3 ; i++)
 8001458:	2301      	movs	r3, #1
 800145a:	617b      	str	r3, [r7, #20]
 800145c:	e014      	b.n	8001488 <Ph_GetNorma+0x70>
	{
		if (Ph_DataTemp[i] > Ph_DataTemp[max])
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	f107 0220 	add.w	r2, r7, #32
 8001466:	4413      	add	r3, r2
 8001468:	f853 2c18 	ldr.w	r2, [r3, #-24]
 800146c:	69bb      	ldr	r3, [r7, #24]
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	f107 0120 	add.w	r1, r7, #32
 8001474:	440b      	add	r3, r1
 8001476:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800147a:	429a      	cmp	r2, r3
 800147c:	d901      	bls.n	8001482 <Ph_GetNorma+0x6a>
		{
			max = i;
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	61bb      	str	r3, [r7, #24]
	for (int i = 1 ; i < 3 ; i++)
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	3301      	adds	r3, #1
 8001486:	617b      	str	r3, [r7, #20]
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	2b02      	cmp	r3, #2
 800148c:	dde7      	ble.n	800145e <Ph_GetNorma+0x46>
		}
	}
	Ph_Max_Tr = Ph_DataTemp[max];
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	f107 0220 	add.w	r2, r7, #32
 8001496:	4413      	add	r3, r2
 8001498:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800149c:	4a1d      	ldr	r2, [pc, #116]	; (8001514 <Ph_GetNorma+0xfc>)
 800149e:	6013      	str	r3, [r2, #0]
	Ph_Norma = (uint32_t)(4791.6*exp(-0.001*value[max]));
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	4413      	add	r3, r2
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff f842 	bl	8000534 <__aeabi_ui2d>
 80014b0:	a313      	add	r3, pc, #76	; (adr r3, 8001500 <Ph_GetNorma+0xe8>)
 80014b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b6:	f7ff f8b7 	bl	8000628 <__aeabi_dmul>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	ec43 2b17 	vmov	d7, r2, r3
 80014c2:	eeb0 0a47 	vmov.f32	s0, s14
 80014c6:	eef0 0a67 	vmov.f32	s1, s15
 80014ca:	f00f fe91 	bl	80111f0 <exp>
 80014ce:	ec51 0b10 	vmov	r0, r1, d0
 80014d2:	a30d      	add	r3, pc, #52	; (adr r3, 8001508 <Ph_GetNorma+0xf0>)
 80014d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d8:	f7ff f8a6 	bl	8000628 <__aeabi_dmul>
 80014dc:	4602      	mov	r2, r0
 80014de:	460b      	mov	r3, r1
 80014e0:	4610      	mov	r0, r2
 80014e2:	4619      	mov	r1, r3
 80014e4:	f7ff fb62 	bl	8000bac <__aeabi_d2uiz>
 80014e8:	4603      	mov	r3, r0
 80014ea:	4a0b      	ldr	r2, [pc, #44]	; (8001518 <Ph_GetNorma+0x100>)
 80014ec:	6013      	str	r3, [r2, #0]
	return Ph_Norma;
 80014ee:	4b0a      	ldr	r3, [pc, #40]	; (8001518 <Ph_GetNorma+0x100>)
 80014f0:	681b      	ldr	r3, [r3, #0]
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3720      	adds	r7, #32
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	f3af 8000 	nop.w
 8001500:	d2f1a9fc 	.word	0xd2f1a9fc
 8001504:	bf50624d 	.word	0xbf50624d
 8001508:	9999999a 	.word	0x9999999a
 800150c:	40b2b799 	.word	0x40b2b799
 8001510:	2000442c 	.word	0x2000442c
 8001514:	20004454 	.word	0x20004454
 8001518:	2000444c 	.word	0x2000444c

0800151c <RGB_Init_SetTimer>:
 */

#include "BOTterfly-H/rgb_sensor.h"


uint8_t RGB_Init_SetTimer(RGB_struct* rgbSensor, TIM_HandleTypeDef *htim, uint32_t Channel){
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
	rgbSensor->Timer_Handle = htim;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	68ba      	ldr	r2, [r7, #8]
 800152c:	601a      	str	r2, [r3, #0]
	rgbSensor->Timer_Channel = Channel;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	605a      	str	r2, [r3, #4]

	//HAL_TIM_IC_Start_IT(rgbSensor->Timer_Handle, rgbSensor->Timer_Channel);
	return 0;
 8001534:	2300      	movs	r3, #0
}
 8001536:	4618      	mov	r0, r3
 8001538:	3714      	adds	r7, #20
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr

08001542 <RGB_Init_SetParamGPIOs>:

uint8_t RGB_Init_SetParamGPIOs(RGB_struct* rgbSensor, GPIO_TypeDef* OutputEnable_GPIOx, uint16_t OutputEnable_GPIO_Pin,
		GPIO_TypeDef* LED_GPIOx, uint16_t LED_GPIO_Pin){
 8001542:	b480      	push	{r7}
 8001544:	b085      	sub	sp, #20
 8001546:	af00      	add	r7, sp, #0
 8001548:	60f8      	str	r0, [r7, #12]
 800154a:	60b9      	str	r1, [r7, #8]
 800154c:	603b      	str	r3, [r7, #0]
 800154e:	4613      	mov	r3, r2
 8001550:	80fb      	strh	r3, [r7, #6]
	rgbSensor->OutputEnable_GPIOx = OutputEnable_GPIOx;
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	68ba      	ldr	r2, [r7, #8]
 8001556:	609a      	str	r2, [r3, #8]
	rgbSensor->OutputEnable_GPIO_Pin = OutputEnable_GPIO_Pin;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	88fa      	ldrh	r2, [r7, #6]
 800155c:	819a      	strh	r2, [r3, #12]
	rgbSensor->LED_GPIOx = LED_GPIOx;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	683a      	ldr	r2, [r7, #0]
 8001562:	611a      	str	r2, [r3, #16]
	rgbSensor->LED_GPIO_Pin = LED_GPIO_Pin;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	8b3a      	ldrh	r2, [r7, #24]
 8001568:	829a      	strh	r2, [r3, #20]

	return 0;
 800156a:	2300      	movs	r3, #0
}
 800156c:	4618      	mov	r0, r3
 800156e:	3714      	adds	r7, #20
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <RGB_Init_SetOutFreqGPIOs>:

uint8_t RGB_Init_SetOutFreqGPIOs(RGB_struct* rgbSensor, GPIO_TypeDef* OutFreq1_GPIOx, uint16_t OutFreq1_GPIO_Pin,
		GPIO_TypeDef* OutFreq2_GPIOx, uint16_t OutFreq2_GPIO_Pin){
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
 800157e:	60f8      	str	r0, [r7, #12]
 8001580:	60b9      	str	r1, [r7, #8]
 8001582:	603b      	str	r3, [r7, #0]
 8001584:	4613      	mov	r3, r2
 8001586:	80fb      	strh	r3, [r7, #6]
	rgbSensor->OutFreq1_GPIOx = OutFreq1_GPIOx;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	68ba      	ldr	r2, [r7, #8]
 800158c:	619a      	str	r2, [r3, #24]
	rgbSensor->OutFreq1_GPIO_Pin = OutFreq1_GPIO_Pin;
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	88fa      	ldrh	r2, [r7, #6]
 8001592:	839a      	strh	r2, [r3, #28]
	rgbSensor->OutFreq2_GPIOx = OutFreq2_GPIOx;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	683a      	ldr	r2, [r7, #0]
 8001598:	621a      	str	r2, [r3, #32]
	rgbSensor->OutFreq2_GPIO_Pin = OutFreq2_GPIO_Pin;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	8b3a      	ldrh	r2, [r7, #24]
 800159e:	849a      	strh	r2, [r3, #36]	; 0x24

	return 0;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3714      	adds	r7, #20
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <RGB_Init_SetColorFilterGPIOs>:

uint8_t RGB_Init_SetColorFilterGPIOs(RGB_struct* rgbSensor, GPIO_TypeDef* ColorFilter1_GPIOx, uint16_t ColorFilter1_GPIO_Pin,
		GPIO_TypeDef* ColorFilter2_GPIOx, uint16_t ColorFilter2_GPIO_Pin){
 80015ae:	b480      	push	{r7}
 80015b0:	b085      	sub	sp, #20
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	60f8      	str	r0, [r7, #12]
 80015b6:	60b9      	str	r1, [r7, #8]
 80015b8:	603b      	str	r3, [r7, #0]
 80015ba:	4613      	mov	r3, r2
 80015bc:	80fb      	strh	r3, [r7, #6]
	rgbSensor->ColorFilter1_GPIOx = ColorFilter1_GPIOx;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	68ba      	ldr	r2, [r7, #8]
 80015c2:	629a      	str	r2, [r3, #40]	; 0x28
	rgbSensor->ColorFilter1_GPIO_Pin = ColorFilter1_GPIO_Pin;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	88fa      	ldrh	r2, [r7, #6]
 80015c8:	859a      	strh	r2, [r3, #44]	; 0x2c
	rgbSensor->ColorFilter2_GPIOx = ColorFilter2_GPIOx;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	683a      	ldr	r2, [r7, #0]
 80015ce:	631a      	str	r2, [r3, #48]	; 0x30
	rgbSensor->ColorFilter2_GPIO_Pin = ColorFilter2_GPIO_Pin;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	8b3a      	ldrh	r2, [r7, #24]
 80015d4:	869a      	strh	r2, [r3, #52]	; 0x34

	return 0;
 80015d6:	2300      	movs	r3, #0
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3714      	adds	r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <RGB_Init>:

uint8_t RGB_Init(RGB_struct* rgbSensor){
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]

	rgbSensor->it.flag = 0;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2200      	movs	r2, #0
 80015f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	rgbSensor->it.isFirstCaptured = 0;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	rgbSensor->it.icVal1 = 0;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2200      	movs	r2, #0
 8001600:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	rgbSensor->it.icVal2 = 0;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2200      	movs	r2, #0
 8001608:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
	rgbSensor->it.difference = 0;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2200      	movs	r2, #0
 8001610:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	rgbSensor->it.frequency = 0;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	64da      	str	r2, [r3, #76]	; 0x4c

	// OE : Output Enable -> DISABLE
	HAL_GPIO_WritePin(rgbSensor->OutputEnable_GPIOx, rgbSensor->OutputEnable_GPIO_Pin, GPIO_PIN_SET);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6898      	ldr	r0, [r3, #8]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	899b      	ldrh	r3, [r3, #12]
 8001624:	2201      	movs	r2, #1
 8001626:	4619      	mov	r1, r3
 8001628:	f003 fb76 	bl	8004d18 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800162c:	20c8      	movs	r0, #200	; 0xc8
 800162e:	f002 f829 	bl	8003684 <HAL_Delay>

	RGB_SetOFscaling(rgbSensor, RGB_OF_02_RANGE);
 8001632:	2102      	movs	r1, #2
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f000 f889 	bl	800174c <RGB_SetOFscaling>
	RGB_SetFilter(rgbSensor, RGB_RED);
 800163a:	2100      	movs	r1, #0
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f000 f819 	bl	8001674 <RGB_SetFilter>

	// Turn on the LEDs to lights the floor
	HAL_GPIO_WritePin(rgbSensor->LED_GPIOx, rgbSensor->LED_GPIO_Pin, GPIO_PIN_SET);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6918      	ldr	r0, [r3, #16]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	8a9b      	ldrh	r3, [r3, #20]
 800164a:	2201      	movs	r2, #1
 800164c:	4619      	mov	r1, r3
 800164e:	f003 fb63 	bl	8004d18 <HAL_GPIO_WritePin>

	// OE : Output Enable -> ENABLE
	HAL_Delay(200);
 8001652:	20c8      	movs	r0, #200	; 0xc8
 8001654:	f002 f816 	bl	8003684 <HAL_Delay>
	HAL_GPIO_WritePin(rgbSensor->OutputEnable_GPIOx, rgbSensor->OutputEnable_GPIO_Pin, GPIO_PIN_RESET);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6898      	ldr	r0, [r3, #8]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	899b      	ldrh	r3, [r3, #12]
 8001660:	2200      	movs	r2, #0
 8001662:	4619      	mov	r1, r3
 8001664:	f003 fb58 	bl	8004d18 <HAL_GPIO_WritePin>

	return 0;
 8001668:	2300      	movs	r3, #0
}
 800166a:	4618      	mov	r0, r3
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
	...

08001674 <RGB_SetFilter>:

uint8_t RGB_SetFilter(RGB_struct* rgbSensor, uint8_t color){
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	460b      	mov	r3, r1
 800167e:	70fb      	strb	r3, [r7, #3]
	uint8_t status = RGB_ERROR_NONE;
 8001680:	2300      	movs	r3, #0
 8001682:	73fb      	strb	r3, [r7, #15]

	switch(color)
 8001684:	78fb      	ldrb	r3, [r7, #3]
 8001686:	2b03      	cmp	r3, #3
 8001688:	d84e      	bhi.n	8001728 <RGB_SetFilter+0xb4>
 800168a:	a201      	add	r2, pc, #4	; (adr r2, 8001690 <RGB_SetFilter+0x1c>)
 800168c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001690:	080016a1 	.word	0x080016a1
 8001694:	080016c3 	.word	0x080016c3
 8001698:	080016e5 	.word	0x080016e5
 800169c:	08001707 	.word	0x08001707
	{
	case RGB_RED:
		HAL_GPIO_WritePin(rgbSensor->ColorFilter1_GPIOx, rgbSensor->ColorFilter1_GPIO_Pin, GPIO_PIN_RESET);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80016a8:	2200      	movs	r2, #0
 80016aa:	4619      	mov	r1, r3
 80016ac:	f003 fb34 	bl	8004d18 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(rgbSensor->ColorFilter2_GPIOx, rgbSensor->ColorFilter2_GPIO_Pin, GPIO_PIN_RESET);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80016b8:	2200      	movs	r2, #0
 80016ba:	4619      	mov	r1, r3
 80016bc:	f003 fb2c 	bl	8004d18 <HAL_GPIO_WritePin>
		break;
 80016c0:	e039      	b.n	8001736 <RGB_SetFilter+0xc2>
	case RGB_BLUE:
		HAL_GPIO_WritePin(rgbSensor->ColorFilter1_GPIOx, rgbSensor->ColorFilter1_GPIO_Pin, GPIO_PIN_RESET);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80016ca:	2200      	movs	r2, #0
 80016cc:	4619      	mov	r1, r3
 80016ce:	f003 fb23 	bl	8004d18 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(rgbSensor->ColorFilter2_GPIOx, rgbSensor->ColorFilter2_GPIO_Pin, GPIO_PIN_SET);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80016da:	2201      	movs	r2, #1
 80016dc:	4619      	mov	r1, r3
 80016de:	f003 fb1b 	bl	8004d18 <HAL_GPIO_WritePin>
		break;
 80016e2:	e028      	b.n	8001736 <RGB_SetFilter+0xc2>
	case RGB_GREEN:
		HAL_GPIO_WritePin(rgbSensor->ColorFilter1_GPIOx, rgbSensor->ColorFilter1_GPIO_Pin, GPIO_PIN_SET);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80016ec:	2201      	movs	r2, #1
 80016ee:	4619      	mov	r1, r3
 80016f0:	f003 fb12 	bl	8004d18 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(rgbSensor->ColorFilter2_GPIOx, rgbSensor->ColorFilter2_GPIO_Pin, GPIO_PIN_SET);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80016fc:	2201      	movs	r2, #1
 80016fe:	4619      	mov	r1, r3
 8001700:	f003 fb0a 	bl	8004d18 <HAL_GPIO_WritePin>
		break;
 8001704:	e017      	b.n	8001736 <RGB_SetFilter+0xc2>
	case RGB_CLEAR:
		HAL_GPIO_WritePin(rgbSensor->ColorFilter1_GPIOx, rgbSensor->ColorFilter1_GPIO_Pin, GPIO_PIN_SET);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800170e:	2201      	movs	r2, #1
 8001710:	4619      	mov	r1, r3
 8001712:	f003 fb01 	bl	8004d18 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(rgbSensor->ColorFilter2_GPIOx, rgbSensor->ColorFilter2_GPIO_Pin, GPIO_PIN_RESET);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800171e:	2200      	movs	r2, #0
 8001720:	4619      	mov	r1, r3
 8001722:	f003 faf9 	bl	8004d18 <HAL_GPIO_WritePin>
		break;
 8001726:	e006      	b.n	8001736 <RGB_SetFilter+0xc2>
	default:
		status = RGB_ERROR_FILTER;
 8001728:	2301      	movs	r3, #1
 800172a:	73fb      	strb	r3, [r7, #15]
		printf("RGB - Error setFilter : %d\r\n", status);
 800172c:	7bfb      	ldrb	r3, [r7, #15]
 800172e:	4619      	mov	r1, r3
 8001730:	4805      	ldr	r0, [pc, #20]	; (8001748 <RGB_SetFilter+0xd4>)
 8001732:	f00e fc07 	bl	800ff44 <iprintf>
	}
	rgbSensor->it.colorFilter = color;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	78fa      	ldrb	r2, [r7, #3]
 800173a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

	return status;
 800173e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001740:	4618      	mov	r0, r3
 8001742:	3710      	adds	r7, #16
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	0801264c 	.word	0x0801264c

0800174c <RGB_SetOFscaling>:

uint8_t RGB_SetOFscaling(RGB_struct* rgbSensor, uint8_t scale){
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	460b      	mov	r3, r1
 8001756:	70fb      	strb	r3, [r7, #3]
	uint8_t status = RGB_ERROR_NONE;
 8001758:	2300      	movs	r3, #0
 800175a:	73fb      	strb	r3, [r7, #15]

	switch(scale)
 800175c:	78fb      	ldrb	r3, [r7, #3]
 800175e:	2b64      	cmp	r3, #100	; 0x64
 8001760:	d03d      	beq.n	80017de <RGB_SetOFscaling+0x92>
 8001762:	2b64      	cmp	r3, #100	; 0x64
 8001764:	dc4c      	bgt.n	8001800 <RGB_SetOFscaling+0xb4>
 8001766:	2b14      	cmp	r3, #20
 8001768:	d028      	beq.n	80017bc <RGB_SetOFscaling+0x70>
 800176a:	2b14      	cmp	r3, #20
 800176c:	dc48      	bgt.n	8001800 <RGB_SetOFscaling+0xb4>
 800176e:	2b00      	cmp	r3, #0
 8001770:	d002      	beq.n	8001778 <RGB_SetOFscaling+0x2c>
 8001772:	2b02      	cmp	r3, #2
 8001774:	d011      	beq.n	800179a <RGB_SetOFscaling+0x4e>
 8001776:	e043      	b.n	8001800 <RGB_SetOFscaling+0xb4>
	{
	case 0:
		HAL_GPIO_WritePin(rgbSensor->OutFreq1_GPIOx, rgbSensor->OutFreq1_GPIO_Pin, GPIO_PIN_RESET);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6998      	ldr	r0, [r3, #24]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	8b9b      	ldrh	r3, [r3, #28]
 8001780:	2200      	movs	r2, #0
 8001782:	4619      	mov	r1, r3
 8001784:	f003 fac8 	bl	8004d18 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(rgbSensor->OutFreq2_GPIOx, rgbSensor->OutFreq2_GPIO_Pin, GPIO_PIN_RESET);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a18      	ldr	r0, [r3, #32]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001790:	2200      	movs	r2, #0
 8001792:	4619      	mov	r1, r3
 8001794:	f003 fac0 	bl	8004d18 <HAL_GPIO_WritePin>
		break;
 8001798:	e039      	b.n	800180e <RGB_SetOFscaling+0xc2>
	case 2:
		HAL_GPIO_WritePin(rgbSensor->OutFreq1_GPIOx, rgbSensor->OutFreq1_GPIO_Pin, GPIO_PIN_RESET);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6998      	ldr	r0, [r3, #24]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	8b9b      	ldrh	r3, [r3, #28]
 80017a2:	2200      	movs	r2, #0
 80017a4:	4619      	mov	r1, r3
 80017a6:	f003 fab7 	bl	8004d18 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(rgbSensor->OutFreq2_GPIOx, rgbSensor->OutFreq2_GPIO_Pin, GPIO_PIN_SET);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a18      	ldr	r0, [r3, #32]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017b2:	2201      	movs	r2, #1
 80017b4:	4619      	mov	r1, r3
 80017b6:	f003 faaf 	bl	8004d18 <HAL_GPIO_WritePin>
		break;
 80017ba:	e028      	b.n	800180e <RGB_SetOFscaling+0xc2>
	case 20:
		HAL_GPIO_WritePin(rgbSensor->OutFreq1_GPIOx, rgbSensor->OutFreq1_GPIO_Pin, GPIO_PIN_SET);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6998      	ldr	r0, [r3, #24]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	8b9b      	ldrh	r3, [r3, #28]
 80017c4:	2201      	movs	r2, #1
 80017c6:	4619      	mov	r1, r3
 80017c8:	f003 faa6 	bl	8004d18 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(rgbSensor->OutFreq2_GPIOx, rgbSensor->OutFreq2_GPIO_Pin, GPIO_PIN_RESET);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a18      	ldr	r0, [r3, #32]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017d4:	2200      	movs	r2, #0
 80017d6:	4619      	mov	r1, r3
 80017d8:	f003 fa9e 	bl	8004d18 <HAL_GPIO_WritePin>
		break;
 80017dc:	e017      	b.n	800180e <RGB_SetOFscaling+0xc2>
	case 100:
		HAL_GPIO_WritePin(rgbSensor->OutFreq1_GPIOx, rgbSensor->OutFreq1_GPIO_Pin, GPIO_PIN_SET);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6998      	ldr	r0, [r3, #24]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	8b9b      	ldrh	r3, [r3, #28]
 80017e6:	2201      	movs	r2, #1
 80017e8:	4619      	mov	r1, r3
 80017ea:	f003 fa95 	bl	8004d18 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(rgbSensor->OutFreq2_GPIOx, rgbSensor->OutFreq2_GPIO_Pin, GPIO_PIN_SET);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6a18      	ldr	r0, [r3, #32]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017f6:	2201      	movs	r2, #1
 80017f8:	4619      	mov	r1, r3
 80017fa:	f003 fa8d 	bl	8004d18 <HAL_GPIO_WritePin>
		break;
 80017fe:	e006      	b.n	800180e <RGB_SetOFscaling+0xc2>
	default:
		status = RGB_ERROR_OF_SCALING;
 8001800:	2302      	movs	r3, #2
 8001802:	73fb      	strb	r3, [r7, #15]
		printf("RGB - Error setOFscaling : %d\r\n", status);
 8001804:	7bfb      	ldrb	r3, [r7, #15]
 8001806:	4619      	mov	r1, r3
 8001808:	4803      	ldr	r0, [pc, #12]	; (8001818 <RGB_SetOFscaling+0xcc>)
 800180a:	f00e fb9b 	bl	800ff44 <iprintf>
	}

	return status;
 800180e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001810:	4618      	mov	r0, r3
 8001812:	3710      	adds	r7, #16
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	0801266c 	.word	0x0801266c

0800181c <RGB_IsTheFloorRed>:


uint8_t RGB_IsTheFloorRed(RGB_struct* rgbSensor){
 800181c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001820:	b084      	sub	sp, #16
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
	uint8_t status = RGB_ERROR_NONE;
 8001826:	2300      	movs	r3, #0
 8001828:	73fb      	strb	r3, [r7, #15]

	rgbSensor->it.difference = rgbSensor->it.icVal2 - rgbSensor->it.icVal1;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f8b3 2046 	ldrh.w	r2, [r3, #70]	; 0x46
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	b29a      	uxth	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	float refClock = RGB_APBCLOCK/(RGB_PRESCALER);
 8001840:	4b59      	ldr	r3, [pc, #356]	; (80019a8 <RGB_IsTheFloorRed+0x18c>)
 8001842:	60bb      	str	r3, [r7, #8]
	rgbSensor->it.frequency = refClock/rgbSensor->it.difference;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800184a:	ee07 3a90 	vmov	s15, r3
 800184e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001852:	edd7 6a02 	vldr	s13, [r7, #8]
 8001856:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

	switch(rgbSensor->it.colorFilter)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001866:	2b02      	cmp	r3, #2
 8001868:	d01c      	beq.n	80018a4 <RGB_IsTheFloorRed+0x88>
 800186a:	2b02      	cmp	r3, #2
 800186c:	dc46      	bgt.n	80018fc <RGB_IsTheFloorRed+0xe0>
 800186e:	2b00      	cmp	r3, #0
 8001870:	d002      	beq.n	8001878 <RGB_IsTheFloorRed+0x5c>
 8001872:	2b01      	cmp	r3, #1
 8001874:	d02c      	beq.n	80018d0 <RGB_IsTheFloorRed+0xb4>
 8001876:	e041      	b.n	80018fc <RGB_IsTheFloorRed+0xe0>
	{
	case RGB_RED:
		rgbSensor->red = (uint16_t)rgbSensor->it.frequency;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800187e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001882:	ee17 3a90 	vmov	r3, s15
 8001886:	b29a      	uxth	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	86da      	strh	r2, [r3, #54]	; 0x36
		rgbSensor->it.colorFilter = RGB_GREEN;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2202      	movs	r2, #2
 8001890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
		RGB_SetFilter(rgbSensor, rgbSensor->it.colorFilter);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800189a:	4619      	mov	r1, r3
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f7ff fee9 	bl	8001674 <RGB_SetFilter>
		break;
 80018a2:	e02e      	b.n	8001902 <RGB_IsTheFloorRed+0xe6>
	case RGB_GREEN:
		rgbSensor->green = (uint16_t)rgbSensor->it.frequency;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80018aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018ae:	ee17 3a90 	vmov	r3, s15
 80018b2:	b29a      	uxth	r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	871a      	strh	r2, [r3, #56]	; 0x38
		rgbSensor->it.colorFilter = RGB_BLUE;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2201      	movs	r2, #1
 80018bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
		RGB_SetFilter(rgbSensor, rgbSensor->it.colorFilter);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018c6:	4619      	mov	r1, r3
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f7ff fed3 	bl	8001674 <RGB_SetFilter>
		break;
 80018ce:	e018      	b.n	8001902 <RGB_IsTheFloorRed+0xe6>
	case RGB_BLUE:
		rgbSensor->blue = (uint16_t)rgbSensor->it.frequency;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80018d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018da:	ee17 3a90 	vmov	r3, s15
 80018de:	b29a      	uxth	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	875a      	strh	r2, [r3, #58]	; 0x3a
		rgbSensor->it.colorFilter = RGB_RED;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2200      	movs	r2, #0
 80018e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
		RGB_SetFilter(rgbSensor, rgbSensor->it.colorFilter);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018f2:	4619      	mov	r1, r3
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f7ff febd 	bl	8001674 <RGB_SetFilter>
		break;
 80018fa:	e002      	b.n	8001902 <RGB_IsTheFloorRed+0xe6>
	default:
		printf("RGB - Error setFilter\r\n");
 80018fc:	482b      	ldr	r0, [pc, #172]	; (80019ac <RGB_IsTheFloorRed+0x190>)
 80018fe:	f00e fba7 	bl	8010050 <puts>
	}
	if((rgbSensor->red >= (1.5*rgbSensor->green)) & (rgbSensor->red >= (1.5*rgbSensor->blue))){
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001906:	4618      	mov	r0, r3
 8001908:	f7fe fe24 	bl	8000554 <__aeabi_i2d>
 800190c:	4604      	mov	r4, r0
 800190e:	460d      	mov	r5, r1
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001914:	4618      	mov	r0, r3
 8001916:	f7fe fe1d 	bl	8000554 <__aeabi_i2d>
 800191a:	f04f 0200 	mov.w	r2, #0
 800191e:	4b24      	ldr	r3, [pc, #144]	; (80019b0 <RGB_IsTheFloorRed+0x194>)
 8001920:	f7fe fe82 	bl	8000628 <__aeabi_dmul>
 8001924:	4602      	mov	r2, r0
 8001926:	460b      	mov	r3, r1
 8001928:	2101      	movs	r1, #1
 800192a:	460e      	mov	r6, r1
 800192c:	4620      	mov	r0, r4
 800192e:	4629      	mov	r1, r5
 8001930:	f7ff f900 	bl	8000b34 <__aeabi_dcmpge>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d101      	bne.n	800193e <RGB_IsTheFloorRed+0x122>
 800193a:	2300      	movs	r3, #0
 800193c:	461e      	mov	r6, r3
 800193e:	b2f6      	uxtb	r6, r6
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001944:	4618      	mov	r0, r3
 8001946:	f7fe fe05 	bl	8000554 <__aeabi_i2d>
 800194a:	4604      	mov	r4, r0
 800194c:	460d      	mov	r5, r1
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8001952:	4618      	mov	r0, r3
 8001954:	f7fe fdfe 	bl	8000554 <__aeabi_i2d>
 8001958:	f04f 0200 	mov.w	r2, #0
 800195c:	4b14      	ldr	r3, [pc, #80]	; (80019b0 <RGB_IsTheFloorRed+0x194>)
 800195e:	f7fe fe63 	bl	8000628 <__aeabi_dmul>
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	2101      	movs	r1, #1
 8001968:	4688      	mov	r8, r1
 800196a:	4620      	mov	r0, r4
 800196c:	4629      	mov	r1, r5
 800196e:	f7ff f8e1 	bl	8000b34 <__aeabi_dcmpge>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d101      	bne.n	800197c <RGB_IsTheFloorRed+0x160>
 8001978:	2300      	movs	r3, #0
 800197a:	4698      	mov	r8, r3
 800197c:	fa5f f388 	uxtb.w	r3, r8
 8001980:	4033      	ands	r3, r6
 8001982:	b2db      	uxtb	r3, r3
 8001984:	2b00      	cmp	r3, #0
 8001986:	d004      	beq.n	8001992 <RGB_IsTheFloorRed+0x176>
		rgbSensor->isFloorRed = 1;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2201      	movs	r2, #1
 800198c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001990:	e003      	b.n	800199a <RGB_IsTheFloorRed+0x17e>
	}else{
		rgbSensor->isFloorRed = 0;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2200      	movs	r2, #0
 8001996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	}

	return status;
 800199a:	7bfb      	ldrb	r3, [r7, #15]
}
 800199c:	4618      	mov	r0, r3
 800199e:	3710      	adds	r7, #16
 80019a0:	46bd      	mov	sp, r7
 80019a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80019a6:	bf00      	nop
 80019a8:	49742400 	.word	0x49742400
 80019ac:	0801268c 	.word	0x0801268c
 80019b0:	3ff80000 	.word	0x3ff80000

080019b4 <TOF_Init_SetI2C>:
 *      Author: jerem
 */

#include "BOTterfly-H/tof_sensor.h"

uint8_t TOF_Init_SetI2C(VL53L0X_Dev_t* device, I2C_HandleTypeDef *hi2c, uint8_t I2cAddr){
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	4613      	mov	r3, r2
 80019c0:	71fb      	strb	r3, [r7, #7]
	device->I2cHandle = hi2c;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	68ba      	ldr	r2, [r7, #8]
 80019c6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	device->I2cAddr = I2cAddr;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	79fa      	ldrb	r2, [r7, #7]
 80019ce:	f883 2173 	strb.w	r2, [r3, #371]	; 0x173

	return 0;
 80019d2:	2300      	movs	r3, #0
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3714      	adds	r7, #20
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <TOF_Init_SetGPIOs>:

uint8_t TOF_Init_SetGPIOs(VL53L0X_Dev_t* device, GPIO_TypeDef* XSHUT_GPIOx, uint16_t XSHUT_GPIO_Pin,
		GPIO_TypeDef* EXTI_GPIOx, uint16_t EXTI_GPIO_Pin){
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	603b      	str	r3, [r7, #0]
 80019ec:	4613      	mov	r3, r2
 80019ee:	80fb      	strh	r3, [r7, #6]
	device->XSHUT_GPIOx = XSHUT_GPIOx;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	68ba      	ldr	r2, [r7, #8]
 80019f4:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	device->XSHUT_GPIO_Pin = XSHUT_GPIO_Pin;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	88fa      	ldrh	r2, [r7, #6]
 80019fc:	f8a3 2168 	strh.w	r2, [r3, #360]	; 0x168
	device->EXTI_GPIOx = EXTI_GPIOx;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	683a      	ldr	r2, [r7, #0]
 8001a04:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	device->EXTI_GPIO_Pin = EXTI_GPIO_Pin;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	8b3a      	ldrh	r2, [r7, #24]
 8001a0c:	f8a3 2170 	strh.w	r2, [r3, #368]	; 0x170

	return 0;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3714      	adds	r7, #20
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr

08001a1e <TOF_Init_SetEXTI>:

uint8_t TOF_Init_SetEXTI(VL53L0X_Dev_t* device, IRQn_Type EXTIx_IRQn){
 8001a1e:	b480      	push	{r7}
 8001a20:	b083      	sub	sp, #12
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
 8001a26:	460b      	mov	r3, r1
 8001a28:	70fb      	strb	r3, [r7, #3]
	device->EXTI_IRQn = EXTIx_IRQn;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	78fa      	ldrb	r2, [r7, #3]
 8001a2e:	f883 2172 	strb.w	r2, [r3, #370]	; 0x172

	return 0;
 8001a32:	2300      	movs	r3, #0
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <TOF_Init>:

uint8_t TOF_Init(VL53L0X_Dev_t* device){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	for(int i=0; i<TOF_nbOfSensor; i++){
 8001a48:	2300      	movs	r3, #0
 8001a4a:	617b      	str	r3, [r7, #20]
 8001a4c:	e021      	b.n	8001a92 <TOF_Init+0x52>
		device[i].I2cDevAddr = 0x52;
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8001a54:	fb02 f303 	mul.w	r3, r2, r3
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	2252      	movs	r2, #82	; 0x52
 8001a5e:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174
		device[i].comms_speed_khz = 400;
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8001a68:	fb02 f303 	mul.w	r3, r2, r3
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	4413      	add	r3, r2
 8001a70:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001a74:	f8a3 2176 	strh.w	r2, [r3, #374]	; 0x176
		device[i].comms_type = 1;
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8001a7e:	fb02 f303 	mul.w	r3, r2, r3
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	2201      	movs	r2, #1
 8001a88:	f883 2175 	strb.w	r2, [r3, #373]	; 0x175
	for(int i=0; i<TOF_nbOfSensor; i++){
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	3301      	adds	r3, #1
 8001a90:	617b      	str	r3, [r7, #20]
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	ddda      	ble.n	8001a4e <TOF_Init+0xe>
	}

	// Disable the interruptions
	// Useful for the INITIALIZATION FLOW before changing the address of each device
	for(int i=0; i<TOF_nbOfSensor; i++){
 8001a98:	2300      	movs	r3, #0
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	e024      	b.n	8001ae8 <TOF_Init+0xa8>
		HAL_GPIO_WritePin(device[i].XSHUT_GPIOx, device[i].XSHUT_GPIO_Pin, GPIO_PIN_RESET);
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8001aa4:	fb02 f303 	mul.w	r3, r2, r3
 8001aa8:	687a      	ldr	r2, [r7, #4]
 8001aaa:	4413      	add	r3, r2
 8001aac:	f8d3 0164 	ldr.w	r0, [r3, #356]	; 0x164
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8001ab6:	fb02 f303 	mul.w	r3, r2, r3
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	4413      	add	r3, r2
 8001abe:	f8b3 3168 	ldrh.w	r3, [r3, #360]	; 0x168
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f003 f927 	bl	8004d18 <HAL_GPIO_WritePin>
		HAL_NVIC_DisableIRQ(device[i].EXTI_IRQn);
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8001ad0:	fb02 f303 	mul.w	r3, r2, r3
 8001ad4:	687a      	ldr	r2, [r7, #4]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	f993 3172 	ldrsb.w	r3, [r3, #370]	; 0x172
 8001adc:	4618      	mov	r0, r3
 8001ade:	f002 fb77 	bl	80041d0 <HAL_NVIC_DisableIRQ>
	for(int i=0; i<TOF_nbOfSensor; i++){
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	613b      	str	r3, [r7, #16]
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	ddd7      	ble.n	8001a9e <TOF_Init+0x5e>
	}
	HAL_Delay(100);
 8001aee:	2064      	movs	r0, #100	; 0x64
 8001af0:	f001 fdc8 	bl	8003684 <HAL_Delay>

	// INITIALIZATION FLOW
	for(int i=0; i<TOF_nbOfSensor; i++){
 8001af4:	2300      	movs	r3, #0
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	e046      	b.n	8001b88 <TOF_Init+0x148>
		HAL_GPIO_WritePin(device[i].XSHUT_GPIOx, device[i].XSHUT_GPIO_Pin, GPIO_PIN_SET);
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8001b00:	fb02 f303 	mul.w	r3, r2, r3
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	4413      	add	r3, r2
 8001b08:	f8d3 0164 	ldr.w	r0, [r3, #356]	; 0x164
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8001b12:	fb02 f303 	mul.w	r3, r2, r3
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	4413      	add	r3, r2
 8001b1a:	f8b3 3168 	ldrh.w	r3, [r3, #360]	; 0x168
 8001b1e:	2201      	movs	r2, #1
 8001b20:	4619      	mov	r1, r3
 8001b22:	f003 f8f9 	bl	8004d18 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8001b26:	2064      	movs	r0, #100	; 0x64
 8001b28:	f001 fdac 	bl	8003684 <HAL_Delay>
		TOF_InitializationFlow(&device[i], (uint8_t)device[i].EXTI_GPIOx->ODR);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8001b32:	fb02 f303 	mul.w	r3, r2, r3
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	18d0      	adds	r0, r2, r3
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8001b40:	fb02 f303 	mul.w	r3, r2, r3
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	4413      	add	r3, r2
 8001b48:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 8001b4c:	695b      	ldr	r3, [r3, #20]
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	4619      	mov	r1, r3
 8001b52:	f000 f824 	bl	8001b9e <TOF_InitializationFlow>
		TOF_SetDeviceAddr(&device[i], device[i].I2cAddr);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8001b5c:	fb02 f303 	mul.w	r3, r2, r3
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	18d0      	adds	r0, r2, r3
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8001b6a:	fb02 f303 	mul.w	r3, r2, r3
 8001b6e:	687a      	ldr	r2, [r7, #4]
 8001b70:	4413      	add	r3, r2
 8001b72:	f893 3173 	ldrb.w	r3, [r3, #371]	; 0x173
 8001b76:	4619      	mov	r1, r3
 8001b78:	f000 f8d8 	bl	8001d2c <TOF_SetDeviceAddr>
		HAL_Delay(100);
 8001b7c:	2064      	movs	r0, #100	; 0x64
 8001b7e:	f001 fd81 	bl	8003684 <HAL_Delay>
	for(int i=0; i<TOF_nbOfSensor; i++){
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	3301      	adds	r3, #1
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	ddb5      	ble.n	8001afa <TOF_Init+0xba>

	// Enable the Interruptions
//	for(int i=0; i<TOF_nbOfSensor; i++){
//		HAL_NVIC_EnableIRQ(device[i].EXTI_IRQn);
//	}
	HAL_Delay(100);
 8001b8e:	2064      	movs	r0, #100	; 0x64
 8001b90:	f001 fd78 	bl	8003684 <HAL_Delay>

	return 0;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3718      	adds	r7, #24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <TOF_InitializationFlow>:

uint8_t TOF_InitializationFlow(VL53L0X_Dev_t* device, uint8_t interruptPin){
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b082      	sub	sp, #8
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	70fb      	strb	r3, [r7, #3]
	// Device initialization (~ 40ms)
	TOF_Initialization(device);
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f000 f81a 	bl	8001be4 <TOF_Initialization>
	HAL_Delay(50);
 8001bb0:	2032      	movs	r0, #50	; 0x32
 8001bb2:	f001 fd67 	bl	8003684 <HAL_Delay>

	// Calibration data loading (~ 1ms)
	TOF_Calibration(device);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f000 f842 	bl	8001c40 <TOF_Calibration>
	HAL_Delay(5);
 8001bbc:	2005      	movs	r0, #5
 8001bbe:	f001 fd61 	bl	8003684 <HAL_Delay>

	// System settings (~ 1ms)
	TOF_Settings(device, interruptPin);
 8001bc2:	78fb      	ldrb	r3, [r7, #3]
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f000 f87a 	bl	8001cc0 <TOF_Settings>
	HAL_Delay(5);
 8001bcc:	2005      	movs	r0, #5
 8001bce:	f001 fd59 	bl	8003684 <HAL_Delay>

	VL53L0X_StartMeasurement(device);
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f008 f9d6 	bl	8009f84 <VL53L0X_StartMeasurement>

	return 0;
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3708      	adds	r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
	...

08001be4 <TOF_Initialization>:

uint8_t TOF_Initialization(VL53L0X_Dev_t* device){
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
	uint8_t status = VL53L0X_ERROR_NONE;
 8001bec:	2300      	movs	r3, #0
 8001bee:	73fb      	strb	r3, [r7, #15]

	// DataInit
	if((status = VL53L0X_DataInit(device)) != VL53L0X_ERROR_NONE){
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f007 f96b 	bl	8008ecc <VL53L0X_DataInit>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	73fb      	strb	r3, [r7, #15]
 8001bfa:	7bfb      	ldrb	r3, [r7, #15]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d006      	beq.n	8001c0e <TOF_Initialization+0x2a>
		printf("ToF - Error DataInit : %d\r\n", status);
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	4619      	mov	r1, r3
 8001c04:	480c      	ldr	r0, [pc, #48]	; (8001c38 <TOF_Initialization+0x54>)
 8001c06:	f00e f99d 	bl	800ff44 <iprintf>
		return 1;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e00f      	b.n	8001c2e <TOF_Initialization+0x4a>
	}

	// StaticInit
	if((status = VL53L0X_StaticInit(device)) != VL53L0X_ERROR_NONE){
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f007 fac0 	bl	8009194 <VL53L0X_StaticInit>
 8001c14:	4603      	mov	r3, r0
 8001c16:	73fb      	strb	r3, [r7, #15]
 8001c18:	7bfb      	ldrb	r3, [r7, #15]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d006      	beq.n	8001c2c <TOF_Initialization+0x48>
		printf("ToF - Error StaticInit : %d\r\n", status);
 8001c1e:	7bfb      	ldrb	r3, [r7, #15]
 8001c20:	4619      	mov	r1, r3
 8001c22:	4806      	ldr	r0, [pc, #24]	; (8001c3c <TOF_Initialization+0x58>)
 8001c24:	f00e f98e 	bl	800ff44 <iprintf>
		return 1;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e000      	b.n	8001c2e <TOF_Initialization+0x4a>
	}

	return 0;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	080126a4 	.word	0x080126a4
 8001c3c:	080126c0 	.word	0x080126c0

08001c40 <TOF_Calibration>:
// SPADs calibration
static uint32_t *refSpadCount; static uint8_t *isApertureSpads;
// Temperature calibration
static uint8_t *pVhvSettings; static uint8_t *pPhaseCal;

uint8_t TOF_Calibration(VL53L0X_Dev_t* device){
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
	uint8_t status = VL53L0X_ERROR_NONE;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	73fb      	strb	r3, [r7, #15]

	// SPADs calibration (~ 10ms)
	if((status = VL53L0X_PerformRefSpadManagement(device, refSpadCount, isApertureSpads)) != VL53L0X_ERROR_NONE){
 8001c4c:	4b16      	ldr	r3, [pc, #88]	; (8001ca8 <TOF_Calibration+0x68>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a16      	ldr	r2, [pc, #88]	; (8001cac <TOF_Calibration+0x6c>)
 8001c52:	6812      	ldr	r2, [r2, #0]
 8001c54:	4619      	mov	r1, r3
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f008 fda6 	bl	800a7a8 <VL53L0X_PerformRefSpadManagement>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	73fb      	strb	r3, [r7, #15]
 8001c60:	7bfb      	ldrb	r3, [r7, #15]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d006      	beq.n	8001c74 <TOF_Calibration+0x34>
		printf("ToF - Error SPADs calibration : %d\r\n", status);
 8001c66:	7bfb      	ldrb	r3, [r7, #15]
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4811      	ldr	r0, [pc, #68]	; (8001cb0 <TOF_Calibration+0x70>)
 8001c6c:	f00e f96a 	bl	800ff44 <iprintf>
		return 1;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e014      	b.n	8001c9e <TOF_Calibration+0x5e>
	}

	// Temperature calibration (~ 40ms)
	if((status = VL53L0X_PerformRefCalibration(device, pVhvSettings, pPhaseCal)) != VL53L0X_ERROR_NONE){
 8001c74:	4b0f      	ldr	r3, [pc, #60]	; (8001cb4 <TOF_Calibration+0x74>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a0f      	ldr	r2, [pc, #60]	; (8001cb8 <TOF_Calibration+0x78>)
 8001c7a:	6812      	ldr	r2, [r2, #0]
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f008 f904 	bl	8009e8c <VL53L0X_PerformRefCalibration>
 8001c84:	4603      	mov	r3, r0
 8001c86:	73fb      	strb	r3, [r7, #15]
 8001c88:	7bfb      	ldrb	r3, [r7, #15]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d006      	beq.n	8001c9c <TOF_Calibration+0x5c>
		printf("ToF - Error Temperature calibration : %d\r\n", status);
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
 8001c90:	4619      	mov	r1, r3
 8001c92:	480a      	ldr	r0, [pc, #40]	; (8001cbc <TOF_Calibration+0x7c>)
 8001c94:	f00e f956 	bl	800ff44 <iprintf>
		return 1;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e000      	b.n	8001c9e <TOF_Calibration+0x5e>
	}

	return 0;
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3710      	adds	r7, #16
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000350 	.word	0x20000350
 8001cac:	20000354 	.word	0x20000354
 8001cb0:	080126e0 	.word	0x080126e0
 8001cb4:	20000358 	.word	0x20000358
 8001cb8:	2000035c 	.word	0x2000035c
 8001cbc:	08012708 	.word	0x08012708

08001cc0 <TOF_Settings>:

uint8_t TOF_Settings(VL53L0X_Dev_t* device, uint8_t interruptPin){
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af02      	add	r7, sp, #8
 8001cc6:	6078      	str	r0, [r7, #4]
 8001cc8:	460b      	mov	r3, r1
 8001cca:	70fb      	strb	r3, [r7, #3]
	uint8_t status = VL53L0X_ERROR_NONE;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	73fb      	strb	r3, [r7, #15]

	// Device mode
	if((status = VL53L0X_SetDeviceMode(device, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING)) != VL53L0X_ERROR_NONE){
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f007 fc70 	bl	80095b8 <VL53L0X_SetDeviceMode>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	73fb      	strb	r3, [r7, #15]
 8001cdc:	7bfb      	ldrb	r3, [r7, #15]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d006      	beq.n	8001cf0 <TOF_Settings+0x30>
		printf("ToF - Error SetDeviceMode : %d\r\n", status);
 8001ce2:	7bfb      	ldrb	r3, [r7, #15]
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	480f      	ldr	r0, [pc, #60]	; (8001d24 <TOF_Settings+0x64>)
 8001ce8:	f00e f92c 	bl	800ff44 <iprintf>
		return 1;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e015      	b.n	8001d1c <TOF_Settings+0x5c>
	}

	// Set GPIO : Pour interruptions
	status = VL53L0X_SetGpioConfig(device, interruptPin, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING, VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY, VL53L0X_INTERRUPTPOLARITY_HIGH);
 8001cf0:	78f9      	ldrb	r1, [r7, #3]
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	9300      	str	r3, [sp, #0]
 8001cf6:	2304      	movs	r3, #4
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f008 fb98 	bl	800a430 <VL53L0X_SetGpioConfig>
 8001d00:	4603      	mov	r3, r0
 8001d02:	73fb      	strb	r3, [r7, #15]
	if(status != VL53L0X_ERROR_NONE){
 8001d04:	7bfb      	ldrb	r3, [r7, #15]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d007      	beq.n	8001d1a <TOF_Settings+0x5a>
		printf("ToF - Error SetGPIO : %d %d\r\n",status,interruptPin);
 8001d0a:	7bfb      	ldrb	r3, [r7, #15]
 8001d0c:	78fa      	ldrb	r2, [r7, #3]
 8001d0e:	4619      	mov	r1, r3
 8001d10:	4805      	ldr	r0, [pc, #20]	; (8001d28 <TOF_Settings+0x68>)
 8001d12:	f00e f917 	bl	800ff44 <iprintf>
		return 1;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e000      	b.n	8001d1c <TOF_Settings+0x5c>
	}

	//VL53L0X_SetInterMeasurementPeriodMilliSeconds(Dev, InterMeasurementPeriodMilliSeconds)

	return 0;
 8001d1a:	2300      	movs	r3, #0
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3710      	adds	r7, #16
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	08012734 	.word	0x08012734
 8001d28:	08012758 	.word	0x08012758

08001d2c <TOF_SetDeviceAddr>:

uint8_t TOF_SetDeviceAddr(VL53L0X_Dev_t* device, uint8_t new_addr){
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	460b      	mov	r3, r1
 8001d36:	70fb      	strb	r3, [r7, #3]
	uint8_t status = VL53L0X_ERROR_NONE;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	73fb      	strb	r3, [r7, #15]

	if((status = VL53L0X_SetDeviceAddress(device, new_addr)) != VL53L0X_ERROR_NONE){
 8001d3c:	78fb      	ldrb	r3, [r7, #3]
 8001d3e:	4619      	mov	r1, r3
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f007 f8aa 	bl	8008e9a <VL53L0X_SetDeviceAddress>
 8001d46:	4603      	mov	r3, r0
 8001d48:	73fb      	strb	r3, [r7, #15]
 8001d4a:	7bfb      	ldrb	r3, [r7, #15]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d006      	beq.n	8001d5e <TOF_SetDeviceAddr+0x32>
		printf("ToF - Error SetDeviceAddress : %d\r\n", status);
 8001d50:	7bfb      	ldrb	r3, [r7, #15]
 8001d52:	4619      	mov	r1, r3
 8001d54:	4806      	ldr	r0, [pc, #24]	; (8001d70 <TOF_SetDeviceAddr+0x44>)
 8001d56:	f00e f8f5 	bl	800ff44 <iprintf>
		return 1;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e004      	b.n	8001d68 <TOF_SetDeviceAddr+0x3c>
	}
	device->I2cDevAddr = new_addr;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	78fa      	ldrb	r2, [r7, #3]
 8001d62:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174

	return 0;
 8001d66:	2300      	movs	r3, #0
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3710      	adds	r7, #16
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	08012778 	.word	0x08012778

08001d74 <TOF_SetDistance_mm>:
	printf("ProductRevisionMinor : %d\r\n", deviceInfo->ProductRevisionMinor);

	return 0;
}

uint8_t TOF_SetDistance_mm(VL53L0X_Dev_t* device){
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08a      	sub	sp, #40	; 0x28
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
	VL53L0X_RangingMeasurementData_t VL53L0X_RangingMeasurementData;

	VL53L0X_GetRangingMeasurementData(device, &VL53L0X_RangingMeasurementData); // ~ 460us
 8001d7c:	f107 030c 	add.w	r3, r7, #12
 8001d80:	4619      	mov	r1, r3
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f008 fa00 	bl	800a188 <VL53L0X_GetRangingMeasurementData>
	device->rangeMillimeter = VL53L0X_RangingMeasurementData.RangeMilliMeter; // ~ 0.25us
 8001d88:	8aba      	ldrh	r2, [r7, #20]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f8a3 2160 	strh.w	r2, [r3, #352]	; 0x160
	VL53L0X_ClearInterruptMask(device, VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY); // ~ 295us
 8001d90:	2104      	movs	r1, #4
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f008 fca6 	bl	800a6e4 <VL53L0X_ClearInterruptMask>

	return 0;
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3728      	adds	r7, #40	; 0x28
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
	...

08001da4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001daa:	463b      	mov	r3, r7
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001db6:	4b36      	ldr	r3, [pc, #216]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001db8:	4a36      	ldr	r2, [pc, #216]	; (8001e94 <MX_ADC1_Init+0xf0>)
 8001dba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001dbc:	4b34      	ldr	r3, [pc, #208]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001dbe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001dc2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001dc4:	4b32      	ldr	r3, [pc, #200]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001dca:	4b31      	ldr	r3, [pc, #196]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001dcc:	2201      	movs	r2, #1
 8001dce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001dd0:	4b2f      	ldr	r3, [pc, #188]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001dd6:	4b2e      	ldr	r3, [pc, #184]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dde:	4b2c      	ldr	r3, [pc, #176]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001de4:	4b2a      	ldr	r3, [pc, #168]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001de6:	4a2c      	ldr	r2, [pc, #176]	; (8001e98 <MX_ADC1_Init+0xf4>)
 8001de8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001dea:	4b29      	ldr	r3, [pc, #164]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001df0:	4b27      	ldr	r3, [pc, #156]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001df2:	2204      	movs	r2, #4
 8001df4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001df6:	4b26      	ldr	r3, [pc, #152]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001dfe:	4b24      	ldr	r3, [pc, #144]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001e00:	2201      	movs	r2, #1
 8001e02:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e04:	4822      	ldr	r0, [pc, #136]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001e06:	f001 fc61 	bl	80036cc <HAL_ADC_Init>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001e10:	f000 fee8 	bl	8002be4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001e14:	2304      	movs	r3, #4
 8001e16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e20:	463b      	mov	r3, r7
 8001e22:	4619      	mov	r1, r3
 8001e24:	481a      	ldr	r0, [pc, #104]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001e26:	f001 fe1d 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001e30:	f000 fed8 	bl	8002be4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001e34:	2305      	movs	r3, #5
 8001e36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e3c:	463b      	mov	r3, r7
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4813      	ldr	r0, [pc, #76]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001e42:	f001 fe0f 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001e4c:	f000 feca 	bl	8002be4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001e50:	230e      	movs	r3, #14
 8001e52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001e54:	2303      	movs	r3, #3
 8001e56:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e58:	463b      	mov	r3, r7
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	480c      	ldr	r0, [pc, #48]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001e5e:	f001 fe01 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001e68:	f000 febc 	bl	8002be4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001e6c:	230f      	movs	r3, #15
 8001e6e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001e70:	2304      	movs	r3, #4
 8001e72:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e74:	463b      	mov	r3, r7
 8001e76:	4619      	mov	r1, r3
 8001e78:	4805      	ldr	r0, [pc, #20]	; (8001e90 <MX_ADC1_Init+0xec>)
 8001e7a:	f001 fdf3 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001e84:	f000 feae 	bl	8002be4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e88:	bf00      	nop
 8001e8a:	3710      	adds	r7, #16
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	20004458 	.word	0x20004458
 8001e94:	40012000 	.word	0x40012000
 8001e98:	0f000001 	.word	0x0f000001

08001e9c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b08a      	sub	sp, #40	; 0x28
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea4:	f107 0314 	add.w	r3, r7, #20
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a3c      	ldr	r2, [pc, #240]	; (8001fac <HAL_ADC_MspInit+0x110>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d171      	bne.n	8001fa2 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	613b      	str	r3, [r7, #16]
 8001ec2:	4b3b      	ldr	r3, [pc, #236]	; (8001fb0 <HAL_ADC_MspInit+0x114>)
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec6:	4a3a      	ldr	r2, [pc, #232]	; (8001fb0 <HAL_ADC_MspInit+0x114>)
 8001ec8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ecc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ece:	4b38      	ldr	r3, [pc, #224]	; (8001fb0 <HAL_ADC_MspInit+0x114>)
 8001ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed6:	613b      	str	r3, [r7, #16]
 8001ed8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	4b34      	ldr	r3, [pc, #208]	; (8001fb0 <HAL_ADC_MspInit+0x114>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee2:	4a33      	ldr	r2, [pc, #204]	; (8001fb0 <HAL_ADC_MspInit+0x114>)
 8001ee4:	f043 0301 	orr.w	r3, r3, #1
 8001ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eea:	4b31      	ldr	r3, [pc, #196]	; (8001fb0 <HAL_ADC_MspInit+0x114>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60bb      	str	r3, [r7, #8]
 8001efa:	4b2d      	ldr	r3, [pc, #180]	; (8001fb0 <HAL_ADC_MspInit+0x114>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efe:	4a2c      	ldr	r2, [pc, #176]	; (8001fb0 <HAL_ADC_MspInit+0x114>)
 8001f00:	f043 0304 	orr.w	r3, r3, #4
 8001f04:	6313      	str	r3, [r2, #48]	; 0x30
 8001f06:	4b2a      	ldr	r3, [pc, #168]	; (8001fb0 <HAL_ADC_MspInit+0x114>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	f003 0304 	and.w	r3, r3, #4
 8001f0e:	60bb      	str	r3, [r7, #8]
 8001f10:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = PH_ADC0_Pin|PH_ADC1_Pin;
 8001f12:	2330      	movs	r3, #48	; 0x30
 8001f14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f16:	2303      	movs	r3, #3
 8001f18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f1e:	f107 0314 	add.w	r3, r7, #20
 8001f22:	4619      	mov	r1, r3
 8001f24:	4823      	ldr	r0, [pc, #140]	; (8001fb4 <HAL_ADC_MspInit+0x118>)
 8001f26:	f002 fd63 	bl	80049f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PH_ADC2_Pin|PH_ADC3_Pin;
 8001f2a:	2330      	movs	r3, #48	; 0x30
 8001f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f32:	2300      	movs	r3, #0
 8001f34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f36:	f107 0314 	add.w	r3, r7, #20
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	481e      	ldr	r0, [pc, #120]	; (8001fb8 <HAL_ADC_MspInit+0x11c>)
 8001f3e:	f002 fd57 	bl	80049f0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001f42:	4b1e      	ldr	r3, [pc, #120]	; (8001fbc <HAL_ADC_MspInit+0x120>)
 8001f44:	4a1e      	ldr	r2, [pc, #120]	; (8001fc0 <HAL_ADC_MspInit+0x124>)
 8001f46:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001f48:	4b1c      	ldr	r3, [pc, #112]	; (8001fbc <HAL_ADC_MspInit+0x120>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f4e:	4b1b      	ldr	r3, [pc, #108]	; (8001fbc <HAL_ADC_MspInit+0x120>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f54:	4b19      	ldr	r3, [pc, #100]	; (8001fbc <HAL_ADC_MspInit+0x120>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f5a:	4b18      	ldr	r3, [pc, #96]	; (8001fbc <HAL_ADC_MspInit+0x120>)
 8001f5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f60:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f62:	4b16      	ldr	r3, [pc, #88]	; (8001fbc <HAL_ADC_MspInit+0x120>)
 8001f64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f68:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f6a:	4b14      	ldr	r3, [pc, #80]	; (8001fbc <HAL_ADC_MspInit+0x120>)
 8001f6c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f70:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f72:	4b12      	ldr	r3, [pc, #72]	; (8001fbc <HAL_ADC_MspInit+0x120>)
 8001f74:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f78:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f7a:	4b10      	ldr	r3, [pc, #64]	; (8001fbc <HAL_ADC_MspInit+0x120>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f80:	4b0e      	ldr	r3, [pc, #56]	; (8001fbc <HAL_ADC_MspInit+0x120>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f86:	480d      	ldr	r0, [pc, #52]	; (8001fbc <HAL_ADC_MspInit+0x120>)
 8001f88:	f002 f930 	bl	80041ec <HAL_DMA_Init>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001f92:	f000 fe27 	bl	8002be4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a08      	ldr	r2, [pc, #32]	; (8001fbc <HAL_ADC_MspInit+0x120>)
 8001f9a:	639a      	str	r2, [r3, #56]	; 0x38
 8001f9c:	4a07      	ldr	r2, [pc, #28]	; (8001fbc <HAL_ADC_MspInit+0x120>)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001fa2:	bf00      	nop
 8001fa4:	3728      	adds	r7, #40	; 0x28
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	40012000 	.word	0x40012000
 8001fb0:	40023800 	.word	0x40023800
 8001fb4:	40020000 	.word	0x40020000
 8001fb8:	40020800 	.word	0x40020800
 8001fbc:	200044a0 	.word	0x200044a0
 8001fc0:	40026410 	.word	0x40026410

08001fc4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	607b      	str	r3, [r7, #4]
 8001fce:	4b0c      	ldr	r3, [pc, #48]	; (8002000 <MX_DMA_Init+0x3c>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd2:	4a0b      	ldr	r2, [pc, #44]	; (8002000 <MX_DMA_Init+0x3c>)
 8001fd4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fda:	4b09      	ldr	r3, [pc, #36]	; (8002000 <MX_DMA_Init+0x3c>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fe2:	607b      	str	r3, [r7, #4]
 8001fe4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	2105      	movs	r1, #5
 8001fea:	2038      	movs	r0, #56	; 0x38
 8001fec:	f002 f8c6 	bl	800417c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001ff0:	2038      	movs	r0, #56	; 0x38
 8001ff2:	f002 f8df 	bl	80041b4 <HAL_NVIC_EnableIRQ>

}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40023800 	.word	0x40023800

08002004 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002004:	b480      	push	{r7}
 8002006:	b085      	sub	sp, #20
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	4a07      	ldr	r2, [pc, #28]	; (8002030 <vApplicationGetIdleTaskMemory+0x2c>)
 8002014:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	4a06      	ldr	r2, [pc, #24]	; (8002034 <vApplicationGetIdleTaskMemory+0x30>)
 800201a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2280      	movs	r2, #128	; 0x80
 8002020:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002022:	bf00      	nop
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	20000360 	.word	0x20000360
 8002034:	20000414 	.word	0x20000414

08002038 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002038:	b5b0      	push	{r4, r5, r7, lr}
 800203a:	b088      	sub	sp, #32
 800203c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800203e:	4b0a      	ldr	r3, [pc, #40]	; (8002068 <MX_FREERTOS_Init+0x30>)
 8002040:	1d3c      	adds	r4, r7, #4
 8002042:	461d      	mov	r5, r3
 8002044:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002046:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002048:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800204c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002050:	1d3b      	adds	r3, r7, #4
 8002052:	2100      	movs	r1, #0
 8002054:	4618      	mov	r0, r3
 8002056:	f00b fc81 	bl	800d95c <osThreadCreate>
 800205a:	4603      	mov	r3, r0
 800205c:	4a03      	ldr	r2, [pc, #12]	; (800206c <MX_FREERTOS_Init+0x34>)
 800205e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002060:	bf00      	nop
 8002062:	3720      	adds	r7, #32
 8002064:	46bd      	mov	sp, r7
 8002066:	bdb0      	pop	{r4, r5, r7, pc}
 8002068:	08012858 	.word	0x08012858
 800206c:	20004500 	.word	0x20004500

08002070 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002078:	2001      	movs	r0, #1
 800207a:	f00b fcbb 	bl	800d9f4 <osDelay>
 800207e:	e7fb      	b.n	8002078 <StartDefaultTask+0x8>

08002080 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b08a      	sub	sp, #40	; 0x28
 8002084:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002086:	f107 0314 	add.w	r3, r7, #20
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	605a      	str	r2, [r3, #4]
 8002090:	609a      	str	r2, [r3, #8]
 8002092:	60da      	str	r2, [r3, #12]
 8002094:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	613b      	str	r3, [r7, #16]
 800209a:	4b5d      	ldr	r3, [pc, #372]	; (8002210 <MX_GPIO_Init+0x190>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	4a5c      	ldr	r2, [pc, #368]	; (8002210 <MX_GPIO_Init+0x190>)
 80020a0:	f043 0304 	orr.w	r3, r3, #4
 80020a4:	6313      	str	r3, [r2, #48]	; 0x30
 80020a6:	4b5a      	ldr	r3, [pc, #360]	; (8002210 <MX_GPIO_Init+0x190>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020aa:	f003 0304 	and.w	r3, r3, #4
 80020ae:	613b      	str	r3, [r7, #16]
 80020b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	60fb      	str	r3, [r7, #12]
 80020b6:	4b56      	ldr	r3, [pc, #344]	; (8002210 <MX_GPIO_Init+0x190>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ba:	4a55      	ldr	r2, [pc, #340]	; (8002210 <MX_GPIO_Init+0x190>)
 80020bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020c0:	6313      	str	r3, [r2, #48]	; 0x30
 80020c2:	4b53      	ldr	r3, [pc, #332]	; (8002210 <MX_GPIO_Init+0x190>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	60bb      	str	r3, [r7, #8]
 80020d2:	4b4f      	ldr	r3, [pc, #316]	; (8002210 <MX_GPIO_Init+0x190>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	4a4e      	ldr	r2, [pc, #312]	; (8002210 <MX_GPIO_Init+0x190>)
 80020d8:	f043 0301 	orr.w	r3, r3, #1
 80020dc:	6313      	str	r3, [r2, #48]	; 0x30
 80020de:	4b4c      	ldr	r3, [pc, #304]	; (8002210 <MX_GPIO_Init+0x190>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	60bb      	str	r3, [r7, #8]
 80020e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	607b      	str	r3, [r7, #4]
 80020ee:	4b48      	ldr	r3, [pc, #288]	; (8002210 <MX_GPIO_Init+0x190>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f2:	4a47      	ldr	r2, [pc, #284]	; (8002210 <MX_GPIO_Init+0x190>)
 80020f4:	f043 0302 	orr.w	r3, r3, #2
 80020f8:	6313      	str	r3, [r2, #48]	; 0x30
 80020fa:	4b45      	ldr	r3, [pc, #276]	; (8002210 <MX_GPIO_Init+0x190>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	607b      	str	r3, [r7, #4]
 8002104:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTG_IN2_Pin|MOTG_IN1_Pin|TOF_XSHUT2_Pin|TOF_XSHUT1_Pin
 8002106:	2200      	movs	r2, #0
 8002108:	f240 11c3 	movw	r1, #451	; 0x1c3
 800210c:	4841      	ldr	r0, [pc, #260]	; (8002214 <MX_GPIO_Init+0x194>)
 800210e:	f002 fe03 	bl	8004d18 <HAL_GPIO_WritePin>
                          |TOF_XSHUT0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RGB_S3_Pin|RGB_S2_Pin|RGB_S1_Pin|RGB_S0_Pin
 8002112:	2200      	movs	r2, #0
 8002114:	f44f 4173 	mov.w	r1, #62208	; 0xf300
 8002118:	483f      	ldr	r0, [pc, #252]	; (8002218 <MX_GPIO_Init+0x198>)
 800211a:	f002 fdfd 	bl	8004d18 <HAL_GPIO_WritePin>
                          |MOTD_IN3_Pin|MOTD_IN4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RGB_LED_Pin|RGB_OE_Pin, GPIO_PIN_RESET);
 800211e:	2200      	movs	r2, #0
 8002120:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8002124:	483d      	ldr	r0, [pc, #244]	; (800221c <MX_GPIO_Init+0x19c>)
 8002126:	f002 fdf7 	bl	8004d18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_Pin;
 800212a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800212e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002130:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002134:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002136:	2300      	movs	r3, #0
 8002138:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 800213a:	f107 0314 	add.w	r3, r7, #20
 800213e:	4619      	mov	r1, r3
 8002140:	4834      	ldr	r0, [pc, #208]	; (8002214 <MX_GPIO_Init+0x194>)
 8002142:	f002 fc55 	bl	80049f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = MOTG_IN2_Pin|MOTG_IN1_Pin|TOF_XSHUT2_Pin|TOF_XSHUT1_Pin
 8002146:	f240 13c3 	movw	r3, #451	; 0x1c3
 800214a:	617b      	str	r3, [r7, #20]
                          |TOF_XSHUT0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800214c:	2301      	movs	r3, #1
 800214e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002150:	2300      	movs	r3, #0
 8002152:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002154:	2300      	movs	r3, #0
 8002156:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002158:	f107 0314 	add.w	r3, r7, #20
 800215c:	4619      	mov	r1, r3
 800215e:	482d      	ldr	r0, [pc, #180]	; (8002214 <MX_GPIO_Init+0x194>)
 8002160:	f002 fc46 	bl	80049f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = TOF_GPIOI1_Pin|TOF_GPIOI2_Pin;
 8002164:	2303      	movs	r3, #3
 8002166:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002168:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800216c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216e:	2300      	movs	r3, #0
 8002170:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002172:	f107 0314 	add.w	r3, r7, #20
 8002176:	4619      	mov	r1, r3
 8002178:	4827      	ldr	r0, [pc, #156]	; (8002218 <MX_GPIO_Init+0x198>)
 800217a:	f002 fc39 	bl	80049f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = RGB_S3_Pin|RGB_S2_Pin|RGB_S1_Pin|RGB_S0_Pin
 800217e:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002182:	617b      	str	r3, [r7, #20]
                          |MOTD_IN3_Pin|MOTD_IN4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002184:	2301      	movs	r3, #1
 8002186:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002188:	2300      	movs	r3, #0
 800218a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218c:	2300      	movs	r3, #0
 800218e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002190:	f107 0314 	add.w	r3, r7, #20
 8002194:	4619      	mov	r1, r3
 8002196:	4820      	ldr	r0, [pc, #128]	; (8002218 <MX_GPIO_Init+0x198>)
 8002198:	f002 fc2a 	bl	80049f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = RGB_LED_Pin|RGB_OE_Pin;
 800219c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80021a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021a2:	2301      	movs	r3, #1
 80021a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021aa:	2300      	movs	r3, #0
 80021ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ae:	f107 0314 	add.w	r3, r7, #20
 80021b2:	4619      	mov	r1, r3
 80021b4:	4819      	ldr	r0, [pc, #100]	; (800221c <MX_GPIO_Init+0x19c>)
 80021b6:	f002 fc1b 	bl	80049f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOF_GPIOI0_Pin;
 80021ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80021c0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80021c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TOF_GPIOI0_GPIO_Port, &GPIO_InitStruct);
 80021ca:	f107 0314 	add.w	r3, r7, #20
 80021ce:	4619      	mov	r1, r3
 80021d0:	4812      	ldr	r0, [pc, #72]	; (800221c <MX_GPIO_Init+0x19c>)
 80021d2:	f002 fc0d 	bl	80049f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80021d6:	2200      	movs	r2, #0
 80021d8:	2105      	movs	r1, #5
 80021da:	2006      	movs	r0, #6
 80021dc:	f001 ffce 	bl	800417c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80021e0:	2006      	movs	r0, #6
 80021e2:	f001 ffe7 	bl	80041b4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2105      	movs	r1, #5
 80021ea:	2007      	movs	r0, #7
 80021ec:	f001 ffc6 	bl	800417c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80021f0:	2007      	movs	r0, #7
 80021f2:	f001 ffdf 	bl	80041b4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80021f6:	2200      	movs	r2, #0
 80021f8:	2105      	movs	r1, #5
 80021fa:	2028      	movs	r0, #40	; 0x28
 80021fc:	f001 ffbe 	bl	800417c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002200:	2028      	movs	r0, #40	; 0x28
 8002202:	f001 ffd7 	bl	80041b4 <HAL_NVIC_EnableIRQ>

}
 8002206:	bf00      	nop
 8002208:	3728      	adds	r7, #40	; 0x28
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40023800 	.word	0x40023800
 8002214:	40020800 	.word	0x40020800
 8002218:	40020400 	.word	0x40020400
 800221c:	40020000 	.word	0x40020000

08002220 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002224:	4b12      	ldr	r3, [pc, #72]	; (8002270 <MX_I2C1_Init+0x50>)
 8002226:	4a13      	ldr	r2, [pc, #76]	; (8002274 <MX_I2C1_Init+0x54>)
 8002228:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800222a:	4b11      	ldr	r3, [pc, #68]	; (8002270 <MX_I2C1_Init+0x50>)
 800222c:	4a12      	ldr	r2, [pc, #72]	; (8002278 <MX_I2C1_Init+0x58>)
 800222e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002230:	4b0f      	ldr	r3, [pc, #60]	; (8002270 <MX_I2C1_Init+0x50>)
 8002232:	2200      	movs	r2, #0
 8002234:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002236:	4b0e      	ldr	r3, [pc, #56]	; (8002270 <MX_I2C1_Init+0x50>)
 8002238:	2200      	movs	r2, #0
 800223a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800223c:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <MX_I2C1_Init+0x50>)
 800223e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002242:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002244:	4b0a      	ldr	r3, [pc, #40]	; (8002270 <MX_I2C1_Init+0x50>)
 8002246:	2200      	movs	r2, #0
 8002248:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800224a:	4b09      	ldr	r3, [pc, #36]	; (8002270 <MX_I2C1_Init+0x50>)
 800224c:	2200      	movs	r2, #0
 800224e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002250:	4b07      	ldr	r3, [pc, #28]	; (8002270 <MX_I2C1_Init+0x50>)
 8002252:	2200      	movs	r2, #0
 8002254:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002256:	4b06      	ldr	r3, [pc, #24]	; (8002270 <MX_I2C1_Init+0x50>)
 8002258:	2200      	movs	r2, #0
 800225a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800225c:	4804      	ldr	r0, [pc, #16]	; (8002270 <MX_I2C1_Init+0x50>)
 800225e:	f002 fd8d 	bl	8004d7c <HAL_I2C_Init>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002268:	f000 fcbc 	bl	8002be4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800226c:	bf00      	nop
 800226e:	bd80      	pop	{r7, pc}
 8002270:	20004504 	.word	0x20004504
 8002274:	40005400 	.word	0x40005400
 8002278:	00061a80 	.word	0x00061a80

0800227c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b08a      	sub	sp, #40	; 0x28
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002284:	f107 0314 	add.w	r3, r7, #20
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	605a      	str	r2, [r3, #4]
 800228e:	609a      	str	r2, [r3, #8]
 8002290:	60da      	str	r2, [r3, #12]
 8002292:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a19      	ldr	r2, [pc, #100]	; (8002300 <HAL_I2C_MspInit+0x84>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d12b      	bne.n	80022f6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800229e:	2300      	movs	r3, #0
 80022a0:	613b      	str	r3, [r7, #16]
 80022a2:	4b18      	ldr	r3, [pc, #96]	; (8002304 <HAL_I2C_MspInit+0x88>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a6:	4a17      	ldr	r2, [pc, #92]	; (8002304 <HAL_I2C_MspInit+0x88>)
 80022a8:	f043 0302 	orr.w	r3, r3, #2
 80022ac:	6313      	str	r3, [r2, #48]	; 0x30
 80022ae:	4b15      	ldr	r3, [pc, #84]	; (8002304 <HAL_I2C_MspInit+0x88>)
 80022b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b2:	f003 0302 	and.w	r3, r3, #2
 80022b6:	613b      	str	r3, [r7, #16]
 80022b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022ba:	23c0      	movs	r3, #192	; 0xc0
 80022bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022be:	2312      	movs	r3, #18
 80022c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c6:	2303      	movs	r3, #3
 80022c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80022ca:	2304      	movs	r3, #4
 80022cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ce:	f107 0314 	add.w	r3, r7, #20
 80022d2:	4619      	mov	r1, r3
 80022d4:	480c      	ldr	r0, [pc, #48]	; (8002308 <HAL_I2C_MspInit+0x8c>)
 80022d6:	f002 fb8b 	bl	80049f0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	4b09      	ldr	r3, [pc, #36]	; (8002304 <HAL_I2C_MspInit+0x88>)
 80022e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e2:	4a08      	ldr	r2, [pc, #32]	; (8002304 <HAL_I2C_MspInit+0x88>)
 80022e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022e8:	6413      	str	r3, [r2, #64]	; 0x40
 80022ea:	4b06      	ldr	r3, [pc, #24]	; (8002304 <HAL_I2C_MspInit+0x88>)
 80022ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80022f6:	bf00      	nop
 80022f8:	3728      	adds	r7, #40	; 0x28
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40005400 	.word	0x40005400
 8002304:	40023800 	.word	0x40023800
 8002308:	40020400 	.word	0x40020400

0800230c <vTaskSync>:
 */
int count_TOF0 = 0;
int count_task_TOF = 0;

void vTaskSync(void* p)
{
 800230c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002310:	b094      	sub	sp, #80	; 0x50
 8002312:	af0c      	add	r7, sp, #48	; 0x30
 8002314:	6178      	str	r0, [r7, #20]
	int i =0;
 8002316:	2300      	movs	r3, #0
 8002318:	61fb      	str	r3, [r7, #28]

	printf("Wait BTN \r\n");
 800231a:	4854      	ldr	r0, [pc, #336]	; (800246c <vTaskSync+0x160>)
 800231c:	f00d fe98 	bl	8010050 <puts>
	while(BTN == 0){
 8002320:	bf00      	nop
 8002322:	4b53      	ldr	r3, [pc, #332]	; (8002470 <vTaskSync+0x164>)
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d0fb      	beq.n	8002322 <vTaskSync+0x16>
		// Ne rien faire
	}
	printf("Start ! \r\n");
 800232a:	4852      	ldr	r0, [pc, #328]	; (8002474 <vTaskSync+0x168>)
 800232c:	f00d fe90 	bl	8010050 <puts>

	while(1){
		printf("TOF : %04d %04d %04d PH : %04ld %04ld %04ld NOISE : %04ld %04ld %04ld NORME : %04lu ANGLE : %03ld RED : %d X : %05d Y : %05d MOY : %04ld\r\n",TOF_Sensor[0].rangeMillimeter,TOF_Sensor[1].rangeMillimeter,TOF_Sensor[2].rangeMillimeter, Ph_Data[0], Ph_Data[1], Ph_Data[2], Ph_DataNoise[0], Ph_DataNoise[1], Ph_DataNoise[2], Ph_Norma, Ph_Angle, Red, X, Y, Ph_Max_Tr);
 8002330:	4b51      	ldr	r3, [pc, #324]	; (8002478 <vTaskSync+0x16c>)
 8002332:	f8b3 3160 	ldrh.w	r3, [r3, #352]	; 0x160
 8002336:	469c      	mov	ip, r3
 8002338:	4b4f      	ldr	r3, [pc, #316]	; (8002478 <vTaskSync+0x16c>)
 800233a:	f8b3 32dc 	ldrh.w	r3, [r3, #732]	; 0x2dc
 800233e:	469e      	mov	lr, r3
 8002340:	4b4d      	ldr	r3, [pc, #308]	; (8002478 <vTaskSync+0x16c>)
 8002342:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 8002346:	4698      	mov	r8, r3
 8002348:	4b4c      	ldr	r3, [pc, #304]	; (800247c <vTaskSync+0x170>)
 800234a:	6819      	ldr	r1, [r3, #0]
 800234c:	4b4b      	ldr	r3, [pc, #300]	; (800247c <vTaskSync+0x170>)
 800234e:	6858      	ldr	r0, [r3, #4]
 8002350:	4b4a      	ldr	r3, [pc, #296]	; (800247c <vTaskSync+0x170>)
 8002352:	689c      	ldr	r4, [r3, #8]
 8002354:	4b4a      	ldr	r3, [pc, #296]	; (8002480 <vTaskSync+0x174>)
 8002356:	681d      	ldr	r5, [r3, #0]
 8002358:	4b49      	ldr	r3, [pc, #292]	; (8002480 <vTaskSync+0x174>)
 800235a:	685e      	ldr	r6, [r3, #4]
 800235c:	4b48      	ldr	r3, [pc, #288]	; (8002480 <vTaskSync+0x174>)
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	613b      	str	r3, [r7, #16]
 8002362:	4b48      	ldr	r3, [pc, #288]	; (8002484 <vTaskSync+0x178>)
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	60fa      	str	r2, [r7, #12]
 8002368:	4b47      	ldr	r3, [pc, #284]	; (8002488 <vTaskSync+0x17c>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	60bb      	str	r3, [r7, #8]
 800236e:	4b47      	ldr	r3, [pc, #284]	; (800248c <vTaskSync+0x180>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	607b      	str	r3, [r7, #4]
 8002374:	4b46      	ldr	r3, [pc, #280]	; (8002490 <vTaskSync+0x184>)
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	603a      	str	r2, [r7, #0]
 800237a:	4b46      	ldr	r3, [pc, #280]	; (8002494 <vTaskSync+0x188>)
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	4b46      	ldr	r3, [pc, #280]	; (8002498 <vTaskSync+0x18c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	930b      	str	r3, [sp, #44]	; 0x2c
 8002384:	920a      	str	r2, [sp, #40]	; 0x28
 8002386:	683a      	ldr	r2, [r7, #0]
 8002388:	9209      	str	r2, [sp, #36]	; 0x24
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	9208      	str	r2, [sp, #32]
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	9307      	str	r3, [sp, #28]
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	9206      	str	r2, [sp, #24]
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	9305      	str	r3, [sp, #20]
 800239a:	9604      	str	r6, [sp, #16]
 800239c:	9503      	str	r5, [sp, #12]
 800239e:	9402      	str	r4, [sp, #8]
 80023a0:	9001      	str	r0, [sp, #4]
 80023a2:	9100      	str	r1, [sp, #0]
 80023a4:	4643      	mov	r3, r8
 80023a6:	4672      	mov	r2, lr
 80023a8:	4661      	mov	r1, ip
 80023aa:	483c      	ldr	r0, [pc, #240]	; (800249c <vTaskSync+0x190>)
 80023ac:	f00d fdca 	bl	800ff44 <iprintf>
		//printf("TOF : %04d %04d %04d  ||  count_TOF_0 %04d count_Task %04d \r\n",TOF_Sensor[0].rangeMillimeter,TOF_Sensor[1].rangeMillimeter,TOF_Sensor[2].rangeMillimeter,count_TOF0, count_task_TOF);

		if(i%20 == 0){
 80023b0:	69f9      	ldr	r1, [r7, #28]
 80023b2:	4b3b      	ldr	r3, [pc, #236]	; (80024a0 <vTaskSync+0x194>)
 80023b4:	fb83 2301 	smull	r2, r3, r3, r1
 80023b8:	10da      	asrs	r2, r3, #3
 80023ba:	17cb      	asrs	r3, r1, #31
 80023bc:	1ad2      	subs	r2, r2, r3
 80023be:	4613      	mov	r3, r2
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	4413      	add	r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	1aca      	subs	r2, r1, r3
 80023c8:	2a00      	cmp	r2, #0
 80023ca:	d107      	bne.n	80023dc <vTaskSync+0xd0>
			xSemaphoreGive(semBinary_CMD);
 80023cc:	4b35      	ldr	r3, [pc, #212]	; (80024a4 <vTaskSync+0x198>)
 80023ce:	6818      	ldr	r0, [r3, #0]
 80023d0:	2300      	movs	r3, #0
 80023d2:	2200      	movs	r2, #0
 80023d4:	2100      	movs	r1, #0
 80023d6:	f00b fcc9 	bl	800dd6c <xQueueGenericSend>
 80023da:	e040      	b.n	800245e <vTaskSync+0x152>
		}else if(i%20 == 12){
 80023dc:	69f9      	ldr	r1, [r7, #28]
 80023de:	4b30      	ldr	r3, [pc, #192]	; (80024a0 <vTaskSync+0x194>)
 80023e0:	fb83 2301 	smull	r2, r3, r3, r1
 80023e4:	10da      	asrs	r2, r3, #3
 80023e6:	17cb      	asrs	r3, r1, #31
 80023e8:	1ad2      	subs	r2, r2, r3
 80023ea:	4613      	mov	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	4413      	add	r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	1aca      	subs	r2, r1, r3
 80023f4:	2a0c      	cmp	r2, #12
 80023f6:	d107      	bne.n	8002408 <vTaskSync+0xfc>
			xSemaphoreGive(semBinary_TOF);
 80023f8:	4b2b      	ldr	r3, [pc, #172]	; (80024a8 <vTaskSync+0x19c>)
 80023fa:	6818      	ldr	r0, [r3, #0]
 80023fc:	2300      	movs	r3, #0
 80023fe:	2200      	movs	r2, #0
 8002400:	2100      	movs	r1, #0
 8002402:	f00b fcb3 	bl	800dd6c <xQueueGenericSend>
 8002406:	e02a      	b.n	800245e <vTaskSync+0x152>
		}else if(i%20 == 4){
 8002408:	69f9      	ldr	r1, [r7, #28]
 800240a:	4b25      	ldr	r3, [pc, #148]	; (80024a0 <vTaskSync+0x194>)
 800240c:	fb83 2301 	smull	r2, r3, r3, r1
 8002410:	10da      	asrs	r2, r3, #3
 8002412:	17cb      	asrs	r3, r1, #31
 8002414:	1ad2      	subs	r2, r2, r3
 8002416:	4613      	mov	r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	4413      	add	r3, r2
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	1aca      	subs	r2, r1, r3
 8002420:	2a04      	cmp	r2, #4
 8002422:	d107      	bne.n	8002434 <vTaskSync+0x128>
			xSemaphoreGive(semBinary_Ph);
 8002424:	4b21      	ldr	r3, [pc, #132]	; (80024ac <vTaskSync+0x1a0>)
 8002426:	6818      	ldr	r0, [r3, #0]
 8002428:	2300      	movs	r3, #0
 800242a:	2200      	movs	r2, #0
 800242c:	2100      	movs	r1, #0
 800242e:	f00b fc9d 	bl	800dd6c <xQueueGenericSend>
 8002432:	e014      	b.n	800245e <vTaskSync+0x152>
		}else if(i%20 == 8){
 8002434:	69f9      	ldr	r1, [r7, #28]
 8002436:	4b1a      	ldr	r3, [pc, #104]	; (80024a0 <vTaskSync+0x194>)
 8002438:	fb83 2301 	smull	r2, r3, r3, r1
 800243c:	10da      	asrs	r2, r3, #3
 800243e:	17cb      	asrs	r3, r1, #31
 8002440:	1ad2      	subs	r2, r2, r3
 8002442:	4613      	mov	r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	4413      	add	r3, r2
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	1aca      	subs	r2, r1, r3
 800244c:	2a08      	cmp	r2, #8
 800244e:	d106      	bne.n	800245e <vTaskSync+0x152>
			xSemaphoreGive(semBinary_RGB);
 8002450:	4b17      	ldr	r3, [pc, #92]	; (80024b0 <vTaskSync+0x1a4>)
 8002452:	6818      	ldr	r0, [r3, #0]
 8002454:	2300      	movs	r3, #0
 8002456:	2200      	movs	r2, #0
 8002458:	2100      	movs	r1, #0
 800245a:	f00b fc87 	bl	800dd6c <xQueueGenericSend>
		}

		i++;
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	3301      	adds	r3, #1
 8002462:	61fb      	str	r3, [r7, #28]

		vTaskDelay(1);
 8002464:	2001      	movs	r0, #1
 8002466:	f00c f93f 	bl	800e6e8 <vTaskDelay>
		printf("TOF : %04d %04d %04d PH : %04ld %04ld %04ld NOISE : %04ld %04ld %04ld NORME : %04lu ANGLE : %03ld RED : %d X : %05d Y : %05d MOY : %04ld\r\n",TOF_Sensor[0].rangeMillimeter,TOF_Sensor[1].rangeMillimeter,TOF_Sensor[2].rangeMillimeter, Ph_Data[0], Ph_Data[1], Ph_Data[2], Ph_DataNoise[0], Ph_DataNoise[1], Ph_DataNoise[2], Ph_Norma, Ph_Angle, Red, X, Y, Ph_Max_Tr);
 800246a:	e761      	b.n	8002330 <vTaskSync+0x24>
 800246c:	08012874 	.word	0x08012874
 8002470:	20000614 	.word	0x20000614
 8002474:	08012880 	.word	0x08012880
 8002478:	200045bc 	.word	0x200045bc
 800247c:	20004384 	.word	0x20004384
 8002480:	2000442c 	.word	0x2000442c
 8002484:	2000444c 	.word	0x2000444c
 8002488:	20004450 	.word	0x20004450
 800248c:	20004a3c 	.word	0x20004a3c
 8002490:	20004a50 	.word	0x20004a50
 8002494:	20004568 	.word	0x20004568
 8002498:	20004454 	.word	0x20004454
 800249c:	0801288c 	.word	0x0801288c
 80024a0:	66666667 	.word	0x66666667
 80024a4:	2000455c 	.word	0x2000455c
 80024a8:	20004a48 	.word	0x20004a48
 80024ac:	20004a40 	.word	0x20004a40
 80024b0:	20004560 	.word	0x20004560

080024b4 <vTaskControl>:
	}
}


void vTaskControl(void * p)
{
 80024b4:	b5b0      	push	{r4, r5, r7, lr}
 80024b6:	b088      	sub	sp, #32
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
	while(1){
		xSemaphoreTake(semBinary_CMD,portMAX_DELAY);
 80024bc:	4b3a      	ldr	r3, [pc, #232]	; (80025a8 <vTaskControl+0xf4>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f04f 31ff 	mov.w	r1, #4294967295
 80024c4:	4618      	mov	r0, r3
 80024c6:	f00b fd4f 	bl	800df68 <xQueueSemaphoreTake>

		// Calcul direction :
		Ph_X = (int)(Ph_Norma * cos(Ph_Angle));
 80024ca:	4b38      	ldr	r3, [pc, #224]	; (80025ac <vTaskControl+0xf8>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7fe f830 	bl	8000534 <__aeabi_ui2d>
 80024d4:	4604      	mov	r4, r0
 80024d6:	460d      	mov	r5, r1
 80024d8:	4b35      	ldr	r3, [pc, #212]	; (80025b0 <vTaskControl+0xfc>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4618      	mov	r0, r3
 80024de:	f7fe f839 	bl	8000554 <__aeabi_i2d>
 80024e2:	4602      	mov	r2, r0
 80024e4:	460b      	mov	r3, r1
 80024e6:	ec43 2b10 	vmov	d0, r2, r3
 80024ea:	f00e fddd 	bl	80110a8 <cos>
 80024ee:	ec53 2b10 	vmov	r2, r3, d0
 80024f2:	4620      	mov	r0, r4
 80024f4:	4629      	mov	r1, r5
 80024f6:	f7fe f897 	bl	8000628 <__aeabi_dmul>
 80024fa:	4602      	mov	r2, r0
 80024fc:	460b      	mov	r3, r1
 80024fe:	4610      	mov	r0, r2
 8002500:	4619      	mov	r1, r3
 8002502:	f7fe fb2b 	bl	8000b5c <__aeabi_d2iz>
 8002506:	4603      	mov	r3, r0
 8002508:	4a2a      	ldr	r2, [pc, #168]	; (80025b4 <vTaskControl+0x100>)
 800250a:	6013      	str	r3, [r2, #0]
		Ph_Y = (int)(Ph_Norma * sin(Ph_Angle));
 800250c:	4b27      	ldr	r3, [pc, #156]	; (80025ac <vTaskControl+0xf8>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4618      	mov	r0, r3
 8002512:	f7fe f80f 	bl	8000534 <__aeabi_ui2d>
 8002516:	4604      	mov	r4, r0
 8002518:	460d      	mov	r5, r1
 800251a:	4b25      	ldr	r3, [pc, #148]	; (80025b0 <vTaskControl+0xfc>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4618      	mov	r0, r3
 8002520:	f7fe f818 	bl	8000554 <__aeabi_i2d>
 8002524:	4602      	mov	r2, r0
 8002526:	460b      	mov	r3, r1
 8002528:	ec43 2b10 	vmov	d0, r2, r3
 800252c:	f00e fe0c 	bl	8011148 <sin>
 8002530:	ec53 2b10 	vmov	r2, r3, d0
 8002534:	4620      	mov	r0, r4
 8002536:	4629      	mov	r1, r5
 8002538:	f7fe f876 	bl	8000628 <__aeabi_dmul>
 800253c:	4602      	mov	r2, r0
 800253e:	460b      	mov	r3, r1
 8002540:	4610      	mov	r0, r2
 8002542:	4619      	mov	r1, r3
 8002544:	f7fe fb0a 	bl	8000b5c <__aeabi_d2iz>
 8002548:	4603      	mov	r3, r0
 800254a:	4a1b      	ldr	r2, [pc, #108]	; (80025b8 <vTaskControl+0x104>)
 800254c:	6013      	str	r3, [r2, #0]

		int X0 = 0;  int X1 = 0;  int X2 = 0;
 800254e:	2300      	movs	r3, #0
 8002550:	61fb      	str	r3, [r7, #28]
 8002552:	2300      	movs	r3, #0
 8002554:	61bb      	str	r3, [r7, #24]
 8002556:	2300      	movs	r3, #0
 8002558:	617b      	str	r3, [r7, #20]
		int Y0 = 0;  int Y1 = 0;  int Y2 = 0;
 800255a:	2300      	movs	r3, #0
 800255c:	613b      	str	r3, [r7, #16]
 800255e:	2300      	movs	r3, #0
 8002560:	60fb      	str	r3, [r7, #12]
 8002562:	2300      	movs	r3, #0
 8002564:	60bb      	str	r3, [r7, #8]
		if (TOF_Sensor[0].rangeMillimeter < D_TOF)
		{

		}

		X = Ph_X + X0 + X1 + X2;
 8002566:	4b13      	ldr	r3, [pc, #76]	; (80025b4 <vTaskControl+0x100>)
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	441a      	add	r2, r3
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	441a      	add	r2, r3
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	4413      	add	r3, r2
 8002576:	4a11      	ldr	r2, [pc, #68]	; (80025bc <vTaskControl+0x108>)
 8002578:	6013      	str	r3, [r2, #0]
		Y = Ph_Y + Y0 + Y1 + Y2;
 800257a:	4b0f      	ldr	r3, [pc, #60]	; (80025b8 <vTaskControl+0x104>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	441a      	add	r2, r3
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	441a      	add	r2, r3
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	4413      	add	r3, r2
 800258a:	4a0d      	ldr	r2, [pc, #52]	; (80025c0 <vTaskControl+0x10c>)
 800258c:	6013      	str	r3, [r2, #0]
		// Commande moteur :
		Red = 0;
 800258e:	4b0d      	ldr	r3, [pc, #52]	; (80025c4 <vTaskControl+0x110>)
 8002590:	2200      	movs	r2, #0
 8002592:	701a      	strb	r2, [r3, #0]
		if (RGB_Sensor.isFloorRed != 0)
 8002594:	4b0c      	ldr	r3, [pc, #48]	; (80025c8 <vTaskControl+0x114>)
 8002596:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800259a:	2b00      	cmp	r3, #0
 800259c:	d08e      	beq.n	80024bc <vTaskControl+0x8>
		{
			// RED !
			Red = 1;
 800259e:	4b09      	ldr	r3, [pc, #36]	; (80025c4 <vTaskControl+0x110>)
 80025a0:	2201      	movs	r2, #1
 80025a2:	701a      	strb	r2, [r3, #0]
	while(1){
 80025a4:	e78a      	b.n	80024bc <vTaskControl+0x8>
 80025a6:	bf00      	nop
 80025a8:	2000455c 	.word	0x2000455c
 80025ac:	2000444c 	.word	0x2000444c
 80025b0:	20004450 	.word	0x20004450
 80025b4:	20004558 	.word	0x20004558
 80025b8:	20004a4c 	.word	0x20004a4c
 80025bc:	20004a50 	.word	0x20004a50
 80025c0:	20004568 	.word	0x20004568
 80025c4:	20004a3c 	.word	0x20004a3c
 80025c8:	2000456c 	.word	0x2000456c

080025cc <vTaskToF>:
 * TOF_Sensor[0].rangeMillimeter
 * TOF_Sensor[1].rangeMillimeter
 * TOF_Sensor[2].rangeMillimeter
 */
void vTaskToF(void * p)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
	uxHighWaterMark_TOF_1 = uxTaskGetStackHighWaterMark(NULL);
 80025d4:	2000      	movs	r0, #0
 80025d6:	f00c fc95 	bl	800ef04 <uxTaskGetStackHighWaterMark>
 80025da:	4603      	mov	r3, r0
 80025dc:	4a25      	ldr	r2, [pc, #148]	; (8002674 <vTaskToF+0xa8>)
 80025de:	6013      	str	r3, [r2, #0]

	for(int i=0; i<TOF_nbOfSensor; i++){
 80025e0:	2300      	movs	r3, #0
 80025e2:	60fb      	str	r3, [r7, #12]
 80025e4:	e010      	b.n	8002608 <vTaskToF+0x3c>
		HAL_NVIC_EnableIRQ(TOF_Sensor[i].EXTI_IRQn);
 80025e6:	4a24      	ldr	r2, [pc, #144]	; (8002678 <vTaskToF+0xac>)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f44f 71be 	mov.w	r1, #380	; 0x17c
 80025ee:	fb01 f303 	mul.w	r3, r1, r3
 80025f2:	4413      	add	r3, r2
 80025f4:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 80025f8:	f993 3000 	ldrsb.w	r3, [r3]
 80025fc:	4618      	mov	r0, r3
 80025fe:	f001 fdd9 	bl	80041b4 <HAL_NVIC_EnableIRQ>
	for(int i=0; i<TOF_nbOfSensor; i++){
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	3301      	adds	r3, #1
 8002606:	60fb      	str	r3, [r7, #12]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2b02      	cmp	r3, #2
 800260c:	ddeb      	ble.n	80025e6 <vTaskToF+0x1a>
	}
	//int j =0;
	while(1){
		xSemaphoreTake(semBinary_TOF,portMAX_DELAY);
 800260e:	4b1b      	ldr	r3, [pc, #108]	; (800267c <vTaskToF+0xb0>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f04f 31ff 	mov.w	r1, #4294967295
 8002616:	4618      	mov	r0, r3
 8002618:	f00b fca6 	bl	800df68 <xQueueSemaphoreTake>

count_task_TOF = count_TOF0;
 800261c:	4b18      	ldr	r3, [pc, #96]	; (8002680 <vTaskToF+0xb4>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a18      	ldr	r2, [pc, #96]	; (8002684 <vTaskToF+0xb8>)
 8002622:	6013      	str	r3, [r2, #0]
		// Dure max observe : 2.319950ms
		// Dure min observe : 1.225000us
		for(int i=0; i<TOF_nbOfSensor; i++){
 8002624:	2300      	movs	r3, #0
 8002626:	60bb      	str	r3, [r7, #8]
 8002628:	e019      	b.n	800265e <vTaskToF+0x92>
			if(TOF_Sensor[i].it.flag){
 800262a:	4a13      	ldr	r2, [pc, #76]	; (8002678 <vTaskToF+0xac>)
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	f44f 71be 	mov.w	r1, #380	; 0x17c
 8002632:	fb01 f303 	mul.w	r3, r1, r3
 8002636:	4413      	add	r3, r2
 8002638:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00a      	beq.n	8002658 <vTaskToF+0x8c>
				//xSemaphoreTake(semMutex,portMAX_DELAY);
				//TOF_SetDistance_mm(&TOF_Sensor[i]);
				TOF_Sensor[i].it.flag = 0;
 8002642:	4a0d      	ldr	r2, [pc, #52]	; (8002678 <vTaskToF+0xac>)
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	f44f 71be 	mov.w	r1, #380	; 0x17c
 800264a:	fb01 f303 	mul.w	r3, r1, r3
 800264e:	4413      	add	r3, r2
 8002650:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002654:	2200      	movs	r2, #0
 8002656:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<TOF_nbOfSensor; i++){
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	3301      	adds	r3, #1
 800265c:	60bb      	str	r3, [r7, #8]
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	2b02      	cmp	r3, #2
 8002662:	dde2      	ble.n	800262a <vTaskToF+0x5e>
				//xSemaphoreGive(semMutex);
			}
			//TOF_Sensor[i].rangeMillimeter = j;
			//j++;
		}
		uxHighWaterMark_TOF_2 = uxTaskGetStackHighWaterMark(NULL);
 8002664:	2000      	movs	r0, #0
 8002666:	f00c fc4d 	bl	800ef04 <uxTaskGetStackHighWaterMark>
 800266a:	4603      	mov	r3, r0
 800266c:	4a06      	ldr	r2, [pc, #24]	; (8002688 <vTaskToF+0xbc>)
 800266e:	6013      	str	r3, [r2, #0]
		xSemaphoreTake(semBinary_TOF,portMAX_DELAY);
 8002670:	e7cd      	b.n	800260e <vTaskToF+0x42>
 8002672:	bf00      	nop
 8002674:	20004564 	.word	0x20004564
 8002678:	200045bc 	.word	0x200045bc
 800267c:	20004a48 	.word	0x20004a48
 8002680:	20000618 	.word	0x20000618
 8002684:	2000061c 	.word	0x2000061c
 8002688:	20004a38 	.word	0x20004a38

0800268c <vTaskPhotodiodes>:
	}
}


void vTaskPhotodiodes(void * p)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
	// Orientation
	//vTaskDelay(5);
	//Ph_Init();

	while(1){
		xSemaphoreTake(semBinary_Ph,portMAX_DELAY);
 8002694:	4b08      	ldr	r3, [pc, #32]	; (80026b8 <vTaskPhotodiodes+0x2c>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f04f 31ff 	mov.w	r1, #4294967295
 800269c:	4618      	mov	r0, r3
 800269e:	f00b fc63 	bl	800df68 <xQueueSemaphoreTake>

		Ph_GetMeasure(Ph_Data);
 80026a2:	4806      	ldr	r0, [pc, #24]	; (80026bc <vTaskPhotodiodes+0x30>)
 80026a4:	f7fe fc5a 	bl	8000f5c <Ph_GetMeasure>
		//printf("--PH_DataNoise : %04lu, %04lu, %04lu\r\n", Ph_Data[0], Ph_Data[1], Ph_Data[2]);
		Ph_GetBestAngle(Ph_Data);
 80026a8:	4804      	ldr	r0, [pc, #16]	; (80026bc <vTaskPhotodiodes+0x30>)
 80026aa:	f7fe fd99 	bl	80011e0 <Ph_GetBestAngle>
		Ph_GetNorma(Ph_Data);
 80026ae:	4803      	ldr	r0, [pc, #12]	; (80026bc <vTaskPhotodiodes+0x30>)
 80026b0:	f7fe feb2 	bl	8001418 <Ph_GetNorma>
		xSemaphoreTake(semBinary_Ph,portMAX_DELAY);
 80026b4:	e7ee      	b.n	8002694 <vTaskPhotodiodes+0x8>
 80026b6:	bf00      	nop
 80026b8:	20004a40 	.word	0x20004a40
 80026bc:	20004384 	.word	0x20004384

080026c0 <vTaskCouleur>:
 * Ralise les mesures de couleur
 * Indique si le sol est rouge avec la variable globale :
 * RGB_Sensor.isFloorRed
 */
void vTaskCouleur(void * p)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
	uxHighWaterMark_RGB_1 = uxTaskGetStackHighWaterMark(NULL);
 80026c8:	2000      	movs	r0, #0
 80026ca:	f00c fc1b 	bl	800ef04 <uxTaskGetStackHighWaterMark>
 80026ce:	4603      	mov	r3, r0
 80026d0:	4a11      	ldr	r2, [pc, #68]	; (8002718 <vTaskCouleur+0x58>)
 80026d2:	6013      	str	r3, [r2, #0]
	HAL_TIM_IC_Start_IT(RGB_Sensor.Timer_Handle, RGB_Sensor.Timer_Channel);
 80026d4:	4b11      	ldr	r3, [pc, #68]	; (800271c <vTaskCouleur+0x5c>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a10      	ldr	r2, [pc, #64]	; (800271c <vTaskCouleur+0x5c>)
 80026da:	6852      	ldr	r2, [r2, #4]
 80026dc:	4611      	mov	r1, r2
 80026de:	4618      	mov	r0, r3
 80026e0:	f004 f9e6 	bl	8006ab0 <HAL_TIM_IC_Start_IT>

	//HAL_GPIO_WritePin(RGB_Sensor.LED_GPIOx, RGB_Sensor.LED_GPIO_Pin, RESET);

	while(1){
		xSemaphoreTake(semBinary_RGB,portMAX_DELAY);
 80026e4:	4b0e      	ldr	r3, [pc, #56]	; (8002720 <vTaskCouleur+0x60>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f04f 31ff 	mov.w	r1, #4294967295
 80026ec:	4618      	mov	r0, r3
 80026ee:	f00b fc3b 	bl	800df68 <xQueueSemaphoreTake>

		//printf("vTask_RGB \r\n");

		if(RGB_Sensor.it.flag){
 80026f2:	4b0a      	ldr	r3, [pc, #40]	; (800271c <vTaskCouleur+0x5c>)
 80026f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d006      	beq.n	800270a <vTaskCouleur+0x4a>
			// Bloc traitement IT : 10.15 us
			RGB_IsTheFloorRed(&RGB_Sensor);
 80026fc:	4807      	ldr	r0, [pc, #28]	; (800271c <vTaskCouleur+0x5c>)
 80026fe:	f7ff f88d 	bl	800181c <RGB_IsTheFloorRed>
			RGB_Sensor.it.flag = 0;
 8002702:	4b06      	ldr	r3, [pc, #24]	; (800271c <vTaskCouleur+0x5c>)
 8002704:	2200      	movs	r2, #0
 8002706:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			//
		}
		uxHighWaterMark_RGB_2 = uxTaskGetStackHighWaterMark(NULL);
 800270a:	2000      	movs	r0, #0
 800270c:	f00c fbfa 	bl	800ef04 <uxTaskGetStackHighWaterMark>
 8002710:	4603      	mov	r3, r0
 8002712:	4a04      	ldr	r2, [pc, #16]	; (8002724 <vTaskCouleur+0x64>)
 8002714:	6013      	str	r3, [r2, #0]
		xSemaphoreTake(semBinary_RGB,portMAX_DELAY);
 8002716:	e7e5      	b.n	80026e4 <vTaskCouleur+0x24>
 8002718:	20004a30 	.word	0x20004a30
 800271c:	2000456c 	.word	0x2000456c
 8002720:	20004560 	.word	0x20004560
 8002724:	20004a44 	.word	0x20004a44

08002728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	TaskHandle_t xHandle = NULL;
 800272e:	2300      	movs	r3, #0
 8002730:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002732:	f000 ff65 	bl	8003600 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002736:	f000 f943 	bl	80029c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800273a:	f7ff fca1 	bl	8002080 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800273e:	f000 febb 	bl	80034b8 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8002742:	f000 fbe9 	bl	8002f18 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002746:	f000 fc93 	bl	8003070 <MX_TIM2_Init>
  MX_DMA_Init();
 800274a:	f7ff fc3b 	bl	8001fc4 <MX_DMA_Init>
  MX_ADC1_Init();
 800274e:	f7ff fb29 	bl	8001da4 <MX_ADC1_Init>
  MX_TIM3_Init();
 8002752:	f000 fce1 	bl	8003118 <MX_TIM3_Init>
  MX_I2C1_Init();
 8002756:	f7ff fd63 	bl	8002220 <MX_I2C1_Init>
  MX_TIM8_Init();
 800275a:	f000 fd31 	bl	80031c0 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n --------------- BOTterfly --------------- \r\n");
 800275e:	4877      	ldr	r0, [pc, #476]	; (800293c <main+0x214>)
 8002760:	f00d fc76 	bl	8010050 <puts>

  	// INITIALISATION DES CAPTEURS ET DU MOTEUR :
  	printf("Initialization \r\n");
 8002764:	4876      	ldr	r0, [pc, #472]	; (8002940 <main+0x218>)
 8002766:	f00d fc73 	bl	8010050 <puts>

  	// Bloc TOF_Init : 1735.410150 ms
  	TOF_Init_SetI2C(&TOF_Sensor[0], &hi2c1, 0x55);
 800276a:	2255      	movs	r2, #85	; 0x55
 800276c:	4975      	ldr	r1, [pc, #468]	; (8002944 <main+0x21c>)
 800276e:	4876      	ldr	r0, [pc, #472]	; (8002948 <main+0x220>)
 8002770:	f7ff f920 	bl	80019b4 <TOF_Init_SetI2C>
  	TOF_Init_SetGPIOs(&TOF_Sensor[0], TOF_XSHUT0_GPIO_Port, TOF_XSHUT0_Pin, TOF_GPIOI0_GPIO_Port, TOF_GPIOI0_Pin);
 8002774:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002778:	9300      	str	r3, [sp, #0]
 800277a:	4b74      	ldr	r3, [pc, #464]	; (800294c <main+0x224>)
 800277c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002780:	4973      	ldr	r1, [pc, #460]	; (8002950 <main+0x228>)
 8002782:	4871      	ldr	r0, [pc, #452]	; (8002948 <main+0x220>)
 8002784:	f7ff f92c 	bl	80019e0 <TOF_Init_SetGPIOs>
  	TOF_Init_SetEXTI(&TOF_Sensor[0], TOF_GPIOI0_EXTI_IRQn);
 8002788:	2128      	movs	r1, #40	; 0x28
 800278a:	486f      	ldr	r0, [pc, #444]	; (8002948 <main+0x220>)
 800278c:	f7ff f947 	bl	8001a1e <TOF_Init_SetEXTI>

  	TOF_Init_SetI2C(&TOF_Sensor[1], &hi2c1, 0x58);
 8002790:	2258      	movs	r2, #88	; 0x58
 8002792:	496c      	ldr	r1, [pc, #432]	; (8002944 <main+0x21c>)
 8002794:	486f      	ldr	r0, [pc, #444]	; (8002954 <main+0x22c>)
 8002796:	f7ff f90d 	bl	80019b4 <TOF_Init_SetI2C>
  	TOF_Init_SetGPIOs(&TOF_Sensor[1], TOF_XSHUT1_GPIO_Port, TOF_XSHUT1_Pin, TOF_GPIOI1_GPIO_Port, TOF_GPIOI1_Pin);
 800279a:	2301      	movs	r3, #1
 800279c:	9300      	str	r3, [sp, #0]
 800279e:	4b6e      	ldr	r3, [pc, #440]	; (8002958 <main+0x230>)
 80027a0:	2280      	movs	r2, #128	; 0x80
 80027a2:	496b      	ldr	r1, [pc, #428]	; (8002950 <main+0x228>)
 80027a4:	486b      	ldr	r0, [pc, #428]	; (8002954 <main+0x22c>)
 80027a6:	f7ff f91b 	bl	80019e0 <TOF_Init_SetGPIOs>
  	TOF_Init_SetEXTI(&TOF_Sensor[1], TOF_GPIOI1_EXTI_IRQn);
 80027aa:	2106      	movs	r1, #6
 80027ac:	4869      	ldr	r0, [pc, #420]	; (8002954 <main+0x22c>)
 80027ae:	f7ff f936 	bl	8001a1e <TOF_Init_SetEXTI>

  	TOF_Init_SetI2C(&TOF_Sensor[2], &hi2c1, 0x5b);
 80027b2:	225b      	movs	r2, #91	; 0x5b
 80027b4:	4963      	ldr	r1, [pc, #396]	; (8002944 <main+0x21c>)
 80027b6:	4869      	ldr	r0, [pc, #420]	; (800295c <main+0x234>)
 80027b8:	f7ff f8fc 	bl	80019b4 <TOF_Init_SetI2C>
  	TOF_Init_SetGPIOs(&TOF_Sensor[2], TOF_XSHUT2_GPIO_Port, TOF_XSHUT2_Pin, TOF_GPIOI2_GPIO_Port, TOF_GPIOI2_Pin);
 80027bc:	2302      	movs	r3, #2
 80027be:	9300      	str	r3, [sp, #0]
 80027c0:	4b65      	ldr	r3, [pc, #404]	; (8002958 <main+0x230>)
 80027c2:	2240      	movs	r2, #64	; 0x40
 80027c4:	4962      	ldr	r1, [pc, #392]	; (8002950 <main+0x228>)
 80027c6:	4865      	ldr	r0, [pc, #404]	; (800295c <main+0x234>)
 80027c8:	f7ff f90a 	bl	80019e0 <TOF_Init_SetGPIOs>
  	TOF_Init_SetEXTI(&TOF_Sensor[2], TOF_GPIOI2_EXTI_IRQn);
 80027cc:	2107      	movs	r1, #7
 80027ce:	4863      	ldr	r0, [pc, #396]	; (800295c <main+0x234>)
 80027d0:	f7ff f925 	bl	8001a1e <TOF_Init_SetEXTI>

  	TOF_Init(TOF_Sensor);
 80027d4:	485c      	ldr	r0, [pc, #368]	; (8002948 <main+0x220>)
 80027d6:	f7ff f933 	bl	8001a40 <TOF_Init>
  	//

  	// Bloc RGB_Init : 401.954350 ms
  	RGB_Init_SetTimer(&RGB_Sensor, &htim3, TIM_CHANNEL_1);
 80027da:	2200      	movs	r2, #0
 80027dc:	4960      	ldr	r1, [pc, #384]	; (8002960 <main+0x238>)
 80027de:	4861      	ldr	r0, [pc, #388]	; (8002964 <main+0x23c>)
 80027e0:	f7fe fe9c 	bl	800151c <RGB_Init_SetTimer>

  	RGB_Init_SetParamGPIOs(&RGB_Sensor, RGB_OE_GPIO_Port, RGB_OE_Pin, RGB_LED_GPIO_Port, RGB_LED_Pin);
 80027e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80027e8:	9300      	str	r3, [sp, #0]
 80027ea:	4b58      	ldr	r3, [pc, #352]	; (800294c <main+0x224>)
 80027ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80027f0:	4956      	ldr	r1, [pc, #344]	; (800294c <main+0x224>)
 80027f2:	485c      	ldr	r0, [pc, #368]	; (8002964 <main+0x23c>)
 80027f4:	f7fe fea5 	bl	8001542 <RGB_Init_SetParamGPIOs>
  	RGB_Init_SetOutFreqGPIOs(&RGB_Sensor, RGB_S0_GPIO_Port, RGB_S0_Pin, RGB_S1_GPIO_Port, RGB_S1_Pin);
 80027f8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027fc:	9300      	str	r3, [sp, #0]
 80027fe:	4b56      	ldr	r3, [pc, #344]	; (8002958 <main+0x230>)
 8002800:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002804:	4954      	ldr	r1, [pc, #336]	; (8002958 <main+0x230>)
 8002806:	4857      	ldr	r0, [pc, #348]	; (8002964 <main+0x23c>)
 8002808:	f7fe feb6 	bl	8001578 <RGB_Init_SetOutFreqGPIOs>
  	RGB_Init_SetColorFilterGPIOs(&RGB_Sensor, RGB_S2_GPIO_Port, RGB_S2_Pin, RGB_S3_GPIO_Port, RGB_S3_Pin);
 800280c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002810:	9300      	str	r3, [sp, #0]
 8002812:	4b51      	ldr	r3, [pc, #324]	; (8002958 <main+0x230>)
 8002814:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002818:	494f      	ldr	r1, [pc, #316]	; (8002958 <main+0x230>)
 800281a:	4852      	ldr	r0, [pc, #328]	; (8002964 <main+0x23c>)
 800281c:	f7fe fec7 	bl	80015ae <RGB_Init_SetColorFilterGPIOs>

  	RGB_Init(&RGB_Sensor);
 8002820:	4850      	ldr	r0, [pc, #320]	; (8002964 <main+0x23c>)
 8002822:	f7fe fedf 	bl	80015e4 <RGB_Init>

  	Ph_Init();
 8002826:	f7fe fb5d 	bl	8000ee4 <Ph_Init>

  	// Init Motor
  	// Init Ph

  	// CRATION DES SMAPHORES :
  	printf("Creation Semaphore \r\n");
 800282a:	484f      	ldr	r0, [pc, #316]	; (8002968 <main+0x240>)
 800282c:	f00d fc10 	bl	8010050 <puts>

  	semBinary_CMD = xSemaphoreCreateBinary();
 8002830:	2203      	movs	r2, #3
 8002832:	2100      	movs	r1, #0
 8002834:	2001      	movs	r0, #1
 8002836:	f00b fa0d 	bl	800dc54 <xQueueGenericCreate>
 800283a:	4603      	mov	r3, r0
 800283c:	4a4b      	ldr	r2, [pc, #300]	; (800296c <main+0x244>)
 800283e:	6013      	str	r3, [r2, #0]
  	semBinary_TOF = xSemaphoreCreateBinary();
 8002840:	2203      	movs	r2, #3
 8002842:	2100      	movs	r1, #0
 8002844:	2001      	movs	r0, #1
 8002846:	f00b fa05 	bl	800dc54 <xQueueGenericCreate>
 800284a:	4603      	mov	r3, r0
 800284c:	4a48      	ldr	r2, [pc, #288]	; (8002970 <main+0x248>)
 800284e:	6013      	str	r3, [r2, #0]
  	semBinary_Ph = xSemaphoreCreateBinary();
 8002850:	2203      	movs	r2, #3
 8002852:	2100      	movs	r1, #0
 8002854:	2001      	movs	r0, #1
 8002856:	f00b f9fd 	bl	800dc54 <xQueueGenericCreate>
 800285a:	4603      	mov	r3, r0
 800285c:	4a45      	ldr	r2, [pc, #276]	; (8002974 <main+0x24c>)
 800285e:	6013      	str	r3, [r2, #0]
  	semBinary_RGB = xSemaphoreCreateBinary();
 8002860:	2203      	movs	r2, #3
 8002862:	2100      	movs	r1, #0
 8002864:	2001      	movs	r0, #1
 8002866:	f00b f9f5 	bl	800dc54 <xQueueGenericCreate>
 800286a:	4603      	mov	r3, r0
 800286c:	4a42      	ldr	r2, [pc, #264]	; (8002978 <main+0x250>)
 800286e:	6013      	str	r3, [r2, #0]

  	semMutex = xSemaphoreCreateMutex();
 8002870:	2001      	movs	r0, #1
 8002872:	f00b fa62 	bl	800dd3a <xQueueCreateMutex>
 8002876:	4603      	mov	r3, r0
 8002878:	4a40      	ldr	r2, [pc, #256]	; (800297c <main+0x254>)
 800287a:	6013      	str	r3, [r2, #0]

  	// CRATION DES BOTES AUX LETTRES :


  	// CRATION DES TCHES :
  	printf("Creation Task \r\n");
 800287c:	4840      	ldr	r0, [pc, #256]	; (8002980 <main+0x258>)
 800287e:	f00d fbe7 	bl	8010050 <puts>

  	if (xTaskCreate(vTaskSync, "Sync", SYNC_STACK_SIZE, (void *)NULL, 100, &xHandle) == errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY)
 8002882:	1d3b      	adds	r3, r7, #4
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	2364      	movs	r3, #100	; 0x64
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	2300      	movs	r3, #0
 800288c:	22fa      	movs	r2, #250	; 0xfa
 800288e:	493d      	ldr	r1, [pc, #244]	; (8002984 <main+0x25c>)
 8002890:	483d      	ldr	r0, [pc, #244]	; (8002988 <main+0x260>)
 8002892:	f00b fdd4 	bl	800e43e <xTaskCreate>
 8002896:	4603      	mov	r3, r0
 8002898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800289c:	d102      	bne.n	80028a4 <main+0x17c>
  	{
  		printf("Task Sync Creation error : Could not allocate required memory\r\n");
 800289e:	483b      	ldr	r0, [pc, #236]	; (800298c <main+0x264>)
 80028a0:	f00d fbd6 	bl	8010050 <puts>
  	}
  	if (xTaskCreate(vTaskControl, "Control", CMD_STACK_SIZE, (void *)NULL, 80, &xHandle) == errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY)
 80028a4:	1d3b      	adds	r3, r7, #4
 80028a6:	9301      	str	r3, [sp, #4]
 80028a8:	2350      	movs	r3, #80	; 0x50
 80028aa:	9300      	str	r3, [sp, #0]
 80028ac:	2300      	movs	r3, #0
 80028ae:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80028b2:	4937      	ldr	r1, [pc, #220]	; (8002990 <main+0x268>)
 80028b4:	4837      	ldr	r0, [pc, #220]	; (8002994 <main+0x26c>)
 80028b6:	f00b fdc2 	bl	800e43e <xTaskCreate>
 80028ba:	4603      	mov	r3, r0
 80028bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c0:	d102      	bne.n	80028c8 <main+0x1a0>
  	{
  		printf("Task Control Creation error : Could not allocate required memory\r\n");
 80028c2:	4835      	ldr	r0, [pc, #212]	; (8002998 <main+0x270>)
 80028c4:	f00d fbc4 	bl	8010050 <puts>
  	}
  	if (xTaskCreate(vTaskToF, "ToF", TOF_STACK_SIZE, (void *)NULL, 60, &xHandle) == errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY)
 80028c8:	1d3b      	adds	r3, r7, #4
 80028ca:	9301      	str	r3, [sp, #4]
 80028cc:	233c      	movs	r3, #60	; 0x3c
 80028ce:	9300      	str	r3, [sp, #0]
 80028d0:	2300      	movs	r3, #0
 80028d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80028d6:	4931      	ldr	r1, [pc, #196]	; (800299c <main+0x274>)
 80028d8:	4831      	ldr	r0, [pc, #196]	; (80029a0 <main+0x278>)
 80028da:	f00b fdb0 	bl	800e43e <xTaskCreate>
 80028de:	4603      	mov	r3, r0
 80028e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e4:	d102      	bne.n	80028ec <main+0x1c4>
  	{
  		printf("Task ToF Creation error : Could not allocate required memory\r\n");
 80028e6:	482f      	ldr	r0, [pc, #188]	; (80029a4 <main+0x27c>)
 80028e8:	f00d fbb2 	bl	8010050 <puts>
  	}
  	if (xTaskCreate(vTaskPhotodiodes, "Photodiodes", Ph_STACK_SIZE, (void *)NULL, 40, &xHandle) == errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY)
 80028ec:	1d3b      	adds	r3, r7, #4
 80028ee:	9301      	str	r3, [sp, #4]
 80028f0:	2328      	movs	r3, #40	; 0x28
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	2300      	movs	r3, #0
 80028f6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80028fa:	492b      	ldr	r1, [pc, #172]	; (80029a8 <main+0x280>)
 80028fc:	482b      	ldr	r0, [pc, #172]	; (80029ac <main+0x284>)
 80028fe:	f00b fd9e 	bl	800e43e <xTaskCreate>
 8002902:	4603      	mov	r3, r0
 8002904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002908:	d102      	bne.n	8002910 <main+0x1e8>
  	{
  		printf("Task Photodiode Creation error : Could not allocate required memory\r\n");
 800290a:	4829      	ldr	r0, [pc, #164]	; (80029b0 <main+0x288>)
 800290c:	f00d fba0 	bl	8010050 <puts>
  	}
  	if (xTaskCreate(vTaskCouleur, "Couleur", RGB_STACK_SIZE, (void *)NULL, 20, &xHandle) == errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY)
 8002910:	1d3b      	adds	r3, r7, #4
 8002912:	9301      	str	r3, [sp, #4]
 8002914:	2314      	movs	r3, #20
 8002916:	9300      	str	r3, [sp, #0]
 8002918:	2300      	movs	r3, #0
 800291a:	2250      	movs	r2, #80	; 0x50
 800291c:	4925      	ldr	r1, [pc, #148]	; (80029b4 <main+0x28c>)
 800291e:	4826      	ldr	r0, [pc, #152]	; (80029b8 <main+0x290>)
 8002920:	f00b fd8d 	bl	800e43e <xTaskCreate>
 8002924:	4603      	mov	r3, r0
 8002926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800292a:	d102      	bne.n	8002932 <main+0x20a>
  	{
  		printf("Task Couleur Creation error : Could not allocate required memory\r\n");
 800292c:	4823      	ldr	r0, [pc, #140]	; (80029bc <main+0x294>)
 800292e:	f00d fb8f 	bl	8010050 <puts>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8002932:	f7ff fb81 	bl	8002038 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8002936:	f00b f80a 	bl	800d94e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800293a:	e7fe      	b.n	800293a <main+0x212>
 800293c:	08012918 	.word	0x08012918
 8002940:	08012948 	.word	0x08012948
 8002944:	20004504 	.word	0x20004504
 8002948:	200045bc 	.word	0x200045bc
 800294c:	40020000 	.word	0x40020000
 8002950:	40020800 	.word	0x40020800
 8002954:	20004738 	.word	0x20004738
 8002958:	40020400 	.word	0x40020400
 800295c:	200048b4 	.word	0x200048b4
 8002960:	20004ae4 	.word	0x20004ae4
 8002964:	2000456c 	.word	0x2000456c
 8002968:	0801295c 	.word	0x0801295c
 800296c:	2000455c 	.word	0x2000455c
 8002970:	20004a48 	.word	0x20004a48
 8002974:	20004a40 	.word	0x20004a40
 8002978:	20004560 	.word	0x20004560
 800297c:	20004a34 	.word	0x20004a34
 8002980:	08012974 	.word	0x08012974
 8002984:	08012984 	.word	0x08012984
 8002988:	0800230d 	.word	0x0800230d
 800298c:	0801298c 	.word	0x0801298c
 8002990:	080129cc 	.word	0x080129cc
 8002994:	080024b5 	.word	0x080024b5
 8002998:	080129d4 	.word	0x080129d4
 800299c:	08012a18 	.word	0x08012a18
 80029a0:	080025cd 	.word	0x080025cd
 80029a4:	08012a1c 	.word	0x08012a1c
 80029a8:	08012a5c 	.word	0x08012a5c
 80029ac:	0800268d 	.word	0x0800268d
 80029b0:	08012a68 	.word	0x08012a68
 80029b4:	08012ab0 	.word	0x08012ab0
 80029b8:	080026c1 	.word	0x080026c1
 80029bc:	08012ab8 	.word	0x08012ab8

080029c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b094      	sub	sp, #80	; 0x50
 80029c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029c6:	f107 031c 	add.w	r3, r7, #28
 80029ca:	2234      	movs	r2, #52	; 0x34
 80029cc:	2100      	movs	r1, #0
 80029ce:	4618      	mov	r0, r3
 80029d0:	f00d fa55 	bl	800fe7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029d4:	f107 0308 	add.w	r3, r7, #8
 80029d8:	2200      	movs	r2, #0
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	609a      	str	r2, [r3, #8]
 80029e0:	60da      	str	r2, [r3, #12]
 80029e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029e4:	2300      	movs	r3, #0
 80029e6:	607b      	str	r3, [r7, #4]
 80029e8:	4b29      	ldr	r3, [pc, #164]	; (8002a90 <SystemClock_Config+0xd0>)
 80029ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ec:	4a28      	ldr	r2, [pc, #160]	; (8002a90 <SystemClock_Config+0xd0>)
 80029ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029f2:	6413      	str	r3, [r2, #64]	; 0x40
 80029f4:	4b26      	ldr	r3, [pc, #152]	; (8002a90 <SystemClock_Config+0xd0>)
 80029f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029fc:	607b      	str	r3, [r7, #4]
 80029fe:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002a00:	2300      	movs	r3, #0
 8002a02:	603b      	str	r3, [r7, #0]
 8002a04:	4b23      	ldr	r3, [pc, #140]	; (8002a94 <SystemClock_Config+0xd4>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002a0c:	4a21      	ldr	r2, [pc, #132]	; (8002a94 <SystemClock_Config+0xd4>)
 8002a0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a12:	6013      	str	r3, [r2, #0]
 8002a14:	4b1f      	ldr	r3, [pc, #124]	; (8002a94 <SystemClock_Config+0xd4>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002a1c:	603b      	str	r3, [r7, #0]
 8002a1e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a20:	2302      	movs	r3, #2
 8002a22:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a24:	2301      	movs	r3, #1
 8002a26:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a28:	2310      	movs	r3, #16
 8002a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a30:	2300      	movs	r3, #0
 8002a32:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002a34:	2308      	movs	r3, #8
 8002a36:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8002a38:	2350      	movs	r3, #80	; 0x50
 8002a3a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002a40:	2302      	movs	r3, #2
 8002a42:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002a44:	2302      	movs	r3, #2
 8002a46:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a48:	f107 031c 	add.w	r3, r7, #28
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f003 fc29 	bl	80062a4 <HAL_RCC_OscConfig>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002a58:	f000 f8c4 	bl	8002be4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a5c:	230f      	movs	r3, #15
 8002a5e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a60:	2302      	movs	r3, #2
 8002a62:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a64:	2300      	movs	r3, #0
 8002a66:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a6c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002a72:	f107 0308 	add.w	r3, r7, #8
 8002a76:	2102      	movs	r1, #2
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f003 f915 	bl	8005ca8 <HAL_RCC_ClockConfig>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002a84:	f000 f8ae 	bl	8002be4 <Error_Handler>
  }
}
 8002a88:	bf00      	nop
 8002a8a:	3750      	adds	r7, #80	; 0x50
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	40023800 	.word	0x40023800
 8002a94:	40007000 	.word	0x40007000

08002a98 <HAL_TIM_IC_CaptureCallback>:
uint16_t icVal01 = 0;

uint8_t countTime = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
	// Dure de l'IT : 1.550000us ou 1.325000us
	if(htim->Instance == RGB_Sensor.Timer_Handle->Instance)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	4b1c      	ldr	r3, [pc, #112]	; (8002b18 <HAL_TIM_IC_CaptureCallback+0x80>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d12f      	bne.n	8002b0e <HAL_TIM_IC_CaptureCallback+0x76>
	{
		if(RGB_Sensor.it.isFirstCaptured == 0){
 8002aae:	4b1a      	ldr	r3, [pc, #104]	; (8002b18 <HAL_TIM_IC_CaptureCallback+0x80>)
 8002ab0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d10e      	bne.n	8002ad6 <HAL_TIM_IC_CaptureCallback+0x3e>
			icVal01 = HAL_TIM_ReadCapturedValue(htim, RGB_Sensor.Timer_Channel);
 8002ab8:	4b17      	ldr	r3, [pc, #92]	; (8002b18 <HAL_TIM_IC_CaptureCallback+0x80>)
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	4619      	mov	r1, r3
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f004 fcf2 	bl	80074a8 <HAL_TIM_ReadCapturedValue>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	b29a      	uxth	r2, r3
 8002ac8:	4b14      	ldr	r3, [pc, #80]	; (8002b1c <HAL_TIM_IC_CaptureCallback+0x84>)
 8002aca:	801a      	strh	r2, [r3, #0]
			RGB_Sensor.it.isFirstCaptured = 1;
 8002acc:	4b12      	ldr	r3, [pc, #72]	; (8002b18 <HAL_TIM_IC_CaptureCallback+0x80>)
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			__HAL_TIM_SET_COUNTER(htim, 0);

			RGB_Sensor.it.flag = 1;
		}
	}
}
 8002ad4:	e01b      	b.n	8002b0e <HAL_TIM_IC_CaptureCallback+0x76>
			RGB_Sensor.it.icVal1 = icVal01;
 8002ad6:	4b11      	ldr	r3, [pc, #68]	; (8002b1c <HAL_TIM_IC_CaptureCallback+0x84>)
 8002ad8:	881a      	ldrh	r2, [r3, #0]
 8002ada:	4b0f      	ldr	r3, [pc, #60]	; (8002b18 <HAL_TIM_IC_CaptureCallback+0x80>)
 8002adc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
			RGB_Sensor.it.icVal2 = HAL_TIM_ReadCapturedValue(htim, RGB_Sensor.Timer_Channel);
 8002ae0:	4b0d      	ldr	r3, [pc, #52]	; (8002b18 <HAL_TIM_IC_CaptureCallback+0x80>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f004 fcde 	bl	80074a8 <HAL_TIM_ReadCapturedValue>
 8002aec:	4603      	mov	r3, r0
 8002aee:	b29a      	uxth	r2, r3
 8002af0:	4b09      	ldr	r3, [pc, #36]	; (8002b18 <HAL_TIM_IC_CaptureCallback+0x80>)
 8002af2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
			RGB_Sensor.it.isFirstCaptured = 0;
 8002af6:	4b08      	ldr	r3, [pc, #32]	; (8002b18 <HAL_TIM_IC_CaptureCallback+0x80>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			__HAL_TIM_SET_COUNTER(htim, 0);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2200      	movs	r2, #0
 8002b04:	625a      	str	r2, [r3, #36]	; 0x24
			RGB_Sensor.it.flag = 1;
 8002b06:	4b04      	ldr	r3, [pc, #16]	; (8002b18 <HAL_TIM_IC_CaptureCallback+0x80>)
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8002b0e:	bf00      	nop
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	2000456c 	.word	0x2000456c
 8002b1c:	20000620 	.word	0x20000620

08002b20 <HAL_GPIO_EXTI_Callback>:


// VL53L0X_RangingMeasurementData_t VL53L0X_RangingMeasurementData;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	80fb      	strh	r3, [r7, #6]
	// Dure de l'IT : 0.500000us
	if(GPIO_Pin == TOF_Sensor[0].EXTI_GPIO_Pin){
 8002b2a:	4b17      	ldr	r3, [pc, #92]	; (8002b88 <HAL_GPIO_EXTI_Callback+0x68>)
 8002b2c:	f8b3 3170 	ldrh.w	r3, [r3, #368]	; 0x170
 8002b30:	88fa      	ldrh	r2, [r7, #6]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d108      	bne.n	8002b48 <HAL_GPIO_EXTI_Callback+0x28>
		count_TOF0++;
 8002b36:	4b15      	ldr	r3, [pc, #84]	; (8002b8c <HAL_GPIO_EXTI_Callback+0x6c>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	4a13      	ldr	r2, [pc, #76]	; (8002b8c <HAL_GPIO_EXTI_Callback+0x6c>)
 8002b3e:	6013      	str	r3, [r2, #0]
		// IT toutes les 33ms
		//TOF_Sensor[0].it.flag = 1;
		TOF_SetDistance_mm(&TOF_Sensor[0]);
 8002b40:	4811      	ldr	r0, [pc, #68]	; (8002b88 <HAL_GPIO_EXTI_Callback+0x68>)
 8002b42:	f7ff f917 	bl	8001d74 <TOF_SetDistance_mm>
	}

	else if(GPIO_Pin == BTN_Pin){
		BTN = 1;
	}
}
 8002b46:	e01a      	b.n	8002b7e <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == TOF_Sensor[1].EXTI_GPIO_Pin){
 8002b48:	4b0f      	ldr	r3, [pc, #60]	; (8002b88 <HAL_GPIO_EXTI_Callback+0x68>)
 8002b4a:	f8b3 32ec 	ldrh.w	r3, [r3, #748]	; 0x2ec
 8002b4e:	88fa      	ldrh	r2, [r7, #6]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d103      	bne.n	8002b5c <HAL_GPIO_EXTI_Callback+0x3c>
		TOF_SetDistance_mm(&TOF_Sensor[1]);
 8002b54:	480e      	ldr	r0, [pc, #56]	; (8002b90 <HAL_GPIO_EXTI_Callback+0x70>)
 8002b56:	f7ff f90d 	bl	8001d74 <TOF_SetDistance_mm>
}
 8002b5a:	e010      	b.n	8002b7e <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == TOF_Sensor[2].EXTI_GPIO_Pin){
 8002b5c:	4b0a      	ldr	r3, [pc, #40]	; (8002b88 <HAL_GPIO_EXTI_Callback+0x68>)
 8002b5e:	f8b3 3468 	ldrh.w	r3, [r3, #1128]	; 0x468
 8002b62:	88fa      	ldrh	r2, [r7, #6]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d103      	bne.n	8002b70 <HAL_GPIO_EXTI_Callback+0x50>
		TOF_SetDistance_mm(&TOF_Sensor[2]);
 8002b68:	480a      	ldr	r0, [pc, #40]	; (8002b94 <HAL_GPIO_EXTI_Callback+0x74>)
 8002b6a:	f7ff f903 	bl	8001d74 <TOF_SetDistance_mm>
}
 8002b6e:	e006      	b.n	8002b7e <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == BTN_Pin){
 8002b70:	88fb      	ldrh	r3, [r7, #6]
 8002b72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b76:	d102      	bne.n	8002b7e <HAL_GPIO_EXTI_Callback+0x5e>
		BTN = 1;
 8002b78:	4b07      	ldr	r3, [pc, #28]	; (8002b98 <HAL_GPIO_EXTI_Callback+0x78>)
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	701a      	strb	r2, [r3, #0]
}
 8002b7e:	bf00      	nop
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	200045bc 	.word	0x200045bc
 8002b8c:	20000618 	.word	0x20000618
 8002b90:	20004738 	.word	0x20004738
 8002b94:	200048b4 	.word	0x200048b4
 8002b98:	20000614 	.word	0x20000614

08002b9c <__io_putchar>:

int __io_putchar(int ch)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002ba4:	1d39      	adds	r1, r7, #4
 8002ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8002baa:	2201      	movs	r2, #1
 8002bac:	4803      	ldr	r0, [pc, #12]	; (8002bbc <__io_putchar+0x20>)
 8002bae:	f005 fa46 	bl	800803e <HAL_UART_Transmit>
	return ch;
 8002bb2:	687b      	ldr	r3, [r7, #4]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3708      	adds	r7, #8
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	20004bbc 	.word	0x20004bbc

08002bc0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a04      	ldr	r2, [pc, #16]	; (8002be0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d101      	bne.n	8002bd6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002bd2:	f000 fd37 	bl	8003644 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002bd6:	bf00      	nop
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	40001000 	.word	0x40001000

08002be4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002be8:	b672      	cpsid	i
}
 8002bea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bec:	e7fe      	b.n	8002bec <Error_Handler+0x8>
	...

08002bf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	607b      	str	r3, [r7, #4]
 8002bfa:	4b12      	ldr	r3, [pc, #72]	; (8002c44 <HAL_MspInit+0x54>)
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bfe:	4a11      	ldr	r2, [pc, #68]	; (8002c44 <HAL_MspInit+0x54>)
 8002c00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c04:	6453      	str	r3, [r2, #68]	; 0x44
 8002c06:	4b0f      	ldr	r3, [pc, #60]	; (8002c44 <HAL_MspInit+0x54>)
 8002c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c0e:	607b      	str	r3, [r7, #4]
 8002c10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c12:	2300      	movs	r3, #0
 8002c14:	603b      	str	r3, [r7, #0]
 8002c16:	4b0b      	ldr	r3, [pc, #44]	; (8002c44 <HAL_MspInit+0x54>)
 8002c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1a:	4a0a      	ldr	r2, [pc, #40]	; (8002c44 <HAL_MspInit+0x54>)
 8002c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c20:	6413      	str	r3, [r2, #64]	; 0x40
 8002c22:	4b08      	ldr	r3, [pc, #32]	; (8002c44 <HAL_MspInit+0x54>)
 8002c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c2a:	603b      	str	r3, [r7, #0]
 8002c2c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002c2e:	2200      	movs	r2, #0
 8002c30:	210f      	movs	r1, #15
 8002c32:	f06f 0001 	mvn.w	r0, #1
 8002c36:	f001 faa1 	bl	800417c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c3a:	bf00      	nop
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	40023800 	.word	0x40023800

08002c48 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b08c      	sub	sp, #48	; 0x30
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002c50:	2300      	movs	r3, #0
 8002c52:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002c54:	2300      	movs	r3, #0
 8002c56:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002c58:	2200      	movs	r2, #0
 8002c5a:	6879      	ldr	r1, [r7, #4]
 8002c5c:	2036      	movs	r0, #54	; 0x36
 8002c5e:	f001 fa8d 	bl	800417c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002c62:	2036      	movs	r0, #54	; 0x36
 8002c64:	f001 faa6 	bl	80041b4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60fb      	str	r3, [r7, #12]
 8002c6c:	4b1f      	ldr	r3, [pc, #124]	; (8002cec <HAL_InitTick+0xa4>)
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c70:	4a1e      	ldr	r2, [pc, #120]	; (8002cec <HAL_InitTick+0xa4>)
 8002c72:	f043 0310 	orr.w	r3, r3, #16
 8002c76:	6413      	str	r3, [r2, #64]	; 0x40
 8002c78:	4b1c      	ldr	r3, [pc, #112]	; (8002cec <HAL_InitTick+0xa4>)
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7c:	f003 0310 	and.w	r3, r3, #16
 8002c80:	60fb      	str	r3, [r7, #12]
 8002c82:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002c84:	f107 0210 	add.w	r2, r7, #16
 8002c88:	f107 0314 	add.w	r3, r7, #20
 8002c8c:	4611      	mov	r1, r2
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f003 f924 	bl	8005edc <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002c94:	f003 f8fa 	bl	8005e8c <HAL_RCC_GetPCLK1Freq>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ca0:	4a13      	ldr	r2, [pc, #76]	; (8002cf0 <HAL_InitTick+0xa8>)
 8002ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca6:	0c9b      	lsrs	r3, r3, #18
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002cac:	4b11      	ldr	r3, [pc, #68]	; (8002cf4 <HAL_InitTick+0xac>)
 8002cae:	4a12      	ldr	r2, [pc, #72]	; (8002cf8 <HAL_InitTick+0xb0>)
 8002cb0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002cb2:	4b10      	ldr	r3, [pc, #64]	; (8002cf4 <HAL_InitTick+0xac>)
 8002cb4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002cb8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002cba:	4a0e      	ldr	r2, [pc, #56]	; (8002cf4 <HAL_InitTick+0xac>)
 8002cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cbe:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002cc0:	4b0c      	ldr	r3, [pc, #48]	; (8002cf4 <HAL_InitTick+0xac>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cc6:	4b0b      	ldr	r3, [pc, #44]	; (8002cf4 <HAL_InitTick+0xac>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002ccc:	4809      	ldr	r0, [pc, #36]	; (8002cf4 <HAL_InitTick+0xac>)
 8002cce:	f003 fd87 	bl	80067e0 <HAL_TIM_Base_Init>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d104      	bne.n	8002ce2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002cd8:	4806      	ldr	r0, [pc, #24]	; (8002cf4 <HAL_InitTick+0xac>)
 8002cda:	f003 fdd1 	bl	8006880 <HAL_TIM_Base_Start_IT>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	e000      	b.n	8002ce4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3730      	adds	r7, #48	; 0x30
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	431bde83 	.word	0x431bde83
 8002cf4:	20004a54 	.word	0x20004a54
 8002cf8:	40001000 	.word	0x40001000

08002cfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d00:	e7fe      	b.n	8002d00 <NMI_Handler+0x4>

08002d02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d02:	b480      	push	{r7}
 8002d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d06:	e7fe      	b.n	8002d06 <HardFault_Handler+0x4>

08002d08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d0c:	e7fe      	b.n	8002d0c <MemManage_Handler+0x4>

08002d0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d12:	e7fe      	b.n	8002d12 <BusFault_Handler+0x4>

08002d14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d18:	e7fe      	b.n	8002d18 <UsageFault_Handler+0x4>

08002d1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d1e:	bf00      	nop
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr

08002d28 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002d2c:	2001      	movs	r0, #1
 8002d2e:	f002 f80d 	bl	8004d4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002d32:	bf00      	nop
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002d3a:	2002      	movs	r0, #2
 8002d3c:	f002 f806 	bl	8004d4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002d40:	bf00      	nop
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002d48:	4802      	ldr	r0, [pc, #8]	; (8002d54 <USART2_IRQHandler+0x10>)
 8002d4a:	f005 fa0b 	bl	8008164 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002d4e:	bf00      	nop
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	20004bbc 	.word	0x20004bbc

08002d58 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002d5c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002d60:	f001 fff4 	bl	8004d4c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002d64:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002d68:	f001 fff0 	bl	8004d4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002d6c:	bf00      	nop
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002d74:	4802      	ldr	r0, [pc, #8]	; (8002d80 <TIM8_CC_IRQHandler+0x10>)
 8002d76:	f004 f869 	bl	8006e4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8002d7a:	bf00      	nop
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	20004a9c 	.word	0x20004a9c

08002d84 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002d88:	4802      	ldr	r0, [pc, #8]	; (8002d94 <TIM6_DAC_IRQHandler+0x10>)
 8002d8a:	f004 f85f 	bl	8006e4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002d8e:	bf00      	nop
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	20004a54 	.word	0x20004a54

08002d98 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002d9c:	4802      	ldr	r0, [pc, #8]	; (8002da8 <DMA2_Stream0_IRQHandler+0x10>)
 8002d9e:	f001 fbbd 	bl	800451c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002da2:	bf00      	nop
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	200044a0 	.word	0x200044a0

08002dac <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002db8:	2300      	movs	r3, #0
 8002dba:	617b      	str	r3, [r7, #20]
 8002dbc:	e00a      	b.n	8002dd4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002dbe:	f3af 8000 	nop.w
 8002dc2:	4601      	mov	r1, r0
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	1c5a      	adds	r2, r3, #1
 8002dc8:	60ba      	str	r2, [r7, #8]
 8002dca:	b2ca      	uxtb	r2, r1
 8002dcc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	617b      	str	r3, [r7, #20]
 8002dd4:	697a      	ldr	r2, [r7, #20]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	dbf0      	blt.n	8002dbe <_read+0x12>
	}

return len;
 8002ddc:	687b      	ldr	r3, [r7, #4]
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3718      	adds	r7, #24
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b086      	sub	sp, #24
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	60f8      	str	r0, [r7, #12]
 8002dee:	60b9      	str	r1, [r7, #8]
 8002df0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	e009      	b.n	8002e0c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	1c5a      	adds	r2, r3, #1
 8002dfc:	60ba      	str	r2, [r7, #8]
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7ff fecb 	bl	8002b9c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	3301      	adds	r3, #1
 8002e0a:	617b      	str	r3, [r7, #20]
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	dbf1      	blt.n	8002df8 <_write+0x12>
	}
	return len;
 8002e14:	687b      	ldr	r3, [r7, #4]
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3718      	adds	r7, #24
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <_close>:

int _close(int file)
{
 8002e1e:	b480      	push	{r7}
 8002e20:	b083      	sub	sp, #12
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
	return -1;
 8002e26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	370c      	adds	r7, #12
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr

08002e36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e36:	b480      	push	{r7}
 8002e38:	b083      	sub	sp, #12
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	6078      	str	r0, [r7, #4]
 8002e3e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e46:	605a      	str	r2, [r3, #4]
	return 0;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr

08002e56 <_isatty>:

int _isatty(int file)
{
 8002e56:	b480      	push	{r7}
 8002e58:	b083      	sub	sp, #12
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	6078      	str	r0, [r7, #4]
	return 1;
 8002e5e:	2301      	movs	r3, #1
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	60b9      	str	r1, [r7, #8]
 8002e76:	607a      	str	r2, [r7, #4]
	return 0;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3714      	adds	r7, #20
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
	...

08002e88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e90:	4a14      	ldr	r2, [pc, #80]	; (8002ee4 <_sbrk+0x5c>)
 8002e92:	4b15      	ldr	r3, [pc, #84]	; (8002ee8 <_sbrk+0x60>)
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e9c:	4b13      	ldr	r3, [pc, #76]	; (8002eec <_sbrk+0x64>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d102      	bne.n	8002eaa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ea4:	4b11      	ldr	r3, [pc, #68]	; (8002eec <_sbrk+0x64>)
 8002ea6:	4a12      	ldr	r2, [pc, #72]	; (8002ef0 <_sbrk+0x68>)
 8002ea8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002eaa:	4b10      	ldr	r3, [pc, #64]	; (8002eec <_sbrk+0x64>)
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	4413      	add	r3, r2
 8002eb2:	693a      	ldr	r2, [r7, #16]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d207      	bcs.n	8002ec8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002eb8:	f00c feb0 	bl	800fc1c <__errno>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	220c      	movs	r2, #12
 8002ec0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ec6:	e009      	b.n	8002edc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ec8:	4b08      	ldr	r3, [pc, #32]	; (8002eec <_sbrk+0x64>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ece:	4b07      	ldr	r3, [pc, #28]	; (8002eec <_sbrk+0x64>)
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	4a05      	ldr	r2, [pc, #20]	; (8002eec <_sbrk+0x64>)
 8002ed8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002eda:	68fb      	ldr	r3, [r7, #12]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3718      	adds	r7, #24
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	20020000 	.word	0x20020000
 8002ee8:	00000400 	.word	0x00000400
 8002eec:	20000624 	.word	0x20000624
 8002ef0:	20004c58 	.word	0x20004c58

08002ef4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ef8:	4b06      	ldr	r3, [pc, #24]	; (8002f14 <SystemInit+0x20>)
 8002efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002efe:	4a05      	ldr	r2, [pc, #20]	; (8002f14 <SystemInit+0x20>)
 8002f00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f08:	bf00      	nop
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	e000ed00 	.word	0xe000ed00

08002f18 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b096      	sub	sp, #88	; 0x58
 8002f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f1e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002f22:	2200      	movs	r2, #0
 8002f24:	601a      	str	r2, [r3, #0]
 8002f26:	605a      	str	r2, [r3, #4]
 8002f28:	609a      	str	r2, [r3, #8]
 8002f2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f2c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002f30:	2200      	movs	r2, #0
 8002f32:	601a      	str	r2, [r3, #0]
 8002f34:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	601a      	str	r2, [r3, #0]
 8002f3e:	605a      	str	r2, [r3, #4]
 8002f40:	609a      	str	r2, [r3, #8]
 8002f42:	60da      	str	r2, [r3, #12]
 8002f44:	611a      	str	r2, [r3, #16]
 8002f46:	615a      	str	r2, [r3, #20]
 8002f48:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002f4a:	1d3b      	adds	r3, r7, #4
 8002f4c:	2220      	movs	r2, #32
 8002f4e:	2100      	movs	r1, #0
 8002f50:	4618      	mov	r0, r3
 8002f52:	f00c ff94 	bl	800fe7e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002f56:	4b44      	ldr	r3, [pc, #272]	; (8003068 <MX_TIM1_Init+0x150>)
 8002f58:	4a44      	ldr	r2, [pc, #272]	; (800306c <MX_TIM1_Init+0x154>)
 8002f5a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002f5c:	4b42      	ldr	r3, [pc, #264]	; (8003068 <MX_TIM1_Init+0x150>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f62:	4b41      	ldr	r3, [pc, #260]	; (8003068 <MX_TIM1_Init+0x150>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3360-1;
 8002f68:	4b3f      	ldr	r3, [pc, #252]	; (8003068 <MX_TIM1_Init+0x150>)
 8002f6a:	f640 521f 	movw	r2, #3359	; 0xd1f
 8002f6e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f70:	4b3d      	ldr	r3, [pc, #244]	; (8003068 <MX_TIM1_Init+0x150>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002f76:	4b3c      	ldr	r3, [pc, #240]	; (8003068 <MX_TIM1_Init+0x150>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f7c:	4b3a      	ldr	r3, [pc, #232]	; (8003068 <MX_TIM1_Init+0x150>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002f82:	4839      	ldr	r0, [pc, #228]	; (8003068 <MX_TIM1_Init+0x150>)
 8002f84:	f003 fc2c 	bl	80067e0 <HAL_TIM_Base_Init>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002f8e:	f7ff fe29 	bl	8002be4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f96:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002f98:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4832      	ldr	r0, [pc, #200]	; (8003068 <MX_TIM1_Init+0x150>)
 8002fa0:	f004 f9ba 	bl	8007318 <HAL_TIM_ConfigClockSource>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002faa:	f7ff fe1b 	bl	8002be4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002fae:	482e      	ldr	r0, [pc, #184]	; (8003068 <MX_TIM1_Init+0x150>)
 8002fb0:	f003 fcd6 	bl	8006960 <HAL_TIM_PWM_Init>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002fba:	f7ff fe13 	bl	8002be4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002fc6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002fca:	4619      	mov	r1, r3
 8002fcc:	4826      	ldr	r0, [pc, #152]	; (8003068 <MX_TIM1_Init+0x150>)
 8002fce:	f004 ff07 	bl	8007de0 <HAL_TIMEx_MasterConfigSynchronization>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d001      	beq.n	8002fdc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002fd8:	f7ff fe04 	bl	8002be4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002fdc:	2360      	movs	r3, #96	; 0x60
 8002fde:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002fec:	2300      	movs	r3, #0
 8002fee:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ff8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	4619      	mov	r1, r3
 8003000:	4819      	ldr	r0, [pc, #100]	; (8003068 <MX_TIM1_Init+0x150>)
 8003002:	f004 f8c7 	bl	8007194 <HAL_TIM_PWM_ConfigChannel>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800300c:	f7ff fdea 	bl	8002be4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003010:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003014:	2204      	movs	r2, #4
 8003016:	4619      	mov	r1, r3
 8003018:	4813      	ldr	r0, [pc, #76]	; (8003068 <MX_TIM1_Init+0x150>)
 800301a:	f004 f8bb 	bl	8007194 <HAL_TIM_PWM_ConfigChannel>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8003024:	f7ff fdde 	bl	8002be4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003028:	2300      	movs	r3, #0
 800302a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800302c:	2300      	movs	r3, #0
 800302e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003030:	2300      	movs	r3, #0
 8003032:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003034:	2300      	movs	r3, #0
 8003036:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003038:	2300      	movs	r3, #0
 800303a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800303c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003040:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003042:	2300      	movs	r3, #0
 8003044:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003046:	1d3b      	adds	r3, r7, #4
 8003048:	4619      	mov	r1, r3
 800304a:	4807      	ldr	r0, [pc, #28]	; (8003068 <MX_TIM1_Init+0x150>)
 800304c:	f004 ff44 	bl	8007ed8 <HAL_TIMEx_ConfigBreakDeadTime>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8003056:	f7ff fdc5 	bl	8002be4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800305a:	4803      	ldr	r0, [pc, #12]	; (8003068 <MX_TIM1_Init+0x150>)
 800305c:	f000 f9f2 	bl	8003444 <HAL_TIM_MspPostInit>

}
 8003060:	bf00      	nop
 8003062:	3758      	adds	r7, #88	; 0x58
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	20004b2c 	.word	0x20004b2c
 800306c:	40010000 	.word	0x40010000

08003070 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b08c      	sub	sp, #48	; 0x30
 8003074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003076:	f107 030c 	add.w	r3, r7, #12
 800307a:	2224      	movs	r2, #36	; 0x24
 800307c:	2100      	movs	r1, #0
 800307e:	4618      	mov	r0, r3
 8003080:	f00c fefd 	bl	800fe7e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003084:	1d3b      	adds	r3, r7, #4
 8003086:	2200      	movs	r2, #0
 8003088:	601a      	str	r2, [r3, #0]
 800308a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800308c:	4b21      	ldr	r3, [pc, #132]	; (8003114 <MX_TIM2_Init+0xa4>)
 800308e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003092:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003094:	4b1f      	ldr	r3, [pc, #124]	; (8003114 <MX_TIM2_Init+0xa4>)
 8003096:	2200      	movs	r2, #0
 8003098:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800309a:	4b1e      	ldr	r3, [pc, #120]	; (8003114 <MX_TIM2_Init+0xa4>)
 800309c:	2200      	movs	r2, #0
 800309e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80030a0:	4b1c      	ldr	r3, [pc, #112]	; (8003114 <MX_TIM2_Init+0xa4>)
 80030a2:	f04f 32ff 	mov.w	r2, #4294967295
 80030a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030a8:	4b1a      	ldr	r3, [pc, #104]	; (8003114 <MX_TIM2_Init+0xa4>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030ae:	4b19      	ldr	r3, [pc, #100]	; (8003114 <MX_TIM2_Init+0xa4>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80030b4:	2303      	movs	r3, #3
 80030b6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80030b8:	2300      	movs	r3, #0
 80030ba:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80030bc:	2301      	movs	r3, #1
 80030be:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80030c0:	2300      	movs	r3, #0
 80030c2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80030c4:	2300      	movs	r3, #0
 80030c6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80030c8:	2300      	movs	r3, #0
 80030ca:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80030cc:	2301      	movs	r3, #1
 80030ce:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80030d0:	2300      	movs	r3, #0
 80030d2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80030d4:	2300      	movs	r3, #0
 80030d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80030d8:	f107 030c 	add.w	r3, r7, #12
 80030dc:	4619      	mov	r1, r3
 80030de:	480d      	ldr	r0, [pc, #52]	; (8003114 <MX_TIM2_Init+0xa4>)
 80030e0:	f003 fe0e 	bl	8006d00 <HAL_TIM_Encoder_Init>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80030ea:	f7ff fd7b 	bl	8002be4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030ee:	2300      	movs	r3, #0
 80030f0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030f2:	2300      	movs	r3, #0
 80030f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80030f6:	1d3b      	adds	r3, r7, #4
 80030f8:	4619      	mov	r1, r3
 80030fa:	4806      	ldr	r0, [pc, #24]	; (8003114 <MX_TIM2_Init+0xa4>)
 80030fc:	f004 fe70 	bl	8007de0 <HAL_TIMEx_MasterConfigSynchronization>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003106:	f7ff fd6d 	bl	8002be4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800310a:	bf00      	nop
 800310c:	3730      	adds	r7, #48	; 0x30
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	20004b74 	.word	0x20004b74

08003118 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b08c      	sub	sp, #48	; 0x30
 800311c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800311e:	f107 030c 	add.w	r3, r7, #12
 8003122:	2224      	movs	r2, #36	; 0x24
 8003124:	2100      	movs	r1, #0
 8003126:	4618      	mov	r0, r3
 8003128:	f00c fea9 	bl	800fe7e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800312c:	1d3b      	adds	r3, r7, #4
 800312e:	2200      	movs	r2, #0
 8003130:	601a      	str	r2, [r3, #0]
 8003132:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003134:	4b20      	ldr	r3, [pc, #128]	; (80031b8 <MX_TIM3_Init+0xa0>)
 8003136:	4a21      	ldr	r2, [pc, #132]	; (80031bc <MX_TIM3_Init+0xa4>)
 8003138:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800313a:	4b1f      	ldr	r3, [pc, #124]	; (80031b8 <MX_TIM3_Init+0xa0>)
 800313c:	2200      	movs	r2, #0
 800313e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003140:	4b1d      	ldr	r3, [pc, #116]	; (80031b8 <MX_TIM3_Init+0xa0>)
 8003142:	2200      	movs	r2, #0
 8003144:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003146:	4b1c      	ldr	r3, [pc, #112]	; (80031b8 <MX_TIM3_Init+0xa0>)
 8003148:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800314c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800314e:	4b1a      	ldr	r3, [pc, #104]	; (80031b8 <MX_TIM3_Init+0xa0>)
 8003150:	2200      	movs	r2, #0
 8003152:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003154:	4b18      	ldr	r3, [pc, #96]	; (80031b8 <MX_TIM3_Init+0xa0>)
 8003156:	2200      	movs	r2, #0
 8003158:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800315a:	2303      	movs	r3, #3
 800315c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800315e:	2300      	movs	r3, #0
 8003160:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003162:	2301      	movs	r3, #1
 8003164:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003166:	2300      	movs	r3, #0
 8003168:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800316a:	2300      	movs	r3, #0
 800316c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800316e:	2300      	movs	r3, #0
 8003170:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003172:	2301      	movs	r3, #1
 8003174:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003176:	2300      	movs	r3, #0
 8003178:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800317a:	2300      	movs	r3, #0
 800317c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800317e:	f107 030c 	add.w	r3, r7, #12
 8003182:	4619      	mov	r1, r3
 8003184:	480c      	ldr	r0, [pc, #48]	; (80031b8 <MX_TIM3_Init+0xa0>)
 8003186:	f003 fdbb 	bl	8006d00 <HAL_TIM_Encoder_Init>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d001      	beq.n	8003194 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003190:	f7ff fd28 	bl	8002be4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003194:	2300      	movs	r3, #0
 8003196:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003198:	2300      	movs	r3, #0
 800319a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800319c:	1d3b      	adds	r3, r7, #4
 800319e:	4619      	mov	r1, r3
 80031a0:	4805      	ldr	r0, [pc, #20]	; (80031b8 <MX_TIM3_Init+0xa0>)
 80031a2:	f004 fe1d 	bl	8007de0 <HAL_TIMEx_MasterConfigSynchronization>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d001      	beq.n	80031b0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80031ac:	f7ff fd1a 	bl	8002be4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80031b0:	bf00      	nop
 80031b2:	3730      	adds	r7, #48	; 0x30
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	20004ae4 	.word	0x20004ae4
 80031bc:	40000400 	.word	0x40000400

080031c0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031c6:	f107 0310 	add.w	r3, r7, #16
 80031ca:	2200      	movs	r2, #0
 80031cc:	601a      	str	r2, [r3, #0]
 80031ce:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80031d0:	463b      	mov	r3, r7
 80031d2:	2200      	movs	r2, #0
 80031d4:	601a      	str	r2, [r3, #0]
 80031d6:	605a      	str	r2, [r3, #4]
 80031d8:	609a      	str	r2, [r3, #8]
 80031da:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80031dc:	4b21      	ldr	r3, [pc, #132]	; (8003264 <MX_TIM8_Init+0xa4>)
 80031de:	4a22      	ldr	r2, [pc, #136]	; (8003268 <MX_TIM8_Init+0xa8>)
 80031e0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 80-1;
 80031e2:	4b20      	ldr	r3, [pc, #128]	; (8003264 <MX_TIM8_Init+0xa4>)
 80031e4:	224f      	movs	r2, #79	; 0x4f
 80031e6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031e8:	4b1e      	ldr	r3, [pc, #120]	; (8003264 <MX_TIM8_Init+0xa4>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80031ee:	4b1d      	ldr	r3, [pc, #116]	; (8003264 <MX_TIM8_Init+0xa4>)
 80031f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031f4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031f6:	4b1b      	ldr	r3, [pc, #108]	; (8003264 <MX_TIM8_Init+0xa4>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80031fc:	4b19      	ldr	r3, [pc, #100]	; (8003264 <MX_TIM8_Init+0xa4>)
 80031fe:	2200      	movs	r2, #0
 8003200:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003202:	4b18      	ldr	r3, [pc, #96]	; (8003264 <MX_TIM8_Init+0xa4>)
 8003204:	2200      	movs	r2, #0
 8003206:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8003208:	4816      	ldr	r0, [pc, #88]	; (8003264 <MX_TIM8_Init+0xa4>)
 800320a:	f003 fc02 	bl	8006a12 <HAL_TIM_IC_Init>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d001      	beq.n	8003218 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8003214:	f7ff fce6 	bl	8002be4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003218:	2300      	movs	r3, #0
 800321a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800321c:	2300      	movs	r3, #0
 800321e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003220:	f107 0310 	add.w	r3, r7, #16
 8003224:	4619      	mov	r1, r3
 8003226:	480f      	ldr	r0, [pc, #60]	; (8003264 <MX_TIM8_Init+0xa4>)
 8003228:	f004 fdda 	bl	8007de0 <HAL_TIMEx_MasterConfigSynchronization>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8003232:	f7ff fcd7 	bl	8002be4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003236:	2300      	movs	r3, #0
 8003238:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800323a:	2301      	movs	r3, #1
 800323c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800323e:	2300      	movs	r3, #0
 8003240:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003242:	2300      	movs	r3, #0
 8003244:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003246:	463b      	mov	r3, r7
 8003248:	220c      	movs	r2, #12
 800324a:	4619      	mov	r1, r3
 800324c:	4805      	ldr	r0, [pc, #20]	; (8003264 <MX_TIM8_Init+0xa4>)
 800324e:	f003 ff05 	bl	800705c <HAL_TIM_IC_ConfigChannel>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d001      	beq.n	800325c <MX_TIM8_Init+0x9c>
  {
    Error_Handler();
 8003258:	f7ff fcc4 	bl	8002be4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800325c:	bf00      	nop
 800325e:	3718      	adds	r7, #24
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	20004a9c 	.word	0x20004a9c
 8003268:	40010400 	.word	0x40010400

0800326c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800326c:	b480      	push	{r7}
 800326e:	b085      	sub	sp, #20
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a0b      	ldr	r2, [pc, #44]	; (80032a8 <HAL_TIM_Base_MspInit+0x3c>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d10d      	bne.n	800329a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800327e:	2300      	movs	r3, #0
 8003280:	60fb      	str	r3, [r7, #12]
 8003282:	4b0a      	ldr	r3, [pc, #40]	; (80032ac <HAL_TIM_Base_MspInit+0x40>)
 8003284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003286:	4a09      	ldr	r2, [pc, #36]	; (80032ac <HAL_TIM_Base_MspInit+0x40>)
 8003288:	f043 0301 	orr.w	r3, r3, #1
 800328c:	6453      	str	r3, [r2, #68]	; 0x44
 800328e:	4b07      	ldr	r3, [pc, #28]	; (80032ac <HAL_TIM_Base_MspInit+0x40>)
 8003290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	60fb      	str	r3, [r7, #12]
 8003298:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800329a:	bf00      	nop
 800329c:	3714      	adds	r7, #20
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	40010000 	.word	0x40010000
 80032ac:	40023800 	.word	0x40023800

080032b0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b08c      	sub	sp, #48	; 0x30
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032b8:	f107 031c 	add.w	r3, r7, #28
 80032bc:	2200      	movs	r2, #0
 80032be:	601a      	str	r2, [r3, #0]
 80032c0:	605a      	str	r2, [r3, #4]
 80032c2:	609a      	str	r2, [r3, #8]
 80032c4:	60da      	str	r2, [r3, #12]
 80032c6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032d0:	d12c      	bne.n	800332c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032d2:	2300      	movs	r3, #0
 80032d4:	61bb      	str	r3, [r7, #24]
 80032d6:	4b30      	ldr	r3, [pc, #192]	; (8003398 <HAL_TIM_Encoder_MspInit+0xe8>)
 80032d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032da:	4a2f      	ldr	r2, [pc, #188]	; (8003398 <HAL_TIM_Encoder_MspInit+0xe8>)
 80032dc:	f043 0301 	orr.w	r3, r3, #1
 80032e0:	6413      	str	r3, [r2, #64]	; 0x40
 80032e2:	4b2d      	ldr	r3, [pc, #180]	; (8003398 <HAL_TIM_Encoder_MspInit+0xe8>)
 80032e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	61bb      	str	r3, [r7, #24]
 80032ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032ee:	2300      	movs	r3, #0
 80032f0:	617b      	str	r3, [r7, #20]
 80032f2:	4b29      	ldr	r3, [pc, #164]	; (8003398 <HAL_TIM_Encoder_MspInit+0xe8>)
 80032f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f6:	4a28      	ldr	r2, [pc, #160]	; (8003398 <HAL_TIM_Encoder_MspInit+0xe8>)
 80032f8:	f043 0301 	orr.w	r3, r3, #1
 80032fc:	6313      	str	r3, [r2, #48]	; 0x30
 80032fe:	4b26      	ldr	r3, [pc, #152]	; (8003398 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003302:	f003 0301 	and.w	r3, r3, #1
 8003306:	617b      	str	r3, [r7, #20]
 8003308:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCG_A_Pin|ENCG_B_Pin;
 800330a:	2303      	movs	r3, #3
 800330c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800330e:	2302      	movs	r3, #2
 8003310:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003312:	2300      	movs	r3, #0
 8003314:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003316:	2300      	movs	r3, #0
 8003318:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800331a:	2301      	movs	r3, #1
 800331c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800331e:	f107 031c 	add.w	r3, r7, #28
 8003322:	4619      	mov	r1, r3
 8003324:	481d      	ldr	r0, [pc, #116]	; (800339c <HAL_TIM_Encoder_MspInit+0xec>)
 8003326:	f001 fb63 	bl	80049f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800332a:	e030      	b.n	800338e <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM3)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a1b      	ldr	r2, [pc, #108]	; (80033a0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d12b      	bne.n	800338e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003336:	2300      	movs	r3, #0
 8003338:	613b      	str	r3, [r7, #16]
 800333a:	4b17      	ldr	r3, [pc, #92]	; (8003398 <HAL_TIM_Encoder_MspInit+0xe8>)
 800333c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333e:	4a16      	ldr	r2, [pc, #88]	; (8003398 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003340:	f043 0302 	orr.w	r3, r3, #2
 8003344:	6413      	str	r3, [r2, #64]	; 0x40
 8003346:	4b14      	ldr	r3, [pc, #80]	; (8003398 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	613b      	str	r3, [r7, #16]
 8003350:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003352:	2300      	movs	r3, #0
 8003354:	60fb      	str	r3, [r7, #12]
 8003356:	4b10      	ldr	r3, [pc, #64]	; (8003398 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335a:	4a0f      	ldr	r2, [pc, #60]	; (8003398 <HAL_TIM_Encoder_MspInit+0xe8>)
 800335c:	f043 0301 	orr.w	r3, r3, #1
 8003360:	6313      	str	r3, [r2, #48]	; 0x30
 8003362:	4b0d      	ldr	r3, [pc, #52]	; (8003398 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	60fb      	str	r3, [r7, #12]
 800336c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCD_A_Pin|ENCD_B_Pin;
 800336e:	23c0      	movs	r3, #192	; 0xc0
 8003370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003372:	2302      	movs	r3, #2
 8003374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003376:	2300      	movs	r3, #0
 8003378:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800337a:	2300      	movs	r3, #0
 800337c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800337e:	2302      	movs	r3, #2
 8003380:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003382:	f107 031c 	add.w	r3, r7, #28
 8003386:	4619      	mov	r1, r3
 8003388:	4804      	ldr	r0, [pc, #16]	; (800339c <HAL_TIM_Encoder_MspInit+0xec>)
 800338a:	f001 fb31 	bl	80049f0 <HAL_GPIO_Init>
}
 800338e:	bf00      	nop
 8003390:	3730      	adds	r7, #48	; 0x30
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	40023800 	.word	0x40023800
 800339c:	40020000 	.word	0x40020000
 80033a0:	40000400 	.word	0x40000400

080033a4 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b08a      	sub	sp, #40	; 0x28
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ac:	f107 0314 	add.w	r3, r7, #20
 80033b0:	2200      	movs	r2, #0
 80033b2:	601a      	str	r2, [r3, #0]
 80033b4:	605a      	str	r2, [r3, #4]
 80033b6:	609a      	str	r2, [r3, #8]
 80033b8:	60da      	str	r2, [r3, #12]
 80033ba:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM8)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a1d      	ldr	r2, [pc, #116]	; (8003438 <HAL_TIM_IC_MspInit+0x94>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d134      	bne.n	8003430 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80033c6:	2300      	movs	r3, #0
 80033c8:	613b      	str	r3, [r7, #16]
 80033ca:	4b1c      	ldr	r3, [pc, #112]	; (800343c <HAL_TIM_IC_MspInit+0x98>)
 80033cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ce:	4a1b      	ldr	r2, [pc, #108]	; (800343c <HAL_TIM_IC_MspInit+0x98>)
 80033d0:	f043 0302 	orr.w	r3, r3, #2
 80033d4:	6453      	str	r3, [r2, #68]	; 0x44
 80033d6:	4b19      	ldr	r3, [pc, #100]	; (800343c <HAL_TIM_IC_MspInit+0x98>)
 80033d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	613b      	str	r3, [r7, #16]
 80033e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033e2:	2300      	movs	r3, #0
 80033e4:	60fb      	str	r3, [r7, #12]
 80033e6:	4b15      	ldr	r3, [pc, #84]	; (800343c <HAL_TIM_IC_MspInit+0x98>)
 80033e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ea:	4a14      	ldr	r2, [pc, #80]	; (800343c <HAL_TIM_IC_MspInit+0x98>)
 80033ec:	f043 0304 	orr.w	r3, r3, #4
 80033f0:	6313      	str	r3, [r2, #48]	; 0x30
 80033f2:	4b12      	ldr	r3, [pc, #72]	; (800343c <HAL_TIM_IC_MspInit+0x98>)
 80033f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f6:	f003 0304 	and.w	r3, r3, #4
 80033fa:	60fb      	str	r3, [r7, #12]
 80033fc:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = RGB_TIM_Pin;
 80033fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003404:	2302      	movs	r3, #2
 8003406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003408:	2300      	movs	r3, #0
 800340a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800340c:	2300      	movs	r3, #0
 800340e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003410:	2303      	movs	r3, #3
 8003412:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(RGB_TIM_GPIO_Port, &GPIO_InitStruct);
 8003414:	f107 0314 	add.w	r3, r7, #20
 8003418:	4619      	mov	r1, r3
 800341a:	4809      	ldr	r0, [pc, #36]	; (8003440 <HAL_TIM_IC_MspInit+0x9c>)
 800341c:	f001 fae8 	bl	80049f0 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 5, 0);
 8003420:	2200      	movs	r2, #0
 8003422:	2105      	movs	r1, #5
 8003424:	202e      	movs	r0, #46	; 0x2e
 8003426:	f000 fea9 	bl	800417c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800342a:	202e      	movs	r0, #46	; 0x2e
 800342c:	f000 fec2 	bl	80041b4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003430:	bf00      	nop
 8003432:	3728      	adds	r7, #40	; 0x28
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	40010400 	.word	0x40010400
 800343c:	40023800 	.word	0x40023800
 8003440:	40020800 	.word	0x40020800

08003444 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b088      	sub	sp, #32
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800344c:	f107 030c 	add.w	r3, r7, #12
 8003450:	2200      	movs	r2, #0
 8003452:	601a      	str	r2, [r3, #0]
 8003454:	605a      	str	r2, [r3, #4]
 8003456:	609a      	str	r2, [r3, #8]
 8003458:	60da      	str	r2, [r3, #12]
 800345a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a12      	ldr	r2, [pc, #72]	; (80034ac <HAL_TIM_MspPostInit+0x68>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d11e      	bne.n	80034a4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003466:	2300      	movs	r3, #0
 8003468:	60bb      	str	r3, [r7, #8]
 800346a:	4b11      	ldr	r3, [pc, #68]	; (80034b0 <HAL_TIM_MspPostInit+0x6c>)
 800346c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346e:	4a10      	ldr	r2, [pc, #64]	; (80034b0 <HAL_TIM_MspPostInit+0x6c>)
 8003470:	f043 0301 	orr.w	r3, r3, #1
 8003474:	6313      	str	r3, [r2, #48]	; 0x30
 8003476:	4b0e      	ldr	r3, [pc, #56]	; (80034b0 <HAL_TIM_MspPostInit+0x6c>)
 8003478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	60bb      	str	r3, [r7, #8]
 8003480:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTG_PWM_Pin|MOTD_PWM_Pin;
 8003482:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003486:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003488:	2302      	movs	r3, #2
 800348a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800348c:	2300      	movs	r3, #0
 800348e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003490:	2300      	movs	r3, #0
 8003492:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003494:	2301      	movs	r3, #1
 8003496:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003498:	f107 030c 	add.w	r3, r7, #12
 800349c:	4619      	mov	r1, r3
 800349e:	4805      	ldr	r0, [pc, #20]	; (80034b4 <HAL_TIM_MspPostInit+0x70>)
 80034a0:	f001 faa6 	bl	80049f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80034a4:	bf00      	nop
 80034a6:	3720      	adds	r7, #32
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	40010000 	.word	0x40010000
 80034b0:	40023800 	.word	0x40023800
 80034b4:	40020000 	.word	0x40020000

080034b8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80034bc:	4b11      	ldr	r3, [pc, #68]	; (8003504 <MX_USART2_UART_Init+0x4c>)
 80034be:	4a12      	ldr	r2, [pc, #72]	; (8003508 <MX_USART2_UART_Init+0x50>)
 80034c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80034c2:	4b10      	ldr	r3, [pc, #64]	; (8003504 <MX_USART2_UART_Init+0x4c>)
 80034c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80034c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80034ca:	4b0e      	ldr	r3, [pc, #56]	; (8003504 <MX_USART2_UART_Init+0x4c>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80034d0:	4b0c      	ldr	r3, [pc, #48]	; (8003504 <MX_USART2_UART_Init+0x4c>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80034d6:	4b0b      	ldr	r3, [pc, #44]	; (8003504 <MX_USART2_UART_Init+0x4c>)
 80034d8:	2200      	movs	r2, #0
 80034da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80034dc:	4b09      	ldr	r3, [pc, #36]	; (8003504 <MX_USART2_UART_Init+0x4c>)
 80034de:	220c      	movs	r2, #12
 80034e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034e2:	4b08      	ldr	r3, [pc, #32]	; (8003504 <MX_USART2_UART_Init+0x4c>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80034e8:	4b06      	ldr	r3, [pc, #24]	; (8003504 <MX_USART2_UART_Init+0x4c>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80034ee:	4805      	ldr	r0, [pc, #20]	; (8003504 <MX_USART2_UART_Init+0x4c>)
 80034f0:	f004 fd58 	bl	8007fa4 <HAL_UART_Init>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80034fa:	f7ff fb73 	bl	8002be4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80034fe:	bf00      	nop
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	20004bbc 	.word	0x20004bbc
 8003508:	40004400 	.word	0x40004400

0800350c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b08a      	sub	sp, #40	; 0x28
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003514:	f107 0314 	add.w	r3, r7, #20
 8003518:	2200      	movs	r2, #0
 800351a:	601a      	str	r2, [r3, #0]
 800351c:	605a      	str	r2, [r3, #4]
 800351e:	609a      	str	r2, [r3, #8]
 8003520:	60da      	str	r2, [r3, #12]
 8003522:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a1d      	ldr	r2, [pc, #116]	; (80035a0 <HAL_UART_MspInit+0x94>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d133      	bne.n	8003596 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800352e:	2300      	movs	r3, #0
 8003530:	613b      	str	r3, [r7, #16]
 8003532:	4b1c      	ldr	r3, [pc, #112]	; (80035a4 <HAL_UART_MspInit+0x98>)
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	4a1b      	ldr	r2, [pc, #108]	; (80035a4 <HAL_UART_MspInit+0x98>)
 8003538:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800353c:	6413      	str	r3, [r2, #64]	; 0x40
 800353e:	4b19      	ldr	r3, [pc, #100]	; (80035a4 <HAL_UART_MspInit+0x98>)
 8003540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003546:	613b      	str	r3, [r7, #16]
 8003548:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800354a:	2300      	movs	r3, #0
 800354c:	60fb      	str	r3, [r7, #12]
 800354e:	4b15      	ldr	r3, [pc, #84]	; (80035a4 <HAL_UART_MspInit+0x98>)
 8003550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003552:	4a14      	ldr	r2, [pc, #80]	; (80035a4 <HAL_UART_MspInit+0x98>)
 8003554:	f043 0301 	orr.w	r3, r3, #1
 8003558:	6313      	str	r3, [r2, #48]	; 0x30
 800355a:	4b12      	ldr	r3, [pc, #72]	; (80035a4 <HAL_UART_MspInit+0x98>)
 800355c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	60fb      	str	r3, [r7, #12]
 8003564:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003566:	230c      	movs	r3, #12
 8003568:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800356a:	2302      	movs	r3, #2
 800356c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800356e:	2300      	movs	r3, #0
 8003570:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003572:	2303      	movs	r3, #3
 8003574:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003576:	2307      	movs	r3, #7
 8003578:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800357a:	f107 0314 	add.w	r3, r7, #20
 800357e:	4619      	mov	r1, r3
 8003580:	4809      	ldr	r0, [pc, #36]	; (80035a8 <HAL_UART_MspInit+0x9c>)
 8003582:	f001 fa35 	bl	80049f0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003586:	2200      	movs	r2, #0
 8003588:	2105      	movs	r1, #5
 800358a:	2026      	movs	r0, #38	; 0x26
 800358c:	f000 fdf6 	bl	800417c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003590:	2026      	movs	r0, #38	; 0x26
 8003592:	f000 fe0f 	bl	80041b4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003596:	bf00      	nop
 8003598:	3728      	adds	r7, #40	; 0x28
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	40004400 	.word	0x40004400
 80035a4:	40023800 	.word	0x40023800
 80035a8:	40020000 	.word	0x40020000

080035ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80035ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80035e4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80035b0:	480d      	ldr	r0, [pc, #52]	; (80035e8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80035b2:	490e      	ldr	r1, [pc, #56]	; (80035ec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80035b4:	4a0e      	ldr	r2, [pc, #56]	; (80035f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80035b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035b8:	e002      	b.n	80035c0 <LoopCopyDataInit>

080035ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035be:	3304      	adds	r3, #4

080035c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035c4:	d3f9      	bcc.n	80035ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035c6:	4a0b      	ldr	r2, [pc, #44]	; (80035f4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80035c8:	4c0b      	ldr	r4, [pc, #44]	; (80035f8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80035ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035cc:	e001      	b.n	80035d2 <LoopFillZerobss>

080035ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035d0:	3204      	adds	r2, #4

080035d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035d4:	d3fb      	bcc.n	80035ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80035d6:	f7ff fc8d 	bl	8002ef4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035da:	f00c fc1b 	bl	800fe14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035de:	f7ff f8a3 	bl	8002728 <main>
  bx  lr    
 80035e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80035e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80035e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035ec:	20000334 	.word	0x20000334
  ldr r2, =_sidata
 80035f0:	08012dd8 	.word	0x08012dd8
  ldr r2, =_sbss
 80035f4:	20000334 	.word	0x20000334
  ldr r4, =_ebss
 80035f8:	20004c54 	.word	0x20004c54

080035fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035fc:	e7fe      	b.n	80035fc <ADC_IRQHandler>
	...

08003600 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003604:	4b0e      	ldr	r3, [pc, #56]	; (8003640 <HAL_Init+0x40>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a0d      	ldr	r2, [pc, #52]	; (8003640 <HAL_Init+0x40>)
 800360a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800360e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003610:	4b0b      	ldr	r3, [pc, #44]	; (8003640 <HAL_Init+0x40>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a0a      	ldr	r2, [pc, #40]	; (8003640 <HAL_Init+0x40>)
 8003616:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800361a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800361c:	4b08      	ldr	r3, [pc, #32]	; (8003640 <HAL_Init+0x40>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a07      	ldr	r2, [pc, #28]	; (8003640 <HAL_Init+0x40>)
 8003622:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003626:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003628:	2003      	movs	r0, #3
 800362a:	f000 fd9c 	bl	8004166 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800362e:	200f      	movs	r0, #15
 8003630:	f7ff fb0a 	bl	8002c48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003634:	f7ff fadc 	bl	8002bf0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40023c00 	.word	0x40023c00

08003644 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003644:	b480      	push	{r7}
 8003646:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003648:	4b06      	ldr	r3, [pc, #24]	; (8003664 <HAL_IncTick+0x20>)
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	461a      	mov	r2, r3
 800364e:	4b06      	ldr	r3, [pc, #24]	; (8003668 <HAL_IncTick+0x24>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4413      	add	r3, r2
 8003654:	4a04      	ldr	r2, [pc, #16]	; (8003668 <HAL_IncTick+0x24>)
 8003656:	6013      	str	r3, [r2, #0]
}
 8003658:	bf00      	nop
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	20000008 	.word	0x20000008
 8003668:	20004c00 	.word	0x20004c00

0800366c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800366c:	b480      	push	{r7}
 800366e:	af00      	add	r7, sp, #0
  return uwTick;
 8003670:	4b03      	ldr	r3, [pc, #12]	; (8003680 <HAL_GetTick+0x14>)
 8003672:	681b      	ldr	r3, [r3, #0]
}
 8003674:	4618      	mov	r0, r3
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	20004c00 	.word	0x20004c00

08003684 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800368c:	f7ff ffee 	bl	800366c <HAL_GetTick>
 8003690:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800369c:	d005      	beq.n	80036aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800369e:	4b0a      	ldr	r3, [pc, #40]	; (80036c8 <HAL_Delay+0x44>)
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	461a      	mov	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	4413      	add	r3, r2
 80036a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80036aa:	bf00      	nop
 80036ac:	f7ff ffde 	bl	800366c <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	68fa      	ldr	r2, [r7, #12]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d8f7      	bhi.n	80036ac <HAL_Delay+0x28>
  {
  }
}
 80036bc:	bf00      	nop
 80036be:	bf00      	nop
 80036c0:	3710      	adds	r7, #16
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	20000008 	.word	0x20000008

080036cc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036d4:	2300      	movs	r3, #0
 80036d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e033      	b.n	800374a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d109      	bne.n	80036fe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f7fe fbd6 	bl	8001e9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003702:	f003 0310 	and.w	r3, r3, #16
 8003706:	2b00      	cmp	r3, #0
 8003708:	d118      	bne.n	800373c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003712:	f023 0302 	bic.w	r3, r3, #2
 8003716:	f043 0202 	orr.w	r2, r3, #2
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 fad2 	bl	8003cc8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372e:	f023 0303 	bic.w	r3, r3, #3
 8003732:	f043 0201 	orr.w	r2, r3, #1
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	641a      	str	r2, [r3, #64]	; 0x40
 800373a:	e001      	b.n	8003740 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003748:	7bfb      	ldrb	r3, [r7, #15]
}
 800374a:	4618      	mov	r0, r3
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
	...

08003754 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b086      	sub	sp, #24
 8003758:	af00      	add	r7, sp, #0
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003760:	2300      	movs	r3, #0
 8003762:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800376a:	2b01      	cmp	r3, #1
 800376c:	d101      	bne.n	8003772 <HAL_ADC_Start_DMA+0x1e>
 800376e:	2302      	movs	r3, #2
 8003770:	e0e9      	b.n	8003946 <HAL_ADC_Start_DMA+0x1f2>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2201      	movs	r2, #1
 8003776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f003 0301 	and.w	r3, r3, #1
 8003784:	2b01      	cmp	r3, #1
 8003786:	d018      	beq.n	80037ba <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	689a      	ldr	r2, [r3, #8]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0201 	orr.w	r2, r2, #1
 8003796:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003798:	4b6d      	ldr	r3, [pc, #436]	; (8003950 <HAL_ADC_Start_DMA+0x1fc>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a6d      	ldr	r2, [pc, #436]	; (8003954 <HAL_ADC_Start_DMA+0x200>)
 800379e:	fba2 2303 	umull	r2, r3, r2, r3
 80037a2:	0c9a      	lsrs	r2, r3, #18
 80037a4:	4613      	mov	r3, r2
 80037a6:	005b      	lsls	r3, r3, #1
 80037a8:	4413      	add	r3, r2
 80037aa:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80037ac:	e002      	b.n	80037b4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	3b01      	subs	r3, #1
 80037b2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f9      	bne.n	80037ae <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037c8:	d107      	bne.n	80037da <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80037d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f003 0301 	and.w	r3, r3, #1
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	f040 80a1 	bne.w	800392c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ee:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80037f2:	f023 0301 	bic.w	r3, r3, #1
 80037f6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003808:	2b00      	cmp	r3, #0
 800380a:	d007      	beq.n	800381c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003810:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003814:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003820:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003824:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003828:	d106      	bne.n	8003838 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800382e:	f023 0206 	bic.w	r2, r3, #6
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	645a      	str	r2, [r3, #68]	; 0x44
 8003836:	e002      	b.n	800383e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2200      	movs	r2, #0
 800383c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003846:	4b44      	ldr	r3, [pc, #272]	; (8003958 <HAL_ADC_Start_DMA+0x204>)
 8003848:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800384e:	4a43      	ldr	r2, [pc, #268]	; (800395c <HAL_ADC_Start_DMA+0x208>)
 8003850:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003856:	4a42      	ldr	r2, [pc, #264]	; (8003960 <HAL_ADC_Start_DMA+0x20c>)
 8003858:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800385e:	4a41      	ldr	r2, [pc, #260]	; (8003964 <HAL_ADC_Start_DMA+0x210>)
 8003860:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800386a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	685a      	ldr	r2, [r3, #4]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800387a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800388a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	334c      	adds	r3, #76	; 0x4c
 8003896:	4619      	mov	r1, r3
 8003898:	68ba      	ldr	r2, [r7, #8]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f000 fd54 	bl	8004348 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f003 031f 	and.w	r3, r3, #31
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d12a      	bne.n	8003902 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a2d      	ldr	r2, [pc, #180]	; (8003968 <HAL_ADC_Start_DMA+0x214>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d015      	beq.n	80038e2 <HAL_ADC_Start_DMA+0x18e>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a2c      	ldr	r2, [pc, #176]	; (800396c <HAL_ADC_Start_DMA+0x218>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d105      	bne.n	80038cc <HAL_ADC_Start_DMA+0x178>
 80038c0:	4b25      	ldr	r3, [pc, #148]	; (8003958 <HAL_ADC_Start_DMA+0x204>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f003 031f 	and.w	r3, r3, #31
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d00a      	beq.n	80038e2 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a27      	ldr	r2, [pc, #156]	; (8003970 <HAL_ADC_Start_DMA+0x21c>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d136      	bne.n	8003944 <HAL_ADC_Start_DMA+0x1f0>
 80038d6:	4b20      	ldr	r3, [pc, #128]	; (8003958 <HAL_ADC_Start_DMA+0x204>)
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f003 0310 	and.w	r3, r3, #16
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d130      	bne.n	8003944 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d129      	bne.n	8003944 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	689a      	ldr	r2, [r3, #8]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80038fe:	609a      	str	r2, [r3, #8]
 8003900:	e020      	b.n	8003944 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a18      	ldr	r2, [pc, #96]	; (8003968 <HAL_ADC_Start_DMA+0x214>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d11b      	bne.n	8003944 <HAL_ADC_Start_DMA+0x1f0>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d114      	bne.n	8003944 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003928:	609a      	str	r2, [r3, #8]
 800392a:	e00b      	b.n	8003944 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003930:	f043 0210 	orr.w	r2, r3, #16
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800393c:	f043 0201 	orr.w	r2, r3, #1
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	3718      	adds	r7, #24
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	20000000 	.word	0x20000000
 8003954:	431bde83 	.word	0x431bde83
 8003958:	40012300 	.word	0x40012300
 800395c:	08003ec1 	.word	0x08003ec1
 8003960:	08003f7b 	.word	0x08003f7b
 8003964:	08003f97 	.word	0x08003f97
 8003968:	40012000 	.word	0x40012000
 800396c:	40012100 	.word	0x40012100
 8003970:	40012200 	.word	0x40012200

08003974 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800397c:	2300      	movs	r3, #0
 800397e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003986:	2b01      	cmp	r3, #1
 8003988:	d101      	bne.n	800398e <HAL_ADC_Stop_DMA+0x1a>
 800398a:	2302      	movs	r3, #2
 800398c:	e048      	b.n	8003a20 <HAL_ADC_Stop_DMA+0xac>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2201      	movs	r2, #1
 8003992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	689a      	ldr	r2, [r3, #8]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f022 0201 	bic.w	r2, r2, #1
 80039a4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f003 0301 	and.w	r3, r3, #1
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d130      	bne.n	8003a16 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	689a      	ldr	r2, [r3, #8]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039c2:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d10f      	bne.n	80039f2 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039d6:	4618      	mov	r0, r3
 80039d8:	f000 fd0e 	bl	80043f8 <HAL_DMA_Abort>
 80039dc:	4603      	mov	r3, r0
 80039de:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80039e0:	7bfb      	ldrb	r3, [r7, #15]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d005      	beq.n	80039f2 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	685a      	ldr	r2, [r3, #4]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8003a00:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a06:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003a0a:	f023 0301 	bic.w	r3, r3, #1
 8003a0e:	f043 0201 	orr.w	r2, r3, #1
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3710      	adds	r7, #16
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003a30:	bf00      	nop
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr

08003a3c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003a44:	bf00      	nop
 8003a46:	370c      	adds	r7, #12
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr

08003a50 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003a58:	bf00      	nop
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b085      	sub	sp, #20
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d101      	bne.n	8003a80 <HAL_ADC_ConfigChannel+0x1c>
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	e113      	b.n	8003ca8 <HAL_ADC_ConfigChannel+0x244>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2b09      	cmp	r3, #9
 8003a8e:	d925      	bls.n	8003adc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	68d9      	ldr	r1, [r3, #12]
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	005b      	lsls	r3, r3, #1
 8003aa2:	4413      	add	r3, r2
 8003aa4:	3b1e      	subs	r3, #30
 8003aa6:	2207      	movs	r2, #7
 8003aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aac:	43da      	mvns	r2, r3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	400a      	ands	r2, r1
 8003ab4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	68d9      	ldr	r1, [r3, #12]
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	689a      	ldr	r2, [r3, #8]
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	b29b      	uxth	r3, r3
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	4603      	mov	r3, r0
 8003aca:	005b      	lsls	r3, r3, #1
 8003acc:	4403      	add	r3, r0
 8003ace:	3b1e      	subs	r3, #30
 8003ad0:	409a      	lsls	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	60da      	str	r2, [r3, #12]
 8003ada:	e022      	b.n	8003b22 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	6919      	ldr	r1, [r3, #16]
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	461a      	mov	r2, r3
 8003aea:	4613      	mov	r3, r2
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	4413      	add	r3, r2
 8003af0:	2207      	movs	r2, #7
 8003af2:	fa02 f303 	lsl.w	r3, r2, r3
 8003af6:	43da      	mvns	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	400a      	ands	r2, r1
 8003afe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	6919      	ldr	r1, [r3, #16]
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	689a      	ldr	r2, [r3, #8]
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	4618      	mov	r0, r3
 8003b12:	4603      	mov	r3, r0
 8003b14:	005b      	lsls	r3, r3, #1
 8003b16:	4403      	add	r3, r0
 8003b18:	409a      	lsls	r2, r3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	430a      	orrs	r2, r1
 8003b20:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	2b06      	cmp	r3, #6
 8003b28:	d824      	bhi.n	8003b74 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685a      	ldr	r2, [r3, #4]
 8003b34:	4613      	mov	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	4413      	add	r3, r2
 8003b3a:	3b05      	subs	r3, #5
 8003b3c:	221f      	movs	r2, #31
 8003b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b42:	43da      	mvns	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	400a      	ands	r2, r1
 8003b4a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	4618      	mov	r0, r3
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685a      	ldr	r2, [r3, #4]
 8003b5e:	4613      	mov	r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	4413      	add	r3, r2
 8003b64:	3b05      	subs	r3, #5
 8003b66:	fa00 f203 	lsl.w	r2, r0, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	635a      	str	r2, [r3, #52]	; 0x34
 8003b72:	e04c      	b.n	8003c0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	2b0c      	cmp	r3, #12
 8003b7a:	d824      	bhi.n	8003bc6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	685a      	ldr	r2, [r3, #4]
 8003b86:	4613      	mov	r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	4413      	add	r3, r2
 8003b8c:	3b23      	subs	r3, #35	; 0x23
 8003b8e:	221f      	movs	r2, #31
 8003b90:	fa02 f303 	lsl.w	r3, r2, r3
 8003b94:	43da      	mvns	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	400a      	ands	r2, r1
 8003b9c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	b29b      	uxth	r3, r3
 8003baa:	4618      	mov	r0, r3
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	4413      	add	r3, r2
 8003bb6:	3b23      	subs	r3, #35	; 0x23
 8003bb8:	fa00 f203 	lsl.w	r2, r0, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	631a      	str	r2, [r3, #48]	; 0x30
 8003bc4:	e023      	b.n	8003c0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685a      	ldr	r2, [r3, #4]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	4413      	add	r3, r2
 8003bd6:	3b41      	subs	r3, #65	; 0x41
 8003bd8:	221f      	movs	r2, #31
 8003bda:	fa02 f303 	lsl.w	r3, r2, r3
 8003bde:	43da      	mvns	r2, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	400a      	ands	r2, r1
 8003be6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	685a      	ldr	r2, [r3, #4]
 8003bfa:	4613      	mov	r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	4413      	add	r3, r2
 8003c00:	3b41      	subs	r3, #65	; 0x41
 8003c02:	fa00 f203 	lsl.w	r2, r0, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c0e:	4b29      	ldr	r3, [pc, #164]	; (8003cb4 <HAL_ADC_ConfigChannel+0x250>)
 8003c10:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a28      	ldr	r2, [pc, #160]	; (8003cb8 <HAL_ADC_ConfigChannel+0x254>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d10f      	bne.n	8003c3c <HAL_ADC_ConfigChannel+0x1d8>
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	2b12      	cmp	r3, #18
 8003c22:	d10b      	bne.n	8003c3c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a1d      	ldr	r2, [pc, #116]	; (8003cb8 <HAL_ADC_ConfigChannel+0x254>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d12b      	bne.n	8003c9e <HAL_ADC_ConfigChannel+0x23a>
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a1c      	ldr	r2, [pc, #112]	; (8003cbc <HAL_ADC_ConfigChannel+0x258>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d003      	beq.n	8003c58 <HAL_ADC_ConfigChannel+0x1f4>
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	2b11      	cmp	r3, #17
 8003c56:	d122      	bne.n	8003c9e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a11      	ldr	r2, [pc, #68]	; (8003cbc <HAL_ADC_ConfigChannel+0x258>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d111      	bne.n	8003c9e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c7a:	4b11      	ldr	r3, [pc, #68]	; (8003cc0 <HAL_ADC_ConfigChannel+0x25c>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a11      	ldr	r2, [pc, #68]	; (8003cc4 <HAL_ADC_ConfigChannel+0x260>)
 8003c80:	fba2 2303 	umull	r2, r3, r2, r3
 8003c84:	0c9a      	lsrs	r2, r3, #18
 8003c86:	4613      	mov	r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	4413      	add	r3, r2
 8003c8c:	005b      	lsls	r3, r3, #1
 8003c8e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003c90:	e002      	b.n	8003c98 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	3b01      	subs	r3, #1
 8003c96:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1f9      	bne.n	8003c92 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3714      	adds	r7, #20
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr
 8003cb4:	40012300 	.word	0x40012300
 8003cb8:	40012000 	.word	0x40012000
 8003cbc:	10000012 	.word	0x10000012
 8003cc0:	20000000 	.word	0x20000000
 8003cc4:	431bde83 	.word	0x431bde83

08003cc8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b085      	sub	sp, #20
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003cd0:	4b79      	ldr	r3, [pc, #484]	; (8003eb8 <ADC_Init+0x1f0>)
 8003cd2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	685a      	ldr	r2, [r3, #4]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	431a      	orrs	r2, r3
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	685a      	ldr	r2, [r3, #4]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003cfc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	6859      	ldr	r1, [r3, #4]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	691b      	ldr	r3, [r3, #16]
 8003d08:	021a      	lsls	r2, r3, #8
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	685a      	ldr	r2, [r3, #4]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003d20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6859      	ldr	r1, [r3, #4]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689a      	ldr	r2, [r3, #8]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	430a      	orrs	r2, r1
 8003d32:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	689a      	ldr	r2, [r3, #8]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d42:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	6899      	ldr	r1, [r3, #8]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	68da      	ldr	r2, [r3, #12]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	430a      	orrs	r2, r1
 8003d54:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d5a:	4a58      	ldr	r2, [pc, #352]	; (8003ebc <ADC_Init+0x1f4>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d022      	beq.n	8003da6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	689a      	ldr	r2, [r3, #8]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d6e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6899      	ldr	r1, [r3, #8]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	430a      	orrs	r2, r1
 8003d80:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	689a      	ldr	r2, [r3, #8]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d90:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	6899      	ldr	r1, [r3, #8]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	430a      	orrs	r2, r1
 8003da2:	609a      	str	r2, [r3, #8]
 8003da4:	e00f      	b.n	8003dc6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003db4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	689a      	ldr	r2, [r3, #8]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003dc4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f022 0202 	bic.w	r2, r2, #2
 8003dd4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	6899      	ldr	r1, [r3, #8]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	7e1b      	ldrb	r3, [r3, #24]
 8003de0:	005a      	lsls	r2, r3, #1
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d01b      	beq.n	8003e2c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	685a      	ldr	r2, [r3, #4]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e02:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	685a      	ldr	r2, [r3, #4]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003e12:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	6859      	ldr	r1, [r3, #4]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	035a      	lsls	r2, r3, #13
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	430a      	orrs	r2, r1
 8003e28:	605a      	str	r2, [r3, #4]
 8003e2a:	e007      	b.n	8003e3c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	685a      	ldr	r2, [r3, #4]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e3a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003e4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	69db      	ldr	r3, [r3, #28]
 8003e56:	3b01      	subs	r3, #1
 8003e58:	051a      	lsls	r2, r3, #20
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	430a      	orrs	r2, r1
 8003e60:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003e70:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	6899      	ldr	r1, [r3, #8]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003e7e:	025a      	lsls	r2, r3, #9
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	430a      	orrs	r2, r1
 8003e86:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	689a      	ldr	r2, [r3, #8]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e96:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	6899      	ldr	r1, [r3, #8]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	695b      	ldr	r3, [r3, #20]
 8003ea2:	029a      	lsls	r2, r3, #10
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	609a      	str	r2, [r3, #8]
}
 8003eac:	bf00      	nop
 8003eae:	3714      	adds	r7, #20
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr
 8003eb8:	40012300 	.word	0x40012300
 8003ebc:	0f000001 	.word	0x0f000001

08003ec0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ecc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d13c      	bne.n	8003f54 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ede:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d12b      	bne.n	8003f4c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d127      	bne.n	8003f4c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f02:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d006      	beq.n	8003f18 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d119      	bne.n	8003f4c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	685a      	ldr	r2, [r3, #4]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f022 0220 	bic.w	r2, r2, #32
 8003f26:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d105      	bne.n	8003f4c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f44:	f043 0201 	orr.w	r2, r3, #1
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003f4c:	68f8      	ldr	r0, [r7, #12]
 8003f4e:	f7ff fd6b 	bl	8003a28 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003f52:	e00e      	b.n	8003f72 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f58:	f003 0310 	and.w	r3, r3, #16
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d003      	beq.n	8003f68 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f7ff fd75 	bl	8003a50 <HAL_ADC_ErrorCallback>
}
 8003f66:	e004      	b.n	8003f72 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	4798      	blx	r3
}
 8003f72:	bf00      	nop
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b084      	sub	sp, #16
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f86:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003f88:	68f8      	ldr	r0, [r7, #12]
 8003f8a:	f7ff fd57 	bl	8003a3c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f8e:	bf00      	nop
 8003f90:	3710      	adds	r7, #16
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b084      	sub	sp, #16
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fa2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2240      	movs	r2, #64	; 0x40
 8003fa8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fae:	f043 0204 	orr.w	r2, r3, #4
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003fb6:	68f8      	ldr	r0, [r7, #12]
 8003fb8:	f7ff fd4a 	bl	8003a50 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003fbc:	bf00      	nop
 8003fbe:	3710      	adds	r7, #16
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f003 0307 	and.w	r3, r3, #7
 8003fd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fd4:	4b0c      	ldr	r3, [pc, #48]	; (8004008 <__NVIC_SetPriorityGrouping+0x44>)
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fda:	68ba      	ldr	r2, [r7, #8]
 8003fdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003fec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ff0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ff4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ff6:	4a04      	ldr	r2, [pc, #16]	; (8004008 <__NVIC_SetPriorityGrouping+0x44>)
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	60d3      	str	r3, [r2, #12]
}
 8003ffc:	bf00      	nop
 8003ffe:	3714      	adds	r7, #20
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr
 8004008:	e000ed00 	.word	0xe000ed00

0800400c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800400c:	b480      	push	{r7}
 800400e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004010:	4b04      	ldr	r3, [pc, #16]	; (8004024 <__NVIC_GetPriorityGrouping+0x18>)
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	0a1b      	lsrs	r3, r3, #8
 8004016:	f003 0307 	and.w	r3, r3, #7
}
 800401a:	4618      	mov	r0, r3
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr
 8004024:	e000ed00 	.word	0xe000ed00

08004028 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	4603      	mov	r3, r0
 8004030:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004036:	2b00      	cmp	r3, #0
 8004038:	db0b      	blt.n	8004052 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800403a:	79fb      	ldrb	r3, [r7, #7]
 800403c:	f003 021f 	and.w	r2, r3, #31
 8004040:	4907      	ldr	r1, [pc, #28]	; (8004060 <__NVIC_EnableIRQ+0x38>)
 8004042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004046:	095b      	lsrs	r3, r3, #5
 8004048:	2001      	movs	r0, #1
 800404a:	fa00 f202 	lsl.w	r2, r0, r2
 800404e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004052:	bf00      	nop
 8004054:	370c      	adds	r7, #12
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	e000e100 	.word	0xe000e100

08004064 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004064:	b480      	push	{r7}
 8004066:	b083      	sub	sp, #12
 8004068:	af00      	add	r7, sp, #0
 800406a:	4603      	mov	r3, r0
 800406c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800406e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004072:	2b00      	cmp	r3, #0
 8004074:	db12      	blt.n	800409c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004076:	79fb      	ldrb	r3, [r7, #7]
 8004078:	f003 021f 	and.w	r2, r3, #31
 800407c:	490a      	ldr	r1, [pc, #40]	; (80040a8 <__NVIC_DisableIRQ+0x44>)
 800407e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004082:	095b      	lsrs	r3, r3, #5
 8004084:	2001      	movs	r0, #1
 8004086:	fa00 f202 	lsl.w	r2, r0, r2
 800408a:	3320      	adds	r3, #32
 800408c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004090:	f3bf 8f4f 	dsb	sy
}
 8004094:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004096:	f3bf 8f6f 	isb	sy
}
 800409a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800409c:	bf00      	nop
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr
 80040a8:	e000e100 	.word	0xe000e100

080040ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	4603      	mov	r3, r0
 80040b4:	6039      	str	r1, [r7, #0]
 80040b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	db0a      	blt.n	80040d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	b2da      	uxtb	r2, r3
 80040c4:	490c      	ldr	r1, [pc, #48]	; (80040f8 <__NVIC_SetPriority+0x4c>)
 80040c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ca:	0112      	lsls	r2, r2, #4
 80040cc:	b2d2      	uxtb	r2, r2
 80040ce:	440b      	add	r3, r1
 80040d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040d4:	e00a      	b.n	80040ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	b2da      	uxtb	r2, r3
 80040da:	4908      	ldr	r1, [pc, #32]	; (80040fc <__NVIC_SetPriority+0x50>)
 80040dc:	79fb      	ldrb	r3, [r7, #7]
 80040de:	f003 030f 	and.w	r3, r3, #15
 80040e2:	3b04      	subs	r3, #4
 80040e4:	0112      	lsls	r2, r2, #4
 80040e6:	b2d2      	uxtb	r2, r2
 80040e8:	440b      	add	r3, r1
 80040ea:	761a      	strb	r2, [r3, #24]
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr
 80040f8:	e000e100 	.word	0xe000e100
 80040fc:	e000ed00 	.word	0xe000ed00

08004100 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004100:	b480      	push	{r7}
 8004102:	b089      	sub	sp, #36	; 0x24
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f003 0307 	and.w	r3, r3, #7
 8004112:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004114:	69fb      	ldr	r3, [r7, #28]
 8004116:	f1c3 0307 	rsb	r3, r3, #7
 800411a:	2b04      	cmp	r3, #4
 800411c:	bf28      	it	cs
 800411e:	2304      	movcs	r3, #4
 8004120:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	3304      	adds	r3, #4
 8004126:	2b06      	cmp	r3, #6
 8004128:	d902      	bls.n	8004130 <NVIC_EncodePriority+0x30>
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	3b03      	subs	r3, #3
 800412e:	e000      	b.n	8004132 <NVIC_EncodePriority+0x32>
 8004130:	2300      	movs	r3, #0
 8004132:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004134:	f04f 32ff 	mov.w	r2, #4294967295
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	fa02 f303 	lsl.w	r3, r2, r3
 800413e:	43da      	mvns	r2, r3
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	401a      	ands	r2, r3
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004148:	f04f 31ff 	mov.w	r1, #4294967295
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	fa01 f303 	lsl.w	r3, r1, r3
 8004152:	43d9      	mvns	r1, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004158:	4313      	orrs	r3, r2
         );
}
 800415a:	4618      	mov	r0, r3
 800415c:	3724      	adds	r7, #36	; 0x24
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr

08004166 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004166:	b580      	push	{r7, lr}
 8004168:	b082      	sub	sp, #8
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f7ff ff28 	bl	8003fc4 <__NVIC_SetPriorityGrouping>
}
 8004174:	bf00      	nop
 8004176:	3708      	adds	r7, #8
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}

0800417c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800417c:	b580      	push	{r7, lr}
 800417e:	b086      	sub	sp, #24
 8004180:	af00      	add	r7, sp, #0
 8004182:	4603      	mov	r3, r0
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
 8004188:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800418a:	2300      	movs	r3, #0
 800418c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800418e:	f7ff ff3d 	bl	800400c <__NVIC_GetPriorityGrouping>
 8004192:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	68b9      	ldr	r1, [r7, #8]
 8004198:	6978      	ldr	r0, [r7, #20]
 800419a:	f7ff ffb1 	bl	8004100 <NVIC_EncodePriority>
 800419e:	4602      	mov	r2, r0
 80041a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041a4:	4611      	mov	r1, r2
 80041a6:	4618      	mov	r0, r3
 80041a8:	f7ff ff80 	bl	80040ac <__NVIC_SetPriority>
}
 80041ac:	bf00      	nop
 80041ae:	3718      	adds	r7, #24
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	4603      	mov	r3, r0
 80041bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7ff ff30 	bl	8004028 <__NVIC_EnableIRQ>
}
 80041c8:	bf00      	nop
 80041ca:	3708      	adds	r7, #8
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	4603      	mov	r3, r0
 80041d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80041da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041de:	4618      	mov	r0, r3
 80041e0:	f7ff ff40 	bl	8004064 <__NVIC_DisableIRQ>
}
 80041e4:	bf00      	nop
 80041e6:	3708      	adds	r7, #8
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80041f8:	f7ff fa38 	bl	800366c <HAL_GetTick>
 80041fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d101      	bne.n	8004208 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e099      	b.n	800433c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2202      	movs	r2, #2
 800420c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f022 0201 	bic.w	r2, r2, #1
 8004226:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004228:	e00f      	b.n	800424a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800422a:	f7ff fa1f 	bl	800366c <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b05      	cmp	r3, #5
 8004236:	d908      	bls.n	800424a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2220      	movs	r2, #32
 800423c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2203      	movs	r2, #3
 8004242:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e078      	b.n	800433c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0301 	and.w	r3, r3, #1
 8004254:	2b00      	cmp	r3, #0
 8004256:	d1e8      	bne.n	800422a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004260:	697a      	ldr	r2, [r7, #20]
 8004262:	4b38      	ldr	r3, [pc, #224]	; (8004344 <HAL_DMA_Init+0x158>)
 8004264:	4013      	ands	r3, r2
 8004266:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004276:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004282:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800428e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a1b      	ldr	r3, [r3, #32]
 8004294:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004296:	697a      	ldr	r2, [r7, #20]
 8004298:	4313      	orrs	r3, r2
 800429a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a0:	2b04      	cmp	r3, #4
 80042a2:	d107      	bne.n	80042b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ac:	4313      	orrs	r3, r2
 80042ae:	697a      	ldr	r2, [r7, #20]
 80042b0:	4313      	orrs	r3, r2
 80042b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	697a      	ldr	r2, [r7, #20]
 80042ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	f023 0307 	bic.w	r3, r3, #7
 80042ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042da:	2b04      	cmp	r3, #4
 80042dc:	d117      	bne.n	800430e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d00e      	beq.n	800430e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f000 fb01 	bl	80048f8 <DMA_CheckFifoParam>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d008      	beq.n	800430e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2240      	movs	r2, #64	; 0x40
 8004300:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800430a:	2301      	movs	r3, #1
 800430c:	e016      	b.n	800433c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 fab8 	bl	800488c <DMA_CalcBaseAndBitshift>
 800431c:	4603      	mov	r3, r0
 800431e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004324:	223f      	movs	r2, #63	; 0x3f
 8004326:	409a      	lsls	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2201      	movs	r2, #1
 8004336:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800433a:	2300      	movs	r3, #0
}
 800433c:	4618      	mov	r0, r3
 800433e:	3718      	adds	r7, #24
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	f010803f 	.word	0xf010803f

08004348 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b086      	sub	sp, #24
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
 8004354:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004356:	2300      	movs	r3, #0
 8004358:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800435e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004366:	2b01      	cmp	r3, #1
 8004368:	d101      	bne.n	800436e <HAL_DMA_Start_IT+0x26>
 800436a:	2302      	movs	r3, #2
 800436c:	e040      	b.n	80043f0 <HAL_DMA_Start_IT+0xa8>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2201      	movs	r2, #1
 8004372:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b01      	cmp	r3, #1
 8004380:	d12f      	bne.n	80043e2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2202      	movs	r2, #2
 8004386:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2200      	movs	r2, #0
 800438e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	68b9      	ldr	r1, [r7, #8]
 8004396:	68f8      	ldr	r0, [r7, #12]
 8004398:	f000 fa4a 	bl	8004830 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043a0:	223f      	movs	r2, #63	; 0x3f
 80043a2:	409a      	lsls	r2, r3
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f042 0216 	orr.w	r2, r2, #22
 80043b6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d007      	beq.n	80043d0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f042 0208 	orr.w	r2, r2, #8
 80043ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f042 0201 	orr.w	r2, r2, #1
 80043de:	601a      	str	r2, [r3, #0]
 80043e0:	e005      	b.n	80043ee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80043ea:	2302      	movs	r3, #2
 80043ec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80043ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3718      	adds	r7, #24
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004404:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004406:	f7ff f931 	bl	800366c <HAL_GetTick>
 800440a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004412:	b2db      	uxtb	r3, r3
 8004414:	2b02      	cmp	r3, #2
 8004416:	d008      	beq.n	800442a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2280      	movs	r2, #128	; 0x80
 800441c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e052      	b.n	80044d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f022 0216 	bic.w	r2, r2, #22
 8004438:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	695a      	ldr	r2, [r3, #20]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004448:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444e:	2b00      	cmp	r3, #0
 8004450:	d103      	bne.n	800445a <HAL_DMA_Abort+0x62>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004456:	2b00      	cmp	r3, #0
 8004458:	d007      	beq.n	800446a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f022 0208 	bic.w	r2, r2, #8
 8004468:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f022 0201 	bic.w	r2, r2, #1
 8004478:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800447a:	e013      	b.n	80044a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800447c:	f7ff f8f6 	bl	800366c <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b05      	cmp	r3, #5
 8004488:	d90c      	bls.n	80044a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2220      	movs	r2, #32
 800448e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2203      	movs	r2, #3
 8004494:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	e015      	b.n	80044d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1e4      	bne.n	800447c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044b6:	223f      	movs	r2, #63	; 0x3f
 80044b8:	409a      	lsls	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3710      	adds	r7, #16
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d004      	beq.n	80044f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2280      	movs	r2, #128	; 0x80
 80044f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e00c      	b.n	8004510 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2205      	movs	r2, #5
 80044fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f022 0201 	bic.w	r2, r2, #1
 800450c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800450e:	2300      	movs	r3, #0
}
 8004510:	4618      	mov	r0, r3
 8004512:	370c      	adds	r7, #12
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr

0800451c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b086      	sub	sp, #24
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004524:	2300      	movs	r3, #0
 8004526:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004528:	4b92      	ldr	r3, [pc, #584]	; (8004774 <HAL_DMA_IRQHandler+0x258>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a92      	ldr	r2, [pc, #584]	; (8004778 <HAL_DMA_IRQHandler+0x25c>)
 800452e:	fba2 2303 	umull	r2, r3, r2, r3
 8004532:	0a9b      	lsrs	r3, r3, #10
 8004534:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800453a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004546:	2208      	movs	r2, #8
 8004548:	409a      	lsls	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	4013      	ands	r3, r2
 800454e:	2b00      	cmp	r3, #0
 8004550:	d01a      	beq.n	8004588 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0304 	and.w	r3, r3, #4
 800455c:	2b00      	cmp	r3, #0
 800455e:	d013      	beq.n	8004588 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f022 0204 	bic.w	r2, r2, #4
 800456e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004574:	2208      	movs	r2, #8
 8004576:	409a      	lsls	r2, r3
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004580:	f043 0201 	orr.w	r2, r3, #1
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800458c:	2201      	movs	r2, #1
 800458e:	409a      	lsls	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	4013      	ands	r3, r2
 8004594:	2b00      	cmp	r3, #0
 8004596:	d012      	beq.n	80045be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00b      	beq.n	80045be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045aa:	2201      	movs	r2, #1
 80045ac:	409a      	lsls	r2, r3
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045b6:	f043 0202 	orr.w	r2, r3, #2
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045c2:	2204      	movs	r2, #4
 80045c4:	409a      	lsls	r2, r3
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	4013      	ands	r3, r2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d012      	beq.n	80045f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0302 	and.w	r3, r3, #2
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00b      	beq.n	80045f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045e0:	2204      	movs	r2, #4
 80045e2:	409a      	lsls	r2, r3
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ec:	f043 0204 	orr.w	r2, r3, #4
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045f8:	2210      	movs	r2, #16
 80045fa:	409a      	lsls	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	4013      	ands	r3, r2
 8004600:	2b00      	cmp	r3, #0
 8004602:	d043      	beq.n	800468c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 0308 	and.w	r3, r3, #8
 800460e:	2b00      	cmp	r3, #0
 8004610:	d03c      	beq.n	800468c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004616:	2210      	movs	r2, #16
 8004618:	409a      	lsls	r2, r3
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d018      	beq.n	800465e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d108      	bne.n	800464c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463e:	2b00      	cmp	r3, #0
 8004640:	d024      	beq.n	800468c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	4798      	blx	r3
 800464a:	e01f      	b.n	800468c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004650:	2b00      	cmp	r3, #0
 8004652:	d01b      	beq.n	800468c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	4798      	blx	r3
 800465c:	e016      	b.n	800468c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004668:	2b00      	cmp	r3, #0
 800466a:	d107      	bne.n	800467c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f022 0208 	bic.w	r2, r2, #8
 800467a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004680:	2b00      	cmp	r3, #0
 8004682:	d003      	beq.n	800468c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004690:	2220      	movs	r2, #32
 8004692:	409a      	lsls	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	4013      	ands	r3, r2
 8004698:	2b00      	cmp	r3, #0
 800469a:	f000 808e 	beq.w	80047ba <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0310 	and.w	r3, r3, #16
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	f000 8086 	beq.w	80047ba <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046b2:	2220      	movs	r2, #32
 80046b4:	409a      	lsls	r2, r3
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b05      	cmp	r3, #5
 80046c4:	d136      	bne.n	8004734 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f022 0216 	bic.w	r2, r2, #22
 80046d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	695a      	ldr	r2, [r3, #20]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d103      	bne.n	80046f6 <HAL_DMA_IRQHandler+0x1da>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d007      	beq.n	8004706 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f022 0208 	bic.w	r2, r2, #8
 8004704:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800470a:	223f      	movs	r2, #63	; 0x3f
 800470c:	409a      	lsls	r2, r3
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2201      	movs	r2, #1
 8004716:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004726:	2b00      	cmp	r3, #0
 8004728:	d07d      	beq.n	8004826 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	4798      	blx	r3
        }
        return;
 8004732:	e078      	b.n	8004826 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d01c      	beq.n	800477c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d108      	bne.n	8004762 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004754:	2b00      	cmp	r3, #0
 8004756:	d030      	beq.n	80047ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	4798      	blx	r3
 8004760:	e02b      	b.n	80047ba <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004766:	2b00      	cmp	r3, #0
 8004768:	d027      	beq.n	80047ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	4798      	blx	r3
 8004772:	e022      	b.n	80047ba <HAL_DMA_IRQHandler+0x29e>
 8004774:	20000000 	.word	0x20000000
 8004778:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004786:	2b00      	cmp	r3, #0
 8004788:	d10f      	bne.n	80047aa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f022 0210 	bic.w	r2, r2, #16
 8004798:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2201      	movs	r2, #1
 800479e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d003      	beq.n	80047ba <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d032      	beq.n	8004828 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d022      	beq.n	8004814 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2205      	movs	r2, #5
 80047d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 0201 	bic.w	r2, r2, #1
 80047e4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	3301      	adds	r3, #1
 80047ea:	60bb      	str	r3, [r7, #8]
 80047ec:	697a      	ldr	r2, [r7, #20]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d307      	bcc.n	8004802 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1f2      	bne.n	80047e6 <HAL_DMA_IRQHandler+0x2ca>
 8004800:	e000      	b.n	8004804 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004802:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004818:	2b00      	cmp	r3, #0
 800481a:	d005      	beq.n	8004828 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	4798      	blx	r3
 8004824:	e000      	b.n	8004828 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004826:	bf00      	nop
    }
  }
}
 8004828:	3718      	adds	r7, #24
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop

08004830 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004830:	b480      	push	{r7}
 8004832:	b085      	sub	sp, #20
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	607a      	str	r2, [r7, #4]
 800483c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800484c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	683a      	ldr	r2, [r7, #0]
 8004854:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	2b40      	cmp	r3, #64	; 0x40
 800485c:	d108      	bne.n	8004870 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800486e:	e007      	b.n	8004880 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	68ba      	ldr	r2, [r7, #8]
 8004876:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	60da      	str	r2, [r3, #12]
}
 8004880:	bf00      	nop
 8004882:	3714      	adds	r7, #20
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr

0800488c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800488c:	b480      	push	{r7}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	b2db      	uxtb	r3, r3
 800489a:	3b10      	subs	r3, #16
 800489c:	4a14      	ldr	r2, [pc, #80]	; (80048f0 <DMA_CalcBaseAndBitshift+0x64>)
 800489e:	fba2 2303 	umull	r2, r3, r2, r3
 80048a2:	091b      	lsrs	r3, r3, #4
 80048a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80048a6:	4a13      	ldr	r2, [pc, #76]	; (80048f4 <DMA_CalcBaseAndBitshift+0x68>)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	4413      	add	r3, r2
 80048ac:	781b      	ldrb	r3, [r3, #0]
 80048ae:	461a      	mov	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2b03      	cmp	r3, #3
 80048b8:	d909      	bls.n	80048ce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80048c2:	f023 0303 	bic.w	r3, r3, #3
 80048c6:	1d1a      	adds	r2, r3, #4
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	659a      	str	r2, [r3, #88]	; 0x58
 80048cc:	e007      	b.n	80048de <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80048d6:	f023 0303 	bic.w	r3, r3, #3
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3714      	adds	r7, #20
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr
 80048ee:	bf00      	nop
 80048f0:	aaaaaaab 	.word	0xaaaaaaab
 80048f4:	08012b1c 	.word	0x08012b1c

080048f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b085      	sub	sp, #20
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004900:	2300      	movs	r3, #0
 8004902:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004908:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	699b      	ldr	r3, [r3, #24]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d11f      	bne.n	8004952 <DMA_CheckFifoParam+0x5a>
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	2b03      	cmp	r3, #3
 8004916:	d856      	bhi.n	80049c6 <DMA_CheckFifoParam+0xce>
 8004918:	a201      	add	r2, pc, #4	; (adr r2, 8004920 <DMA_CheckFifoParam+0x28>)
 800491a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800491e:	bf00      	nop
 8004920:	08004931 	.word	0x08004931
 8004924:	08004943 	.word	0x08004943
 8004928:	08004931 	.word	0x08004931
 800492c:	080049c7 	.word	0x080049c7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004934:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004938:	2b00      	cmp	r3, #0
 800493a:	d046      	beq.n	80049ca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004940:	e043      	b.n	80049ca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004946:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800494a:	d140      	bne.n	80049ce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004950:	e03d      	b.n	80049ce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	699b      	ldr	r3, [r3, #24]
 8004956:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800495a:	d121      	bne.n	80049a0 <DMA_CheckFifoParam+0xa8>
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	2b03      	cmp	r3, #3
 8004960:	d837      	bhi.n	80049d2 <DMA_CheckFifoParam+0xda>
 8004962:	a201      	add	r2, pc, #4	; (adr r2, 8004968 <DMA_CheckFifoParam+0x70>)
 8004964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004968:	08004979 	.word	0x08004979
 800496c:	0800497f 	.word	0x0800497f
 8004970:	08004979 	.word	0x08004979
 8004974:	08004991 	.word	0x08004991
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	73fb      	strb	r3, [r7, #15]
      break;
 800497c:	e030      	b.n	80049e0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004982:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d025      	beq.n	80049d6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800498e:	e022      	b.n	80049d6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004994:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004998:	d11f      	bne.n	80049da <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800499e:	e01c      	b.n	80049da <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	2b02      	cmp	r3, #2
 80049a4:	d903      	bls.n	80049ae <DMA_CheckFifoParam+0xb6>
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	2b03      	cmp	r3, #3
 80049aa:	d003      	beq.n	80049b4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80049ac:	e018      	b.n	80049e0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	73fb      	strb	r3, [r7, #15]
      break;
 80049b2:	e015      	b.n	80049e0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00e      	beq.n	80049de <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	73fb      	strb	r3, [r7, #15]
      break;
 80049c4:	e00b      	b.n	80049de <DMA_CheckFifoParam+0xe6>
      break;
 80049c6:	bf00      	nop
 80049c8:	e00a      	b.n	80049e0 <DMA_CheckFifoParam+0xe8>
      break;
 80049ca:	bf00      	nop
 80049cc:	e008      	b.n	80049e0 <DMA_CheckFifoParam+0xe8>
      break;
 80049ce:	bf00      	nop
 80049d0:	e006      	b.n	80049e0 <DMA_CheckFifoParam+0xe8>
      break;
 80049d2:	bf00      	nop
 80049d4:	e004      	b.n	80049e0 <DMA_CheckFifoParam+0xe8>
      break;
 80049d6:	bf00      	nop
 80049d8:	e002      	b.n	80049e0 <DMA_CheckFifoParam+0xe8>
      break;   
 80049da:	bf00      	nop
 80049dc:	e000      	b.n	80049e0 <DMA_CheckFifoParam+0xe8>
      break;
 80049de:	bf00      	nop
    }
  } 
  
  return status; 
 80049e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3714      	adds	r7, #20
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop

080049f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b089      	sub	sp, #36	; 0x24
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80049fa:	2300      	movs	r3, #0
 80049fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80049fe:	2300      	movs	r3, #0
 8004a00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004a02:	2300      	movs	r3, #0
 8004a04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a06:	2300      	movs	r3, #0
 8004a08:	61fb      	str	r3, [r7, #28]
 8004a0a:	e165      	b.n	8004cd8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	fa02 f303 	lsl.w	r3, r2, r3
 8004a14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	697a      	ldr	r2, [r7, #20]
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004a20:	693a      	ldr	r2, [r7, #16]
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	429a      	cmp	r2, r3
 8004a26:	f040 8154 	bne.w	8004cd2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	f003 0303 	and.w	r3, r3, #3
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d005      	beq.n	8004a42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d130      	bne.n	8004aa4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	005b      	lsls	r3, r3, #1
 8004a4c:	2203      	movs	r2, #3
 8004a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a52:	43db      	mvns	r3, r3
 8004a54:	69ba      	ldr	r2, [r7, #24]
 8004a56:	4013      	ands	r3, r2
 8004a58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	68da      	ldr	r2, [r3, #12]
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	005b      	lsls	r3, r3, #1
 8004a62:	fa02 f303 	lsl.w	r3, r2, r3
 8004a66:	69ba      	ldr	r2, [r7, #24]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	69ba      	ldr	r2, [r7, #24]
 8004a70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a78:	2201      	movs	r2, #1
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a80:	43db      	mvns	r3, r3
 8004a82:	69ba      	ldr	r2, [r7, #24]
 8004a84:	4013      	ands	r3, r2
 8004a86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	091b      	lsrs	r3, r3, #4
 8004a8e:	f003 0201 	and.w	r2, r3, #1
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	fa02 f303 	lsl.w	r3, r2, r3
 8004a98:	69ba      	ldr	r2, [r7, #24]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	69ba      	ldr	r2, [r7, #24]
 8004aa2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	f003 0303 	and.w	r3, r3, #3
 8004aac:	2b03      	cmp	r3, #3
 8004aae:	d017      	beq.n	8004ae0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	005b      	lsls	r3, r3, #1
 8004aba:	2203      	movs	r2, #3
 8004abc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac0:	43db      	mvns	r3, r3
 8004ac2:	69ba      	ldr	r2, [r7, #24]
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	689a      	ldr	r2, [r3, #8]
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	005b      	lsls	r3, r3, #1
 8004ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad4:	69ba      	ldr	r2, [r7, #24]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	69ba      	ldr	r2, [r7, #24]
 8004ade:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f003 0303 	and.w	r3, r3, #3
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d123      	bne.n	8004b34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004aec:	69fb      	ldr	r3, [r7, #28]
 8004aee:	08da      	lsrs	r2, r3, #3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	3208      	adds	r2, #8
 8004af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004af8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	f003 0307 	and.w	r3, r3, #7
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	220f      	movs	r2, #15
 8004b04:	fa02 f303 	lsl.w	r3, r2, r3
 8004b08:	43db      	mvns	r3, r3
 8004b0a:	69ba      	ldr	r2, [r7, #24]
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	691a      	ldr	r2, [r3, #16]
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	f003 0307 	and.w	r3, r3, #7
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b20:	69ba      	ldr	r2, [r7, #24]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	08da      	lsrs	r2, r3, #3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	3208      	adds	r2, #8
 8004b2e:	69b9      	ldr	r1, [r7, #24]
 8004b30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	005b      	lsls	r3, r3, #1
 8004b3e:	2203      	movs	r2, #3
 8004b40:	fa02 f303 	lsl.w	r3, r2, r3
 8004b44:	43db      	mvns	r3, r3
 8004b46:	69ba      	ldr	r2, [r7, #24]
 8004b48:	4013      	ands	r3, r2
 8004b4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f003 0203 	and.w	r2, r3, #3
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	005b      	lsls	r3, r3, #1
 8004b58:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5c:	69ba      	ldr	r2, [r7, #24]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	69ba      	ldr	r2, [r7, #24]
 8004b66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	f000 80ae 	beq.w	8004cd2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b76:	2300      	movs	r3, #0
 8004b78:	60fb      	str	r3, [r7, #12]
 8004b7a:	4b5d      	ldr	r3, [pc, #372]	; (8004cf0 <HAL_GPIO_Init+0x300>)
 8004b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b7e:	4a5c      	ldr	r2, [pc, #368]	; (8004cf0 <HAL_GPIO_Init+0x300>)
 8004b80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b84:	6453      	str	r3, [r2, #68]	; 0x44
 8004b86:	4b5a      	ldr	r3, [pc, #360]	; (8004cf0 <HAL_GPIO_Init+0x300>)
 8004b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b8e:	60fb      	str	r3, [r7, #12]
 8004b90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b92:	4a58      	ldr	r2, [pc, #352]	; (8004cf4 <HAL_GPIO_Init+0x304>)
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	089b      	lsrs	r3, r3, #2
 8004b98:	3302      	adds	r3, #2
 8004b9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	f003 0303 	and.w	r3, r3, #3
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	220f      	movs	r2, #15
 8004baa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bae:	43db      	mvns	r3, r3
 8004bb0:	69ba      	ldr	r2, [r7, #24]
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a4f      	ldr	r2, [pc, #316]	; (8004cf8 <HAL_GPIO_Init+0x308>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d025      	beq.n	8004c0a <HAL_GPIO_Init+0x21a>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a4e      	ldr	r2, [pc, #312]	; (8004cfc <HAL_GPIO_Init+0x30c>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d01f      	beq.n	8004c06 <HAL_GPIO_Init+0x216>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a4d      	ldr	r2, [pc, #308]	; (8004d00 <HAL_GPIO_Init+0x310>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d019      	beq.n	8004c02 <HAL_GPIO_Init+0x212>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a4c      	ldr	r2, [pc, #304]	; (8004d04 <HAL_GPIO_Init+0x314>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d013      	beq.n	8004bfe <HAL_GPIO_Init+0x20e>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a4b      	ldr	r2, [pc, #300]	; (8004d08 <HAL_GPIO_Init+0x318>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d00d      	beq.n	8004bfa <HAL_GPIO_Init+0x20a>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a4a      	ldr	r2, [pc, #296]	; (8004d0c <HAL_GPIO_Init+0x31c>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d007      	beq.n	8004bf6 <HAL_GPIO_Init+0x206>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a49      	ldr	r2, [pc, #292]	; (8004d10 <HAL_GPIO_Init+0x320>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d101      	bne.n	8004bf2 <HAL_GPIO_Init+0x202>
 8004bee:	2306      	movs	r3, #6
 8004bf0:	e00c      	b.n	8004c0c <HAL_GPIO_Init+0x21c>
 8004bf2:	2307      	movs	r3, #7
 8004bf4:	e00a      	b.n	8004c0c <HAL_GPIO_Init+0x21c>
 8004bf6:	2305      	movs	r3, #5
 8004bf8:	e008      	b.n	8004c0c <HAL_GPIO_Init+0x21c>
 8004bfa:	2304      	movs	r3, #4
 8004bfc:	e006      	b.n	8004c0c <HAL_GPIO_Init+0x21c>
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e004      	b.n	8004c0c <HAL_GPIO_Init+0x21c>
 8004c02:	2302      	movs	r3, #2
 8004c04:	e002      	b.n	8004c0c <HAL_GPIO_Init+0x21c>
 8004c06:	2301      	movs	r3, #1
 8004c08:	e000      	b.n	8004c0c <HAL_GPIO_Init+0x21c>
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	69fa      	ldr	r2, [r7, #28]
 8004c0e:	f002 0203 	and.w	r2, r2, #3
 8004c12:	0092      	lsls	r2, r2, #2
 8004c14:	4093      	lsls	r3, r2
 8004c16:	69ba      	ldr	r2, [r7, #24]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c1c:	4935      	ldr	r1, [pc, #212]	; (8004cf4 <HAL_GPIO_Init+0x304>)
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	089b      	lsrs	r3, r3, #2
 8004c22:	3302      	adds	r3, #2
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c2a:	4b3a      	ldr	r3, [pc, #232]	; (8004d14 <HAL_GPIO_Init+0x324>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	43db      	mvns	r3, r3
 8004c34:	69ba      	ldr	r2, [r7, #24]
 8004c36:	4013      	ands	r3, r2
 8004c38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d003      	beq.n	8004c4e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004c46:	69ba      	ldr	r2, [r7, #24]
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004c4e:	4a31      	ldr	r2, [pc, #196]	; (8004d14 <HAL_GPIO_Init+0x324>)
 8004c50:	69bb      	ldr	r3, [r7, #24]
 8004c52:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004c54:	4b2f      	ldr	r3, [pc, #188]	; (8004d14 <HAL_GPIO_Init+0x324>)
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	43db      	mvns	r3, r3
 8004c5e:	69ba      	ldr	r2, [r7, #24]
 8004c60:	4013      	ands	r3, r2
 8004c62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d003      	beq.n	8004c78 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004c70:	69ba      	ldr	r2, [r7, #24]
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c78:	4a26      	ldr	r2, [pc, #152]	; (8004d14 <HAL_GPIO_Init+0x324>)
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004c7e:	4b25      	ldr	r3, [pc, #148]	; (8004d14 <HAL_GPIO_Init+0x324>)
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	43db      	mvns	r3, r3
 8004c88:	69ba      	ldr	r2, [r7, #24]
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d003      	beq.n	8004ca2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004c9a:	69ba      	ldr	r2, [r7, #24]
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ca2:	4a1c      	ldr	r2, [pc, #112]	; (8004d14 <HAL_GPIO_Init+0x324>)
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ca8:	4b1a      	ldr	r3, [pc, #104]	; (8004d14 <HAL_GPIO_Init+0x324>)
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	43db      	mvns	r3, r3
 8004cb2:	69ba      	ldr	r2, [r7, #24]
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d003      	beq.n	8004ccc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004cc4:	69ba      	ldr	r2, [r7, #24]
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ccc:	4a11      	ldr	r2, [pc, #68]	; (8004d14 <HAL_GPIO_Init+0x324>)
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004cd2:	69fb      	ldr	r3, [r7, #28]
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	61fb      	str	r3, [r7, #28]
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	2b0f      	cmp	r3, #15
 8004cdc:	f67f ae96 	bls.w	8004a0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004ce0:	bf00      	nop
 8004ce2:	bf00      	nop
 8004ce4:	3724      	adds	r7, #36	; 0x24
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	40023800 	.word	0x40023800
 8004cf4:	40013800 	.word	0x40013800
 8004cf8:	40020000 	.word	0x40020000
 8004cfc:	40020400 	.word	0x40020400
 8004d00:	40020800 	.word	0x40020800
 8004d04:	40020c00 	.word	0x40020c00
 8004d08:	40021000 	.word	0x40021000
 8004d0c:	40021400 	.word	0x40021400
 8004d10:	40021800 	.word	0x40021800
 8004d14:	40013c00 	.word	0x40013c00

08004d18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	460b      	mov	r3, r1
 8004d22:	807b      	strh	r3, [r7, #2]
 8004d24:	4613      	mov	r3, r2
 8004d26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004d28:	787b      	ldrb	r3, [r7, #1]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d003      	beq.n	8004d36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d2e:	887a      	ldrh	r2, [r7, #2]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004d34:	e003      	b.n	8004d3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004d36:	887b      	ldrh	r3, [r7, #2]
 8004d38:	041a      	lsls	r2, r3, #16
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	619a      	str	r2, [r3, #24]
}
 8004d3e:	bf00      	nop
 8004d40:	370c      	adds	r7, #12
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
	...

08004d4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b082      	sub	sp, #8
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	4603      	mov	r3, r0
 8004d54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004d56:	4b08      	ldr	r3, [pc, #32]	; (8004d78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d58:	695a      	ldr	r2, [r3, #20]
 8004d5a:	88fb      	ldrh	r3, [r7, #6]
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d006      	beq.n	8004d70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004d62:	4a05      	ldr	r2, [pc, #20]	; (8004d78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d64:	88fb      	ldrh	r3, [r7, #6]
 8004d66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004d68:	88fb      	ldrh	r3, [r7, #6]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7fd fed8 	bl	8002b20 <HAL_GPIO_EXTI_Callback>
  }
}
 8004d70:	bf00      	nop
 8004d72:	3708      	adds	r7, #8
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	40013c00 	.word	0x40013c00

08004d7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d101      	bne.n	8004d8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e12b      	b.n	8004fe6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d106      	bne.n	8004da8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f7fd fa6a 	bl	800227c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2224      	movs	r2, #36	; 0x24
 8004dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f022 0201 	bic.w	r2, r2, #1
 8004dbe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004dce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004dde:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004de0:	f001 f854 	bl	8005e8c <HAL_RCC_GetPCLK1Freq>
 8004de4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	4a81      	ldr	r2, [pc, #516]	; (8004ff0 <HAL_I2C_Init+0x274>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d807      	bhi.n	8004e00 <HAL_I2C_Init+0x84>
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	4a80      	ldr	r2, [pc, #512]	; (8004ff4 <HAL_I2C_Init+0x278>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	bf94      	ite	ls
 8004df8:	2301      	movls	r3, #1
 8004dfa:	2300      	movhi	r3, #0
 8004dfc:	b2db      	uxtb	r3, r3
 8004dfe:	e006      	b.n	8004e0e <HAL_I2C_Init+0x92>
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	4a7d      	ldr	r2, [pc, #500]	; (8004ff8 <HAL_I2C_Init+0x27c>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	bf94      	ite	ls
 8004e08:	2301      	movls	r3, #1
 8004e0a:	2300      	movhi	r3, #0
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d001      	beq.n	8004e16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e0e7      	b.n	8004fe6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	4a78      	ldr	r2, [pc, #480]	; (8004ffc <HAL_I2C_Init+0x280>)
 8004e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e1e:	0c9b      	lsrs	r3, r3, #18
 8004e20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	68ba      	ldr	r2, [r7, #8]
 8004e32:	430a      	orrs	r2, r1
 8004e34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6a1b      	ldr	r3, [r3, #32]
 8004e3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	4a6a      	ldr	r2, [pc, #424]	; (8004ff0 <HAL_I2C_Init+0x274>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d802      	bhi.n	8004e50 <HAL_I2C_Init+0xd4>
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	e009      	b.n	8004e64 <HAL_I2C_Init+0xe8>
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004e56:	fb02 f303 	mul.w	r3, r2, r3
 8004e5a:	4a69      	ldr	r2, [pc, #420]	; (8005000 <HAL_I2C_Init+0x284>)
 8004e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e60:	099b      	lsrs	r3, r3, #6
 8004e62:	3301      	adds	r3, #1
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	6812      	ldr	r2, [r2, #0]
 8004e68:	430b      	orrs	r3, r1
 8004e6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	69db      	ldr	r3, [r3, #28]
 8004e72:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004e76:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	495c      	ldr	r1, [pc, #368]	; (8004ff0 <HAL_I2C_Init+0x274>)
 8004e80:	428b      	cmp	r3, r1
 8004e82:	d819      	bhi.n	8004eb8 <HAL_I2C_Init+0x13c>
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	1e59      	subs	r1, r3, #1
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	005b      	lsls	r3, r3, #1
 8004e8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e92:	1c59      	adds	r1, r3, #1
 8004e94:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004e98:	400b      	ands	r3, r1
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00a      	beq.n	8004eb4 <HAL_I2C_Init+0x138>
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	1e59      	subs	r1, r3, #1
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	005b      	lsls	r3, r3, #1
 8004ea8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004eac:	3301      	adds	r3, #1
 8004eae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004eb2:	e051      	b.n	8004f58 <HAL_I2C_Init+0x1dc>
 8004eb4:	2304      	movs	r3, #4
 8004eb6:	e04f      	b.n	8004f58 <HAL_I2C_Init+0x1dc>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d111      	bne.n	8004ee4 <HAL_I2C_Init+0x168>
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	1e58      	subs	r0, r3, #1
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6859      	ldr	r1, [r3, #4]
 8004ec8:	460b      	mov	r3, r1
 8004eca:	005b      	lsls	r3, r3, #1
 8004ecc:	440b      	add	r3, r1
 8004ece:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ed2:	3301      	adds	r3, #1
 8004ed4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	bf0c      	ite	eq
 8004edc:	2301      	moveq	r3, #1
 8004ede:	2300      	movne	r3, #0
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	e012      	b.n	8004f0a <HAL_I2C_Init+0x18e>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	1e58      	subs	r0, r3, #1
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6859      	ldr	r1, [r3, #4]
 8004eec:	460b      	mov	r3, r1
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	440b      	add	r3, r1
 8004ef2:	0099      	lsls	r1, r3, #2
 8004ef4:	440b      	add	r3, r1
 8004ef6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004efa:	3301      	adds	r3, #1
 8004efc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	bf0c      	ite	eq
 8004f04:	2301      	moveq	r3, #1
 8004f06:	2300      	movne	r3, #0
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d001      	beq.n	8004f12 <HAL_I2C_Init+0x196>
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e022      	b.n	8004f58 <HAL_I2C_Init+0x1dc>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d10e      	bne.n	8004f38 <HAL_I2C_Init+0x1bc>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	1e58      	subs	r0, r3, #1
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6859      	ldr	r1, [r3, #4]
 8004f22:	460b      	mov	r3, r1
 8004f24:	005b      	lsls	r3, r3, #1
 8004f26:	440b      	add	r3, r1
 8004f28:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f2c:	3301      	adds	r3, #1
 8004f2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f36:	e00f      	b.n	8004f58 <HAL_I2C_Init+0x1dc>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	1e58      	subs	r0, r3, #1
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6859      	ldr	r1, [r3, #4]
 8004f40:	460b      	mov	r3, r1
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	440b      	add	r3, r1
 8004f46:	0099      	lsls	r1, r3, #2
 8004f48:	440b      	add	r3, r1
 8004f4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f4e:	3301      	adds	r3, #1
 8004f50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f54:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004f58:	6879      	ldr	r1, [r7, #4]
 8004f5a:	6809      	ldr	r1, [r1, #0]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	69da      	ldr	r2, [r3, #28]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a1b      	ldr	r3, [r3, #32]
 8004f72:	431a      	orrs	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004f86:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	6911      	ldr	r1, [r2, #16]
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	68d2      	ldr	r2, [r2, #12]
 8004f92:	4311      	orrs	r1, r2
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	6812      	ldr	r2, [r2, #0]
 8004f98:	430b      	orrs	r3, r1
 8004f9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	695a      	ldr	r2, [r3, #20]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	431a      	orrs	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f042 0201 	orr.w	r2, r2, #1
 8004fc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2220      	movs	r2, #32
 8004fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3710      	adds	r7, #16
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	000186a0 	.word	0x000186a0
 8004ff4:	001e847f 	.word	0x001e847f
 8004ff8:	003d08ff 	.word	0x003d08ff
 8004ffc:	431bde83 	.word	0x431bde83
 8005000:	10624dd3 	.word	0x10624dd3

08005004 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b088      	sub	sp, #32
 8005008:	af02      	add	r7, sp, #8
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	607a      	str	r2, [r7, #4]
 800500e:	461a      	mov	r2, r3
 8005010:	460b      	mov	r3, r1
 8005012:	817b      	strh	r3, [r7, #10]
 8005014:	4613      	mov	r3, r2
 8005016:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005018:	f7fe fb28 	bl	800366c <HAL_GetTick>
 800501c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005024:	b2db      	uxtb	r3, r3
 8005026:	2b20      	cmp	r3, #32
 8005028:	f040 80e0 	bne.w	80051ec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	9300      	str	r3, [sp, #0]
 8005030:	2319      	movs	r3, #25
 8005032:	2201      	movs	r2, #1
 8005034:	4970      	ldr	r1, [pc, #448]	; (80051f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f000 fc58 	bl	80058ec <I2C_WaitOnFlagUntilTimeout>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d001      	beq.n	8005046 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005042:	2302      	movs	r3, #2
 8005044:	e0d3      	b.n	80051ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800504c:	2b01      	cmp	r3, #1
 800504e:	d101      	bne.n	8005054 <HAL_I2C_Master_Transmit+0x50>
 8005050:	2302      	movs	r3, #2
 8005052:	e0cc      	b.n	80051ee <HAL_I2C_Master_Transmit+0x1ea>
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	2b01      	cmp	r3, #1
 8005068:	d007      	beq.n	800507a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f042 0201 	orr.w	r2, r2, #1
 8005078:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005088:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2221      	movs	r2, #33	; 0x21
 800508e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2210      	movs	r2, #16
 8005096:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2200      	movs	r2, #0
 800509e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	893a      	ldrh	r2, [r7, #8]
 80050aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050b0:	b29a      	uxth	r2, r3
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	4a50      	ldr	r2, [pc, #320]	; (80051fc <HAL_I2C_Master_Transmit+0x1f8>)
 80050ba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80050bc:	8979      	ldrh	r1, [r7, #10]
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	6a3a      	ldr	r2, [r7, #32]
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f000 fac2 	bl	800564c <I2C_MasterRequestWrite>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e08d      	b.n	80051ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050d2:	2300      	movs	r3, #0
 80050d4:	613b      	str	r3, [r7, #16]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	613b      	str	r3, [r7, #16]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	613b      	str	r3, [r7, #16]
 80050e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80050e8:	e066      	b.n	80051b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050ea:	697a      	ldr	r2, [r7, #20]
 80050ec:	6a39      	ldr	r1, [r7, #32]
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f000 fcd2 	bl	8005a98 <I2C_WaitOnTXEFlagUntilTimeout>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d00d      	beq.n	8005116 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fe:	2b04      	cmp	r3, #4
 8005100:	d107      	bne.n	8005112 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005110:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e06b      	b.n	80051ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511a:	781a      	ldrb	r2, [r3, #0]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005126:	1c5a      	adds	r2, r3, #1
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005130:	b29b      	uxth	r3, r3
 8005132:	3b01      	subs	r3, #1
 8005134:	b29a      	uxth	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800513e:	3b01      	subs	r3, #1
 8005140:	b29a      	uxth	r2, r3
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	695b      	ldr	r3, [r3, #20]
 800514c:	f003 0304 	and.w	r3, r3, #4
 8005150:	2b04      	cmp	r3, #4
 8005152:	d11b      	bne.n	800518c <HAL_I2C_Master_Transmit+0x188>
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005158:	2b00      	cmp	r3, #0
 800515a:	d017      	beq.n	800518c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005160:	781a      	ldrb	r2, [r3, #0]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516c:	1c5a      	adds	r2, r3, #1
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005176:	b29b      	uxth	r3, r3
 8005178:	3b01      	subs	r3, #1
 800517a:	b29a      	uxth	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005184:	3b01      	subs	r3, #1
 8005186:	b29a      	uxth	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800518c:	697a      	ldr	r2, [r7, #20]
 800518e:	6a39      	ldr	r1, [r7, #32]
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f000 fcc2 	bl	8005b1a <I2C_WaitOnBTFFlagUntilTimeout>
 8005196:	4603      	mov	r3, r0
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00d      	beq.n	80051b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a0:	2b04      	cmp	r3, #4
 80051a2:	d107      	bne.n	80051b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e01a      	b.n	80051ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d194      	bne.n	80050ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2220      	movs	r2, #32
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80051e8:	2300      	movs	r3, #0
 80051ea:	e000      	b.n	80051ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80051ec:	2302      	movs	r3, #2
  }
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3718      	adds	r7, #24
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	bf00      	nop
 80051f8:	00100002 	.word	0x00100002
 80051fc:	ffff0000 	.word	0xffff0000

08005200 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b08c      	sub	sp, #48	; 0x30
 8005204:	af02      	add	r7, sp, #8
 8005206:	60f8      	str	r0, [r7, #12]
 8005208:	607a      	str	r2, [r7, #4]
 800520a:	461a      	mov	r2, r3
 800520c:	460b      	mov	r3, r1
 800520e:	817b      	strh	r3, [r7, #10]
 8005210:	4613      	mov	r3, r2
 8005212:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005214:	f7fe fa2a 	bl	800366c <HAL_GetTick>
 8005218:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005220:	b2db      	uxtb	r3, r3
 8005222:	2b20      	cmp	r3, #32
 8005224:	f040 820b 	bne.w	800563e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522a:	9300      	str	r3, [sp, #0]
 800522c:	2319      	movs	r3, #25
 800522e:	2201      	movs	r2, #1
 8005230:	497c      	ldr	r1, [pc, #496]	; (8005424 <HAL_I2C_Master_Receive+0x224>)
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f000 fb5a 	bl	80058ec <I2C_WaitOnFlagUntilTimeout>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d001      	beq.n	8005242 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800523e:	2302      	movs	r3, #2
 8005240:	e1fe      	b.n	8005640 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005248:	2b01      	cmp	r3, #1
 800524a:	d101      	bne.n	8005250 <HAL_I2C_Master_Receive+0x50>
 800524c:	2302      	movs	r3, #2
 800524e:	e1f7      	b.n	8005640 <HAL_I2C_Master_Receive+0x440>
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0301 	and.w	r3, r3, #1
 8005262:	2b01      	cmp	r3, #1
 8005264:	d007      	beq.n	8005276 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f042 0201 	orr.w	r2, r2, #1
 8005274:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005284:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2222      	movs	r2, #34	; 0x22
 800528a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2210      	movs	r2, #16
 8005292:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	893a      	ldrh	r2, [r7, #8]
 80052a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ac:	b29a      	uxth	r2, r3
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	4a5c      	ldr	r2, [pc, #368]	; (8005428 <HAL_I2C_Master_Receive+0x228>)
 80052b6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80052b8:	8979      	ldrh	r1, [r7, #10]
 80052ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052be:	68f8      	ldr	r0, [r7, #12]
 80052c0:	f000 fa46 	bl	8005750 <I2C_MasterRequestRead>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d001      	beq.n	80052ce <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e1b8      	b.n	8005640 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d113      	bne.n	80052fe <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052d6:	2300      	movs	r3, #0
 80052d8:	623b      	str	r3, [r7, #32]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	695b      	ldr	r3, [r3, #20]
 80052e0:	623b      	str	r3, [r7, #32]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	699b      	ldr	r3, [r3, #24]
 80052e8:	623b      	str	r3, [r7, #32]
 80052ea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052fa:	601a      	str	r2, [r3, #0]
 80052fc:	e18c      	b.n	8005618 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005302:	2b01      	cmp	r3, #1
 8005304:	d11b      	bne.n	800533e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005314:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005316:	2300      	movs	r3, #0
 8005318:	61fb      	str	r3, [r7, #28]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	695b      	ldr	r3, [r3, #20]
 8005320:	61fb      	str	r3, [r7, #28]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	699b      	ldr	r3, [r3, #24]
 8005328:	61fb      	str	r3, [r7, #28]
 800532a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800533a:	601a      	str	r2, [r3, #0]
 800533c:	e16c      	b.n	8005618 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005342:	2b02      	cmp	r3, #2
 8005344:	d11b      	bne.n	800537e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005354:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005364:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005366:	2300      	movs	r3, #0
 8005368:	61bb      	str	r3, [r7, #24]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	695b      	ldr	r3, [r3, #20]
 8005370:	61bb      	str	r3, [r7, #24]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	699b      	ldr	r3, [r3, #24]
 8005378:	61bb      	str	r3, [r7, #24]
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	e14c      	b.n	8005618 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800538c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800538e:	2300      	movs	r3, #0
 8005390:	617b      	str	r3, [r7, #20]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	695b      	ldr	r3, [r3, #20]
 8005398:	617b      	str	r3, [r7, #20]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	699b      	ldr	r3, [r3, #24]
 80053a0:	617b      	str	r3, [r7, #20]
 80053a2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80053a4:	e138      	b.n	8005618 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053aa:	2b03      	cmp	r3, #3
 80053ac:	f200 80f1 	bhi.w	8005592 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d123      	bne.n	8005400 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80053bc:	68f8      	ldr	r0, [r7, #12]
 80053be:	f000 fbed 	bl	8005b9c <I2C_WaitOnRXNEFlagUntilTimeout>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d001      	beq.n	80053cc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	e139      	b.n	8005640 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	691a      	ldr	r2, [r3, #16]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d6:	b2d2      	uxtb	r2, r2
 80053d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053de:	1c5a      	adds	r2, r3, #1
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053e8:	3b01      	subs	r3, #1
 80053ea:	b29a      	uxth	r2, r3
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	3b01      	subs	r3, #1
 80053f8:	b29a      	uxth	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80053fe:	e10b      	b.n	8005618 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005404:	2b02      	cmp	r3, #2
 8005406:	d14e      	bne.n	80054a6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800540a:	9300      	str	r3, [sp, #0]
 800540c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800540e:	2200      	movs	r2, #0
 8005410:	4906      	ldr	r1, [pc, #24]	; (800542c <HAL_I2C_Master_Receive+0x22c>)
 8005412:	68f8      	ldr	r0, [r7, #12]
 8005414:	f000 fa6a 	bl	80058ec <I2C_WaitOnFlagUntilTimeout>
 8005418:	4603      	mov	r3, r0
 800541a:	2b00      	cmp	r3, #0
 800541c:	d008      	beq.n	8005430 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e10e      	b.n	8005640 <HAL_I2C_Master_Receive+0x440>
 8005422:	bf00      	nop
 8005424:	00100002 	.word	0x00100002
 8005428:	ffff0000 	.word	0xffff0000
 800542c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800543e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	691a      	ldr	r2, [r3, #16]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544a:	b2d2      	uxtb	r2, r2
 800544c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005452:	1c5a      	adds	r2, r3, #1
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800545c:	3b01      	subs	r3, #1
 800545e:	b29a      	uxth	r2, r3
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005468:	b29b      	uxth	r3, r3
 800546a:	3b01      	subs	r3, #1
 800546c:	b29a      	uxth	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	691a      	ldr	r2, [r3, #16]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547c:	b2d2      	uxtb	r2, r2
 800547e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005484:	1c5a      	adds	r2, r3, #1
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800548e:	3b01      	subs	r3, #1
 8005490:	b29a      	uxth	r2, r3
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800549a:	b29b      	uxth	r3, r3
 800549c:	3b01      	subs	r3, #1
 800549e:	b29a      	uxth	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80054a4:	e0b8      	b.n	8005618 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80054a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a8:	9300      	str	r3, [sp, #0]
 80054aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054ac:	2200      	movs	r2, #0
 80054ae:	4966      	ldr	r1, [pc, #408]	; (8005648 <HAL_I2C_Master_Receive+0x448>)
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f000 fa1b 	bl	80058ec <I2C_WaitOnFlagUntilTimeout>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d001      	beq.n	80054c0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e0bf      	b.n	8005640 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	691a      	ldr	r2, [r3, #16]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054da:	b2d2      	uxtb	r2, r2
 80054dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e2:	1c5a      	adds	r2, r3, #1
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054ec:	3b01      	subs	r3, #1
 80054ee:	b29a      	uxth	r2, r3
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054f8:	b29b      	uxth	r3, r3
 80054fa:	3b01      	subs	r3, #1
 80054fc:	b29a      	uxth	r2, r3
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005504:	9300      	str	r3, [sp, #0]
 8005506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005508:	2200      	movs	r2, #0
 800550a:	494f      	ldr	r1, [pc, #316]	; (8005648 <HAL_I2C_Master_Receive+0x448>)
 800550c:	68f8      	ldr	r0, [r7, #12]
 800550e:	f000 f9ed 	bl	80058ec <I2C_WaitOnFlagUntilTimeout>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d001      	beq.n	800551c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e091      	b.n	8005640 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800552a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	691a      	ldr	r2, [r3, #16]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005536:	b2d2      	uxtb	r2, r2
 8005538:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553e:	1c5a      	adds	r2, r3, #1
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005548:	3b01      	subs	r3, #1
 800554a:	b29a      	uxth	r2, r3
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005554:	b29b      	uxth	r3, r3
 8005556:	3b01      	subs	r3, #1
 8005558:	b29a      	uxth	r2, r3
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	691a      	ldr	r2, [r3, #16]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005568:	b2d2      	uxtb	r2, r2
 800556a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005570:	1c5a      	adds	r2, r3, #1
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800557a:	3b01      	subs	r3, #1
 800557c:	b29a      	uxth	r2, r3
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005586:	b29b      	uxth	r3, r3
 8005588:	3b01      	subs	r3, #1
 800558a:	b29a      	uxth	r2, r3
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005590:	e042      	b.n	8005618 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005592:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005594:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f000 fb00 	bl	8005b9c <I2C_WaitOnRXNEFlagUntilTimeout>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e04c      	b.n	8005640 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	691a      	ldr	r2, [r3, #16]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b0:	b2d2      	uxtb	r2, r2
 80055b2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b8:	1c5a      	adds	r2, r3, #1
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055c2:	3b01      	subs	r3, #1
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	3b01      	subs	r3, #1
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	f003 0304 	and.w	r3, r3, #4
 80055e2:	2b04      	cmp	r3, #4
 80055e4:	d118      	bne.n	8005618 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	691a      	ldr	r2, [r3, #16]
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f0:	b2d2      	uxtb	r2, r2
 80055f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f8:	1c5a      	adds	r2, r3, #1
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005602:	3b01      	subs	r3, #1
 8005604:	b29a      	uxth	r2, r3
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800560e:	b29b      	uxth	r3, r3
 8005610:	3b01      	subs	r3, #1
 8005612:	b29a      	uxth	r2, r3
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800561c:	2b00      	cmp	r3, #0
 800561e:	f47f aec2 	bne.w	80053a6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2220      	movs	r2, #32
 8005626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800563a:	2300      	movs	r3, #0
 800563c:	e000      	b.n	8005640 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800563e:	2302      	movs	r3, #2
  }
}
 8005640:	4618      	mov	r0, r3
 8005642:	3728      	adds	r7, #40	; 0x28
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}
 8005648:	00010004 	.word	0x00010004

0800564c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b088      	sub	sp, #32
 8005650:	af02      	add	r7, sp, #8
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	607a      	str	r2, [r7, #4]
 8005656:	603b      	str	r3, [r7, #0]
 8005658:	460b      	mov	r3, r1
 800565a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005660:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	2b08      	cmp	r3, #8
 8005666:	d006      	beq.n	8005676 <I2C_MasterRequestWrite+0x2a>
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	2b01      	cmp	r3, #1
 800566c:	d003      	beq.n	8005676 <I2C_MasterRequestWrite+0x2a>
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005674:	d108      	bne.n	8005688 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005684:	601a      	str	r2, [r3, #0]
 8005686:	e00b      	b.n	80056a0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800568c:	2b12      	cmp	r3, #18
 800568e:	d107      	bne.n	80056a0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800569e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	9300      	str	r3, [sp, #0]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80056ac:	68f8      	ldr	r0, [r7, #12]
 80056ae:	f000 f91d 	bl	80058ec <I2C_WaitOnFlagUntilTimeout>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00d      	beq.n	80056d4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056c6:	d103      	bne.n	80056d0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80056d0:	2303      	movs	r3, #3
 80056d2:	e035      	b.n	8005740 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	691b      	ldr	r3, [r3, #16]
 80056d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056dc:	d108      	bne.n	80056f0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80056de:	897b      	ldrh	r3, [r7, #10]
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	461a      	mov	r2, r3
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80056ec:	611a      	str	r2, [r3, #16]
 80056ee:	e01b      	b.n	8005728 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80056f0:	897b      	ldrh	r3, [r7, #10]
 80056f2:	11db      	asrs	r3, r3, #7
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	f003 0306 	and.w	r3, r3, #6
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	f063 030f 	orn	r3, r3, #15
 8005700:	b2da      	uxtb	r2, r3
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	490e      	ldr	r1, [pc, #56]	; (8005748 <I2C_MasterRequestWrite+0xfc>)
 800570e:	68f8      	ldr	r0, [r7, #12]
 8005710:	f000 f943 	bl	800599a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005714:	4603      	mov	r3, r0
 8005716:	2b00      	cmp	r3, #0
 8005718:	d001      	beq.n	800571e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e010      	b.n	8005740 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800571e:	897b      	ldrh	r3, [r7, #10]
 8005720:	b2da      	uxtb	r2, r3
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	4907      	ldr	r1, [pc, #28]	; (800574c <I2C_MasterRequestWrite+0x100>)
 800572e:	68f8      	ldr	r0, [r7, #12]
 8005730:	f000 f933 	bl	800599a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d001      	beq.n	800573e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e000      	b.n	8005740 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800573e:	2300      	movs	r3, #0
}
 8005740:	4618      	mov	r0, r3
 8005742:	3718      	adds	r7, #24
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	00010008 	.word	0x00010008
 800574c:	00010002 	.word	0x00010002

08005750 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b088      	sub	sp, #32
 8005754:	af02      	add	r7, sp, #8
 8005756:	60f8      	str	r0, [r7, #12]
 8005758:	607a      	str	r2, [r7, #4]
 800575a:	603b      	str	r3, [r7, #0]
 800575c:	460b      	mov	r3, r1
 800575e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005764:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005774:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	2b08      	cmp	r3, #8
 800577a:	d006      	beq.n	800578a <I2C_MasterRequestRead+0x3a>
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	2b01      	cmp	r3, #1
 8005780:	d003      	beq.n	800578a <I2C_MasterRequestRead+0x3a>
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005788:	d108      	bne.n	800579c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005798:	601a      	str	r2, [r3, #0]
 800579a:	e00b      	b.n	80057b4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057a0:	2b11      	cmp	r3, #17
 80057a2:	d107      	bne.n	80057b4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	9300      	str	r3, [sp, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80057c0:	68f8      	ldr	r0, [r7, #12]
 80057c2:	f000 f893 	bl	80058ec <I2C_WaitOnFlagUntilTimeout>
 80057c6:	4603      	mov	r3, r0
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d00d      	beq.n	80057e8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057da:	d103      	bne.n	80057e4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057e2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80057e4:	2303      	movs	r3, #3
 80057e6:	e079      	b.n	80058dc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80057f0:	d108      	bne.n	8005804 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80057f2:	897b      	ldrh	r3, [r7, #10]
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	f043 0301 	orr.w	r3, r3, #1
 80057fa:	b2da      	uxtb	r2, r3
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	611a      	str	r2, [r3, #16]
 8005802:	e05f      	b.n	80058c4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005804:	897b      	ldrh	r3, [r7, #10]
 8005806:	11db      	asrs	r3, r3, #7
 8005808:	b2db      	uxtb	r3, r3
 800580a:	f003 0306 	and.w	r3, r3, #6
 800580e:	b2db      	uxtb	r3, r3
 8005810:	f063 030f 	orn	r3, r3, #15
 8005814:	b2da      	uxtb	r2, r3
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	4930      	ldr	r1, [pc, #192]	; (80058e4 <I2C_MasterRequestRead+0x194>)
 8005822:	68f8      	ldr	r0, [r7, #12]
 8005824:	f000 f8b9 	bl	800599a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005828:	4603      	mov	r3, r0
 800582a:	2b00      	cmp	r3, #0
 800582c:	d001      	beq.n	8005832 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e054      	b.n	80058dc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005832:	897b      	ldrh	r3, [r7, #10]
 8005834:	b2da      	uxtb	r2, r3
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	4929      	ldr	r1, [pc, #164]	; (80058e8 <I2C_MasterRequestRead+0x198>)
 8005842:	68f8      	ldr	r0, [r7, #12]
 8005844:	f000 f8a9 	bl	800599a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d001      	beq.n	8005852 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e044      	b.n	80058dc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005852:	2300      	movs	r3, #0
 8005854:	613b      	str	r3, [r7, #16]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	695b      	ldr	r3, [r3, #20]
 800585c:	613b      	str	r3, [r7, #16]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	699b      	ldr	r3, [r3, #24]
 8005864:	613b      	str	r3, [r7, #16]
 8005866:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005876:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	9300      	str	r3, [sp, #0]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005884:	68f8      	ldr	r0, [r7, #12]
 8005886:	f000 f831 	bl	80058ec <I2C_WaitOnFlagUntilTimeout>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d00d      	beq.n	80058ac <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800589a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800589e:	d103      	bne.n	80058a8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058a6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80058a8:	2303      	movs	r3, #3
 80058aa:	e017      	b.n	80058dc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80058ac:	897b      	ldrh	r3, [r7, #10]
 80058ae:	11db      	asrs	r3, r3, #7
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	f003 0306 	and.w	r3, r3, #6
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	f063 030e 	orn	r3, r3, #14
 80058bc:	b2da      	uxtb	r2, r3
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	4907      	ldr	r1, [pc, #28]	; (80058e8 <I2C_MasterRequestRead+0x198>)
 80058ca:	68f8      	ldr	r0, [r7, #12]
 80058cc:	f000 f865 	bl	800599a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d001      	beq.n	80058da <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e000      	b.n	80058dc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80058da:	2300      	movs	r3, #0
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3718      	adds	r7, #24
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	00010008 	.word	0x00010008
 80058e8:	00010002 	.word	0x00010002

080058ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	603b      	str	r3, [r7, #0]
 80058f8:	4613      	mov	r3, r2
 80058fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058fc:	e025      	b.n	800594a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005904:	d021      	beq.n	800594a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005906:	f7fd feb1 	bl	800366c <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	683a      	ldr	r2, [r7, #0]
 8005912:	429a      	cmp	r2, r3
 8005914:	d302      	bcc.n	800591c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d116      	bne.n	800594a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2200      	movs	r2, #0
 8005920:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2220      	movs	r2, #32
 8005926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005936:	f043 0220 	orr.w	r2, r3, #32
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2200      	movs	r2, #0
 8005942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e023      	b.n	8005992 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	0c1b      	lsrs	r3, r3, #16
 800594e:	b2db      	uxtb	r3, r3
 8005950:	2b01      	cmp	r3, #1
 8005952:	d10d      	bne.n	8005970 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	695b      	ldr	r3, [r3, #20]
 800595a:	43da      	mvns	r2, r3
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	4013      	ands	r3, r2
 8005960:	b29b      	uxth	r3, r3
 8005962:	2b00      	cmp	r3, #0
 8005964:	bf0c      	ite	eq
 8005966:	2301      	moveq	r3, #1
 8005968:	2300      	movne	r3, #0
 800596a:	b2db      	uxtb	r3, r3
 800596c:	461a      	mov	r2, r3
 800596e:	e00c      	b.n	800598a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	43da      	mvns	r2, r3
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	4013      	ands	r3, r2
 800597c:	b29b      	uxth	r3, r3
 800597e:	2b00      	cmp	r3, #0
 8005980:	bf0c      	ite	eq
 8005982:	2301      	moveq	r3, #1
 8005984:	2300      	movne	r3, #0
 8005986:	b2db      	uxtb	r3, r3
 8005988:	461a      	mov	r2, r3
 800598a:	79fb      	ldrb	r3, [r7, #7]
 800598c:	429a      	cmp	r2, r3
 800598e:	d0b6      	beq.n	80058fe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3710      	adds	r7, #16
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}

0800599a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800599a:	b580      	push	{r7, lr}
 800599c:	b084      	sub	sp, #16
 800599e:	af00      	add	r7, sp, #0
 80059a0:	60f8      	str	r0, [r7, #12]
 80059a2:	60b9      	str	r1, [r7, #8]
 80059a4:	607a      	str	r2, [r7, #4]
 80059a6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059a8:	e051      	b.n	8005a4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059b8:	d123      	bne.n	8005a02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059c8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059d2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2200      	movs	r2, #0
 80059d8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2220      	movs	r2, #32
 80059de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ee:	f043 0204 	orr.w	r2, r3, #4
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e046      	b.n	8005a90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a08:	d021      	beq.n	8005a4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a0a:	f7fd fe2f 	bl	800366c <HAL_GetTick>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	1ad3      	subs	r3, r2, r3
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d302      	bcc.n	8005a20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d116      	bne.n	8005a4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2200      	movs	r2, #0
 8005a24:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2220      	movs	r2, #32
 8005a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3a:	f043 0220 	orr.w	r2, r3, #32
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e020      	b.n	8005a90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	0c1b      	lsrs	r3, r3, #16
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d10c      	bne.n	8005a72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	43da      	mvns	r2, r3
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	4013      	ands	r3, r2
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	bf14      	ite	ne
 8005a6a:	2301      	movne	r3, #1
 8005a6c:	2300      	moveq	r3, #0
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	e00b      	b.n	8005a8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	699b      	ldr	r3, [r3, #24]
 8005a78:	43da      	mvns	r2, r3
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	bf14      	ite	ne
 8005a84:	2301      	movne	r3, #1
 8005a86:	2300      	moveq	r3, #0
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d18d      	bne.n	80059aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3710      	adds	r7, #16
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}

08005a98 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005aa4:	e02d      	b.n	8005b02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005aa6:	68f8      	ldr	r0, [r7, #12]
 8005aa8:	f000 f8ce 	bl	8005c48 <I2C_IsAcknowledgeFailed>
 8005aac:	4603      	mov	r3, r0
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d001      	beq.n	8005ab6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e02d      	b.n	8005b12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005abc:	d021      	beq.n	8005b02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005abe:	f7fd fdd5 	bl	800366c <HAL_GetTick>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	1ad3      	subs	r3, r2, r3
 8005ac8:	68ba      	ldr	r2, [r7, #8]
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d302      	bcc.n	8005ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d116      	bne.n	8005b02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2220      	movs	r2, #32
 8005ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aee:	f043 0220 	orr.w	r2, r3, #32
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e007      	b.n	8005b12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	695b      	ldr	r3, [r3, #20]
 8005b08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b0c:	2b80      	cmp	r3, #128	; 0x80
 8005b0e:	d1ca      	bne.n	8005aa6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3710      	adds	r7, #16
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b1a:	b580      	push	{r7, lr}
 8005b1c:	b084      	sub	sp, #16
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	60f8      	str	r0, [r7, #12]
 8005b22:	60b9      	str	r1, [r7, #8]
 8005b24:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b26:	e02d      	b.n	8005b84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b28:	68f8      	ldr	r0, [r7, #12]
 8005b2a:	f000 f88d 	bl	8005c48 <I2C_IsAcknowledgeFailed>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d001      	beq.n	8005b38 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	e02d      	b.n	8005b94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b3e:	d021      	beq.n	8005b84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b40:	f7fd fd94 	bl	800366c <HAL_GetTick>
 8005b44:	4602      	mov	r2, r0
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	68ba      	ldr	r2, [r7, #8]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d302      	bcc.n	8005b56 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d116      	bne.n	8005b84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2220      	movs	r2, #32
 8005b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b70:	f043 0220 	orr.w	r2, r3, #32
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	e007      	b.n	8005b94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	695b      	ldr	r3, [r3, #20]
 8005b8a:	f003 0304 	and.w	r3, r3, #4
 8005b8e:	2b04      	cmp	r3, #4
 8005b90:	d1ca      	bne.n	8005b28 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b92:	2300      	movs	r3, #0
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	3710      	adds	r7, #16
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}

08005b9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	60b9      	str	r1, [r7, #8]
 8005ba6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ba8:	e042      	b.n	8005c30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	695b      	ldr	r3, [r3, #20]
 8005bb0:	f003 0310 	and.w	r3, r3, #16
 8005bb4:	2b10      	cmp	r3, #16
 8005bb6:	d119      	bne.n	8005bec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f06f 0210 	mvn.w	r2, #16
 8005bc0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2220      	movs	r2, #32
 8005bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2200      	movs	r2, #0
 8005be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e029      	b.n	8005c40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bec:	f7fd fd3e 	bl	800366c <HAL_GetTick>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	68ba      	ldr	r2, [r7, #8]
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d302      	bcc.n	8005c02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d116      	bne.n	8005c30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2220      	movs	r2, #32
 8005c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c1c:	f043 0220 	orr.w	r2, r3, #32
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e007      	b.n	8005c40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	695b      	ldr	r3, [r3, #20]
 8005c36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c3a:	2b40      	cmp	r3, #64	; 0x40
 8005c3c:	d1b5      	bne.n	8005baa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005c3e:	2300      	movs	r3, #0
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3710      	adds	r7, #16
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	695b      	ldr	r3, [r3, #20]
 8005c56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c5e:	d11b      	bne.n	8005c98 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c68:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2220      	movs	r2, #32
 8005c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c84:	f043 0204 	orr.w	r2, r3, #4
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	e000      	b.n	8005c9a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	370c      	adds	r7, #12
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr
	...

08005ca8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d101      	bne.n	8005cbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e0cc      	b.n	8005e56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005cbc:	4b68      	ldr	r3, [pc, #416]	; (8005e60 <HAL_RCC_ClockConfig+0x1b8>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 030f 	and.w	r3, r3, #15
 8005cc4:	683a      	ldr	r2, [r7, #0]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d90c      	bls.n	8005ce4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cca:	4b65      	ldr	r3, [pc, #404]	; (8005e60 <HAL_RCC_ClockConfig+0x1b8>)
 8005ccc:	683a      	ldr	r2, [r7, #0]
 8005cce:	b2d2      	uxtb	r2, r2
 8005cd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cd2:	4b63      	ldr	r3, [pc, #396]	; (8005e60 <HAL_RCC_ClockConfig+0x1b8>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 030f 	and.w	r3, r3, #15
 8005cda:	683a      	ldr	r2, [r7, #0]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d001      	beq.n	8005ce4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e0b8      	b.n	8005e56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 0302 	and.w	r3, r3, #2
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d020      	beq.n	8005d32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f003 0304 	and.w	r3, r3, #4
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d005      	beq.n	8005d08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005cfc:	4b59      	ldr	r3, [pc, #356]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	4a58      	ldr	r2, [pc, #352]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005d02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005d06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f003 0308 	and.w	r3, r3, #8
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d005      	beq.n	8005d20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d14:	4b53      	ldr	r3, [pc, #332]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	4a52      	ldr	r2, [pc, #328]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005d1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005d1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d20:	4b50      	ldr	r3, [pc, #320]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	494d      	ldr	r1, [pc, #308]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 0301 	and.w	r3, r3, #1
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d044      	beq.n	8005dc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d107      	bne.n	8005d56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d46:	4b47      	ldr	r3, [pc, #284]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d119      	bne.n	8005d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e07f      	b.n	8005e56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	2b02      	cmp	r3, #2
 8005d5c:	d003      	beq.n	8005d66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d62:	2b03      	cmp	r3, #3
 8005d64:	d107      	bne.n	8005d76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d66:	4b3f      	ldr	r3, [pc, #252]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d109      	bne.n	8005d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e06f      	b.n	8005e56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d76:	4b3b      	ldr	r3, [pc, #236]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f003 0302 	and.w	r3, r3, #2
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d101      	bne.n	8005d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e067      	b.n	8005e56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d86:	4b37      	ldr	r3, [pc, #220]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	f023 0203 	bic.w	r2, r3, #3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	4934      	ldr	r1, [pc, #208]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005d94:	4313      	orrs	r3, r2
 8005d96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d98:	f7fd fc68 	bl	800366c <HAL_GetTick>
 8005d9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d9e:	e00a      	b.n	8005db6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005da0:	f7fd fc64 	bl	800366c <HAL_GetTick>
 8005da4:	4602      	mov	r2, r0
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d901      	bls.n	8005db6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e04f      	b.n	8005e56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005db6:	4b2b      	ldr	r3, [pc, #172]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	f003 020c 	and.w	r2, r3, #12
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	009b      	lsls	r3, r3, #2
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d1eb      	bne.n	8005da0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005dc8:	4b25      	ldr	r3, [pc, #148]	; (8005e60 <HAL_RCC_ClockConfig+0x1b8>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 030f 	and.w	r3, r3, #15
 8005dd0:	683a      	ldr	r2, [r7, #0]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d20c      	bcs.n	8005df0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dd6:	4b22      	ldr	r3, [pc, #136]	; (8005e60 <HAL_RCC_ClockConfig+0x1b8>)
 8005dd8:	683a      	ldr	r2, [r7, #0]
 8005dda:	b2d2      	uxtb	r2, r2
 8005ddc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dde:	4b20      	ldr	r3, [pc, #128]	; (8005e60 <HAL_RCC_ClockConfig+0x1b8>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 030f 	and.w	r3, r3, #15
 8005de6:	683a      	ldr	r2, [r7, #0]
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d001      	beq.n	8005df0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	e032      	b.n	8005e56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0304 	and.w	r3, r3, #4
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d008      	beq.n	8005e0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005dfc:	4b19      	ldr	r3, [pc, #100]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	4916      	ldr	r1, [pc, #88]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0308 	and.w	r3, r3, #8
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d009      	beq.n	8005e2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e1a:	4b12      	ldr	r3, [pc, #72]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	00db      	lsls	r3, r3, #3
 8005e28:	490e      	ldr	r1, [pc, #56]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005e2e:	f000 f887 	bl	8005f40 <HAL_RCC_GetSysClockFreq>
 8005e32:	4602      	mov	r2, r0
 8005e34:	4b0b      	ldr	r3, [pc, #44]	; (8005e64 <HAL_RCC_ClockConfig+0x1bc>)
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	091b      	lsrs	r3, r3, #4
 8005e3a:	f003 030f 	and.w	r3, r3, #15
 8005e3e:	490a      	ldr	r1, [pc, #40]	; (8005e68 <HAL_RCC_ClockConfig+0x1c0>)
 8005e40:	5ccb      	ldrb	r3, [r1, r3]
 8005e42:	fa22 f303 	lsr.w	r3, r2, r3
 8005e46:	4a09      	ldr	r2, [pc, #36]	; (8005e6c <HAL_RCC_ClockConfig+0x1c4>)
 8005e48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005e4a:	4b09      	ldr	r3, [pc, #36]	; (8005e70 <HAL_RCC_ClockConfig+0x1c8>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7fc fefa 	bl	8002c48 <HAL_InitTick>

  return HAL_OK;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3710      	adds	r7, #16
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	40023c00 	.word	0x40023c00
 8005e64:	40023800 	.word	0x40023800
 8005e68:	08012b04 	.word	0x08012b04
 8005e6c:	20000000 	.word	0x20000000
 8005e70:	20000004 	.word	0x20000004

08005e74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e74:	b480      	push	{r7}
 8005e76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e78:	4b03      	ldr	r3, [pc, #12]	; (8005e88 <HAL_RCC_GetHCLKFreq+0x14>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr
 8005e86:	bf00      	nop
 8005e88:	20000000 	.word	0x20000000

08005e8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005e90:	f7ff fff0 	bl	8005e74 <HAL_RCC_GetHCLKFreq>
 8005e94:	4602      	mov	r2, r0
 8005e96:	4b05      	ldr	r3, [pc, #20]	; (8005eac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	0a9b      	lsrs	r3, r3, #10
 8005e9c:	f003 0307 	and.w	r3, r3, #7
 8005ea0:	4903      	ldr	r1, [pc, #12]	; (8005eb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ea2:	5ccb      	ldrb	r3, [r1, r3]
 8005ea4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	40023800 	.word	0x40023800
 8005eb0:	08012b14 	.word	0x08012b14

08005eb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005eb8:	f7ff ffdc 	bl	8005e74 <HAL_RCC_GetHCLKFreq>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	4b05      	ldr	r3, [pc, #20]	; (8005ed4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	0b5b      	lsrs	r3, r3, #13
 8005ec4:	f003 0307 	and.w	r3, r3, #7
 8005ec8:	4903      	ldr	r1, [pc, #12]	; (8005ed8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005eca:	5ccb      	ldrb	r3, [r1, r3]
 8005ecc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	40023800 	.word	0x40023800
 8005ed8:	08012b14 	.word	0x08012b14

08005edc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	220f      	movs	r2, #15
 8005eea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005eec:	4b12      	ldr	r3, [pc, #72]	; (8005f38 <HAL_RCC_GetClockConfig+0x5c>)
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	f003 0203 	and.w	r2, r3, #3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005ef8:	4b0f      	ldr	r3, [pc, #60]	; (8005f38 <HAL_RCC_GetClockConfig+0x5c>)
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005f04:	4b0c      	ldr	r3, [pc, #48]	; (8005f38 <HAL_RCC_GetClockConfig+0x5c>)
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005f10:	4b09      	ldr	r3, [pc, #36]	; (8005f38 <HAL_RCC_GetClockConfig+0x5c>)
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	08db      	lsrs	r3, r3, #3
 8005f16:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005f1e:	4b07      	ldr	r3, [pc, #28]	; (8005f3c <HAL_RCC_GetClockConfig+0x60>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f003 020f 	and.w	r2, r3, #15
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	601a      	str	r2, [r3, #0]
}
 8005f2a:	bf00      	nop
 8005f2c:	370c      	adds	r7, #12
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
 8005f36:	bf00      	nop
 8005f38:	40023800 	.word	0x40023800
 8005f3c:	40023c00 	.word	0x40023c00

08005f40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f44:	b088      	sub	sp, #32
 8005f46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8005f50:	2300      	movs	r3, #0
 8005f52:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8005f54:	2300      	movs	r3, #0
 8005f56:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f5c:	4bce      	ldr	r3, [pc, #824]	; (8006298 <HAL_RCC_GetSysClockFreq+0x358>)
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	f003 030c 	and.w	r3, r3, #12
 8005f64:	2b0c      	cmp	r3, #12
 8005f66:	f200 818d 	bhi.w	8006284 <HAL_RCC_GetSysClockFreq+0x344>
 8005f6a:	a201      	add	r2, pc, #4	; (adr r2, 8005f70 <HAL_RCC_GetSysClockFreq+0x30>)
 8005f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f70:	08005fa5 	.word	0x08005fa5
 8005f74:	08006285 	.word	0x08006285
 8005f78:	08006285 	.word	0x08006285
 8005f7c:	08006285 	.word	0x08006285
 8005f80:	08005fab 	.word	0x08005fab
 8005f84:	08006285 	.word	0x08006285
 8005f88:	08006285 	.word	0x08006285
 8005f8c:	08006285 	.word	0x08006285
 8005f90:	08005fb1 	.word	0x08005fb1
 8005f94:	08006285 	.word	0x08006285
 8005f98:	08006285 	.word	0x08006285
 8005f9c:	08006285 	.word	0x08006285
 8005fa0:	08006125 	.word	0x08006125
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005fa4:	4bbd      	ldr	r3, [pc, #756]	; (800629c <HAL_RCC_GetSysClockFreq+0x35c>)
 8005fa6:	61bb      	str	r3, [r7, #24]
       break;
 8005fa8:	e16f      	b.n	800628a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005faa:	4bbd      	ldr	r3, [pc, #756]	; (80062a0 <HAL_RCC_GetSysClockFreq+0x360>)
 8005fac:	61bb      	str	r3, [r7, #24]
      break;
 8005fae:	e16c      	b.n	800628a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fb0:	4bb9      	ldr	r3, [pc, #740]	; (8006298 <HAL_RCC_GetSysClockFreq+0x358>)
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005fb8:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005fba:	4bb7      	ldr	r3, [pc, #732]	; (8006298 <HAL_RCC_GetSysClockFreq+0x358>)
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d053      	beq.n	800606e <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fc6:	4bb4      	ldr	r3, [pc, #720]	; (8006298 <HAL_RCC_GetSysClockFreq+0x358>)
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	099b      	lsrs	r3, r3, #6
 8005fcc:	461a      	mov	r2, r3
 8005fce:	f04f 0300 	mov.w	r3, #0
 8005fd2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005fd6:	f04f 0100 	mov.w	r1, #0
 8005fda:	ea02 0400 	and.w	r4, r2, r0
 8005fde:	603c      	str	r4, [r7, #0]
 8005fe0:	400b      	ands	r3, r1
 8005fe2:	607b      	str	r3, [r7, #4]
 8005fe4:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005fe8:	4620      	mov	r0, r4
 8005fea:	4629      	mov	r1, r5
 8005fec:	f04f 0200 	mov.w	r2, #0
 8005ff0:	f04f 0300 	mov.w	r3, #0
 8005ff4:	014b      	lsls	r3, r1, #5
 8005ff6:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005ffa:	0142      	lsls	r2, r0, #5
 8005ffc:	4610      	mov	r0, r2
 8005ffe:	4619      	mov	r1, r3
 8006000:	4623      	mov	r3, r4
 8006002:	1ac0      	subs	r0, r0, r3
 8006004:	462b      	mov	r3, r5
 8006006:	eb61 0103 	sbc.w	r1, r1, r3
 800600a:	f04f 0200 	mov.w	r2, #0
 800600e:	f04f 0300 	mov.w	r3, #0
 8006012:	018b      	lsls	r3, r1, #6
 8006014:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006018:	0182      	lsls	r2, r0, #6
 800601a:	1a12      	subs	r2, r2, r0
 800601c:	eb63 0301 	sbc.w	r3, r3, r1
 8006020:	f04f 0000 	mov.w	r0, #0
 8006024:	f04f 0100 	mov.w	r1, #0
 8006028:	00d9      	lsls	r1, r3, #3
 800602a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800602e:	00d0      	lsls	r0, r2, #3
 8006030:	4602      	mov	r2, r0
 8006032:	460b      	mov	r3, r1
 8006034:	4621      	mov	r1, r4
 8006036:	1852      	adds	r2, r2, r1
 8006038:	4629      	mov	r1, r5
 800603a:	eb43 0101 	adc.w	r1, r3, r1
 800603e:	460b      	mov	r3, r1
 8006040:	f04f 0000 	mov.w	r0, #0
 8006044:	f04f 0100 	mov.w	r1, #0
 8006048:	0259      	lsls	r1, r3, #9
 800604a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800604e:	0250      	lsls	r0, r2, #9
 8006050:	4602      	mov	r2, r0
 8006052:	460b      	mov	r3, r1
 8006054:	4610      	mov	r0, r2
 8006056:	4619      	mov	r1, r3
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	461a      	mov	r2, r3
 800605c:	f04f 0300 	mov.w	r3, #0
 8006060:	f7fa fdc4 	bl	8000bec <__aeabi_uldivmod>
 8006064:	4602      	mov	r2, r0
 8006066:	460b      	mov	r3, r1
 8006068:	4613      	mov	r3, r2
 800606a:	61fb      	str	r3, [r7, #28]
 800606c:	e04c      	b.n	8006108 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800606e:	4b8a      	ldr	r3, [pc, #552]	; (8006298 <HAL_RCC_GetSysClockFreq+0x358>)
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	099b      	lsrs	r3, r3, #6
 8006074:	461a      	mov	r2, r3
 8006076:	f04f 0300 	mov.w	r3, #0
 800607a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800607e:	f04f 0100 	mov.w	r1, #0
 8006082:	ea02 0a00 	and.w	sl, r2, r0
 8006086:	ea03 0b01 	and.w	fp, r3, r1
 800608a:	4650      	mov	r0, sl
 800608c:	4659      	mov	r1, fp
 800608e:	f04f 0200 	mov.w	r2, #0
 8006092:	f04f 0300 	mov.w	r3, #0
 8006096:	014b      	lsls	r3, r1, #5
 8006098:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800609c:	0142      	lsls	r2, r0, #5
 800609e:	4610      	mov	r0, r2
 80060a0:	4619      	mov	r1, r3
 80060a2:	ebb0 000a 	subs.w	r0, r0, sl
 80060a6:	eb61 010b 	sbc.w	r1, r1, fp
 80060aa:	f04f 0200 	mov.w	r2, #0
 80060ae:	f04f 0300 	mov.w	r3, #0
 80060b2:	018b      	lsls	r3, r1, #6
 80060b4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80060b8:	0182      	lsls	r2, r0, #6
 80060ba:	1a12      	subs	r2, r2, r0
 80060bc:	eb63 0301 	sbc.w	r3, r3, r1
 80060c0:	f04f 0000 	mov.w	r0, #0
 80060c4:	f04f 0100 	mov.w	r1, #0
 80060c8:	00d9      	lsls	r1, r3, #3
 80060ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80060ce:	00d0      	lsls	r0, r2, #3
 80060d0:	4602      	mov	r2, r0
 80060d2:	460b      	mov	r3, r1
 80060d4:	eb12 020a 	adds.w	r2, r2, sl
 80060d8:	eb43 030b 	adc.w	r3, r3, fp
 80060dc:	f04f 0000 	mov.w	r0, #0
 80060e0:	f04f 0100 	mov.w	r1, #0
 80060e4:	0299      	lsls	r1, r3, #10
 80060e6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80060ea:	0290      	lsls	r0, r2, #10
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	4610      	mov	r0, r2
 80060f2:	4619      	mov	r1, r3
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	461a      	mov	r2, r3
 80060f8:	f04f 0300 	mov.w	r3, #0
 80060fc:	f7fa fd76 	bl	8000bec <__aeabi_uldivmod>
 8006100:	4602      	mov	r2, r0
 8006102:	460b      	mov	r3, r1
 8006104:	4613      	mov	r3, r2
 8006106:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006108:	4b63      	ldr	r3, [pc, #396]	; (8006298 <HAL_RCC_GetSysClockFreq+0x358>)
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	0c1b      	lsrs	r3, r3, #16
 800610e:	f003 0303 	and.w	r3, r3, #3
 8006112:	3301      	adds	r3, #1
 8006114:	005b      	lsls	r3, r3, #1
 8006116:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8006118:	69fa      	ldr	r2, [r7, #28]
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006120:	61bb      	str	r3, [r7, #24]
      break;
 8006122:	e0b2      	b.n	800628a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006124:	4b5c      	ldr	r3, [pc, #368]	; (8006298 <HAL_RCC_GetSysClockFreq+0x358>)
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800612c:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800612e:	4b5a      	ldr	r3, [pc, #360]	; (8006298 <HAL_RCC_GetSysClockFreq+0x358>)
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d04d      	beq.n	80061d6 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800613a:	4b57      	ldr	r3, [pc, #348]	; (8006298 <HAL_RCC_GetSysClockFreq+0x358>)
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	099b      	lsrs	r3, r3, #6
 8006140:	461a      	mov	r2, r3
 8006142:	f04f 0300 	mov.w	r3, #0
 8006146:	f240 10ff 	movw	r0, #511	; 0x1ff
 800614a:	f04f 0100 	mov.w	r1, #0
 800614e:	ea02 0800 	and.w	r8, r2, r0
 8006152:	ea03 0901 	and.w	r9, r3, r1
 8006156:	4640      	mov	r0, r8
 8006158:	4649      	mov	r1, r9
 800615a:	f04f 0200 	mov.w	r2, #0
 800615e:	f04f 0300 	mov.w	r3, #0
 8006162:	014b      	lsls	r3, r1, #5
 8006164:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006168:	0142      	lsls	r2, r0, #5
 800616a:	4610      	mov	r0, r2
 800616c:	4619      	mov	r1, r3
 800616e:	ebb0 0008 	subs.w	r0, r0, r8
 8006172:	eb61 0109 	sbc.w	r1, r1, r9
 8006176:	f04f 0200 	mov.w	r2, #0
 800617a:	f04f 0300 	mov.w	r3, #0
 800617e:	018b      	lsls	r3, r1, #6
 8006180:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006184:	0182      	lsls	r2, r0, #6
 8006186:	1a12      	subs	r2, r2, r0
 8006188:	eb63 0301 	sbc.w	r3, r3, r1
 800618c:	f04f 0000 	mov.w	r0, #0
 8006190:	f04f 0100 	mov.w	r1, #0
 8006194:	00d9      	lsls	r1, r3, #3
 8006196:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800619a:	00d0      	lsls	r0, r2, #3
 800619c:	4602      	mov	r2, r0
 800619e:	460b      	mov	r3, r1
 80061a0:	eb12 0208 	adds.w	r2, r2, r8
 80061a4:	eb43 0309 	adc.w	r3, r3, r9
 80061a8:	f04f 0000 	mov.w	r0, #0
 80061ac:	f04f 0100 	mov.w	r1, #0
 80061b0:	0259      	lsls	r1, r3, #9
 80061b2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80061b6:	0250      	lsls	r0, r2, #9
 80061b8:	4602      	mov	r2, r0
 80061ba:	460b      	mov	r3, r1
 80061bc:	4610      	mov	r0, r2
 80061be:	4619      	mov	r1, r3
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	461a      	mov	r2, r3
 80061c4:	f04f 0300 	mov.w	r3, #0
 80061c8:	f7fa fd10 	bl	8000bec <__aeabi_uldivmod>
 80061cc:	4602      	mov	r2, r0
 80061ce:	460b      	mov	r3, r1
 80061d0:	4613      	mov	r3, r2
 80061d2:	61fb      	str	r3, [r7, #28]
 80061d4:	e04a      	b.n	800626c <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061d6:	4b30      	ldr	r3, [pc, #192]	; (8006298 <HAL_RCC_GetSysClockFreq+0x358>)
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	099b      	lsrs	r3, r3, #6
 80061dc:	461a      	mov	r2, r3
 80061de:	f04f 0300 	mov.w	r3, #0
 80061e2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80061e6:	f04f 0100 	mov.w	r1, #0
 80061ea:	ea02 0400 	and.w	r4, r2, r0
 80061ee:	ea03 0501 	and.w	r5, r3, r1
 80061f2:	4620      	mov	r0, r4
 80061f4:	4629      	mov	r1, r5
 80061f6:	f04f 0200 	mov.w	r2, #0
 80061fa:	f04f 0300 	mov.w	r3, #0
 80061fe:	014b      	lsls	r3, r1, #5
 8006200:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006204:	0142      	lsls	r2, r0, #5
 8006206:	4610      	mov	r0, r2
 8006208:	4619      	mov	r1, r3
 800620a:	1b00      	subs	r0, r0, r4
 800620c:	eb61 0105 	sbc.w	r1, r1, r5
 8006210:	f04f 0200 	mov.w	r2, #0
 8006214:	f04f 0300 	mov.w	r3, #0
 8006218:	018b      	lsls	r3, r1, #6
 800621a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800621e:	0182      	lsls	r2, r0, #6
 8006220:	1a12      	subs	r2, r2, r0
 8006222:	eb63 0301 	sbc.w	r3, r3, r1
 8006226:	f04f 0000 	mov.w	r0, #0
 800622a:	f04f 0100 	mov.w	r1, #0
 800622e:	00d9      	lsls	r1, r3, #3
 8006230:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006234:	00d0      	lsls	r0, r2, #3
 8006236:	4602      	mov	r2, r0
 8006238:	460b      	mov	r3, r1
 800623a:	1912      	adds	r2, r2, r4
 800623c:	eb45 0303 	adc.w	r3, r5, r3
 8006240:	f04f 0000 	mov.w	r0, #0
 8006244:	f04f 0100 	mov.w	r1, #0
 8006248:	0299      	lsls	r1, r3, #10
 800624a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800624e:	0290      	lsls	r0, r2, #10
 8006250:	4602      	mov	r2, r0
 8006252:	460b      	mov	r3, r1
 8006254:	4610      	mov	r0, r2
 8006256:	4619      	mov	r1, r3
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	461a      	mov	r2, r3
 800625c:	f04f 0300 	mov.w	r3, #0
 8006260:	f7fa fcc4 	bl	8000bec <__aeabi_uldivmod>
 8006264:	4602      	mov	r2, r0
 8006266:	460b      	mov	r3, r1
 8006268:	4613      	mov	r3, r2
 800626a:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800626c:	4b0a      	ldr	r3, [pc, #40]	; (8006298 <HAL_RCC_GetSysClockFreq+0x358>)
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	0f1b      	lsrs	r3, r3, #28
 8006272:	f003 0307 	and.w	r3, r3, #7
 8006276:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8006278:	69fa      	ldr	r2, [r7, #28]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006280:	61bb      	str	r3, [r7, #24]
      break;
 8006282:	e002      	b.n	800628a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006284:	4b05      	ldr	r3, [pc, #20]	; (800629c <HAL_RCC_GetSysClockFreq+0x35c>)
 8006286:	61bb      	str	r3, [r7, #24]
      break;
 8006288:	bf00      	nop
    }
  }
  return sysclockfreq;
 800628a:	69bb      	ldr	r3, [r7, #24]
}
 800628c:	4618      	mov	r0, r3
 800628e:	3720      	adds	r7, #32
 8006290:	46bd      	mov	sp, r7
 8006292:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006296:	bf00      	nop
 8006298:	40023800 	.word	0x40023800
 800629c:	00f42400 	.word	0x00f42400
 80062a0:	007a1200 	.word	0x007a1200

080062a4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b086      	sub	sp, #24
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d101      	bne.n	80062b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80062b2:	2301      	movs	r3, #1
 80062b4:	e28d      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 0301 	and.w	r3, r3, #1
 80062be:	2b00      	cmp	r3, #0
 80062c0:	f000 8083 	beq.w	80063ca <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80062c4:	4b94      	ldr	r3, [pc, #592]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	f003 030c 	and.w	r3, r3, #12
 80062cc:	2b04      	cmp	r3, #4
 80062ce:	d019      	beq.n	8006304 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80062d0:	4b91      	ldr	r3, [pc, #580]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80062d8:	2b08      	cmp	r3, #8
 80062da:	d106      	bne.n	80062ea <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80062dc:	4b8e      	ldr	r3, [pc, #568]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80062e8:	d00c      	beq.n	8006304 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062ea:	4b8b      	ldr	r3, [pc, #556]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80062f2:	2b0c      	cmp	r3, #12
 80062f4:	d112      	bne.n	800631c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062f6:	4b88      	ldr	r3, [pc, #544]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006302:	d10b      	bne.n	800631c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006304:	4b84      	ldr	r3, [pc, #528]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800630c:	2b00      	cmp	r3, #0
 800630e:	d05b      	beq.n	80063c8 <HAL_RCC_OscConfig+0x124>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d157      	bne.n	80063c8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	e25a      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006324:	d106      	bne.n	8006334 <HAL_RCC_OscConfig+0x90>
 8006326:	4b7c      	ldr	r3, [pc, #496]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4a7b      	ldr	r2, [pc, #492]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 800632c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006330:	6013      	str	r3, [r2, #0]
 8006332:	e01d      	b.n	8006370 <HAL_RCC_OscConfig+0xcc>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800633c:	d10c      	bne.n	8006358 <HAL_RCC_OscConfig+0xb4>
 800633e:	4b76      	ldr	r3, [pc, #472]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a75      	ldr	r2, [pc, #468]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 8006344:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006348:	6013      	str	r3, [r2, #0]
 800634a:	4b73      	ldr	r3, [pc, #460]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a72      	ldr	r2, [pc, #456]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 8006350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006354:	6013      	str	r3, [r2, #0]
 8006356:	e00b      	b.n	8006370 <HAL_RCC_OscConfig+0xcc>
 8006358:	4b6f      	ldr	r3, [pc, #444]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a6e      	ldr	r2, [pc, #440]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 800635e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006362:	6013      	str	r3, [r2, #0]
 8006364:	4b6c      	ldr	r3, [pc, #432]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a6b      	ldr	r2, [pc, #428]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 800636a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800636e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d013      	beq.n	80063a0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006378:	f7fd f978 	bl	800366c <HAL_GetTick>
 800637c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800637e:	e008      	b.n	8006392 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006380:	f7fd f974 	bl	800366c <HAL_GetTick>
 8006384:	4602      	mov	r2, r0
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	2b64      	cmp	r3, #100	; 0x64
 800638c:	d901      	bls.n	8006392 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800638e:	2303      	movs	r3, #3
 8006390:	e21f      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006392:	4b61      	ldr	r3, [pc, #388]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800639a:	2b00      	cmp	r3, #0
 800639c:	d0f0      	beq.n	8006380 <HAL_RCC_OscConfig+0xdc>
 800639e:	e014      	b.n	80063ca <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063a0:	f7fd f964 	bl	800366c <HAL_GetTick>
 80063a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063a6:	e008      	b.n	80063ba <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063a8:	f7fd f960 	bl	800366c <HAL_GetTick>
 80063ac:	4602      	mov	r2, r0
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	2b64      	cmp	r3, #100	; 0x64
 80063b4:	d901      	bls.n	80063ba <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e20b      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063ba:	4b57      	ldr	r3, [pc, #348]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d1f0      	bne.n	80063a8 <HAL_RCC_OscConfig+0x104>
 80063c6:	e000      	b.n	80063ca <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f003 0302 	and.w	r3, r3, #2
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d06f      	beq.n	80064b6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80063d6:	4b50      	ldr	r3, [pc, #320]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	f003 030c 	and.w	r3, r3, #12
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d017      	beq.n	8006412 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80063e2:	4b4d      	ldr	r3, [pc, #308]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80063ea:	2b08      	cmp	r3, #8
 80063ec:	d105      	bne.n	80063fa <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80063ee:	4b4a      	ldr	r3, [pc, #296]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d00b      	beq.n	8006412 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063fa:	4b47      	ldr	r3, [pc, #284]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006402:	2b0c      	cmp	r3, #12
 8006404:	d11c      	bne.n	8006440 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006406:	4b44      	ldr	r3, [pc, #272]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d116      	bne.n	8006440 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006412:	4b41      	ldr	r3, [pc, #260]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f003 0302 	and.w	r3, r3, #2
 800641a:	2b00      	cmp	r3, #0
 800641c:	d005      	beq.n	800642a <HAL_RCC_OscConfig+0x186>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	2b01      	cmp	r3, #1
 8006424:	d001      	beq.n	800642a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e1d3      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800642a:	4b3b      	ldr	r3, [pc, #236]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	691b      	ldr	r3, [r3, #16]
 8006436:	00db      	lsls	r3, r3, #3
 8006438:	4937      	ldr	r1, [pc, #220]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 800643a:	4313      	orrs	r3, r2
 800643c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800643e:	e03a      	b.n	80064b6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68db      	ldr	r3, [r3, #12]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d020      	beq.n	800648a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006448:	4b34      	ldr	r3, [pc, #208]	; (800651c <HAL_RCC_OscConfig+0x278>)
 800644a:	2201      	movs	r2, #1
 800644c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800644e:	f7fd f90d 	bl	800366c <HAL_GetTick>
 8006452:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006454:	e008      	b.n	8006468 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006456:	f7fd f909 	bl	800366c <HAL_GetTick>
 800645a:	4602      	mov	r2, r0
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	2b02      	cmp	r3, #2
 8006462:	d901      	bls.n	8006468 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	e1b4      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006468:	4b2b      	ldr	r3, [pc, #172]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f003 0302 	and.w	r3, r3, #2
 8006470:	2b00      	cmp	r3, #0
 8006472:	d0f0      	beq.n	8006456 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006474:	4b28      	ldr	r3, [pc, #160]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	691b      	ldr	r3, [r3, #16]
 8006480:	00db      	lsls	r3, r3, #3
 8006482:	4925      	ldr	r1, [pc, #148]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 8006484:	4313      	orrs	r3, r2
 8006486:	600b      	str	r3, [r1, #0]
 8006488:	e015      	b.n	80064b6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800648a:	4b24      	ldr	r3, [pc, #144]	; (800651c <HAL_RCC_OscConfig+0x278>)
 800648c:	2200      	movs	r2, #0
 800648e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006490:	f7fd f8ec 	bl	800366c <HAL_GetTick>
 8006494:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006496:	e008      	b.n	80064aa <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006498:	f7fd f8e8 	bl	800366c <HAL_GetTick>
 800649c:	4602      	mov	r2, r0
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	1ad3      	subs	r3, r2, r3
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d901      	bls.n	80064aa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e193      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064aa:	4b1b      	ldr	r3, [pc, #108]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f003 0302 	and.w	r3, r3, #2
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d1f0      	bne.n	8006498 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f003 0308 	and.w	r3, r3, #8
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d036      	beq.n	8006530 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	695b      	ldr	r3, [r3, #20]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d016      	beq.n	80064f8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064ca:	4b15      	ldr	r3, [pc, #84]	; (8006520 <HAL_RCC_OscConfig+0x27c>)
 80064cc:	2201      	movs	r2, #1
 80064ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064d0:	f7fd f8cc 	bl	800366c <HAL_GetTick>
 80064d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064d6:	e008      	b.n	80064ea <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80064d8:	f7fd f8c8 	bl	800366c <HAL_GetTick>
 80064dc:	4602      	mov	r2, r0
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	2b02      	cmp	r3, #2
 80064e4:	d901      	bls.n	80064ea <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80064e6:	2303      	movs	r3, #3
 80064e8:	e173      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064ea:	4b0b      	ldr	r3, [pc, #44]	; (8006518 <HAL_RCC_OscConfig+0x274>)
 80064ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064ee:	f003 0302 	and.w	r3, r3, #2
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d0f0      	beq.n	80064d8 <HAL_RCC_OscConfig+0x234>
 80064f6:	e01b      	b.n	8006530 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064f8:	4b09      	ldr	r3, [pc, #36]	; (8006520 <HAL_RCC_OscConfig+0x27c>)
 80064fa:	2200      	movs	r2, #0
 80064fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064fe:	f7fd f8b5 	bl	800366c <HAL_GetTick>
 8006502:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006504:	e00e      	b.n	8006524 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006506:	f7fd f8b1 	bl	800366c <HAL_GetTick>
 800650a:	4602      	mov	r2, r0
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	1ad3      	subs	r3, r2, r3
 8006510:	2b02      	cmp	r3, #2
 8006512:	d907      	bls.n	8006524 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8006514:	2303      	movs	r3, #3
 8006516:	e15c      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
 8006518:	40023800 	.word	0x40023800
 800651c:	42470000 	.word	0x42470000
 8006520:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006524:	4b8a      	ldr	r3, [pc, #552]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 8006526:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006528:	f003 0302 	and.w	r3, r3, #2
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1ea      	bne.n	8006506 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f003 0304 	and.w	r3, r3, #4
 8006538:	2b00      	cmp	r3, #0
 800653a:	f000 8097 	beq.w	800666c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800653e:	2300      	movs	r3, #0
 8006540:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006542:	4b83      	ldr	r3, [pc, #524]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 8006544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800654a:	2b00      	cmp	r3, #0
 800654c:	d10f      	bne.n	800656e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800654e:	2300      	movs	r3, #0
 8006550:	60bb      	str	r3, [r7, #8]
 8006552:	4b7f      	ldr	r3, [pc, #508]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 8006554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006556:	4a7e      	ldr	r2, [pc, #504]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 8006558:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800655c:	6413      	str	r3, [r2, #64]	; 0x40
 800655e:	4b7c      	ldr	r3, [pc, #496]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 8006560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006566:	60bb      	str	r3, [r7, #8]
 8006568:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800656a:	2301      	movs	r3, #1
 800656c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800656e:	4b79      	ldr	r3, [pc, #484]	; (8006754 <HAL_RCC_OscConfig+0x4b0>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006576:	2b00      	cmp	r3, #0
 8006578:	d118      	bne.n	80065ac <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800657a:	4b76      	ldr	r3, [pc, #472]	; (8006754 <HAL_RCC_OscConfig+0x4b0>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a75      	ldr	r2, [pc, #468]	; (8006754 <HAL_RCC_OscConfig+0x4b0>)
 8006580:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006584:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006586:	f7fd f871 	bl	800366c <HAL_GetTick>
 800658a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800658c:	e008      	b.n	80065a0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800658e:	f7fd f86d 	bl	800366c <HAL_GetTick>
 8006592:	4602      	mov	r2, r0
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	1ad3      	subs	r3, r2, r3
 8006598:	2b02      	cmp	r3, #2
 800659a:	d901      	bls.n	80065a0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800659c:	2303      	movs	r3, #3
 800659e:	e118      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065a0:	4b6c      	ldr	r3, [pc, #432]	; (8006754 <HAL_RCC_OscConfig+0x4b0>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d0f0      	beq.n	800658e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d106      	bne.n	80065c2 <HAL_RCC_OscConfig+0x31e>
 80065b4:	4b66      	ldr	r3, [pc, #408]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 80065b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065b8:	4a65      	ldr	r2, [pc, #404]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 80065ba:	f043 0301 	orr.w	r3, r3, #1
 80065be:	6713      	str	r3, [r2, #112]	; 0x70
 80065c0:	e01c      	b.n	80065fc <HAL_RCC_OscConfig+0x358>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	2b05      	cmp	r3, #5
 80065c8:	d10c      	bne.n	80065e4 <HAL_RCC_OscConfig+0x340>
 80065ca:	4b61      	ldr	r3, [pc, #388]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 80065cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065ce:	4a60      	ldr	r2, [pc, #384]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 80065d0:	f043 0304 	orr.w	r3, r3, #4
 80065d4:	6713      	str	r3, [r2, #112]	; 0x70
 80065d6:	4b5e      	ldr	r3, [pc, #376]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 80065d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065da:	4a5d      	ldr	r2, [pc, #372]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 80065dc:	f043 0301 	orr.w	r3, r3, #1
 80065e0:	6713      	str	r3, [r2, #112]	; 0x70
 80065e2:	e00b      	b.n	80065fc <HAL_RCC_OscConfig+0x358>
 80065e4:	4b5a      	ldr	r3, [pc, #360]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 80065e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065e8:	4a59      	ldr	r2, [pc, #356]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 80065ea:	f023 0301 	bic.w	r3, r3, #1
 80065ee:	6713      	str	r3, [r2, #112]	; 0x70
 80065f0:	4b57      	ldr	r3, [pc, #348]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 80065f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065f4:	4a56      	ldr	r2, [pc, #344]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 80065f6:	f023 0304 	bic.w	r3, r3, #4
 80065fa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d015      	beq.n	8006630 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006604:	f7fd f832 	bl	800366c <HAL_GetTick>
 8006608:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800660a:	e00a      	b.n	8006622 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800660c:	f7fd f82e 	bl	800366c <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	f241 3288 	movw	r2, #5000	; 0x1388
 800661a:	4293      	cmp	r3, r2
 800661c:	d901      	bls.n	8006622 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800661e:	2303      	movs	r3, #3
 8006620:	e0d7      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006622:	4b4b      	ldr	r3, [pc, #300]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 8006624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006626:	f003 0302 	and.w	r3, r3, #2
 800662a:	2b00      	cmp	r3, #0
 800662c:	d0ee      	beq.n	800660c <HAL_RCC_OscConfig+0x368>
 800662e:	e014      	b.n	800665a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006630:	f7fd f81c 	bl	800366c <HAL_GetTick>
 8006634:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006636:	e00a      	b.n	800664e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006638:	f7fd f818 	bl	800366c <HAL_GetTick>
 800663c:	4602      	mov	r2, r0
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	1ad3      	subs	r3, r2, r3
 8006642:	f241 3288 	movw	r2, #5000	; 0x1388
 8006646:	4293      	cmp	r3, r2
 8006648:	d901      	bls.n	800664e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800664a:	2303      	movs	r3, #3
 800664c:	e0c1      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800664e:	4b40      	ldr	r3, [pc, #256]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 8006650:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006652:	f003 0302 	and.w	r3, r3, #2
 8006656:	2b00      	cmp	r3, #0
 8006658:	d1ee      	bne.n	8006638 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800665a:	7dfb      	ldrb	r3, [r7, #23]
 800665c:	2b01      	cmp	r3, #1
 800665e:	d105      	bne.n	800666c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006660:	4b3b      	ldr	r3, [pc, #236]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 8006662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006664:	4a3a      	ldr	r2, [pc, #232]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 8006666:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800666a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	699b      	ldr	r3, [r3, #24]
 8006670:	2b00      	cmp	r3, #0
 8006672:	f000 80ad 	beq.w	80067d0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006676:	4b36      	ldr	r3, [pc, #216]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 030c 	and.w	r3, r3, #12
 800667e:	2b08      	cmp	r3, #8
 8006680:	d060      	beq.n	8006744 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	699b      	ldr	r3, [r3, #24]
 8006686:	2b02      	cmp	r3, #2
 8006688:	d145      	bne.n	8006716 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800668a:	4b33      	ldr	r3, [pc, #204]	; (8006758 <HAL_RCC_OscConfig+0x4b4>)
 800668c:	2200      	movs	r2, #0
 800668e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006690:	f7fc ffec 	bl	800366c <HAL_GetTick>
 8006694:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006696:	e008      	b.n	80066aa <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006698:	f7fc ffe8 	bl	800366c <HAL_GetTick>
 800669c:	4602      	mov	r2, r0
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	1ad3      	subs	r3, r2, r3
 80066a2:	2b02      	cmp	r3, #2
 80066a4:	d901      	bls.n	80066aa <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e093      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066aa:	4b29      	ldr	r3, [pc, #164]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d1f0      	bne.n	8006698 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	69da      	ldr	r2, [r3, #28]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	431a      	orrs	r2, r3
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c4:	019b      	lsls	r3, r3, #6
 80066c6:	431a      	orrs	r2, r3
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066cc:	085b      	lsrs	r3, r3, #1
 80066ce:	3b01      	subs	r3, #1
 80066d0:	041b      	lsls	r3, r3, #16
 80066d2:	431a      	orrs	r2, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d8:	061b      	lsls	r3, r3, #24
 80066da:	431a      	orrs	r2, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e0:	071b      	lsls	r3, r3, #28
 80066e2:	491b      	ldr	r1, [pc, #108]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 80066e4:	4313      	orrs	r3, r2
 80066e6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80066e8:	4b1b      	ldr	r3, [pc, #108]	; (8006758 <HAL_RCC_OscConfig+0x4b4>)
 80066ea:	2201      	movs	r2, #1
 80066ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066ee:	f7fc ffbd 	bl	800366c <HAL_GetTick>
 80066f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066f4:	e008      	b.n	8006708 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066f6:	f7fc ffb9 	bl	800366c <HAL_GetTick>
 80066fa:	4602      	mov	r2, r0
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	1ad3      	subs	r3, r2, r3
 8006700:	2b02      	cmp	r3, #2
 8006702:	d901      	bls.n	8006708 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006704:	2303      	movs	r3, #3
 8006706:	e064      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006708:	4b11      	ldr	r3, [pc, #68]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006710:	2b00      	cmp	r3, #0
 8006712:	d0f0      	beq.n	80066f6 <HAL_RCC_OscConfig+0x452>
 8006714:	e05c      	b.n	80067d0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006716:	4b10      	ldr	r3, [pc, #64]	; (8006758 <HAL_RCC_OscConfig+0x4b4>)
 8006718:	2200      	movs	r2, #0
 800671a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800671c:	f7fc ffa6 	bl	800366c <HAL_GetTick>
 8006720:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006722:	e008      	b.n	8006736 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006724:	f7fc ffa2 	bl	800366c <HAL_GetTick>
 8006728:	4602      	mov	r2, r0
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	1ad3      	subs	r3, r2, r3
 800672e:	2b02      	cmp	r3, #2
 8006730:	d901      	bls.n	8006736 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e04d      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006736:	4b06      	ldr	r3, [pc, #24]	; (8006750 <HAL_RCC_OscConfig+0x4ac>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800673e:	2b00      	cmp	r3, #0
 8006740:	d1f0      	bne.n	8006724 <HAL_RCC_OscConfig+0x480>
 8006742:	e045      	b.n	80067d0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	699b      	ldr	r3, [r3, #24]
 8006748:	2b01      	cmp	r3, #1
 800674a:	d107      	bne.n	800675c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	e040      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
 8006750:	40023800 	.word	0x40023800
 8006754:	40007000 	.word	0x40007000
 8006758:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800675c:	4b1f      	ldr	r3, [pc, #124]	; (80067dc <HAL_RCC_OscConfig+0x538>)
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	699b      	ldr	r3, [r3, #24]
 8006766:	2b01      	cmp	r3, #1
 8006768:	d030      	beq.n	80067cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006774:	429a      	cmp	r2, r3
 8006776:	d129      	bne.n	80067cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006782:	429a      	cmp	r2, r3
 8006784:	d122      	bne.n	80067cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800678c:	4013      	ands	r3, r2
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006792:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006794:	4293      	cmp	r3, r2
 8006796:	d119      	bne.n	80067cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067a2:	085b      	lsrs	r3, r3, #1
 80067a4:	3b01      	subs	r3, #1
 80067a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d10f      	bne.n	80067cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d107      	bne.n	80067cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d001      	beq.n	80067d0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	e000      	b.n	80067d2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3718      	adds	r7, #24
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	40023800 	.word	0x40023800

080067e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b082      	sub	sp, #8
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d101      	bne.n	80067f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	e041      	b.n	8006876 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d106      	bne.n	800680c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f7fc fd30 	bl	800326c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2202      	movs	r2, #2
 8006810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	3304      	adds	r3, #4
 800681c:	4619      	mov	r1, r3
 800681e:	4610      	mov	r0, r2
 8006820:	f000 fea4 	bl	800756c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2201      	movs	r2, #1
 8006828:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2201      	movs	r2, #1
 8006830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2201      	movs	r2, #1
 8006838:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2201      	movs	r2, #1
 8006840:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2201      	movs	r2, #1
 8006848:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2201      	movs	r2, #1
 8006850:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2201      	movs	r2, #1
 8006858:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2201      	movs	r2, #1
 8006868:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3708      	adds	r7, #8
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
	...

08006880 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006880:	b480      	push	{r7}
 8006882:	b085      	sub	sp, #20
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800688e:	b2db      	uxtb	r3, r3
 8006890:	2b01      	cmp	r3, #1
 8006892:	d001      	beq.n	8006898 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	e04e      	b.n	8006936 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2202      	movs	r2, #2
 800689c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	68da      	ldr	r2, [r3, #12]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f042 0201 	orr.w	r2, r2, #1
 80068ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a23      	ldr	r2, [pc, #140]	; (8006944 <HAL_TIM_Base_Start_IT+0xc4>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d022      	beq.n	8006900 <HAL_TIM_Base_Start_IT+0x80>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068c2:	d01d      	beq.n	8006900 <HAL_TIM_Base_Start_IT+0x80>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a1f      	ldr	r2, [pc, #124]	; (8006948 <HAL_TIM_Base_Start_IT+0xc8>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d018      	beq.n	8006900 <HAL_TIM_Base_Start_IT+0x80>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4a1e      	ldr	r2, [pc, #120]	; (800694c <HAL_TIM_Base_Start_IT+0xcc>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d013      	beq.n	8006900 <HAL_TIM_Base_Start_IT+0x80>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a1c      	ldr	r2, [pc, #112]	; (8006950 <HAL_TIM_Base_Start_IT+0xd0>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d00e      	beq.n	8006900 <HAL_TIM_Base_Start_IT+0x80>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a1b      	ldr	r2, [pc, #108]	; (8006954 <HAL_TIM_Base_Start_IT+0xd4>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d009      	beq.n	8006900 <HAL_TIM_Base_Start_IT+0x80>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a19      	ldr	r2, [pc, #100]	; (8006958 <HAL_TIM_Base_Start_IT+0xd8>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d004      	beq.n	8006900 <HAL_TIM_Base_Start_IT+0x80>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a18      	ldr	r2, [pc, #96]	; (800695c <HAL_TIM_Base_Start_IT+0xdc>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d111      	bne.n	8006924 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	f003 0307 	and.w	r3, r3, #7
 800690a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2b06      	cmp	r3, #6
 8006910:	d010      	beq.n	8006934 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	681a      	ldr	r2, [r3, #0]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f042 0201 	orr.w	r2, r2, #1
 8006920:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006922:	e007      	b.n	8006934 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f042 0201 	orr.w	r2, r2, #1
 8006932:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006934:	2300      	movs	r3, #0
}
 8006936:	4618      	mov	r0, r3
 8006938:	3714      	adds	r7, #20
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr
 8006942:	bf00      	nop
 8006944:	40010000 	.word	0x40010000
 8006948:	40000400 	.word	0x40000400
 800694c:	40000800 	.word	0x40000800
 8006950:	40000c00 	.word	0x40000c00
 8006954:	40010400 	.word	0x40010400
 8006958:	40014000 	.word	0x40014000
 800695c:	40001800 	.word	0x40001800

08006960 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b082      	sub	sp, #8
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d101      	bne.n	8006972 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	e041      	b.n	80069f6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006978:	b2db      	uxtb	r3, r3
 800697a:	2b00      	cmp	r3, #0
 800697c:	d106      	bne.n	800698c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 f839 	bl	80069fe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2202      	movs	r2, #2
 8006990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	3304      	adds	r3, #4
 800699c:	4619      	mov	r1, r3
 800699e:	4610      	mov	r0, r2
 80069a0:	f000 fde4 	bl	800756c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2201      	movs	r2, #1
 80069a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2201      	movs	r2, #1
 80069c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2201      	movs	r2, #1
 80069d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2201      	movs	r2, #1
 80069f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069f4:	2300      	movs	r3, #0
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3708      	adds	r7, #8
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}

080069fe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80069fe:	b480      	push	{r7}
 8006a00:	b083      	sub	sp, #12
 8006a02:	af00      	add	r7, sp, #0
 8006a04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006a06:	bf00      	nop
 8006a08:	370c      	adds	r7, #12
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr

08006a12 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b082      	sub	sp, #8
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d101      	bne.n	8006a24 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	e041      	b.n	8006aa8 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d106      	bne.n	8006a3e <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f7fc fcb3 	bl	80033a4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2202      	movs	r2, #2
 8006a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	3304      	adds	r3, #4
 8006a4e:	4619      	mov	r1, r3
 8006a50:	4610      	mov	r0, r2
 8006a52:	f000 fd8b 	bl	800756c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2201      	movs	r2, #1
 8006a5a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2201      	movs	r2, #1
 8006a62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2201      	movs	r2, #1
 8006a72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2201      	movs	r2, #1
 8006a82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2201      	movs	r2, #1
 8006a8a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006aa6:	2300      	movs	r3, #0
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3708      	adds	r7, #8
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006aba:	2300      	movs	r3, #0
 8006abc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d104      	bne.n	8006ace <HAL_TIM_IC_Start_IT+0x1e>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	e013      	b.n	8006af6 <HAL_TIM_IC_Start_IT+0x46>
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	2b04      	cmp	r3, #4
 8006ad2:	d104      	bne.n	8006ade <HAL_TIM_IC_Start_IT+0x2e>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	e00b      	b.n	8006af6 <HAL_TIM_IC_Start_IT+0x46>
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	2b08      	cmp	r3, #8
 8006ae2:	d104      	bne.n	8006aee <HAL_TIM_IC_Start_IT+0x3e>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	e003      	b.n	8006af6 <HAL_TIM_IC_Start_IT+0x46>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d104      	bne.n	8006b08 <HAL_TIM_IC_Start_IT+0x58>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	e013      	b.n	8006b30 <HAL_TIM_IC_Start_IT+0x80>
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	2b04      	cmp	r3, #4
 8006b0c:	d104      	bne.n	8006b18 <HAL_TIM_IC_Start_IT+0x68>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	e00b      	b.n	8006b30 <HAL_TIM_IC_Start_IT+0x80>
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	2b08      	cmp	r3, #8
 8006b1c:	d104      	bne.n	8006b28 <HAL_TIM_IC_Start_IT+0x78>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	e003      	b.n	8006b30 <HAL_TIM_IC_Start_IT+0x80>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b32:	7bbb      	ldrb	r3, [r7, #14]
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d102      	bne.n	8006b3e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b38:	7b7b      	ldrb	r3, [r7, #13]
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d001      	beq.n	8006b42 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e0cc      	b.n	8006cdc <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d104      	bne.n	8006b52 <HAL_TIM_IC_Start_IT+0xa2>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2202      	movs	r2, #2
 8006b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b50:	e013      	b.n	8006b7a <HAL_TIM_IC_Start_IT+0xca>
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	2b04      	cmp	r3, #4
 8006b56:	d104      	bne.n	8006b62 <HAL_TIM_IC_Start_IT+0xb2>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2202      	movs	r2, #2
 8006b5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b60:	e00b      	b.n	8006b7a <HAL_TIM_IC_Start_IT+0xca>
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	2b08      	cmp	r3, #8
 8006b66:	d104      	bne.n	8006b72 <HAL_TIM_IC_Start_IT+0xc2>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2202      	movs	r2, #2
 8006b6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b70:	e003      	b.n	8006b7a <HAL_TIM_IC_Start_IT+0xca>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2202      	movs	r2, #2
 8006b76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d104      	bne.n	8006b8a <HAL_TIM_IC_Start_IT+0xda>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2202      	movs	r2, #2
 8006b84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b88:	e013      	b.n	8006bb2 <HAL_TIM_IC_Start_IT+0x102>
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	2b04      	cmp	r3, #4
 8006b8e:	d104      	bne.n	8006b9a <HAL_TIM_IC_Start_IT+0xea>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2202      	movs	r2, #2
 8006b94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b98:	e00b      	b.n	8006bb2 <HAL_TIM_IC_Start_IT+0x102>
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	2b08      	cmp	r3, #8
 8006b9e:	d104      	bne.n	8006baa <HAL_TIM_IC_Start_IT+0xfa>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2202      	movs	r2, #2
 8006ba4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ba8:	e003      	b.n	8006bb2 <HAL_TIM_IC_Start_IT+0x102>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2202      	movs	r2, #2
 8006bae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	2b0c      	cmp	r3, #12
 8006bb6:	d841      	bhi.n	8006c3c <HAL_TIM_IC_Start_IT+0x18c>
 8006bb8:	a201      	add	r2, pc, #4	; (adr r2, 8006bc0 <HAL_TIM_IC_Start_IT+0x110>)
 8006bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bbe:	bf00      	nop
 8006bc0:	08006bf5 	.word	0x08006bf5
 8006bc4:	08006c3d 	.word	0x08006c3d
 8006bc8:	08006c3d 	.word	0x08006c3d
 8006bcc:	08006c3d 	.word	0x08006c3d
 8006bd0:	08006c07 	.word	0x08006c07
 8006bd4:	08006c3d 	.word	0x08006c3d
 8006bd8:	08006c3d 	.word	0x08006c3d
 8006bdc:	08006c3d 	.word	0x08006c3d
 8006be0:	08006c19 	.word	0x08006c19
 8006be4:	08006c3d 	.word	0x08006c3d
 8006be8:	08006c3d 	.word	0x08006c3d
 8006bec:	08006c3d 	.word	0x08006c3d
 8006bf0:	08006c2b 	.word	0x08006c2b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	68da      	ldr	r2, [r3, #12]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f042 0202 	orr.w	r2, r2, #2
 8006c02:	60da      	str	r2, [r3, #12]
      break;
 8006c04:	e01d      	b.n	8006c42 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	68da      	ldr	r2, [r3, #12]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f042 0204 	orr.w	r2, r2, #4
 8006c14:	60da      	str	r2, [r3, #12]
      break;
 8006c16:	e014      	b.n	8006c42 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68da      	ldr	r2, [r3, #12]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f042 0208 	orr.w	r2, r2, #8
 8006c26:	60da      	str	r2, [r3, #12]
      break;
 8006c28:	e00b      	b.n	8006c42 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	68da      	ldr	r2, [r3, #12]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f042 0210 	orr.w	r2, r2, #16
 8006c38:	60da      	str	r2, [r3, #12]
      break;
 8006c3a:	e002      	b.n	8006c42 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	73fb      	strb	r3, [r7, #15]
      break;
 8006c40:	bf00      	nop
  }

  if (status == HAL_OK)
 8006c42:	7bfb      	ldrb	r3, [r7, #15]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d148      	bne.n	8006cda <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	6839      	ldr	r1, [r7, #0]
 8006c50:	4618      	mov	r0, r3
 8006c52:	f001 f89f 	bl	8007d94 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a22      	ldr	r2, [pc, #136]	; (8006ce4 <HAL_TIM_IC_Start_IT+0x234>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d022      	beq.n	8006ca6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c68:	d01d      	beq.n	8006ca6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a1e      	ldr	r2, [pc, #120]	; (8006ce8 <HAL_TIM_IC_Start_IT+0x238>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d018      	beq.n	8006ca6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a1c      	ldr	r2, [pc, #112]	; (8006cec <HAL_TIM_IC_Start_IT+0x23c>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d013      	beq.n	8006ca6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a1b      	ldr	r2, [pc, #108]	; (8006cf0 <HAL_TIM_IC_Start_IT+0x240>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d00e      	beq.n	8006ca6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a19      	ldr	r2, [pc, #100]	; (8006cf4 <HAL_TIM_IC_Start_IT+0x244>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d009      	beq.n	8006ca6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a18      	ldr	r2, [pc, #96]	; (8006cf8 <HAL_TIM_IC_Start_IT+0x248>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d004      	beq.n	8006ca6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a16      	ldr	r2, [pc, #88]	; (8006cfc <HAL_TIM_IC_Start_IT+0x24c>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d111      	bne.n	8006cca <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f003 0307 	and.w	r3, r3, #7
 8006cb0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	2b06      	cmp	r3, #6
 8006cb6:	d010      	beq.n	8006cda <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f042 0201 	orr.w	r2, r2, #1
 8006cc6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cc8:	e007      	b.n	8006cda <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f042 0201 	orr.w	r2, r2, #1
 8006cd8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	3710      	adds	r7, #16
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}
 8006ce4:	40010000 	.word	0x40010000
 8006ce8:	40000400 	.word	0x40000400
 8006cec:	40000800 	.word	0x40000800
 8006cf0:	40000c00 	.word	0x40000c00
 8006cf4:	40010400 	.word	0x40010400
 8006cf8:	40014000 	.word	0x40014000
 8006cfc:	40001800 	.word	0x40001800

08006d00 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b086      	sub	sp, #24
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d101      	bne.n	8006d14 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006d10:	2301      	movs	r3, #1
 8006d12:	e097      	b.n	8006e44 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d106      	bne.n	8006d2e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f7fc fac1 	bl	80032b0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2202      	movs	r2, #2
 8006d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	6812      	ldr	r2, [r2, #0]
 8006d40:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d44:	f023 0307 	bic.w	r3, r3, #7
 8006d48:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	3304      	adds	r3, #4
 8006d52:	4619      	mov	r1, r3
 8006d54:	4610      	mov	r0, r2
 8006d56:	f000 fc09 	bl	800756c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	699b      	ldr	r3, [r3, #24]
 8006d68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	6a1b      	ldr	r3, [r3, #32]
 8006d70:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	697a      	ldr	r2, [r7, #20]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d82:	f023 0303 	bic.w	r3, r3, #3
 8006d86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	689a      	ldr	r2, [r3, #8]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	699b      	ldr	r3, [r3, #24]
 8006d90:	021b      	lsls	r3, r3, #8
 8006d92:	4313      	orrs	r3, r2
 8006d94:	693a      	ldr	r2, [r7, #16]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006da0:	f023 030c 	bic.w	r3, r3, #12
 8006da4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006dac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006db0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	68da      	ldr	r2, [r3, #12]
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	69db      	ldr	r3, [r3, #28]
 8006dba:	021b      	lsls	r3, r3, #8
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	693a      	ldr	r2, [r7, #16]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	691b      	ldr	r3, [r3, #16]
 8006dc8:	011a      	lsls	r2, r3, #4
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	6a1b      	ldr	r3, [r3, #32]
 8006dce:	031b      	lsls	r3, r3, #12
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	693a      	ldr	r2, [r7, #16]
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006dde:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006de6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	685a      	ldr	r2, [r3, #4]
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	695b      	ldr	r3, [r3, #20]
 8006df0:	011b      	lsls	r3, r3, #4
 8006df2:	4313      	orrs	r3, r2
 8006df4:	68fa      	ldr	r2, [r7, #12]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	697a      	ldr	r2, [r7, #20]
 8006e00:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	693a      	ldr	r2, [r7, #16]
 8006e08:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	68fa      	ldr	r2, [r7, #12]
 8006e10:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2201      	movs	r2, #1
 8006e16:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2201      	movs	r2, #1
 8006e26:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2201      	movs	r2, #1
 8006e36:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e42:	2300      	movs	r3, #0
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3718      	adds	r7, #24
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}

08006e4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b082      	sub	sp, #8
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	f003 0302 	and.w	r3, r3, #2
 8006e5e:	2b02      	cmp	r3, #2
 8006e60:	d122      	bne.n	8006ea8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	f003 0302 	and.w	r3, r3, #2
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d11b      	bne.n	8006ea8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f06f 0202 	mvn.w	r2, #2
 8006e78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	699b      	ldr	r3, [r3, #24]
 8006e86:	f003 0303 	and.w	r3, r3, #3
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d003      	beq.n	8006e96 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f7fb fe02 	bl	8002a98 <HAL_TIM_IC_CaptureCallback>
 8006e94:	e005      	b.n	8006ea2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f000 fb4a 	bl	8007530 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f000 fb51 	bl	8007544 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	691b      	ldr	r3, [r3, #16]
 8006eae:	f003 0304 	and.w	r3, r3, #4
 8006eb2:	2b04      	cmp	r3, #4
 8006eb4:	d122      	bne.n	8006efc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	f003 0304 	and.w	r3, r3, #4
 8006ec0:	2b04      	cmp	r3, #4
 8006ec2:	d11b      	bne.n	8006efc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f06f 0204 	mvn.w	r2, #4
 8006ecc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2202      	movs	r2, #2
 8006ed2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	699b      	ldr	r3, [r3, #24]
 8006eda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d003      	beq.n	8006eea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f7fb fdd8 	bl	8002a98 <HAL_TIM_IC_CaptureCallback>
 8006ee8:	e005      	b.n	8006ef6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 fb20 	bl	8007530 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f000 fb27 	bl	8007544 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	691b      	ldr	r3, [r3, #16]
 8006f02:	f003 0308 	and.w	r3, r3, #8
 8006f06:	2b08      	cmp	r3, #8
 8006f08:	d122      	bne.n	8006f50 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	f003 0308 	and.w	r3, r3, #8
 8006f14:	2b08      	cmp	r3, #8
 8006f16:	d11b      	bne.n	8006f50 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f06f 0208 	mvn.w	r2, #8
 8006f20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2204      	movs	r2, #4
 8006f26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	69db      	ldr	r3, [r3, #28]
 8006f2e:	f003 0303 	and.w	r3, r3, #3
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d003      	beq.n	8006f3e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f7fb fdae 	bl	8002a98 <HAL_TIM_IC_CaptureCallback>
 8006f3c:	e005      	b.n	8006f4a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 faf6 	bl	8007530 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f000 fafd 	bl	8007544 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	f003 0310 	and.w	r3, r3, #16
 8006f5a:	2b10      	cmp	r3, #16
 8006f5c:	d122      	bne.n	8006fa4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	68db      	ldr	r3, [r3, #12]
 8006f64:	f003 0310 	and.w	r3, r3, #16
 8006f68:	2b10      	cmp	r3, #16
 8006f6a:	d11b      	bne.n	8006fa4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f06f 0210 	mvn.w	r2, #16
 8006f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2208      	movs	r2, #8
 8006f7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	69db      	ldr	r3, [r3, #28]
 8006f82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d003      	beq.n	8006f92 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f7fb fd84 	bl	8002a98 <HAL_TIM_IC_CaptureCallback>
 8006f90:	e005      	b.n	8006f9e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 facc 	bl	8007530 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 fad3 	bl	8007544 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	691b      	ldr	r3, [r3, #16]
 8006faa:	f003 0301 	and.w	r3, r3, #1
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d10e      	bne.n	8006fd0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	68db      	ldr	r3, [r3, #12]
 8006fb8:	f003 0301 	and.w	r3, r3, #1
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d107      	bne.n	8006fd0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f06f 0201 	mvn.w	r2, #1
 8006fc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f7fb fdf8 	bl	8002bc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	691b      	ldr	r3, [r3, #16]
 8006fd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fda:	2b80      	cmp	r3, #128	; 0x80
 8006fdc:	d10e      	bne.n	8006ffc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	68db      	ldr	r3, [r3, #12]
 8006fe4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fe8:	2b80      	cmp	r3, #128	; 0x80
 8006fea:	d107      	bne.n	8006ffc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006ff4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 ffca 	bl	8007f90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	691b      	ldr	r3, [r3, #16]
 8007002:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007006:	2b40      	cmp	r3, #64	; 0x40
 8007008:	d10e      	bne.n	8007028 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	68db      	ldr	r3, [r3, #12]
 8007010:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007014:	2b40      	cmp	r3, #64	; 0x40
 8007016:	d107      	bne.n	8007028 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f000 fa98 	bl	8007558 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	691b      	ldr	r3, [r3, #16]
 800702e:	f003 0320 	and.w	r3, r3, #32
 8007032:	2b20      	cmp	r3, #32
 8007034:	d10e      	bne.n	8007054 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	68db      	ldr	r3, [r3, #12]
 800703c:	f003 0320 	and.w	r3, r3, #32
 8007040:	2b20      	cmp	r3, #32
 8007042:	d107      	bne.n	8007054 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f06f 0220 	mvn.w	r2, #32
 800704c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 ff94 	bl	8007f7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007054:	bf00      	nop
 8007056:	3708      	adds	r7, #8
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}

0800705c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b086      	sub	sp, #24
 8007060:	af00      	add	r7, sp, #0
 8007062:	60f8      	str	r0, [r7, #12]
 8007064:	60b9      	str	r1, [r7, #8]
 8007066:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007068:	2300      	movs	r3, #0
 800706a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007072:	2b01      	cmp	r3, #1
 8007074:	d101      	bne.n	800707a <HAL_TIM_IC_ConfigChannel+0x1e>
 8007076:	2302      	movs	r3, #2
 8007078:	e088      	b.n	800718c <HAL_TIM_IC_ConfigChannel+0x130>
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2201      	movs	r2, #1
 800707e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d11b      	bne.n	80070c0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	6818      	ldr	r0, [r3, #0]
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	6819      	ldr	r1, [r3, #0]
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	685a      	ldr	r2, [r3, #4]
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	68db      	ldr	r3, [r3, #12]
 8007098:	f000 fcb8 	bl	8007a0c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	699a      	ldr	r2, [r3, #24]
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f022 020c 	bic.w	r2, r2, #12
 80070aa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	6999      	ldr	r1, [r3, #24]
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	689a      	ldr	r2, [r3, #8]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	430a      	orrs	r2, r1
 80070bc:	619a      	str	r2, [r3, #24]
 80070be:	e060      	b.n	8007182 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2b04      	cmp	r3, #4
 80070c4:	d11c      	bne.n	8007100 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6818      	ldr	r0, [r3, #0]
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	6819      	ldr	r1, [r3, #0]
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	685a      	ldr	r2, [r3, #4]
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	f000 fd3c 	bl	8007b52 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	699a      	ldr	r2, [r3, #24]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80070e8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	6999      	ldr	r1, [r3, #24]
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	021a      	lsls	r2, r3, #8
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	430a      	orrs	r2, r1
 80070fc:	619a      	str	r2, [r3, #24]
 80070fe:	e040      	b.n	8007182 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2b08      	cmp	r3, #8
 8007104:	d11b      	bne.n	800713e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	6818      	ldr	r0, [r3, #0]
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	6819      	ldr	r1, [r3, #0]
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	685a      	ldr	r2, [r3, #4]
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	f000 fd89 	bl	8007c2c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	69da      	ldr	r2, [r3, #28]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f022 020c 	bic.w	r2, r2, #12
 8007128:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	69d9      	ldr	r1, [r3, #28]
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	689a      	ldr	r2, [r3, #8]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	430a      	orrs	r2, r1
 800713a:	61da      	str	r2, [r3, #28]
 800713c:	e021      	b.n	8007182 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2b0c      	cmp	r3, #12
 8007142:	d11c      	bne.n	800717e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	6818      	ldr	r0, [r3, #0]
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	6819      	ldr	r1, [r3, #0]
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	685a      	ldr	r2, [r3, #4]
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	68db      	ldr	r3, [r3, #12]
 8007154:	f000 fda6 	bl	8007ca4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	69da      	ldr	r2, [r3, #28]
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007166:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	69d9      	ldr	r1, [r3, #28]
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	021a      	lsls	r2, r3, #8
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	430a      	orrs	r2, r1
 800717a:	61da      	str	r2, [r3, #28]
 800717c:	e001      	b.n	8007182 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2200      	movs	r2, #0
 8007186:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800718a:	7dfb      	ldrb	r3, [r7, #23]
}
 800718c:	4618      	mov	r0, r3
 800718e:	3718      	adds	r7, #24
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}

08007194 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b086      	sub	sp, #24
 8007198:	af00      	add	r7, sp, #0
 800719a:	60f8      	str	r0, [r7, #12]
 800719c:	60b9      	str	r1, [r7, #8]
 800719e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071a0:	2300      	movs	r3, #0
 80071a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	d101      	bne.n	80071b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80071ae:	2302      	movs	r3, #2
 80071b0:	e0ae      	b.n	8007310 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2201      	movs	r2, #1
 80071b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2b0c      	cmp	r3, #12
 80071be:	f200 809f 	bhi.w	8007300 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80071c2:	a201      	add	r2, pc, #4	; (adr r2, 80071c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80071c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c8:	080071fd 	.word	0x080071fd
 80071cc:	08007301 	.word	0x08007301
 80071d0:	08007301 	.word	0x08007301
 80071d4:	08007301 	.word	0x08007301
 80071d8:	0800723d 	.word	0x0800723d
 80071dc:	08007301 	.word	0x08007301
 80071e0:	08007301 	.word	0x08007301
 80071e4:	08007301 	.word	0x08007301
 80071e8:	0800727f 	.word	0x0800727f
 80071ec:	08007301 	.word	0x08007301
 80071f0:	08007301 	.word	0x08007301
 80071f4:	08007301 	.word	0x08007301
 80071f8:	080072bf 	.word	0x080072bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68b9      	ldr	r1, [r7, #8]
 8007202:	4618      	mov	r0, r3
 8007204:	f000 fa52 	bl	80076ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	699a      	ldr	r2, [r3, #24]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f042 0208 	orr.w	r2, r2, #8
 8007216:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	699a      	ldr	r2, [r3, #24]
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f022 0204 	bic.w	r2, r2, #4
 8007226:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	6999      	ldr	r1, [r3, #24]
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	691a      	ldr	r2, [r3, #16]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	430a      	orrs	r2, r1
 8007238:	619a      	str	r2, [r3, #24]
      break;
 800723a:	e064      	b.n	8007306 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	68b9      	ldr	r1, [r7, #8]
 8007242:	4618      	mov	r0, r3
 8007244:	f000 faa2 	bl	800778c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	699a      	ldr	r2, [r3, #24]
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007256:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	699a      	ldr	r2, [r3, #24]
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007266:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	6999      	ldr	r1, [r3, #24]
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	021a      	lsls	r2, r3, #8
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	430a      	orrs	r2, r1
 800727a:	619a      	str	r2, [r3, #24]
      break;
 800727c:	e043      	b.n	8007306 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	68b9      	ldr	r1, [r7, #8]
 8007284:	4618      	mov	r0, r3
 8007286:	f000 faf7 	bl	8007878 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	69da      	ldr	r2, [r3, #28]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f042 0208 	orr.w	r2, r2, #8
 8007298:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	69da      	ldr	r2, [r3, #28]
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f022 0204 	bic.w	r2, r2, #4
 80072a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	69d9      	ldr	r1, [r3, #28]
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	691a      	ldr	r2, [r3, #16]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	430a      	orrs	r2, r1
 80072ba:	61da      	str	r2, [r3, #28]
      break;
 80072bc:	e023      	b.n	8007306 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	68b9      	ldr	r1, [r7, #8]
 80072c4:	4618      	mov	r0, r3
 80072c6:	f000 fb4b 	bl	8007960 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	69da      	ldr	r2, [r3, #28]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80072d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	69da      	ldr	r2, [r3, #28]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	69d9      	ldr	r1, [r3, #28]
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	021a      	lsls	r2, r3, #8
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	430a      	orrs	r2, r1
 80072fc:	61da      	str	r2, [r3, #28]
      break;
 80072fe:	e002      	b.n	8007306 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	75fb      	strb	r3, [r7, #23]
      break;
 8007304:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2200      	movs	r2, #0
 800730a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800730e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007310:	4618      	mov	r0, r3
 8007312:	3718      	adds	r7, #24
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}

08007318 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b084      	sub	sp, #16
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007322:	2300      	movs	r3, #0
 8007324:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800732c:	2b01      	cmp	r3, #1
 800732e:	d101      	bne.n	8007334 <HAL_TIM_ConfigClockSource+0x1c>
 8007330:	2302      	movs	r3, #2
 8007332:	e0b4      	b.n	800749e <HAL_TIM_ConfigClockSource+0x186>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2201      	movs	r2, #1
 8007338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2202      	movs	r2, #2
 8007340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007352:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800735a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	68ba      	ldr	r2, [r7, #8]
 8007362:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800736c:	d03e      	beq.n	80073ec <HAL_TIM_ConfigClockSource+0xd4>
 800736e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007372:	f200 8087 	bhi.w	8007484 <HAL_TIM_ConfigClockSource+0x16c>
 8007376:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800737a:	f000 8086 	beq.w	800748a <HAL_TIM_ConfigClockSource+0x172>
 800737e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007382:	d87f      	bhi.n	8007484 <HAL_TIM_ConfigClockSource+0x16c>
 8007384:	2b70      	cmp	r3, #112	; 0x70
 8007386:	d01a      	beq.n	80073be <HAL_TIM_ConfigClockSource+0xa6>
 8007388:	2b70      	cmp	r3, #112	; 0x70
 800738a:	d87b      	bhi.n	8007484 <HAL_TIM_ConfigClockSource+0x16c>
 800738c:	2b60      	cmp	r3, #96	; 0x60
 800738e:	d050      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x11a>
 8007390:	2b60      	cmp	r3, #96	; 0x60
 8007392:	d877      	bhi.n	8007484 <HAL_TIM_ConfigClockSource+0x16c>
 8007394:	2b50      	cmp	r3, #80	; 0x50
 8007396:	d03c      	beq.n	8007412 <HAL_TIM_ConfigClockSource+0xfa>
 8007398:	2b50      	cmp	r3, #80	; 0x50
 800739a:	d873      	bhi.n	8007484 <HAL_TIM_ConfigClockSource+0x16c>
 800739c:	2b40      	cmp	r3, #64	; 0x40
 800739e:	d058      	beq.n	8007452 <HAL_TIM_ConfigClockSource+0x13a>
 80073a0:	2b40      	cmp	r3, #64	; 0x40
 80073a2:	d86f      	bhi.n	8007484 <HAL_TIM_ConfigClockSource+0x16c>
 80073a4:	2b30      	cmp	r3, #48	; 0x30
 80073a6:	d064      	beq.n	8007472 <HAL_TIM_ConfigClockSource+0x15a>
 80073a8:	2b30      	cmp	r3, #48	; 0x30
 80073aa:	d86b      	bhi.n	8007484 <HAL_TIM_ConfigClockSource+0x16c>
 80073ac:	2b20      	cmp	r3, #32
 80073ae:	d060      	beq.n	8007472 <HAL_TIM_ConfigClockSource+0x15a>
 80073b0:	2b20      	cmp	r3, #32
 80073b2:	d867      	bhi.n	8007484 <HAL_TIM_ConfigClockSource+0x16c>
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d05c      	beq.n	8007472 <HAL_TIM_ConfigClockSource+0x15a>
 80073b8:	2b10      	cmp	r3, #16
 80073ba:	d05a      	beq.n	8007472 <HAL_TIM_ConfigClockSource+0x15a>
 80073bc:	e062      	b.n	8007484 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6818      	ldr	r0, [r3, #0]
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	6899      	ldr	r1, [r3, #8]
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	685a      	ldr	r2, [r3, #4]
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	f000 fcc1 	bl	8007d54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80073e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	68ba      	ldr	r2, [r7, #8]
 80073e8:	609a      	str	r2, [r3, #8]
      break;
 80073ea:	e04f      	b.n	800748c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6818      	ldr	r0, [r3, #0]
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	6899      	ldr	r1, [r3, #8]
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	685a      	ldr	r2, [r3, #4]
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	f000 fcaa 	bl	8007d54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	689a      	ldr	r2, [r3, #8]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800740e:	609a      	str	r2, [r3, #8]
      break;
 8007410:	e03c      	b.n	800748c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6818      	ldr	r0, [r3, #0]
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	6859      	ldr	r1, [r3, #4]
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	461a      	mov	r2, r3
 8007420:	f000 fb68 	bl	8007af4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2150      	movs	r1, #80	; 0x50
 800742a:	4618      	mov	r0, r3
 800742c:	f000 fc77 	bl	8007d1e <TIM_ITRx_SetConfig>
      break;
 8007430:	e02c      	b.n	800748c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6818      	ldr	r0, [r3, #0]
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	6859      	ldr	r1, [r3, #4]
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	68db      	ldr	r3, [r3, #12]
 800743e:	461a      	mov	r2, r3
 8007440:	f000 fbc4 	bl	8007bcc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	2160      	movs	r1, #96	; 0x60
 800744a:	4618      	mov	r0, r3
 800744c:	f000 fc67 	bl	8007d1e <TIM_ITRx_SetConfig>
      break;
 8007450:	e01c      	b.n	800748c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6818      	ldr	r0, [r3, #0]
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	6859      	ldr	r1, [r3, #4]
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	461a      	mov	r2, r3
 8007460:	f000 fb48 	bl	8007af4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	2140      	movs	r1, #64	; 0x40
 800746a:	4618      	mov	r0, r3
 800746c:	f000 fc57 	bl	8007d1e <TIM_ITRx_SetConfig>
      break;
 8007470:	e00c      	b.n	800748c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4619      	mov	r1, r3
 800747c:	4610      	mov	r0, r2
 800747e:	f000 fc4e 	bl	8007d1e <TIM_ITRx_SetConfig>
      break;
 8007482:	e003      	b.n	800748c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	73fb      	strb	r3, [r7, #15]
      break;
 8007488:	e000      	b.n	800748c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800748a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2201      	movs	r2, #1
 8007490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800749c:	7bfb      	ldrb	r3, [r7, #15]
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3710      	adds	r7, #16
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}
	...

080074a8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b085      	sub	sp, #20
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80074b2:	2300      	movs	r3, #0
 80074b4:	60fb      	str	r3, [r7, #12]
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	2b0c      	cmp	r3, #12
 80074ba:	d831      	bhi.n	8007520 <HAL_TIM_ReadCapturedValue+0x78>
 80074bc:	a201      	add	r2, pc, #4	; (adr r2, 80074c4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80074be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074c2:	bf00      	nop
 80074c4:	080074f9 	.word	0x080074f9
 80074c8:	08007521 	.word	0x08007521
 80074cc:	08007521 	.word	0x08007521
 80074d0:	08007521 	.word	0x08007521
 80074d4:	08007503 	.word	0x08007503
 80074d8:	08007521 	.word	0x08007521
 80074dc:	08007521 	.word	0x08007521
 80074e0:	08007521 	.word	0x08007521
 80074e4:	0800750d 	.word	0x0800750d
 80074e8:	08007521 	.word	0x08007521
 80074ec:	08007521 	.word	0x08007521
 80074f0:	08007521 	.word	0x08007521
 80074f4:	08007517 	.word	0x08007517
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074fe:	60fb      	str	r3, [r7, #12]

      break;
 8007500:	e00f      	b.n	8007522 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007508:	60fb      	str	r3, [r7, #12]

      break;
 800750a:	e00a      	b.n	8007522 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007512:	60fb      	str	r3, [r7, #12]

      break;
 8007514:	e005      	b.n	8007522 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800751c:	60fb      	str	r3, [r7, #12]

      break;
 800751e:	e000      	b.n	8007522 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007520:	bf00      	nop
  }

  return tmpreg;
 8007522:	68fb      	ldr	r3, [r7, #12]
}
 8007524:	4618      	mov	r0, r3
 8007526:	3714      	adds	r7, #20
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007538:	bf00      	nop
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007544:	b480      	push	{r7}
 8007546:	b083      	sub	sp, #12
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800754c:	bf00      	nop
 800754e:	370c      	adds	r7, #12
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007560:	bf00      	nop
 8007562:	370c      	adds	r7, #12
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr

0800756c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800756c:	b480      	push	{r7}
 800756e:	b085      	sub	sp, #20
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	4a40      	ldr	r2, [pc, #256]	; (8007680 <TIM_Base_SetConfig+0x114>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d013      	beq.n	80075ac <TIM_Base_SetConfig+0x40>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800758a:	d00f      	beq.n	80075ac <TIM_Base_SetConfig+0x40>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	4a3d      	ldr	r2, [pc, #244]	; (8007684 <TIM_Base_SetConfig+0x118>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d00b      	beq.n	80075ac <TIM_Base_SetConfig+0x40>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	4a3c      	ldr	r2, [pc, #240]	; (8007688 <TIM_Base_SetConfig+0x11c>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d007      	beq.n	80075ac <TIM_Base_SetConfig+0x40>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	4a3b      	ldr	r2, [pc, #236]	; (800768c <TIM_Base_SetConfig+0x120>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d003      	beq.n	80075ac <TIM_Base_SetConfig+0x40>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	4a3a      	ldr	r2, [pc, #232]	; (8007690 <TIM_Base_SetConfig+0x124>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d108      	bne.n	80075be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	68fa      	ldr	r2, [r7, #12]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	4a2f      	ldr	r2, [pc, #188]	; (8007680 <TIM_Base_SetConfig+0x114>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d02b      	beq.n	800761e <TIM_Base_SetConfig+0xb2>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075cc:	d027      	beq.n	800761e <TIM_Base_SetConfig+0xb2>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	4a2c      	ldr	r2, [pc, #176]	; (8007684 <TIM_Base_SetConfig+0x118>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d023      	beq.n	800761e <TIM_Base_SetConfig+0xb2>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	4a2b      	ldr	r2, [pc, #172]	; (8007688 <TIM_Base_SetConfig+0x11c>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d01f      	beq.n	800761e <TIM_Base_SetConfig+0xb2>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	4a2a      	ldr	r2, [pc, #168]	; (800768c <TIM_Base_SetConfig+0x120>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d01b      	beq.n	800761e <TIM_Base_SetConfig+0xb2>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	4a29      	ldr	r2, [pc, #164]	; (8007690 <TIM_Base_SetConfig+0x124>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d017      	beq.n	800761e <TIM_Base_SetConfig+0xb2>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	4a28      	ldr	r2, [pc, #160]	; (8007694 <TIM_Base_SetConfig+0x128>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d013      	beq.n	800761e <TIM_Base_SetConfig+0xb2>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	4a27      	ldr	r2, [pc, #156]	; (8007698 <TIM_Base_SetConfig+0x12c>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d00f      	beq.n	800761e <TIM_Base_SetConfig+0xb2>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	4a26      	ldr	r2, [pc, #152]	; (800769c <TIM_Base_SetConfig+0x130>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d00b      	beq.n	800761e <TIM_Base_SetConfig+0xb2>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4a25      	ldr	r2, [pc, #148]	; (80076a0 <TIM_Base_SetConfig+0x134>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d007      	beq.n	800761e <TIM_Base_SetConfig+0xb2>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a24      	ldr	r2, [pc, #144]	; (80076a4 <TIM_Base_SetConfig+0x138>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d003      	beq.n	800761e <TIM_Base_SetConfig+0xb2>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	4a23      	ldr	r2, [pc, #140]	; (80076a8 <TIM_Base_SetConfig+0x13c>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d108      	bne.n	8007630 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007624:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	68fa      	ldr	r2, [r7, #12]
 800762c:	4313      	orrs	r3, r2
 800762e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	695b      	ldr	r3, [r3, #20]
 800763a:	4313      	orrs	r3, r2
 800763c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	68fa      	ldr	r2, [r7, #12]
 8007642:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	689a      	ldr	r2, [r3, #8]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	4a0a      	ldr	r2, [pc, #40]	; (8007680 <TIM_Base_SetConfig+0x114>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d003      	beq.n	8007664 <TIM_Base_SetConfig+0xf8>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4a0c      	ldr	r2, [pc, #48]	; (8007690 <TIM_Base_SetConfig+0x124>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d103      	bne.n	800766c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	691a      	ldr	r2, [r3, #16]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2201      	movs	r2, #1
 8007670:	615a      	str	r2, [r3, #20]
}
 8007672:	bf00      	nop
 8007674:	3714      	adds	r7, #20
 8007676:	46bd      	mov	sp, r7
 8007678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767c:	4770      	bx	lr
 800767e:	bf00      	nop
 8007680:	40010000 	.word	0x40010000
 8007684:	40000400 	.word	0x40000400
 8007688:	40000800 	.word	0x40000800
 800768c:	40000c00 	.word	0x40000c00
 8007690:	40010400 	.word	0x40010400
 8007694:	40014000 	.word	0x40014000
 8007698:	40014400 	.word	0x40014400
 800769c:	40014800 	.word	0x40014800
 80076a0:	40001800 	.word	0x40001800
 80076a4:	40001c00 	.word	0x40001c00
 80076a8:	40002000 	.word	0x40002000

080076ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b087      	sub	sp, #28
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6a1b      	ldr	r3, [r3, #32]
 80076ba:	f023 0201 	bic.w	r2, r3, #1
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6a1b      	ldr	r3, [r3, #32]
 80076c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	699b      	ldr	r3, [r3, #24]
 80076d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f023 0303 	bic.w	r3, r3, #3
 80076e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	68fa      	ldr	r2, [r7, #12]
 80076ea:	4313      	orrs	r3, r2
 80076ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	f023 0302 	bic.w	r3, r3, #2
 80076f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	697a      	ldr	r2, [r7, #20]
 80076fc:	4313      	orrs	r3, r2
 80076fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	4a20      	ldr	r2, [pc, #128]	; (8007784 <TIM_OC1_SetConfig+0xd8>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d003      	beq.n	8007710 <TIM_OC1_SetConfig+0x64>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	4a1f      	ldr	r2, [pc, #124]	; (8007788 <TIM_OC1_SetConfig+0xdc>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d10c      	bne.n	800772a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	f023 0308 	bic.w	r3, r3, #8
 8007716:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	68db      	ldr	r3, [r3, #12]
 800771c:	697a      	ldr	r2, [r7, #20]
 800771e:	4313      	orrs	r3, r2
 8007720:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	f023 0304 	bic.w	r3, r3, #4
 8007728:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4a15      	ldr	r2, [pc, #84]	; (8007784 <TIM_OC1_SetConfig+0xd8>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d003      	beq.n	800773a <TIM_OC1_SetConfig+0x8e>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	4a14      	ldr	r2, [pc, #80]	; (8007788 <TIM_OC1_SetConfig+0xdc>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d111      	bne.n	800775e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007740:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007748:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	695b      	ldr	r3, [r3, #20]
 800774e:	693a      	ldr	r2, [r7, #16]
 8007750:	4313      	orrs	r3, r2
 8007752:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	699b      	ldr	r3, [r3, #24]
 8007758:	693a      	ldr	r2, [r7, #16]
 800775a:	4313      	orrs	r3, r2
 800775c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	693a      	ldr	r2, [r7, #16]
 8007762:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	68fa      	ldr	r2, [r7, #12]
 8007768:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	685a      	ldr	r2, [r3, #4]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	697a      	ldr	r2, [r7, #20]
 8007776:	621a      	str	r2, [r3, #32]
}
 8007778:	bf00      	nop
 800777a:	371c      	adds	r7, #28
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr
 8007784:	40010000 	.word	0x40010000
 8007788:	40010400 	.word	0x40010400

0800778c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800778c:	b480      	push	{r7}
 800778e:	b087      	sub	sp, #28
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6a1b      	ldr	r3, [r3, #32]
 800779a:	f023 0210 	bic.w	r2, r3, #16
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a1b      	ldr	r3, [r3, #32]
 80077a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	699b      	ldr	r3, [r3, #24]
 80077b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	021b      	lsls	r3, r3, #8
 80077ca:	68fa      	ldr	r2, [r7, #12]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	f023 0320 	bic.w	r3, r3, #32
 80077d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	011b      	lsls	r3, r3, #4
 80077de:	697a      	ldr	r2, [r7, #20]
 80077e0:	4313      	orrs	r3, r2
 80077e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	4a22      	ldr	r2, [pc, #136]	; (8007870 <TIM_OC2_SetConfig+0xe4>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d003      	beq.n	80077f4 <TIM_OC2_SetConfig+0x68>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	4a21      	ldr	r2, [pc, #132]	; (8007874 <TIM_OC2_SetConfig+0xe8>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d10d      	bne.n	8007810 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	68db      	ldr	r3, [r3, #12]
 8007800:	011b      	lsls	r3, r3, #4
 8007802:	697a      	ldr	r2, [r7, #20]
 8007804:	4313      	orrs	r3, r2
 8007806:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800780e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4a17      	ldr	r2, [pc, #92]	; (8007870 <TIM_OC2_SetConfig+0xe4>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d003      	beq.n	8007820 <TIM_OC2_SetConfig+0x94>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	4a16      	ldr	r2, [pc, #88]	; (8007874 <TIM_OC2_SetConfig+0xe8>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d113      	bne.n	8007848 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007826:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800782e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	695b      	ldr	r3, [r3, #20]
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	693a      	ldr	r2, [r7, #16]
 8007838:	4313      	orrs	r3, r2
 800783a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	699b      	ldr	r3, [r3, #24]
 8007840:	009b      	lsls	r3, r3, #2
 8007842:	693a      	ldr	r2, [r7, #16]
 8007844:	4313      	orrs	r3, r2
 8007846:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	693a      	ldr	r2, [r7, #16]
 800784c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	68fa      	ldr	r2, [r7, #12]
 8007852:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	685a      	ldr	r2, [r3, #4]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	697a      	ldr	r2, [r7, #20]
 8007860:	621a      	str	r2, [r3, #32]
}
 8007862:	bf00      	nop
 8007864:	371c      	adds	r7, #28
 8007866:	46bd      	mov	sp, r7
 8007868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786c:	4770      	bx	lr
 800786e:	bf00      	nop
 8007870:	40010000 	.word	0x40010000
 8007874:	40010400 	.word	0x40010400

08007878 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007878:	b480      	push	{r7}
 800787a:	b087      	sub	sp, #28
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6a1b      	ldr	r3, [r3, #32]
 8007886:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6a1b      	ldr	r3, [r3, #32]
 8007892:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	69db      	ldr	r3, [r3, #28]
 800789e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f023 0303 	bic.w	r3, r3, #3
 80078ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80078c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	021b      	lsls	r3, r3, #8
 80078c8:	697a      	ldr	r2, [r7, #20]
 80078ca:	4313      	orrs	r3, r2
 80078cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	4a21      	ldr	r2, [pc, #132]	; (8007958 <TIM_OC3_SetConfig+0xe0>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d003      	beq.n	80078de <TIM_OC3_SetConfig+0x66>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	4a20      	ldr	r2, [pc, #128]	; (800795c <TIM_OC3_SetConfig+0xe4>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d10d      	bne.n	80078fa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80078e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	68db      	ldr	r3, [r3, #12]
 80078ea:	021b      	lsls	r3, r3, #8
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	4313      	orrs	r3, r2
 80078f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80078f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	4a16      	ldr	r2, [pc, #88]	; (8007958 <TIM_OC3_SetConfig+0xe0>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d003      	beq.n	800790a <TIM_OC3_SetConfig+0x92>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4a15      	ldr	r2, [pc, #84]	; (800795c <TIM_OC3_SetConfig+0xe4>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d113      	bne.n	8007932 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007910:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007918:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	695b      	ldr	r3, [r3, #20]
 800791e:	011b      	lsls	r3, r3, #4
 8007920:	693a      	ldr	r2, [r7, #16]
 8007922:	4313      	orrs	r3, r2
 8007924:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	699b      	ldr	r3, [r3, #24]
 800792a:	011b      	lsls	r3, r3, #4
 800792c:	693a      	ldr	r2, [r7, #16]
 800792e:	4313      	orrs	r3, r2
 8007930:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	693a      	ldr	r2, [r7, #16]
 8007936:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	68fa      	ldr	r2, [r7, #12]
 800793c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	685a      	ldr	r2, [r3, #4]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	697a      	ldr	r2, [r7, #20]
 800794a:	621a      	str	r2, [r3, #32]
}
 800794c:	bf00      	nop
 800794e:	371c      	adds	r7, #28
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr
 8007958:	40010000 	.word	0x40010000
 800795c:	40010400 	.word	0x40010400

08007960 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007960:	b480      	push	{r7}
 8007962:	b087      	sub	sp, #28
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6a1b      	ldr	r3, [r3, #32]
 800796e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6a1b      	ldr	r3, [r3, #32]
 800797a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	69db      	ldr	r3, [r3, #28]
 8007986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800798e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007996:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	021b      	lsls	r3, r3, #8
 800799e:	68fa      	ldr	r2, [r7, #12]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80079aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	031b      	lsls	r3, r3, #12
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	4a12      	ldr	r2, [pc, #72]	; (8007a04 <TIM_OC4_SetConfig+0xa4>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d003      	beq.n	80079c8 <TIM_OC4_SetConfig+0x68>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	4a11      	ldr	r2, [pc, #68]	; (8007a08 <TIM_OC4_SetConfig+0xa8>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d109      	bne.n	80079dc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80079ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	695b      	ldr	r3, [r3, #20]
 80079d4:	019b      	lsls	r3, r3, #6
 80079d6:	697a      	ldr	r2, [r7, #20]
 80079d8:	4313      	orrs	r3, r2
 80079da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	697a      	ldr	r2, [r7, #20]
 80079e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	68fa      	ldr	r2, [r7, #12]
 80079e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	685a      	ldr	r2, [r3, #4]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	693a      	ldr	r2, [r7, #16]
 80079f4:	621a      	str	r2, [r3, #32]
}
 80079f6:	bf00      	nop
 80079f8:	371c      	adds	r7, #28
 80079fa:	46bd      	mov	sp, r7
 80079fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a00:	4770      	bx	lr
 8007a02:	bf00      	nop
 8007a04:	40010000 	.word	0x40010000
 8007a08:	40010400 	.word	0x40010400

08007a0c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b087      	sub	sp, #28
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	607a      	str	r2, [r7, #4]
 8007a18:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	6a1b      	ldr	r3, [r3, #32]
 8007a1e:	f023 0201 	bic.w	r2, r3, #1
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	699b      	ldr	r3, [r3, #24]
 8007a2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	6a1b      	ldr	r3, [r3, #32]
 8007a30:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	4a28      	ldr	r2, [pc, #160]	; (8007ad8 <TIM_TI1_SetConfig+0xcc>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d01b      	beq.n	8007a72 <TIM_TI1_SetConfig+0x66>
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a40:	d017      	beq.n	8007a72 <TIM_TI1_SetConfig+0x66>
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	4a25      	ldr	r2, [pc, #148]	; (8007adc <TIM_TI1_SetConfig+0xd0>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d013      	beq.n	8007a72 <TIM_TI1_SetConfig+0x66>
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	4a24      	ldr	r2, [pc, #144]	; (8007ae0 <TIM_TI1_SetConfig+0xd4>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d00f      	beq.n	8007a72 <TIM_TI1_SetConfig+0x66>
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	4a23      	ldr	r2, [pc, #140]	; (8007ae4 <TIM_TI1_SetConfig+0xd8>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d00b      	beq.n	8007a72 <TIM_TI1_SetConfig+0x66>
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	4a22      	ldr	r2, [pc, #136]	; (8007ae8 <TIM_TI1_SetConfig+0xdc>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d007      	beq.n	8007a72 <TIM_TI1_SetConfig+0x66>
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	4a21      	ldr	r2, [pc, #132]	; (8007aec <TIM_TI1_SetConfig+0xe0>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d003      	beq.n	8007a72 <TIM_TI1_SetConfig+0x66>
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	4a20      	ldr	r2, [pc, #128]	; (8007af0 <TIM_TI1_SetConfig+0xe4>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d101      	bne.n	8007a76 <TIM_TI1_SetConfig+0x6a>
 8007a72:	2301      	movs	r3, #1
 8007a74:	e000      	b.n	8007a78 <TIM_TI1_SetConfig+0x6c>
 8007a76:	2300      	movs	r3, #0
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d008      	beq.n	8007a8e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	f023 0303 	bic.w	r3, r3, #3
 8007a82:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007a84:	697a      	ldr	r2, [r7, #20]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	617b      	str	r3, [r7, #20]
 8007a8c:	e003      	b.n	8007a96 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	f043 0301 	orr.w	r3, r3, #1
 8007a94:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a9c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	011b      	lsls	r3, r3, #4
 8007aa2:	b2db      	uxtb	r3, r3
 8007aa4:	697a      	ldr	r2, [r7, #20]
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	f023 030a 	bic.w	r3, r3, #10
 8007ab0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	f003 030a 	and.w	r3, r3, #10
 8007ab8:	693a      	ldr	r2, [r7, #16]
 8007aba:	4313      	orrs	r3, r2
 8007abc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	697a      	ldr	r2, [r7, #20]
 8007ac2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	693a      	ldr	r2, [r7, #16]
 8007ac8:	621a      	str	r2, [r3, #32]
}
 8007aca:	bf00      	nop
 8007acc:	371c      	adds	r7, #28
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad4:	4770      	bx	lr
 8007ad6:	bf00      	nop
 8007ad8:	40010000 	.word	0x40010000
 8007adc:	40000400 	.word	0x40000400
 8007ae0:	40000800 	.word	0x40000800
 8007ae4:	40000c00 	.word	0x40000c00
 8007ae8:	40010400 	.word	0x40010400
 8007aec:	40014000 	.word	0x40014000
 8007af0:	40001800 	.word	0x40001800

08007af4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b087      	sub	sp, #28
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	60f8      	str	r0, [r7, #12]
 8007afc:	60b9      	str	r1, [r7, #8]
 8007afe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6a1b      	ldr	r3, [r3, #32]
 8007b04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	6a1b      	ldr	r3, [r3, #32]
 8007b0a:	f023 0201 	bic.w	r2, r3, #1
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	699b      	ldr	r3, [r3, #24]
 8007b16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007b1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	011b      	lsls	r3, r3, #4
 8007b24:	693a      	ldr	r2, [r7, #16]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	f023 030a 	bic.w	r3, r3, #10
 8007b30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b32:	697a      	ldr	r2, [r7, #20]
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	693a      	ldr	r2, [r7, #16]
 8007b3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	697a      	ldr	r2, [r7, #20]
 8007b44:	621a      	str	r2, [r3, #32]
}
 8007b46:	bf00      	nop
 8007b48:	371c      	adds	r7, #28
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr

08007b52 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b52:	b480      	push	{r7}
 8007b54:	b087      	sub	sp, #28
 8007b56:	af00      	add	r7, sp, #0
 8007b58:	60f8      	str	r0, [r7, #12]
 8007b5a:	60b9      	str	r1, [r7, #8]
 8007b5c:	607a      	str	r2, [r7, #4]
 8007b5e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	6a1b      	ldr	r3, [r3, #32]
 8007b64:	f023 0210 	bic.w	r2, r3, #16
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	699b      	ldr	r3, [r3, #24]
 8007b70:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	6a1b      	ldr	r3, [r3, #32]
 8007b76:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b7e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	021b      	lsls	r3, r3, #8
 8007b84:	697a      	ldr	r2, [r7, #20]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007b90:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	031b      	lsls	r3, r3, #12
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	697a      	ldr	r2, [r7, #20]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007ba4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	011b      	lsls	r3, r3, #4
 8007baa:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007bae:	693a      	ldr	r2, [r7, #16]
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	697a      	ldr	r2, [r7, #20]
 8007bb8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	693a      	ldr	r2, [r7, #16]
 8007bbe:	621a      	str	r2, [r3, #32]
}
 8007bc0:	bf00      	nop
 8007bc2:	371c      	adds	r7, #28
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr

08007bcc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b087      	sub	sp, #28
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	60f8      	str	r0, [r7, #12]
 8007bd4:	60b9      	str	r1, [r7, #8]
 8007bd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	6a1b      	ldr	r3, [r3, #32]
 8007bdc:	f023 0210 	bic.w	r2, r3, #16
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	699b      	ldr	r3, [r3, #24]
 8007be8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	6a1b      	ldr	r3, [r3, #32]
 8007bee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007bf6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	031b      	lsls	r3, r3, #12
 8007bfc:	697a      	ldr	r2, [r7, #20]
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007c08:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	011b      	lsls	r3, r3, #4
 8007c0e:	693a      	ldr	r2, [r7, #16]
 8007c10:	4313      	orrs	r3, r2
 8007c12:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	697a      	ldr	r2, [r7, #20]
 8007c18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	693a      	ldr	r2, [r7, #16]
 8007c1e:	621a      	str	r2, [r3, #32]
}
 8007c20:	bf00      	nop
 8007c22:	371c      	adds	r7, #28
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr

08007c2c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b087      	sub	sp, #28
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	60f8      	str	r0, [r7, #12]
 8007c34:	60b9      	str	r1, [r7, #8]
 8007c36:	607a      	str	r2, [r7, #4]
 8007c38:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	6a1b      	ldr	r3, [r3, #32]
 8007c3e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	69db      	ldr	r3, [r3, #28]
 8007c4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	6a1b      	ldr	r3, [r3, #32]
 8007c50:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	f023 0303 	bic.w	r3, r3, #3
 8007c58:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007c5a:	697a      	ldr	r2, [r7, #20]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c68:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	011b      	lsls	r3, r3, #4
 8007c6e:	b2db      	uxtb	r3, r3
 8007c70:	697a      	ldr	r2, [r7, #20]
 8007c72:	4313      	orrs	r3, r2
 8007c74:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007c7c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	021b      	lsls	r3, r3, #8
 8007c82:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007c86:	693a      	ldr	r2, [r7, #16]
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	697a      	ldr	r2, [r7, #20]
 8007c90:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	693a      	ldr	r2, [r7, #16]
 8007c96:	621a      	str	r2, [r3, #32]
}
 8007c98:	bf00      	nop
 8007c9a:	371c      	adds	r7, #28
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr

08007ca4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b087      	sub	sp, #28
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	60f8      	str	r0, [r7, #12]
 8007cac:	60b9      	str	r1, [r7, #8]
 8007cae:	607a      	str	r2, [r7, #4]
 8007cb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	6a1b      	ldr	r3, [r3, #32]
 8007cb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	69db      	ldr	r3, [r3, #28]
 8007cc2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6a1b      	ldr	r3, [r3, #32]
 8007cc8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cd0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	021b      	lsls	r3, r3, #8
 8007cd6:	697a      	ldr	r2, [r7, #20]
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ce2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	031b      	lsls	r3, r3, #12
 8007ce8:	b29b      	uxth	r3, r3
 8007cea:	697a      	ldr	r2, [r7, #20]
 8007cec:	4313      	orrs	r3, r2
 8007cee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007cf0:	693b      	ldr	r3, [r7, #16]
 8007cf2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007cf6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	031b      	lsls	r3, r3, #12
 8007cfc:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007d00:	693a      	ldr	r2, [r7, #16]
 8007d02:	4313      	orrs	r3, r2
 8007d04:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	697a      	ldr	r2, [r7, #20]
 8007d0a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	693a      	ldr	r2, [r7, #16]
 8007d10:	621a      	str	r2, [r3, #32]
}
 8007d12:	bf00      	nop
 8007d14:	371c      	adds	r7, #28
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr

08007d1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d1e:	b480      	push	{r7}
 8007d20:	b085      	sub	sp, #20
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	6078      	str	r0, [r7, #4]
 8007d26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d36:	683a      	ldr	r2, [r7, #0]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	f043 0307 	orr.w	r3, r3, #7
 8007d40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	68fa      	ldr	r2, [r7, #12]
 8007d46:	609a      	str	r2, [r3, #8]
}
 8007d48:	bf00      	nop
 8007d4a:	3714      	adds	r7, #20
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d52:	4770      	bx	lr

08007d54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b087      	sub	sp, #28
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	60f8      	str	r0, [r7, #12]
 8007d5c:	60b9      	str	r1, [r7, #8]
 8007d5e:	607a      	str	r2, [r7, #4]
 8007d60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	689b      	ldr	r3, [r3, #8]
 8007d66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	021a      	lsls	r2, r3, #8
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	431a      	orrs	r2, r3
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	697a      	ldr	r2, [r7, #20]
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	697a      	ldr	r2, [r7, #20]
 8007d86:	609a      	str	r2, [r3, #8]
}
 8007d88:	bf00      	nop
 8007d8a:	371c      	adds	r7, #28
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr

08007d94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b087      	sub	sp, #28
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	60f8      	str	r0, [r7, #12]
 8007d9c:	60b9      	str	r1, [r7, #8]
 8007d9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	f003 031f 	and.w	r3, r3, #31
 8007da6:	2201      	movs	r2, #1
 8007da8:	fa02 f303 	lsl.w	r3, r2, r3
 8007dac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	6a1a      	ldr	r2, [r3, #32]
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	43db      	mvns	r3, r3
 8007db6:	401a      	ands	r2, r3
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	6a1a      	ldr	r2, [r3, #32]
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	f003 031f 	and.w	r3, r3, #31
 8007dc6:	6879      	ldr	r1, [r7, #4]
 8007dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8007dcc:	431a      	orrs	r2, r3
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	621a      	str	r2, [r3, #32]
}
 8007dd2:	bf00      	nop
 8007dd4:	371c      	adds	r7, #28
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr
	...

08007de0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b085      	sub	sp, #20
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d101      	bne.n	8007df8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007df4:	2302      	movs	r3, #2
 8007df6:	e05a      	b.n	8007eae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2202      	movs	r2, #2
 8007e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a21      	ldr	r2, [pc, #132]	; (8007ebc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d022      	beq.n	8007e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e44:	d01d      	beq.n	8007e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a1d      	ldr	r2, [pc, #116]	; (8007ec0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d018      	beq.n	8007e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a1b      	ldr	r2, [pc, #108]	; (8007ec4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d013      	beq.n	8007e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a1a      	ldr	r2, [pc, #104]	; (8007ec8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d00e      	beq.n	8007e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a18      	ldr	r2, [pc, #96]	; (8007ecc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d009      	beq.n	8007e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a17      	ldr	r2, [pc, #92]	; (8007ed0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d004      	beq.n	8007e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a15      	ldr	r2, [pc, #84]	; (8007ed4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d10c      	bne.n	8007e9c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	68ba      	ldr	r2, [r7, #8]
 8007e90:	4313      	orrs	r3, r2
 8007e92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68ba      	ldr	r2, [r7, #8]
 8007e9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3714      	adds	r7, #20
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr
 8007eba:	bf00      	nop
 8007ebc:	40010000 	.word	0x40010000
 8007ec0:	40000400 	.word	0x40000400
 8007ec4:	40000800 	.word	0x40000800
 8007ec8:	40000c00 	.word	0x40000c00
 8007ecc:	40010400 	.word	0x40010400
 8007ed0:	40014000 	.word	0x40014000
 8007ed4:	40001800 	.word	0x40001800

08007ed8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b085      	sub	sp, #20
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
 8007ee0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007eec:	2b01      	cmp	r3, #1
 8007eee:	d101      	bne.n	8007ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007ef0:	2302      	movs	r3, #2
 8007ef2:	e03d      	b.n	8007f70 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	68db      	ldr	r3, [r3, #12]
 8007f06:	4313      	orrs	r3, r2
 8007f08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	4313      	orrs	r3, r2
 8007f16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	4313      	orrs	r3, r2
 8007f24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4313      	orrs	r3, r2
 8007f32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	691b      	ldr	r3, [r3, #16]
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	695b      	ldr	r3, [r3, #20]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	69db      	ldr	r3, [r3, #28]
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68fa      	ldr	r2, [r7, #12]
 8007f64:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f6e:	2300      	movs	r3, #0
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	3714      	adds	r7, #20
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr

08007f7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f84:	bf00      	nop
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr

08007f90 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b083      	sub	sp, #12
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f98:	bf00      	nop
 8007f9a:	370c      	adds	r7, #12
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr

08007fa4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b082      	sub	sp, #8
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d101      	bne.n	8007fb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	e03f      	b.n	8008036 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fbc:	b2db      	uxtb	r3, r3
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d106      	bne.n	8007fd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f7fb fa9e 	bl	800350c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2224      	movs	r2, #36	; 0x24
 8007fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	68da      	ldr	r2, [r3, #12]
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007fe6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f000 fd7b 	bl	8008ae4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	691a      	ldr	r2, [r3, #16]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007ffc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	695a      	ldr	r2, [r3, #20]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800800c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68da      	ldr	r2, [r3, #12]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800801c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2200      	movs	r2, #0
 8008022:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2220      	movs	r2, #32
 8008028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2220      	movs	r2, #32
 8008030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008034:	2300      	movs	r3, #0
}
 8008036:	4618      	mov	r0, r3
 8008038:	3708      	adds	r7, #8
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}

0800803e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800803e:	b580      	push	{r7, lr}
 8008040:	b08a      	sub	sp, #40	; 0x28
 8008042:	af02      	add	r7, sp, #8
 8008044:	60f8      	str	r0, [r7, #12]
 8008046:	60b9      	str	r1, [r7, #8]
 8008048:	603b      	str	r3, [r7, #0]
 800804a:	4613      	mov	r3, r2
 800804c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800804e:	2300      	movs	r3, #0
 8008050:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008058:	b2db      	uxtb	r3, r3
 800805a:	2b20      	cmp	r3, #32
 800805c:	d17c      	bne.n	8008158 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d002      	beq.n	800806a <HAL_UART_Transmit+0x2c>
 8008064:	88fb      	ldrh	r3, [r7, #6]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d101      	bne.n	800806e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800806a:	2301      	movs	r3, #1
 800806c:	e075      	b.n	800815a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008074:	2b01      	cmp	r3, #1
 8008076:	d101      	bne.n	800807c <HAL_UART_Transmit+0x3e>
 8008078:	2302      	movs	r3, #2
 800807a:	e06e      	b.n	800815a <HAL_UART_Transmit+0x11c>
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2200      	movs	r2, #0
 8008088:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2221      	movs	r2, #33	; 0x21
 800808e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008092:	f7fb faeb 	bl	800366c <HAL_GetTick>
 8008096:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	88fa      	ldrh	r2, [r7, #6]
 800809c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	88fa      	ldrh	r2, [r7, #6]
 80080a2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080ac:	d108      	bne.n	80080c0 <HAL_UART_Transmit+0x82>
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	691b      	ldr	r3, [r3, #16]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d104      	bne.n	80080c0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80080b6:	2300      	movs	r3, #0
 80080b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	61bb      	str	r3, [r7, #24]
 80080be:	e003      	b.n	80080c8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80080c4:	2300      	movs	r3, #0
 80080c6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2200      	movs	r2, #0
 80080cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80080d0:	e02a      	b.n	8008128 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	9300      	str	r3, [sp, #0]
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	2200      	movs	r2, #0
 80080da:	2180      	movs	r1, #128	; 0x80
 80080dc:	68f8      	ldr	r0, [r7, #12]
 80080de:	f000 faf9 	bl	80086d4 <UART_WaitOnFlagUntilTimeout>
 80080e2:	4603      	mov	r3, r0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d001      	beq.n	80080ec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80080e8:	2303      	movs	r3, #3
 80080ea:	e036      	b.n	800815a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d10b      	bne.n	800810a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80080f2:	69bb      	ldr	r3, [r7, #24]
 80080f4:	881b      	ldrh	r3, [r3, #0]
 80080f6:	461a      	mov	r2, r3
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008100:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008102:	69bb      	ldr	r3, [r7, #24]
 8008104:	3302      	adds	r3, #2
 8008106:	61bb      	str	r3, [r7, #24]
 8008108:	e007      	b.n	800811a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	781a      	ldrb	r2, [r3, #0]
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	3301      	adds	r3, #1
 8008118:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800811e:	b29b      	uxth	r3, r3
 8008120:	3b01      	subs	r3, #1
 8008122:	b29a      	uxth	r2, r3
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800812c:	b29b      	uxth	r3, r3
 800812e:	2b00      	cmp	r3, #0
 8008130:	d1cf      	bne.n	80080d2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	9300      	str	r3, [sp, #0]
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	2200      	movs	r2, #0
 800813a:	2140      	movs	r1, #64	; 0x40
 800813c:	68f8      	ldr	r0, [r7, #12]
 800813e:	f000 fac9 	bl	80086d4 <UART_WaitOnFlagUntilTimeout>
 8008142:	4603      	mov	r3, r0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d001      	beq.n	800814c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008148:	2303      	movs	r3, #3
 800814a:	e006      	b.n	800815a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2220      	movs	r2, #32
 8008150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008154:	2300      	movs	r3, #0
 8008156:	e000      	b.n	800815a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008158:	2302      	movs	r3, #2
  }
}
 800815a:	4618      	mov	r0, r3
 800815c:	3720      	adds	r7, #32
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
	...

08008164 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b0ba      	sub	sp, #232	; 0xe8
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	68db      	ldr	r3, [r3, #12]
 800817c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	695b      	ldr	r3, [r3, #20]
 8008186:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800818a:	2300      	movs	r3, #0
 800818c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008190:	2300      	movs	r3, #0
 8008192:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008196:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800819a:	f003 030f 	and.w	r3, r3, #15
 800819e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80081a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d10f      	bne.n	80081ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081ae:	f003 0320 	and.w	r3, r3, #32
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d009      	beq.n	80081ca <HAL_UART_IRQHandler+0x66>
 80081b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081ba:	f003 0320 	and.w	r3, r3, #32
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d003      	beq.n	80081ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f000 fbd3 	bl	800896e <UART_Receive_IT>
      return;
 80081c8:	e256      	b.n	8008678 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80081ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	f000 80de 	beq.w	8008390 <HAL_UART_IRQHandler+0x22c>
 80081d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80081d8:	f003 0301 	and.w	r3, r3, #1
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d106      	bne.n	80081ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80081e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081e4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	f000 80d1 	beq.w	8008390 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80081ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081f2:	f003 0301 	and.w	r3, r3, #1
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d00b      	beq.n	8008212 <HAL_UART_IRQHandler+0xae>
 80081fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008202:	2b00      	cmp	r3, #0
 8008204:	d005      	beq.n	8008212 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800820a:	f043 0201 	orr.w	r2, r3, #1
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008216:	f003 0304 	and.w	r3, r3, #4
 800821a:	2b00      	cmp	r3, #0
 800821c:	d00b      	beq.n	8008236 <HAL_UART_IRQHandler+0xd2>
 800821e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008222:	f003 0301 	and.w	r3, r3, #1
 8008226:	2b00      	cmp	r3, #0
 8008228:	d005      	beq.n	8008236 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800822e:	f043 0202 	orr.w	r2, r3, #2
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800823a:	f003 0302 	and.w	r3, r3, #2
 800823e:	2b00      	cmp	r3, #0
 8008240:	d00b      	beq.n	800825a <HAL_UART_IRQHandler+0xf6>
 8008242:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008246:	f003 0301 	and.w	r3, r3, #1
 800824a:	2b00      	cmp	r3, #0
 800824c:	d005      	beq.n	800825a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008252:	f043 0204 	orr.w	r2, r3, #4
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800825a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800825e:	f003 0308 	and.w	r3, r3, #8
 8008262:	2b00      	cmp	r3, #0
 8008264:	d011      	beq.n	800828a <HAL_UART_IRQHandler+0x126>
 8008266:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800826a:	f003 0320 	and.w	r3, r3, #32
 800826e:	2b00      	cmp	r3, #0
 8008270:	d105      	bne.n	800827e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008272:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008276:	f003 0301 	and.w	r3, r3, #1
 800827a:	2b00      	cmp	r3, #0
 800827c:	d005      	beq.n	800828a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008282:	f043 0208 	orr.w	r2, r3, #8
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800828e:	2b00      	cmp	r3, #0
 8008290:	f000 81ed 	beq.w	800866e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008294:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008298:	f003 0320 	and.w	r3, r3, #32
 800829c:	2b00      	cmp	r3, #0
 800829e:	d008      	beq.n	80082b2 <HAL_UART_IRQHandler+0x14e>
 80082a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082a4:	f003 0320 	and.w	r3, r3, #32
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d002      	beq.n	80082b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f000 fb5e 	bl	800896e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	695b      	ldr	r3, [r3, #20]
 80082b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082bc:	2b40      	cmp	r3, #64	; 0x40
 80082be:	bf0c      	ite	eq
 80082c0:	2301      	moveq	r3, #1
 80082c2:	2300      	movne	r3, #0
 80082c4:	b2db      	uxtb	r3, r3
 80082c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ce:	f003 0308 	and.w	r3, r3, #8
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d103      	bne.n	80082de <HAL_UART_IRQHandler+0x17a>
 80082d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d04f      	beq.n	800837e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 fa66 	bl	80087b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	695b      	ldr	r3, [r3, #20]
 80082ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ee:	2b40      	cmp	r3, #64	; 0x40
 80082f0:	d141      	bne.n	8008376 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	3314      	adds	r3, #20
 80082f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008300:	e853 3f00 	ldrex	r3, [r3]
 8008304:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008308:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800830c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008310:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	3314      	adds	r3, #20
 800831a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800831e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008322:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008326:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800832a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800832e:	e841 2300 	strex	r3, r2, [r1]
 8008332:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008336:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d1d9      	bne.n	80082f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008342:	2b00      	cmp	r3, #0
 8008344:	d013      	beq.n	800836e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800834a:	4a7d      	ldr	r2, [pc, #500]	; (8008540 <HAL_UART_IRQHandler+0x3dc>)
 800834c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008352:	4618      	mov	r0, r3
 8008354:	f7fc f8c0 	bl	80044d8 <HAL_DMA_Abort_IT>
 8008358:	4603      	mov	r3, r0
 800835a:	2b00      	cmp	r3, #0
 800835c:	d016      	beq.n	800838c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008362:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008368:	4610      	mov	r0, r2
 800836a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800836c:	e00e      	b.n	800838c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f000 f99a 	bl	80086a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008374:	e00a      	b.n	800838c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f000 f996 	bl	80086a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800837c:	e006      	b.n	800838c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f000 f992 	bl	80086a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800838a:	e170      	b.n	800866e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800838c:	bf00      	nop
    return;
 800838e:	e16e      	b.n	800866e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008394:	2b01      	cmp	r3, #1
 8008396:	f040 814a 	bne.w	800862e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800839a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800839e:	f003 0310 	and.w	r3, r3, #16
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	f000 8143 	beq.w	800862e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80083a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083ac:	f003 0310 	and.w	r3, r3, #16
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	f000 813c 	beq.w	800862e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80083b6:	2300      	movs	r3, #0
 80083b8:	60bb      	str	r3, [r7, #8]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	60bb      	str	r3, [r7, #8]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	60bb      	str	r3, [r7, #8]
 80083ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	695b      	ldr	r3, [r3, #20]
 80083d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083d6:	2b40      	cmp	r3, #64	; 0x40
 80083d8:	f040 80b4 	bne.w	8008544 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80083e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	f000 8140 	beq.w	8008672 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80083f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80083fa:	429a      	cmp	r2, r3
 80083fc:	f080 8139 	bcs.w	8008672 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008406:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800840c:	69db      	ldr	r3, [r3, #28]
 800840e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008412:	f000 8088 	beq.w	8008526 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	330c      	adds	r3, #12
 800841c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008420:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008424:	e853 3f00 	ldrex	r3, [r3]
 8008428:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800842c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008430:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008434:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	330c      	adds	r3, #12
 800843e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008442:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008446:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800844a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800844e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008452:	e841 2300 	strex	r3, r2, [r1]
 8008456:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800845a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800845e:	2b00      	cmp	r3, #0
 8008460:	d1d9      	bne.n	8008416 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	3314      	adds	r3, #20
 8008468:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800846c:	e853 3f00 	ldrex	r3, [r3]
 8008470:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008472:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008474:	f023 0301 	bic.w	r3, r3, #1
 8008478:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	3314      	adds	r3, #20
 8008482:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008486:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800848a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800848c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800848e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008492:	e841 2300 	strex	r3, r2, [r1]
 8008496:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008498:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800849a:	2b00      	cmp	r3, #0
 800849c:	d1e1      	bne.n	8008462 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	3314      	adds	r3, #20
 80084a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80084a8:	e853 3f00 	ldrex	r3, [r3]
 80084ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80084ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80084b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	3314      	adds	r3, #20
 80084be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80084c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80084c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80084c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80084ca:	e841 2300 	strex	r3, r2, [r1]
 80084ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80084d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d1e3      	bne.n	800849e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2220      	movs	r2, #32
 80084da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2200      	movs	r2, #0
 80084e2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	330c      	adds	r3, #12
 80084ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084ee:	e853 3f00 	ldrex	r3, [r3]
 80084f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80084f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084f6:	f023 0310 	bic.w	r3, r3, #16
 80084fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	330c      	adds	r3, #12
 8008504:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008508:	65ba      	str	r2, [r7, #88]	; 0x58
 800850a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800850c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800850e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008510:	e841 2300 	strex	r3, r2, [r1]
 8008514:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008516:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008518:	2b00      	cmp	r3, #0
 800851a:	d1e3      	bne.n	80084e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008520:	4618      	mov	r0, r3
 8008522:	f7fb ff69 	bl	80043f8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800852e:	b29b      	uxth	r3, r3
 8008530:	1ad3      	subs	r3, r2, r3
 8008532:	b29b      	uxth	r3, r3
 8008534:	4619      	mov	r1, r3
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f000 f8c0 	bl	80086bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800853c:	e099      	b.n	8008672 <HAL_UART_IRQHandler+0x50e>
 800853e:	bf00      	nop
 8008540:	08008877 	.word	0x08008877
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800854c:	b29b      	uxth	r3, r3
 800854e:	1ad3      	subs	r3, r2, r3
 8008550:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008558:	b29b      	uxth	r3, r3
 800855a:	2b00      	cmp	r3, #0
 800855c:	f000 808b 	beq.w	8008676 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008560:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008564:	2b00      	cmp	r3, #0
 8008566:	f000 8086 	beq.w	8008676 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	330c      	adds	r3, #12
 8008570:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008574:	e853 3f00 	ldrex	r3, [r3]
 8008578:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800857a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800857c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008580:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	330c      	adds	r3, #12
 800858a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800858e:	647a      	str	r2, [r7, #68]	; 0x44
 8008590:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008592:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008594:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008596:	e841 2300 	strex	r3, r2, [r1]
 800859a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800859c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d1e3      	bne.n	800856a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	3314      	adds	r3, #20
 80085a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ac:	e853 3f00 	ldrex	r3, [r3]
 80085b0:	623b      	str	r3, [r7, #32]
   return(result);
 80085b2:	6a3b      	ldr	r3, [r7, #32]
 80085b4:	f023 0301 	bic.w	r3, r3, #1
 80085b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	3314      	adds	r3, #20
 80085c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80085c6:	633a      	str	r2, [r7, #48]	; 0x30
 80085c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80085cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085ce:	e841 2300 	strex	r3, r2, [r1]
 80085d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80085d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d1e3      	bne.n	80085a2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2220      	movs	r2, #32
 80085de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2200      	movs	r2, #0
 80085e6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	330c      	adds	r3, #12
 80085ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	e853 3f00 	ldrex	r3, [r3]
 80085f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f023 0310 	bic.w	r3, r3, #16
 80085fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	330c      	adds	r3, #12
 8008608:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800860c:	61fa      	str	r2, [r7, #28]
 800860e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008610:	69b9      	ldr	r1, [r7, #24]
 8008612:	69fa      	ldr	r2, [r7, #28]
 8008614:	e841 2300 	strex	r3, r2, [r1]
 8008618:	617b      	str	r3, [r7, #20]
   return(result);
 800861a:	697b      	ldr	r3, [r7, #20]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d1e3      	bne.n	80085e8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008620:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008624:	4619      	mov	r1, r3
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f000 f848 	bl	80086bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800862c:	e023      	b.n	8008676 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800862e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008636:	2b00      	cmp	r3, #0
 8008638:	d009      	beq.n	800864e <HAL_UART_IRQHandler+0x4ea>
 800863a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800863e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008642:	2b00      	cmp	r3, #0
 8008644:	d003      	beq.n	800864e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 f929 	bl	800889e <UART_Transmit_IT>
    return;
 800864c:	e014      	b.n	8008678 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800864e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008656:	2b00      	cmp	r3, #0
 8008658:	d00e      	beq.n	8008678 <HAL_UART_IRQHandler+0x514>
 800865a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800865e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008662:	2b00      	cmp	r3, #0
 8008664:	d008      	beq.n	8008678 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 f969 	bl	800893e <UART_EndTransmit_IT>
    return;
 800866c:	e004      	b.n	8008678 <HAL_UART_IRQHandler+0x514>
    return;
 800866e:	bf00      	nop
 8008670:	e002      	b.n	8008678 <HAL_UART_IRQHandler+0x514>
      return;
 8008672:	bf00      	nop
 8008674:	e000      	b.n	8008678 <HAL_UART_IRQHandler+0x514>
      return;
 8008676:	bf00      	nop
  }
}
 8008678:	37e8      	adds	r7, #232	; 0xe8
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop

08008680 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008680:	b480      	push	{r7}
 8008682:	b083      	sub	sp, #12
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008688:	bf00      	nop
 800868a:	370c      	adds	r7, #12
 800868c:	46bd      	mov	sp, r7
 800868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008692:	4770      	bx	lr

08008694 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008694:	b480      	push	{r7}
 8008696:	b083      	sub	sp, #12
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800869c:	bf00      	nop
 800869e:	370c      	adds	r7, #12
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr

080086a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b083      	sub	sp, #12
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80086b0:	bf00      	nop
 80086b2:	370c      	adds	r7, #12
 80086b4:	46bd      	mov	sp, r7
 80086b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ba:	4770      	bx	lr

080086bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80086bc:	b480      	push	{r7}
 80086be:	b083      	sub	sp, #12
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
 80086c4:	460b      	mov	r3, r1
 80086c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80086c8:	bf00      	nop
 80086ca:	370c      	adds	r7, #12
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b090      	sub	sp, #64	; 0x40
 80086d8:	af00      	add	r7, sp, #0
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	60b9      	str	r1, [r7, #8]
 80086de:	603b      	str	r3, [r7, #0]
 80086e0:	4613      	mov	r3, r2
 80086e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086e4:	e050      	b.n	8008788 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086ec:	d04c      	beq.n	8008788 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80086ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d007      	beq.n	8008704 <UART_WaitOnFlagUntilTimeout+0x30>
 80086f4:	f7fa ffba 	bl	800366c <HAL_GetTick>
 80086f8:	4602      	mov	r2, r0
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	1ad3      	subs	r3, r2, r3
 80086fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008700:	429a      	cmp	r2, r3
 8008702:	d241      	bcs.n	8008788 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	330c      	adds	r3, #12
 800870a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800870c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800870e:	e853 3f00 	ldrex	r3, [r3]
 8008712:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008716:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800871a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	330c      	adds	r3, #12
 8008722:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008724:	637a      	str	r2, [r7, #52]	; 0x34
 8008726:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008728:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800872a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800872c:	e841 2300 	strex	r3, r2, [r1]
 8008730:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008734:	2b00      	cmp	r3, #0
 8008736:	d1e5      	bne.n	8008704 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	3314      	adds	r3, #20
 800873e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008740:	697b      	ldr	r3, [r7, #20]
 8008742:	e853 3f00 	ldrex	r3, [r3]
 8008746:	613b      	str	r3, [r7, #16]
   return(result);
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	f023 0301 	bic.w	r3, r3, #1
 800874e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	3314      	adds	r3, #20
 8008756:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008758:	623a      	str	r2, [r7, #32]
 800875a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800875c:	69f9      	ldr	r1, [r7, #28]
 800875e:	6a3a      	ldr	r2, [r7, #32]
 8008760:	e841 2300 	strex	r3, r2, [r1]
 8008764:	61bb      	str	r3, [r7, #24]
   return(result);
 8008766:	69bb      	ldr	r3, [r7, #24]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d1e5      	bne.n	8008738 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	2220      	movs	r2, #32
 8008770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2220      	movs	r2, #32
 8008778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2200      	movs	r2, #0
 8008780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008784:	2303      	movs	r3, #3
 8008786:	e00f      	b.n	80087a8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	681a      	ldr	r2, [r3, #0]
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	4013      	ands	r3, r2
 8008792:	68ba      	ldr	r2, [r7, #8]
 8008794:	429a      	cmp	r2, r3
 8008796:	bf0c      	ite	eq
 8008798:	2301      	moveq	r3, #1
 800879a:	2300      	movne	r3, #0
 800879c:	b2db      	uxtb	r3, r3
 800879e:	461a      	mov	r2, r3
 80087a0:	79fb      	ldrb	r3, [r7, #7]
 80087a2:	429a      	cmp	r2, r3
 80087a4:	d09f      	beq.n	80086e6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80087a6:	2300      	movs	r3, #0
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	3740      	adds	r7, #64	; 0x40
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}

080087b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b095      	sub	sp, #84	; 0x54
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	330c      	adds	r3, #12
 80087be:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087c2:	e853 3f00 	ldrex	r3, [r3]
 80087c6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80087c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80087ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	330c      	adds	r3, #12
 80087d6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80087d8:	643a      	str	r2, [r7, #64]	; 0x40
 80087da:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087dc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80087de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80087e0:	e841 2300 	strex	r3, r2, [r1]
 80087e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80087e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d1e5      	bne.n	80087b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	3314      	adds	r3, #20
 80087f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f4:	6a3b      	ldr	r3, [r7, #32]
 80087f6:	e853 3f00 	ldrex	r3, [r3]
 80087fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80087fc:	69fb      	ldr	r3, [r7, #28]
 80087fe:	f023 0301 	bic.w	r3, r3, #1
 8008802:	64bb      	str	r3, [r7, #72]	; 0x48
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	3314      	adds	r3, #20
 800880a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800880c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800880e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008810:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008812:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008814:	e841 2300 	strex	r3, r2, [r1]
 8008818:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800881a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800881c:	2b00      	cmp	r3, #0
 800881e:	d1e5      	bne.n	80087ec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008824:	2b01      	cmp	r3, #1
 8008826:	d119      	bne.n	800885c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	330c      	adds	r3, #12
 800882e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	e853 3f00 	ldrex	r3, [r3]
 8008836:	60bb      	str	r3, [r7, #8]
   return(result);
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	f023 0310 	bic.w	r3, r3, #16
 800883e:	647b      	str	r3, [r7, #68]	; 0x44
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	330c      	adds	r3, #12
 8008846:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008848:	61ba      	str	r2, [r7, #24]
 800884a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884c:	6979      	ldr	r1, [r7, #20]
 800884e:	69ba      	ldr	r2, [r7, #24]
 8008850:	e841 2300 	strex	r3, r2, [r1]
 8008854:	613b      	str	r3, [r7, #16]
   return(result);
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d1e5      	bne.n	8008828 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2220      	movs	r2, #32
 8008860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2200      	movs	r2, #0
 8008868:	631a      	str	r2, [r3, #48]	; 0x30
}
 800886a:	bf00      	nop
 800886c:	3754      	adds	r7, #84	; 0x54
 800886e:	46bd      	mov	sp, r7
 8008870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008874:	4770      	bx	lr

08008876 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008876:	b580      	push	{r7, lr}
 8008878:	b084      	sub	sp, #16
 800887a:	af00      	add	r7, sp, #0
 800887c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008882:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2200      	movs	r2, #0
 8008888:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	2200      	movs	r2, #0
 800888e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008890:	68f8      	ldr	r0, [r7, #12]
 8008892:	f7ff ff09 	bl	80086a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008896:	bf00      	nop
 8008898:	3710      	adds	r7, #16
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}

0800889e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800889e:	b480      	push	{r7}
 80088a0:	b085      	sub	sp, #20
 80088a2:	af00      	add	r7, sp, #0
 80088a4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088ac:	b2db      	uxtb	r3, r3
 80088ae:	2b21      	cmp	r3, #33	; 0x21
 80088b0:	d13e      	bne.n	8008930 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	689b      	ldr	r3, [r3, #8]
 80088b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088ba:	d114      	bne.n	80088e6 <UART_Transmit_IT+0x48>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	691b      	ldr	r3, [r3, #16]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d110      	bne.n	80088e6 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6a1b      	ldr	r3, [r3, #32]
 80088c8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	881b      	ldrh	r3, [r3, #0]
 80088ce:	461a      	mov	r2, r3
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80088d8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6a1b      	ldr	r3, [r3, #32]
 80088de:	1c9a      	adds	r2, r3, #2
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	621a      	str	r2, [r3, #32]
 80088e4:	e008      	b.n	80088f8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6a1b      	ldr	r3, [r3, #32]
 80088ea:	1c59      	adds	r1, r3, #1
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	6211      	str	r1, [r2, #32]
 80088f0:	781a      	ldrb	r2, [r3, #0]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80088fc:	b29b      	uxth	r3, r3
 80088fe:	3b01      	subs	r3, #1
 8008900:	b29b      	uxth	r3, r3
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	4619      	mov	r1, r3
 8008906:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008908:	2b00      	cmp	r3, #0
 800890a:	d10f      	bne.n	800892c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	68da      	ldr	r2, [r3, #12]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800891a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	68da      	ldr	r2, [r3, #12]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800892a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800892c:	2300      	movs	r3, #0
 800892e:	e000      	b.n	8008932 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008930:	2302      	movs	r3, #2
  }
}
 8008932:	4618      	mov	r0, r3
 8008934:	3714      	adds	r7, #20
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr

0800893e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800893e:	b580      	push	{r7, lr}
 8008940:	b082      	sub	sp, #8
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	68da      	ldr	r2, [r3, #12]
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008954:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2220      	movs	r2, #32
 800895a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f7ff fe8e 	bl	8008680 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008964:	2300      	movs	r3, #0
}
 8008966:	4618      	mov	r0, r3
 8008968:	3708      	adds	r7, #8
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}

0800896e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800896e:	b580      	push	{r7, lr}
 8008970:	b08c      	sub	sp, #48	; 0x30
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800897c:	b2db      	uxtb	r3, r3
 800897e:	2b22      	cmp	r3, #34	; 0x22
 8008980:	f040 80ab 	bne.w	8008ada <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	689b      	ldr	r3, [r3, #8]
 8008988:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800898c:	d117      	bne.n	80089be <UART_Receive_IT+0x50>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	691b      	ldr	r3, [r3, #16]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d113      	bne.n	80089be <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008996:	2300      	movs	r3, #0
 8008998:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800899e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089ac:	b29a      	uxth	r2, r3
 80089ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089b0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089b6:	1c9a      	adds	r2, r3, #2
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	629a      	str	r2, [r3, #40]	; 0x28
 80089bc:	e026      	b.n	8008a0c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089c2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80089c4:	2300      	movs	r3, #0
 80089c6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	689b      	ldr	r3, [r3, #8]
 80089cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089d0:	d007      	beq.n	80089e2 <UART_Receive_IT+0x74>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	689b      	ldr	r3, [r3, #8]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d10a      	bne.n	80089f0 <UART_Receive_IT+0x82>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	691b      	ldr	r3, [r3, #16]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d106      	bne.n	80089f0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	b2da      	uxtb	r2, r3
 80089ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089ec:	701a      	strb	r2, [r3, #0]
 80089ee:	e008      	b.n	8008a02 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	685b      	ldr	r3, [r3, #4]
 80089f6:	b2db      	uxtb	r3, r3
 80089f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089fc:	b2da      	uxtb	r2, r3
 80089fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a00:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a06:	1c5a      	adds	r2, r3, #1
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a10:	b29b      	uxth	r3, r3
 8008a12:	3b01      	subs	r3, #1
 8008a14:	b29b      	uxth	r3, r3
 8008a16:	687a      	ldr	r2, [r7, #4]
 8008a18:	4619      	mov	r1, r3
 8008a1a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d15a      	bne.n	8008ad6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	68da      	ldr	r2, [r3, #12]
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f022 0220 	bic.w	r2, r2, #32
 8008a2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	68da      	ldr	r2, [r3, #12]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008a3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	695a      	ldr	r2, [r3, #20]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f022 0201 	bic.w	r2, r2, #1
 8008a4e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2220      	movs	r2, #32
 8008a54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a5c:	2b01      	cmp	r3, #1
 8008a5e:	d135      	bne.n	8008acc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2200      	movs	r2, #0
 8008a64:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	330c      	adds	r3, #12
 8008a6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	e853 3f00 	ldrex	r3, [r3]
 8008a74:	613b      	str	r3, [r7, #16]
   return(result);
 8008a76:	693b      	ldr	r3, [r7, #16]
 8008a78:	f023 0310 	bic.w	r3, r3, #16
 8008a7c:	627b      	str	r3, [r7, #36]	; 0x24
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	330c      	adds	r3, #12
 8008a84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a86:	623a      	str	r2, [r7, #32]
 8008a88:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a8a:	69f9      	ldr	r1, [r7, #28]
 8008a8c:	6a3a      	ldr	r2, [r7, #32]
 8008a8e:	e841 2300 	strex	r3, r2, [r1]
 8008a92:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a94:	69bb      	ldr	r3, [r7, #24]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d1e5      	bne.n	8008a66 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f003 0310 	and.w	r3, r3, #16
 8008aa4:	2b10      	cmp	r3, #16
 8008aa6:	d10a      	bne.n	8008abe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	60fb      	str	r3, [r7, #12]
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	60fb      	str	r3, [r7, #12]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	60fb      	str	r3, [r7, #12]
 8008abc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008ac2:	4619      	mov	r1, r3
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f7ff fdf9 	bl	80086bc <HAL_UARTEx_RxEventCallback>
 8008aca:	e002      	b.n	8008ad2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f7ff fde1 	bl	8008694 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	e002      	b.n	8008adc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	e000      	b.n	8008adc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008ada:	2302      	movs	r3, #2
  }
}
 8008adc:	4618      	mov	r0, r3
 8008ade:	3730      	adds	r7, #48	; 0x30
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}

08008ae4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ae8:	b09f      	sub	sp, #124	; 0x7c
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008aee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	691b      	ldr	r3, [r3, #16]
 8008af4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008af8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008afa:	68d9      	ldr	r1, [r3, #12]
 8008afc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008afe:	681a      	ldr	r2, [r3, #0]
 8008b00:	ea40 0301 	orr.w	r3, r0, r1
 8008b04:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008b06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b08:	689a      	ldr	r2, [r3, #8]
 8008b0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b0c:	691b      	ldr	r3, [r3, #16]
 8008b0e:	431a      	orrs	r2, r3
 8008b10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b12:	695b      	ldr	r3, [r3, #20]
 8008b14:	431a      	orrs	r2, r3
 8008b16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b18:	69db      	ldr	r3, [r3, #28]
 8008b1a:	4313      	orrs	r3, r2
 8008b1c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008b1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	68db      	ldr	r3, [r3, #12]
 8008b24:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008b28:	f021 010c 	bic.w	r1, r1, #12
 8008b2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b2e:	681a      	ldr	r2, [r3, #0]
 8008b30:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008b32:	430b      	orrs	r3, r1
 8008b34:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008b36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	695b      	ldr	r3, [r3, #20]
 8008b3c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008b40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b42:	6999      	ldr	r1, [r3, #24]
 8008b44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b46:	681a      	ldr	r2, [r3, #0]
 8008b48:	ea40 0301 	orr.w	r3, r0, r1
 8008b4c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008b4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b50:	681a      	ldr	r2, [r3, #0]
 8008b52:	4bc5      	ldr	r3, [pc, #788]	; (8008e68 <UART_SetConfig+0x384>)
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d004      	beq.n	8008b62 <UART_SetConfig+0x7e>
 8008b58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b5a:	681a      	ldr	r2, [r3, #0]
 8008b5c:	4bc3      	ldr	r3, [pc, #780]	; (8008e6c <UART_SetConfig+0x388>)
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	d103      	bne.n	8008b6a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008b62:	f7fd f9a7 	bl	8005eb4 <HAL_RCC_GetPCLK2Freq>
 8008b66:	6778      	str	r0, [r7, #116]	; 0x74
 8008b68:	e002      	b.n	8008b70 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008b6a:	f7fd f98f 	bl	8005e8c <HAL_RCC_GetPCLK1Freq>
 8008b6e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b72:	69db      	ldr	r3, [r3, #28]
 8008b74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b78:	f040 80b6 	bne.w	8008ce8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b7e:	461c      	mov	r4, r3
 8008b80:	f04f 0500 	mov.w	r5, #0
 8008b84:	4622      	mov	r2, r4
 8008b86:	462b      	mov	r3, r5
 8008b88:	1891      	adds	r1, r2, r2
 8008b8a:	6439      	str	r1, [r7, #64]	; 0x40
 8008b8c:	415b      	adcs	r3, r3
 8008b8e:	647b      	str	r3, [r7, #68]	; 0x44
 8008b90:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008b94:	1912      	adds	r2, r2, r4
 8008b96:	eb45 0303 	adc.w	r3, r5, r3
 8008b9a:	f04f 0000 	mov.w	r0, #0
 8008b9e:	f04f 0100 	mov.w	r1, #0
 8008ba2:	00d9      	lsls	r1, r3, #3
 8008ba4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008ba8:	00d0      	lsls	r0, r2, #3
 8008baa:	4602      	mov	r2, r0
 8008bac:	460b      	mov	r3, r1
 8008bae:	1911      	adds	r1, r2, r4
 8008bb0:	6639      	str	r1, [r7, #96]	; 0x60
 8008bb2:	416b      	adcs	r3, r5
 8008bb4:	667b      	str	r3, [r7, #100]	; 0x64
 8008bb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	461a      	mov	r2, r3
 8008bbc:	f04f 0300 	mov.w	r3, #0
 8008bc0:	1891      	adds	r1, r2, r2
 8008bc2:	63b9      	str	r1, [r7, #56]	; 0x38
 8008bc4:	415b      	adcs	r3, r3
 8008bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008bc8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008bcc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008bd0:	f7f8 f80c 	bl	8000bec <__aeabi_uldivmod>
 8008bd4:	4602      	mov	r2, r0
 8008bd6:	460b      	mov	r3, r1
 8008bd8:	4ba5      	ldr	r3, [pc, #660]	; (8008e70 <UART_SetConfig+0x38c>)
 8008bda:	fba3 2302 	umull	r2, r3, r3, r2
 8008bde:	095b      	lsrs	r3, r3, #5
 8008be0:	011e      	lsls	r6, r3, #4
 8008be2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008be4:	461c      	mov	r4, r3
 8008be6:	f04f 0500 	mov.w	r5, #0
 8008bea:	4622      	mov	r2, r4
 8008bec:	462b      	mov	r3, r5
 8008bee:	1891      	adds	r1, r2, r2
 8008bf0:	6339      	str	r1, [r7, #48]	; 0x30
 8008bf2:	415b      	adcs	r3, r3
 8008bf4:	637b      	str	r3, [r7, #52]	; 0x34
 8008bf6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008bfa:	1912      	adds	r2, r2, r4
 8008bfc:	eb45 0303 	adc.w	r3, r5, r3
 8008c00:	f04f 0000 	mov.w	r0, #0
 8008c04:	f04f 0100 	mov.w	r1, #0
 8008c08:	00d9      	lsls	r1, r3, #3
 8008c0a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008c0e:	00d0      	lsls	r0, r2, #3
 8008c10:	4602      	mov	r2, r0
 8008c12:	460b      	mov	r3, r1
 8008c14:	1911      	adds	r1, r2, r4
 8008c16:	65b9      	str	r1, [r7, #88]	; 0x58
 8008c18:	416b      	adcs	r3, r5
 8008c1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008c1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	461a      	mov	r2, r3
 8008c22:	f04f 0300 	mov.w	r3, #0
 8008c26:	1891      	adds	r1, r2, r2
 8008c28:	62b9      	str	r1, [r7, #40]	; 0x28
 8008c2a:	415b      	adcs	r3, r3
 8008c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c2e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008c32:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008c36:	f7f7 ffd9 	bl	8000bec <__aeabi_uldivmod>
 8008c3a:	4602      	mov	r2, r0
 8008c3c:	460b      	mov	r3, r1
 8008c3e:	4b8c      	ldr	r3, [pc, #560]	; (8008e70 <UART_SetConfig+0x38c>)
 8008c40:	fba3 1302 	umull	r1, r3, r3, r2
 8008c44:	095b      	lsrs	r3, r3, #5
 8008c46:	2164      	movs	r1, #100	; 0x64
 8008c48:	fb01 f303 	mul.w	r3, r1, r3
 8008c4c:	1ad3      	subs	r3, r2, r3
 8008c4e:	00db      	lsls	r3, r3, #3
 8008c50:	3332      	adds	r3, #50	; 0x32
 8008c52:	4a87      	ldr	r2, [pc, #540]	; (8008e70 <UART_SetConfig+0x38c>)
 8008c54:	fba2 2303 	umull	r2, r3, r2, r3
 8008c58:	095b      	lsrs	r3, r3, #5
 8008c5a:	005b      	lsls	r3, r3, #1
 8008c5c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008c60:	441e      	add	r6, r3
 8008c62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c64:	4618      	mov	r0, r3
 8008c66:	f04f 0100 	mov.w	r1, #0
 8008c6a:	4602      	mov	r2, r0
 8008c6c:	460b      	mov	r3, r1
 8008c6e:	1894      	adds	r4, r2, r2
 8008c70:	623c      	str	r4, [r7, #32]
 8008c72:	415b      	adcs	r3, r3
 8008c74:	627b      	str	r3, [r7, #36]	; 0x24
 8008c76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008c7a:	1812      	adds	r2, r2, r0
 8008c7c:	eb41 0303 	adc.w	r3, r1, r3
 8008c80:	f04f 0400 	mov.w	r4, #0
 8008c84:	f04f 0500 	mov.w	r5, #0
 8008c88:	00dd      	lsls	r5, r3, #3
 8008c8a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008c8e:	00d4      	lsls	r4, r2, #3
 8008c90:	4622      	mov	r2, r4
 8008c92:	462b      	mov	r3, r5
 8008c94:	1814      	adds	r4, r2, r0
 8008c96:	653c      	str	r4, [r7, #80]	; 0x50
 8008c98:	414b      	adcs	r3, r1
 8008c9a:	657b      	str	r3, [r7, #84]	; 0x54
 8008c9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c9e:	685b      	ldr	r3, [r3, #4]
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	f04f 0300 	mov.w	r3, #0
 8008ca6:	1891      	adds	r1, r2, r2
 8008ca8:	61b9      	str	r1, [r7, #24]
 8008caa:	415b      	adcs	r3, r3
 8008cac:	61fb      	str	r3, [r7, #28]
 8008cae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008cb2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008cb6:	f7f7 ff99 	bl	8000bec <__aeabi_uldivmod>
 8008cba:	4602      	mov	r2, r0
 8008cbc:	460b      	mov	r3, r1
 8008cbe:	4b6c      	ldr	r3, [pc, #432]	; (8008e70 <UART_SetConfig+0x38c>)
 8008cc0:	fba3 1302 	umull	r1, r3, r3, r2
 8008cc4:	095b      	lsrs	r3, r3, #5
 8008cc6:	2164      	movs	r1, #100	; 0x64
 8008cc8:	fb01 f303 	mul.w	r3, r1, r3
 8008ccc:	1ad3      	subs	r3, r2, r3
 8008cce:	00db      	lsls	r3, r3, #3
 8008cd0:	3332      	adds	r3, #50	; 0x32
 8008cd2:	4a67      	ldr	r2, [pc, #412]	; (8008e70 <UART_SetConfig+0x38c>)
 8008cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8008cd8:	095b      	lsrs	r3, r3, #5
 8008cda:	f003 0207 	and.w	r2, r3, #7
 8008cde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4432      	add	r2, r6
 8008ce4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008ce6:	e0b9      	b.n	8008e5c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008ce8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008cea:	461c      	mov	r4, r3
 8008cec:	f04f 0500 	mov.w	r5, #0
 8008cf0:	4622      	mov	r2, r4
 8008cf2:	462b      	mov	r3, r5
 8008cf4:	1891      	adds	r1, r2, r2
 8008cf6:	6139      	str	r1, [r7, #16]
 8008cf8:	415b      	adcs	r3, r3
 8008cfa:	617b      	str	r3, [r7, #20]
 8008cfc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008d00:	1912      	adds	r2, r2, r4
 8008d02:	eb45 0303 	adc.w	r3, r5, r3
 8008d06:	f04f 0000 	mov.w	r0, #0
 8008d0a:	f04f 0100 	mov.w	r1, #0
 8008d0e:	00d9      	lsls	r1, r3, #3
 8008d10:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008d14:	00d0      	lsls	r0, r2, #3
 8008d16:	4602      	mov	r2, r0
 8008d18:	460b      	mov	r3, r1
 8008d1a:	eb12 0804 	adds.w	r8, r2, r4
 8008d1e:	eb43 0905 	adc.w	r9, r3, r5
 8008d22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	4618      	mov	r0, r3
 8008d28:	f04f 0100 	mov.w	r1, #0
 8008d2c:	f04f 0200 	mov.w	r2, #0
 8008d30:	f04f 0300 	mov.w	r3, #0
 8008d34:	008b      	lsls	r3, r1, #2
 8008d36:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008d3a:	0082      	lsls	r2, r0, #2
 8008d3c:	4640      	mov	r0, r8
 8008d3e:	4649      	mov	r1, r9
 8008d40:	f7f7 ff54 	bl	8000bec <__aeabi_uldivmod>
 8008d44:	4602      	mov	r2, r0
 8008d46:	460b      	mov	r3, r1
 8008d48:	4b49      	ldr	r3, [pc, #292]	; (8008e70 <UART_SetConfig+0x38c>)
 8008d4a:	fba3 2302 	umull	r2, r3, r3, r2
 8008d4e:	095b      	lsrs	r3, r3, #5
 8008d50:	011e      	lsls	r6, r3, #4
 8008d52:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d54:	4618      	mov	r0, r3
 8008d56:	f04f 0100 	mov.w	r1, #0
 8008d5a:	4602      	mov	r2, r0
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	1894      	adds	r4, r2, r2
 8008d60:	60bc      	str	r4, [r7, #8]
 8008d62:	415b      	adcs	r3, r3
 8008d64:	60fb      	str	r3, [r7, #12]
 8008d66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008d6a:	1812      	adds	r2, r2, r0
 8008d6c:	eb41 0303 	adc.w	r3, r1, r3
 8008d70:	f04f 0400 	mov.w	r4, #0
 8008d74:	f04f 0500 	mov.w	r5, #0
 8008d78:	00dd      	lsls	r5, r3, #3
 8008d7a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008d7e:	00d4      	lsls	r4, r2, #3
 8008d80:	4622      	mov	r2, r4
 8008d82:	462b      	mov	r3, r5
 8008d84:	1814      	adds	r4, r2, r0
 8008d86:	64bc      	str	r4, [r7, #72]	; 0x48
 8008d88:	414b      	adcs	r3, r1
 8008d8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	4618      	mov	r0, r3
 8008d92:	f04f 0100 	mov.w	r1, #0
 8008d96:	f04f 0200 	mov.w	r2, #0
 8008d9a:	f04f 0300 	mov.w	r3, #0
 8008d9e:	008b      	lsls	r3, r1, #2
 8008da0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008da4:	0082      	lsls	r2, r0, #2
 8008da6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008daa:	f7f7 ff1f 	bl	8000bec <__aeabi_uldivmod>
 8008dae:	4602      	mov	r2, r0
 8008db0:	460b      	mov	r3, r1
 8008db2:	4b2f      	ldr	r3, [pc, #188]	; (8008e70 <UART_SetConfig+0x38c>)
 8008db4:	fba3 1302 	umull	r1, r3, r3, r2
 8008db8:	095b      	lsrs	r3, r3, #5
 8008dba:	2164      	movs	r1, #100	; 0x64
 8008dbc:	fb01 f303 	mul.w	r3, r1, r3
 8008dc0:	1ad3      	subs	r3, r2, r3
 8008dc2:	011b      	lsls	r3, r3, #4
 8008dc4:	3332      	adds	r3, #50	; 0x32
 8008dc6:	4a2a      	ldr	r2, [pc, #168]	; (8008e70 <UART_SetConfig+0x38c>)
 8008dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8008dcc:	095b      	lsrs	r3, r3, #5
 8008dce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008dd2:	441e      	add	r6, r3
 8008dd4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f04f 0100 	mov.w	r1, #0
 8008ddc:	4602      	mov	r2, r0
 8008dde:	460b      	mov	r3, r1
 8008de0:	1894      	adds	r4, r2, r2
 8008de2:	603c      	str	r4, [r7, #0]
 8008de4:	415b      	adcs	r3, r3
 8008de6:	607b      	str	r3, [r7, #4]
 8008de8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008dec:	1812      	adds	r2, r2, r0
 8008dee:	eb41 0303 	adc.w	r3, r1, r3
 8008df2:	f04f 0400 	mov.w	r4, #0
 8008df6:	f04f 0500 	mov.w	r5, #0
 8008dfa:	00dd      	lsls	r5, r3, #3
 8008dfc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008e00:	00d4      	lsls	r4, r2, #3
 8008e02:	4622      	mov	r2, r4
 8008e04:	462b      	mov	r3, r5
 8008e06:	eb12 0a00 	adds.w	sl, r2, r0
 8008e0a:	eb43 0b01 	adc.w	fp, r3, r1
 8008e0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e10:	685b      	ldr	r3, [r3, #4]
 8008e12:	4618      	mov	r0, r3
 8008e14:	f04f 0100 	mov.w	r1, #0
 8008e18:	f04f 0200 	mov.w	r2, #0
 8008e1c:	f04f 0300 	mov.w	r3, #0
 8008e20:	008b      	lsls	r3, r1, #2
 8008e22:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008e26:	0082      	lsls	r2, r0, #2
 8008e28:	4650      	mov	r0, sl
 8008e2a:	4659      	mov	r1, fp
 8008e2c:	f7f7 fede 	bl	8000bec <__aeabi_uldivmod>
 8008e30:	4602      	mov	r2, r0
 8008e32:	460b      	mov	r3, r1
 8008e34:	4b0e      	ldr	r3, [pc, #56]	; (8008e70 <UART_SetConfig+0x38c>)
 8008e36:	fba3 1302 	umull	r1, r3, r3, r2
 8008e3a:	095b      	lsrs	r3, r3, #5
 8008e3c:	2164      	movs	r1, #100	; 0x64
 8008e3e:	fb01 f303 	mul.w	r3, r1, r3
 8008e42:	1ad3      	subs	r3, r2, r3
 8008e44:	011b      	lsls	r3, r3, #4
 8008e46:	3332      	adds	r3, #50	; 0x32
 8008e48:	4a09      	ldr	r2, [pc, #36]	; (8008e70 <UART_SetConfig+0x38c>)
 8008e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8008e4e:	095b      	lsrs	r3, r3, #5
 8008e50:	f003 020f 	and.w	r2, r3, #15
 8008e54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4432      	add	r2, r6
 8008e5a:	609a      	str	r2, [r3, #8]
}
 8008e5c:	bf00      	nop
 8008e5e:	377c      	adds	r7, #124	; 0x7c
 8008e60:	46bd      	mov	sp, r7
 8008e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e66:	bf00      	nop
 8008e68:	40011000 	.word	0x40011000
 8008e6c:	40011400 	.word	0x40011400
 8008e70:	51eb851f 	.word	0x51eb851f

08008e74 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b084      	sub	sp, #16
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e7e:	2300      	movs	r3, #0
 8008e80:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8008e82:	6839      	ldr	r1, [r7, #0]
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f001 fca4 	bl	800a7d2 <VL53L0X_get_offset_calibration_data_micro_meter>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8008e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3710      	adds	r7, #16
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}

08008e9a <VL53L0X_SetDeviceAddress>:

/* End Group PAL General Functions */

/* Group PAL Init Functions */
VL53L0X_Error VL53L0X_SetDeviceAddress(VL53L0X_DEV Dev, uint8_t DeviceAddress)
{
 8008e9a:	b580      	push	{r7, lr}
 8008e9c:	b084      	sub	sp, #16
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	6078      	str	r0, [r7, #4]
 8008ea2:	460b      	mov	r3, r1
 8008ea4:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_I2C_SLAVE_DEVICE_ADDRESS,
 8008eaa:	78fb      	ldrb	r3, [r7, #3]
 8008eac:	085b      	lsrs	r3, r3, #1
 8008eae:	b2db      	uxtb	r3, r3
 8008eb0:	461a      	mov	r2, r3
 8008eb2:	218a      	movs	r1, #138	; 0x8a
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f004 fc03 	bl	800d6c0 <VL53L0X_WrByte>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	73fb      	strb	r3, [r7, #15]
		DeviceAddress / 2);

	LOG_FUNCTION_END(Status);
	return Status;
 8008ebe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3710      	adds	r7, #16
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}
	...

08008ecc <VL53L0X_DataInit>:

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8008ecc:	b5b0      	push	{r4, r5, r7, lr}
 8008ece:	b096      	sub	sp, #88	; 0x58
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8008eda:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d107      	bne.n	8008ef2 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	2188      	movs	r1, #136	; 0x88
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f004 fbea 	bl	800d6c0 <VL53L0X_WrByte>
 8008eec:	4603      	mov	r3, r0
 8008eee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008f00:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8008f0a:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	4a9e      	ldr	r2, [pc, #632]	; (800918c <VL53L0X_DataInit+0x2c0>)
 8008f12:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4a9d      	ldr	r2, [pc, #628]	; (8009190 <VL53L0X_DataInit+0x2c4>)
 8008f1a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2200      	movs	r2, #0
 8008f22:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8008f24:	f107 0310 	add.w	r3, r7, #16
 8008f28:	4619      	mov	r1, r3
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f000 fab4 	bl	8009498 <VL53L0X_GetDeviceParameters>
 8008f30:	4603      	mov	r3, r0
 8008f32:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8008f36:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d112      	bne.n	8008f64 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8008f42:	2300      	movs	r3, #0
 8008f44:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	f103 0410 	add.w	r4, r3, #16
 8008f4c:	f107 0510 	add.w	r5, r7, #16
 8008f50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008f52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008f54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008f56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008f58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008f5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008f5c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8008f60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2264      	movs	r2, #100	; 0x64
 8008f68:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f44f 7261 	mov.w	r2, #900	; 0x384
 8008f72:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8008f7c:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8008f86:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8008f92:	2201      	movs	r2, #1
 8008f94:	2180      	movs	r1, #128	; 0x80
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f004 fb92 	bl	800d6c0 <VL53L0X_WrByte>
 8008f9c:	4603      	mov	r3, r0
 8008f9e:	461a      	mov	r2, r3
 8008fa0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008fa4:	4313      	orrs	r3, r2
 8008fa6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008faa:	2201      	movs	r2, #1
 8008fac:	21ff      	movs	r1, #255	; 0xff
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f004 fb86 	bl	800d6c0 <VL53L0X_WrByte>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	461a      	mov	r2, r3
 8008fb8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	2100      	movs	r1, #0
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f004 fb7a 	bl	800d6c0 <VL53L0X_WrByte>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	461a      	mov	r2, r3
 8008fd0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008fd4:	4313      	orrs	r3, r2
 8008fd6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8008fda:	f107 030f 	add.w	r3, r7, #15
 8008fde:	461a      	mov	r2, r3
 8008fe0:	2191      	movs	r1, #145	; 0x91
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f004 fbee 	bl	800d7c4 <VL53L0X_RdByte>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	461a      	mov	r2, r3
 8008fec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008ff0:	4313      	orrs	r3, r2
 8008ff2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8008ff6:	7bfa      	ldrb	r2, [r7, #15]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8008ffe:	2201      	movs	r2, #1
 8009000:	2100      	movs	r1, #0
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f004 fb5c 	bl	800d6c0 <VL53L0X_WrByte>
 8009008:	4603      	mov	r3, r0
 800900a:	461a      	mov	r2, r3
 800900c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009010:	4313      	orrs	r3, r2
 8009012:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009016:	2200      	movs	r2, #0
 8009018:	21ff      	movs	r1, #255	; 0xff
 800901a:	6878      	ldr	r0, [r7, #4]
 800901c:	f004 fb50 	bl	800d6c0 <VL53L0X_WrByte>
 8009020:	4603      	mov	r3, r0
 8009022:	461a      	mov	r2, r3
 8009024:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009028:	4313      	orrs	r3, r2
 800902a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800902e:	2200      	movs	r2, #0
 8009030:	2180      	movs	r1, #128	; 0x80
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f004 fb44 	bl	800d6c0 <VL53L0X_WrByte>
 8009038:	4603      	mov	r3, r0
 800903a:	461a      	mov	r2, r3
 800903c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009040:	4313      	orrs	r3, r2
 8009042:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8009046:	2300      	movs	r3, #0
 8009048:	653b      	str	r3, [r7, #80]	; 0x50
 800904a:	e014      	b.n	8009076 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 800904c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009050:	2b00      	cmp	r3, #0
 8009052:	d114      	bne.n	800907e <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8009054:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009056:	b29b      	uxth	r3, r3
 8009058:	2201      	movs	r2, #1
 800905a:	4619      	mov	r1, r3
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f000 fd0f 	bl	8009a80 <VL53L0X_SetLimitCheckEnable>
 8009062:	4603      	mov	r3, r0
 8009064:	461a      	mov	r2, r3
 8009066:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800906a:	4313      	orrs	r3, r2
 800906c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8009070:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009072:	3301      	adds	r3, #1
 8009074:	653b      	str	r3, [r7, #80]	; 0x50
 8009076:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009078:	2b05      	cmp	r3, #5
 800907a:	dde7      	ble.n	800904c <VL53L0X_DataInit+0x180>
 800907c:	e000      	b.n	8009080 <VL53L0X_DataInit+0x1b4>
		else
			break;
 800907e:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8009080:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009084:	2b00      	cmp	r3, #0
 8009086:	d107      	bne.n	8009098 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8009088:	2200      	movs	r2, #0
 800908a:	2102      	movs	r1, #2
 800908c:	6878      	ldr	r0, [r7, #4]
 800908e:	f000 fcf7 	bl	8009a80 <VL53L0X_SetLimitCheckEnable>
 8009092:	4603      	mov	r3, r0
 8009094:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8009098:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800909c:	2b00      	cmp	r3, #0
 800909e:	d107      	bne.n	80090b0 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80090a0:	2200      	movs	r2, #0
 80090a2:	2103      	movs	r1, #3
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	f000 fceb 	bl	8009a80 <VL53L0X_SetLimitCheckEnable>
 80090aa:	4603      	mov	r3, r0
 80090ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80090b0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d107      	bne.n	80090c8 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80090b8:	2200      	movs	r2, #0
 80090ba:	2104      	movs	r1, #4
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f000 fcdf 	bl	8009a80 <VL53L0X_SetLimitCheckEnable>
 80090c2:	4603      	mov	r3, r0
 80090c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80090c8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d107      	bne.n	80090e0 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80090d0:	2200      	movs	r2, #0
 80090d2:	2105      	movs	r1, #5
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f000 fcd3 	bl	8009a80 <VL53L0X_SetLimitCheckEnable>
 80090da:	4603      	mov	r3, r0
 80090dc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 80090e0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d108      	bne.n	80090fa <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80090e8:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 80090ec:	2100      	movs	r1, #0
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f000 fd76 	bl	8009be0 <VL53L0X_SetLimitCheckValue>
 80090f4:	4603      	mov	r3, r0
 80090f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80090fa:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d108      	bne.n	8009114 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009102:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009106:	2101      	movs	r1, #1
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f000 fd69 	bl	8009be0 <VL53L0X_SetLimitCheckValue>
 800910e:	4603      	mov	r3, r0
 8009110:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009114:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009118:	2b00      	cmp	r3, #0
 800911a:	d108      	bne.n	800912e <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800911c:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8009120:	2102      	movs	r1, #2
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f000 fd5c 	bl	8009be0 <VL53L0X_SetLimitCheckValue>
 8009128:	4603      	mov	r3, r0
 800912a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800912e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009132:	2b00      	cmp	r3, #0
 8009134:	d107      	bne.n	8009146 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009136:	2200      	movs	r2, #0
 8009138:	2103      	movs	r1, #3
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f000 fd50 	bl	8009be0 <VL53L0X_SetLimitCheckValue>
 8009140:	4603      	mov	r3, r0
 8009142:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009146:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800914a:	2b00      	cmp	r3, #0
 800914c:	d10f      	bne.n	800916e <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	22ff      	movs	r2, #255	; 0xff
 8009152:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009156:	22ff      	movs	r2, #255	; 0xff
 8009158:	2101      	movs	r1, #1
 800915a:	6878      	ldr	r0, [r7, #4]
 800915c:	f004 fab0 	bl	800d6c0 <VL53L0X_WrByte>
 8009160:	4603      	mov	r3, r0
 8009162:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2201      	movs	r2, #1
 800916a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 800916e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009172:	2b00      	cmp	r3, #0
 8009174:	d103      	bne.n	800917e <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2200      	movs	r2, #0
 800917a:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800917e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8009182:	4618      	mov	r0, r3
 8009184:	3758      	adds	r7, #88	; 0x58
 8009186:	46bd      	mov	sp, r7
 8009188:	bdb0      	pop	{r4, r5, r7, pc}
 800918a:	bf00      	nop
 800918c:	00016b85 	.word	0x00016b85
 8009190:	000970a4 	.word	0x000970a4

08009194 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8009194:	b5b0      	push	{r4, r5, r7, lr}
 8009196:	b09e      	sub	sp, #120	; 0x78
 8009198:	af02      	add	r7, sp, #8
 800919a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800919c:	2300      	movs	r3, #0
 800919e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 80091a2:	f107 031c 	add.w	r3, r7, #28
 80091a6:	2240      	movs	r2, #64	; 0x40
 80091a8:	2100      	movs	r1, #0
 80091aa:	4618      	mov	r0, r3
 80091ac:	f006 fe67 	bl	800fe7e <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 80091b0:	2300      	movs	r3, #0
 80091b2:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 80091b4:	2300      	movs	r3, #0
 80091b6:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 80091b8:	2300      	movs	r3, #0
 80091ba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 80091be:	2300      	movs	r3, #0
 80091c0:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 80091c2:	2300      	movs	r3, #0
 80091c4:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 80091c6:	2300      	movs	r3, #0
 80091c8:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 80091ca:	2300      	movs	r3, #0
 80091cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 80091d0:	2101      	movs	r1, #1
 80091d2:	6878      	ldr	r0, [r7, #4]
 80091d4:	f002 fa40 	bl	800b658 <VL53L0X_get_info_from_device>
 80091d8:	4603      	mov	r3, r0
 80091da:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 80091e4:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 80091ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 80091f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	d80d      	bhi.n	8009214 <VL53L0X_StaticInit+0x80>
 80091f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80091fc:	2b01      	cmp	r3, #1
 80091fe:	d102      	bne.n	8009206 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8009200:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009202:	2b20      	cmp	r3, #32
 8009204:	d806      	bhi.n	8009214 <VL53L0X_StaticInit+0x80>
 8009206:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800920a:	2b00      	cmp	r3, #0
 800920c:	d10e      	bne.n	800922c <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 800920e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009210:	2b0c      	cmp	r3, #12
 8009212:	d90b      	bls.n	800922c <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8009214:	f107 0218 	add.w	r2, r7, #24
 8009218:	f107 0314 	add.w	r3, r7, #20
 800921c:	4619      	mov	r1, r3
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f001 fcd2 	bl	800abc8 <VL53L0X_perform_ref_spad_management>
 8009224:	4603      	mov	r3, r0
 8009226:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800922a:	e009      	b.n	8009240 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800922c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009230:	461a      	mov	r2, r3
 8009232:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009234:	6878      	ldr	r0, [r7, #4]
 8009236:	f001 fed3 	bl	800afe0 <VL53L0X_set_reference_spads>
 800923a:	4603      	mov	r3, r0
 800923c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8009240:	4b94      	ldr	r3, [pc, #592]	; (8009494 <VL53L0X_StaticInit+0x300>)
 8009242:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8009244:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009248:	2b00      	cmp	r3, #0
 800924a:	d10f      	bne.n	800926c <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8009252:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8009256:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800925a:	2b00      	cmp	r3, #0
 800925c:	d104      	bne.n	8009268 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8009264:	66bb      	str	r3, [r7, #104]	; 0x68
 8009266:	e001      	b.n	800926c <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8009268:	4b8a      	ldr	r3, [pc, #552]	; (8009494 <VL53L0X_StaticInit+0x300>)
 800926a:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 800926c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009270:	2b00      	cmp	r3, #0
 8009272:	d106      	bne.n	8009282 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8009274:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f003 fb0c 	bl	800c894 <VL53L0X_load_tuning_settings>
 800927c:	4603      	mov	r3, r0
 800927e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8009282:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009286:	2b00      	cmp	r3, #0
 8009288:	d10a      	bne.n	80092a0 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 800928a:	2300      	movs	r3, #0
 800928c:	9300      	str	r3, [sp, #0]
 800928e:	2304      	movs	r3, #4
 8009290:	2200      	movs	r2, #0
 8009292:	2100      	movs	r1, #0
 8009294:	6878      	ldr	r0, [r7, #4]
 8009296:	f001 f8cb 	bl	800a430 <VL53L0X_SetGpioConfig>
 800929a:	4603      	mov	r3, r0
 800929c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80092a0:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d121      	bne.n	80092ec <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80092a8:	2201      	movs	r2, #1
 80092aa:	21ff      	movs	r1, #255	; 0xff
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f004 fa07 	bl	800d6c0 <VL53L0X_WrByte>
 80092b2:	4603      	mov	r3, r0
 80092b4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 80092b8:	f107 031a 	add.w	r3, r7, #26
 80092bc:	461a      	mov	r2, r3
 80092be:	2184      	movs	r1, #132	; 0x84
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f004 faa9 	bl	800d818 <VL53L0X_RdWord>
 80092c6:	4603      	mov	r3, r0
 80092c8:	461a      	mov	r2, r3
 80092ca:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80092ce:	4313      	orrs	r3, r2
 80092d0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80092d4:	2200      	movs	r2, #0
 80092d6:	21ff      	movs	r1, #255	; 0xff
 80092d8:	6878      	ldr	r0, [r7, #4]
 80092da:	f004 f9f1 	bl	800d6c0 <VL53L0X_WrByte>
 80092de:	4603      	mov	r3, r0
 80092e0:	461a      	mov	r2, r3
 80092e2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80092e6:	4313      	orrs	r3, r2
 80092e8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80092ec:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d105      	bne.n	8009300 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 80092f4:	8b7b      	ldrh	r3, [r7, #26]
 80092f6:	011b      	lsls	r3, r3, #4
 80092f8:	461a      	mov	r2, r3
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8009300:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009304:	2b00      	cmp	r3, #0
 8009306:	d108      	bne.n	800931a <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8009308:	f107 031c 	add.w	r3, r7, #28
 800930c:	4619      	mov	r1, r3
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f000 f8c2 	bl	8009498 <VL53L0X_GetDeviceParameters>
 8009314:	4603      	mov	r3, r0
 8009316:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 800931a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800931e:	2b00      	cmp	r3, #0
 8009320:	d110      	bne.n	8009344 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8009322:	f107 0319 	add.w	r3, r7, #25
 8009326:	4619      	mov	r1, r3
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f000 f984 	bl	8009636 <VL53L0X_GetFractionEnable>
 800932e:	4603      	mov	r3, r0
 8009330:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8009334:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009338:	2b00      	cmp	r3, #0
 800933a:	d103      	bne.n	8009344 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800933c:	7e7a      	ldrb	r2, [r7, #25]
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8009344:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009348:	2b00      	cmp	r3, #0
 800934a:	d10e      	bne.n	800936a <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f103 0410 	add.w	r4, r3, #16
 8009352:	f107 051c 	add.w	r5, r7, #28
 8009356:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009358:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800935a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800935c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800935e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009360:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009362:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8009366:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 800936a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800936e:	2b00      	cmp	r3, #0
 8009370:	d111      	bne.n	8009396 <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 8009372:	f107 0319 	add.w	r3, r7, #25
 8009376:	461a      	mov	r2, r3
 8009378:	2101      	movs	r1, #1
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f004 fa22 	bl	800d7c4 <VL53L0X_RdByte>
 8009380:	4603      	mov	r3, r0
 8009382:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8009386:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800938a:	2b00      	cmp	r3, #0
 800938c:	d103      	bne.n	8009396 <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800938e:	7e7a      	ldrb	r2, [r7, #25]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8009396:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800939a:	2b00      	cmp	r3, #0
 800939c:	d107      	bne.n	80093ae <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800939e:	2200      	movs	r2, #0
 80093a0:	2100      	movs	r1, #0
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f000 f9a4 	bl	80096f0 <VL53L0X_SetSequenceStepEnable>
 80093a8:	4603      	mov	r3, r0
 80093aa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 80093ae:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d107      	bne.n	80093c6 <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80093b6:	2200      	movs	r2, #0
 80093b8:	2102      	movs	r1, #2
 80093ba:	6878      	ldr	r0, [r7, #4]
 80093bc:	f000 f998 	bl	80096f0 <VL53L0X_SetSequenceStepEnable>
 80093c0:	4603      	mov	r3, r0
 80093c2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 80093c6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d103      	bne.n	80093d6 <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2203      	movs	r2, #3
 80093d2:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80093d6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d109      	bne.n	80093f2 <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 80093de:	f107 0313 	add.w	r3, r7, #19
 80093e2:	461a      	mov	r2, r3
 80093e4:	2100      	movs	r1, #0
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f000 f96a 	bl	80096c0 <VL53L0X_GetVcselPulsePeriod>
 80093ec:	4603      	mov	r3, r0
 80093ee:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80093f2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d103      	bne.n	8009402 <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80093fa:	7cfa      	ldrb	r2, [r7, #19]
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8009402:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009406:	2b00      	cmp	r3, #0
 8009408:	d109      	bne.n	800941e <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 800940a:	f107 0313 	add.w	r3, r7, #19
 800940e:	461a      	mov	r2, r3
 8009410:	2101      	movs	r1, #1
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f000 f954 	bl	80096c0 <VL53L0X_GetVcselPulsePeriod>
 8009418:	4603      	mov	r3, r0
 800941a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800941e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009422:	2b00      	cmp	r3, #0
 8009424:	d103      	bne.n	800942e <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009426:	7cfa      	ldrb	r2, [r7, #19]
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800942e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009432:	2b00      	cmp	r3, #0
 8009434:	d109      	bne.n	800944a <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 8009436:	f107 030c 	add.w	r3, r7, #12
 800943a:	461a      	mov	r2, r3
 800943c:	2103      	movs	r1, #3
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f002 fe8c 	bl	800c15c <get_sequence_step_timeout>
 8009444:	4603      	mov	r3, r0
 8009446:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800944a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800944e:	2b00      	cmp	r3, #0
 8009450:	d103      	bne.n	800945a <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009452:	68fa      	ldr	r2, [r7, #12]
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800945a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800945e:	2b00      	cmp	r3, #0
 8009460:	d109      	bne.n	8009476 <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 8009462:	f107 030c 	add.w	r3, r7, #12
 8009466:	461a      	mov	r2, r3
 8009468:	2104      	movs	r1, #4
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f002 fe76 	bl	800c15c <get_sequence_step_timeout>
 8009470:	4603      	mov	r3, r0
 8009472:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009476:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800947a:	2b00      	cmp	r3, #0
 800947c:	d103      	bne.n	8009486 <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800947e:	68fa      	ldr	r2, [r7, #12]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009486:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 800948a:	4618      	mov	r0, r3
 800948c:	3770      	adds	r7, #112	; 0x70
 800948e:	46bd      	mov	sp, r7
 8009490:	bdb0      	pop	{r4, r5, r7, pc}
 8009492:	bf00      	nop
 8009494:	2000000c 	.word	0x2000000c

08009498 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b084      	sub	sp, #16
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
 80094a0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80094a2:	2300      	movs	r3, #0
 80094a4:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	4619      	mov	r1, r3
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 f8b0 	bl	8009610 <VL53L0X_GetDeviceMode>
 80094b0:	4603      	mov	r3, r0
 80094b2:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80094b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d107      	bne.n	80094cc <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	3308      	adds	r3, #8
 80094c0:	4619      	mov	r1, r3
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	f000 fa60 	bl	8009988 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 80094c8:	4603      	mov	r3, r0
 80094ca:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 80094cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d102      	bne.n	80094da <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	2200      	movs	r2, #0
 80094d8:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 80094da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d107      	bne.n	80094f2 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	3310      	adds	r3, #16
 80094e6:	4619      	mov	r1, r3
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f000 fa96 	bl	8009a1a <VL53L0X_GetXTalkCompensationRateMegaCps>
 80094ee:	4603      	mov	r3, r0
 80094f0:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 80094f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d107      	bne.n	800950a <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	3314      	adds	r3, #20
 80094fe:	4619      	mov	r1, r3
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f7ff fcb7 	bl	8008e74 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8009506:	4603      	mov	r3, r0
 8009508:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 800950a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d134      	bne.n	800957c <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8009512:	2300      	movs	r3, #0
 8009514:	60bb      	str	r3, [r7, #8]
 8009516:	e02a      	b.n	800956e <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8009518:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d12a      	bne.n	8009576 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	b299      	uxth	r1, r3
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	3308      	adds	r3, #8
 8009528:	009b      	lsls	r3, r3, #2
 800952a:	683a      	ldr	r2, [r7, #0]
 800952c:	4413      	add	r3, r2
 800952e:	3304      	adds	r3, #4
 8009530:	461a      	mov	r2, r3
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 fbb6 	bl	8009ca4 <VL53L0X_GetLimitCheckValue>
 8009538:	4603      	mov	r3, r0
 800953a:	461a      	mov	r2, r3
 800953c:	7bfb      	ldrb	r3, [r7, #15]
 800953e:	4313      	orrs	r3, r2
 8009540:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8009542:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d117      	bne.n	800957a <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	b299      	uxth	r1, r3
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	3318      	adds	r3, #24
 8009552:	683a      	ldr	r2, [r7, #0]
 8009554:	4413      	add	r3, r2
 8009556:	461a      	mov	r2, r3
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f000 fb1d 	bl	8009b98 <VL53L0X_GetLimitCheckEnable>
 800955e:	4603      	mov	r3, r0
 8009560:	461a      	mov	r2, r3
 8009562:	7bfb      	ldrb	r3, [r7, #15]
 8009564:	4313      	orrs	r3, r2
 8009566:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	3301      	adds	r3, #1
 800956c:	60bb      	str	r3, [r7, #8]
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	2b05      	cmp	r3, #5
 8009572:	ddd1      	ble.n	8009518 <VL53L0X_GetDeviceParameters+0x80>
 8009574:	e002      	b.n	800957c <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8009576:	bf00      	nop
 8009578:	e000      	b.n	800957c <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 800957a:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800957c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d107      	bne.n	8009594 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	333c      	adds	r3, #60	; 0x3c
 8009588:	4619      	mov	r1, r3
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f000 fc18 	bl	8009dc0 <VL53L0X_GetWrapAroundCheckEnable>
 8009590:	4603      	mov	r3, r0
 8009592:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8009594:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d107      	bne.n	80095ac <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	3304      	adds	r3, #4
 80095a0:	4619      	mov	r1, r3
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f000 f879 	bl	800969a <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 80095a8:	4603      	mov	r3, r0
 80095aa:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80095ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	3710      	adds	r7, #16
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd80      	pop	{r7, pc}

080095b8 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b085      	sub	sp, #20
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
 80095c0:	460b      	mov	r3, r1
 80095c2:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80095c4:	2300      	movs	r3, #0
 80095c6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 80095c8:	78fb      	ldrb	r3, [r7, #3]
 80095ca:	2b15      	cmp	r3, #21
 80095cc:	bf8c      	ite	hi
 80095ce:	2201      	movhi	r2, #1
 80095d0:	2200      	movls	r2, #0
 80095d2:	b2d2      	uxtb	r2, r2
 80095d4:	2a00      	cmp	r2, #0
 80095d6:	d10e      	bne.n	80095f6 <VL53L0X_SetDeviceMode+0x3e>
 80095d8:	2201      	movs	r2, #1
 80095da:	409a      	lsls	r2, r3
 80095dc:	4b0b      	ldr	r3, [pc, #44]	; (800960c <VL53L0X_SetDeviceMode+0x54>)
 80095de:	4013      	ands	r3, r2
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	bf14      	ite	ne
 80095e4:	2301      	movne	r3, #1
 80095e6:	2300      	moveq	r3, #0
 80095e8:	b2db      	uxtb	r3, r3
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d003      	beq.n	80095f6 <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	78fa      	ldrb	r2, [r7, #3]
 80095f2:	741a      	strb	r2, [r3, #16]
		break;
 80095f4:	e001      	b.n	80095fa <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80095f6:	23f8      	movs	r3, #248	; 0xf8
 80095f8:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80095fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3714      	adds	r7, #20
 8009602:	46bd      	mov	sp, r7
 8009604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009608:	4770      	bx	lr
 800960a:	bf00      	nop
 800960c:	0030000b 	.word	0x0030000b

08009610 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8009610:	b480      	push	{r7}
 8009612:	b085      	sub	sp, #20
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800961a:	2300      	movs	r3, #0
 800961c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	7c1a      	ldrb	r2, [r3, #16]
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8009626:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800962a:	4618      	mov	r0, r3
 800962c:	3714      	adds	r7, #20
 800962e:	46bd      	mov	sp, r7
 8009630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009634:	4770      	bx	lr

08009636 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8009636:	b580      	push	{r7, lr}
 8009638:	b084      	sub	sp, #16
 800963a:	af00      	add	r7, sp, #0
 800963c:	6078      	str	r0, [r7, #4]
 800963e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009640:	2300      	movs	r3, #0
 8009642:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8009644:	683a      	ldr	r2, [r7, #0]
 8009646:	2109      	movs	r1, #9
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f004 f8bb 	bl	800d7c4 <VL53L0X_RdByte>
 800964e:	4603      	mov	r3, r0
 8009650:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8009652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d106      	bne.n	8009668 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	781b      	ldrb	r3, [r3, #0]
 800965e:	f003 0301 	and.w	r3, r3, #1
 8009662:	b2da      	uxtb	r2, r3
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8009668:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800966c:	4618      	mov	r0, r3
 800966e:	3710      	adds	r7, #16
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}

08009674 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b084      	sub	sp, #16
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
 800967c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800967e:	2300      	movs	r3, #0
 8009680:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8009682:	6839      	ldr	r1, [r7, #0]
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f002 ff73 	bl	800c570 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800968a:	4603      	mov	r3, r0
 800968c:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800968e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009692:	4618      	mov	r0, r3
 8009694:	3710      	adds	r7, #16
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}

0800969a <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800969a:	b580      	push	{r7, lr}
 800969c:	b084      	sub	sp, #16
 800969e:	af00      	add	r7, sp, #0
 80096a0:	6078      	str	r0, [r7, #4]
 80096a2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80096a4:	2300      	movs	r3, #0
 80096a6:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 80096a8:	6839      	ldr	r1, [r7, #0]
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	f003 f840 	bl	800c730 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 80096b0:	4603      	mov	r3, r0
 80096b2:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 80096b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	3710      	adds	r7, #16
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}

080096c0 <VL53L0X_GetVcselPulsePeriod>:
	return Status;
}

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b086      	sub	sp, #24
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	60f8      	str	r0, [r7, #12]
 80096c8:	460b      	mov	r3, r1
 80096ca:	607a      	str	r2, [r7, #4]
 80096cc:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80096ce:	2300      	movs	r3, #0
 80096d0:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 80096d2:	7afb      	ldrb	r3, [r7, #11]
 80096d4:	687a      	ldr	r2, [r7, #4]
 80096d6:	4619      	mov	r1, r3
 80096d8:	68f8      	ldr	r0, [r7, #12]
 80096da:	f002 ff12 	bl	800c502 <VL53L0X_get_vcsel_pulse_period>
 80096de:	4603      	mov	r3, r0
 80096e0:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80096e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3718      	adds	r7, #24
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}
	...

080096f0 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b086      	sub	sp, #24
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
 80096f8:	460b      	mov	r3, r1
 80096fa:	70fb      	strb	r3, [r7, #3]
 80096fc:	4613      	mov	r3, r2
 80096fe:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009700:	2300      	movs	r3, #0
 8009702:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8009704:	2300      	movs	r3, #0
 8009706:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8009708:	2300      	movs	r3, #0
 800970a:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800970c:	f107 030f 	add.w	r3, r7, #15
 8009710:	461a      	mov	r2, r3
 8009712:	2101      	movs	r1, #1
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f004 f855 	bl	800d7c4 <VL53L0X_RdByte>
 800971a:	4603      	mov	r3, r0
 800971c:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800971e:	7bfb      	ldrb	r3, [r7, #15]
 8009720:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 8009722:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d15a      	bne.n	80097e0 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 800972a:	78bb      	ldrb	r3, [r7, #2]
 800972c:	2b01      	cmp	r3, #1
 800972e:	d12b      	bne.n	8009788 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8009730:	78fb      	ldrb	r3, [r7, #3]
 8009732:	2b04      	cmp	r3, #4
 8009734:	d825      	bhi.n	8009782 <VL53L0X_SetSequenceStepEnable+0x92>
 8009736:	a201      	add	r2, pc, #4	; (adr r2, 800973c <VL53L0X_SetSequenceStepEnable+0x4c>)
 8009738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800973c:	08009751 	.word	0x08009751
 8009740:	0800975b 	.word	0x0800975b
 8009744:	08009765 	.word	0x08009765
 8009748:	0800976f 	.word	0x0800976f
 800974c:	08009779 	.word	0x08009779
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8009750:	7dbb      	ldrb	r3, [r7, #22]
 8009752:	f043 0310 	orr.w	r3, r3, #16
 8009756:	75bb      	strb	r3, [r7, #22]
				break;
 8009758:	e043      	b.n	80097e2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800975a:	7dbb      	ldrb	r3, [r7, #22]
 800975c:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8009760:	75bb      	strb	r3, [r7, #22]
				break;
 8009762:	e03e      	b.n	80097e2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8009764:	7dbb      	ldrb	r3, [r7, #22]
 8009766:	f043 0304 	orr.w	r3, r3, #4
 800976a:	75bb      	strb	r3, [r7, #22]
				break;
 800976c:	e039      	b.n	80097e2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800976e:	7dbb      	ldrb	r3, [r7, #22]
 8009770:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009774:	75bb      	strb	r3, [r7, #22]
				break;
 8009776:	e034      	b.n	80097e2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8009778:	7dbb      	ldrb	r3, [r7, #22]
 800977a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800977e:	75bb      	strb	r3, [r7, #22]
				break;
 8009780:	e02f      	b.n	80097e2 <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009782:	23fc      	movs	r3, #252	; 0xfc
 8009784:	75fb      	strb	r3, [r7, #23]
 8009786:	e02c      	b.n	80097e2 <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8009788:	78fb      	ldrb	r3, [r7, #3]
 800978a:	2b04      	cmp	r3, #4
 800978c:	d825      	bhi.n	80097da <VL53L0X_SetSequenceStepEnable+0xea>
 800978e:	a201      	add	r2, pc, #4	; (adr r2, 8009794 <VL53L0X_SetSequenceStepEnable+0xa4>)
 8009790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009794:	080097a9 	.word	0x080097a9
 8009798:	080097b3 	.word	0x080097b3
 800979c:	080097bd 	.word	0x080097bd
 80097a0:	080097c7 	.word	0x080097c7
 80097a4:	080097d1 	.word	0x080097d1
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 80097a8:	7dbb      	ldrb	r3, [r7, #22]
 80097aa:	f023 0310 	bic.w	r3, r3, #16
 80097ae:	75bb      	strb	r3, [r7, #22]
				break;
 80097b0:	e017      	b.n	80097e2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 80097b2:	7dbb      	ldrb	r3, [r7, #22]
 80097b4:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80097b8:	75bb      	strb	r3, [r7, #22]
				break;
 80097ba:	e012      	b.n	80097e2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 80097bc:	7dbb      	ldrb	r3, [r7, #22]
 80097be:	f023 0304 	bic.w	r3, r3, #4
 80097c2:	75bb      	strb	r3, [r7, #22]
				break;
 80097c4:	e00d      	b.n	80097e2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 80097c6:	7dbb      	ldrb	r3, [r7, #22]
 80097c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80097cc:	75bb      	strb	r3, [r7, #22]
				break;
 80097ce:	e008      	b.n	80097e2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 80097d0:	7dbb      	ldrb	r3, [r7, #22]
 80097d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80097d6:	75bb      	strb	r3, [r7, #22]
				break;
 80097d8:	e003      	b.n	80097e2 <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80097da:	23fc      	movs	r3, #252	; 0xfc
 80097dc:	75fb      	strb	r3, [r7, #23]
 80097de:	e000      	b.n	80097e2 <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 80097e0:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 80097e2:	7bfb      	ldrb	r3, [r7, #15]
 80097e4:	7dba      	ldrb	r2, [r7, #22]
 80097e6:	429a      	cmp	r2, r3
 80097e8:	d01e      	beq.n	8009828 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 80097ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d107      	bne.n	8009802 <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 80097f2:	7dbb      	ldrb	r3, [r7, #22]
 80097f4:	461a      	mov	r2, r3
 80097f6:	2101      	movs	r1, #1
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f003 ff61 	bl	800d6c0 <VL53L0X_WrByte>
 80097fe:	4603      	mov	r3, r0
 8009800:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8009802:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d103      	bne.n	8009812 <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	7dba      	ldrb	r2, [r7, #22]
 800980e:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8009812:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d106      	bne.n	8009828 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	695b      	ldr	r3, [r3, #20]
 800981e:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8009820:	6939      	ldr	r1, [r7, #16]
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f7ff ff26 	bl	8009674 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8009828:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800982c:	4618      	mov	r0, r3
 800982e:	3718      	adds	r7, #24
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}

08009834 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8009834:	b480      	push	{r7}
 8009836:	b087      	sub	sp, #28
 8009838:	af00      	add	r7, sp, #0
 800983a:	60f8      	str	r0, [r7, #12]
 800983c:	607b      	str	r3, [r7, #4]
 800983e:	460b      	mov	r3, r1
 8009840:	72fb      	strb	r3, [r7, #11]
 8009842:	4613      	mov	r3, r2
 8009844:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009846:	2300      	movs	r3, #0
 8009848:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2200      	movs	r2, #0
 800984e:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8009850:	7afb      	ldrb	r3, [r7, #11]
 8009852:	2b04      	cmp	r3, #4
 8009854:	d836      	bhi.n	80098c4 <sequence_step_enabled+0x90>
 8009856:	a201      	add	r2, pc, #4	; (adr r2, 800985c <sequence_step_enabled+0x28>)
 8009858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800985c:	08009871 	.word	0x08009871
 8009860:	08009883 	.word	0x08009883
 8009864:	08009895 	.word	0x08009895
 8009868:	080098a7 	.word	0x080098a7
 800986c:	080098b9 	.word	0x080098b9
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8009870:	7abb      	ldrb	r3, [r7, #10]
 8009872:	111b      	asrs	r3, r3, #4
 8009874:	b2db      	uxtb	r3, r3
 8009876:	f003 0301 	and.w	r3, r3, #1
 800987a:	b2da      	uxtb	r2, r3
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	701a      	strb	r2, [r3, #0]
		break;
 8009880:	e022      	b.n	80098c8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8009882:	7abb      	ldrb	r3, [r7, #10]
 8009884:	10db      	asrs	r3, r3, #3
 8009886:	b2db      	uxtb	r3, r3
 8009888:	f003 0301 	and.w	r3, r3, #1
 800988c:	b2da      	uxtb	r2, r3
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	701a      	strb	r2, [r3, #0]
		break;
 8009892:	e019      	b.n	80098c8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8009894:	7abb      	ldrb	r3, [r7, #10]
 8009896:	109b      	asrs	r3, r3, #2
 8009898:	b2db      	uxtb	r3, r3
 800989a:	f003 0301 	and.w	r3, r3, #1
 800989e:	b2da      	uxtb	r2, r3
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	701a      	strb	r2, [r3, #0]
		break;
 80098a4:	e010      	b.n	80098c8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80098a6:	7abb      	ldrb	r3, [r7, #10]
 80098a8:	119b      	asrs	r3, r3, #6
 80098aa:	b2db      	uxtb	r3, r3
 80098ac:	f003 0301 	and.w	r3, r3, #1
 80098b0:	b2da      	uxtb	r2, r3
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	701a      	strb	r2, [r3, #0]
		break;
 80098b6:	e007      	b.n	80098c8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80098b8:	7abb      	ldrb	r3, [r7, #10]
 80098ba:	09db      	lsrs	r3, r3, #7
 80098bc:	b2da      	uxtb	r2, r3
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	701a      	strb	r2, [r3, #0]
		break;
 80098c2:	e001      	b.n	80098c8 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80098c4:	23fc      	movs	r3, #252	; 0xfc
 80098c6:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80098c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80098cc:	4618      	mov	r0, r3
 80098ce:	371c      	adds	r7, #28
 80098d0:	46bd      	mov	sp, r7
 80098d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d6:	4770      	bx	lr

080098d8 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b084      	sub	sp, #16
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
 80098e0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80098e2:	2300      	movs	r3, #0
 80098e4:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 80098e6:	2300      	movs	r3, #0
 80098e8:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80098ea:	f107 030e 	add.w	r3, r7, #14
 80098ee:	461a      	mov	r2, r3
 80098f0:	2101      	movs	r1, #1
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f003 ff66 	bl	800d7c4 <VL53L0X_RdByte>
 80098f8:	4603      	mov	r3, r0
 80098fa:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 80098fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d107      	bne.n	8009914 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8009904:	7bba      	ldrb	r2, [r7, #14]
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	2100      	movs	r1, #0
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f7ff ff92 	bl	8009834 <sequence_step_enabled>
 8009910:	4603      	mov	r3, r0
 8009912:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009914:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d108      	bne.n	800992e <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 800991c:	7bba      	ldrb	r2, [r7, #14]
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	3302      	adds	r3, #2
 8009922:	2101      	movs	r1, #1
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f7ff ff85 	bl	8009834 <sequence_step_enabled>
 800992a:	4603      	mov	r3, r0
 800992c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800992e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d108      	bne.n	8009948 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8009936:	7bba      	ldrb	r2, [r7, #14]
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	3301      	adds	r3, #1
 800993c:	2102      	movs	r1, #2
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	f7ff ff78 	bl	8009834 <sequence_step_enabled>
 8009944:	4603      	mov	r3, r0
 8009946:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009948:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d108      	bne.n	8009962 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8009950:	7bba      	ldrb	r2, [r7, #14]
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	3303      	adds	r3, #3
 8009956:	2103      	movs	r1, #3
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f7ff ff6b 	bl	8009834 <sequence_step_enabled>
 800995e:	4603      	mov	r3, r0
 8009960:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d108      	bne.n	800997c <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800996a:	7bba      	ldrb	r2, [r7, #14]
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	3304      	adds	r3, #4
 8009970:	2104      	movs	r1, #4
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f7ff ff5e 	bl	8009834 <sequence_step_enabled>
 8009978:	4603      	mov	r3, r0
 800997a:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800997c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009980:	4618      	mov	r0, r3
 8009982:	3710      	adds	r7, #16
 8009984:	46bd      	mov	sp, r7
 8009986:	bd80      	pop	{r7, pc}

08009988 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b084      	sub	sp, #16
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
 8009990:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009992:	2300      	movs	r3, #0
 8009994:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8009996:	f107 030c 	add.w	r3, r7, #12
 800999a:	461a      	mov	r2, r3
 800999c:	21f8      	movs	r1, #248	; 0xf8
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f003 ff3a 	bl	800d818 <VL53L0X_RdWord>
 80099a4:	4603      	mov	r3, r0
 80099a6:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 80099a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d108      	bne.n	80099c2 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 80099b0:	f107 0308 	add.w	r3, r7, #8
 80099b4:	461a      	mov	r2, r3
 80099b6:	2104      	movs	r1, #4
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f003 ff65 	bl	800d888 <VL53L0X_RdDWord>
 80099be:	4603      	mov	r3, r0
 80099c0:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80099c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d10c      	bne.n	80099e4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 80099ca:	89bb      	ldrh	r3, [r7, #12]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d005      	beq.n	80099dc <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	89ba      	ldrh	r2, [r7, #12]
 80099d4:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	681a      	ldr	r2, [r3, #0]
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80099e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3710      	adds	r7, #16
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}

080099f0 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b085      	sub	sp, #20
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
 80099f8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80099fa:	2300      	movs	r3, #0
 80099fc:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	7f1b      	ldrb	r3, [r3, #28]
 8009a02:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	7bba      	ldrb	r2, [r7, #14]
 8009a08:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8009a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009a0e:	4618      	mov	r0, r3
 8009a10:	3714      	adds	r7, #20
 8009a12:	46bd      	mov	sp, r7
 8009a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a18:	4770      	bx	lr

08009a1a <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8009a1a:	b580      	push	{r7, lr}
 8009a1c:	b086      	sub	sp, #24
 8009a1e:	af00      	add	r7, sp, #0
 8009a20:	6078      	str	r0, [r7, #4]
 8009a22:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009a24:	2300      	movs	r3, #0
 8009a26:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8009a28:	f107 030e 	add.w	r3, r7, #14
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	2120      	movs	r1, #32
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f003 fef1 	bl	800d818 <VL53L0X_RdWord>
 8009a36:	4603      	mov	r3, r0
 8009a38:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8009a3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d118      	bne.n	8009a74 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8009a42:	89fb      	ldrh	r3, [r7, #14]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d109      	bne.n	8009a5c <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6a1b      	ldr	r3, [r3, #32]
 8009a4c:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	693a      	ldr	r2, [r7, #16]
 8009a52:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2200      	movs	r2, #0
 8009a58:	771a      	strb	r2, [r3, #28]
 8009a5a:	e00b      	b.n	8009a74 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8009a5c:	89fb      	ldrh	r3, [r7, #14]
 8009a5e:	00db      	lsls	r3, r3, #3
 8009a60:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	693a      	ldr	r2, [r7, #16]
 8009a66:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	693a      	ldr	r2, [r7, #16]
 8009a6c:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2201      	movs	r2, #1
 8009a72:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009a74:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	3718      	adds	r7, #24
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}

08009a80 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b086      	sub	sp, #24
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
 8009a88:	460b      	mov	r3, r1
 8009a8a:	807b      	strh	r3, [r7, #2]
 8009a8c:	4613      	mov	r3, r2
 8009a8e:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009a90:	2300      	movs	r3, #0
 8009a92:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8009a94:	2300      	movs	r3, #0
 8009a96:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8009aa0:	887b      	ldrh	r3, [r7, #2]
 8009aa2:	2b05      	cmp	r3, #5
 8009aa4:	d902      	bls.n	8009aac <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009aa6:	23fc      	movs	r3, #252	; 0xfc
 8009aa8:	75fb      	strb	r3, [r7, #23]
 8009aaa:	e05b      	b.n	8009b64 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8009aac:	787b      	ldrb	r3, [r7, #1]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d106      	bne.n	8009ac0 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8009aba:	2301      	movs	r3, #1
 8009abc:	73bb      	strb	r3, [r7, #14]
 8009abe:	e00a      	b.n	8009ad6 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009ac0:	887b      	ldrh	r3, [r7, #2]
 8009ac2:	687a      	ldr	r2, [r7, #4]
 8009ac4:	330c      	adds	r3, #12
 8009ac6:	009b      	lsls	r3, r3, #2
 8009ac8:	4413      	add	r3, r2
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8009ace:	2300      	movs	r3, #0
 8009ad0:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8009ad6:	887b      	ldrh	r3, [r7, #2]
 8009ad8:	2b05      	cmp	r3, #5
 8009ada:	d841      	bhi.n	8009b60 <VL53L0X_SetLimitCheckEnable+0xe0>
 8009adc:	a201      	add	r2, pc, #4	; (adr r2, 8009ae4 <VL53L0X_SetLimitCheckEnable+0x64>)
 8009ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ae2:	bf00      	nop
 8009ae4:	08009afd 	.word	0x08009afd
 8009ae8:	08009b07 	.word	0x08009b07
 8009aec:	08009b1d 	.word	0x08009b1d
 8009af0:	08009b27 	.word	0x08009b27
 8009af4:	08009b31 	.word	0x08009b31
 8009af8:	08009b49 	.word	0x08009b49

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	7bfa      	ldrb	r2, [r7, #15]
 8009b00:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8009b04:	e02e      	b.n	8009b64 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8009b06:	693b      	ldr	r3, [r7, #16]
 8009b08:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8009b0a:	b29b      	uxth	r3, r3
 8009b0c:	461a      	mov	r2, r3
 8009b0e:	2144      	movs	r1, #68	; 0x44
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f003 fdf9 	bl	800d708 <VL53L0X_WrWord>
 8009b16:	4603      	mov	r3, r0
 8009b18:	75fb      	strb	r3, [r7, #23]

			break;
 8009b1a:	e023      	b.n	8009b64 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	7bfa      	ldrb	r2, [r7, #15]
 8009b20:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8009b24:	e01e      	b.n	8009b64 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	7bfa      	ldrb	r2, [r7, #15]
 8009b2a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8009b2e:	e019      	b.n	8009b64 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8009b30:	7bbb      	ldrb	r3, [r7, #14]
 8009b32:	005b      	lsls	r3, r3, #1
 8009b34:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8009b36:	7b7b      	ldrb	r3, [r7, #13]
 8009b38:	22fe      	movs	r2, #254	; 0xfe
 8009b3a:	2160      	movs	r1, #96	; 0x60
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	f003 fe0d 	bl	800d75c <VL53L0X_UpdateByte>
 8009b42:	4603      	mov	r3, r0
 8009b44:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8009b46:	e00d      	b.n	8009b64 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8009b48:	7bbb      	ldrb	r3, [r7, #14]
 8009b4a:	011b      	lsls	r3, r3, #4
 8009b4c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8009b4e:	7b7b      	ldrb	r3, [r7, #13]
 8009b50:	22ef      	movs	r2, #239	; 0xef
 8009b52:	2160      	movs	r1, #96	; 0x60
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f003 fe01 	bl	800d75c <VL53L0X_UpdateByte>
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8009b5e:	e001      	b.n	8009b64 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009b60:	23fc      	movs	r3, #252	; 0xfc
 8009b62:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009b64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d10f      	bne.n	8009b8c <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8009b6c:	787b      	ldrb	r3, [r7, #1]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d106      	bne.n	8009b80 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009b72:	887b      	ldrh	r3, [r7, #2]
 8009b74:	687a      	ldr	r2, [r7, #4]
 8009b76:	4413      	add	r3, r2
 8009b78:	2200      	movs	r2, #0
 8009b7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8009b7e:	e005      	b.n	8009b8c <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009b80:	887b      	ldrh	r3, [r7, #2]
 8009b82:	687a      	ldr	r2, [r7, #4]
 8009b84:	4413      	add	r3, r2
 8009b86:	2201      	movs	r2, #1
 8009b88:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009b8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3718      	adds	r7, #24
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}

08009b98 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8009b98:	b480      	push	{r7}
 8009b9a:	b087      	sub	sp, #28
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	60f8      	str	r0, [r7, #12]
 8009ba0:	460b      	mov	r3, r1
 8009ba2:	607a      	str	r2, [r7, #4]
 8009ba4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8009baa:	897b      	ldrh	r3, [r7, #10]
 8009bac:	2b05      	cmp	r3, #5
 8009bae:	d905      	bls.n	8009bbc <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009bb0:	23fc      	movs	r3, #252	; 0xfc
 8009bb2:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	701a      	strb	r2, [r3, #0]
 8009bba:	e008      	b.n	8009bce <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009bbc:	897b      	ldrh	r3, [r7, #10]
 8009bbe:	68fa      	ldr	r2, [r7, #12]
 8009bc0:	4413      	add	r3, r2
 8009bc2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bc6:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	7dba      	ldrb	r2, [r7, #22]
 8009bcc:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009bce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	371c      	adds	r7, #28
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bdc:	4770      	bx	lr
	...

08009be0 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b086      	sub	sp, #24
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	60f8      	str	r0, [r7, #12]
 8009be8:	460b      	mov	r3, r1
 8009bea:	607a      	str	r2, [r7, #4]
 8009bec:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8009bf2:	897b      	ldrh	r3, [r7, #10]
 8009bf4:	68fa      	ldr	r2, [r7, #12]
 8009bf6:	4413      	add	r3, r2
 8009bf8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bfc:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8009bfe:	7dbb      	ldrb	r3, [r7, #22]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d107      	bne.n	8009c14 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009c04:	897b      	ldrh	r3, [r7, #10]
 8009c06:	68fa      	ldr	r2, [r7, #12]
 8009c08:	330c      	adds	r3, #12
 8009c0a:	009b      	lsls	r3, r3, #2
 8009c0c:	4413      	add	r3, r2
 8009c0e:	687a      	ldr	r2, [r7, #4]
 8009c10:	605a      	str	r2, [r3, #4]
 8009c12:	e040      	b.n	8009c96 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8009c14:	897b      	ldrh	r3, [r7, #10]
 8009c16:	2b05      	cmp	r3, #5
 8009c18:	d830      	bhi.n	8009c7c <VL53L0X_SetLimitCheckValue+0x9c>
 8009c1a:	a201      	add	r2, pc, #4	; (adr r2, 8009c20 <VL53L0X_SetLimitCheckValue+0x40>)
 8009c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c20:	08009c39 	.word	0x08009c39
 8009c24:	08009c41 	.word	0x08009c41
 8009c28:	08009c57 	.word	0x08009c57
 8009c2c:	08009c5f 	.word	0x08009c5f
 8009c30:	08009c67 	.word	0x08009c67
 8009c34:	08009c67 	.word	0x08009c67

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	687a      	ldr	r2, [r7, #4]
 8009c3c:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8009c3e:	e01f      	b.n	8009c80 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8009c44:	b29b      	uxth	r3, r3
 8009c46:	461a      	mov	r2, r3
 8009c48:	2144      	movs	r1, #68	; 0x44
 8009c4a:	68f8      	ldr	r0, [r7, #12]
 8009c4c:	f003 fd5c 	bl	800d708 <VL53L0X_WrWord>
 8009c50:	4603      	mov	r3, r0
 8009c52:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8009c54:	e014      	b.n	8009c80 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	687a      	ldr	r2, [r7, #4]
 8009c5a:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8009c5c:	e010      	b.n	8009c80 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	687a      	ldr	r2, [r7, #4]
 8009c62:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8009c64:	e00c      	b.n	8009c80 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8009c6a:	b29b      	uxth	r3, r3
 8009c6c:	461a      	mov	r2, r3
 8009c6e:	2164      	movs	r1, #100	; 0x64
 8009c70:	68f8      	ldr	r0, [r7, #12]
 8009c72:	f003 fd49 	bl	800d708 <VL53L0X_WrWord>
 8009c76:	4603      	mov	r3, r0
 8009c78:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8009c7a:	e001      	b.n	8009c80 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009c7c:	23fc      	movs	r3, #252	; 0xfc
 8009c7e:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8009c80:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d106      	bne.n	8009c96 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009c88:	897b      	ldrh	r3, [r7, #10]
 8009c8a:	68fa      	ldr	r2, [r7, #12]
 8009c8c:	330c      	adds	r3, #12
 8009c8e:	009b      	lsls	r3, r3, #2
 8009c90:	4413      	add	r3, r2
 8009c92:	687a      	ldr	r2, [r7, #4]
 8009c94:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009c96:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3718      	adds	r7, #24
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}
 8009ca2:	bf00      	nop

08009ca4 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b088      	sub	sp, #32
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	60f8      	str	r0, [r7, #12]
 8009cac:	460b      	mov	r3, r1
 8009cae:	607a      	str	r2, [r7, #4]
 8009cb0:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8009cba:	897b      	ldrh	r3, [r7, #10]
 8009cbc:	2b05      	cmp	r3, #5
 8009cbe:	d847      	bhi.n	8009d50 <VL53L0X_GetLimitCheckValue+0xac>
 8009cc0:	a201      	add	r2, pc, #4	; (adr r2, 8009cc8 <VL53L0X_GetLimitCheckValue+0x24>)
 8009cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cc6:	bf00      	nop
 8009cc8:	08009ce1 	.word	0x08009ce1
 8009ccc:	08009ced 	.word	0x08009ced
 8009cd0:	08009d13 	.word	0x08009d13
 8009cd4:	08009d1f 	.word	0x08009d1f
 8009cd8:	08009d2b 	.word	0x08009d2b
 8009cdc:	08009d2b 	.word	0x08009d2b

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ce4:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	77bb      	strb	r3, [r7, #30]
		break;
 8009cea:	e033      	b.n	8009d54 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8009cec:	f107 0316 	add.w	r3, r7, #22
 8009cf0:	461a      	mov	r2, r3
 8009cf2:	2144      	movs	r1, #68	; 0x44
 8009cf4:	68f8      	ldr	r0, [r7, #12]
 8009cf6:	f003 fd8f 	bl	800d818 <VL53L0X_RdWord>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8009cfe:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d102      	bne.n	8009d0c <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8009d06:	8afb      	ldrh	r3, [r7, #22]
 8009d08:	025b      	lsls	r3, r3, #9
 8009d0a:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	77bb      	strb	r3, [r7, #30]
		break;
 8009d10:	e020      	b.n	8009d54 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d16:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8009d18:	2300      	movs	r3, #0
 8009d1a:	77bb      	strb	r3, [r7, #30]
		break;
 8009d1c:	e01a      	b.n	8009d54 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d22:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8009d24:	2300      	movs	r3, #0
 8009d26:	77bb      	strb	r3, [r7, #30]
		break;
 8009d28:	e014      	b.n	8009d54 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8009d2a:	f107 0316 	add.w	r3, r7, #22
 8009d2e:	461a      	mov	r2, r3
 8009d30:	2164      	movs	r1, #100	; 0x64
 8009d32:	68f8      	ldr	r0, [r7, #12]
 8009d34:	f003 fd70 	bl	800d818 <VL53L0X_RdWord>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8009d3c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d102      	bne.n	8009d4a <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8009d44:	8afb      	ldrh	r3, [r7, #22]
 8009d46:	025b      	lsls	r3, r3, #9
 8009d48:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	77bb      	strb	r3, [r7, #30]
		break;
 8009d4e:	e001      	b.n	8009d54 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009d50:	23fc      	movs	r3, #252	; 0xfc
 8009d52:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009d54:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d12a      	bne.n	8009db2 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8009d5c:	7fbb      	ldrb	r3, [r7, #30]
 8009d5e:	2b01      	cmp	r3, #1
 8009d60:	d124      	bne.n	8009dac <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8009d62:	69bb      	ldr	r3, [r7, #24]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d110      	bne.n	8009d8a <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8009d68:	897b      	ldrh	r3, [r7, #10]
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	330c      	adds	r3, #12
 8009d6e:	009b      	lsls	r3, r3, #2
 8009d70:	4413      	add	r3, r2
 8009d72:	685b      	ldr	r3, [r3, #4]
 8009d74:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	69ba      	ldr	r2, [r7, #24]
 8009d7a:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8009d7c:	897b      	ldrh	r3, [r7, #10]
 8009d7e:	68fa      	ldr	r2, [r7, #12]
 8009d80:	4413      	add	r3, r2
 8009d82:	2200      	movs	r2, #0
 8009d84:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8009d88:	e013      	b.n	8009db2 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	69ba      	ldr	r2, [r7, #24]
 8009d8e:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8009d90:	897b      	ldrh	r3, [r7, #10]
 8009d92:	68fa      	ldr	r2, [r7, #12]
 8009d94:	330c      	adds	r3, #12
 8009d96:	009b      	lsls	r3, r3, #2
 8009d98:	4413      	add	r3, r2
 8009d9a:	69ba      	ldr	r2, [r7, #24]
 8009d9c:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8009d9e:	897b      	ldrh	r3, [r7, #10]
 8009da0:	68fa      	ldr	r2, [r7, #12]
 8009da2:	4413      	add	r3, r2
 8009da4:	2201      	movs	r2, #1
 8009da6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8009daa:	e002      	b.n	8009db2 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	69ba      	ldr	r2, [r7, #24]
 8009db0:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009db2:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8009db6:	4618      	mov	r0, r3
 8009db8:	3720      	adds	r7, #32
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}
 8009dbe:	bf00      	nop

08009dc0 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b084      	sub	sp, #16
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009dca:	2300      	movs	r3, #0
 8009dcc:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8009dce:	f107 030e 	add.w	r3, r7, #14
 8009dd2:	461a      	mov	r2, r3
 8009dd4:	2101      	movs	r1, #1
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f003 fcf4 	bl	800d7c4 <VL53L0X_RdByte>
 8009ddc:	4603      	mov	r3, r0
 8009dde:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8009de0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d10e      	bne.n	8009e06 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8009de8:	7bba      	ldrb	r2, [r7, #14]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 8009df0:	7bbb      	ldrb	r3, [r7, #14]
 8009df2:	b25b      	sxtb	r3, r3
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	da03      	bge.n	8009e00 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	701a      	strb	r2, [r3, #0]
 8009dfe:	e002      	b.n	8009e06 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	2200      	movs	r2, #0
 8009e04:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009e06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d104      	bne.n	8009e18 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	781a      	ldrb	r2, [r3, #0]
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009e18:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3710      	adds	r7, #16
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}

08009e24 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b084      	sub	sp, #16
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8009e30:	f107 030e 	add.w	r3, r7, #14
 8009e34:	4619      	mov	r1, r3
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f7ff fbea 	bl	8009610 <VL53L0X_GetDeviceMode>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8009e40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d107      	bne.n	8009e58 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8009e48:	7bbb      	ldrb	r3, [r7, #14]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d104      	bne.n	8009e58 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f000 f898 	bl	8009f84 <VL53L0X_StartMeasurement>
 8009e54:	4603      	mov	r3, r0
 8009e56:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8009e58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d104      	bne.n	8009e6a <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f001 fb3f 	bl	800b4e4 <VL53L0X_measurement_poll_for_completion>
 8009e66:	4603      	mov	r3, r0
 8009e68:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8009e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d106      	bne.n	8009e80 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8009e72:	7bbb      	ldrb	r3, [r7, #14]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d103      	bne.n	8009e80 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2203      	movs	r2, #3
 8009e7c:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8009e80:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3710      	adds	r7, #16
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}

08009e8c <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b086      	sub	sp, #24
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	60f8      	str	r0, [r7, #12]
 8009e94:	60b9      	str	r1, [r7, #8]
 8009e96:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009e98:	2300      	movs	r3, #0
 8009e9a:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	687a      	ldr	r2, [r7, #4]
 8009ea0:	68b9      	ldr	r1, [r7, #8]
 8009ea2:	68f8      	ldr	r0, [r7, #12]
 8009ea4:	f001 fae1 	bl	800b46a <VL53L0X_perform_ref_calibration>
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8009eac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	3718      	adds	r7, #24
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b086      	sub	sp, #24
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	460b      	mov	r3, r1
 8009ec2:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8009ece:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8009ed0:	7dbb      	ldrb	r3, [r7, #22]
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d005      	beq.n	8009ee2 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8009ed6:	7dbb      	ldrb	r3, [r7, #22]
 8009ed8:	2b02      	cmp	r3, #2
 8009eda:	d002      	beq.n	8009ee2 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8009edc:	7dbb      	ldrb	r3, [r7, #22]
 8009ede:	2b03      	cmp	r3, #3
 8009ee0:	d147      	bne.n	8009f72 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8009ee2:	f107 030c 	add.w	r3, r7, #12
 8009ee6:	f107 0210 	add.w	r2, r7, #16
 8009eea:	2101      	movs	r1, #1
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	f000 fbc3 	bl	800a678 <VL53L0X_GetInterruptThresholds>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8009ef6:	693b      	ldr	r3, [r7, #16]
 8009ef8:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8009efc:	d803      	bhi.n	8009f06 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8009efe:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8009f00:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8009f04:	d935      	bls.n	8009f72 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8009f06:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d131      	bne.n	8009f72 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8009f0e:	78fb      	ldrb	r3, [r7, #3]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d006      	beq.n	8009f22 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8009f14:	491a      	ldr	r1, [pc, #104]	; (8009f80 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	f002 fcbc 	bl	800c894 <VL53L0X_load_tuning_settings>
 8009f1c:	4603      	mov	r3, r0
 8009f1e:	75fb      	strb	r3, [r7, #23]
 8009f20:	e027      	b.n	8009f72 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8009f22:	2204      	movs	r2, #4
 8009f24:	21ff      	movs	r1, #255	; 0xff
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f003 fbca 	bl	800d6c0 <VL53L0X_WrByte>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	461a      	mov	r2, r3
 8009f30:	7dfb      	ldrb	r3, [r7, #23]
 8009f32:	4313      	orrs	r3, r2
 8009f34:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8009f36:	2200      	movs	r2, #0
 8009f38:	2170      	movs	r1, #112	; 0x70
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f003 fbc0 	bl	800d6c0 <VL53L0X_WrByte>
 8009f40:	4603      	mov	r3, r0
 8009f42:	461a      	mov	r2, r3
 8009f44:	7dfb      	ldrb	r3, [r7, #23]
 8009f46:	4313      	orrs	r3, r2
 8009f48:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	21ff      	movs	r1, #255	; 0xff
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f003 fbb6 	bl	800d6c0 <VL53L0X_WrByte>
 8009f54:	4603      	mov	r3, r0
 8009f56:	461a      	mov	r2, r3
 8009f58:	7dfb      	ldrb	r3, [r7, #23]
 8009f5a:	4313      	orrs	r3, r2
 8009f5c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009f5e:	2200      	movs	r2, #0
 8009f60:	2180      	movs	r1, #128	; 0x80
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f003 fbac 	bl	800d6c0 <VL53L0X_WrByte>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	461a      	mov	r2, r3
 8009f6c:	7dfb      	ldrb	r3, [r7, #23]
 8009f6e:	4313      	orrs	r3, r2
 8009f70:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8009f72:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8009f76:	4618      	mov	r0, r3
 8009f78:	3718      	adds	r7, #24
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	bd80      	pop	{r7, pc}
 8009f7e:	bf00      	nop
 8009f80:	20000100 	.word	0x20000100

08009f84 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b086      	sub	sp, #24
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8009f90:	2301      	movs	r3, #1
 8009f92:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8009f94:	f107 030e 	add.w	r3, r7, #14
 8009f98:	4619      	mov	r1, r3
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f7ff fb38 	bl	8009610 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009fa0:	2201      	movs	r2, #1
 8009fa2:	2180      	movs	r1, #128	; 0x80
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f003 fb8b 	bl	800d6c0 <VL53L0X_WrByte>
 8009faa:	4603      	mov	r3, r0
 8009fac:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009fae:	2201      	movs	r2, #1
 8009fb0:	21ff      	movs	r1, #255	; 0xff
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f003 fb84 	bl	800d6c0 <VL53L0X_WrByte>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	2100      	movs	r1, #0
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f003 fb7d 	bl	800d6c0 <VL53L0X_WrByte>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 8009fd0:	461a      	mov	r2, r3
 8009fd2:	2191      	movs	r1, #145	; 0x91
 8009fd4:	6878      	ldr	r0, [r7, #4]
 8009fd6:	f003 fb73 	bl	800d6c0 <VL53L0X_WrByte>
 8009fda:	4603      	mov	r3, r0
 8009fdc:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009fde:	2201      	movs	r2, #1
 8009fe0:	2100      	movs	r1, #0
 8009fe2:	6878      	ldr	r0, [r7, #4]
 8009fe4:	f003 fb6c 	bl	800d6c0 <VL53L0X_WrByte>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009fec:	2200      	movs	r2, #0
 8009fee:	21ff      	movs	r1, #255	; 0xff
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f003 fb65 	bl	800d6c0 <VL53L0X_WrByte>
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	2180      	movs	r1, #128	; 0x80
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	f003 fb5e 	bl	800d6c0 <VL53L0X_WrByte>
 800a004:	4603      	mov	r3, r0
 800a006:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 800a008:	7bbb      	ldrb	r3, [r7, #14]
 800a00a:	2b03      	cmp	r3, #3
 800a00c:	d054      	beq.n	800a0b8 <VL53L0X_StartMeasurement+0x134>
 800a00e:	2b03      	cmp	r3, #3
 800a010:	dc6c      	bgt.n	800a0ec <VL53L0X_StartMeasurement+0x168>
 800a012:	2b00      	cmp	r3, #0
 800a014:	d002      	beq.n	800a01c <VL53L0X_StartMeasurement+0x98>
 800a016:	2b01      	cmp	r3, #1
 800a018:	d034      	beq.n	800a084 <VL53L0X_StartMeasurement+0x100>
 800a01a:	e067      	b.n	800a0ec <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 800a01c:	2201      	movs	r2, #1
 800a01e:	2100      	movs	r1, #0
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f003 fb4d 	bl	800d6c0 <VL53L0X_WrByte>
 800a026:	4603      	mov	r3, r0
 800a028:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 800a02a:	7bfb      	ldrb	r3, [r7, #15]
 800a02c:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800a02e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d15d      	bne.n	800a0f2 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 800a036:	2300      	movs	r3, #0
 800a038:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 800a03a:	693b      	ldr	r3, [r7, #16]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d008      	beq.n	800a052 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 800a040:	f107 030d 	add.w	r3, r7, #13
 800a044:	461a      	mov	r2, r3
 800a046:	2100      	movs	r1, #0
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f003 fbbb 	bl	800d7c4 <VL53L0X_RdByte>
 800a04e:	4603      	mov	r3, r0
 800a050:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800a052:	693b      	ldr	r3, [r7, #16]
 800a054:	3301      	adds	r3, #1
 800a056:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 800a058:	7b7a      	ldrb	r2, [r7, #13]
 800a05a:	7bfb      	ldrb	r3, [r7, #15]
 800a05c:	4013      	ands	r3, r2
 800a05e:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800a060:	7bfa      	ldrb	r2, [r7, #15]
 800a062:	429a      	cmp	r2, r3
 800a064:	d107      	bne.n	800a076 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 800a066:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d103      	bne.n	800a076 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a074:	d3e1      	bcc.n	800a03a <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800a076:	693b      	ldr	r3, [r7, #16]
 800a078:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a07c:	d339      	bcc.n	800a0f2 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 800a07e:	23f9      	movs	r3, #249	; 0xf9
 800a080:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800a082:	e036      	b.n	800a0f2 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800a084:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d105      	bne.n	800a098 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800a08c:	2101      	movs	r1, #1
 800a08e:	6878      	ldr	r0, [r7, #4]
 800a090:	f7ff ff12 	bl	8009eb8 <VL53L0X_CheckAndLoadInterruptSettings>
 800a094:	4603      	mov	r3, r0
 800a096:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800a098:	2202      	movs	r2, #2
 800a09a:	2100      	movs	r1, #0
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f003 fb0f 	bl	800d6c0 <VL53L0X_WrByte>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800a0a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d123      	bne.n	800a0f6 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2204      	movs	r2, #4
 800a0b2:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800a0b6:	e01e      	b.n	800a0f6 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800a0b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d105      	bne.n	800a0cc <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800a0c0:	2101      	movs	r1, #1
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	f7ff fef8 	bl	8009eb8 <VL53L0X_CheckAndLoadInterruptSettings>
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800a0cc:	2204      	movs	r2, #4
 800a0ce:	2100      	movs	r1, #0
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	f003 faf5 	bl	800d6c0 <VL53L0X_WrByte>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 800a0da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d10b      	bne.n	800a0fa <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2204      	movs	r2, #4
 800a0e6:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800a0ea:	e006      	b.n	800a0fa <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800a0ec:	23f8      	movs	r3, #248	; 0xf8
 800a0ee:	75fb      	strb	r3, [r7, #23]
 800a0f0:	e004      	b.n	800a0fc <VL53L0X_StartMeasurement+0x178>
		break;
 800a0f2:	bf00      	nop
 800a0f4:	e002      	b.n	800a0fc <VL53L0X_StartMeasurement+0x178>
		break;
 800a0f6:	bf00      	nop
 800a0f8:	e000      	b.n	800a0fc <VL53L0X_StartMeasurement+0x178>
		break;
 800a0fa:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800a0fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a100:	4618      	mov	r0, r3
 800a102:	3718      	adds	r7, #24
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}

0800a108 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b084      	sub	sp, #16
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
 800a110:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a112:	2300      	movs	r3, #0
 800a114:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800a11c:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800a11e:	7bbb      	ldrb	r3, [r7, #14]
 800a120:	2b04      	cmp	r3, #4
 800a122:	d112      	bne.n	800a14a <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 800a124:	f107 0308 	add.w	r3, r7, #8
 800a128:	4619      	mov	r1, r3
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f000 fb1a 	bl	800a764 <VL53L0X_GetInterruptMaskStatus>
 800a130:	4603      	mov	r3, r0
 800a132:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	2b04      	cmp	r3, #4
 800a138:	d103      	bne.n	800a142 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	2201      	movs	r2, #1
 800a13e:	701a      	strb	r2, [r3, #0]
 800a140:	e01c      	b.n	800a17c <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	2200      	movs	r2, #0
 800a146:	701a      	strb	r2, [r3, #0]
 800a148:	e018      	b.n	800a17c <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800a14a:	f107 030d 	add.w	r3, r7, #13
 800a14e:	461a      	mov	r2, r3
 800a150:	2114      	movs	r1, #20
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f003 fb36 	bl	800d7c4 <VL53L0X_RdByte>
 800a158:	4603      	mov	r3, r0
 800a15a:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800a15c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d10b      	bne.n	800a17c <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 800a164:	7b7b      	ldrb	r3, [r7, #13]
 800a166:	f003 0301 	and.w	r3, r3, #1
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d003      	beq.n	800a176 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	2201      	movs	r2, #1
 800a172:	701a      	strb	r2, [r3, #0]
 800a174:	e002      	b.n	800a17c <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800a176:	683b      	ldr	r3, [r7, #0]
 800a178:	2200      	movs	r2, #0
 800a17a:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a17c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a180:	4618      	mov	r0, r3
 800a182:	3710      	adds	r7, #16
 800a184:	46bd      	mov	sp, r7
 800a186:	bd80      	pop	{r7, pc}

0800a188 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800a188:	b5b0      	push	{r4, r5, r7, lr}
 800a18a:	b096      	sub	sp, #88	; 0x58
 800a18c:	af02      	add	r7, sp, #8
 800a18e:	6078      	str	r0, [r7, #4]
 800a190:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a192:	2300      	movs	r3, #0
 800a194:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 800a198:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800a19c:	230c      	movs	r3, #12
 800a19e:	2114      	movs	r1, #20
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f003 fa61 	bl	800d668 <VL53L0X_ReadMulti>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 800a1ac:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	f040 80d1 	bne.w	800a358 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800a1c2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a1c6:	b29b      	uxth	r3, r3
 800a1c8:	021b      	lsls	r3, r3, #8
 800a1ca:	b29a      	uxth	r2, r3
 800a1cc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a1d0:	b29b      	uxth	r3, r3
 800a1d2:	4413      	add	r3, r2
 800a1d4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800a1de:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a1e2:	b29b      	uxth	r3, r3
 800a1e4:	021b      	lsls	r3, r3, #8
 800a1e6:	b29a      	uxth	r2, r3
 800a1e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a1ec:	b29b      	uxth	r3, r3
 800a1ee:	4413      	add	r3, r2
 800a1f0:	b29b      	uxth	r3, r3
 800a1f2:	025b      	lsls	r3, r3, #9
 800a1f4:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a1fa:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 800a1fc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800a200:	b29b      	uxth	r3, r3
 800a202:	021b      	lsls	r3, r3, #8
 800a204:	b29a      	uxth	r2, r3
 800a206:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800a20a:	b29b      	uxth	r3, r3
 800a20c:	4413      	add	r3, r2
 800a20e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 800a212:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800a216:	025b      	lsls	r3, r3, #9
 800a218:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800a21e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800a222:	b29b      	uxth	r3, r3
 800a224:	021b      	lsls	r3, r3, #8
 800a226:	b29a      	uxth	r2, r3
 800a228:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a22c:	b29b      	uxth	r3, r3
 800a22e:	4413      	add	r3, r2
 800a230:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800a23a:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800a23c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a240:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 800a24a:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 800a252:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800a256:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800a258:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a25c:	d046      	beq.n	800a2ec <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800a25e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800a260:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800a264:	fb02 f303 	mul.w	r3, r2, r3
 800a268:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800a26c:	4a57      	ldr	r2, [pc, #348]	; (800a3cc <VL53L0X_GetRangingMeasurementData+0x244>)
 800a26e:	fb82 1203 	smull	r1, r2, r2, r3
 800a272:	1192      	asrs	r2, r2, #6
 800a274:	17db      	asrs	r3, r3, #31
 800a276:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800a278:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	6a1b      	ldr	r3, [r3, #32]
 800a280:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	7f1b      	ldrb	r3, [r3, #28]
 800a286:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800a28a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d02c      	beq.n	800a2ec <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800a292:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a294:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800a298:	fb02 f303 	mul.w	r3, r2, r3
 800a29c:	121a      	asrs	r2, r3, #8
					<= 0) {
 800a29e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 800a2a0:	429a      	cmp	r2, r3
 800a2a2:	d10d      	bne.n	800a2c0 <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 800a2a4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d004      	beq.n	800a2b6 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 800a2ac:	f242 23b8 	movw	r3, #8888	; 0x22b8
 800a2b0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800a2b4:	e016      	b.n	800a2e4 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 800a2b6:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 800a2ba:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800a2be:	e011      	b.n	800a2e4 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800a2c0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800a2c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a2c6:	fb02 f203 	mul.w	r2, r2, r3
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800a2ca:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a2cc:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 800a2d0:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 800a2d4:	121b      	asrs	r3, r3, #8
 800a2d6:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 800a2d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2da:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800a2dc:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 800a2e0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 800a2e4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800a2e8:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800a2ec:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d00d      	beq.n	800a310 <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 800a2f4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800a2f8:	089b      	lsrs	r3, r3, #2
 800a2fa:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800a300:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800a304:	b2db      	uxtb	r3, r3
 800a306:	019b      	lsls	r3, r3, #6
 800a308:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	75da      	strb	r2, [r3, #23]
 800a30e:	e006      	b.n	800a31e <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800a316:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	2200      	movs	r2, #0
 800a31c:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800a31e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800a322:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800a326:	f107 0336 	add.w	r3, r7, #54	; 0x36
 800a32a:	9301      	str	r3, [sp, #4]
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	9300      	str	r3, [sp, #0]
 800a330:	4613      	mov	r3, r2
 800a332:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a334:	6878      	ldr	r0, [r7, #4]
 800a336:	f002 ff4b 	bl	800d1d0 <VL53L0X_get_pal_range_status>
 800a33a:	4603      	mov	r3, r0
 800a33c:	461a      	mov	r2, r3
 800a33e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800a342:	4313      	orrs	r3, r2
 800a344:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 800a348:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d103      	bne.n	800a358 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800a350:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a358:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d12f      	bne.n	800a3c0 <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f107 040c 	add.w	r4, r7, #12
 800a366:	f103 0550 	add.w	r5, r3, #80	; 0x50
 800a36a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a36c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a36e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a372:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800a37a:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800a380:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800a384:	683b      	ldr	r3, [r7, #0]
 800a386:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 800a388:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800a38e:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800a390:	683b      	ldr	r3, [r7, #0]
 800a392:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800a394:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800a39a:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800a3a0:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 800a3a6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f103 0450 	add.w	r4, r3, #80	; 0x50
 800a3b0:	f107 050c 	add.w	r5, r7, #12
 800a3b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a3b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a3b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a3bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a3c0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	3750      	adds	r7, #80	; 0x50
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	bdb0      	pop	{r4, r5, r7, pc}
 800a3cc:	10624dd3 	.word	0x10624dd3

0800a3d0 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b084      	sub	sp, #16
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
 800a3d8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800a3de:	2100      	movs	r1, #0
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f7ff f8e9 	bl	80095b8 <VL53L0X_SetDeviceMode>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a3ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d104      	bne.n	800a3fc <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f7ff fd16 	bl	8009e24 <VL53L0X_PerformSingleMeasurement>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800a3fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d105      	bne.n	800a410 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 800a404:	6839      	ldr	r1, [r7, #0]
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	f7ff febe 	bl	800a188 <VL53L0X_GetRangingMeasurementData>
 800a40c:	4603      	mov	r3, r0
 800a40e:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 800a410:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d105      	bne.n	800a424 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800a418:	2100      	movs	r1, #0
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f000 f962 	bl	800a6e4 <VL53L0X_ClearInterruptMask>
 800a420:	4603      	mov	r3, r0
 800a422:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 800a424:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3710      	adds	r7, #16
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}

0800a430 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b084      	sub	sp, #16
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
 800a438:	4608      	mov	r0, r1
 800a43a:	4611      	mov	r1, r2
 800a43c:	461a      	mov	r2, r3
 800a43e:	4603      	mov	r3, r0
 800a440:	70fb      	strb	r3, [r7, #3]
 800a442:	460b      	mov	r3, r1
 800a444:	70bb      	strb	r3, [r7, #2]
 800a446:	4613      	mov	r3, r2
 800a448:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a44a:	2300      	movs	r3, #0
 800a44c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800a44e:	78fb      	ldrb	r3, [r7, #3]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d002      	beq.n	800a45a <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 800a454:	23f6      	movs	r3, #246	; 0xf6
 800a456:	73fb      	strb	r3, [r7, #15]
 800a458:	e107      	b.n	800a66a <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800a45a:	78bb      	ldrb	r3, [r7, #2]
 800a45c:	2b14      	cmp	r3, #20
 800a45e:	d110      	bne.n	800a482 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800a460:	7e3b      	ldrb	r3, [r7, #24]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d102      	bne.n	800a46c <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 800a466:	2310      	movs	r3, #16
 800a468:	73bb      	strb	r3, [r7, #14]
 800a46a:	e001      	b.n	800a470 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800a46c:	2301      	movs	r3, #1
 800a46e:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800a470:	7bbb      	ldrb	r3, [r7, #14]
 800a472:	461a      	mov	r2, r3
 800a474:	2184      	movs	r1, #132	; 0x84
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f003 f922 	bl	800d6c0 <VL53L0X_WrByte>
 800a47c:	4603      	mov	r3, r0
 800a47e:	73fb      	strb	r3, [r7, #15]
 800a480:	e0f3      	b.n	800a66a <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800a482:	78bb      	ldrb	r3, [r7, #2]
 800a484:	2b15      	cmp	r3, #21
 800a486:	f040 8097 	bne.w	800a5b8 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a48a:	2201      	movs	r2, #1
 800a48c:	21ff      	movs	r1, #255	; 0xff
 800a48e:	6878      	ldr	r0, [r7, #4]
 800a490:	f003 f916 	bl	800d6c0 <VL53L0X_WrByte>
 800a494:	4603      	mov	r3, r0
 800a496:	461a      	mov	r2, r3
 800a498:	7bfb      	ldrb	r3, [r7, #15]
 800a49a:	4313      	orrs	r3, r2
 800a49c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a49e:	2200      	movs	r2, #0
 800a4a0:	2100      	movs	r1, #0
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f003 f90c 	bl	800d6c0 <VL53L0X_WrByte>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	461a      	mov	r2, r3
 800a4ac:	7bfb      	ldrb	r3, [r7, #15]
 800a4ae:	4313      	orrs	r3, r2
 800a4b0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	21ff      	movs	r1, #255	; 0xff
 800a4b6:	6878      	ldr	r0, [r7, #4]
 800a4b8:	f003 f902 	bl	800d6c0 <VL53L0X_WrByte>
 800a4bc:	4603      	mov	r3, r0
 800a4be:	461a      	mov	r2, r3
 800a4c0:	7bfb      	ldrb	r3, [r7, #15]
 800a4c2:	4313      	orrs	r3, r2
 800a4c4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a4c6:	2201      	movs	r2, #1
 800a4c8:	2180      	movs	r1, #128	; 0x80
 800a4ca:	6878      	ldr	r0, [r7, #4]
 800a4cc:	f003 f8f8 	bl	800d6c0 <VL53L0X_WrByte>
 800a4d0:	4603      	mov	r3, r0
 800a4d2:	461a      	mov	r2, r3
 800a4d4:	7bfb      	ldrb	r3, [r7, #15]
 800a4d6:	4313      	orrs	r3, r2
 800a4d8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800a4da:	2202      	movs	r2, #2
 800a4dc:	2185      	movs	r1, #133	; 0x85
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f003 f8ee 	bl	800d6c0 <VL53L0X_WrByte>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	461a      	mov	r2, r3
 800a4e8:	7bfb      	ldrb	r3, [r7, #15]
 800a4ea:	4313      	orrs	r3, r2
 800a4ec:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800a4ee:	2204      	movs	r2, #4
 800a4f0:	21ff      	movs	r1, #255	; 0xff
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f003 f8e4 	bl	800d6c0 <VL53L0X_WrByte>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	461a      	mov	r2, r3
 800a4fc:	7bfb      	ldrb	r3, [r7, #15]
 800a4fe:	4313      	orrs	r3, r2
 800a500:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800a502:	2200      	movs	r2, #0
 800a504:	21cd      	movs	r1, #205	; 0xcd
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f003 f8da 	bl	800d6c0 <VL53L0X_WrByte>
 800a50c:	4603      	mov	r3, r0
 800a50e:	461a      	mov	r2, r3
 800a510:	7bfb      	ldrb	r3, [r7, #15]
 800a512:	4313      	orrs	r3, r2
 800a514:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800a516:	2211      	movs	r2, #17
 800a518:	21cc      	movs	r1, #204	; 0xcc
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	f003 f8d0 	bl	800d6c0 <VL53L0X_WrByte>
 800a520:	4603      	mov	r3, r0
 800a522:	461a      	mov	r2, r3
 800a524:	7bfb      	ldrb	r3, [r7, #15]
 800a526:	4313      	orrs	r3, r2
 800a528:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800a52a:	2207      	movs	r2, #7
 800a52c:	21ff      	movs	r1, #255	; 0xff
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f003 f8c6 	bl	800d6c0 <VL53L0X_WrByte>
 800a534:	4603      	mov	r3, r0
 800a536:	461a      	mov	r2, r3
 800a538:	7bfb      	ldrb	r3, [r7, #15]
 800a53a:	4313      	orrs	r3, r2
 800a53c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800a53e:	2200      	movs	r2, #0
 800a540:	21be      	movs	r1, #190	; 0xbe
 800a542:	6878      	ldr	r0, [r7, #4]
 800a544:	f003 f8bc 	bl	800d6c0 <VL53L0X_WrByte>
 800a548:	4603      	mov	r3, r0
 800a54a:	461a      	mov	r2, r3
 800a54c:	7bfb      	ldrb	r3, [r7, #15]
 800a54e:	4313      	orrs	r3, r2
 800a550:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800a552:	2206      	movs	r2, #6
 800a554:	21ff      	movs	r1, #255	; 0xff
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f003 f8b2 	bl	800d6c0 <VL53L0X_WrByte>
 800a55c:	4603      	mov	r3, r0
 800a55e:	461a      	mov	r2, r3
 800a560:	7bfb      	ldrb	r3, [r7, #15]
 800a562:	4313      	orrs	r3, r2
 800a564:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800a566:	2209      	movs	r2, #9
 800a568:	21cc      	movs	r1, #204	; 0xcc
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	f003 f8a8 	bl	800d6c0 <VL53L0X_WrByte>
 800a570:	4603      	mov	r3, r0
 800a572:	461a      	mov	r2, r3
 800a574:	7bfb      	ldrb	r3, [r7, #15]
 800a576:	4313      	orrs	r3, r2
 800a578:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a57a:	2200      	movs	r2, #0
 800a57c:	21ff      	movs	r1, #255	; 0xff
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f003 f89e 	bl	800d6c0 <VL53L0X_WrByte>
 800a584:	4603      	mov	r3, r0
 800a586:	461a      	mov	r2, r3
 800a588:	7bfb      	ldrb	r3, [r7, #15]
 800a58a:	4313      	orrs	r3, r2
 800a58c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a58e:	2201      	movs	r2, #1
 800a590:	21ff      	movs	r1, #255	; 0xff
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f003 f894 	bl	800d6c0 <VL53L0X_WrByte>
 800a598:	4603      	mov	r3, r0
 800a59a:	461a      	mov	r2, r3
 800a59c:	7bfb      	ldrb	r3, [r7, #15]
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	2100      	movs	r1, #0
 800a5a6:	6878      	ldr	r0, [r7, #4]
 800a5a8:	f003 f88a 	bl	800d6c0 <VL53L0X_WrByte>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	461a      	mov	r2, r3
 800a5b0:	7bfb      	ldrb	r3, [r7, #15]
 800a5b2:	4313      	orrs	r3, r2
 800a5b4:	73fb      	strb	r3, [r7, #15]
 800a5b6:	e058      	b.n	800a66a <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 800a5b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d121      	bne.n	800a604 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 800a5c0:	787b      	ldrb	r3, [r7, #1]
 800a5c2:	2b04      	cmp	r3, #4
 800a5c4:	d81b      	bhi.n	800a5fe <VL53L0X_SetGpioConfig+0x1ce>
 800a5c6:	a201      	add	r2, pc, #4	; (adr r2, 800a5cc <VL53L0X_SetGpioConfig+0x19c>)
 800a5c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5cc:	0800a5e1 	.word	0x0800a5e1
 800a5d0:	0800a5e7 	.word	0x0800a5e7
 800a5d4:	0800a5ed 	.word	0x0800a5ed
 800a5d8:	0800a5f3 	.word	0x0800a5f3
 800a5dc:	0800a5f9 	.word	0x0800a5f9
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	73bb      	strb	r3, [r7, #14]
				break;
 800a5e4:	e00f      	b.n	800a606 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	73bb      	strb	r3, [r7, #14]
				break;
 800a5ea:	e00c      	b.n	800a606 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 800a5ec:	2302      	movs	r3, #2
 800a5ee:	73bb      	strb	r3, [r7, #14]
				break;
 800a5f0:	e009      	b.n	800a606 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800a5f2:	2303      	movs	r3, #3
 800a5f4:	73bb      	strb	r3, [r7, #14]
				break;
 800a5f6:	e006      	b.n	800a606 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800a5f8:	2304      	movs	r3, #4
 800a5fa:	73bb      	strb	r3, [r7, #14]
				break;
 800a5fc:	e003      	b.n	800a606 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 800a5fe:	23f5      	movs	r3, #245	; 0xf5
 800a600:	73fb      	strb	r3, [r7, #15]
 800a602:	e000      	b.n	800a606 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 800a604:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 800a606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d107      	bne.n	800a61e <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 800a60e:	7bbb      	ldrb	r3, [r7, #14]
 800a610:	461a      	mov	r2, r3
 800a612:	210a      	movs	r1, #10
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f003 f853 	bl	800d6c0 <VL53L0X_WrByte>
 800a61a:	4603      	mov	r3, r0
 800a61c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800a61e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d10f      	bne.n	800a646 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800a626:	7e3b      	ldrb	r3, [r7, #24]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d102      	bne.n	800a632 <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 800a62c:	2300      	movs	r3, #0
 800a62e:	73bb      	strb	r3, [r7, #14]
 800a630:	e001      	b.n	800a636 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 800a632:	2310      	movs	r3, #16
 800a634:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 800a636:	7bbb      	ldrb	r3, [r7, #14]
 800a638:	22ef      	movs	r2, #239	; 0xef
 800a63a:	2184      	movs	r1, #132	; 0x84
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f003 f88d 	bl	800d75c <VL53L0X_UpdateByte>
 800a642:	4603      	mov	r3, r0
 800a644:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 800a646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d103      	bne.n	800a656 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	787a      	ldrb	r2, [r7, #1]
 800a652:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 800a656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d105      	bne.n	800a66a <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800a65e:	2100      	movs	r1, #0
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f000 f83f 	bl	800a6e4 <VL53L0X_ClearInterruptMask>
 800a666:	4603      	mov	r3, r0
 800a668:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a66a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a66e:	4618      	mov	r0, r3
 800a670:	3710      	adds	r7, #16
 800a672:	46bd      	mov	sp, r7
 800a674:	bd80      	pop	{r7, pc}
 800a676:	bf00      	nop

0800a678 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b086      	sub	sp, #24
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	60f8      	str	r0, [r7, #12]
 800a680:	607a      	str	r2, [r7, #4]
 800a682:	603b      	str	r3, [r7, #0]
 800a684:	460b      	mov	r3, r1
 800a686:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a688:	2300      	movs	r3, #0
 800a68a:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800a68c:	f107 0314 	add.w	r3, r7, #20
 800a690:	461a      	mov	r2, r3
 800a692:	210e      	movs	r1, #14
 800a694:	68f8      	ldr	r0, [r7, #12]
 800a696:	f003 f8bf 	bl	800d818 <VL53L0X_RdWord>
 800a69a:	4603      	mov	r3, r0
 800a69c:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800a69e:	8abb      	ldrh	r3, [r7, #20]
 800a6a0:	045b      	lsls	r3, r3, #17
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	4b0e      	ldr	r3, [pc, #56]	; (800a6e0 <VL53L0X_GetInterruptThresholds+0x68>)
 800a6a6:	4013      	ands	r3, r2
 800a6a8:	687a      	ldr	r2, [r7, #4]
 800a6aa:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800a6ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d10f      	bne.n	800a6d4 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800a6b4:	f107 0314 	add.w	r3, r7, #20
 800a6b8:	461a      	mov	r2, r3
 800a6ba:	210c      	movs	r1, #12
 800a6bc:	68f8      	ldr	r0, [r7, #12]
 800a6be:	f003 f8ab 	bl	800d818 <VL53L0X_RdWord>
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800a6c6:	8abb      	ldrh	r3, [r7, #20]
 800a6c8:	045b      	lsls	r3, r3, #17
 800a6ca:	461a      	mov	r2, r3
 800a6cc:	4b04      	ldr	r3, [pc, #16]	; (800a6e0 <VL53L0X_GetInterruptThresholds+0x68>)
 800a6ce:	4013      	ands	r3, r2
		*pThresholdHigh =
 800a6d0:	683a      	ldr	r2, [r7, #0]
 800a6d2:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a6d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	3718      	adds	r7, #24
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}
 800a6e0:	1ffe0000 	.word	0x1ffe0000

0800a6e4 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b084      	sub	sp, #16
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
 800a6ec:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	210b      	movs	r1, #11
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f002 ffe0 	bl	800d6c0 <VL53L0X_WrByte>
 800a700:	4603      	mov	r3, r0
 800a702:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 800a704:	2200      	movs	r2, #0
 800a706:	210b      	movs	r1, #11
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f002 ffd9 	bl	800d6c0 <VL53L0X_WrByte>
 800a70e:	4603      	mov	r3, r0
 800a710:	461a      	mov	r2, r3
 800a712:	7bfb      	ldrb	r3, [r7, #15]
 800a714:	4313      	orrs	r3, r2
 800a716:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 800a718:	f107 030d 	add.w	r3, r7, #13
 800a71c:	461a      	mov	r2, r3
 800a71e:	2113      	movs	r1, #19
 800a720:	6878      	ldr	r0, [r7, #4]
 800a722:	f003 f84f 	bl	800d7c4 <VL53L0X_RdByte>
 800a726:	4603      	mov	r3, r0
 800a728:	461a      	mov	r2, r3
 800a72a:	7bfb      	ldrb	r3, [r7, #15]
 800a72c:	4313      	orrs	r3, r2
 800a72e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800a730:	7bbb      	ldrb	r3, [r7, #14]
 800a732:	3301      	adds	r3, #1
 800a734:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800a736:	7b7b      	ldrb	r3, [r7, #13]
 800a738:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d006      	beq.n	800a74e <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800a740:	7bbb      	ldrb	r3, [r7, #14]
 800a742:	2b02      	cmp	r3, #2
 800a744:	d803      	bhi.n	800a74e <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800a746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d0d3      	beq.n	800a6f6 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800a74e:	7bbb      	ldrb	r3, [r7, #14]
 800a750:	2b02      	cmp	r3, #2
 800a752:	d901      	bls.n	800a758 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 800a754:	23f4      	movs	r3, #244	; 0xf4
 800a756:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800a758:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3710      	adds	r7, #16
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}

0800a764 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b084      	sub	sp, #16
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
 800a76c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a76e:	2300      	movs	r3, #0
 800a770:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800a772:	f107 030e 	add.w	r3, r7, #14
 800a776:	461a      	mov	r2, r3
 800a778:	2113      	movs	r1, #19
 800a77a:	6878      	ldr	r0, [r7, #4]
 800a77c:	f003 f822 	bl	800d7c4 <VL53L0X_RdByte>
 800a780:	4603      	mov	r3, r0
 800a782:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800a784:	7bbb      	ldrb	r3, [r7, #14]
 800a786:	f003 0207 	and.w	r2, r3, #7
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800a78e:	7bbb      	ldrb	r3, [r7, #14]
 800a790:	f003 0318 	and.w	r3, r3, #24
 800a794:	2b00      	cmp	r3, #0
 800a796:	d001      	beq.n	800a79c <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 800a798:	23fa      	movs	r3, #250	; 0xfa
 800a79a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800a79c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	3710      	adds	r7, #16
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bd80      	pop	{r7, pc}

0800a7a8 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b086      	sub	sp, #24
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	60f8      	str	r0, [r7, #12]
 800a7b0:	60b9      	str	r1, [r7, #8]
 800a7b2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 800a7b8:	687a      	ldr	r2, [r7, #4]
 800a7ba:	68b9      	ldr	r1, [r7, #8]
 800a7bc:	68f8      	ldr	r0, [r7, #12]
 800a7be:	f000 fa03 	bl	800abc8 <VL53L0X_perform_ref_spad_management>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 800a7c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	3718      	adds	r7, #24
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}

0800a7d2 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800a7d2:	b580      	push	{r7, lr}
 800a7d4:	b084      	sub	sp, #16
 800a7d6:	af00      	add	r7, sp, #0
 800a7d8:	6078      	str	r0, [r7, #4]
 800a7da:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800a7e0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800a7e4:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 800a7e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a7ea:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 800a7ec:	f107 0308 	add.w	r3, r7, #8
 800a7f0:	461a      	mov	r2, r3
 800a7f2:	2128      	movs	r1, #40	; 0x28
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f003 f80f 	bl	800d818 <VL53L0X_RdWord>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800a7fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d11e      	bne.n	800a844 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800a806:	893b      	ldrh	r3, [r7, #8]
 800a808:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a80c:	b29b      	uxth	r3, r3
 800a80e:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800a810:	893b      	ldrh	r3, [r7, #8]
 800a812:	461a      	mov	r2, r3
 800a814:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a818:	429a      	cmp	r2, r3
 800a81a:	dd0b      	ble.n	800a834 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 800a81c:	893a      	ldrh	r2, [r7, #8]
 800a81e:	897b      	ldrh	r3, [r7, #10]
 800a820:	1ad3      	subs	r3, r2, r3
 800a822:	b29b      	uxth	r3, r3
 800a824:	b21b      	sxth	r3, r3
 800a826:	461a      	mov	r2, r3
					* 250;
 800a828:	23fa      	movs	r3, #250	; 0xfa
 800a82a:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	601a      	str	r2, [r3, #0]
 800a832:	e007      	b.n	800a844 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800a834:	893b      	ldrh	r3, [r7, #8]
 800a836:	b21b      	sxth	r3, r3
 800a838:	461a      	mov	r2, r3
 800a83a:	23fa      	movs	r3, #250	; 0xfa
 800a83c:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800a844:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a848:	4618      	mov	r0, r3
 800a84a:	3710      	adds	r7, #16
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}

0800a850 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800a850:	b480      	push	{r7}
 800a852:	b08b      	sub	sp, #44	; 0x2c
 800a854:	af00      	add	r7, sp, #0
 800a856:	60f8      	str	r0, [r7, #12]
 800a858:	60b9      	str	r1, [r7, #8]
 800a85a:	607a      	str	r2, [r7, #4]
 800a85c:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800a85e:	2308      	movs	r3, #8
 800a860:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800a862:	2300      	movs	r3, #0
 800a864:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	f04f 32ff 	mov.w	r2, #4294967295
 800a86c:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800a86e:	687a      	ldr	r2, [r7, #4]
 800a870:	69bb      	ldr	r3, [r7, #24]
 800a872:	fbb2 f3f3 	udiv	r3, r2, r3
 800a876:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	69ba      	ldr	r2, [r7, #24]
 800a87c:	fbb3 f2f2 	udiv	r2, r3, r2
 800a880:	69b9      	ldr	r1, [r7, #24]
 800a882:	fb01 f202 	mul.w	r2, r1, r2
 800a886:	1a9b      	subs	r3, r3, r2
 800a888:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800a88a:	697b      	ldr	r3, [r7, #20]
 800a88c:	627b      	str	r3, [r7, #36]	; 0x24
 800a88e:	e030      	b.n	800a8f2 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800a890:	2300      	movs	r3, #0
 800a892:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800a894:	68fa      	ldr	r2, [r7, #12]
 800a896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a898:	4413      	add	r3, r2
 800a89a:	781b      	ldrb	r3, [r3, #0]
 800a89c:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800a89e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8a0:	697b      	ldr	r3, [r7, #20]
 800a8a2:	429a      	cmp	r2, r3
 800a8a4:	d11e      	bne.n	800a8e4 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800a8a6:	7ffa      	ldrb	r2, [r7, #31]
 800a8a8:	693b      	ldr	r3, [r7, #16]
 800a8aa:	fa42 f303 	asr.w	r3, r2, r3
 800a8ae:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800a8b0:	693b      	ldr	r3, [r7, #16]
 800a8b2:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 800a8b4:	e016      	b.n	800a8e4 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800a8b6:	7ffb      	ldrb	r3, [r7, #31]
 800a8b8:	f003 0301 	and.w	r3, r3, #1
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d00b      	beq.n	800a8d8 <get_next_good_spad+0x88>
				success = 1;
 800a8c0:	2301      	movs	r3, #1
 800a8c2:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 800a8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c6:	69ba      	ldr	r2, [r7, #24]
 800a8c8:	fb02 f203 	mul.w	r2, r2, r3
 800a8cc:	6a3b      	ldr	r3, [r7, #32]
 800a8ce:	4413      	add	r3, r2
 800a8d0:	461a      	mov	r2, r3
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	601a      	str	r2, [r3, #0]
				break;
 800a8d6:	e009      	b.n	800a8ec <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 800a8d8:	7ffb      	ldrb	r3, [r7, #31]
 800a8da:	085b      	lsrs	r3, r3, #1
 800a8dc:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800a8de:	6a3b      	ldr	r3, [r7, #32]
 800a8e0:	3301      	adds	r3, #1
 800a8e2:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 800a8e4:	6a3a      	ldr	r2, [r7, #32]
 800a8e6:	69bb      	ldr	r3, [r7, #24]
 800a8e8:	429a      	cmp	r2, r3
 800a8ea:	d3e4      	bcc.n	800a8b6 <get_next_good_spad+0x66>
				coarseIndex++) {
 800a8ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ee:	3301      	adds	r3, #1
 800a8f0:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800a8f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	429a      	cmp	r2, r3
 800a8f8:	d202      	bcs.n	800a900 <get_next_good_spad+0xb0>
 800a8fa:	7fbb      	ldrb	r3, [r7, #30]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d0c7      	beq.n	800a890 <get_next_good_spad+0x40>
		}
	}
}
 800a900:	bf00      	nop
 800a902:	372c      	adds	r7, #44	; 0x2c
 800a904:	46bd      	mov	sp, r7
 800a906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90a:	4770      	bx	lr

0800a90c <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 800a90c:	b480      	push	{r7}
 800a90e:	b085      	sub	sp, #20
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 800a914:	2301      	movs	r3, #1
 800a916:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	099b      	lsrs	r3, r3, #6
 800a91c:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800a91e:	4a07      	ldr	r2, [pc, #28]	; (800a93c <is_aperture+0x30>)
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d101      	bne.n	800a92e <is_aperture+0x22>
		isAperture = 0;
 800a92a:	2300      	movs	r3, #0
 800a92c:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800a92e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a930:	4618      	mov	r0, r3
 800a932:	3714      	adds	r7, #20
 800a934:	46bd      	mov	sp, r7
 800a936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93a:	4770      	bx	lr
 800a93c:	200002b8 	.word	0x200002b8

0800a940 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800a940:	b480      	push	{r7}
 800a942:	b089      	sub	sp, #36	; 0x24
 800a944:	af00      	add	r7, sp, #0
 800a946:	60f8      	str	r0, [r7, #12]
 800a948:	60b9      	str	r1, [r7, #8]
 800a94a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800a94c:	2300      	movs	r3, #0
 800a94e:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800a950:	2308      	movs	r3, #8
 800a952:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800a954:	687a      	ldr	r2, [r7, #4]
 800a956:	69bb      	ldr	r3, [r7, #24]
 800a958:	fbb2 f3f3 	udiv	r3, r2, r3
 800a95c:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	69ba      	ldr	r2, [r7, #24]
 800a962:	fbb3 f2f2 	udiv	r2, r3, r2
 800a966:	69b9      	ldr	r1, [r7, #24]
 800a968:	fb01 f202 	mul.w	r2, r1, r2
 800a96c:	1a9b      	subs	r3, r3, r2
 800a96e:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800a970:	697a      	ldr	r2, [r7, #20]
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	429a      	cmp	r2, r3
 800a976:	d302      	bcc.n	800a97e <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 800a978:	23ce      	movs	r3, #206	; 0xce
 800a97a:	77fb      	strb	r3, [r7, #31]
 800a97c:	e010      	b.n	800a9a0 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800a97e:	68fa      	ldr	r2, [r7, #12]
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	4413      	add	r3, r2
 800a984:	781b      	ldrb	r3, [r3, #0]
 800a986:	b25a      	sxtb	r2, r3
 800a988:	2101      	movs	r1, #1
 800a98a:	693b      	ldr	r3, [r7, #16]
 800a98c:	fa01 f303 	lsl.w	r3, r1, r3
 800a990:	b25b      	sxtb	r3, r3
 800a992:	4313      	orrs	r3, r2
 800a994:	b259      	sxtb	r1, r3
 800a996:	68fa      	ldr	r2, [r7, #12]
 800a998:	697b      	ldr	r3, [r7, #20]
 800a99a:	4413      	add	r3, r2
 800a99c:	b2ca      	uxtb	r2, r1
 800a99e:	701a      	strb	r2, [r3, #0]

	return status;
 800a9a0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	3724      	adds	r7, #36	; 0x24
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ae:	4770      	bx	lr

0800a9b0 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b084      	sub	sp, #16
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
 800a9b8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800a9ba:	2306      	movs	r3, #6
 800a9bc:	683a      	ldr	r2, [r7, #0]
 800a9be:	21b0      	movs	r1, #176	; 0xb0
 800a9c0:	6878      	ldr	r0, [r7, #4]
 800a9c2:	f002 fe21 	bl	800d608 <VL53L0X_WriteMulti>
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800a9ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	3710      	adds	r7, #16
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd80      	pop	{r7, pc}

0800a9d6 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800a9d6:	b580      	push	{r7, lr}
 800a9d8:	b084      	sub	sp, #16
 800a9da:	af00      	add	r7, sp, #0
 800a9dc:	6078      	str	r0, [r7, #4]
 800a9de:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800a9e0:	2306      	movs	r3, #6
 800a9e2:	683a      	ldr	r2, [r7, #0]
 800a9e4:	21b0      	movs	r1, #176	; 0xb0
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f002 fe3e 	bl	800d668 <VL53L0X_ReadMulti>
 800a9ec:	4603      	mov	r3, r0
 800a9ee:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800a9f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	3710      	adds	r7, #16
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}

0800a9fc <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b08c      	sub	sp, #48	; 0x30
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	60f8      	str	r0, [r7, #12]
 800aa04:	607a      	str	r2, [r7, #4]
 800aa06:	603b      	str	r3, [r7, #0]
 800aa08:	460b      	mov	r3, r1
 800aa0a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800aa12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aa14:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 800aa16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aa18:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	62bb      	str	r3, [r7, #40]	; 0x28
 800aa1e:	e02b      	b.n	800aa78 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800aa20:	f107 031c 	add.w	r3, r7, #28
 800aa24:	6a3a      	ldr	r2, [r7, #32]
 800aa26:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800aa28:	6878      	ldr	r0, [r7, #4]
 800aa2a:	f7ff ff11 	bl	800a850 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800aa2e:	69fb      	ldr	r3, [r7, #28]
 800aa30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa34:	d103      	bne.n	800aa3e <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800aa36:	23ce      	movs	r3, #206	; 0xce
 800aa38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800aa3c:	e020      	b.n	800aa80 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800aa3e:	69fb      	ldr	r3, [r7, #28]
 800aa40:	461a      	mov	r2, r3
 800aa42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa44:	4413      	add	r3, r2
 800aa46:	4618      	mov	r0, r3
 800aa48:	f7ff ff60 	bl	800a90c <is_aperture>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	461a      	mov	r2, r3
 800aa50:	7afb      	ldrb	r3, [r7, #11]
 800aa52:	4293      	cmp	r3, r2
 800aa54:	d003      	beq.n	800aa5e <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800aa56:	23ce      	movs	r3, #206	; 0xce
 800aa58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800aa5c:	e010      	b.n	800aa80 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 800aa5e:	69fb      	ldr	r3, [r7, #28]
 800aa60:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800aa62:	6a3a      	ldr	r2, [r7, #32]
 800aa64:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800aa66:	6838      	ldr	r0, [r7, #0]
 800aa68:	f7ff ff6a 	bl	800a940 <enable_spad_bit>
		currentSpad++;
 800aa6c:	6a3b      	ldr	r3, [r7, #32]
 800aa6e:	3301      	adds	r3, #1
 800aa70:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800aa72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa74:	3301      	adds	r3, #1
 800aa76:	62bb      	str	r3, [r7, #40]	; 0x28
 800aa78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aa7c:	429a      	cmp	r2, r3
 800aa7e:	d3cf      	bcc.n	800aa20 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800aa80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aa82:	6a3a      	ldr	r2, [r7, #32]
 800aa84:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800aa86:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d106      	bne.n	800aa9c <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800aa8e:	6839      	ldr	r1, [r7, #0]
 800aa90:	68f8      	ldr	r0, [r7, #12]
 800aa92:	f7ff ff8d 	bl	800a9b0 <set_ref_spad_map>
 800aa96:	4603      	mov	r3, r0
 800aa98:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 800aa9c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d121      	bne.n	800aae8 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800aaa4:	f107 0314 	add.w	r3, r7, #20
 800aaa8:	4619      	mov	r1, r3
 800aaaa:	68f8      	ldr	r0, [r7, #12]
 800aaac:	f7ff ff93 	bl	800a9d6 <get_ref_spad_map>
 800aab0:	4603      	mov	r3, r0
 800aab2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 800aab6:	2300      	movs	r3, #0
 800aab8:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800aaba:	e011      	b.n	800aae0 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 800aabc:	683a      	ldr	r2, [r7, #0]
 800aabe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aac0:	4413      	add	r3, r2
 800aac2:	781a      	ldrb	r2, [r3, #0]
 800aac4:	f107 0114 	add.w	r1, r7, #20
 800aac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaca:	440b      	add	r3, r1
 800aacc:	781b      	ldrb	r3, [r3, #0]
 800aace:	429a      	cmp	r2, r3
 800aad0:	d003      	beq.n	800aada <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800aad2:	23ce      	movs	r3, #206	; 0xce
 800aad4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 800aad8:	e006      	b.n	800aae8 <enable_ref_spads+0xec>
			}
			i++;
 800aada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aadc:	3301      	adds	r3, #1
 800aade:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 800aae0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aae4:	429a      	cmp	r2, r3
 800aae6:	d3e9      	bcc.n	800aabc <enable_ref_spads+0xc0>
		}
	}
	return status;
 800aae8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	3730      	adds	r7, #48	; 0x30
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}

0800aaf4 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b08a      	sub	sp, #40	; 0x28
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
 800aafc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800aafe:	2300      	movs	r3, #0
 800ab00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 800ab04:	2300      	movs	r3, #0
 800ab06:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800ab10:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 800ab14:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d107      	bne.n	800ab2c <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 800ab1c:	22c0      	movs	r2, #192	; 0xc0
 800ab1e:	2101      	movs	r1, #1
 800ab20:	6878      	ldr	r0, [r7, #4]
 800ab22:	f002 fdcd 	bl	800d6c0 <VL53L0X_WrByte>
 800ab26:	4603      	mov	r3, r0
 800ab28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 800ab2c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d108      	bne.n	800ab46 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 800ab34:	f107 0308 	add.w	r3, r7, #8
 800ab38:	4619      	mov	r1, r3
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f7ff fc48 	bl	800a3d0 <VL53L0X_PerformSingleRangingMeasurement>
 800ab40:	4603      	mov	r3, r0
 800ab42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800ab46:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d107      	bne.n	800ab5e <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800ab4e:	2201      	movs	r2, #1
 800ab50:	21ff      	movs	r1, #255	; 0xff
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f002 fdb4 	bl	800d6c0 <VL53L0X_WrByte>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 800ab5e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d107      	bne.n	800ab76 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800ab66:	683a      	ldr	r2, [r7, #0]
 800ab68:	21b6      	movs	r1, #182	; 0xb6
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f002 fe54 	bl	800d818 <VL53L0X_RdWord>
 800ab70:	4603      	mov	r3, r0
 800ab72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800ab76:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d107      	bne.n	800ab8e <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800ab7e:	2200      	movs	r2, #0
 800ab80:	21ff      	movs	r1, #255	; 0xff
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f002 fd9c 	bl	800d6c0 <VL53L0X_WrByte>
 800ab88:	4603      	mov	r3, r0
 800ab8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800ab8e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d112      	bne.n	800abbc <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800ab96:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ab9a:	461a      	mov	r2, r3
 800ab9c:	2101      	movs	r1, #1
 800ab9e:	6878      	ldr	r0, [r7, #4]
 800aba0:	f002 fd8e 	bl	800d6c0 <VL53L0X_WrByte>
 800aba4:	4603      	mov	r3, r0
 800aba6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800abaa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d104      	bne.n	800abbc <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800abb8:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 800abbc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	3728      	adds	r7, #40	; 0x28
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}

0800abc8 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800abc8:	b590      	push	{r4, r7, lr}
 800abca:	b09d      	sub	sp, #116	; 0x74
 800abcc:	af06      	add	r7, sp, #24
 800abce:	60f8      	str	r0, [r7, #12]
 800abd0:	60b9      	str	r1, [r7, #8]
 800abd2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800abd4:	2300      	movs	r3, #0
 800abd6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800abda:	23b4      	movs	r3, #180	; 0xb4
 800abdc:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 800abe0:	2303      	movs	r3, #3
 800abe2:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 800abe4:	232c      	movs	r3, #44	; 0x2c
 800abe6:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 800abe8:	2300      	movs	r3, #0
 800abea:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 800abec:	2300      	movs	r3, #0
 800abee:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800abf0:	2300      	movs	r3, #0
 800abf2:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 800abf4:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800abf8:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 800abfa:	2300      	movs	r3, #0
 800abfc:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 800abfe:	2300      	movs	r3, #0
 800ac00:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 800ac02:	2306      	movs	r3, #6
 800ac04:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 800ac06:	2300      	movs	r3, #0
 800ac08:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 800ac14:	2300      	movs	r3, #0
 800ac16:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 800ac18:	2300      	movs	r3, #0
 800ac1a:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800ac20:	2300      	movs	r3, #0
 800ac22:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 800ac2c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800ac2e:	2300      	movs	r3, #0
 800ac30:	64bb      	str	r3, [r7, #72]	; 0x48
 800ac32:	e009      	b.n	800ac48 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800ac34:	68fa      	ldr	r2, [r7, #12]
 800ac36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac38:	4413      	add	r3, r2
 800ac3a:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800ac3e:	2200      	movs	r2, #0
 800ac40:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800ac42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac44:	3301      	adds	r3, #1
 800ac46:	64bb      	str	r3, [r7, #72]	; 0x48
 800ac48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ac4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac4c:	429a      	cmp	r2, r3
 800ac4e:	d3f1      	bcc.n	800ac34 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800ac50:	2201      	movs	r2, #1
 800ac52:	21ff      	movs	r1, #255	; 0xff
 800ac54:	68f8      	ldr	r0, [r7, #12]
 800ac56:	f002 fd33 	bl	800d6c0 <VL53L0X_WrByte>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800ac60:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d107      	bne.n	800ac78 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 800ac68:	2200      	movs	r2, #0
 800ac6a:	214f      	movs	r1, #79	; 0x4f
 800ac6c:	68f8      	ldr	r0, [r7, #12]
 800ac6e:	f002 fd27 	bl	800d6c0 <VL53L0X_WrByte>
 800ac72:	4603      	mov	r3, r0
 800ac74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800ac78:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d107      	bne.n	800ac90 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800ac80:	222c      	movs	r2, #44	; 0x2c
 800ac82:	214e      	movs	r1, #78	; 0x4e
 800ac84:	68f8      	ldr	r0, [r7, #12]
 800ac86:	f002 fd1b 	bl	800d6c0 <VL53L0X_WrByte>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800ac90:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d107      	bne.n	800aca8 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800ac98:	2200      	movs	r2, #0
 800ac9a:	21ff      	movs	r1, #255	; 0xff
 800ac9c:	68f8      	ldr	r0, [r7, #12]
 800ac9e:	f002 fd0f 	bl	800d6c0 <VL53L0X_WrByte>
 800aca2:	4603      	mov	r3, r0
 800aca4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800aca8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800acac:	2b00      	cmp	r3, #0
 800acae:	d109      	bne.n	800acc4 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800acb0:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800acb4:	461a      	mov	r2, r3
 800acb6:	21b6      	movs	r1, #182	; 0xb6
 800acb8:	68f8      	ldr	r0, [r7, #12]
 800acba:	f002 fd01 	bl	800d6c0 <VL53L0X_WrByte>
 800acbe:	4603      	mov	r3, r0
 800acc0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 800acc4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d107      	bne.n	800acdc <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 800accc:	2200      	movs	r2, #0
 800acce:	2180      	movs	r1, #128	; 0x80
 800acd0:	68f8      	ldr	r0, [r7, #12]
 800acd2:	f002 fcf5 	bl	800d6c0 <VL53L0X_WrByte>
 800acd6:	4603      	mov	r3, r0
 800acd8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 800acdc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d10a      	bne.n	800acfa <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 800ace4:	f107 0210 	add.w	r2, r7, #16
 800ace8:	f107 0111 	add.w	r1, r7, #17
 800acec:	2300      	movs	r3, #0
 800acee:	68f8      	ldr	r0, [r7, #12]
 800acf0:	f000 fbbb 	bl	800b46a <VL53L0X_perform_ref_calibration>
 800acf4:	4603      	mov	r3, r0
 800acf6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 800acfa:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d121      	bne.n	800ad46 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800ad02:	2300      	movs	r3, #0
 800ad04:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 800ad06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ad08:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 800ad0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ad10:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 800ad1e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800ad22:	f107 0218 	add.w	r2, r7, #24
 800ad26:	9204      	str	r2, [sp, #16]
 800ad28:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ad2a:	9203      	str	r2, [sp, #12]
 800ad2c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ad2e:	9202      	str	r2, [sp, #8]
 800ad30:	9301      	str	r3, [sp, #4]
 800ad32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad34:	9300      	str	r3, [sp, #0]
 800ad36:	4623      	mov	r3, r4
 800ad38:	4602      	mov	r2, r0
 800ad3a:	68f8      	ldr	r0, [r7, #12]
 800ad3c:	f7ff fe5e 	bl	800a9fc <enable_ref_spads>
 800ad40:	4603      	mov	r3, r0
 800ad42:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ad46:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d174      	bne.n	800ae38 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800ad4e:	69bb      	ldr	r3, [r7, #24]
 800ad50:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 800ad52:	f107 0312 	add.w	r3, r7, #18
 800ad56:	4619      	mov	r1, r3
 800ad58:	68f8      	ldr	r0, [r7, #12]
 800ad5a:	f7ff fecb 	bl	800aaf4 <perform_ref_signal_measurement>
 800ad5e:	4603      	mov	r3, r0
 800ad60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 800ad64:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d161      	bne.n	800ae30 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 800ad6c:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800ad6e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ad70:	429a      	cmp	r2, r3
 800ad72:	d25d      	bcs.n	800ae30 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 800ad74:	2300      	movs	r3, #0
 800ad76:	64bb      	str	r3, [r7, #72]	; 0x48
 800ad78:	e009      	b.n	800ad8e <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800ad7a:	68fa      	ldr	r2, [r7, #12]
 800ad7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ad7e:	4413      	add	r3, r2
 800ad80:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800ad84:	2200      	movs	r2, #0
 800ad86:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 800ad88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ad8a:	3301      	adds	r3, #1
 800ad8c:	64bb      	str	r3, [r7, #72]	; 0x48
 800ad8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ad90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad92:	429a      	cmp	r2, r3
 800ad94:	d3f1      	bcc.n	800ad7a <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800ad96:	e002      	b.n	800ad9e <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 800ad98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ad9a:	3301      	adds	r3, #1
 800ad9c:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800ad9e:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800ada2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ada4:	4413      	add	r3, r2
 800ada6:	4618      	mov	r0, r3
 800ada8:	f7ff fdb0 	bl	800a90c <is_aperture>
 800adac:	4603      	mov	r3, r0
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d103      	bne.n	800adba <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800adb2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800adb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adb6:	429a      	cmp	r2, r3
 800adb8:	d3ee      	bcc.n	800ad98 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800adba:	2301      	movs	r3, #1
 800adbc:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 800adbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800adc0:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 800adce:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800add2:	f107 0218 	add.w	r2, r7, #24
 800add6:	9204      	str	r2, [sp, #16]
 800add8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800adda:	9203      	str	r2, [sp, #12]
 800addc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800adde:	9202      	str	r2, [sp, #8]
 800ade0:	9301      	str	r3, [sp, #4]
 800ade2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ade4:	9300      	str	r3, [sp, #0]
 800ade6:	4623      	mov	r3, r4
 800ade8:	4602      	mov	r2, r0
 800adea:	68f8      	ldr	r0, [r7, #12]
 800adec:	f7ff fe06 	bl	800a9fc <enable_ref_spads>
 800adf0:	4603      	mov	r3, r0
 800adf2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800adf6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d11b      	bne.n	800ae36 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800adfe:	69bb      	ldr	r3, [r7, #24]
 800ae00:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 800ae02:	f107 0312 	add.w	r3, r7, #18
 800ae06:	4619      	mov	r1, r3
 800ae08:	68f8      	ldr	r0, [r7, #12]
 800ae0a:	f7ff fe73 	bl	800aaf4 <perform_ref_signal_measurement>
 800ae0e:	4603      	mov	r3, r0
 800ae10:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 800ae14:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d10c      	bne.n	800ae36 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 800ae1c:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800ae1e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ae20:	429a      	cmp	r2, r3
 800ae22:	d208      	bcs.n	800ae36 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 800ae24:	2301      	movs	r3, #1
 800ae26:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 800ae2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae2c:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800ae2e:	e002      	b.n	800ae36 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800ae30:	2300      	movs	r3, #0
 800ae32:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ae34:	e000      	b.n	800ae38 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 800ae36:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800ae38:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	f040 80af 	bne.w	800afa0 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800ae42:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 800ae44:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ae46:	429a      	cmp	r2, r3
 800ae48:	f240 80aa 	bls.w	800afa0 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800ae4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae4e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 800ae52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae54:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	f503 7192 	add.w	r1, r3, #292	; 0x124
 800ae5c:	f107 031c 	add.w	r3, r7, #28
 800ae60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ae62:	4618      	mov	r0, r3
 800ae64:	f004 fffd 	bl	800fe62 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 800ae68:	8a7b      	ldrh	r3, [r7, #18]
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ae6e:	1ad3      	subs	r3, r2, r3
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	bfb8      	it	lt
 800ae74:	425b      	neglt	r3, r3
 800ae76:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 800ae7e:	e086      	b.n	800af8e <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 800ae86:	f107 0314 	add.w	r3, r7, #20
 800ae8a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ae8c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ae8e:	f7ff fcdf 	bl	800a850 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae98:	d103      	bne.n	800aea2 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800ae9a:	23ce      	movs	r3, #206	; 0xce
 800ae9c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 800aea0:	e07e      	b.n	800afa0 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800aea2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800aea6:	697a      	ldr	r2, [r7, #20]
 800aea8:	4413      	add	r3, r2
 800aeaa:	4618      	mov	r0, r3
 800aeac:	f7ff fd2e 	bl	800a90c <is_aperture>
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	461a      	mov	r2, r3
 800aeb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d003      	beq.n	800aec2 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 800aeba:	2301      	movs	r3, #1
 800aebc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 800aec0:	e06e      	b.n	800afa0 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800aec2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aec4:	3301      	adds	r3, #1
 800aec6:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 800aec8:	697b      	ldr	r3, [r7, #20]
 800aeca:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 800aed2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800aed4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aed6:	4618      	mov	r0, r3
 800aed8:	f7ff fd32 	bl	800a940 <enable_spad_bit>
 800aedc:	4603      	mov	r3, r0
 800aede:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800aee2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d10c      	bne.n	800af04 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 800aeea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aeec:	3301      	adds	r3, #1
 800aeee:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 800aef6:	4619      	mov	r1, r3
 800aef8:	68f8      	ldr	r0, [r7, #12]
 800aefa:	f7ff fd59 	bl	800a9b0 <set_ref_spad_map>
 800aefe:	4603      	mov	r3, r0
 800af00:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 800af04:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d146      	bne.n	800af9a <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800af0c:	f107 0312 	add.w	r3, r7, #18
 800af10:	4619      	mov	r1, r3
 800af12:	68f8      	ldr	r0, [r7, #12]
 800af14:	f7ff fdee 	bl	800aaf4 <perform_ref_signal_measurement>
 800af18:	4603      	mov	r3, r0
 800af1a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800af1e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800af22:	2b00      	cmp	r3, #0
 800af24:	d13b      	bne.n	800af9e <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800af26:	8a7b      	ldrh	r3, [r7, #18]
 800af28:	461a      	mov	r2, r3
 800af2a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800af2c:	1ad3      	subs	r3, r2, r3
 800af2e:	2b00      	cmp	r3, #0
 800af30:	bfb8      	it	lt
 800af32:	425b      	neglt	r3, r3
 800af34:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 800af36:	8a7b      	ldrh	r3, [r7, #18]
 800af38:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800af3a:	429a      	cmp	r2, r3
 800af3c:	d21c      	bcs.n	800af78 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800af3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800af42:	429a      	cmp	r2, r3
 800af44:	d914      	bls.n	800af70 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800af46:	f107 031c 	add.w	r3, r7, #28
 800af4a:	4619      	mov	r1, r3
 800af4c:	68f8      	ldr	r0, [r7, #12]
 800af4e:	f7ff fd2f 	bl	800a9b0 <set_ref_spad_map>
 800af52:	4603      	mov	r3, r0
 800af54:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 800af5e:	f107 011c 	add.w	r1, r7, #28
 800af62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800af64:	4618      	mov	r0, r3
 800af66:	f004 ff7c 	bl	800fe62 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800af6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af6c:	3b01      	subs	r3, #1
 800af6e:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 800af70:	2301      	movs	r3, #1
 800af72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800af76:	e00a      	b.n	800af8e <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 800af78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af7a:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 800af82:	f107 031c 	add.w	r3, r7, #28
 800af86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800af88:	4618      	mov	r0, r3
 800af8a:	f004 ff6a 	bl	800fe62 <memcpy>
		while (!complete) {
 800af8e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800af92:	2b00      	cmp	r3, #0
 800af94:	f43f af74 	beq.w	800ae80 <VL53L0X_perform_ref_spad_management+0x2b8>
 800af98:	e002      	b.n	800afa0 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800af9a:	bf00      	nop
 800af9c:	e000      	b.n	800afa0 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800af9e:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800afa0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d115      	bne.n	800afd4 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 800afa8:	68bb      	ldr	r3, [r7, #8]
 800afaa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800afac:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 800afb4:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	2201      	movs	r2, #1
 800afba:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	b2da      	uxtb	r2, r3
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	781a      	ldrb	r2, [r3, #0]
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 800afd4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 800afd8:	4618      	mov	r0, r3
 800afda:	375c      	adds	r7, #92	; 0x5c
 800afdc:	46bd      	mov	sp, r7
 800afde:	bd90      	pop	{r4, r7, pc}

0800afe0 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800afe0:	b590      	push	{r4, r7, lr}
 800afe2:	b093      	sub	sp, #76	; 0x4c
 800afe4:	af06      	add	r7, sp, #24
 800afe6:	60f8      	str	r0, [r7, #12]
 800afe8:	60b9      	str	r1, [r7, #8]
 800afea:	4613      	mov	r3, r2
 800afec:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800afee:	2300      	movs	r3, #0
 800aff0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 800aff4:	2300      	movs	r3, #0
 800aff6:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 800aff8:	23b4      	movs	r3, #180	; 0xb4
 800affa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 800affe:	2306      	movs	r3, #6
 800b000:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800b002:	232c      	movs	r3, #44	; 0x2c
 800b004:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b006:	2201      	movs	r2, #1
 800b008:	21ff      	movs	r1, #255	; 0xff
 800b00a:	68f8      	ldr	r0, [r7, #12]
 800b00c:	f002 fb58 	bl	800d6c0 <VL53L0X_WrByte>
 800b010:	4603      	mov	r3, r0
 800b012:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800b016:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d107      	bne.n	800b02e <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800b01e:	2200      	movs	r2, #0
 800b020:	214f      	movs	r1, #79	; 0x4f
 800b022:	68f8      	ldr	r0, [r7, #12]
 800b024:	f002 fb4c 	bl	800d6c0 <VL53L0X_WrByte>
 800b028:	4603      	mov	r3, r0
 800b02a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800b02e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b032:	2b00      	cmp	r3, #0
 800b034:	d107      	bne.n	800b046 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800b036:	222c      	movs	r2, #44	; 0x2c
 800b038:	214e      	movs	r1, #78	; 0x4e
 800b03a:	68f8      	ldr	r0, [r7, #12]
 800b03c:	f002 fb40 	bl	800d6c0 <VL53L0X_WrByte>
 800b040:	4603      	mov	r3, r0
 800b042:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800b046:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d107      	bne.n	800b05e <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b04e:	2200      	movs	r2, #0
 800b050:	21ff      	movs	r1, #255	; 0xff
 800b052:	68f8      	ldr	r0, [r7, #12]
 800b054:	f002 fb34 	bl	800d6c0 <VL53L0X_WrByte>
 800b058:	4603      	mov	r3, r0
 800b05a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800b05e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b062:	2b00      	cmp	r3, #0
 800b064:	d109      	bne.n	800b07a <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800b066:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b06a:	461a      	mov	r2, r3
 800b06c:	21b6      	movs	r1, #182	; 0xb6
 800b06e:	68f8      	ldr	r0, [r7, #12]
 800b070:	f002 fb26 	bl	800d6c0 <VL53L0X_WrByte>
 800b074:	4603      	mov	r3, r0
 800b076:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800b07a:	2300      	movs	r3, #0
 800b07c:	627b      	str	r3, [r7, #36]	; 0x24
 800b07e:	e009      	b.n	800b094 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800b080:	68fa      	ldr	r2, [r7, #12]
 800b082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b084:	4413      	add	r3, r2
 800b086:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800b08a:	2200      	movs	r2, #0
 800b08c:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800b08e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b090:	3301      	adds	r3, #1
 800b092:	627b      	str	r3, [r7, #36]	; 0x24
 800b094:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b096:	69fb      	ldr	r3, [r7, #28]
 800b098:	429a      	cmp	r2, r3
 800b09a:	d3f1      	bcc.n	800b080 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800b09c:	79fb      	ldrb	r3, [r7, #7]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d011      	beq.n	800b0c6 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800b0a2:	e002      	b.n	800b0aa <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800b0a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0a6:	3301      	adds	r3, #1
 800b0a8:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800b0aa:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800b0ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0b0:	4413      	add	r3, r2
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f7ff fc2a 	bl	800a90c <is_aperture>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d103      	bne.n	800b0c6 <VL53L0X_set_reference_spads+0xe6>
 800b0be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0c0:	69bb      	ldr	r3, [r7, #24]
 800b0c2:	429a      	cmp	r2, r3
 800b0c4:	d3ee      	bcc.n	800b0a4 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 800b0d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b0d6:	79f9      	ldrb	r1, [r7, #7]
 800b0d8:	f107 0214 	add.w	r2, r7, #20
 800b0dc:	9204      	str	r2, [sp, #16]
 800b0de:	68ba      	ldr	r2, [r7, #8]
 800b0e0:	9203      	str	r2, [sp, #12]
 800b0e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0e4:	9202      	str	r2, [sp, #8]
 800b0e6:	9301      	str	r3, [sp, #4]
 800b0e8:	69fb      	ldr	r3, [r7, #28]
 800b0ea:	9300      	str	r3, [sp, #0]
 800b0ec:	4623      	mov	r3, r4
 800b0ee:	4602      	mov	r2, r0
 800b0f0:	68f8      	ldr	r0, [r7, #12]
 800b0f2:	f7ff fc83 	bl	800a9fc <enable_ref_spads>
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800b0fc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b100:	2b00      	cmp	r3, #0
 800b102:	d10c      	bne.n	800b11e <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	2201      	movs	r2, #1
 800b108:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b10c:	68bb      	ldr	r3, [r7, #8]
 800b10e:	b2da      	uxtb	r2, r3
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	79fa      	ldrb	r2, [r7, #7]
 800b11a:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800b11e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b122:	4618      	mov	r0, r3
 800b124:	3734      	adds	r7, #52	; 0x34
 800b126:	46bd      	mov	sp, r7
 800b128:	bd90      	pop	{r4, r7, pc}

0800b12a <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800b12a:	b580      	push	{r7, lr}
 800b12c:	b084      	sub	sp, #16
 800b12e:	af00      	add	r7, sp, #0
 800b130:	6078      	str	r0, [r7, #4]
 800b132:	460b      	mov	r3, r1
 800b134:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b136:	2300      	movs	r3, #0
 800b138:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800b13a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d10a      	bne.n	800b158 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800b142:	78fb      	ldrb	r3, [r7, #3]
 800b144:	f043 0301 	orr.w	r3, r3, #1
 800b148:	b2db      	uxtb	r3, r3
 800b14a:	461a      	mov	r2, r3
 800b14c:	2100      	movs	r1, #0
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f002 fab6 	bl	800d6c0 <VL53L0X_WrByte>
 800b154:	4603      	mov	r3, r0
 800b156:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800b158:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d104      	bne.n	800b16a <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f000 f9bf 	bl	800b4e4 <VL53L0X_measurement_poll_for_completion>
 800b166:	4603      	mov	r3, r0
 800b168:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800b16a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d105      	bne.n	800b17e <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800b172:	2100      	movs	r1, #0
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f7ff fab5 	bl	800a6e4 <VL53L0X_ClearInterruptMask>
 800b17a:	4603      	mov	r3, r0
 800b17c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800b17e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d106      	bne.n	800b194 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800b186:	2200      	movs	r2, #0
 800b188:	2100      	movs	r1, #0
 800b18a:	6878      	ldr	r0, [r7, #4]
 800b18c:	f002 fa98 	bl	800d6c0 <VL53L0X_WrByte>
 800b190:	4603      	mov	r3, r0
 800b192:	73fb      	strb	r3, [r7, #15]

	return Status;
 800b194:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3710      	adds	r7, #16
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}

0800b1a0 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b084      	sub	sp, #16
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
 800b1a8:	4608      	mov	r0, r1
 800b1aa:	4611      	mov	r1, r2
 800b1ac:	461a      	mov	r2, r3
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	70fb      	strb	r3, [r7, #3]
 800b1b2:	460b      	mov	r3, r1
 800b1b4:	70bb      	strb	r3, [r7, #2]
 800b1b6:	4613      	mov	r3, r2
 800b1b8:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800b1be:	2300      	movs	r3, #0
 800b1c0:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b1c2:	2201      	movs	r2, #1
 800b1c4:	21ff      	movs	r1, #255	; 0xff
 800b1c6:	6878      	ldr	r0, [r7, #4]
 800b1c8:	f002 fa7a 	bl	800d6c0 <VL53L0X_WrByte>
 800b1cc:	4603      	mov	r3, r0
 800b1ce:	461a      	mov	r2, r3
 800b1d0:	7bfb      	ldrb	r3, [r7, #15]
 800b1d2:	4313      	orrs	r3, r2
 800b1d4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	2100      	movs	r1, #0
 800b1da:	6878      	ldr	r0, [r7, #4]
 800b1dc:	f002 fa70 	bl	800d6c0 <VL53L0X_WrByte>
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	461a      	mov	r2, r3
 800b1e4:	7bfb      	ldrb	r3, [r7, #15]
 800b1e6:	4313      	orrs	r3, r2
 800b1e8:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	21ff      	movs	r1, #255	; 0xff
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	f002 fa66 	bl	800d6c0 <VL53L0X_WrByte>
 800b1f4:	4603      	mov	r3, r0
 800b1f6:	461a      	mov	r2, r3
 800b1f8:	7bfb      	ldrb	r3, [r7, #15]
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800b1fe:	78fb      	ldrb	r3, [r7, #3]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d01e      	beq.n	800b242 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800b204:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d009      	beq.n	800b220 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800b20c:	69ba      	ldr	r2, [r7, #24]
 800b20e:	21cb      	movs	r1, #203	; 0xcb
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f002 fad7 	bl	800d7c4 <VL53L0X_RdByte>
 800b216:	4603      	mov	r3, r0
 800b218:	461a      	mov	r2, r3
 800b21a:	7bfb      	ldrb	r3, [r7, #15]
 800b21c:	4313      	orrs	r3, r2
 800b21e:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800b220:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b224:	2b00      	cmp	r3, #0
 800b226:	d02a      	beq.n	800b27e <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800b228:	f107 030e 	add.w	r3, r7, #14
 800b22c:	461a      	mov	r2, r3
 800b22e:	21ee      	movs	r1, #238	; 0xee
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f002 fac7 	bl	800d7c4 <VL53L0X_RdByte>
 800b236:	4603      	mov	r3, r0
 800b238:	461a      	mov	r2, r3
 800b23a:	7bfb      	ldrb	r3, [r7, #15]
 800b23c:	4313      	orrs	r3, r2
 800b23e:	73fb      	strb	r3, [r7, #15]
 800b240:	e01d      	b.n	800b27e <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800b242:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d00a      	beq.n	800b260 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800b24a:	78bb      	ldrb	r3, [r7, #2]
 800b24c:	461a      	mov	r2, r3
 800b24e:	21cb      	movs	r1, #203	; 0xcb
 800b250:	6878      	ldr	r0, [r7, #4]
 800b252:	f002 fa35 	bl	800d6c0 <VL53L0X_WrByte>
 800b256:	4603      	mov	r3, r0
 800b258:	461a      	mov	r2, r3
 800b25a:	7bfb      	ldrb	r3, [r7, #15]
 800b25c:	4313      	orrs	r3, r2
 800b25e:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800b260:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b264:	2b00      	cmp	r3, #0
 800b266:	d00a      	beq.n	800b27e <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800b268:	787b      	ldrb	r3, [r7, #1]
 800b26a:	2280      	movs	r2, #128	; 0x80
 800b26c:	21ee      	movs	r1, #238	; 0xee
 800b26e:	6878      	ldr	r0, [r7, #4]
 800b270:	f002 fa74 	bl	800d75c <VL53L0X_UpdateByte>
 800b274:	4603      	mov	r3, r0
 800b276:	461a      	mov	r2, r3
 800b278:	7bfb      	ldrb	r3, [r7, #15]
 800b27a:	4313      	orrs	r3, r2
 800b27c:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b27e:	2201      	movs	r2, #1
 800b280:	21ff      	movs	r1, #255	; 0xff
 800b282:	6878      	ldr	r0, [r7, #4]
 800b284:	f002 fa1c 	bl	800d6c0 <VL53L0X_WrByte>
 800b288:	4603      	mov	r3, r0
 800b28a:	461a      	mov	r2, r3
 800b28c:	7bfb      	ldrb	r3, [r7, #15]
 800b28e:	4313      	orrs	r3, r2
 800b290:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800b292:	2201      	movs	r2, #1
 800b294:	2100      	movs	r1, #0
 800b296:	6878      	ldr	r0, [r7, #4]
 800b298:	f002 fa12 	bl	800d6c0 <VL53L0X_WrByte>
 800b29c:	4603      	mov	r3, r0
 800b29e:	461a      	mov	r2, r3
 800b2a0:	7bfb      	ldrb	r3, [r7, #15]
 800b2a2:	4313      	orrs	r3, r2
 800b2a4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	21ff      	movs	r1, #255	; 0xff
 800b2aa:	6878      	ldr	r0, [r7, #4]
 800b2ac:	f002 fa08 	bl	800d6c0 <VL53L0X_WrByte>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	461a      	mov	r2, r3
 800b2b4:	7bfb      	ldrb	r3, [r7, #15]
 800b2b6:	4313      	orrs	r3, r2
 800b2b8:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800b2ba:	7bbb      	ldrb	r3, [r7, #14]
 800b2bc:	f023 0310 	bic.w	r3, r3, #16
 800b2c0:	b2da      	uxtb	r2, r3
 800b2c2:	69fb      	ldr	r3, [r7, #28]
 800b2c4:	701a      	strb	r2, [r3, #0]

	return Status;
 800b2c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	3710      	adds	r7, #16
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	bd80      	pop	{r7, pc}

0800b2d2 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800b2d2:	b580      	push	{r7, lr}
 800b2d4:	b08a      	sub	sp, #40	; 0x28
 800b2d6:	af04      	add	r7, sp, #16
 800b2d8:	60f8      	str	r0, [r7, #12]
 800b2da:	60b9      	str	r1, [r7, #8]
 800b2dc:	4611      	mov	r1, r2
 800b2de:	461a      	mov	r2, r3
 800b2e0:	460b      	mov	r3, r1
 800b2e2:	71fb      	strb	r3, [r7, #7]
 800b2e4:	4613      	mov	r3, r2
 800b2e6:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800b2fc:	79bb      	ldrb	r3, [r7, #6]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d003      	beq.n	800b30a <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800b308:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800b30a:	2201      	movs	r2, #1
 800b30c:	2101      	movs	r1, #1
 800b30e:	68f8      	ldr	r0, [r7, #12]
 800b310:	f002 f9d6 	bl	800d6c0 <VL53L0X_WrByte>
 800b314:	4603      	mov	r3, r0
 800b316:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800b318:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d105      	bne.n	800b32c <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800b320:	2140      	movs	r1, #64	; 0x40
 800b322:	68f8      	ldr	r0, [r7, #12]
 800b324:	f7ff ff01 	bl	800b12a <VL53L0X_perform_single_ref_calibration>
 800b328:	4603      	mov	r3, r0
 800b32a:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800b32c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d115      	bne.n	800b360 <VL53L0X_perform_vhv_calibration+0x8e>
 800b334:	79fb      	ldrb	r3, [r7, #7]
 800b336:	2b01      	cmp	r3, #1
 800b338:	d112      	bne.n	800b360 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800b33a:	7d39      	ldrb	r1, [r7, #20]
 800b33c:	7d7a      	ldrb	r2, [r7, #21]
 800b33e:	2300      	movs	r3, #0
 800b340:	9303      	str	r3, [sp, #12]
 800b342:	2301      	movs	r3, #1
 800b344:	9302      	str	r3, [sp, #8]
 800b346:	f107 0313 	add.w	r3, r7, #19
 800b34a:	9301      	str	r3, [sp, #4]
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	9300      	str	r3, [sp, #0]
 800b350:	460b      	mov	r3, r1
 800b352:	2101      	movs	r1, #1
 800b354:	68f8      	ldr	r0, [r7, #12]
 800b356:	f7ff ff23 	bl	800b1a0 <VL53L0X_ref_calibration_io>
 800b35a:	4603      	mov	r3, r0
 800b35c:	75fb      	strb	r3, [r7, #23]
 800b35e:	e002      	b.n	800b366 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800b360:	68bb      	ldr	r3, [r7, #8]
 800b362:	2200      	movs	r2, #0
 800b364:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800b366:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d112      	bne.n	800b394 <VL53L0X_perform_vhv_calibration+0xc2>
 800b36e:	79bb      	ldrb	r3, [r7, #6]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d00f      	beq.n	800b394 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b374:	7dbb      	ldrb	r3, [r7, #22]
 800b376:	461a      	mov	r2, r3
 800b378:	2101      	movs	r1, #1
 800b37a:	68f8      	ldr	r0, [r7, #12]
 800b37c:	f002 f9a0 	bl	800d6c0 <VL53L0X_WrByte>
 800b380:	4603      	mov	r3, r0
 800b382:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800b384:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d103      	bne.n	800b394 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	7dba      	ldrb	r2, [r7, #22]
 800b390:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800b394:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b398:	4618      	mov	r0, r3
 800b39a:	3718      	adds	r7, #24
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bd80      	pop	{r7, pc}

0800b3a0 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b08a      	sub	sp, #40	; 0x28
 800b3a4:	af04      	add	r7, sp, #16
 800b3a6:	60f8      	str	r0, [r7, #12]
 800b3a8:	60b9      	str	r1, [r7, #8]
 800b3aa:	4611      	mov	r1, r2
 800b3ac:	461a      	mov	r2, r3
 800b3ae:	460b      	mov	r3, r1
 800b3b0:	71fb      	strb	r3, [r7, #7]
 800b3b2:	4613      	mov	r3, r2
 800b3b4:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800b3be:	2300      	movs	r3, #0
 800b3c0:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800b3c6:	79bb      	ldrb	r3, [r7, #6]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d003      	beq.n	800b3d4 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800b3d2:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800b3d4:	2202      	movs	r2, #2
 800b3d6:	2101      	movs	r1, #1
 800b3d8:	68f8      	ldr	r0, [r7, #12]
 800b3da:	f002 f971 	bl	800d6c0 <VL53L0X_WrByte>
 800b3de:	4603      	mov	r3, r0
 800b3e0:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800b3e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d105      	bne.n	800b3f6 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800b3ea:	2100      	movs	r1, #0
 800b3ec:	68f8      	ldr	r0, [r7, #12]
 800b3ee:	f7ff fe9c 	bl	800b12a <VL53L0X_perform_single_ref_calibration>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800b3f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d115      	bne.n	800b42a <VL53L0X_perform_phase_calibration+0x8a>
 800b3fe:	79fb      	ldrb	r3, [r7, #7]
 800b400:	2b01      	cmp	r3, #1
 800b402:	d112      	bne.n	800b42a <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800b404:	7d39      	ldrb	r1, [r7, #20]
 800b406:	7d7a      	ldrb	r2, [r7, #21]
 800b408:	2301      	movs	r3, #1
 800b40a:	9303      	str	r3, [sp, #12]
 800b40c:	2300      	movs	r3, #0
 800b40e:	9302      	str	r3, [sp, #8]
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	9301      	str	r3, [sp, #4]
 800b414:	f107 0313 	add.w	r3, r7, #19
 800b418:	9300      	str	r3, [sp, #0]
 800b41a:	460b      	mov	r3, r1
 800b41c:	2101      	movs	r1, #1
 800b41e:	68f8      	ldr	r0, [r7, #12]
 800b420:	f7ff febe 	bl	800b1a0 <VL53L0X_ref_calibration_io>
 800b424:	4603      	mov	r3, r0
 800b426:	75fb      	strb	r3, [r7, #23]
 800b428:	e002      	b.n	800b430 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800b42a:	68bb      	ldr	r3, [r7, #8]
 800b42c:	2200      	movs	r2, #0
 800b42e:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800b430:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d112      	bne.n	800b45e <VL53L0X_perform_phase_calibration+0xbe>
 800b438:	79bb      	ldrb	r3, [r7, #6]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d00f      	beq.n	800b45e <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b43e:	7dbb      	ldrb	r3, [r7, #22]
 800b440:	461a      	mov	r2, r3
 800b442:	2101      	movs	r1, #1
 800b444:	68f8      	ldr	r0, [r7, #12]
 800b446:	f002 f93b 	bl	800d6c0 <VL53L0X_WrByte>
 800b44a:	4603      	mov	r3, r0
 800b44c:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800b44e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b452:	2b00      	cmp	r3, #0
 800b454:	d103      	bne.n	800b45e <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	7dba      	ldrb	r2, [r7, #22]
 800b45a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800b45e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b462:	4618      	mov	r0, r3
 800b464:	3718      	adds	r7, #24
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}

0800b46a <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800b46a:	b580      	push	{r7, lr}
 800b46c:	b086      	sub	sp, #24
 800b46e:	af00      	add	r7, sp, #0
 800b470:	60f8      	str	r0, [r7, #12]
 800b472:	60b9      	str	r1, [r7, #8]
 800b474:	607a      	str	r2, [r7, #4]
 800b476:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b478:	2300      	movs	r3, #0
 800b47a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800b47c:	2300      	movs	r3, #0
 800b47e:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800b486:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800b488:	78fa      	ldrb	r2, [r7, #3]
 800b48a:	2300      	movs	r3, #0
 800b48c:	68b9      	ldr	r1, [r7, #8]
 800b48e:	68f8      	ldr	r0, [r7, #12]
 800b490:	f7ff ff1f 	bl	800b2d2 <VL53L0X_perform_vhv_calibration>
 800b494:	4603      	mov	r3, r0
 800b496:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800b498:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d107      	bne.n	800b4b0 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800b4a0:	78fa      	ldrb	r2, [r7, #3]
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	6879      	ldr	r1, [r7, #4]
 800b4a6:	68f8      	ldr	r0, [r7, #12]
 800b4a8:	f7ff ff7a 	bl	800b3a0 <VL53L0X_perform_phase_calibration>
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800b4b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d10f      	bne.n	800b4d8 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b4b8:	7dbb      	ldrb	r3, [r7, #22]
 800b4ba:	461a      	mov	r2, r3
 800b4bc:	2101      	movs	r1, #1
 800b4be:	68f8      	ldr	r0, [r7, #12]
 800b4c0:	f002 f8fe 	bl	800d6c0 <VL53L0X_WrByte>
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800b4c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d103      	bne.n	800b4d8 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	7dba      	ldrb	r2, [r7, #22]
 800b4d4:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800b4d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b4dc:	4618      	mov	r0, r3
 800b4de:	3718      	adds	r7, #24
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	bd80      	pop	{r7, pc}

0800b4e4 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b086      	sub	sp, #24
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800b4f8:	f107 030f 	add.w	r3, r7, #15
 800b4fc:	4619      	mov	r1, r3
 800b4fe:	6878      	ldr	r0, [r7, #4]
 800b500:	f7fe fe02 	bl	800a108 <VL53L0X_GetMeasurementDataReady>
 800b504:	4603      	mov	r3, r0
 800b506:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800b508:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d110      	bne.n	800b532 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800b510:	7bfb      	ldrb	r3, [r7, #15]
 800b512:	2b01      	cmp	r3, #1
 800b514:	d00f      	beq.n	800b536 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 800b516:	693b      	ldr	r3, [r7, #16]
 800b518:	3301      	adds	r3, #1
 800b51a:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800b51c:	693b      	ldr	r3, [r7, #16]
 800b51e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800b522:	d302      	bcc.n	800b52a <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 800b524:	23f9      	movs	r3, #249	; 0xf9
 800b526:	75fb      	strb	r3, [r7, #23]
			break;
 800b528:	e006      	b.n	800b538 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f002 f9e8 	bl	800d900 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800b530:	e7e2      	b.n	800b4f8 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800b532:	bf00      	nop
 800b534:	e000      	b.n	800b538 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800b536:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800b538:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b53c:	4618      	mov	r0, r3
 800b53e:	3718      	adds	r7, #24
 800b540:	46bd      	mov	sp, r7
 800b542:	bd80      	pop	{r7, pc}

0800b544 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800b544:	b480      	push	{r7}
 800b546:	b085      	sub	sp, #20
 800b548:	af00      	add	r7, sp, #0
 800b54a:	4603      	mov	r3, r0
 800b54c:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800b54e:	2300      	movs	r3, #0
 800b550:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800b552:	79fb      	ldrb	r3, [r7, #7]
 800b554:	3301      	adds	r3, #1
 800b556:	b2db      	uxtb	r3, r3
 800b558:	005b      	lsls	r3, r3, #1
 800b55a:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800b55c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3714      	adds	r7, #20
 800b562:	46bd      	mov	sp, r7
 800b564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b568:	4770      	bx	lr

0800b56a <VL53L0X_isqrt>:
	return vcsel_period_reg;
}


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800b56a:	b480      	push	{r7}
 800b56c:	b085      	sub	sp, #20
 800b56e:	af00      	add	r7, sp, #0
 800b570:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800b572:	2300      	movs	r3, #0
 800b574:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800b576:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b57a:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800b57c:	e002      	b.n	800b584 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800b57e:	68bb      	ldr	r3, [r7, #8]
 800b580:	089b      	lsrs	r3, r3, #2
 800b582:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800b584:	68ba      	ldr	r2, [r7, #8]
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	429a      	cmp	r2, r3
 800b58a:	d8f8      	bhi.n	800b57e <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800b58c:	e017      	b.n	800b5be <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800b58e:	68fa      	ldr	r2, [r7, #12]
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	4413      	add	r3, r2
 800b594:	687a      	ldr	r2, [r7, #4]
 800b596:	429a      	cmp	r2, r3
 800b598:	d30b      	bcc.n	800b5b2 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800b59a:	68fa      	ldr	r2, [r7, #12]
 800b59c:	68bb      	ldr	r3, [r7, #8]
 800b59e:	4413      	add	r3, r2
 800b5a0:	687a      	ldr	r2, [r7, #4]
 800b5a2:	1ad3      	subs	r3, r2, r3
 800b5a4:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	085b      	lsrs	r3, r3, #1
 800b5aa:	68ba      	ldr	r2, [r7, #8]
 800b5ac:	4413      	add	r3, r2
 800b5ae:	60fb      	str	r3, [r7, #12]
 800b5b0:	e002      	b.n	800b5b8 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	085b      	lsrs	r3, r3, #1
 800b5b6:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	089b      	lsrs	r3, r3, #2
 800b5bc:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800b5be:	68bb      	ldr	r3, [r7, #8]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d1e4      	bne.n	800b58e <VL53L0X_isqrt+0x24>
	}

	return res;
 800b5c4:	68fb      	ldr	r3, [r7, #12]
}
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	3714      	adds	r7, #20
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d0:	4770      	bx	lr

0800b5d2 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800b5d2:	b580      	push	{r7, lr}
 800b5d4:	b086      	sub	sp, #24
 800b5d6:	af00      	add	r7, sp, #0
 800b5d8:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b5da:	2300      	movs	r3, #0
 800b5dc:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800b5de:	2200      	movs	r2, #0
 800b5e0:	2183      	movs	r1, #131	; 0x83
 800b5e2:	6878      	ldr	r0, [r7, #4]
 800b5e4:	f002 f86c 	bl	800d6c0 <VL53L0X_WrByte>
 800b5e8:	4603      	mov	r3, r0
 800b5ea:	461a      	mov	r2, r3
 800b5ec:	7dfb      	ldrb	r3, [r7, #23]
 800b5ee:	4313      	orrs	r3, r2
 800b5f0:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800b5f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d11e      	bne.n	800b638 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800b5fe:	f107 030f 	add.w	r3, r7, #15
 800b602:	461a      	mov	r2, r3
 800b604:	2183      	movs	r1, #131	; 0x83
 800b606:	6878      	ldr	r0, [r7, #4]
 800b608:	f002 f8dc 	bl	800d7c4 <VL53L0X_RdByte>
 800b60c:	4603      	mov	r3, r0
 800b60e:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800b610:	7bfb      	ldrb	r3, [r7, #15]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d10a      	bne.n	800b62c <VL53L0X_device_read_strobe+0x5a>
 800b616:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d106      	bne.n	800b62c <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 800b61e:	693b      	ldr	r3, [r7, #16]
 800b620:	3301      	adds	r3, #1
 800b622:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800b624:	693b      	ldr	r3, [r7, #16]
 800b626:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800b62a:	d3e8      	bcc.n	800b5fe <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800b62c:	693b      	ldr	r3, [r7, #16]
 800b62e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800b632:	d301      	bcc.n	800b638 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800b634:	23f9      	movs	r3, #249	; 0xf9
 800b636:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800b638:	2201      	movs	r2, #1
 800b63a:	2183      	movs	r1, #131	; 0x83
 800b63c:	6878      	ldr	r0, [r7, #4]
 800b63e:	f002 f83f 	bl	800d6c0 <VL53L0X_WrByte>
 800b642:	4603      	mov	r3, r0
 800b644:	461a      	mov	r2, r3
 800b646:	7dfb      	ldrb	r3, [r7, #23]
 800b648:	4313      	orrs	r3, r2
 800b64a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800b64c:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800b650:	4618      	mov	r0, r3
 800b652:	3718      	adds	r7, #24
 800b654:	46bd      	mov	sp, r7
 800b656:	bd80      	pop	{r7, pc}

0800b658 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	b098      	sub	sp, #96	; 0x60
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
 800b660:	460b      	mov	r3, r1
 800b662:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b664:	2300      	movs	r3, #0
 800b666:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800b66a:	2300      	movs	r3, #0
 800b66c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 800b670:	2300      	movs	r3, #0
 800b672:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 800b676:	2300      	movs	r3, #0
 800b678:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 800b67a:	2300      	movs	r3, #0
 800b67c:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800b67e:	2300      	movs	r3, #0
 800b680:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 800b682:	2300      	movs	r3, #0
 800b684:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800b688:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800b68c:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800b68e:	2300      	movs	r3, #0
 800b690:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800b692:	2300      	movs	r3, #0
 800b694:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800b696:	2300      	movs	r3, #0
 800b698:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800b6a0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800b6a4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b6a8:	2b07      	cmp	r3, #7
 800b6aa:	f000 8408 	beq.w	800bebe <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b6ae:	2201      	movs	r2, #1
 800b6b0:	2180      	movs	r1, #128	; 0x80
 800b6b2:	6878      	ldr	r0, [r7, #4]
 800b6b4:	f002 f804 	bl	800d6c0 <VL53L0X_WrByte>
 800b6b8:	4603      	mov	r3, r0
 800b6ba:	461a      	mov	r2, r3
 800b6bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b6c0:	4313      	orrs	r3, r2
 800b6c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	21ff      	movs	r1, #255	; 0xff
 800b6ca:	6878      	ldr	r0, [r7, #4]
 800b6cc:	f001 fff8 	bl	800d6c0 <VL53L0X_WrByte>
 800b6d0:	4603      	mov	r3, r0
 800b6d2:	461a      	mov	r2, r3
 800b6d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b6d8:	4313      	orrs	r3, r2
 800b6da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b6de:	2200      	movs	r2, #0
 800b6e0:	2100      	movs	r1, #0
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f001 ffec 	bl	800d6c0 <VL53L0X_WrByte>
 800b6e8:	4603      	mov	r3, r0
 800b6ea:	461a      	mov	r2, r3
 800b6ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b6f0:	4313      	orrs	r3, r2
 800b6f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800b6f6:	2206      	movs	r2, #6
 800b6f8:	21ff      	movs	r1, #255	; 0xff
 800b6fa:	6878      	ldr	r0, [r7, #4]
 800b6fc:	f001 ffe0 	bl	800d6c0 <VL53L0X_WrByte>
 800b700:	4603      	mov	r3, r0
 800b702:	461a      	mov	r2, r3
 800b704:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b708:	4313      	orrs	r3, r2
 800b70a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800b70e:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800b712:	461a      	mov	r2, r3
 800b714:	2183      	movs	r1, #131	; 0x83
 800b716:	6878      	ldr	r0, [r7, #4]
 800b718:	f002 f854 	bl	800d7c4 <VL53L0X_RdByte>
 800b71c:	4603      	mov	r3, r0
 800b71e:	461a      	mov	r2, r3
 800b720:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b724:	4313      	orrs	r3, r2
 800b726:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800b72a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b72e:	f043 0304 	orr.w	r3, r3, #4
 800b732:	b2db      	uxtb	r3, r3
 800b734:	461a      	mov	r2, r3
 800b736:	2183      	movs	r1, #131	; 0x83
 800b738:	6878      	ldr	r0, [r7, #4]
 800b73a:	f001 ffc1 	bl	800d6c0 <VL53L0X_WrByte>
 800b73e:	4603      	mov	r3, r0
 800b740:	461a      	mov	r2, r3
 800b742:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b746:	4313      	orrs	r3, r2
 800b748:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800b74c:	2207      	movs	r2, #7
 800b74e:	21ff      	movs	r1, #255	; 0xff
 800b750:	6878      	ldr	r0, [r7, #4]
 800b752:	f001 ffb5 	bl	800d6c0 <VL53L0X_WrByte>
 800b756:	4603      	mov	r3, r0
 800b758:	461a      	mov	r2, r3
 800b75a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b75e:	4313      	orrs	r3, r2
 800b760:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800b764:	2201      	movs	r2, #1
 800b766:	2181      	movs	r1, #129	; 0x81
 800b768:	6878      	ldr	r0, [r7, #4]
 800b76a:	f001 ffa9 	bl	800d6c0 <VL53L0X_WrByte>
 800b76e:	4603      	mov	r3, r0
 800b770:	461a      	mov	r2, r3
 800b772:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b776:	4313      	orrs	r3, r2
 800b778:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800b77c:	6878      	ldr	r0, [r7, #4]
 800b77e:	f002 f8bf 	bl	800d900 <VL53L0X_PollingDelay>
 800b782:	4603      	mov	r3, r0
 800b784:	461a      	mov	r2, r3
 800b786:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b78a:	4313      	orrs	r3, r2
 800b78c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b790:	2201      	movs	r2, #1
 800b792:	2180      	movs	r1, #128	; 0x80
 800b794:	6878      	ldr	r0, [r7, #4]
 800b796:	f001 ff93 	bl	800d6c0 <VL53L0X_WrByte>
 800b79a:	4603      	mov	r3, r0
 800b79c:	461a      	mov	r2, r3
 800b79e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b7a2:	4313      	orrs	r3, r2
 800b7a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 800b7a8:	78fb      	ldrb	r3, [r7, #3]
 800b7aa:	f003 0301 	and.w	r3, r3, #1
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	f000 8098 	beq.w	800b8e4 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800b7b4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b7b8:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	f040 8091 	bne.w	800b8e4 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800b7c2:	226b      	movs	r2, #107	; 0x6b
 800b7c4:	2194      	movs	r1, #148	; 0x94
 800b7c6:	6878      	ldr	r0, [r7, #4]
 800b7c8:	f001 ff7a 	bl	800d6c0 <VL53L0X_WrByte>
 800b7cc:	4603      	mov	r3, r0
 800b7ce:	461a      	mov	r2, r3
 800b7d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b7d4:	4313      	orrs	r3, r2
 800b7d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b7da:	6878      	ldr	r0, [r7, #4]
 800b7dc:	f7ff fef9 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800b7e0:	4603      	mov	r3, r0
 800b7e2:	461a      	mov	r2, r3
 800b7e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b7e8:	4313      	orrs	r3, r2
 800b7ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800b7ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b7f2:	461a      	mov	r2, r3
 800b7f4:	2190      	movs	r1, #144	; 0x90
 800b7f6:	6878      	ldr	r0, [r7, #4]
 800b7f8:	f002 f846 	bl	800d888 <VL53L0X_RdDWord>
 800b7fc:	4603      	mov	r3, r0
 800b7fe:	461a      	mov	r2, r3
 800b800:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b804:	4313      	orrs	r3, r2
 800b806:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800b80a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b80c:	0a1b      	lsrs	r3, r3, #8
 800b80e:	b2db      	uxtb	r3, r3
 800b810:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b814:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800b818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b81a:	0bdb      	lsrs	r3, r3, #15
 800b81c:	b2db      	uxtb	r3, r3
 800b81e:	f003 0301 	and.w	r3, r3, #1
 800b822:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800b826:	2224      	movs	r2, #36	; 0x24
 800b828:	2194      	movs	r1, #148	; 0x94
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	f001 ff48 	bl	800d6c0 <VL53L0X_WrByte>
 800b830:	4603      	mov	r3, r0
 800b832:	461a      	mov	r2, r3
 800b834:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b838:	4313      	orrs	r3, r2
 800b83a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b83e:	6878      	ldr	r0, [r7, #4]
 800b840:	f7ff fec7 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800b844:	4603      	mov	r3, r0
 800b846:	461a      	mov	r2, r3
 800b848:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b84c:	4313      	orrs	r3, r2
 800b84e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800b852:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b856:	461a      	mov	r2, r3
 800b858:	2190      	movs	r1, #144	; 0x90
 800b85a:	6878      	ldr	r0, [r7, #4]
 800b85c:	f002 f814 	bl	800d888 <VL53L0X_RdDWord>
 800b860:	4603      	mov	r3, r0
 800b862:	461a      	mov	r2, r3
 800b864:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b868:	4313      	orrs	r3, r2
 800b86a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800b86e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b870:	0e1b      	lsrs	r3, r3, #24
 800b872:	b2db      	uxtb	r3, r3
 800b874:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800b876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b878:	0c1b      	lsrs	r3, r3, #16
 800b87a:	b2db      	uxtb	r3, r3
 800b87c:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800b87e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b880:	0a1b      	lsrs	r3, r3, #8
 800b882:	b2db      	uxtb	r3, r3
 800b884:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800b886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b888:	b2db      	uxtb	r3, r3
 800b88a:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800b88c:	2225      	movs	r2, #37	; 0x25
 800b88e:	2194      	movs	r1, #148	; 0x94
 800b890:	6878      	ldr	r0, [r7, #4]
 800b892:	f001 ff15 	bl	800d6c0 <VL53L0X_WrByte>
 800b896:	4603      	mov	r3, r0
 800b898:	461a      	mov	r2, r3
 800b89a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b89e:	4313      	orrs	r3, r2
 800b8a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f7ff fe94 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800b8aa:	4603      	mov	r3, r0
 800b8ac:	461a      	mov	r2, r3
 800b8ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b8b2:	4313      	orrs	r3, r2
 800b8b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800b8b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b8bc:	461a      	mov	r2, r3
 800b8be:	2190      	movs	r1, #144	; 0x90
 800b8c0:	6878      	ldr	r0, [r7, #4]
 800b8c2:	f001 ffe1 	bl	800d888 <VL53L0X_RdDWord>
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	461a      	mov	r2, r3
 800b8ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b8ce:	4313      	orrs	r3, r2
 800b8d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800b8d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8d6:	0e1b      	lsrs	r3, r3, #24
 800b8d8:	b2db      	uxtb	r3, r3
 800b8da:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800b8dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8de:	0c1b      	lsrs	r3, r3, #16
 800b8e0:	b2db      	uxtb	r3, r3
 800b8e2:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800b8e4:	78fb      	ldrb	r3, [r7, #3]
 800b8e6:	f003 0302 	and.w	r3, r3, #2
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	f000 8189 	beq.w	800bc02 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800b8f0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b8f4:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	f040 8182 	bne.w	800bc02 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800b8fe:	2202      	movs	r2, #2
 800b900:	2194      	movs	r1, #148	; 0x94
 800b902:	6878      	ldr	r0, [r7, #4]
 800b904:	f001 fedc 	bl	800d6c0 <VL53L0X_WrByte>
 800b908:	4603      	mov	r3, r0
 800b90a:	461a      	mov	r2, r3
 800b90c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b910:	4313      	orrs	r3, r2
 800b912:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b916:	6878      	ldr	r0, [r7, #4]
 800b918:	f7ff fe5b 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800b91c:	4603      	mov	r3, r0
 800b91e:	461a      	mov	r2, r3
 800b920:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b924:	4313      	orrs	r3, r2
 800b926:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800b92a:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800b92e:	461a      	mov	r2, r3
 800b930:	2190      	movs	r1, #144	; 0x90
 800b932:	6878      	ldr	r0, [r7, #4]
 800b934:	f001 ff46 	bl	800d7c4 <VL53L0X_RdByte>
 800b938:	4603      	mov	r3, r0
 800b93a:	461a      	mov	r2, r3
 800b93c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b940:	4313      	orrs	r3, r2
 800b942:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800b946:	227b      	movs	r2, #123	; 0x7b
 800b948:	2194      	movs	r1, #148	; 0x94
 800b94a:	6878      	ldr	r0, [r7, #4]
 800b94c:	f001 feb8 	bl	800d6c0 <VL53L0X_WrByte>
 800b950:	4603      	mov	r3, r0
 800b952:	461a      	mov	r2, r3
 800b954:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b958:	4313      	orrs	r3, r2
 800b95a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b95e:	6878      	ldr	r0, [r7, #4]
 800b960:	f7ff fe37 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800b964:	4603      	mov	r3, r0
 800b966:	461a      	mov	r2, r3
 800b968:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b96c:	4313      	orrs	r3, r2
 800b96e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800b972:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800b976:	461a      	mov	r2, r3
 800b978:	2190      	movs	r1, #144	; 0x90
 800b97a:	6878      	ldr	r0, [r7, #4]
 800b97c:	f001 ff22 	bl	800d7c4 <VL53L0X_RdByte>
 800b980:	4603      	mov	r3, r0
 800b982:	461a      	mov	r2, r3
 800b984:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b988:	4313      	orrs	r3, r2
 800b98a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800b98e:	2277      	movs	r2, #119	; 0x77
 800b990:	2194      	movs	r1, #148	; 0x94
 800b992:	6878      	ldr	r0, [r7, #4]
 800b994:	f001 fe94 	bl	800d6c0 <VL53L0X_WrByte>
 800b998:	4603      	mov	r3, r0
 800b99a:	461a      	mov	r2, r3
 800b99c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b9a0:	4313      	orrs	r3, r2
 800b9a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b9a6:	6878      	ldr	r0, [r7, #4]
 800b9a8:	f7ff fe13 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	461a      	mov	r2, r3
 800b9b0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b9b4:	4313      	orrs	r3, r2
 800b9b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800b9ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b9be:	461a      	mov	r2, r3
 800b9c0:	2190      	movs	r1, #144	; 0x90
 800b9c2:	6878      	ldr	r0, [r7, #4]
 800b9c4:	f001 ff60 	bl	800d888 <VL53L0X_RdDWord>
 800b9c8:	4603      	mov	r3, r0
 800b9ca:	461a      	mov	r2, r3
 800b9cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b9d0:	4313      	orrs	r3, r2
 800b9d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800b9d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d8:	0e5b      	lsrs	r3, r3, #25
 800b9da:	b2db      	uxtb	r3, r3
 800b9dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b9e0:	b2db      	uxtb	r3, r3
 800b9e2:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800b9e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9e6:	0c9b      	lsrs	r3, r3, #18
 800b9e8:	b2db      	uxtb	r3, r3
 800b9ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b9ee:	b2db      	uxtb	r3, r3
 800b9f0:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800b9f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9f4:	0adb      	lsrs	r3, r3, #11
 800b9f6:	b2db      	uxtb	r3, r3
 800b9f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b9fc:	b2db      	uxtb	r3, r3
 800b9fe:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800ba00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba02:	091b      	lsrs	r3, r3, #4
 800ba04:	b2db      	uxtb	r3, r3
 800ba06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba0a:	b2db      	uxtb	r3, r3
 800ba0c:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800ba0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba10:	b2db      	uxtb	r3, r3
 800ba12:	00db      	lsls	r3, r3, #3
 800ba14:	b2db      	uxtb	r3, r3
 800ba16:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800ba1a:	b2db      	uxtb	r3, r3
 800ba1c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800ba20:	2278      	movs	r2, #120	; 0x78
 800ba22:	2194      	movs	r1, #148	; 0x94
 800ba24:	6878      	ldr	r0, [r7, #4]
 800ba26:	f001 fe4b 	bl	800d6c0 <VL53L0X_WrByte>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	461a      	mov	r2, r3
 800ba2e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba32:	4313      	orrs	r3, r2
 800ba34:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ba38:	6878      	ldr	r0, [r7, #4]
 800ba3a:	f7ff fdca 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	461a      	mov	r2, r3
 800ba42:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba46:	4313      	orrs	r3, r2
 800ba48:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ba4c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ba50:	461a      	mov	r2, r3
 800ba52:	2190      	movs	r1, #144	; 0x90
 800ba54:	6878      	ldr	r0, [r7, #4]
 800ba56:	f001 ff17 	bl	800d888 <VL53L0X_RdDWord>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	461a      	mov	r2, r3
 800ba5e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba62:	4313      	orrs	r3, r2
 800ba64:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800ba68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba6a:	0f5b      	lsrs	r3, r3, #29
 800ba6c:	b2db      	uxtb	r3, r3
 800ba6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba72:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800ba74:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ba78:	4413      	add	r3, r2
 800ba7a:	b2db      	uxtb	r3, r3
 800ba7c:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800ba7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba80:	0d9b      	lsrs	r3, r3, #22
 800ba82:	b2db      	uxtb	r3, r3
 800ba84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba88:	b2db      	uxtb	r3, r3
 800ba8a:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800ba8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba8e:	0bdb      	lsrs	r3, r3, #15
 800ba90:	b2db      	uxtb	r3, r3
 800ba92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba96:	b2db      	uxtb	r3, r3
 800ba98:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800ba9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba9c:	0a1b      	lsrs	r3, r3, #8
 800ba9e:	b2db      	uxtb	r3, r3
 800baa0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800baa4:	b2db      	uxtb	r3, r3
 800baa6:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800baa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baaa:	085b      	lsrs	r3, r3, #1
 800baac:	b2db      	uxtb	r3, r3
 800baae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bab2:	b2db      	uxtb	r3, r3
 800bab4:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800bab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bab8:	b2db      	uxtb	r3, r3
 800baba:	019b      	lsls	r3, r3, #6
 800babc:	b2db      	uxtb	r3, r3
 800babe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bac2:	b2db      	uxtb	r3, r3
 800bac4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800bac8:	2279      	movs	r2, #121	; 0x79
 800baca:	2194      	movs	r1, #148	; 0x94
 800bacc:	6878      	ldr	r0, [r7, #4]
 800bace:	f001 fdf7 	bl	800d6c0 <VL53L0X_WrByte>
 800bad2:	4603      	mov	r3, r0
 800bad4:	461a      	mov	r2, r3
 800bad6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bada:	4313      	orrs	r3, r2
 800badc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800bae0:	6878      	ldr	r0, [r7, #4]
 800bae2:	f7ff fd76 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800bae6:	4603      	mov	r3, r0
 800bae8:	461a      	mov	r2, r3
 800baea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800baee:	4313      	orrs	r3, r2
 800baf0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800baf4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800baf8:	461a      	mov	r2, r3
 800bafa:	2190      	movs	r1, #144	; 0x90
 800bafc:	6878      	ldr	r0, [r7, #4]
 800bafe:	f001 fec3 	bl	800d888 <VL53L0X_RdDWord>
 800bb02:	4603      	mov	r3, r0
 800bb04:	461a      	mov	r2, r3
 800bb06:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb0a:	4313      	orrs	r3, r2
 800bb0c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800bb10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb12:	0e9b      	lsrs	r3, r3, #26
 800bb14:	b2db      	uxtb	r3, r3
 800bb16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb1a:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800bb1c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bb20:	4413      	add	r3, r2
 800bb22:	b2db      	uxtb	r3, r3
 800bb24:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800bb26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb28:	0cdb      	lsrs	r3, r3, #19
 800bb2a:	b2db      	uxtb	r3, r3
 800bb2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb30:	b2db      	uxtb	r3, r3
 800bb32:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800bb34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb36:	0b1b      	lsrs	r3, r3, #12
 800bb38:	b2db      	uxtb	r3, r3
 800bb3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb3e:	b2db      	uxtb	r3, r3
 800bb40:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800bb42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb44:	095b      	lsrs	r3, r3, #5
 800bb46:	b2db      	uxtb	r3, r3
 800bb48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb4c:	b2db      	uxtb	r3, r3
 800bb4e:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800bb50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb52:	b2db      	uxtb	r3, r3
 800bb54:	009b      	lsls	r3, r3, #2
 800bb56:	b2db      	uxtb	r3, r3
 800bb58:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800bb5c:	b2db      	uxtb	r3, r3
 800bb5e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800bb62:	227a      	movs	r2, #122	; 0x7a
 800bb64:	2194      	movs	r1, #148	; 0x94
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f001 fdaa 	bl	800d6c0 <VL53L0X_WrByte>
 800bb6c:	4603      	mov	r3, r0
 800bb6e:	461a      	mov	r2, r3
 800bb70:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb74:	4313      	orrs	r3, r2
 800bb76:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800bb7a:	6878      	ldr	r0, [r7, #4]
 800bb7c:	f7ff fd29 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800bb80:	4603      	mov	r3, r0
 800bb82:	461a      	mov	r2, r3
 800bb84:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb88:	4313      	orrs	r3, r2
 800bb8a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bb8e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bb92:	461a      	mov	r2, r3
 800bb94:	2190      	movs	r1, #144	; 0x90
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	f001 fe76 	bl	800d888 <VL53L0X_RdDWord>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	461a      	mov	r2, r3
 800bba0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bba4:	4313      	orrs	r3, r2
 800bba6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800bbaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbac:	0f9b      	lsrs	r3, r3, #30
 800bbae:	b2db      	uxtb	r3, r3
 800bbb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bbb4:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800bbb6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bbba:	4413      	add	r3, r2
 800bbbc:	b2db      	uxtb	r3, r3
 800bbbe:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800bbc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbc2:	0ddb      	lsrs	r3, r3, #23
 800bbc4:	b2db      	uxtb	r3, r3
 800bbc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bbca:	b2db      	uxtb	r3, r3
 800bbcc:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800bbce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbd0:	0c1b      	lsrs	r3, r3, #16
 800bbd2:	b2db      	uxtb	r3, r3
 800bbd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bbd8:	b2db      	uxtb	r3, r3
 800bbda:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800bbdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbde:	0a5b      	lsrs	r3, r3, #9
 800bbe0:	b2db      	uxtb	r3, r3
 800bbe2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bbe6:	b2db      	uxtb	r3, r3
 800bbe8:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800bbec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbee:	089b      	lsrs	r3, r3, #2
 800bbf0:	b2db      	uxtb	r3, r3
 800bbf2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bbf6:	b2db      	uxtb	r3, r3
 800bbf8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800bc02:	78fb      	ldrb	r3, [r7, #3]
 800bc04:	f003 0304 	and.w	r3, r3, #4
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	f000 80f1 	beq.w	800bdf0 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800bc0e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bc12:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	f040 80ea 	bne.w	800bdf0 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800bc1c:	227b      	movs	r2, #123	; 0x7b
 800bc1e:	2194      	movs	r1, #148	; 0x94
 800bc20:	6878      	ldr	r0, [r7, #4]
 800bc22:	f001 fd4d 	bl	800d6c0 <VL53L0X_WrByte>
 800bc26:	4603      	mov	r3, r0
 800bc28:	461a      	mov	r2, r3
 800bc2a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bc2e:	4313      	orrs	r3, r2
 800bc30:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bc34:	6878      	ldr	r0, [r7, #4]
 800bc36:	f7ff fccc 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	461a      	mov	r2, r3
 800bc3e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bc42:	4313      	orrs	r3, r2
 800bc44:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800bc48:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800bc4c:	461a      	mov	r2, r3
 800bc4e:	2190      	movs	r1, #144	; 0x90
 800bc50:	6878      	ldr	r0, [r7, #4]
 800bc52:	f001 fe19 	bl	800d888 <VL53L0X_RdDWord>
 800bc56:	4603      	mov	r3, r0
 800bc58:	461a      	mov	r2, r3
 800bc5a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bc5e:	4313      	orrs	r3, r2
 800bc60:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800bc64:	227c      	movs	r2, #124	; 0x7c
 800bc66:	2194      	movs	r1, #148	; 0x94
 800bc68:	6878      	ldr	r0, [r7, #4]
 800bc6a:	f001 fd29 	bl	800d6c0 <VL53L0X_WrByte>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	461a      	mov	r2, r3
 800bc72:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bc76:	4313      	orrs	r3, r2
 800bc78:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f7ff fca8 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800bc82:	4603      	mov	r3, r0
 800bc84:	461a      	mov	r2, r3
 800bc86:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bc8a:	4313      	orrs	r3, r2
 800bc8c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800bc90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bc94:	461a      	mov	r2, r3
 800bc96:	2190      	movs	r1, #144	; 0x90
 800bc98:	6878      	ldr	r0, [r7, #4]
 800bc9a:	f001 fdf5 	bl	800d888 <VL53L0X_RdDWord>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	461a      	mov	r2, r3
 800bca2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bca6:	4313      	orrs	r3, r2
 800bca8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800bcac:	2273      	movs	r2, #115	; 0x73
 800bcae:	2194      	movs	r1, #148	; 0x94
 800bcb0:	6878      	ldr	r0, [r7, #4]
 800bcb2:	f001 fd05 	bl	800d6c0 <VL53L0X_WrByte>
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	461a      	mov	r2, r3
 800bcba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bcbe:	4313      	orrs	r3, r2
 800bcc0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bcc4:	6878      	ldr	r0, [r7, #4]
 800bcc6:	f7ff fc84 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800bcca:	4603      	mov	r3, r0
 800bccc:	461a      	mov	r2, r3
 800bcce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bcd2:	4313      	orrs	r3, r2
 800bcd4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bcd8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bcdc:	461a      	mov	r2, r3
 800bcde:	2190      	movs	r1, #144	; 0x90
 800bce0:	6878      	ldr	r0, [r7, #4]
 800bce2:	f001 fdd1 	bl	800d888 <VL53L0X_RdDWord>
 800bce6:	4603      	mov	r3, r0
 800bce8:	461a      	mov	r2, r3
 800bcea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bcee:	4313      	orrs	r3, r2
 800bcf0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800bcf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcf6:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800bcf8:	b29b      	uxth	r3, r3
 800bcfa:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800bcfc:	2274      	movs	r2, #116	; 0x74
 800bcfe:	2194      	movs	r1, #148	; 0x94
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	f001 fcdd 	bl	800d6c0 <VL53L0X_WrByte>
 800bd06:	4603      	mov	r3, r0
 800bd08:	461a      	mov	r2, r3
 800bd0a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bd0e:	4313      	orrs	r3, r2
 800bd10:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bd14:	6878      	ldr	r0, [r7, #4]
 800bd16:	f7ff fc5c 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	461a      	mov	r2, r3
 800bd1e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bd22:	4313      	orrs	r3, r2
 800bd24:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bd28:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bd2c:	461a      	mov	r2, r3
 800bd2e:	2190      	movs	r1, #144	; 0x90
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	f001 fda9 	bl	800d888 <VL53L0X_RdDWord>
 800bd36:	4603      	mov	r3, r0
 800bd38:	461a      	mov	r2, r3
 800bd3a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bd3e:	4313      	orrs	r3, r2
 800bd40:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800bd44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd46:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800bd48:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800bd4a:	4313      	orrs	r3, r2
 800bd4c:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800bd4e:	2275      	movs	r2, #117	; 0x75
 800bd50:	2194      	movs	r1, #148	; 0x94
 800bd52:	6878      	ldr	r0, [r7, #4]
 800bd54:	f001 fcb4 	bl	800d6c0 <VL53L0X_WrByte>
 800bd58:	4603      	mov	r3, r0
 800bd5a:	461a      	mov	r2, r3
 800bd5c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bd60:	4313      	orrs	r3, r2
 800bd62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bd66:	6878      	ldr	r0, [r7, #4]
 800bd68:	f7ff fc33 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	461a      	mov	r2, r3
 800bd70:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bd74:	4313      	orrs	r3, r2
 800bd76:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bd7a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bd7e:	461a      	mov	r2, r3
 800bd80:	2190      	movs	r1, #144	; 0x90
 800bd82:	6878      	ldr	r0, [r7, #4]
 800bd84:	f001 fd80 	bl	800d888 <VL53L0X_RdDWord>
 800bd88:	4603      	mov	r3, r0
 800bd8a:	461a      	mov	r2, r3
 800bd8c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bd90:	4313      	orrs	r3, r2
 800bd92:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800bd96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd98:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800bd9a:	b29b      	uxth	r3, r3
 800bd9c:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800bd9e:	2276      	movs	r2, #118	; 0x76
 800bda0:	2194      	movs	r1, #148	; 0x94
 800bda2:	6878      	ldr	r0, [r7, #4]
 800bda4:	f001 fc8c 	bl	800d6c0 <VL53L0X_WrByte>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	461a      	mov	r2, r3
 800bdac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bdb0:	4313      	orrs	r3, r2
 800bdb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bdb6:	6878      	ldr	r0, [r7, #4]
 800bdb8:	f7ff fc0b 	bl	800b5d2 <VL53L0X_device_read_strobe>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bdc4:	4313      	orrs	r3, r2
 800bdc6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bdca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bdce:	461a      	mov	r2, r3
 800bdd0:	2190      	movs	r1, #144	; 0x90
 800bdd2:	6878      	ldr	r0, [r7, #4]
 800bdd4:	f001 fd58 	bl	800d888 <VL53L0X_RdDWord>
 800bdd8:	4603      	mov	r3, r0
 800bdda:	461a      	mov	r2, r3
 800bddc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bde0:	4313      	orrs	r3, r2
 800bde2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800bde6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bde8:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800bdea:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bdec:	4313      	orrs	r3, r2
 800bdee:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	2181      	movs	r1, #129	; 0x81
 800bdf4:	6878      	ldr	r0, [r7, #4]
 800bdf6:	f001 fc63 	bl	800d6c0 <VL53L0X_WrByte>
 800bdfa:	4603      	mov	r3, r0
 800bdfc:	461a      	mov	r2, r3
 800bdfe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800be02:	4313      	orrs	r3, r2
 800be04:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800be08:	2206      	movs	r2, #6
 800be0a:	21ff      	movs	r1, #255	; 0xff
 800be0c:	6878      	ldr	r0, [r7, #4]
 800be0e:	f001 fc57 	bl	800d6c0 <VL53L0X_WrByte>
 800be12:	4603      	mov	r3, r0
 800be14:	461a      	mov	r2, r3
 800be16:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800be1a:	4313      	orrs	r3, r2
 800be1c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800be20:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800be24:	461a      	mov	r2, r3
 800be26:	2183      	movs	r1, #131	; 0x83
 800be28:	6878      	ldr	r0, [r7, #4]
 800be2a:	f001 fccb 	bl	800d7c4 <VL53L0X_RdByte>
 800be2e:	4603      	mov	r3, r0
 800be30:	461a      	mov	r2, r3
 800be32:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800be36:	4313      	orrs	r3, r2
 800be38:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800be3c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800be40:	f023 0304 	bic.w	r3, r3, #4
 800be44:	b2db      	uxtb	r3, r3
 800be46:	461a      	mov	r2, r3
 800be48:	2183      	movs	r1, #131	; 0x83
 800be4a:	6878      	ldr	r0, [r7, #4]
 800be4c:	f001 fc38 	bl	800d6c0 <VL53L0X_WrByte>
 800be50:	4603      	mov	r3, r0
 800be52:	461a      	mov	r2, r3
 800be54:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800be58:	4313      	orrs	r3, r2
 800be5a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800be5e:	2201      	movs	r2, #1
 800be60:	21ff      	movs	r1, #255	; 0xff
 800be62:	6878      	ldr	r0, [r7, #4]
 800be64:	f001 fc2c 	bl	800d6c0 <VL53L0X_WrByte>
 800be68:	4603      	mov	r3, r0
 800be6a:	461a      	mov	r2, r3
 800be6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800be70:	4313      	orrs	r3, r2
 800be72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800be76:	2201      	movs	r2, #1
 800be78:	2100      	movs	r1, #0
 800be7a:	6878      	ldr	r0, [r7, #4]
 800be7c:	f001 fc20 	bl	800d6c0 <VL53L0X_WrByte>
 800be80:	4603      	mov	r3, r0
 800be82:	461a      	mov	r2, r3
 800be84:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800be88:	4313      	orrs	r3, r2
 800be8a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800be8e:	2200      	movs	r2, #0
 800be90:	21ff      	movs	r1, #255	; 0xff
 800be92:	6878      	ldr	r0, [r7, #4]
 800be94:	f001 fc14 	bl	800d6c0 <VL53L0X_WrByte>
 800be98:	4603      	mov	r3, r0
 800be9a:	461a      	mov	r2, r3
 800be9c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bea0:	4313      	orrs	r3, r2
 800bea2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800bea6:	2200      	movs	r2, #0
 800bea8:	2180      	movs	r1, #128	; 0x80
 800beaa:	6878      	ldr	r0, [r7, #4]
 800beac:	f001 fc08 	bl	800d6c0 <VL53L0X_WrByte>
 800beb0:	4603      	mov	r3, r0
 800beb2:	461a      	mov	r2, r3
 800beb4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800beb8:	4313      	orrs	r3, r2
 800beba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800bebe:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	f040 808f 	bne.w	800bfe6 <VL53L0X_get_info_from_device+0x98e>
 800bec8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800becc:	2b07      	cmp	r3, #7
 800bece:	f000 808a 	beq.w	800bfe6 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800bed2:	78fb      	ldrb	r3, [r7, #3]
 800bed4:	f003 0301 	and.w	r3, r3, #1
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d024      	beq.n	800bf26 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800bedc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bee0:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d11e      	bne.n	800bf26 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800beee:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800bef8:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800befc:	2300      	movs	r3, #0
 800befe:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bf00:	e00e      	b.n	800bf20 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800bf02:	f107 0208 	add.w	r2, r7, #8
 800bf06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bf08:	4413      	add	r3, r2
 800bf0a:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800bf0c:	687a      	ldr	r2, [r7, #4]
 800bf0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bf10:	4413      	add	r3, r2
 800bf12:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800bf16:	460a      	mov	r2, r1
 800bf18:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800bf1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bf1c:	3301      	adds	r3, #1
 800bf1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bf20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bf22:	2b05      	cmp	r3, #5
 800bf24:	dded      	ble.n	800bf02 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800bf26:	78fb      	ldrb	r3, [r7, #3]
 800bf28:	f003 0302 	and.w	r3, r3, #2
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d018      	beq.n	800bf62 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800bf30:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bf34:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d112      	bne.n	800bf62 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bf3c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bf46:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	33f3      	adds	r3, #243	; 0xf3
 800bf54:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800bf56:	f107 0310 	add.w	r3, r7, #16
 800bf5a:	4619      	mov	r1, r3
 800bf5c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bf5e:	f004 f95c 	bl	801021a <strcpy>

		}

		if (((option & 4) == 4) &&
 800bf62:	78fb      	ldrb	r3, [r7, #3]
 800bf64:	f003 0304 	and.w	r3, r3, #4
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d030      	beq.n	800bfce <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800bf6c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bf70:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d12a      	bne.n	800bfce <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bf78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bf80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800bf88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bf8a:	025b      	lsls	r3, r3, #9
 800bf8c:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bf92:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800bf96:	2300      	movs	r3, #0
 800bf98:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800bf9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d011      	beq.n	800bfc6 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800bfa2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bfa4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bfa6:	1ad3      	subs	r3, r2, r3
 800bfa8:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800bfaa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bfac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bfb0:	fb02 f303 	mul.w	r3, r2, r3
 800bfb4:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800bfb6:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 800bfba:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800bfbe:	425b      	negs	r3, r3
 800bfc0:	b29b      	uxth	r3, r3
 800bfc2:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 800bfc6:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800bfce:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800bfd2:	78fb      	ldrb	r3, [r7, #3]
 800bfd4:	4313      	orrs	r3, r2
 800bfd6:	b2db      	uxtb	r3, r3
 800bfd8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800bfdc:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bfe6:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 800bfea:	4618      	mov	r0, r3
 800bfec:	3760      	adds	r7, #96	; 0x60
 800bfee:	46bd      	mov	sp, r7
 800bff0:	bd80      	pop	{r7, pc}

0800bff2 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800bff2:	b480      	push	{r7}
 800bff4:	b087      	sub	sp, #28
 800bff6:	af00      	add	r7, sp, #0
 800bff8:	6078      	str	r0, [r7, #4]
 800bffa:	460b      	mov	r3, r1
 800bffc:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800bffe:	f240 6277 	movw	r2, #1655	; 0x677
 800c002:	f04f 0300 	mov.w	r3, #0
 800c006:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800c00a:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800c00e:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800c010:	78fb      	ldrb	r3, [r7, #3]
 800c012:	68fa      	ldr	r2, [r7, #12]
 800c014:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800c018:	693a      	ldr	r2, [r7, #16]
 800c01a:	fb02 f303 	mul.w	r3, r2, r3
 800c01e:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800c020:	68bb      	ldr	r3, [r7, #8]
}
 800c022:	4618      	mov	r0, r3
 800c024:	371c      	adds	r7, #28
 800c026:	46bd      	mov	sp, r7
 800c028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02c:	4770      	bx	lr

0800c02e <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800c02e:	b480      	push	{r7}
 800c030:	b087      	sub	sp, #28
 800c032:	af00      	add	r7, sp, #0
 800c034:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800c036:	2300      	movs	r3, #0
 800c038:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800c03a:	2300      	movs	r3, #0
 800c03c:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800c03e:	2300      	movs	r3, #0
 800c040:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	2b00      	cmp	r3, #0
 800c046:	d017      	beq.n	800c078 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	3b01      	subs	r3, #1
 800c04c:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800c04e:	e005      	b.n	800c05c <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800c050:	693b      	ldr	r3, [r7, #16]
 800c052:	085b      	lsrs	r3, r3, #1
 800c054:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800c056:	89fb      	ldrh	r3, [r7, #14]
 800c058:	3301      	adds	r3, #1
 800c05a:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800c05c:	693b      	ldr	r3, [r7, #16]
 800c05e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800c062:	2b00      	cmp	r3, #0
 800c064:	d1f4      	bne.n	800c050 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800c066:	89fb      	ldrh	r3, [r7, #14]
 800c068:	021b      	lsls	r3, r3, #8
 800c06a:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800c06c:	693b      	ldr	r3, [r7, #16]
 800c06e:	b29b      	uxth	r3, r3
 800c070:	b2db      	uxtb	r3, r3
 800c072:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800c074:	4413      	add	r3, r2
 800c076:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800c078:	8afb      	ldrh	r3, [r7, #22]

}
 800c07a:	4618      	mov	r0, r3
 800c07c:	371c      	adds	r7, #28
 800c07e:	46bd      	mov	sp, r7
 800c080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c084:	4770      	bx	lr

0800c086 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800c086:	b480      	push	{r7}
 800c088:	b085      	sub	sp, #20
 800c08a:	af00      	add	r7, sp, #0
 800c08c:	4603      	mov	r3, r0
 800c08e:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800c090:	2300      	movs	r3, #0
 800c092:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800c094:	88fb      	ldrh	r3, [r7, #6]
 800c096:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800c098:	88fa      	ldrh	r2, [r7, #6]
 800c09a:	0a12      	lsrs	r2, r2, #8
 800c09c:	b292      	uxth	r2, r2
 800c09e:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800c0a0:	3301      	adds	r3, #1
 800c0a2:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	3714      	adds	r7, #20
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b0:	4770      	bx	lr
	...

0800c0b4 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b088      	sub	sp, #32
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	60f8      	str	r0, [r7, #12]
 800c0bc:	60b9      	str	r1, [r7, #8]
 800c0be:	4613      	mov	r3, r2
 800c0c0:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800c0c6:	79fb      	ldrb	r3, [r7, #7]
 800c0c8:	4619      	mov	r1, r3
 800c0ca:	68f8      	ldr	r0, [r7, #12]
 800c0cc:	f7ff ff91 	bl	800bff2 <VL53L0X_calc_macro_period_ps>
 800c0d0:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800c0d2:	69bb      	ldr	r3, [r7, #24]
 800c0d4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c0d8:	4a0a      	ldr	r2, [pc, #40]	; (800c104 <VL53L0X_calc_timeout_mclks+0x50>)
 800c0da:	fba2 2303 	umull	r2, r3, r2, r3
 800c0de:	099b      	lsrs	r3, r3, #6
 800c0e0:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800c0e2:	68bb      	ldr	r3, [r7, #8]
 800c0e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c0e8:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 800c0ec:	697b      	ldr	r3, [r7, #20]
 800c0ee:	085b      	lsrs	r3, r3, #1
 800c0f0:	441a      	add	r2, r3
	timeout_period_mclks =
 800c0f2:	697b      	ldr	r3, [r7, #20]
 800c0f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0f8:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800c0fa:	69fb      	ldr	r3, [r7, #28]
}
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	3720      	adds	r7, #32
 800c100:	46bd      	mov	sp, r7
 800c102:	bd80      	pop	{r7, pc}
 800c104:	10624dd3 	.word	0x10624dd3

0800c108 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b086      	sub	sp, #24
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
 800c110:	460b      	mov	r3, r1
 800c112:	807b      	strh	r3, [r7, #2]
 800c114:	4613      	mov	r3, r2
 800c116:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800c118:	2300      	movs	r3, #0
 800c11a:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800c11c:	787b      	ldrb	r3, [r7, #1]
 800c11e:	4619      	mov	r1, r3
 800c120:	6878      	ldr	r0, [r7, #4]
 800c122:	f7ff ff66 	bl	800bff2 <VL53L0X_calc_macro_period_ps>
 800c126:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800c128:	693b      	ldr	r3, [r7, #16]
 800c12a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c12e:	4a0a      	ldr	r2, [pc, #40]	; (800c158 <VL53L0X_calc_timeout_us+0x50>)
 800c130:	fba2 2303 	umull	r2, r3, r2, r3
 800c134:	099b      	lsrs	r3, r3, #6
 800c136:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800c138:	887b      	ldrh	r3, [r7, #2]
 800c13a:	68fa      	ldr	r2, [r7, #12]
 800c13c:	fb02 f303 	mul.w	r3, r2, r3
 800c140:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 800c144:	4a04      	ldr	r2, [pc, #16]	; (800c158 <VL53L0X_calc_timeout_us+0x50>)
 800c146:	fba2 2303 	umull	r2, r3, r2, r3
 800c14a:	099b      	lsrs	r3, r3, #6
 800c14c:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800c14e:	697b      	ldr	r3, [r7, #20]
}
 800c150:	4618      	mov	r0, r3
 800c152:	3718      	adds	r7, #24
 800c154:	46bd      	mov	sp, r7
 800c156:	bd80      	pop	{r7, pc}
 800c158:	10624dd3 	.word	0x10624dd3

0800c15c <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	b08c      	sub	sp, #48	; 0x30
 800c160:	af00      	add	r7, sp, #0
 800c162:	60f8      	str	r0, [r7, #12]
 800c164:	460b      	mov	r3, r1
 800c166:	607a      	str	r2, [r7, #4]
 800c168:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c16a:	2300      	movs	r3, #0
 800c16c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800c170:	2300      	movs	r3, #0
 800c172:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800c176:	2300      	movs	r3, #0
 800c178:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800c17a:	2300      	movs	r3, #0
 800c17c:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800c17e:	2300      	movs	r3, #0
 800c180:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800c182:	7afb      	ldrb	r3, [r7, #11]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d005      	beq.n	800c194 <get_sequence_step_timeout+0x38>
 800c188:	7afb      	ldrb	r3, [r7, #11]
 800c18a:	2b01      	cmp	r3, #1
 800c18c:	d002      	beq.n	800c194 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800c18e:	7afb      	ldrb	r3, [r7, #11]
 800c190:	2b02      	cmp	r3, #2
 800c192:	d128      	bne.n	800c1e6 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c194:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800c198:	461a      	mov	r2, r3
 800c19a:	2100      	movs	r1, #0
 800c19c:	68f8      	ldr	r0, [r7, #12]
 800c19e:	f7fd fa8f 	bl	80096c0 <VL53L0X_GetVcselPulsePeriod>
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800c1a8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d109      	bne.n	800c1c4 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800c1b0:	f107 0320 	add.w	r3, r7, #32
 800c1b4:	461a      	mov	r2, r3
 800c1b6:	2146      	movs	r1, #70	; 0x46
 800c1b8:	68f8      	ldr	r0, [r7, #12]
 800c1ba:	f001 fb03 	bl	800d7c4 <VL53L0X_RdByte>
 800c1be:	4603      	mov	r3, r0
 800c1c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800c1c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c1c8:	b29b      	uxth	r3, r3
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	f7ff ff5b 	bl	800c086 <VL53L0X_decode_timeout>
 800c1d0:	4603      	mov	r3, r0
 800c1d2:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800c1d4:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c1d8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c1da:	4619      	mov	r1, r3
 800c1dc:	68f8      	ldr	r0, [r7, #12]
 800c1de:	f7ff ff93 	bl	800c108 <VL53L0X_calc_timeout_us>
 800c1e2:	62b8      	str	r0, [r7, #40]	; 0x28
 800c1e4:	e092      	b.n	800c30c <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800c1e6:	7afb      	ldrb	r3, [r7, #11]
 800c1e8:	2b03      	cmp	r3, #3
 800c1ea:	d135      	bne.n	800c258 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c1ec:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800c1f0:	461a      	mov	r2, r3
 800c1f2:	2100      	movs	r1, #0
 800c1f4:	68f8      	ldr	r0, [r7, #12]
 800c1f6:	f7fd fa63 	bl	80096c0 <VL53L0X_GetVcselPulsePeriod>
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800c200:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c204:	2b00      	cmp	r3, #0
 800c206:	f040 8081 	bne.w	800c30c <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c20a:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800c20e:	461a      	mov	r2, r3
 800c210:	2100      	movs	r1, #0
 800c212:	68f8      	ldr	r0, [r7, #12]
 800c214:	f7fd fa54 	bl	80096c0 <VL53L0X_GetVcselPulsePeriod>
 800c218:	4603      	mov	r3, r0
 800c21a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800c21e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c222:	2b00      	cmp	r3, #0
 800c224:	d109      	bne.n	800c23a <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800c226:	f107 031e 	add.w	r3, r7, #30
 800c22a:	461a      	mov	r2, r3
 800c22c:	2151      	movs	r1, #81	; 0x51
 800c22e:	68f8      	ldr	r0, [r7, #12]
 800c230:	f001 faf2 	bl	800d818 <VL53L0X_RdWord>
 800c234:	4603      	mov	r3, r0
 800c236:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800c23a:	8bfb      	ldrh	r3, [r7, #30]
 800c23c:	4618      	mov	r0, r3
 800c23e:	f7ff ff22 	bl	800c086 <VL53L0X_decode_timeout>
 800c242:	4603      	mov	r3, r0
 800c244:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800c246:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c24a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c24c:	4619      	mov	r1, r3
 800c24e:	68f8      	ldr	r0, [r7, #12]
 800c250:	f7ff ff5a 	bl	800c108 <VL53L0X_calc_timeout_us>
 800c254:	62b8      	str	r0, [r7, #40]	; 0x28
 800c256:	e059      	b.n	800c30c <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800c258:	7afb      	ldrb	r3, [r7, #11]
 800c25a:	2b04      	cmp	r3, #4
 800c25c:	d156      	bne.n	800c30c <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800c25e:	f107 0314 	add.w	r3, r7, #20
 800c262:	4619      	mov	r1, r3
 800c264:	68f8      	ldr	r0, [r7, #12]
 800c266:	f7fd fb37 	bl	80098d8 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800c26a:	2300      	movs	r3, #0
 800c26c:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800c26e:	7dfb      	ldrb	r3, [r7, #23]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d01d      	beq.n	800c2b0 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c274:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800c278:	461a      	mov	r2, r3
 800c27a:	2100      	movs	r1, #0
 800c27c:	68f8      	ldr	r0, [r7, #12]
 800c27e:	f7fd fa1f 	bl	80096c0 <VL53L0X_GetVcselPulsePeriod>
 800c282:	4603      	mov	r3, r0
 800c284:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800c288:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d10f      	bne.n	800c2b0 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 800c290:	f107 031e 	add.w	r3, r7, #30
 800c294:	461a      	mov	r2, r3
 800c296:	2151      	movs	r1, #81	; 0x51
 800c298:	68f8      	ldr	r0, [r7, #12]
 800c29a:	f001 fabd 	bl	800d818 <VL53L0X_RdWord>
 800c29e:	4603      	mov	r3, r0
 800c2a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800c2a4:	8bfb      	ldrh	r3, [r7, #30]
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	f7ff feed 	bl	800c086 <VL53L0X_decode_timeout>
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800c2b0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d109      	bne.n	800c2cc <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c2b8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800c2bc:	461a      	mov	r2, r3
 800c2be:	2101      	movs	r1, #1
 800c2c0:	68f8      	ldr	r0, [r7, #12]
 800c2c2:	f7fd f9fd 	bl	80096c0 <VL53L0X_GetVcselPulsePeriod>
 800c2c6:	4603      	mov	r3, r0
 800c2c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800c2cc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d10f      	bne.n	800c2f4 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800c2d4:	f107 031c 	add.w	r3, r7, #28
 800c2d8:	461a      	mov	r2, r3
 800c2da:	2171      	movs	r1, #113	; 0x71
 800c2dc:	68f8      	ldr	r0, [r7, #12]
 800c2de:	f001 fa9b 	bl	800d818 <VL53L0X_RdWord>
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800c2e8:	8bbb      	ldrh	r3, [r7, #28]
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	f7ff fecb 	bl	800c086 <VL53L0X_decode_timeout>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800c2f4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c2f6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c2f8:	1ad3      	subs	r3, r2, r3
 800c2fa:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800c2fc:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c300:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c302:	4619      	mov	r1, r3
 800c304:	68f8      	ldr	r0, [r7, #12]
 800c306:	f7ff feff 	bl	800c108 <VL53L0X_calc_timeout_us>
 800c30a:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c310:	601a      	str	r2, [r3, #0]

	return Status;
 800c312:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800c316:	4618      	mov	r0, r3
 800c318:	3730      	adds	r7, #48	; 0x30
 800c31a:	46bd      	mov	sp, r7
 800c31c:	bd80      	pop	{r7, pc}

0800c31e <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800c31e:	b580      	push	{r7, lr}
 800c320:	b08a      	sub	sp, #40	; 0x28
 800c322:	af00      	add	r7, sp, #0
 800c324:	60f8      	str	r0, [r7, #12]
 800c326:	460b      	mov	r3, r1
 800c328:	607a      	str	r2, [r7, #4]
 800c32a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c32c:	2300      	movs	r3, #0
 800c32e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800c332:	7afb      	ldrb	r3, [r7, #11]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d005      	beq.n	800c344 <set_sequence_step_timeout+0x26>
 800c338:	7afb      	ldrb	r3, [r7, #11]
 800c33a:	2b01      	cmp	r3, #1
 800c33c:	d002      	beq.n	800c344 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800c33e:	7afb      	ldrb	r3, [r7, #11]
 800c340:	2b02      	cmp	r3, #2
 800c342:	d138      	bne.n	800c3b6 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c344:	f107 031b 	add.w	r3, r7, #27
 800c348:	461a      	mov	r2, r3
 800c34a:	2100      	movs	r1, #0
 800c34c:	68f8      	ldr	r0, [r7, #12]
 800c34e:	f7fd f9b7 	bl	80096c0 <VL53L0X_GetVcselPulsePeriod>
 800c352:	4603      	mov	r3, r0
 800c354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800c358:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d11a      	bne.n	800c396 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800c360:	7efb      	ldrb	r3, [r7, #27]
 800c362:	461a      	mov	r2, r3
 800c364:	6879      	ldr	r1, [r7, #4]
 800c366:	68f8      	ldr	r0, [r7, #12]
 800c368:	f7ff fea4 	bl	800c0b4 <VL53L0X_calc_timeout_mclks>
 800c36c:	4603      	mov	r3, r0
 800c36e:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800c370:	8bbb      	ldrh	r3, [r7, #28]
 800c372:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c376:	d903      	bls.n	800c380 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800c378:	23ff      	movs	r3, #255	; 0xff
 800c37a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c37e:	e004      	b.n	800c38a <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800c380:	8bbb      	ldrh	r3, [r7, #28]
 800c382:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800c384:	3b01      	subs	r3, #1
 800c386:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c38a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c38e:	b29a      	uxth	r2, r3
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800c396:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	f040 80ab 	bne.w	800c4f6 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800c3a0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c3a4:	461a      	mov	r2, r3
 800c3a6:	2146      	movs	r1, #70	; 0x46
 800c3a8:	68f8      	ldr	r0, [r7, #12]
 800c3aa:	f001 f989 	bl	800d6c0 <VL53L0X_WrByte>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800c3b4:	e09f      	b.n	800c4f6 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800c3b6:	7afb      	ldrb	r3, [r7, #11]
 800c3b8:	2b03      	cmp	r3, #3
 800c3ba:	d135      	bne.n	800c428 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800c3bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d11b      	bne.n	800c3fc <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c3c4:	f107 031b 	add.w	r3, r7, #27
 800c3c8:	461a      	mov	r2, r3
 800c3ca:	2100      	movs	r1, #0
 800c3cc:	68f8      	ldr	r0, [r7, #12]
 800c3ce:	f7fd f977 	bl	80096c0 <VL53L0X_GetVcselPulsePeriod>
 800c3d2:	4603      	mov	r3, r0
 800c3d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800c3d8:	7efb      	ldrb	r3, [r7, #27]
 800c3da:	461a      	mov	r2, r3
 800c3dc:	6879      	ldr	r1, [r7, #4]
 800c3de:	68f8      	ldr	r0, [r7, #12]
 800c3e0:	f7ff fe68 	bl	800c0b4 <VL53L0X_calc_timeout_mclks>
 800c3e4:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800c3e6:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800c3e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	f7ff fe1f 	bl	800c02e <VL53L0X_encode_timeout>
 800c3f0:	4603      	mov	r3, r0
 800c3f2:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c3f4:	8b3a      	ldrh	r2, [r7, #24]
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800c3fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c400:	2b00      	cmp	r3, #0
 800c402:	d108      	bne.n	800c416 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800c404:	8b3b      	ldrh	r3, [r7, #24]
 800c406:	461a      	mov	r2, r3
 800c408:	2151      	movs	r1, #81	; 0x51
 800c40a:	68f8      	ldr	r0, [r7, #12]
 800c40c:	f001 f97c 	bl	800d708 <VL53L0X_WrWord>
 800c410:	4603      	mov	r3, r0
 800c412:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800c416:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d16b      	bne.n	800c4f6 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	687a      	ldr	r2, [r7, #4]
 800c422:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800c426:	e066      	b.n	800c4f6 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800c428:	7afb      	ldrb	r3, [r7, #11]
 800c42a:	2b04      	cmp	r3, #4
 800c42c:	d160      	bne.n	800c4f0 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800c42e:	f107 0310 	add.w	r3, r7, #16
 800c432:	4619      	mov	r1, r3
 800c434:	68f8      	ldr	r0, [r7, #12]
 800c436:	f7fd fa4f 	bl	80098d8 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800c43a:	2300      	movs	r3, #0
 800c43c:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800c43e:	7cfb      	ldrb	r3, [r7, #19]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d01d      	beq.n	800c480 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c444:	f107 031b 	add.w	r3, r7, #27
 800c448:	461a      	mov	r2, r3
 800c44a:	2100      	movs	r1, #0
 800c44c:	68f8      	ldr	r0, [r7, #12]
 800c44e:	f7fd f937 	bl	80096c0 <VL53L0X_GetVcselPulsePeriod>
 800c452:	4603      	mov	r3, r0
 800c454:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800c458:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d10f      	bne.n	800c480 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800c460:	f107 0318 	add.w	r3, r7, #24
 800c464:	461a      	mov	r2, r3
 800c466:	2151      	movs	r1, #81	; 0x51
 800c468:	68f8      	ldr	r0, [r7, #12]
 800c46a:	f001 f9d5 	bl	800d818 <VL53L0X_RdWord>
 800c46e:	4603      	mov	r3, r0
 800c470:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800c474:	8b3b      	ldrh	r3, [r7, #24]
 800c476:	4618      	mov	r0, r3
 800c478:	f7ff fe05 	bl	800c086 <VL53L0X_decode_timeout>
 800c47c:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800c47e:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800c480:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c484:	2b00      	cmp	r3, #0
 800c486:	d109      	bne.n	800c49c <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c488:	f107 031b 	add.w	r3, r7, #27
 800c48c:	461a      	mov	r2, r3
 800c48e:	2101      	movs	r1, #1
 800c490:	68f8      	ldr	r0, [r7, #12]
 800c492:	f7fd f915 	bl	80096c0 <VL53L0X_GetVcselPulsePeriod>
 800c496:	4603      	mov	r3, r0
 800c498:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800c49c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d128      	bne.n	800c4f6 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800c4a4:	7efb      	ldrb	r3, [r7, #27]
 800c4a6:	461a      	mov	r2, r3
 800c4a8:	6879      	ldr	r1, [r7, #4]
 800c4aa:	68f8      	ldr	r0, [r7, #12]
 800c4ac:	f7ff fe02 	bl	800c0b4 <VL53L0X_calc_timeout_mclks>
 800c4b0:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800c4b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c4b4:	6a3a      	ldr	r2, [r7, #32]
 800c4b6:	4413      	add	r3, r2
 800c4b8:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800c4ba:	6a38      	ldr	r0, [r7, #32]
 800c4bc:	f7ff fdb7 	bl	800c02e <VL53L0X_encode_timeout>
 800c4c0:	4603      	mov	r3, r0
 800c4c2:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800c4c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d108      	bne.n	800c4de <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800c4cc:	8bfb      	ldrh	r3, [r7, #30]
 800c4ce:	461a      	mov	r2, r3
 800c4d0:	2171      	movs	r1, #113	; 0x71
 800c4d2:	68f8      	ldr	r0, [r7, #12]
 800c4d4:	f001 f918 	bl	800d708 <VL53L0X_WrWord>
 800c4d8:	4603      	mov	r3, r0
 800c4da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800c4de:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d107      	bne.n	800c4f6 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	687a      	ldr	r2, [r7, #4]
 800c4ea:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800c4ee:	e002      	b.n	800c4f6 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c4f0:	23fc      	movs	r3, #252	; 0xfc
 800c4f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800c4f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	3728      	adds	r7, #40	; 0x28
 800c4fe:	46bd      	mov	sp, r7
 800c500:	bd80      	pop	{r7, pc}

0800c502 <VL53L0X_get_vcsel_pulse_period>:
	return Status;
}

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800c502:	b580      	push	{r7, lr}
 800c504:	b086      	sub	sp, #24
 800c506:	af00      	add	r7, sp, #0
 800c508:	60f8      	str	r0, [r7, #12]
 800c50a:	460b      	mov	r3, r1
 800c50c:	607a      	str	r2, [r7, #4]
 800c50e:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c510:	2300      	movs	r3, #0
 800c512:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800c514:	7afb      	ldrb	r3, [r7, #11]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d002      	beq.n	800c520 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800c51a:	2b01      	cmp	r3, #1
 800c51c:	d00a      	beq.n	800c534 <VL53L0X_get_vcsel_pulse_period+0x32>
 800c51e:	e013      	b.n	800c548 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800c520:	f107 0316 	add.w	r3, r7, #22
 800c524:	461a      	mov	r2, r3
 800c526:	2150      	movs	r1, #80	; 0x50
 800c528:	68f8      	ldr	r0, [r7, #12]
 800c52a:	f001 f94b 	bl	800d7c4 <VL53L0X_RdByte>
 800c52e:	4603      	mov	r3, r0
 800c530:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800c532:	e00b      	b.n	800c54c <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800c534:	f107 0316 	add.w	r3, r7, #22
 800c538:	461a      	mov	r2, r3
 800c53a:	2170      	movs	r1, #112	; 0x70
 800c53c:	68f8      	ldr	r0, [r7, #12]
 800c53e:	f001 f941 	bl	800d7c4 <VL53L0X_RdByte>
 800c542:	4603      	mov	r3, r0
 800c544:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800c546:	e001      	b.n	800c54c <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c548:	23fc      	movs	r3, #252	; 0xfc
 800c54a:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800c54c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c550:	2b00      	cmp	r3, #0
 800c552:	d107      	bne.n	800c564 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800c554:	7dbb      	ldrb	r3, [r7, #22]
 800c556:	4618      	mov	r0, r3
 800c558:	f7fe fff4 	bl	800b544 <VL53L0X_decode_vcsel_period>
 800c55c:	4603      	mov	r3, r0
 800c55e:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	701a      	strb	r2, [r3, #0]

	return Status;
 800c564:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c568:	4618      	mov	r0, r3
 800c56a:	3718      	adds	r7, #24
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}

0800c570 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800c570:	b580      	push	{r7, lr}
 800c572:	b092      	sub	sp, #72	; 0x48
 800c574:	af00      	add	r7, sp, #0
 800c576:	6078      	str	r0, [r7, #4]
 800c578:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c57a:	2300      	movs	r3, #0
 800c57c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800c580:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800c584:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800c586:	f240 7376 	movw	r3, #1910	; 0x776
 800c58a:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800c58c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800c590:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800c592:	f44f 7325 	mov.w	r3, #660	; 0x294
 800c596:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800c598:	f240 234e 	movw	r3, #590	; 0x24e
 800c59c:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800c59e:	f240 23b2 	movw	r3, #690	; 0x2b2
 800c5a2:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800c5a4:	f44f 7325 	mov.w	r3, #660	; 0x294
 800c5a8:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800c5aa:	f240 2326 	movw	r3, #550	; 0x226
 800c5ae:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800c5b4:	f644 6320 	movw	r3, #20000	; 0x4e20
 800c5b8:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800c5ba:	2300      	movs	r3, #0
 800c5bc:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800c5be:	683a      	ldr	r2, [r7, #0]
 800c5c0:	6a3b      	ldr	r3, [r7, #32]
 800c5c2:	429a      	cmp	r2, r3
 800c5c4:	d205      	bcs.n	800c5d2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c5c6:	23fc      	movs	r3, #252	; 0xfc
 800c5c8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800c5cc:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c5d0:	e0aa      	b.n	800c728 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800c5d2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c5d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5d6:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800c5d8:	683a      	ldr	r2, [r7, #0]
 800c5da:	1ad3      	subs	r3, r2, r3
 800c5dc:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800c5de:	f107 0314 	add.w	r3, r7, #20
 800c5e2:	4619      	mov	r1, r3
 800c5e4:	6878      	ldr	r0, [r7, #4]
 800c5e6:	f7fd f977 	bl	80098d8 <VL53L0X_GetSequenceStepEnables>
 800c5ea:	4603      	mov	r3, r0
 800c5ec:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800c5f0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d15b      	bne.n	800c6b0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800c5f8:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d105      	bne.n	800c60a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800c5fe:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800c600:	2b00      	cmp	r3, #0
 800c602:	d102      	bne.n	800c60a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800c604:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800c606:	2b00      	cmp	r3, #0
 800c608:	d052      	beq.n	800c6b0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800c60a:	f107 0310 	add.w	r3, r7, #16
 800c60e:	461a      	mov	r2, r3
 800c610:	2102      	movs	r1, #2
 800c612:	6878      	ldr	r0, [r7, #4]
 800c614:	f7ff fda2 	bl	800c15c <get_sequence_step_timeout>
 800c618:	4603      	mov	r3, r0
 800c61a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800c61e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c622:	2b00      	cmp	r3, #0
 800c624:	d002      	beq.n	800c62c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800c626:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c62a:	e07d      	b.n	800c728 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800c62c:	7d3b      	ldrb	r3, [r7, #20]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d00f      	beq.n	800c652 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800c632:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800c634:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c636:	4413      	add	r3, r2
 800c638:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800c63a:	69fa      	ldr	r2, [r7, #28]
 800c63c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c63e:	429a      	cmp	r2, r3
 800c640:	d204      	bcs.n	800c64c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800c642:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c644:	69fb      	ldr	r3, [r7, #28]
 800c646:	1ad3      	subs	r3, r2, r3
 800c648:	643b      	str	r3, [r7, #64]	; 0x40
 800c64a:	e002      	b.n	800c652 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c64c:	23fc      	movs	r3, #252	; 0xfc
 800c64e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800c652:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c656:	2b00      	cmp	r3, #0
 800c658:	d002      	beq.n	800c660 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800c65a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c65e:	e063      	b.n	800c728 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800c660:	7dbb      	ldrb	r3, [r7, #22]
 800c662:	2b00      	cmp	r3, #0
 800c664:	d011      	beq.n	800c68a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800c666:	693a      	ldr	r2, [r7, #16]
 800c668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c66a:	4413      	add	r3, r2
 800c66c:	005b      	lsls	r3, r3, #1
 800c66e:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800c670:	69fa      	ldr	r2, [r7, #28]
 800c672:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c674:	429a      	cmp	r2, r3
 800c676:	d204      	bcs.n	800c682 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800c678:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c67a:	69fb      	ldr	r3, [r7, #28]
 800c67c:	1ad3      	subs	r3, r2, r3
 800c67e:	643b      	str	r3, [r7, #64]	; 0x40
 800c680:	e016      	b.n	800c6b0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c682:	23fc      	movs	r3, #252	; 0xfc
 800c684:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800c688:	e012      	b.n	800c6b0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800c68a:	7d7b      	ldrb	r3, [r7, #21]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d00f      	beq.n	800c6b0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800c690:	693b      	ldr	r3, [r7, #16]
 800c692:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c694:	4413      	add	r3, r2
 800c696:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800c698:	69fa      	ldr	r2, [r7, #28]
 800c69a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c69c:	429a      	cmp	r2, r3
 800c69e:	d204      	bcs.n	800c6aa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800c6a0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c6a2:	69fb      	ldr	r3, [r7, #28]
 800c6a4:	1ad3      	subs	r3, r2, r3
 800c6a6:	643b      	str	r3, [r7, #64]	; 0x40
 800c6a8:	e002      	b.n	800c6b0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c6aa:	23fc      	movs	r3, #252	; 0xfc
 800c6ac:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800c6b0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d002      	beq.n	800c6be <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800c6b8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c6bc:	e034      	b.n	800c728 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800c6be:	7dfb      	ldrb	r3, [r7, #23]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d019      	beq.n	800c6f8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800c6c4:	f107 030c 	add.w	r3, r7, #12
 800c6c8:	461a      	mov	r2, r3
 800c6ca:	2103      	movs	r1, #3
 800c6cc:	6878      	ldr	r0, [r7, #4]
 800c6ce:	f7ff fd45 	bl	800c15c <get_sequence_step_timeout>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c6dc:	4413      	add	r3, r2
 800c6de:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800c6e0:	69fa      	ldr	r2, [r7, #28]
 800c6e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6e4:	429a      	cmp	r2, r3
 800c6e6:	d204      	bcs.n	800c6f2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800c6e8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c6ea:	69fb      	ldr	r3, [r7, #28]
 800c6ec:	1ad3      	subs	r3, r2, r3
 800c6ee:	643b      	str	r3, [r7, #64]	; 0x40
 800c6f0:	e002      	b.n	800c6f8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c6f2:	23fc      	movs	r3, #252	; 0xfc
 800c6f4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800c6f8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d111      	bne.n	800c724 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800c700:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800c702:	2b00      	cmp	r3, #0
 800c704:	d00e      	beq.n	800c724 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800c706:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c70a:	1ad3      	subs	r3, r2, r3
 800c70c:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800c70e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c710:	2104      	movs	r1, #4
 800c712:	6878      	ldr	r0, [r7, #4]
 800c714:	f7ff fe03 	bl	800c31e <set_sequence_step_timeout>
 800c718:	4603      	mov	r3, r0
 800c71a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	683a      	ldr	r2, [r7, #0]
 800c722:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800c724:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 800c728:	4618      	mov	r0, r3
 800c72a:	3748      	adds	r7, #72	; 0x48
 800c72c:	46bd      	mov	sp, r7
 800c72e:	bd80      	pop	{r7, pc}

0800c730 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b090      	sub	sp, #64	; 0x40
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
 800c738:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c73a:	2300      	movs	r3, #0
 800c73c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800c740:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800c744:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800c746:	f240 7376 	movw	r3, #1910	; 0x776
 800c74a:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800c74c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800c750:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800c752:	f44f 7325 	mov.w	r3, #660	; 0x294
 800c756:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800c758:	f240 234e 	movw	r3, #590	; 0x24e
 800c75c:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800c75e:	f240 23b2 	movw	r3, #690	; 0x2b2
 800c762:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800c764:	f44f 7325 	mov.w	r3, #660	; 0x294
 800c768:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800c76a:	f240 2326 	movw	r3, #550	; 0x226
 800c76e:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800c770:	2300      	movs	r3, #0
 800c772:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800c774:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c776:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c778:	441a      	add	r2, r3
 800c77a:	683b      	ldr	r3, [r7, #0]
 800c77c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800c77e:	f107 0318 	add.w	r3, r7, #24
 800c782:	4619      	mov	r1, r3
 800c784:	6878      	ldr	r0, [r7, #4]
 800c786:	f7fd f8a7 	bl	80098d8 <VL53L0X_GetSequenceStepEnables>
 800c78a:	4603      	mov	r3, r0
 800c78c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800c790:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c794:	2b00      	cmp	r3, #0
 800c796:	d002      	beq.n	800c79e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800c798:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c79c:	e075      	b.n	800c88a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800c79e:	7e3b      	ldrb	r3, [r7, #24]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d105      	bne.n	800c7b0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800c7a4:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d102      	bne.n	800c7b0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800c7aa:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d030      	beq.n	800c812 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800c7b0:	f107 0310 	add.w	r3, r7, #16
 800c7b4:	461a      	mov	r2, r3
 800c7b6:	2102      	movs	r1, #2
 800c7b8:	6878      	ldr	r0, [r7, #4]
 800c7ba:	f7ff fccf 	bl	800c15c <get_sequence_step_timeout>
 800c7be:	4603      	mov	r3, r0
 800c7c0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800c7c4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d122      	bne.n	800c812 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800c7cc:	7e3b      	ldrb	r3, [r7, #24]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d007      	beq.n	800c7e2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800c7d2:	683b      	ldr	r3, [r7, #0]
 800c7d4:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800c7d6:	6939      	ldr	r1, [r7, #16]
 800c7d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7da:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800c7dc:	441a      	add	r2, r3
 800c7de:	683b      	ldr	r3, [r7, #0]
 800c7e0:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800c7e2:	7ebb      	ldrb	r3, [r7, #26]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d009      	beq.n	800c7fc <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800c7e8:	683b      	ldr	r3, [r7, #0]
 800c7ea:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800c7ec:	6939      	ldr	r1, [r7, #16]
 800c7ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7f0:	440b      	add	r3, r1
 800c7f2:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800c7f4:	441a      	add	r2, r3
 800c7f6:	683b      	ldr	r3, [r7, #0]
 800c7f8:	601a      	str	r2, [r3, #0]
 800c7fa:	e00a      	b.n	800c812 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800c7fc:	7e7b      	ldrb	r3, [r7, #25]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d007      	beq.n	800c812 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800c806:	6939      	ldr	r1, [r7, #16]
 800c808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c80a:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800c80c:	441a      	add	r2, r3
 800c80e:	683b      	ldr	r3, [r7, #0]
 800c810:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c812:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c816:	2b00      	cmp	r3, #0
 800c818:	d114      	bne.n	800c844 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800c81a:	7efb      	ldrb	r3, [r7, #27]
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d011      	beq.n	800c844 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800c820:	f107 030c 	add.w	r3, r7, #12
 800c824:	461a      	mov	r2, r3
 800c826:	2103      	movs	r1, #3
 800c828:	6878      	ldr	r0, [r7, #4]
 800c82a:	f7ff fc97 	bl	800c15c <get_sequence_step_timeout>
 800c82e:	4603      	mov	r3, r0
 800c830:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800c834:	683b      	ldr	r3, [r7, #0]
 800c836:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800c838:	68f9      	ldr	r1, [r7, #12]
 800c83a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c83c:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800c83e:	441a      	add	r2, r3
 800c840:	683b      	ldr	r3, [r7, #0]
 800c842:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c844:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d114      	bne.n	800c876 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800c84c:	7f3b      	ldrb	r3, [r7, #28]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d011      	beq.n	800c876 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800c852:	f107 0314 	add.w	r3, r7, #20
 800c856:	461a      	mov	r2, r3
 800c858:	2104      	movs	r1, #4
 800c85a:	6878      	ldr	r0, [r7, #4]
 800c85c:	f7ff fc7e 	bl	800c15c <get_sequence_step_timeout>
 800c860:	4603      	mov	r3, r0
 800c862:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800c866:	683b      	ldr	r3, [r7, #0]
 800c868:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800c86a:	6979      	ldr	r1, [r7, #20]
 800c86c:	6a3b      	ldr	r3, [r7, #32]
 800c86e:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800c870:	441a      	add	r2, r3
 800c872:	683b      	ldr	r3, [r7, #0]
 800c874:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c876:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d103      	bne.n	800c886 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800c87e:	683b      	ldr	r3, [r7, #0]
 800c880:	681a      	ldr	r2, [r3, #0]
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c886:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800c88a:	4618      	mov	r0, r3
 800c88c:	3740      	adds	r7, #64	; 0x40
 800c88e:	46bd      	mov	sp, r7
 800c890:	bd80      	pop	{r7, pc}
	...

0800c894 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b088      	sub	sp, #32
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
 800c89c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c89e:	2300      	movs	r3, #0
 800c8a0:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800c8a6:	e0c6      	b.n	800ca36 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800c8a8:	697b      	ldr	r3, [r7, #20]
 800c8aa:	683a      	ldr	r2, [r7, #0]
 800c8ac:	4413      	add	r3, r2
 800c8ae:	781b      	ldrb	r3, [r3, #0]
 800c8b0:	74fb      	strb	r3, [r7, #19]
		Index++;
 800c8b2:	697b      	ldr	r3, [r7, #20]
 800c8b4:	3301      	adds	r3, #1
 800c8b6:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800c8b8:	7cfb      	ldrb	r3, [r7, #19]
 800c8ba:	2bff      	cmp	r3, #255	; 0xff
 800c8bc:	f040 808d 	bne.w	800c9da <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800c8c0:	697b      	ldr	r3, [r7, #20]
 800c8c2:	683a      	ldr	r2, [r7, #0]
 800c8c4:	4413      	add	r3, r2
 800c8c6:	781b      	ldrb	r3, [r3, #0]
 800c8c8:	747b      	strb	r3, [r7, #17]
			Index++;
 800c8ca:	697b      	ldr	r3, [r7, #20]
 800c8cc:	3301      	adds	r3, #1
 800c8ce:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800c8d0:	7c7b      	ldrb	r3, [r7, #17]
 800c8d2:	2b03      	cmp	r3, #3
 800c8d4:	d87e      	bhi.n	800c9d4 <VL53L0X_load_tuning_settings+0x140>
 800c8d6:	a201      	add	r2, pc, #4	; (adr r2, 800c8dc <VL53L0X_load_tuning_settings+0x48>)
 800c8d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8dc:	0800c8ed 	.word	0x0800c8ed
 800c8e0:	0800c927 	.word	0x0800c927
 800c8e4:	0800c961 	.word	0x0800c961
 800c8e8:	0800c99b 	.word	0x0800c99b
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800c8ec:	697b      	ldr	r3, [r7, #20]
 800c8ee:	683a      	ldr	r2, [r7, #0]
 800c8f0:	4413      	add	r3, r2
 800c8f2:	781b      	ldrb	r3, [r3, #0]
 800c8f4:	743b      	strb	r3, [r7, #16]
				Index++;
 800c8f6:	697b      	ldr	r3, [r7, #20]
 800c8f8:	3301      	adds	r3, #1
 800c8fa:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800c8fc:	697b      	ldr	r3, [r7, #20]
 800c8fe:	683a      	ldr	r2, [r7, #0]
 800c900:	4413      	add	r3, r2
 800c902:	781b      	ldrb	r3, [r3, #0]
 800c904:	73fb      	strb	r3, [r7, #15]
				Index++;
 800c906:	697b      	ldr	r3, [r7, #20]
 800c908:	3301      	adds	r3, #1
 800c90a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800c90c:	7c3b      	ldrb	r3, [r7, #16]
 800c90e:	b29b      	uxth	r3, r3
 800c910:	021b      	lsls	r3, r3, #8
 800c912:	b29a      	uxth	r2, r3
 800c914:	7bfb      	ldrb	r3, [r7, #15]
 800c916:	b29b      	uxth	r3, r3
 800c918:	4413      	add	r3, r2
 800c91a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	89ba      	ldrh	r2, [r7, #12]
 800c920:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800c924:	e087      	b.n	800ca36 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800c926:	697b      	ldr	r3, [r7, #20]
 800c928:	683a      	ldr	r2, [r7, #0]
 800c92a:	4413      	add	r3, r2
 800c92c:	781b      	ldrb	r3, [r3, #0]
 800c92e:	743b      	strb	r3, [r7, #16]
				Index++;
 800c930:	697b      	ldr	r3, [r7, #20]
 800c932:	3301      	adds	r3, #1
 800c934:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800c936:	697b      	ldr	r3, [r7, #20]
 800c938:	683a      	ldr	r2, [r7, #0]
 800c93a:	4413      	add	r3, r2
 800c93c:	781b      	ldrb	r3, [r3, #0]
 800c93e:	73fb      	strb	r3, [r7, #15]
				Index++;
 800c940:	697b      	ldr	r3, [r7, #20]
 800c942:	3301      	adds	r3, #1
 800c944:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800c946:	7c3b      	ldrb	r3, [r7, #16]
 800c948:	b29b      	uxth	r3, r3
 800c94a:	021b      	lsls	r3, r3, #8
 800c94c:	b29a      	uxth	r2, r3
 800c94e:	7bfb      	ldrb	r3, [r7, #15]
 800c950:	b29b      	uxth	r3, r3
 800c952:	4413      	add	r3, r2
 800c954:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	89ba      	ldrh	r2, [r7, #12]
 800c95a:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800c95e:	e06a      	b.n	800ca36 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800c960:	697b      	ldr	r3, [r7, #20]
 800c962:	683a      	ldr	r2, [r7, #0]
 800c964:	4413      	add	r3, r2
 800c966:	781b      	ldrb	r3, [r3, #0]
 800c968:	743b      	strb	r3, [r7, #16]
				Index++;
 800c96a:	697b      	ldr	r3, [r7, #20]
 800c96c:	3301      	adds	r3, #1
 800c96e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800c970:	697b      	ldr	r3, [r7, #20]
 800c972:	683a      	ldr	r2, [r7, #0]
 800c974:	4413      	add	r3, r2
 800c976:	781b      	ldrb	r3, [r3, #0]
 800c978:	73fb      	strb	r3, [r7, #15]
				Index++;
 800c97a:	697b      	ldr	r3, [r7, #20]
 800c97c:	3301      	adds	r3, #1
 800c97e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800c980:	7c3b      	ldrb	r3, [r7, #16]
 800c982:	b29b      	uxth	r3, r3
 800c984:	021b      	lsls	r3, r3, #8
 800c986:	b29a      	uxth	r2, r3
 800c988:	7bfb      	ldrb	r3, [r7, #15]
 800c98a:	b29b      	uxth	r3, r3
 800c98c:	4413      	add	r3, r2
 800c98e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	89ba      	ldrh	r2, [r7, #12]
 800c994:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800c998:	e04d      	b.n	800ca36 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800c99a:	697b      	ldr	r3, [r7, #20]
 800c99c:	683a      	ldr	r2, [r7, #0]
 800c99e:	4413      	add	r3, r2
 800c9a0:	781b      	ldrb	r3, [r3, #0]
 800c9a2:	743b      	strb	r3, [r7, #16]
				Index++;
 800c9a4:	697b      	ldr	r3, [r7, #20]
 800c9a6:	3301      	adds	r3, #1
 800c9a8:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800c9aa:	697b      	ldr	r3, [r7, #20]
 800c9ac:	683a      	ldr	r2, [r7, #0]
 800c9ae:	4413      	add	r3, r2
 800c9b0:	781b      	ldrb	r3, [r3, #0]
 800c9b2:	73fb      	strb	r3, [r7, #15]
				Index++;
 800c9b4:	697b      	ldr	r3, [r7, #20]
 800c9b6:	3301      	adds	r3, #1
 800c9b8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800c9ba:	7c3b      	ldrb	r3, [r7, #16]
 800c9bc:	b29b      	uxth	r3, r3
 800c9be:	021b      	lsls	r3, r3, #8
 800c9c0:	b29a      	uxth	r2, r3
 800c9c2:	7bfb      	ldrb	r3, [r7, #15]
 800c9c4:	b29b      	uxth	r3, r3
 800c9c6:	4413      	add	r3, r2
 800c9c8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	89ba      	ldrh	r2, [r7, #12]
 800c9ce:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800c9d2:	e030      	b.n	800ca36 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c9d4:	23fc      	movs	r3, #252	; 0xfc
 800c9d6:	77fb      	strb	r3, [r7, #31]
 800c9d8:	e02d      	b.n	800ca36 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800c9da:	7cfb      	ldrb	r3, [r7, #19]
 800c9dc:	2b04      	cmp	r3, #4
 800c9de:	d828      	bhi.n	800ca32 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800c9e0:	697b      	ldr	r3, [r7, #20]
 800c9e2:	683a      	ldr	r2, [r7, #0]
 800c9e4:	4413      	add	r3, r2
 800c9e6:	781b      	ldrb	r3, [r3, #0]
 800c9e8:	74bb      	strb	r3, [r7, #18]
			Index++;
 800c9ea:	697b      	ldr	r3, [r7, #20]
 800c9ec:	3301      	adds	r3, #1
 800c9ee:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	61bb      	str	r3, [r7, #24]
 800c9f4:	e00f      	b.n	800ca16 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800c9f6:	697b      	ldr	r3, [r7, #20]
 800c9f8:	683a      	ldr	r2, [r7, #0]
 800c9fa:	4413      	add	r3, r2
 800c9fc:	7819      	ldrb	r1, [r3, #0]
 800c9fe:	f107 0208 	add.w	r2, r7, #8
 800ca02:	69bb      	ldr	r3, [r7, #24]
 800ca04:	4413      	add	r3, r2
 800ca06:	460a      	mov	r2, r1
 800ca08:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800ca0a:	697b      	ldr	r3, [r7, #20]
 800ca0c:	3301      	adds	r3, #1
 800ca0e:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800ca10:	69bb      	ldr	r3, [r7, #24]
 800ca12:	3301      	adds	r3, #1
 800ca14:	61bb      	str	r3, [r7, #24]
 800ca16:	7cfb      	ldrb	r3, [r7, #19]
 800ca18:	69ba      	ldr	r2, [r7, #24]
 800ca1a:	429a      	cmp	r2, r3
 800ca1c:	dbeb      	blt.n	800c9f6 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800ca1e:	7cfb      	ldrb	r3, [r7, #19]
 800ca20:	f107 0208 	add.w	r2, r7, #8
 800ca24:	7cb9      	ldrb	r1, [r7, #18]
 800ca26:	6878      	ldr	r0, [r7, #4]
 800ca28:	f000 fdee 	bl	800d608 <VL53L0X_WriteMulti>
 800ca2c:	4603      	mov	r3, r0
 800ca2e:	77fb      	strb	r3, [r7, #31]
 800ca30:	e001      	b.n	800ca36 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ca32:	23fc      	movs	r3, #252	; 0xfc
 800ca34:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800ca36:	697b      	ldr	r3, [r7, #20]
 800ca38:	683a      	ldr	r2, [r7, #0]
 800ca3a:	4413      	add	r3, r2
 800ca3c:	781b      	ldrb	r3, [r3, #0]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d004      	beq.n	800ca4c <VL53L0X_load_tuning_settings+0x1b8>
 800ca42:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	f43f af2e 	beq.w	800c8a8 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ca4c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ca50:	4618      	mov	r0, r3
 800ca52:	3720      	adds	r7, #32
 800ca54:	46bd      	mov	sp, r7
 800ca56:	bd80      	pop	{r7, pc}

0800ca58 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	b088      	sub	sp, #32
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	60f8      	str	r0, [r7, #12]
 800ca60:	60b9      	str	r1, [r7, #8]
 800ca62:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ca64:	2300      	movs	r3, #0
 800ca66:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2200      	movs	r2, #0
 800ca6c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800ca6e:	f107 0313 	add.w	r3, r7, #19
 800ca72:	4619      	mov	r1, r3
 800ca74:	68f8      	ldr	r0, [r7, #12]
 800ca76:	f7fc ffbb 	bl	80099f0 <VL53L0X_GetXTalkCompensationEnable>
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800ca7e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d111      	bne.n	800caaa <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800ca86:	7cfb      	ldrb	r3, [r7, #19]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d00e      	beq.n	800caaa <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	6a1b      	ldr	r3, [r3, #32]
 800ca90:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	8a9b      	ldrh	r3, [r3, #20]
 800ca96:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800ca98:	69bb      	ldr	r3, [r7, #24]
 800ca9a:	fb02 f303 	mul.w	r3, r2, r3
 800ca9e:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800caa0:	697b      	ldr	r3, [r7, #20]
 800caa2:	3380      	adds	r3, #128	; 0x80
 800caa4:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800caaa:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800caae:	4618      	mov	r0, r3
 800cab0:	3720      	adds	r7, #32
 800cab2:	46bd      	mov	sp, r7
 800cab4:	bd80      	pop	{r7, pc}

0800cab6 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800cab6:	b580      	push	{r7, lr}
 800cab8:	b086      	sub	sp, #24
 800caba:	af00      	add	r7, sp, #0
 800cabc:	60f8      	str	r0, [r7, #12]
 800cabe:	60b9      	str	r1, [r7, #8]
 800cac0:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cac2:	2300      	movs	r3, #0
 800cac4:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800cac6:	68bb      	ldr	r3, [r7, #8]
 800cac8:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800cace:	f107 0310 	add.w	r3, r7, #16
 800cad2:	461a      	mov	r2, r3
 800cad4:	68b9      	ldr	r1, [r7, #8]
 800cad6:	68f8      	ldr	r0, [r7, #12]
 800cad8:	f7ff ffbe 	bl	800ca58 <VL53L0X_get_total_xtalk_rate>
 800cadc:	4603      	mov	r3, r0
 800cade:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800cae0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d105      	bne.n	800caf4 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681a      	ldr	r2, [r3, #0]
 800caec:	693b      	ldr	r3, [r7, #16]
 800caee:	441a      	add	r2, r3
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	601a      	str	r2, [r3, #0]

	return Status;
 800caf4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800caf8:	4618      	mov	r0, r3
 800cafa:	3718      	adds	r7, #24
 800cafc:	46bd      	mov	sp, r7
 800cafe:	bd80      	pop	{r7, pc}

0800cb00 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	b09a      	sub	sp, #104	; 0x68
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	60f8      	str	r0, [r7, #12]
 800cb08:	60b9      	str	r1, [r7, #8]
 800cb0a:	607a      	str	r2, [r7, #4]
 800cb0c:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800cb0e:	2312      	movs	r3, #18
 800cb10:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800cb12:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800cb16:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800cb18:	2342      	movs	r3, #66	; 0x42
 800cb1a:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800cb1c:	2306      	movs	r3, #6
 800cb1e:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800cb20:	2307      	movs	r3, #7
 800cb22:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cb24:	2300      	movs	r3, #0
 800cb26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800cb30:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800cb38:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800cb3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cb3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cb3e:	fb02 f303 	mul.w	r3, r2, r3
 800cb42:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800cb44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb46:	3380      	adds	r3, #128	; 0x80
 800cb48:	0a1b      	lsrs	r3, r3, #8
 800cb4a:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800cb4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb4e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800cb50:	fb02 f303 	mul.w	r3, r2, r3
 800cb54:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800cb56:	2300      	movs	r3, #0
 800cb58:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d01a      	beq.n	800cb96 <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800cb60:	68bb      	ldr	r3, [r7, #8]
 800cb62:	029b      	lsls	r3, r3, #10
 800cb64:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800cb6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cb6c:	4413      	add	r3, r2
 800cb6e:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800cb70:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb78:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800cb7a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800cb7c:	4613      	mov	r3, r2
 800cb7e:	005b      	lsls	r3, r3, #1
 800cb80:	4413      	add	r3, r2
 800cb82:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800cb84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cb86:	fb03 f303 	mul.w	r3, r3, r3
 800cb8a:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800cb8c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cb8e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800cb92:	0c1b      	lsrs	r3, r3, #16
 800cb94:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800cb96:	683b      	ldr	r3, [r7, #0]
 800cb98:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800cb9a:	fb02 f303 	mul.w	r3, r2, r3
 800cb9e:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800cba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cba2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800cba6:	0c1b      	lsrs	r3, r3, #16
 800cba8:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800cbaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cbac:	fb03 f303 	mul.w	r3, r3, r3
 800cbb0:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800cbb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cbb4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800cbb8:	0c1b      	lsrs	r3, r3, #16
 800cbba:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800cbbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cbbe:	085a      	lsrs	r2, r3, #1
 800cbc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbc2:	441a      	add	r2, r3
 800cbc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cbc6:	fbb2 f3f3 	udiv	r3, r2, r3
 800cbca:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800cbcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cbd0:	fb02 f303 	mul.w	r3, r2, r3
 800cbd4:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800cbd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cbdc:	d302      	bcc.n	800cbe4 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800cbde:	4b54      	ldr	r3, [pc, #336]	; (800cd30 <VL53L0X_calc_dmax+0x230>)
 800cbe0:	663b      	str	r3, [r7, #96]	; 0x60
 800cbe2:	e015      	b.n	800cc10 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800cbe4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cbe6:	085a      	lsrs	r2, r3, #1
 800cbe8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cbea:	441a      	add	r2, r3
 800cbec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cbee:	fbb2 f3f3 	udiv	r3, r2, r3
 800cbf2:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800cbf4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cbf6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cbf8:	fb02 f303 	mul.w	r3, r2, r3
 800cbfc:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800cbfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cc00:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800cc04:	0c1b      	lsrs	r3, r3, #16
 800cc06:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800cc08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cc0a:	fb03 f303 	mul.w	r3, r3, r3
 800cc0e:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800cc10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cc12:	039b      	lsls	r3, r3, #14
 800cc14:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800cc18:	4a46      	ldr	r2, [pc, #280]	; (800cd34 <VL53L0X_calc_dmax+0x234>)
 800cc1a:	fba2 2303 	umull	r2, r3, r2, r3
 800cc1e:	099b      	lsrs	r3, r3, #6
 800cc20:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800cc22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc24:	fb03 f303 	mul.w	r3, r3, r3
 800cc28:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800cc2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cc2c:	fb03 f303 	mul.w	r3, r3, r3
 800cc30:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800cc32:	6a3b      	ldr	r3, [r7, #32]
 800cc34:	3308      	adds	r3, #8
 800cc36:	091b      	lsrs	r3, r3, #4
 800cc38:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800cc3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cc3c:	6a3b      	ldr	r3, [r7, #32]
 800cc3e:	1ad3      	subs	r3, r2, r3
 800cc40:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800cc42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cc44:	4613      	mov	r3, r2
 800cc46:	005b      	lsls	r3, r3, #1
 800cc48:	4413      	add	r3, r2
 800cc4a:	011b      	lsls	r3, r3, #4
 800cc4c:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800cc4e:	69fb      	ldr	r3, [r7, #28]
 800cc50:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800cc54:	0b9b      	lsrs	r3, r3, #14
 800cc56:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800cc58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cc5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cc5c:	4413      	add	r3, r2
 800cc5e:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800cc60:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cc62:	085b      	lsrs	r3, r3, #1
 800cc64:	69ba      	ldr	r2, [r7, #24]
 800cc66:	4413      	add	r3, r2
 800cc68:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800cc6a:	69ba      	ldr	r2, [r7, #24]
 800cc6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cc6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc72:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800cc74:	69bb      	ldr	r3, [r7, #24]
 800cc76:	039b      	lsls	r3, r3, #14
 800cc78:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800cc7a:	69fb      	ldr	r3, [r7, #28]
 800cc7c:	085b      	lsrs	r3, r3, #1
 800cc7e:	69ba      	ldr	r2, [r7, #24]
 800cc80:	4413      	add	r3, r2
 800cc82:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800cc84:	69ba      	ldr	r2, [r7, #24]
 800cc86:	69fb      	ldr	r3, [r7, #28]
 800cc88:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc8c:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800cc8e:	69bb      	ldr	r3, [r7, #24]
 800cc90:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800cc92:	fb02 f303 	mul.w	r3, r2, r3
 800cc96:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800cc98:	69bb      	ldr	r3, [r7, #24]
 800cc9a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800cc9e:	4a25      	ldr	r2, [pc, #148]	; (800cd34 <VL53L0X_calc_dmax+0x234>)
 800cca0:	fba2 2303 	umull	r2, r3, r2, r3
 800cca4:	099b      	lsrs	r3, r3, #6
 800cca6:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800cca8:	69bb      	ldr	r3, [r7, #24]
 800ccaa:	011b      	lsls	r3, r3, #4
 800ccac:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800ccae:	69bb      	ldr	r3, [r7, #24]
 800ccb0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800ccb4:	4a1f      	ldr	r2, [pc, #124]	; (800cd34 <VL53L0X_calc_dmax+0x234>)
 800ccb6:	fba2 2303 	umull	r2, r3, r2, r3
 800ccba:	099b      	lsrs	r3, r3, #6
 800ccbc:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800ccbe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ccc0:	3380      	adds	r3, #128	; 0x80
 800ccc2:	0a1b      	lsrs	r3, r3, #8
 800ccc4:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800ccc6:	697b      	ldr	r3, [r7, #20]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d008      	beq.n	800ccde <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800cccc:	697b      	ldr	r3, [r7, #20]
 800ccce:	085a      	lsrs	r2, r3, #1
 800ccd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ccd2:	441a      	add	r2, r3
 800ccd4:	697b      	ldr	r3, [r7, #20]
 800ccd6:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccda:	65bb      	str	r3, [r7, #88]	; 0x58
 800ccdc:	e001      	b.n	800cce2 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800ccde:	2300      	movs	r3, #0
 800cce0:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800cce2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800cce4:	f7fe fc41 	bl	800b56a <VL53L0X_isqrt>
 800cce8:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800ccea:	69bb      	ldr	r3, [r7, #24]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d008      	beq.n	800cd02 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800ccf0:	69bb      	ldr	r3, [r7, #24]
 800ccf2:	085a      	lsrs	r2, r3, #1
 800ccf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ccf6:	441a      	add	r2, r3
 800ccf8:	69bb      	ldr	r3, [r7, #24]
 800ccfa:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccfe:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cd00:	e001      	b.n	800cd06 <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800cd02:	2300      	movs	r3, #0
 800cd04:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800cd06:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800cd08:	f7fe fc2f 	bl	800b56a <VL53L0X_isqrt>
 800cd0c:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800cd0e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800cd10:	693a      	ldr	r2, [r7, #16]
 800cd12:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800cd14:	693a      	ldr	r2, [r7, #16]
 800cd16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cd18:	429a      	cmp	r2, r3
 800cd1a:	d902      	bls.n	800cd22 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800cd1c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800cd1e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800cd20:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800cd22:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800cd26:	4618      	mov	r0, r3
 800cd28:	3768      	adds	r7, #104	; 0x68
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	bd80      	pop	{r7, pc}
 800cd2e:	bf00      	nop
 800cd30:	fff00000 	.word	0xfff00000
 800cd34:	10624dd3 	.word	0x10624dd3

0800cd38 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b0b4      	sub	sp, #208	; 0xd0
 800cd3c:	af04      	add	r7, sp, #16
 800cd3e:	60f8      	str	r0, [r7, #12]
 800cd40:	60b9      	str	r1, [r7, #8]
 800cd42:	607a      	str	r2, [r7, #4]
 800cd44:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800cd46:	f44f 7348 	mov.w	r3, #800	; 0x320
 800cd4a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800cd4e:	f44f 7316 	mov.w	r3, #600	; 0x258
 800cd52:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800cd56:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 800cd5a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800cd5e:	f241 235c 	movw	r3, #4700	; 0x125c
 800cd62:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800cd66:	4b9e      	ldr	r3, [pc, #632]	; (800cfe0 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800cd68:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800cd6c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800cd70:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800cd72:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800cd76:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800cd7a:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd7e:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800cd80:	4b98      	ldr	r3, [pc, #608]	; (800cfe4 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800cd82:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800cd84:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cd88:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800cd8a:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800cd8e:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800cd90:	f240 6377 	movw	r3, #1655	; 0x677
 800cd94:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cd96:	2300      	movs	r3, #0
 800cd98:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	6a1b      	ldr	r3, [r3, #32]
 800cda0:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800cda2:	68bb      	ldr	r3, [r7, #8]
 800cda4:	691b      	ldr	r3, [r3, #16]
 800cda6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cdaa:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800cdae:	0c1b      	lsrs	r3, r3, #16
 800cdb0:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 800cdb2:	68bb      	ldr	r3, [r7, #8]
 800cdb4:	68db      	ldr	r3, [r3, #12]
 800cdb6:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800cdb8:	f107 0310 	add.w	r3, r7, #16
 800cdbc:	461a      	mov	r2, r3
 800cdbe:	68b9      	ldr	r1, [r7, #8]
 800cdc0:	68f8      	ldr	r0, [r7, #12]
 800cdc2:	f7ff fe78 	bl	800cab6 <VL53L0X_get_total_signal_rate>
 800cdc6:	4603      	mov	r3, r0
 800cdc8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800cdcc:	f107 0314 	add.w	r3, r7, #20
 800cdd0:	461a      	mov	r2, r3
 800cdd2:	68b9      	ldr	r1, [r7, #8]
 800cdd4:	68f8      	ldr	r0, [r7, #12]
 800cdd6:	f7ff fe3f 	bl	800ca58 <VL53L0X_get_total_xtalk_rate>
 800cdda:	4603      	mov	r3, r0
 800cddc:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800cde0:	693b      	ldr	r3, [r7, #16]
 800cde2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cde6:	fb02 f303 	mul.w	r3, r2, r3
 800cdea:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800cdec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cdee:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800cdf2:	0c1b      	lsrs	r3, r3, #16
 800cdf4:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800cdf6:	697b      	ldr	r3, [r7, #20]
 800cdf8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cdfc:	fb02 f303 	mul.w	r3, r2, r3
 800ce00:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800ce04:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800ce08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce0a:	429a      	cmp	r2, r3
 800ce0c:	d902      	bls.n	800ce14 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800ce0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce10:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800ce14:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d168      	bne.n	800ceee <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800ce22:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800ce2c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800ce30:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800ce34:	461a      	mov	r2, r3
 800ce36:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800ce3a:	68f8      	ldr	r0, [r7, #12]
 800ce3c:	f7ff f93a 	bl	800c0b4 <VL53L0X_calc_timeout_mclks>
 800ce40:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800ce48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800ce52:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800ce56:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800ce5a:	461a      	mov	r2, r3
 800ce5c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800ce60:	68f8      	ldr	r0, [r7, #12]
 800ce62:	f7ff f927 	bl	800c0b4 <VL53L0X_calc_timeout_mclks>
 800ce66:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800ce68:	2303      	movs	r3, #3
 800ce6a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 800ce6e:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800ce72:	2b08      	cmp	r3, #8
 800ce74:	d102      	bne.n	800ce7c <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800ce76:	2302      	movs	r3, #2
 800ce78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800ce7c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ce7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ce80:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800ce82:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800ce86:	fb02 f303 	mul.w	r3, r2, r3
 800ce8a:	02db      	lsls	r3, r3, #11
 800ce8c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800ce90:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800ce94:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800ce98:	4a53      	ldr	r2, [pc, #332]	; (800cfe8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800ce9a:	fba2 2303 	umull	r2, r3, r2, r3
 800ce9e:	099b      	lsrs	r3, r3, #6
 800cea0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800cea4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800cea8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ceaa:	fb02 f303 	mul.w	r3, r2, r3
 800ceae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800ceb2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800ceb6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800ceba:	4a4b      	ldr	r2, [pc, #300]	; (800cfe8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800cebc:	fba2 2303 	umull	r2, r3, r2, r3
 800cec0:	099b      	lsrs	r3, r3, #6
 800cec2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800cec6:	693b      	ldr	r3, [r7, #16]
 800cec8:	3380      	adds	r3, #128	; 0x80
 800ceca:	0a1b      	lsrs	r3, r3, #8
 800cecc:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800cece:	693a      	ldr	r2, [r7, #16]
 800ced0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800ced4:	fb02 f303 	mul.w	r3, r2, r3
 800ced8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800cedc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800cee0:	3380      	adds	r3, #128	; 0x80
 800cee2:	0a1b      	lsrs	r3, r3, #8
 800cee4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800cee8:	693b      	ldr	r3, [r7, #16]
 800ceea:	021b      	lsls	r3, r3, #8
 800ceec:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800ceee:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d002      	beq.n	800cefc <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800cef6:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800cefa:	e15e      	b.n	800d1ba <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800cefc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d10c      	bne.n	800cf1c <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800cf08:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800cf10:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	2200      	movs	r2, #0
 800cf18:	601a      	str	r2, [r3, #0]
 800cf1a:	e14c      	b.n	800d1b6 <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800cf1c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d102      	bne.n	800cf2a <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800cf24:	2301      	movs	r3, #1
 800cf26:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800cf2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800cf2e:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800cf30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cf32:	041a      	lsls	r2, r3, #16
 800cf34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cf36:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf3a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800cf3e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800cf42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cf44:	429a      	cmp	r2, r3
 800cf46:	d902      	bls.n	800cf4e <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800cf48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cf4a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800cf4e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800cf52:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800cf56:	fb02 f303 	mul.w	r3, r2, r3
 800cf5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800cf5e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800cf62:	4613      	mov	r3, r2
 800cf64:	005b      	lsls	r3, r3, #1
 800cf66:	4413      	add	r3, r2
 800cf68:	009b      	lsls	r3, r3, #2
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	f7fe fafd 	bl	800b56a <VL53L0X_isqrt>
 800cf70:	4603      	mov	r3, r0
 800cf72:	005b      	lsls	r3, r3, #1
 800cf74:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800cf76:	68bb      	ldr	r3, [r7, #8]
 800cf78:	891b      	ldrh	r3, [r3, #8]
 800cf7a:	461a      	mov	r2, r3
 800cf7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cf7e:	fb02 f303 	mul.w	r3, r2, r3
 800cf82:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800cf84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cf86:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800cf88:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800cf8c:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800cf8e:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800cf90:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800cf94:	4a14      	ldr	r2, [pc, #80]	; (800cfe8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800cf96:	fba2 2303 	umull	r2, r3, r2, r3
 800cf9a:	099b      	lsrs	r3, r3, #6
 800cf9c:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800cf9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cfa0:	041b      	lsls	r3, r3, #16
 800cfa2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800cfa6:	4a10      	ldr	r2, [pc, #64]	; (800cfe8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800cfa8:	fba2 2303 	umull	r2, r3, r2, r3
 800cfac:	099b      	lsrs	r3, r3, #6
 800cfae:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800cfb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cfb2:	021b      	lsls	r3, r3, #8
 800cfb4:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800cfb6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800cfb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfba:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	bfb8      	it	lt
 800cfc2:	425b      	neglt	r3, r3
 800cfc4:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800cfc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfc8:	021b      	lsls	r3, r3, #8
 800cfca:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	7e1b      	ldrb	r3, [r3, #24]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d00b      	beq.n	800cfec <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800cfd4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800cfd8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800cfdc:	e033      	b.n	800d046 <VL53L0X_calc_sigma_estimate+0x30e>
 800cfde:	bf00      	nop
 800cfe0:	028f87ae 	.word	0x028f87ae
 800cfe4:	0006999a 	.word	0x0006999a
 800cfe8:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800cfec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cfee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800cff2:	fbb2 f3f3 	udiv	r3, r2, r3
 800cff6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800cffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cffc:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800d000:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d004:	fb02 f303 	mul.w	r3, r2, r3
 800d008:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800d00c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800d010:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d012:	4413      	add	r3, r2
 800d014:	0c1b      	lsrs	r3, r3, #16
 800d016:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800d01a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d01e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800d022:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800d026:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d02a:	085b      	lsrs	r3, r3, #1
 800d02c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800d030:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d034:	fb03 f303 	mul.w	r3, r3, r3
 800d038:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800d03c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d040:	0b9b      	lsrs	r3, r3, #14
 800d042:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800d046:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d04a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d04c:	fb02 f303 	mul.w	r3, r2, r3
 800d050:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800d052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d054:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800d058:	0c1b      	lsrs	r3, r3, #16
 800d05a:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800d05c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d05e:	fb03 f303 	mul.w	r3, r3, r3
 800d062:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 800d064:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800d068:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800d06a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d06c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800d070:	0c1b      	lsrs	r3, r3, #16
 800d072:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800d074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d076:	fb03 f303 	mul.w	r3, r3, r3
 800d07a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800d07c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d07e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d080:	4413      	add	r3, r2
 800d082:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800d084:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d086:	f7fe fa70 	bl	800b56a <VL53L0X_isqrt>
 800d08a:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800d08c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d08e:	041b      	lsls	r3, r3, #16
 800d090:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800d092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d094:	3332      	adds	r3, #50	; 0x32
 800d096:	4a4b      	ldr	r2, [pc, #300]	; (800d1c4 <VL53L0X_calc_sigma_estimate+0x48c>)
 800d098:	fba2 2303 	umull	r2, r3, r2, r3
 800d09c:	095a      	lsrs	r2, r3, #5
 800d09e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d0a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800d0a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d0ac:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800d0b0:	fb02 f303 	mul.w	r3, r2, r3
 800d0b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800d0b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d0bc:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800d0c0:	3308      	adds	r3, #8
 800d0c2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 800d0c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d0ca:	4a3f      	ldr	r2, [pc, #252]	; (800d1c8 <VL53L0X_calc_sigma_estimate+0x490>)
 800d0cc:	fba2 2303 	umull	r2, r3, r2, r3
 800d0d0:	0b5b      	lsrs	r3, r3, #13
 800d0d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800d0d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800d0da:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d0dc:	429a      	cmp	r2, r3
 800d0de:	d902      	bls.n	800d0e6 <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800d0e0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d0e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800d0e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800d0ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800d0ee:	4413      	add	r3, r2
 800d0f0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800d0f4:	4a35      	ldr	r2, [pc, #212]	; (800d1cc <VL53L0X_calc_sigma_estimate+0x494>)
 800d0f6:	fba2 2303 	umull	r2, r3, r2, r3
 800d0fa:	099b      	lsrs	r3, r3, #6
 800d0fc:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800d0fe:	6a3b      	ldr	r3, [r7, #32]
 800d100:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800d102:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d106:	441a      	add	r2, r3
 800d108:	6a3b      	ldr	r3, [r7, #32]
 800d10a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d10e:	4618      	mov	r0, r3
 800d110:	f7fe fa2b 	bl	800b56a <VL53L0X_isqrt>
 800d114:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800d116:	69fb      	ldr	r3, [r7, #28]
 800d118:	021b      	lsls	r3, r3, #8
 800d11a:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800d11c:	69fb      	ldr	r3, [r7, #28]
 800d11e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800d122:	4a2a      	ldr	r2, [pc, #168]	; (800d1cc <VL53L0X_calc_sigma_estimate+0x494>)
 800d124:	fba2 2303 	umull	r2, r3, r2, r3
 800d128:	099b      	lsrs	r3, r3, #6
 800d12a:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800d12c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d130:	fb03 f303 	mul.w	r3, r3, r3
 800d134:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800d136:	69fb      	ldr	r3, [r7, #28]
 800d138:	fb03 f303 	mul.w	r3, r3, r3
 800d13c:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800d13e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d142:	4413      	add	r3, r2
 800d144:	4618      	mov	r0, r3
 800d146:	f7fe fa10 	bl	800b56a <VL53L0X_isqrt>
 800d14a:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800d14c:	69bb      	ldr	r3, [r7, #24]
 800d14e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d152:	fb02 f303 	mul.w	r3, r2, r3
 800d156:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800d15a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d009      	beq.n	800d174 <VL53L0X_calc_sigma_estimate+0x43c>
 800d160:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800d164:	2b00      	cmp	r3, #0
 800d166:	d005      	beq.n	800d174 <VL53L0X_calc_sigma_estimate+0x43c>
 800d168:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800d16c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d170:	429a      	cmp	r2, r3
 800d172:	d903      	bls.n	800d17c <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800d174:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d178:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800d182:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681a      	ldr	r2, [r3, #0]
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 800d18e:	6939      	ldr	r1, [r7, #16]
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	9303      	str	r3, [sp, #12]
 800d194:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d198:	9302      	str	r3, [sp, #8]
 800d19a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800d19e:	9301      	str	r3, [sp, #4]
 800d1a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d1a2:	9300      	str	r3, [sp, #0]
 800d1a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d1a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d1aa:	68f8      	ldr	r0, [r7, #12]
 800d1ac:	f7ff fca8 	bl	800cb00 <VL53L0X_calc_dmax>
 800d1b0:	4603      	mov	r3, r0
 800d1b2:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d1b6:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 800d1ba:	4618      	mov	r0, r3
 800d1bc:	37c0      	adds	r7, #192	; 0xc0
 800d1be:	46bd      	mov	sp, r7
 800d1c0:	bd80      	pop	{r7, pc}
 800d1c2:	bf00      	nop
 800d1c4:	51eb851f 	.word	0x51eb851f
 800d1c8:	d1b71759 	.word	0xd1b71759
 800d1cc:	10624dd3 	.word	0x10624dd3

0800d1d0 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b090      	sub	sp, #64	; 0x40
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	60f8      	str	r0, [r7, #12]
 800d1d8:	607a      	str	r2, [r7, #4]
 800d1da:	461a      	mov	r2, r3
 800d1dc:	460b      	mov	r3, r1
 800d1de:	72fb      	strb	r3, [r7, #11]
 800d1e0:	4613      	mov	r3, r2
 800d1e2:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800d202:	2300      	movs	r3, #0
 800d204:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800d208:	2300      	movs	r3, #0
 800d20a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800d20e:	2300      	movs	r3, #0
 800d210:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800d214:	2300      	movs	r3, #0
 800d216:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800d21a:	2300      	movs	r3, #0
 800d21c:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800d21e:	2300      	movs	r3, #0
 800d220:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800d222:	7afb      	ldrb	r3, [r7, #11]
 800d224:	10db      	asrs	r3, r3, #3
 800d226:	b2db      	uxtb	r3, r3
 800d228:	f003 030f 	and.w	r3, r3, #15
 800d22c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800d230:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d234:	2b00      	cmp	r3, #0
 800d236:	d017      	beq.n	800d268 <VL53L0X_get_pal_range_status+0x98>
 800d238:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d23c:	2b05      	cmp	r3, #5
 800d23e:	d013      	beq.n	800d268 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800d240:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d244:	2b07      	cmp	r3, #7
 800d246:	d00f      	beq.n	800d268 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800d248:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d24c:	2b0c      	cmp	r3, #12
 800d24e:	d00b      	beq.n	800d268 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800d250:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d254:	2b0d      	cmp	r3, #13
 800d256:	d007      	beq.n	800d268 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800d258:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d25c:	2b0e      	cmp	r3, #14
 800d25e:	d003      	beq.n	800d268 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800d260:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d264:	2b0f      	cmp	r3, #15
 800d266:	d103      	bne.n	800d270 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800d268:	2301      	movs	r3, #1
 800d26a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800d26e:	e002      	b.n	800d276 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800d270:	2300      	movs	r3, #0
 800d272:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800d276:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d109      	bne.n	800d292 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800d27e:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800d282:	461a      	mov	r2, r3
 800d284:	2100      	movs	r1, #0
 800d286:	68f8      	ldr	r0, [r7, #12]
 800d288:	f7fc fc86 	bl	8009b98 <VL53L0X_GetLimitCheckEnable>
 800d28c:	4603      	mov	r3, r0
 800d28e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800d292:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d296:	2b00      	cmp	r3, #0
 800d298:	d02e      	beq.n	800d2f8 <VL53L0X_get_pal_range_status+0x128>
 800d29a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d12a      	bne.n	800d2f8 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800d2a2:	f107 0310 	add.w	r3, r7, #16
 800d2a6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800d2aa:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d2ac:	68f8      	ldr	r0, [r7, #12]
 800d2ae:	f7ff fd43 	bl	800cd38 <VL53L0X_calc_sigma_estimate>
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800d2b8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d103      	bne.n	800d2c8 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	b29a      	uxth	r2, r3
 800d2c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d2c6:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800d2c8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d113      	bne.n	800d2f8 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800d2d0:	f107 0320 	add.w	r3, r7, #32
 800d2d4:	461a      	mov	r2, r3
 800d2d6:	2100      	movs	r1, #0
 800d2d8:	68f8      	ldr	r0, [r7, #12]
 800d2da:	f7fc fce3 	bl	8009ca4 <VL53L0X_GetLimitCheckValue>
 800d2de:	4603      	mov	r3, r0
 800d2e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800d2e4:	6a3b      	ldr	r3, [r7, #32]
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d006      	beq.n	800d2f8 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800d2ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d2ec:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800d2ee:	429a      	cmp	r2, r3
 800d2f0:	d902      	bls.n	800d2f8 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800d2f2:	2301      	movs	r3, #1
 800d2f4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800d2f8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d109      	bne.n	800d314 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800d300:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800d304:	461a      	mov	r2, r3
 800d306:	2102      	movs	r1, #2
 800d308:	68f8      	ldr	r0, [r7, #12]
 800d30a:	f7fc fc45 	bl	8009b98 <VL53L0X_GetLimitCheckEnable>
 800d30e:	4603      	mov	r3, r0
 800d310:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800d314:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d044      	beq.n	800d3a6 <VL53L0X_get_pal_range_status+0x1d6>
 800d31c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d320:	2b00      	cmp	r3, #0
 800d322:	d140      	bne.n	800d3a6 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800d324:	f107 031c 	add.w	r3, r7, #28
 800d328:	461a      	mov	r2, r3
 800d32a:	2102      	movs	r1, #2
 800d32c:	68f8      	ldr	r0, [r7, #12]
 800d32e:	f7fc fcb9 	bl	8009ca4 <VL53L0X_GetLimitCheckValue>
 800d332:	4603      	mov	r3, r0
 800d334:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800d338:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d107      	bne.n	800d350 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800d340:	2201      	movs	r2, #1
 800d342:	21ff      	movs	r1, #255	; 0xff
 800d344:	68f8      	ldr	r0, [r7, #12]
 800d346:	f000 f9bb 	bl	800d6c0 <VL53L0X_WrByte>
 800d34a:	4603      	mov	r3, r0
 800d34c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800d350:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d354:	2b00      	cmp	r3, #0
 800d356:	d109      	bne.n	800d36c <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800d358:	f107 0316 	add.w	r3, r7, #22
 800d35c:	461a      	mov	r2, r3
 800d35e:	21b6      	movs	r1, #182	; 0xb6
 800d360:	68f8      	ldr	r0, [r7, #12]
 800d362:	f000 fa59 	bl	800d818 <VL53L0X_RdWord>
 800d366:	4603      	mov	r3, r0
 800d368:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800d36c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d370:	2b00      	cmp	r3, #0
 800d372:	d107      	bne.n	800d384 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800d374:	2200      	movs	r2, #0
 800d376:	21ff      	movs	r1, #255	; 0xff
 800d378:	68f8      	ldr	r0, [r7, #12]
 800d37a:	f000 f9a1 	bl	800d6c0 <VL53L0X_WrByte>
 800d37e:	4603      	mov	r3, r0
 800d380:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800d384:	8afb      	ldrh	r3, [r7, #22]
 800d386:	025b      	lsls	r3, r3, #9
 800d388:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d38e:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800d392:	69fb      	ldr	r3, [r7, #28]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d006      	beq.n	800d3a6 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800d398:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800d39a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d39c:	429a      	cmp	r2, r3
 800d39e:	d902      	bls.n	800d3a6 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800d3a0:	2301      	movs	r3, #1
 800d3a2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800d3a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d109      	bne.n	800d3c2 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800d3ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d3b2:	461a      	mov	r2, r3
 800d3b4:	2103      	movs	r1, #3
 800d3b6:	68f8      	ldr	r0, [r7, #12]
 800d3b8:	f7fc fbee 	bl	8009b98 <VL53L0X_GetLimitCheckEnable>
 800d3bc:	4603      	mov	r3, r0
 800d3be:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800d3c2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d023      	beq.n	800d412 <VL53L0X_get_pal_range_status+0x242>
 800d3ca:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d11f      	bne.n	800d412 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800d3d2:	893b      	ldrh	r3, [r7, #8]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d102      	bne.n	800d3de <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800d3d8:	2300      	movs	r3, #0
 800d3da:	637b      	str	r3, [r7, #52]	; 0x34
 800d3dc:	e005      	b.n	800d3ea <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	021a      	lsls	r2, r3, #8
 800d3e2:	893b      	ldrh	r3, [r7, #8]
 800d3e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3e8:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800d3ea:	f107 0318 	add.w	r3, r7, #24
 800d3ee:	461a      	mov	r2, r3
 800d3f0:	2103      	movs	r1, #3
 800d3f2:	68f8      	ldr	r0, [r7, #12]
 800d3f4:	f7fc fc56 	bl	8009ca4 <VL53L0X_GetLimitCheckValue>
 800d3f8:	4603      	mov	r3, r0
 800d3fa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800d3fe:	69bb      	ldr	r3, [r7, #24]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d006      	beq.n	800d412 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800d404:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800d406:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d408:	429a      	cmp	r2, r3
 800d40a:	d202      	bcs.n	800d412 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800d40c:	2301      	movs	r3, #1
 800d40e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800d412:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d416:	2b00      	cmp	r3, #0
 800d418:	d14a      	bne.n	800d4b0 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800d41a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800d41e:	2b01      	cmp	r3, #1
 800d420:	d103      	bne.n	800d42a <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800d422:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d424:	22ff      	movs	r2, #255	; 0xff
 800d426:	701a      	strb	r2, [r3, #0]
 800d428:	e042      	b.n	800d4b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800d42a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d42e:	2b01      	cmp	r3, #1
 800d430:	d007      	beq.n	800d442 <VL53L0X_get_pal_range_status+0x272>
 800d432:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d436:	2b02      	cmp	r3, #2
 800d438:	d003      	beq.n	800d442 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800d43a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d43e:	2b03      	cmp	r3, #3
 800d440:	d103      	bne.n	800d44a <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800d442:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d444:	2205      	movs	r2, #5
 800d446:	701a      	strb	r2, [r3, #0]
 800d448:	e032      	b.n	800d4b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800d44a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d44e:	2b06      	cmp	r3, #6
 800d450:	d003      	beq.n	800d45a <VL53L0X_get_pal_range_status+0x28a>
 800d452:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d456:	2b09      	cmp	r3, #9
 800d458:	d103      	bne.n	800d462 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800d45a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d45c:	2204      	movs	r2, #4
 800d45e:	701a      	strb	r2, [r3, #0]
 800d460:	e026      	b.n	800d4b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800d462:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d466:	2b08      	cmp	r3, #8
 800d468:	d007      	beq.n	800d47a <VL53L0X_get_pal_range_status+0x2aa>
 800d46a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d46e:	2b0a      	cmp	r3, #10
 800d470:	d003      	beq.n	800d47a <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800d472:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800d476:	2b01      	cmp	r3, #1
 800d478:	d103      	bne.n	800d482 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800d47a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d47c:	2203      	movs	r2, #3
 800d47e:	701a      	strb	r2, [r3, #0]
 800d480:	e016      	b.n	800d4b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800d482:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d486:	2b04      	cmp	r3, #4
 800d488:	d003      	beq.n	800d492 <VL53L0X_get_pal_range_status+0x2c2>
 800d48a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800d48e:	2b01      	cmp	r3, #1
 800d490:	d103      	bne.n	800d49a <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800d492:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d494:	2202      	movs	r2, #2
 800d496:	701a      	strb	r2, [r3, #0]
 800d498:	e00a      	b.n	800d4b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800d49a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800d49e:	2b01      	cmp	r3, #1
 800d4a0:	d103      	bne.n	800d4aa <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800d4a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d4a4:	2201      	movs	r2, #1
 800d4a6:	701a      	strb	r2, [r3, #0]
 800d4a8:	e002      	b.n	800d4b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800d4aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d4ac:	2200      	movs	r2, #0
 800d4ae:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800d4b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d4b2:	781b      	ldrb	r3, [r3, #0]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d102      	bne.n	800d4be <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800d4b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800d4be:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800d4c2:	461a      	mov	r2, r3
 800d4c4:	2101      	movs	r1, #1
 800d4c6:	68f8      	ldr	r0, [r7, #12]
 800d4c8:	f7fc fb66 	bl	8009b98 <VL53L0X_GetLimitCheckEnable>
 800d4cc:	4603      	mov	r3, r0
 800d4ce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800d4d2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d14f      	bne.n	800d57a <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800d4da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d003      	beq.n	800d4ea <VL53L0X_get_pal_range_status+0x31a>
 800d4e2:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800d4e6:	2b01      	cmp	r3, #1
 800d4e8:	d103      	bne.n	800d4f2 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800d4ea:	2301      	movs	r3, #1
 800d4ec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d4f0:	e002      	b.n	800d4f8 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800d4fe:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800d502:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d506:	2b04      	cmp	r3, #4
 800d508:	d003      	beq.n	800d512 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800d50a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d103      	bne.n	800d51a <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800d512:	2301      	movs	r3, #1
 800d514:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d518:	e002      	b.n	800d520 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800d51a:	2300      	movs	r3, #0
 800d51c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800d526:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800d52a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d003      	beq.n	800d53a <VL53L0X_get_pal_range_status+0x36a>
 800d532:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800d536:	2b01      	cmp	r3, #1
 800d538:	d103      	bne.n	800d542 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800d53a:	2301      	movs	r3, #1
 800d53c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d540:	e002      	b.n	800d548 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800d542:	2300      	movs	r3, #0
 800d544:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800d54e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800d552:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d556:	2b00      	cmp	r3, #0
 800d558:	d003      	beq.n	800d562 <VL53L0X_get_pal_range_status+0x392>
 800d55a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800d55e:	2b01      	cmp	r3, #1
 800d560:	d103      	bne.n	800d56a <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800d562:	2301      	movs	r3, #1
 800d564:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d568:	e002      	b.n	800d570 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800d56a:	2300      	movs	r3, #0
 800d56c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800d576:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d57a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800d57e:	4618      	mov	r0, r3
 800d580:	3740      	adds	r7, #64	; 0x40
 800d582:	46bd      	mov	sp, r7
 800d584:	bd80      	pop	{r7, pc}

0800d586 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800d586:	b580      	push	{r7, lr}
 800d588:	b088      	sub	sp, #32
 800d58a:	af02      	add	r7, sp, #8
 800d58c:	60f8      	str	r0, [r7, #12]
 800d58e:	60b9      	str	r1, [r7, #8]
 800d590:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	330a      	adds	r3, #10
 800d596:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	f893 3174 	ldrb.w	r3, [r3, #372]	; 0x174
 800d5a4:	b299      	uxth	r1, r3
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	b29a      	uxth	r2, r3
 800d5aa:	697b      	ldr	r3, [r7, #20]
 800d5ac:	9300      	str	r3, [sp, #0]
 800d5ae:	4613      	mov	r3, r2
 800d5b0:	68ba      	ldr	r2, [r7, #8]
 800d5b2:	f7f7 fd27 	bl	8005004 <HAL_I2C_Master_Transmit>
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800d5ba:	693b      	ldr	r3, [r7, #16]
}
 800d5bc:	4618      	mov	r0, r3
 800d5be:	3718      	adds	r7, #24
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bd80      	pop	{r7, pc}

0800d5c4 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b088      	sub	sp, #32
 800d5c8:	af02      	add	r7, sp, #8
 800d5ca:	60f8      	str	r0, [r7, #12]
 800d5cc:	60b9      	str	r1, [r7, #8]
 800d5ce:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	330a      	adds	r3, #10
 800d5d4:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	f893 3174 	ldrb.w	r3, [r3, #372]	; 0x174
 800d5e2:	f043 0301 	orr.w	r3, r3, #1
 800d5e6:	b2db      	uxtb	r3, r3
 800d5e8:	b299      	uxth	r1, r3
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	b29a      	uxth	r2, r3
 800d5ee:	697b      	ldr	r3, [r7, #20]
 800d5f0:	9300      	str	r3, [sp, #0]
 800d5f2:	4613      	mov	r3, r2
 800d5f4:	68ba      	ldr	r2, [r7, #8]
 800d5f6:	f7f7 fe03 	bl	8005200 <HAL_I2C_Master_Receive>
 800d5fa:	4603      	mov	r3, r0
 800d5fc:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800d5fe:	693b      	ldr	r3, [r7, #16]
}
 800d600:	4618      	mov	r0, r3
 800d602:	3718      	adds	r7, #24
 800d604:	46bd      	mov	sp, r7
 800d606:	bd80      	pop	{r7, pc}

0800d608 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800d608:	b580      	push	{r7, lr}
 800d60a:	b086      	sub	sp, #24
 800d60c:	af00      	add	r7, sp, #0
 800d60e:	60f8      	str	r0, [r7, #12]
 800d610:	607a      	str	r2, [r7, #4]
 800d612:	603b      	str	r3, [r7, #0]
 800d614:	460b      	mov	r3, r1
 800d616:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d618:	2300      	movs	r3, #0
 800d61a:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800d61c:	683b      	ldr	r3, [r7, #0]
 800d61e:	2b3f      	cmp	r3, #63	; 0x3f
 800d620:	d902      	bls.n	800d628 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800d622:	f06f 0303 	mvn.w	r3, #3
 800d626:	e016      	b.n	800d656 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800d628:	4a0d      	ldr	r2, [pc, #52]	; (800d660 <VL53L0X_WriteMulti+0x58>)
 800d62a:	7afb      	ldrb	r3, [r7, #11]
 800d62c:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800d62e:	683a      	ldr	r2, [r7, #0]
 800d630:	6879      	ldr	r1, [r7, #4]
 800d632:	480c      	ldr	r0, [pc, #48]	; (800d664 <VL53L0X_WriteMulti+0x5c>)
 800d634:	f002 fc15 	bl	800fe62 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	3301      	adds	r3, #1
 800d63c:	461a      	mov	r2, r3
 800d63e:	4908      	ldr	r1, [pc, #32]	; (800d660 <VL53L0X_WriteMulti+0x58>)
 800d640:	68f8      	ldr	r0, [r7, #12]
 800d642:	f7ff ffa0 	bl	800d586 <_I2CWrite>
 800d646:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800d648:	693b      	ldr	r3, [r7, #16]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d001      	beq.n	800d652 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d64e:	23ec      	movs	r3, #236	; 0xec
 800d650:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800d652:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d656:	4618      	mov	r0, r3
 800d658:	3718      	adds	r7, #24
 800d65a:	46bd      	mov	sp, r7
 800d65c:	bd80      	pop	{r7, pc}
 800d65e:	bf00      	nop
 800d660:	20004c04 	.word	0x20004c04
 800d664:	20004c05 	.word	0x20004c05

0800d668 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800d668:	b580      	push	{r7, lr}
 800d66a:	b086      	sub	sp, #24
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	60f8      	str	r0, [r7, #12]
 800d670:	607a      	str	r2, [r7, #4]
 800d672:	603b      	str	r3, [r7, #0]
 800d674:	460b      	mov	r3, r1
 800d676:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d678:	2300      	movs	r3, #0
 800d67a:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800d67c:	f107 030b 	add.w	r3, r7, #11
 800d680:	2201      	movs	r2, #1
 800d682:	4619      	mov	r1, r3
 800d684:	68f8      	ldr	r0, [r7, #12]
 800d686:	f7ff ff7e 	bl	800d586 <_I2CWrite>
 800d68a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800d68c:	693b      	ldr	r3, [r7, #16]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d002      	beq.n	800d698 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d692:	23ec      	movs	r3, #236	; 0xec
 800d694:	75fb      	strb	r3, [r7, #23]
        goto done;
 800d696:	e00c      	b.n	800d6b2 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800d698:	683a      	ldr	r2, [r7, #0]
 800d69a:	6879      	ldr	r1, [r7, #4]
 800d69c:	68f8      	ldr	r0, [r7, #12]
 800d69e:	f7ff ff91 	bl	800d5c4 <_I2CRead>
 800d6a2:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800d6a4:	693b      	ldr	r3, [r7, #16]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d002      	beq.n	800d6b0 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d6aa:	23ec      	movs	r3, #236	; 0xec
 800d6ac:	75fb      	strb	r3, [r7, #23]
 800d6ae:	e000      	b.n	800d6b2 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800d6b0:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800d6b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	3718      	adds	r7, #24
 800d6ba:	46bd      	mov	sp, r7
 800d6bc:	bd80      	pop	{r7, pc}
	...

0800d6c0 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b084      	sub	sp, #16
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
 800d6c8:	460b      	mov	r3, r1
 800d6ca:	70fb      	strb	r3, [r7, #3]
 800d6cc:	4613      	mov	r3, r2
 800d6ce:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800d6d4:	4a0b      	ldr	r2, [pc, #44]	; (800d704 <VL53L0X_WrByte+0x44>)
 800d6d6:	78fb      	ldrb	r3, [r7, #3]
 800d6d8:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800d6da:	4a0a      	ldr	r2, [pc, #40]	; (800d704 <VL53L0X_WrByte+0x44>)
 800d6dc:	78bb      	ldrb	r3, [r7, #2]
 800d6de:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800d6e0:	2202      	movs	r2, #2
 800d6e2:	4908      	ldr	r1, [pc, #32]	; (800d704 <VL53L0X_WrByte+0x44>)
 800d6e4:	6878      	ldr	r0, [r7, #4]
 800d6e6:	f7ff ff4e 	bl	800d586 <_I2CWrite>
 800d6ea:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800d6ec:	68bb      	ldr	r3, [r7, #8]
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d001      	beq.n	800d6f6 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d6f2:	23ec      	movs	r3, #236	; 0xec
 800d6f4:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800d6f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	3710      	adds	r7, #16
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}
 800d702:	bf00      	nop
 800d704:	20004c04 	.word	0x20004c04

0800d708 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800d708:	b580      	push	{r7, lr}
 800d70a:	b084      	sub	sp, #16
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	6078      	str	r0, [r7, #4]
 800d710:	460b      	mov	r3, r1
 800d712:	70fb      	strb	r3, [r7, #3]
 800d714:	4613      	mov	r3, r2
 800d716:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d718:	2300      	movs	r3, #0
 800d71a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800d71c:	4a0e      	ldr	r2, [pc, #56]	; (800d758 <VL53L0X_WrWord+0x50>)
 800d71e:	78fb      	ldrb	r3, [r7, #3]
 800d720:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800d722:	883b      	ldrh	r3, [r7, #0]
 800d724:	0a1b      	lsrs	r3, r3, #8
 800d726:	b29b      	uxth	r3, r3
 800d728:	b2da      	uxtb	r2, r3
 800d72a:	4b0b      	ldr	r3, [pc, #44]	; (800d758 <VL53L0X_WrWord+0x50>)
 800d72c:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800d72e:	883b      	ldrh	r3, [r7, #0]
 800d730:	b2da      	uxtb	r2, r3
 800d732:	4b09      	ldr	r3, [pc, #36]	; (800d758 <VL53L0X_WrWord+0x50>)
 800d734:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800d736:	2203      	movs	r2, #3
 800d738:	4907      	ldr	r1, [pc, #28]	; (800d758 <VL53L0X_WrWord+0x50>)
 800d73a:	6878      	ldr	r0, [r7, #4]
 800d73c:	f7ff ff23 	bl	800d586 <_I2CWrite>
 800d740:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800d742:	68bb      	ldr	r3, [r7, #8]
 800d744:	2b00      	cmp	r3, #0
 800d746:	d001      	beq.n	800d74c <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d748:	23ec      	movs	r3, #236	; 0xec
 800d74a:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800d74c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d750:	4618      	mov	r0, r3
 800d752:	3710      	adds	r7, #16
 800d754:	46bd      	mov	sp, r7
 800d756:	bd80      	pop	{r7, pc}
 800d758:	20004c04 	.word	0x20004c04

0800d75c <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800d75c:	b580      	push	{r7, lr}
 800d75e:	b084      	sub	sp, #16
 800d760:	af00      	add	r7, sp, #0
 800d762:	6078      	str	r0, [r7, #4]
 800d764:	4608      	mov	r0, r1
 800d766:	4611      	mov	r1, r2
 800d768:	461a      	mov	r2, r3
 800d76a:	4603      	mov	r3, r0
 800d76c:	70fb      	strb	r3, [r7, #3]
 800d76e:	460b      	mov	r3, r1
 800d770:	70bb      	strb	r3, [r7, #2]
 800d772:	4613      	mov	r3, r2
 800d774:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d776:	2300      	movs	r3, #0
 800d778:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800d77a:	f107 020e 	add.w	r2, r7, #14
 800d77e:	78fb      	ldrb	r3, [r7, #3]
 800d780:	4619      	mov	r1, r3
 800d782:	6878      	ldr	r0, [r7, #4]
 800d784:	f000 f81e 	bl	800d7c4 <VL53L0X_RdByte>
 800d788:	4603      	mov	r3, r0
 800d78a:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800d78c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d790:	2b00      	cmp	r3, #0
 800d792:	d110      	bne.n	800d7b6 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800d794:	7bba      	ldrb	r2, [r7, #14]
 800d796:	78bb      	ldrb	r3, [r7, #2]
 800d798:	4013      	ands	r3, r2
 800d79a:	b2da      	uxtb	r2, r3
 800d79c:	787b      	ldrb	r3, [r7, #1]
 800d79e:	4313      	orrs	r3, r2
 800d7a0:	b2db      	uxtb	r3, r3
 800d7a2:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800d7a4:	7bba      	ldrb	r2, [r7, #14]
 800d7a6:	78fb      	ldrb	r3, [r7, #3]
 800d7a8:	4619      	mov	r1, r3
 800d7aa:	6878      	ldr	r0, [r7, #4]
 800d7ac:	f7ff ff88 	bl	800d6c0 <VL53L0X_WrByte>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	73fb      	strb	r3, [r7, #15]
 800d7b4:	e000      	b.n	800d7b8 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800d7b6:	bf00      	nop
done:
    return Status;
 800d7b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d7bc:	4618      	mov	r0, r3
 800d7be:	3710      	adds	r7, #16
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	bd80      	pop	{r7, pc}

0800d7c4 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b086      	sub	sp, #24
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	60f8      	str	r0, [r7, #12]
 800d7cc:	460b      	mov	r3, r1
 800d7ce:	607a      	str	r2, [r7, #4]
 800d7d0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800d7d6:	f107 030b 	add.w	r3, r7, #11
 800d7da:	2201      	movs	r2, #1
 800d7dc:	4619      	mov	r1, r3
 800d7de:	68f8      	ldr	r0, [r7, #12]
 800d7e0:	f7ff fed1 	bl	800d586 <_I2CWrite>
 800d7e4:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800d7e6:	693b      	ldr	r3, [r7, #16]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d002      	beq.n	800d7f2 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d7ec:	23ec      	movs	r3, #236	; 0xec
 800d7ee:	75fb      	strb	r3, [r7, #23]
        goto done;
 800d7f0:	e00c      	b.n	800d80c <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800d7f2:	2201      	movs	r2, #1
 800d7f4:	6879      	ldr	r1, [r7, #4]
 800d7f6:	68f8      	ldr	r0, [r7, #12]
 800d7f8:	f7ff fee4 	bl	800d5c4 <_I2CRead>
 800d7fc:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800d7fe:	693b      	ldr	r3, [r7, #16]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d002      	beq.n	800d80a <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d804:	23ec      	movs	r3, #236	; 0xec
 800d806:	75fb      	strb	r3, [r7, #23]
 800d808:	e000      	b.n	800d80c <VL53L0X_RdByte+0x48>
    }
done:
 800d80a:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800d80c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d810:	4618      	mov	r0, r3
 800d812:	3718      	adds	r7, #24
 800d814:	46bd      	mov	sp, r7
 800d816:	bd80      	pop	{r7, pc}

0800d818 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800d818:	b580      	push	{r7, lr}
 800d81a:	b086      	sub	sp, #24
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	60f8      	str	r0, [r7, #12]
 800d820:	460b      	mov	r3, r1
 800d822:	607a      	str	r2, [r7, #4]
 800d824:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d826:	2300      	movs	r3, #0
 800d828:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800d82a:	f107 030b 	add.w	r3, r7, #11
 800d82e:	2201      	movs	r2, #1
 800d830:	4619      	mov	r1, r3
 800d832:	68f8      	ldr	r0, [r7, #12]
 800d834:	f7ff fea7 	bl	800d586 <_I2CWrite>
 800d838:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800d83a:	693b      	ldr	r3, [r7, #16]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d002      	beq.n	800d846 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d840:	23ec      	movs	r3, #236	; 0xec
 800d842:	75fb      	strb	r3, [r7, #23]
        goto done;
 800d844:	e017      	b.n	800d876 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800d846:	2202      	movs	r2, #2
 800d848:	490e      	ldr	r1, [pc, #56]	; (800d884 <VL53L0X_RdWord+0x6c>)
 800d84a:	68f8      	ldr	r0, [r7, #12]
 800d84c:	f7ff feba 	bl	800d5c4 <_I2CRead>
 800d850:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800d852:	693b      	ldr	r3, [r7, #16]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d002      	beq.n	800d85e <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d858:	23ec      	movs	r3, #236	; 0xec
 800d85a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800d85c:	e00b      	b.n	800d876 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800d85e:	4b09      	ldr	r3, [pc, #36]	; (800d884 <VL53L0X_RdWord+0x6c>)
 800d860:	781b      	ldrb	r3, [r3, #0]
 800d862:	b29b      	uxth	r3, r3
 800d864:	021b      	lsls	r3, r3, #8
 800d866:	b29a      	uxth	r2, r3
 800d868:	4b06      	ldr	r3, [pc, #24]	; (800d884 <VL53L0X_RdWord+0x6c>)
 800d86a:	785b      	ldrb	r3, [r3, #1]
 800d86c:	b29b      	uxth	r3, r3
 800d86e:	4413      	add	r3, r2
 800d870:	b29a      	uxth	r2, r3
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800d876:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d87a:	4618      	mov	r0, r3
 800d87c:	3718      	adds	r7, #24
 800d87e:	46bd      	mov	sp, r7
 800d880:	bd80      	pop	{r7, pc}
 800d882:	bf00      	nop
 800d884:	20004c04 	.word	0x20004c04

0800d888 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800d888:	b580      	push	{r7, lr}
 800d88a:	b086      	sub	sp, #24
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	60f8      	str	r0, [r7, #12]
 800d890:	460b      	mov	r3, r1
 800d892:	607a      	str	r2, [r7, #4]
 800d894:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d896:	2300      	movs	r3, #0
 800d898:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800d89a:	f107 030b 	add.w	r3, r7, #11
 800d89e:	2201      	movs	r2, #1
 800d8a0:	4619      	mov	r1, r3
 800d8a2:	68f8      	ldr	r0, [r7, #12]
 800d8a4:	f7ff fe6f 	bl	800d586 <_I2CWrite>
 800d8a8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800d8aa:	693b      	ldr	r3, [r7, #16]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d002      	beq.n	800d8b6 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d8b0:	23ec      	movs	r3, #236	; 0xec
 800d8b2:	75fb      	strb	r3, [r7, #23]
        goto done;
 800d8b4:	e01b      	b.n	800d8ee <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800d8b6:	2204      	movs	r2, #4
 800d8b8:	4910      	ldr	r1, [pc, #64]	; (800d8fc <VL53L0X_RdDWord+0x74>)
 800d8ba:	68f8      	ldr	r0, [r7, #12]
 800d8bc:	f7ff fe82 	bl	800d5c4 <_I2CRead>
 800d8c0:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800d8c2:	693b      	ldr	r3, [r7, #16]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d002      	beq.n	800d8ce <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800d8c8:	23ec      	movs	r3, #236	; 0xec
 800d8ca:	75fb      	strb	r3, [r7, #23]
        goto done;
 800d8cc:	e00f      	b.n	800d8ee <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800d8ce:	4b0b      	ldr	r3, [pc, #44]	; (800d8fc <VL53L0X_RdDWord+0x74>)
 800d8d0:	781b      	ldrb	r3, [r3, #0]
 800d8d2:	061a      	lsls	r2, r3, #24
 800d8d4:	4b09      	ldr	r3, [pc, #36]	; (800d8fc <VL53L0X_RdDWord+0x74>)
 800d8d6:	785b      	ldrb	r3, [r3, #1]
 800d8d8:	041b      	lsls	r3, r3, #16
 800d8da:	441a      	add	r2, r3
 800d8dc:	4b07      	ldr	r3, [pc, #28]	; (800d8fc <VL53L0X_RdDWord+0x74>)
 800d8de:	789b      	ldrb	r3, [r3, #2]
 800d8e0:	021b      	lsls	r3, r3, #8
 800d8e2:	4413      	add	r3, r2
 800d8e4:	4a05      	ldr	r2, [pc, #20]	; (800d8fc <VL53L0X_RdDWord+0x74>)
 800d8e6:	78d2      	ldrb	r2, [r2, #3]
 800d8e8:	441a      	add	r2, r3
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800d8ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	3718      	adds	r7, #24
 800d8f6:	46bd      	mov	sp, r7
 800d8f8:	bd80      	pop	{r7, pc}
 800d8fa:	bf00      	nop
 800d8fc:	20004c04 	.word	0x20004c04

0800d900 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800d900:	b580      	push	{r7, lr}
 800d902:	b084      	sub	sp, #16
 800d904:	af00      	add	r7, sp, #0
 800d906:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800d908:	2300      	movs	r3, #0
 800d90a:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800d90c:	2002      	movs	r0, #2
 800d90e:	f7f5 feb9 	bl	8003684 <HAL_Delay>
    return status;
 800d912:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d916:	4618      	mov	r0, r3
 800d918:	3710      	adds	r7, #16
 800d91a:	46bd      	mov	sp, r7
 800d91c:	bd80      	pop	{r7, pc}

0800d91e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800d91e:	b480      	push	{r7}
 800d920:	b085      	sub	sp, #20
 800d922:	af00      	add	r7, sp, #0
 800d924:	4603      	mov	r3, r0
 800d926:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800d928:	2300      	movs	r3, #0
 800d92a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800d92c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d930:	2b84      	cmp	r3, #132	; 0x84
 800d932:	d005      	beq.n	800d940 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800d934:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	4413      	add	r3, r2
 800d93c:	3303      	adds	r3, #3
 800d93e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800d940:	68fb      	ldr	r3, [r7, #12]
}
 800d942:	4618      	mov	r0, r3
 800d944:	3714      	adds	r7, #20
 800d946:	46bd      	mov	sp, r7
 800d948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d94c:	4770      	bx	lr

0800d94e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800d94e:	b580      	push	{r7, lr}
 800d950:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800d952:	f000 fefd 	bl	800e750 <vTaskStartScheduler>
  
  return osOK;
 800d956:	2300      	movs	r3, #0
}
 800d958:	4618      	mov	r0, r3
 800d95a:	bd80      	pop	{r7, pc}

0800d95c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800d95c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d95e:	b089      	sub	sp, #36	; 0x24
 800d960:	af04      	add	r7, sp, #16
 800d962:	6078      	str	r0, [r7, #4]
 800d964:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	695b      	ldr	r3, [r3, #20]
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d020      	beq.n	800d9b0 <osThreadCreate+0x54>
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	699b      	ldr	r3, [r3, #24]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d01c      	beq.n	800d9b0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	685c      	ldr	r4, [r3, #4]
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681d      	ldr	r5, [r3, #0]
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	691e      	ldr	r6, [r3, #16]
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800d988:	4618      	mov	r0, r3
 800d98a:	f7ff ffc8 	bl	800d91e <makeFreeRtosPriority>
 800d98e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	695b      	ldr	r3, [r3, #20]
 800d994:	687a      	ldr	r2, [r7, #4]
 800d996:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d998:	9202      	str	r2, [sp, #8]
 800d99a:	9301      	str	r3, [sp, #4]
 800d99c:	9100      	str	r1, [sp, #0]
 800d99e:	683b      	ldr	r3, [r7, #0]
 800d9a0:	4632      	mov	r2, r6
 800d9a2:	4629      	mov	r1, r5
 800d9a4:	4620      	mov	r0, r4
 800d9a6:	f000 fced 	bl	800e384 <xTaskCreateStatic>
 800d9aa:	4603      	mov	r3, r0
 800d9ac:	60fb      	str	r3, [r7, #12]
 800d9ae:	e01c      	b.n	800d9ea <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	685c      	ldr	r4, [r3, #4]
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d9bc:	b29e      	uxth	r6, r3
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800d9c4:	4618      	mov	r0, r3
 800d9c6:	f7ff ffaa 	bl	800d91e <makeFreeRtosPriority>
 800d9ca:	4602      	mov	r2, r0
 800d9cc:	f107 030c 	add.w	r3, r7, #12
 800d9d0:	9301      	str	r3, [sp, #4]
 800d9d2:	9200      	str	r2, [sp, #0]
 800d9d4:	683b      	ldr	r3, [r7, #0]
 800d9d6:	4632      	mov	r2, r6
 800d9d8:	4629      	mov	r1, r5
 800d9da:	4620      	mov	r0, r4
 800d9dc:	f000 fd2f 	bl	800e43e <xTaskCreate>
 800d9e0:	4603      	mov	r3, r0
 800d9e2:	2b01      	cmp	r3, #1
 800d9e4:	d001      	beq.n	800d9ea <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	e000      	b.n	800d9ec <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800d9ea:	68fb      	ldr	r3, [r7, #12]
}
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	3714      	adds	r7, #20
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d9f4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b084      	sub	sp, #16
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d001      	beq.n	800da0a <osDelay+0x16>
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	e000      	b.n	800da0c <osDelay+0x18>
 800da0a:	2301      	movs	r3, #1
 800da0c:	4618      	mov	r0, r3
 800da0e:	f000 fe6b 	bl	800e6e8 <vTaskDelay>
  
  return osOK;
 800da12:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800da14:	4618      	mov	r0, r3
 800da16:	3710      	adds	r7, #16
 800da18:	46bd      	mov	sp, r7
 800da1a:	bd80      	pop	{r7, pc}

0800da1c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800da1c:	b480      	push	{r7}
 800da1e:	b083      	sub	sp, #12
 800da20:	af00      	add	r7, sp, #0
 800da22:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	f103 0208 	add.w	r2, r3, #8
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	f04f 32ff 	mov.w	r2, #4294967295
 800da34:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	f103 0208 	add.w	r2, r3, #8
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	f103 0208 	add.w	r2, r3, #8
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	2200      	movs	r2, #0
 800da4e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800da50:	bf00      	nop
 800da52:	370c      	adds	r7, #12
 800da54:	46bd      	mov	sp, r7
 800da56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da5a:	4770      	bx	lr

0800da5c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800da5c:	b480      	push	{r7}
 800da5e:	b083      	sub	sp, #12
 800da60:	af00      	add	r7, sp, #0
 800da62:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	2200      	movs	r2, #0
 800da68:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800da6a:	bf00      	nop
 800da6c:	370c      	adds	r7, #12
 800da6e:	46bd      	mov	sp, r7
 800da70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da74:	4770      	bx	lr

0800da76 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800da76:	b480      	push	{r7}
 800da78:	b085      	sub	sp, #20
 800da7a:	af00      	add	r7, sp, #0
 800da7c:	6078      	str	r0, [r7, #4]
 800da7e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	685b      	ldr	r3, [r3, #4]
 800da84:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800da86:	683b      	ldr	r3, [r7, #0]
 800da88:	68fa      	ldr	r2, [r7, #12]
 800da8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	689a      	ldr	r2, [r3, #8]
 800da90:	683b      	ldr	r3, [r7, #0]
 800da92:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	689b      	ldr	r3, [r3, #8]
 800da98:	683a      	ldr	r2, [r7, #0]
 800da9a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	683a      	ldr	r2, [r7, #0]
 800daa0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800daa2:	683b      	ldr	r3, [r7, #0]
 800daa4:	687a      	ldr	r2, [r7, #4]
 800daa6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	1c5a      	adds	r2, r3, #1
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	601a      	str	r2, [r3, #0]
}
 800dab2:	bf00      	nop
 800dab4:	3714      	adds	r7, #20
 800dab6:	46bd      	mov	sp, r7
 800dab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dabc:	4770      	bx	lr

0800dabe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800dabe:	b480      	push	{r7}
 800dac0:	b085      	sub	sp, #20
 800dac2:	af00      	add	r7, sp, #0
 800dac4:	6078      	str	r0, [r7, #4]
 800dac6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800dac8:	683b      	ldr	r3, [r7, #0]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800dace:	68bb      	ldr	r3, [r7, #8]
 800dad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dad4:	d103      	bne.n	800dade <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	691b      	ldr	r3, [r3, #16]
 800dada:	60fb      	str	r3, [r7, #12]
 800dadc:	e00c      	b.n	800daf8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	3308      	adds	r3, #8
 800dae2:	60fb      	str	r3, [r7, #12]
 800dae4:	e002      	b.n	800daec <vListInsert+0x2e>
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	685b      	ldr	r3, [r3, #4]
 800daea:	60fb      	str	r3, [r7, #12]
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	685b      	ldr	r3, [r3, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	68ba      	ldr	r2, [r7, #8]
 800daf4:	429a      	cmp	r2, r3
 800daf6:	d2f6      	bcs.n	800dae6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	685a      	ldr	r2, [r3, #4]
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	685b      	ldr	r3, [r3, #4]
 800db04:	683a      	ldr	r2, [r7, #0]
 800db06:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800db08:	683b      	ldr	r3, [r7, #0]
 800db0a:	68fa      	ldr	r2, [r7, #12]
 800db0c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	683a      	ldr	r2, [r7, #0]
 800db12:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800db14:	683b      	ldr	r3, [r7, #0]
 800db16:	687a      	ldr	r2, [r7, #4]
 800db18:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	1c5a      	adds	r2, r3, #1
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	601a      	str	r2, [r3, #0]
}
 800db24:	bf00      	nop
 800db26:	3714      	adds	r7, #20
 800db28:	46bd      	mov	sp, r7
 800db2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db2e:	4770      	bx	lr

0800db30 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800db30:	b480      	push	{r7}
 800db32:	b085      	sub	sp, #20
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	691b      	ldr	r3, [r3, #16]
 800db3c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	685b      	ldr	r3, [r3, #4]
 800db42:	687a      	ldr	r2, [r7, #4]
 800db44:	6892      	ldr	r2, [r2, #8]
 800db46:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	689b      	ldr	r3, [r3, #8]
 800db4c:	687a      	ldr	r2, [r7, #4]
 800db4e:	6852      	ldr	r2, [r2, #4]
 800db50:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	685b      	ldr	r3, [r3, #4]
 800db56:	687a      	ldr	r2, [r7, #4]
 800db58:	429a      	cmp	r2, r3
 800db5a:	d103      	bne.n	800db64 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	689a      	ldr	r2, [r3, #8]
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	2200      	movs	r2, #0
 800db68:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	1e5a      	subs	r2, r3, #1
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	681b      	ldr	r3, [r3, #0]
}
 800db78:	4618      	mov	r0, r3
 800db7a:	3714      	adds	r7, #20
 800db7c:	46bd      	mov	sp, r7
 800db7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db82:	4770      	bx	lr

0800db84 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b084      	sub	sp, #16
 800db88:	af00      	add	r7, sp, #0
 800db8a:	6078      	str	r0, [r7, #4]
 800db8c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d10a      	bne.n	800dbae <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800db98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db9c:	f383 8811 	msr	BASEPRI, r3
 800dba0:	f3bf 8f6f 	isb	sy
 800dba4:	f3bf 8f4f 	dsb	sy
 800dba8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800dbaa:	bf00      	nop
 800dbac:	e7fe      	b.n	800dbac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800dbae:	f001 fd69 	bl	800f684 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	681a      	ldr	r2, [r3, #0]
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dbba:	68f9      	ldr	r1, [r7, #12]
 800dbbc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800dbbe:	fb01 f303 	mul.w	r3, r1, r3
 800dbc2:	441a      	add	r2, r3
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	2200      	movs	r2, #0
 800dbcc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	681a      	ldr	r2, [r3, #0]
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	681a      	ldr	r2, [r3, #0]
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dbde:	3b01      	subs	r3, #1
 800dbe0:	68f9      	ldr	r1, [r7, #12]
 800dbe2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800dbe4:	fb01 f303 	mul.w	r3, r1, r3
 800dbe8:	441a      	add	r2, r3
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	22ff      	movs	r2, #255	; 0xff
 800dbf2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	22ff      	movs	r2, #255	; 0xff
 800dbfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800dbfe:	683b      	ldr	r3, [r7, #0]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d114      	bne.n	800dc2e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	691b      	ldr	r3, [r3, #16]
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d01a      	beq.n	800dc42 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	3310      	adds	r3, #16
 800dc10:	4618      	mov	r0, r3
 800dc12:	f000 ffef 	bl	800ebf4 <xTaskRemoveFromEventList>
 800dc16:	4603      	mov	r3, r0
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d012      	beq.n	800dc42 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800dc1c:	4b0c      	ldr	r3, [pc, #48]	; (800dc50 <xQueueGenericReset+0xcc>)
 800dc1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dc22:	601a      	str	r2, [r3, #0]
 800dc24:	f3bf 8f4f 	dsb	sy
 800dc28:	f3bf 8f6f 	isb	sy
 800dc2c:	e009      	b.n	800dc42 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	3310      	adds	r3, #16
 800dc32:	4618      	mov	r0, r3
 800dc34:	f7ff fef2 	bl	800da1c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	3324      	adds	r3, #36	; 0x24
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	f7ff feed 	bl	800da1c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800dc42:	f001 fd4f 	bl	800f6e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800dc46:	2301      	movs	r3, #1
}
 800dc48:	4618      	mov	r0, r3
 800dc4a:	3710      	adds	r7, #16
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	bd80      	pop	{r7, pc}
 800dc50:	e000ed04 	.word	0xe000ed04

0800dc54 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b08a      	sub	sp, #40	; 0x28
 800dc58:	af02      	add	r7, sp, #8
 800dc5a:	60f8      	str	r0, [r7, #12]
 800dc5c:	60b9      	str	r1, [r7, #8]
 800dc5e:	4613      	mov	r3, r2
 800dc60:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d10a      	bne.n	800dc7e <xQueueGenericCreate+0x2a>
	__asm volatile
 800dc68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc6c:	f383 8811 	msr	BASEPRI, r3
 800dc70:	f3bf 8f6f 	isb	sy
 800dc74:	f3bf 8f4f 	dsb	sy
 800dc78:	613b      	str	r3, [r7, #16]
}
 800dc7a:	bf00      	nop
 800dc7c:	e7fe      	b.n	800dc7c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	68ba      	ldr	r2, [r7, #8]
 800dc82:	fb02 f303 	mul.w	r3, r2, r3
 800dc86:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800dc88:	69fb      	ldr	r3, [r7, #28]
 800dc8a:	3348      	adds	r3, #72	; 0x48
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	f001 fddb 	bl	800f848 <pvPortMalloc>
 800dc92:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800dc94:	69bb      	ldr	r3, [r7, #24]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d011      	beq.n	800dcbe <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800dc9a:	69bb      	ldr	r3, [r7, #24]
 800dc9c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800dc9e:	697b      	ldr	r3, [r7, #20]
 800dca0:	3348      	adds	r3, #72	; 0x48
 800dca2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800dca4:	69bb      	ldr	r3, [r7, #24]
 800dca6:	2200      	movs	r2, #0
 800dca8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800dcac:	79fa      	ldrb	r2, [r7, #7]
 800dcae:	69bb      	ldr	r3, [r7, #24]
 800dcb0:	9300      	str	r3, [sp, #0]
 800dcb2:	4613      	mov	r3, r2
 800dcb4:	697a      	ldr	r2, [r7, #20]
 800dcb6:	68b9      	ldr	r1, [r7, #8]
 800dcb8:	68f8      	ldr	r0, [r7, #12]
 800dcba:	f000 f805 	bl	800dcc8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800dcbe:	69bb      	ldr	r3, [r7, #24]
	}
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	3720      	adds	r7, #32
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	bd80      	pop	{r7, pc}

0800dcc8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800dcc8:	b580      	push	{r7, lr}
 800dcca:	b084      	sub	sp, #16
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	60f8      	str	r0, [r7, #12]
 800dcd0:	60b9      	str	r1, [r7, #8]
 800dcd2:	607a      	str	r2, [r7, #4]
 800dcd4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800dcd6:	68bb      	ldr	r3, [r7, #8]
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d103      	bne.n	800dce4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800dcdc:	69bb      	ldr	r3, [r7, #24]
 800dcde:	69ba      	ldr	r2, [r7, #24]
 800dce0:	601a      	str	r2, [r3, #0]
 800dce2:	e002      	b.n	800dcea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800dce4:	69bb      	ldr	r3, [r7, #24]
 800dce6:	687a      	ldr	r2, [r7, #4]
 800dce8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800dcea:	69bb      	ldr	r3, [r7, #24]
 800dcec:	68fa      	ldr	r2, [r7, #12]
 800dcee:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800dcf0:	69bb      	ldr	r3, [r7, #24]
 800dcf2:	68ba      	ldr	r2, [r7, #8]
 800dcf4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800dcf6:	2101      	movs	r1, #1
 800dcf8:	69b8      	ldr	r0, [r7, #24]
 800dcfa:	f7ff ff43 	bl	800db84 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800dcfe:	bf00      	nop
 800dd00:	3710      	adds	r7, #16
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}

0800dd06 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800dd06:	b580      	push	{r7, lr}
 800dd08:	b082      	sub	sp, #8
 800dd0a:	af00      	add	r7, sp, #0
 800dd0c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d00e      	beq.n	800dd32 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	2200      	movs	r2, #0
 800dd18:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	2200      	movs	r2, #0
 800dd1e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	2200      	movs	r2, #0
 800dd24:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800dd26:	2300      	movs	r3, #0
 800dd28:	2200      	movs	r2, #0
 800dd2a:	2100      	movs	r1, #0
 800dd2c:	6878      	ldr	r0, [r7, #4]
 800dd2e:	f000 f81d 	bl	800dd6c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800dd32:	bf00      	nop
 800dd34:	3708      	adds	r7, #8
 800dd36:	46bd      	mov	sp, r7
 800dd38:	bd80      	pop	{r7, pc}

0800dd3a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800dd3a:	b580      	push	{r7, lr}
 800dd3c:	b086      	sub	sp, #24
 800dd3e:	af00      	add	r7, sp, #0
 800dd40:	4603      	mov	r3, r0
 800dd42:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800dd44:	2301      	movs	r3, #1
 800dd46:	617b      	str	r3, [r7, #20]
 800dd48:	2300      	movs	r3, #0
 800dd4a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800dd4c:	79fb      	ldrb	r3, [r7, #7]
 800dd4e:	461a      	mov	r2, r3
 800dd50:	6939      	ldr	r1, [r7, #16]
 800dd52:	6978      	ldr	r0, [r7, #20]
 800dd54:	f7ff ff7e 	bl	800dc54 <xQueueGenericCreate>
 800dd58:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800dd5a:	68f8      	ldr	r0, [r7, #12]
 800dd5c:	f7ff ffd3 	bl	800dd06 <prvInitialiseMutex>

		return xNewQueue;
 800dd60:	68fb      	ldr	r3, [r7, #12]
	}
 800dd62:	4618      	mov	r0, r3
 800dd64:	3718      	adds	r7, #24
 800dd66:	46bd      	mov	sp, r7
 800dd68:	bd80      	pop	{r7, pc}
	...

0800dd6c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b08e      	sub	sp, #56	; 0x38
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	60f8      	str	r0, [r7, #12]
 800dd74:	60b9      	str	r1, [r7, #8]
 800dd76:	607a      	str	r2, [r7, #4]
 800dd78:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800dd7a:	2300      	movs	r3, #0
 800dd7c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800dd82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d10a      	bne.n	800dd9e <xQueueGenericSend+0x32>
	__asm volatile
 800dd88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd8c:	f383 8811 	msr	BASEPRI, r3
 800dd90:	f3bf 8f6f 	isb	sy
 800dd94:	f3bf 8f4f 	dsb	sy
 800dd98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800dd9a:	bf00      	nop
 800dd9c:	e7fe      	b.n	800dd9c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dd9e:	68bb      	ldr	r3, [r7, #8]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d103      	bne.n	800ddac <xQueueGenericSend+0x40>
 800dda4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dda6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d101      	bne.n	800ddb0 <xQueueGenericSend+0x44>
 800ddac:	2301      	movs	r3, #1
 800ddae:	e000      	b.n	800ddb2 <xQueueGenericSend+0x46>
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d10a      	bne.n	800ddcc <xQueueGenericSend+0x60>
	__asm volatile
 800ddb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddba:	f383 8811 	msr	BASEPRI, r3
 800ddbe:	f3bf 8f6f 	isb	sy
 800ddc2:	f3bf 8f4f 	dsb	sy
 800ddc6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ddc8:	bf00      	nop
 800ddca:	e7fe      	b.n	800ddca <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ddcc:	683b      	ldr	r3, [r7, #0]
 800ddce:	2b02      	cmp	r3, #2
 800ddd0:	d103      	bne.n	800ddda <xQueueGenericSend+0x6e>
 800ddd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ddd6:	2b01      	cmp	r3, #1
 800ddd8:	d101      	bne.n	800ddde <xQueueGenericSend+0x72>
 800ddda:	2301      	movs	r3, #1
 800dddc:	e000      	b.n	800dde0 <xQueueGenericSend+0x74>
 800ddde:	2300      	movs	r3, #0
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d10a      	bne.n	800ddfa <xQueueGenericSend+0x8e>
	__asm volatile
 800dde4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dde8:	f383 8811 	msr	BASEPRI, r3
 800ddec:	f3bf 8f6f 	isb	sy
 800ddf0:	f3bf 8f4f 	dsb	sy
 800ddf4:	623b      	str	r3, [r7, #32]
}
 800ddf6:	bf00      	nop
 800ddf8:	e7fe      	b.n	800ddf8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ddfa:	f001 f8f3 	bl	800efe4 <xTaskGetSchedulerState>
 800ddfe:	4603      	mov	r3, r0
 800de00:	2b00      	cmp	r3, #0
 800de02:	d102      	bne.n	800de0a <xQueueGenericSend+0x9e>
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d101      	bne.n	800de0e <xQueueGenericSend+0xa2>
 800de0a:	2301      	movs	r3, #1
 800de0c:	e000      	b.n	800de10 <xQueueGenericSend+0xa4>
 800de0e:	2300      	movs	r3, #0
 800de10:	2b00      	cmp	r3, #0
 800de12:	d10a      	bne.n	800de2a <xQueueGenericSend+0xbe>
	__asm volatile
 800de14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de18:	f383 8811 	msr	BASEPRI, r3
 800de1c:	f3bf 8f6f 	isb	sy
 800de20:	f3bf 8f4f 	dsb	sy
 800de24:	61fb      	str	r3, [r7, #28]
}
 800de26:	bf00      	nop
 800de28:	e7fe      	b.n	800de28 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800de2a:	f001 fc2b 	bl	800f684 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800de2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800de32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800de36:	429a      	cmp	r2, r3
 800de38:	d302      	bcc.n	800de40 <xQueueGenericSend+0xd4>
 800de3a:	683b      	ldr	r3, [r7, #0]
 800de3c:	2b02      	cmp	r3, #2
 800de3e:	d129      	bne.n	800de94 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800de40:	683a      	ldr	r2, [r7, #0]
 800de42:	68b9      	ldr	r1, [r7, #8]
 800de44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800de46:	f000 f9b3 	bl	800e1b0 <prvCopyDataToQueue>
 800de4a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800de4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de50:	2b00      	cmp	r3, #0
 800de52:	d010      	beq.n	800de76 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800de54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de56:	3324      	adds	r3, #36	; 0x24
 800de58:	4618      	mov	r0, r3
 800de5a:	f000 fecb 	bl	800ebf4 <xTaskRemoveFromEventList>
 800de5e:	4603      	mov	r3, r0
 800de60:	2b00      	cmp	r3, #0
 800de62:	d013      	beq.n	800de8c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800de64:	4b3f      	ldr	r3, [pc, #252]	; (800df64 <xQueueGenericSend+0x1f8>)
 800de66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de6a:	601a      	str	r2, [r3, #0]
 800de6c:	f3bf 8f4f 	dsb	sy
 800de70:	f3bf 8f6f 	isb	sy
 800de74:	e00a      	b.n	800de8c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800de76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d007      	beq.n	800de8c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800de7c:	4b39      	ldr	r3, [pc, #228]	; (800df64 <xQueueGenericSend+0x1f8>)
 800de7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de82:	601a      	str	r2, [r3, #0]
 800de84:	f3bf 8f4f 	dsb	sy
 800de88:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800de8c:	f001 fc2a 	bl	800f6e4 <vPortExitCritical>
				return pdPASS;
 800de90:	2301      	movs	r3, #1
 800de92:	e063      	b.n	800df5c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	2b00      	cmp	r3, #0
 800de98:	d103      	bne.n	800dea2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800de9a:	f001 fc23 	bl	800f6e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800de9e:	2300      	movs	r3, #0
 800dea0:	e05c      	b.n	800df5c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d106      	bne.n	800deb6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dea8:	f107 0314 	add.w	r3, r7, #20
 800deac:	4618      	mov	r0, r3
 800deae:	f000 ff03 	bl	800ecb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800deb2:	2301      	movs	r3, #1
 800deb4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800deb6:	f001 fc15 	bl	800f6e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800deba:	f000 fcb3 	bl	800e824 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800debe:	f001 fbe1 	bl	800f684 <vPortEnterCritical>
 800dec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dec4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dec8:	b25b      	sxtb	r3, r3
 800deca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dece:	d103      	bne.n	800ded8 <xQueueGenericSend+0x16c>
 800ded0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ded2:	2200      	movs	r2, #0
 800ded4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ded8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dede:	b25b      	sxtb	r3, r3
 800dee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dee4:	d103      	bne.n	800deee <xQueueGenericSend+0x182>
 800dee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dee8:	2200      	movs	r2, #0
 800deea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800deee:	f001 fbf9 	bl	800f6e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800def2:	1d3a      	adds	r2, r7, #4
 800def4:	f107 0314 	add.w	r3, r7, #20
 800def8:	4611      	mov	r1, r2
 800defa:	4618      	mov	r0, r3
 800defc:	f000 fef2 	bl	800ece4 <xTaskCheckForTimeOut>
 800df00:	4603      	mov	r3, r0
 800df02:	2b00      	cmp	r3, #0
 800df04:	d124      	bne.n	800df50 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800df06:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df08:	f000 fa24 	bl	800e354 <prvIsQueueFull>
 800df0c:	4603      	mov	r3, r0
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d018      	beq.n	800df44 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800df12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df14:	3310      	adds	r3, #16
 800df16:	687a      	ldr	r2, [r7, #4]
 800df18:	4611      	mov	r1, r2
 800df1a:	4618      	mov	r0, r3
 800df1c:	f000 fe46 	bl	800ebac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800df20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df22:	f000 f9af 	bl	800e284 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800df26:	f000 fc8b 	bl	800e840 <xTaskResumeAll>
 800df2a:	4603      	mov	r3, r0
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	f47f af7c 	bne.w	800de2a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800df32:	4b0c      	ldr	r3, [pc, #48]	; (800df64 <xQueueGenericSend+0x1f8>)
 800df34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df38:	601a      	str	r2, [r3, #0]
 800df3a:	f3bf 8f4f 	dsb	sy
 800df3e:	f3bf 8f6f 	isb	sy
 800df42:	e772      	b.n	800de2a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800df44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df46:	f000 f99d 	bl	800e284 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800df4a:	f000 fc79 	bl	800e840 <xTaskResumeAll>
 800df4e:	e76c      	b.n	800de2a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800df50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df52:	f000 f997 	bl	800e284 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800df56:	f000 fc73 	bl	800e840 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800df5a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800df5c:	4618      	mov	r0, r3
 800df5e:	3738      	adds	r7, #56	; 0x38
 800df60:	46bd      	mov	sp, r7
 800df62:	bd80      	pop	{r7, pc}
 800df64:	e000ed04 	.word	0xe000ed04

0800df68 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800df68:	b580      	push	{r7, lr}
 800df6a:	b08e      	sub	sp, #56	; 0x38
 800df6c:	af00      	add	r7, sp, #0
 800df6e:	6078      	str	r0, [r7, #4]
 800df70:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800df72:	2300      	movs	r3, #0
 800df74:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800df7a:	2300      	movs	r3, #0
 800df7c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800df7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df80:	2b00      	cmp	r3, #0
 800df82:	d10a      	bne.n	800df9a <xQueueSemaphoreTake+0x32>
	__asm volatile
 800df84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df88:	f383 8811 	msr	BASEPRI, r3
 800df8c:	f3bf 8f6f 	isb	sy
 800df90:	f3bf 8f4f 	dsb	sy
 800df94:	623b      	str	r3, [r7, #32]
}
 800df96:	bf00      	nop
 800df98:	e7fe      	b.n	800df98 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800df9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d00a      	beq.n	800dfb8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800dfa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfa6:	f383 8811 	msr	BASEPRI, r3
 800dfaa:	f3bf 8f6f 	isb	sy
 800dfae:	f3bf 8f4f 	dsb	sy
 800dfb2:	61fb      	str	r3, [r7, #28]
}
 800dfb4:	bf00      	nop
 800dfb6:	e7fe      	b.n	800dfb6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800dfb8:	f001 f814 	bl	800efe4 <xTaskGetSchedulerState>
 800dfbc:	4603      	mov	r3, r0
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d102      	bne.n	800dfc8 <xQueueSemaphoreTake+0x60>
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d101      	bne.n	800dfcc <xQueueSemaphoreTake+0x64>
 800dfc8:	2301      	movs	r3, #1
 800dfca:	e000      	b.n	800dfce <xQueueSemaphoreTake+0x66>
 800dfcc:	2300      	movs	r3, #0
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d10a      	bne.n	800dfe8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800dfd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfd6:	f383 8811 	msr	BASEPRI, r3
 800dfda:	f3bf 8f6f 	isb	sy
 800dfde:	f3bf 8f4f 	dsb	sy
 800dfe2:	61bb      	str	r3, [r7, #24]
}
 800dfe4:	bf00      	nop
 800dfe6:	e7fe      	b.n	800dfe6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800dfe8:	f001 fb4c 	bl	800f684 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800dfec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dfee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dff0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800dff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d024      	beq.n	800e042 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800dff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dffa:	1e5a      	subs	r2, r3, #1
 800dffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dffe:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d104      	bne.n	800e012 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800e008:	f001 f994 	bl	800f334 <pvTaskIncrementMutexHeldCount>
 800e00c:	4602      	mov	r2, r0
 800e00e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e010:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e014:	691b      	ldr	r3, [r3, #16]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d00f      	beq.n	800e03a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e01a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e01c:	3310      	adds	r3, #16
 800e01e:	4618      	mov	r0, r3
 800e020:	f000 fde8 	bl	800ebf4 <xTaskRemoveFromEventList>
 800e024:	4603      	mov	r3, r0
 800e026:	2b00      	cmp	r3, #0
 800e028:	d007      	beq.n	800e03a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e02a:	4b54      	ldr	r3, [pc, #336]	; (800e17c <xQueueSemaphoreTake+0x214>)
 800e02c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e030:	601a      	str	r2, [r3, #0]
 800e032:	f3bf 8f4f 	dsb	sy
 800e036:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e03a:	f001 fb53 	bl	800f6e4 <vPortExitCritical>
				return pdPASS;
 800e03e:	2301      	movs	r3, #1
 800e040:	e097      	b.n	800e172 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e042:	683b      	ldr	r3, [r7, #0]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d111      	bne.n	800e06c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800e048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d00a      	beq.n	800e064 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800e04e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e052:	f383 8811 	msr	BASEPRI, r3
 800e056:	f3bf 8f6f 	isb	sy
 800e05a:	f3bf 8f4f 	dsb	sy
 800e05e:	617b      	str	r3, [r7, #20]
}
 800e060:	bf00      	nop
 800e062:	e7fe      	b.n	800e062 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800e064:	f001 fb3e 	bl	800f6e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e068:	2300      	movs	r3, #0
 800e06a:	e082      	b.n	800e172 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e06c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d106      	bne.n	800e080 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e072:	f107 030c 	add.w	r3, r7, #12
 800e076:	4618      	mov	r0, r3
 800e078:	f000 fe1e 	bl	800ecb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e07c:	2301      	movs	r3, #1
 800e07e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e080:	f001 fb30 	bl	800f6e4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e084:	f000 fbce 	bl	800e824 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e088:	f001 fafc 	bl	800f684 <vPortEnterCritical>
 800e08c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e08e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e092:	b25b      	sxtb	r3, r3
 800e094:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e098:	d103      	bne.n	800e0a2 <xQueueSemaphoreTake+0x13a>
 800e09a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e09c:	2200      	movs	r2, #0
 800e09e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e0a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e0a8:	b25b      	sxtb	r3, r3
 800e0aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0ae:	d103      	bne.n	800e0b8 <xQueueSemaphoreTake+0x150>
 800e0b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e0b8:	f001 fb14 	bl	800f6e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e0bc:	463a      	mov	r2, r7
 800e0be:	f107 030c 	add.w	r3, r7, #12
 800e0c2:	4611      	mov	r1, r2
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	f000 fe0d 	bl	800ece4 <xTaskCheckForTimeOut>
 800e0ca:	4603      	mov	r3, r0
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d132      	bne.n	800e136 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e0d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e0d2:	f000 f929 	bl	800e328 <prvIsQueueEmpty>
 800e0d6:	4603      	mov	r3, r0
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d026      	beq.n	800e12a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e0dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d109      	bne.n	800e0f8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800e0e4:	f001 face 	bl	800f684 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e0e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0ea:	689b      	ldr	r3, [r3, #8]
 800e0ec:	4618      	mov	r0, r3
 800e0ee:	f000 ff97 	bl	800f020 <xTaskPriorityInherit>
 800e0f2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800e0f4:	f001 faf6 	bl	800f6e4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e0f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0fa:	3324      	adds	r3, #36	; 0x24
 800e0fc:	683a      	ldr	r2, [r7, #0]
 800e0fe:	4611      	mov	r1, r2
 800e100:	4618      	mov	r0, r3
 800e102:	f000 fd53 	bl	800ebac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e106:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e108:	f000 f8bc 	bl	800e284 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e10c:	f000 fb98 	bl	800e840 <xTaskResumeAll>
 800e110:	4603      	mov	r3, r0
 800e112:	2b00      	cmp	r3, #0
 800e114:	f47f af68 	bne.w	800dfe8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800e118:	4b18      	ldr	r3, [pc, #96]	; (800e17c <xQueueSemaphoreTake+0x214>)
 800e11a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e11e:	601a      	str	r2, [r3, #0]
 800e120:	f3bf 8f4f 	dsb	sy
 800e124:	f3bf 8f6f 	isb	sy
 800e128:	e75e      	b.n	800dfe8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800e12a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e12c:	f000 f8aa 	bl	800e284 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e130:	f000 fb86 	bl	800e840 <xTaskResumeAll>
 800e134:	e758      	b.n	800dfe8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800e136:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e138:	f000 f8a4 	bl	800e284 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e13c:	f000 fb80 	bl	800e840 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e140:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e142:	f000 f8f1 	bl	800e328 <prvIsQueueEmpty>
 800e146:	4603      	mov	r3, r0
 800e148:	2b00      	cmp	r3, #0
 800e14a:	f43f af4d 	beq.w	800dfe8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800e14e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e150:	2b00      	cmp	r3, #0
 800e152:	d00d      	beq.n	800e170 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800e154:	f001 fa96 	bl	800f684 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800e158:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e15a:	f000 f811 	bl	800e180 <prvGetDisinheritPriorityAfterTimeout>
 800e15e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800e160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e162:	689b      	ldr	r3, [r3, #8]
 800e164:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e166:	4618      	mov	r0, r3
 800e168:	f001 f856 	bl	800f218 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800e16c:	f001 faba 	bl	800f6e4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e170:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e172:	4618      	mov	r0, r3
 800e174:	3738      	adds	r7, #56	; 0x38
 800e176:	46bd      	mov	sp, r7
 800e178:	bd80      	pop	{r7, pc}
 800e17a:	bf00      	nop
 800e17c:	e000ed04 	.word	0xe000ed04

0800e180 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800e180:	b480      	push	{r7}
 800e182:	b085      	sub	sp, #20
 800e184:	af00      	add	r7, sp, #0
 800e186:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d006      	beq.n	800e19e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	f1c3 0307 	rsb	r3, r3, #7
 800e19a:	60fb      	str	r3, [r7, #12]
 800e19c:	e001      	b.n	800e1a2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800e19e:	2300      	movs	r3, #0
 800e1a0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800e1a2:	68fb      	ldr	r3, [r7, #12]
	}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	3714      	adds	r7, #20
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ae:	4770      	bx	lr

0800e1b0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b086      	sub	sp, #24
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	60f8      	str	r0, [r7, #12]
 800e1b8:	60b9      	str	r1, [r7, #8]
 800e1ba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e1bc:	2300      	movs	r3, #0
 800e1be:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e1c4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d10d      	bne.n	800e1ea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d14d      	bne.n	800e272 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	689b      	ldr	r3, [r3, #8]
 800e1da:	4618      	mov	r0, r3
 800e1dc:	f000 ff96 	bl	800f10c <xTaskPriorityDisinherit>
 800e1e0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	609a      	str	r2, [r3, #8]
 800e1e8:	e043      	b.n	800e272 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d119      	bne.n	800e224 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	6858      	ldr	r0, [r3, #4]
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1f8:	461a      	mov	r2, r3
 800e1fa:	68b9      	ldr	r1, [r7, #8]
 800e1fc:	f001 fe31 	bl	800fe62 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	685a      	ldr	r2, [r3, #4]
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e208:	441a      	add	r2, r3
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	685a      	ldr	r2, [r3, #4]
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	689b      	ldr	r3, [r3, #8]
 800e216:	429a      	cmp	r2, r3
 800e218:	d32b      	bcc.n	800e272 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	681a      	ldr	r2, [r3, #0]
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	605a      	str	r2, [r3, #4]
 800e222:	e026      	b.n	800e272 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	68d8      	ldr	r0, [r3, #12]
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e22c:	461a      	mov	r2, r3
 800e22e:	68b9      	ldr	r1, [r7, #8]
 800e230:	f001 fe17 	bl	800fe62 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	68da      	ldr	r2, [r3, #12]
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e23c:	425b      	negs	r3, r3
 800e23e:	441a      	add	r2, r3
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	68da      	ldr	r2, [r3, #12]
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	429a      	cmp	r2, r3
 800e24e:	d207      	bcs.n	800e260 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	689a      	ldr	r2, [r3, #8]
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e258:	425b      	negs	r3, r3
 800e25a:	441a      	add	r2, r3
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	2b02      	cmp	r3, #2
 800e264:	d105      	bne.n	800e272 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e266:	693b      	ldr	r3, [r7, #16]
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d002      	beq.n	800e272 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e26c:	693b      	ldr	r3, [r7, #16]
 800e26e:	3b01      	subs	r3, #1
 800e270:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e272:	693b      	ldr	r3, [r7, #16]
 800e274:	1c5a      	adds	r2, r3, #1
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e27a:	697b      	ldr	r3, [r7, #20]
}
 800e27c:	4618      	mov	r0, r3
 800e27e:	3718      	adds	r7, #24
 800e280:	46bd      	mov	sp, r7
 800e282:	bd80      	pop	{r7, pc}

0800e284 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e284:	b580      	push	{r7, lr}
 800e286:	b084      	sub	sp, #16
 800e288:	af00      	add	r7, sp, #0
 800e28a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e28c:	f001 f9fa 	bl	800f684 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e296:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e298:	e011      	b.n	800e2be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d012      	beq.n	800e2c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	3324      	adds	r3, #36	; 0x24
 800e2a6:	4618      	mov	r0, r3
 800e2a8:	f000 fca4 	bl	800ebf4 <xTaskRemoveFromEventList>
 800e2ac:	4603      	mov	r3, r0
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d001      	beq.n	800e2b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e2b2:	f000 fd79 	bl	800eda8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e2b6:	7bfb      	ldrb	r3, [r7, #15]
 800e2b8:	3b01      	subs	r3, #1
 800e2ba:	b2db      	uxtb	r3, r3
 800e2bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e2be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	dce9      	bgt.n	800e29a <prvUnlockQueue+0x16>
 800e2c6:	e000      	b.n	800e2ca <prvUnlockQueue+0x46>
					break;
 800e2c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	22ff      	movs	r2, #255	; 0xff
 800e2ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e2d2:	f001 fa07 	bl	800f6e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e2d6:	f001 f9d5 	bl	800f684 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e2e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e2e2:	e011      	b.n	800e308 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	691b      	ldr	r3, [r3, #16]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d012      	beq.n	800e312 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	3310      	adds	r3, #16
 800e2f0:	4618      	mov	r0, r3
 800e2f2:	f000 fc7f 	bl	800ebf4 <xTaskRemoveFromEventList>
 800e2f6:	4603      	mov	r3, r0
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d001      	beq.n	800e300 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e2fc:	f000 fd54 	bl	800eda8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e300:	7bbb      	ldrb	r3, [r7, #14]
 800e302:	3b01      	subs	r3, #1
 800e304:	b2db      	uxtb	r3, r3
 800e306:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e308:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	dce9      	bgt.n	800e2e4 <prvUnlockQueue+0x60>
 800e310:	e000      	b.n	800e314 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e312:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	22ff      	movs	r2, #255	; 0xff
 800e318:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e31c:	f001 f9e2 	bl	800f6e4 <vPortExitCritical>
}
 800e320:	bf00      	nop
 800e322:	3710      	adds	r7, #16
 800e324:	46bd      	mov	sp, r7
 800e326:	bd80      	pop	{r7, pc}

0800e328 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e328:	b580      	push	{r7, lr}
 800e32a:	b084      	sub	sp, #16
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e330:	f001 f9a8 	bl	800f684 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d102      	bne.n	800e342 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e33c:	2301      	movs	r3, #1
 800e33e:	60fb      	str	r3, [r7, #12]
 800e340:	e001      	b.n	800e346 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e342:	2300      	movs	r3, #0
 800e344:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e346:	f001 f9cd 	bl	800f6e4 <vPortExitCritical>

	return xReturn;
 800e34a:	68fb      	ldr	r3, [r7, #12]
}
 800e34c:	4618      	mov	r0, r3
 800e34e:	3710      	adds	r7, #16
 800e350:	46bd      	mov	sp, r7
 800e352:	bd80      	pop	{r7, pc}

0800e354 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e354:	b580      	push	{r7, lr}
 800e356:	b084      	sub	sp, #16
 800e358:	af00      	add	r7, sp, #0
 800e35a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e35c:	f001 f992 	bl	800f684 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e368:	429a      	cmp	r2, r3
 800e36a:	d102      	bne.n	800e372 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e36c:	2301      	movs	r3, #1
 800e36e:	60fb      	str	r3, [r7, #12]
 800e370:	e001      	b.n	800e376 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e372:	2300      	movs	r3, #0
 800e374:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e376:	f001 f9b5 	bl	800f6e4 <vPortExitCritical>

	return xReturn;
 800e37a:	68fb      	ldr	r3, [r7, #12]
}
 800e37c:	4618      	mov	r0, r3
 800e37e:	3710      	adds	r7, #16
 800e380:	46bd      	mov	sp, r7
 800e382:	bd80      	pop	{r7, pc}

0800e384 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e384:	b580      	push	{r7, lr}
 800e386:	b08e      	sub	sp, #56	; 0x38
 800e388:	af04      	add	r7, sp, #16
 800e38a:	60f8      	str	r0, [r7, #12]
 800e38c:	60b9      	str	r1, [r7, #8]
 800e38e:	607a      	str	r2, [r7, #4]
 800e390:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e394:	2b00      	cmp	r3, #0
 800e396:	d10a      	bne.n	800e3ae <xTaskCreateStatic+0x2a>
	__asm volatile
 800e398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e39c:	f383 8811 	msr	BASEPRI, r3
 800e3a0:	f3bf 8f6f 	isb	sy
 800e3a4:	f3bf 8f4f 	dsb	sy
 800e3a8:	623b      	str	r3, [r7, #32]
}
 800e3aa:	bf00      	nop
 800e3ac:	e7fe      	b.n	800e3ac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800e3ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d10a      	bne.n	800e3ca <xTaskCreateStatic+0x46>
	__asm volatile
 800e3b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3b8:	f383 8811 	msr	BASEPRI, r3
 800e3bc:	f3bf 8f6f 	isb	sy
 800e3c0:	f3bf 8f4f 	dsb	sy
 800e3c4:	61fb      	str	r3, [r7, #28]
}
 800e3c6:	bf00      	nop
 800e3c8:	e7fe      	b.n	800e3c8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e3ca:	23b4      	movs	r3, #180	; 0xb4
 800e3cc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e3ce:	693b      	ldr	r3, [r7, #16]
 800e3d0:	2bb4      	cmp	r3, #180	; 0xb4
 800e3d2:	d00a      	beq.n	800e3ea <xTaskCreateStatic+0x66>
	__asm volatile
 800e3d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3d8:	f383 8811 	msr	BASEPRI, r3
 800e3dc:	f3bf 8f6f 	isb	sy
 800e3e0:	f3bf 8f4f 	dsb	sy
 800e3e4:	61bb      	str	r3, [r7, #24]
}
 800e3e6:	bf00      	nop
 800e3e8:	e7fe      	b.n	800e3e8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e3ea:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e3ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d01e      	beq.n	800e430 <xTaskCreateStatic+0xac>
 800e3f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d01b      	beq.n	800e430 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e3f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3fa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e3fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e400:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e404:	2202      	movs	r2, #2
 800e406:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e40a:	2300      	movs	r3, #0
 800e40c:	9303      	str	r3, [sp, #12]
 800e40e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e410:	9302      	str	r3, [sp, #8]
 800e412:	f107 0314 	add.w	r3, r7, #20
 800e416:	9301      	str	r3, [sp, #4]
 800e418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e41a:	9300      	str	r3, [sp, #0]
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	687a      	ldr	r2, [r7, #4]
 800e420:	68b9      	ldr	r1, [r7, #8]
 800e422:	68f8      	ldr	r0, [r7, #12]
 800e424:	f000 f850 	bl	800e4c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e428:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e42a:	f000 f8f3 	bl	800e614 <prvAddNewTaskToReadyList>
 800e42e:	e001      	b.n	800e434 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800e430:	2300      	movs	r3, #0
 800e432:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e434:	697b      	ldr	r3, [r7, #20]
	}
 800e436:	4618      	mov	r0, r3
 800e438:	3728      	adds	r7, #40	; 0x28
 800e43a:	46bd      	mov	sp, r7
 800e43c:	bd80      	pop	{r7, pc}

0800e43e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e43e:	b580      	push	{r7, lr}
 800e440:	b08c      	sub	sp, #48	; 0x30
 800e442:	af04      	add	r7, sp, #16
 800e444:	60f8      	str	r0, [r7, #12]
 800e446:	60b9      	str	r1, [r7, #8]
 800e448:	603b      	str	r3, [r7, #0]
 800e44a:	4613      	mov	r3, r2
 800e44c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e44e:	88fb      	ldrh	r3, [r7, #6]
 800e450:	009b      	lsls	r3, r3, #2
 800e452:	4618      	mov	r0, r3
 800e454:	f001 f9f8 	bl	800f848 <pvPortMalloc>
 800e458:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e45a:	697b      	ldr	r3, [r7, #20]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d00e      	beq.n	800e47e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e460:	20b4      	movs	r0, #180	; 0xb4
 800e462:	f001 f9f1 	bl	800f848 <pvPortMalloc>
 800e466:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e468:	69fb      	ldr	r3, [r7, #28]
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d003      	beq.n	800e476 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e46e:	69fb      	ldr	r3, [r7, #28]
 800e470:	697a      	ldr	r2, [r7, #20]
 800e472:	631a      	str	r2, [r3, #48]	; 0x30
 800e474:	e005      	b.n	800e482 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e476:	6978      	ldr	r0, [r7, #20]
 800e478:	f001 fab2 	bl	800f9e0 <vPortFree>
 800e47c:	e001      	b.n	800e482 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e47e:	2300      	movs	r3, #0
 800e480:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e482:	69fb      	ldr	r3, [r7, #28]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d017      	beq.n	800e4b8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e488:	69fb      	ldr	r3, [r7, #28]
 800e48a:	2200      	movs	r2, #0
 800e48c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e490:	88fa      	ldrh	r2, [r7, #6]
 800e492:	2300      	movs	r3, #0
 800e494:	9303      	str	r3, [sp, #12]
 800e496:	69fb      	ldr	r3, [r7, #28]
 800e498:	9302      	str	r3, [sp, #8]
 800e49a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e49c:	9301      	str	r3, [sp, #4]
 800e49e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4a0:	9300      	str	r3, [sp, #0]
 800e4a2:	683b      	ldr	r3, [r7, #0]
 800e4a4:	68b9      	ldr	r1, [r7, #8]
 800e4a6:	68f8      	ldr	r0, [r7, #12]
 800e4a8:	f000 f80e 	bl	800e4c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e4ac:	69f8      	ldr	r0, [r7, #28]
 800e4ae:	f000 f8b1 	bl	800e614 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e4b2:	2301      	movs	r3, #1
 800e4b4:	61bb      	str	r3, [r7, #24]
 800e4b6:	e002      	b.n	800e4be <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e4b8:	f04f 33ff 	mov.w	r3, #4294967295
 800e4bc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e4be:	69bb      	ldr	r3, [r7, #24]
	}
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	3720      	adds	r7, #32
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	bd80      	pop	{r7, pc}

0800e4c8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b088      	sub	sp, #32
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	60f8      	str	r0, [r7, #12]
 800e4d0:	60b9      	str	r1, [r7, #8]
 800e4d2:	607a      	str	r2, [r7, #4]
 800e4d4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e4d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4d8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	009b      	lsls	r3, r3, #2
 800e4de:	461a      	mov	r2, r3
 800e4e0:	21a5      	movs	r1, #165	; 0xa5
 800e4e2:	f001 fccc 	bl	800fe7e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e4e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800e4f0:	3b01      	subs	r3, #1
 800e4f2:	009b      	lsls	r3, r3, #2
 800e4f4:	4413      	add	r3, r2
 800e4f6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e4f8:	69bb      	ldr	r3, [r7, #24]
 800e4fa:	f023 0307 	bic.w	r3, r3, #7
 800e4fe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e500:	69bb      	ldr	r3, [r7, #24]
 800e502:	f003 0307 	and.w	r3, r3, #7
 800e506:	2b00      	cmp	r3, #0
 800e508:	d00a      	beq.n	800e520 <prvInitialiseNewTask+0x58>
	__asm volatile
 800e50a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e50e:	f383 8811 	msr	BASEPRI, r3
 800e512:	f3bf 8f6f 	isb	sy
 800e516:	f3bf 8f4f 	dsb	sy
 800e51a:	617b      	str	r3, [r7, #20]
}
 800e51c:	bf00      	nop
 800e51e:	e7fe      	b.n	800e51e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e520:	68bb      	ldr	r3, [r7, #8]
 800e522:	2b00      	cmp	r3, #0
 800e524:	d01f      	beq.n	800e566 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e526:	2300      	movs	r3, #0
 800e528:	61fb      	str	r3, [r7, #28]
 800e52a:	e012      	b.n	800e552 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e52c:	68ba      	ldr	r2, [r7, #8]
 800e52e:	69fb      	ldr	r3, [r7, #28]
 800e530:	4413      	add	r3, r2
 800e532:	7819      	ldrb	r1, [r3, #0]
 800e534:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e536:	69fb      	ldr	r3, [r7, #28]
 800e538:	4413      	add	r3, r2
 800e53a:	3334      	adds	r3, #52	; 0x34
 800e53c:	460a      	mov	r2, r1
 800e53e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e540:	68ba      	ldr	r2, [r7, #8]
 800e542:	69fb      	ldr	r3, [r7, #28]
 800e544:	4413      	add	r3, r2
 800e546:	781b      	ldrb	r3, [r3, #0]
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d006      	beq.n	800e55a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e54c:	69fb      	ldr	r3, [r7, #28]
 800e54e:	3301      	adds	r3, #1
 800e550:	61fb      	str	r3, [r7, #28]
 800e552:	69fb      	ldr	r3, [r7, #28]
 800e554:	2b0f      	cmp	r3, #15
 800e556:	d9e9      	bls.n	800e52c <prvInitialiseNewTask+0x64>
 800e558:	e000      	b.n	800e55c <prvInitialiseNewTask+0x94>
			{
				break;
 800e55a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e55c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e55e:	2200      	movs	r2, #0
 800e560:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e564:	e003      	b.n	800e56e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e568:	2200      	movs	r2, #0
 800e56a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e56e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e570:	2b06      	cmp	r3, #6
 800e572:	d901      	bls.n	800e578 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e574:	2306      	movs	r3, #6
 800e576:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e57a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e57c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e57e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e580:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e582:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800e584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e586:	2200      	movs	r2, #0
 800e588:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e58a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e58c:	3304      	adds	r3, #4
 800e58e:	4618      	mov	r0, r3
 800e590:	f7ff fa64 	bl	800da5c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e596:	3318      	adds	r3, #24
 800e598:	4618      	mov	r0, r3
 800e59a:	f7ff fa5f 	bl	800da5c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e59e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e5a2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e5a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5a6:	f1c3 0207 	rsb	r2, r3, #7
 800e5aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5ac:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e5ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e5b2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e5b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5b6:	2200      	movs	r2, #0
 800e5b8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e5bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5be:	2200      	movs	r2, #0
 800e5c0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e5c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5c6:	334c      	adds	r3, #76	; 0x4c
 800e5c8:	2260      	movs	r2, #96	; 0x60
 800e5ca:	2100      	movs	r1, #0
 800e5cc:	4618      	mov	r0, r3
 800e5ce:	f001 fc56 	bl	800fe7e <memset>
 800e5d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5d4:	4a0c      	ldr	r2, [pc, #48]	; (800e608 <prvInitialiseNewTask+0x140>)
 800e5d6:	651a      	str	r2, [r3, #80]	; 0x50
 800e5d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5da:	4a0c      	ldr	r2, [pc, #48]	; (800e60c <prvInitialiseNewTask+0x144>)
 800e5dc:	655a      	str	r2, [r3, #84]	; 0x54
 800e5de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5e0:	4a0b      	ldr	r2, [pc, #44]	; (800e610 <prvInitialiseNewTask+0x148>)
 800e5e2:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e5e4:	683a      	ldr	r2, [r7, #0]
 800e5e6:	68f9      	ldr	r1, [r7, #12]
 800e5e8:	69b8      	ldr	r0, [r7, #24]
 800e5ea:	f000 ff1d 	bl	800f428 <pxPortInitialiseStack>
 800e5ee:	4602      	mov	r2, r0
 800e5f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5f2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e5f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d002      	beq.n	800e600 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e5fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e5fe:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e600:	bf00      	nop
 800e602:	3720      	adds	r7, #32
 800e604:	46bd      	mov	sp, r7
 800e606:	bd80      	pop	{r7, pc}
 800e608:	08012b44 	.word	0x08012b44
 800e60c:	08012b64 	.word	0x08012b64
 800e610:	08012b24 	.word	0x08012b24

0800e614 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e614:	b580      	push	{r7, lr}
 800e616:	b082      	sub	sp, #8
 800e618:	af00      	add	r7, sp, #0
 800e61a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e61c:	f001 f832 	bl	800f684 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e620:	4b2a      	ldr	r3, [pc, #168]	; (800e6cc <prvAddNewTaskToReadyList+0xb8>)
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	3301      	adds	r3, #1
 800e626:	4a29      	ldr	r2, [pc, #164]	; (800e6cc <prvAddNewTaskToReadyList+0xb8>)
 800e628:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e62a:	4b29      	ldr	r3, [pc, #164]	; (800e6d0 <prvAddNewTaskToReadyList+0xbc>)
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d109      	bne.n	800e646 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e632:	4a27      	ldr	r2, [pc, #156]	; (800e6d0 <prvAddNewTaskToReadyList+0xbc>)
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e638:	4b24      	ldr	r3, [pc, #144]	; (800e6cc <prvAddNewTaskToReadyList+0xb8>)
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	2b01      	cmp	r3, #1
 800e63e:	d110      	bne.n	800e662 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e640:	f000 fbd6 	bl	800edf0 <prvInitialiseTaskLists>
 800e644:	e00d      	b.n	800e662 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e646:	4b23      	ldr	r3, [pc, #140]	; (800e6d4 <prvAddNewTaskToReadyList+0xc0>)
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d109      	bne.n	800e662 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e64e:	4b20      	ldr	r3, [pc, #128]	; (800e6d0 <prvAddNewTaskToReadyList+0xbc>)
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e658:	429a      	cmp	r2, r3
 800e65a:	d802      	bhi.n	800e662 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e65c:	4a1c      	ldr	r2, [pc, #112]	; (800e6d0 <prvAddNewTaskToReadyList+0xbc>)
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e662:	4b1d      	ldr	r3, [pc, #116]	; (800e6d8 <prvAddNewTaskToReadyList+0xc4>)
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	3301      	adds	r3, #1
 800e668:	4a1b      	ldr	r2, [pc, #108]	; (800e6d8 <prvAddNewTaskToReadyList+0xc4>)
 800e66a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e670:	2201      	movs	r2, #1
 800e672:	409a      	lsls	r2, r3
 800e674:	4b19      	ldr	r3, [pc, #100]	; (800e6dc <prvAddNewTaskToReadyList+0xc8>)
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	4313      	orrs	r3, r2
 800e67a:	4a18      	ldr	r2, [pc, #96]	; (800e6dc <prvAddNewTaskToReadyList+0xc8>)
 800e67c:	6013      	str	r3, [r2, #0]
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e682:	4613      	mov	r3, r2
 800e684:	009b      	lsls	r3, r3, #2
 800e686:	4413      	add	r3, r2
 800e688:	009b      	lsls	r3, r3, #2
 800e68a:	4a15      	ldr	r2, [pc, #84]	; (800e6e0 <prvAddNewTaskToReadyList+0xcc>)
 800e68c:	441a      	add	r2, r3
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	3304      	adds	r3, #4
 800e692:	4619      	mov	r1, r3
 800e694:	4610      	mov	r0, r2
 800e696:	f7ff f9ee 	bl	800da76 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e69a:	f001 f823 	bl	800f6e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e69e:	4b0d      	ldr	r3, [pc, #52]	; (800e6d4 <prvAddNewTaskToReadyList+0xc0>)
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d00e      	beq.n	800e6c4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e6a6:	4b0a      	ldr	r3, [pc, #40]	; (800e6d0 <prvAddNewTaskToReadyList+0xbc>)
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e6b0:	429a      	cmp	r2, r3
 800e6b2:	d207      	bcs.n	800e6c4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e6b4:	4b0b      	ldr	r3, [pc, #44]	; (800e6e4 <prvAddNewTaskToReadyList+0xd0>)
 800e6b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e6ba:	601a      	str	r2, [r3, #0]
 800e6bc:	f3bf 8f4f 	dsb	sy
 800e6c0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e6c4:	bf00      	nop
 800e6c6:	3708      	adds	r7, #8
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	bd80      	pop	{r7, pc}
 800e6cc:	20000728 	.word	0x20000728
 800e6d0:	20000628 	.word	0x20000628
 800e6d4:	20000734 	.word	0x20000734
 800e6d8:	20000744 	.word	0x20000744
 800e6dc:	20000730 	.word	0x20000730
 800e6e0:	2000062c 	.word	0x2000062c
 800e6e4:	e000ed04 	.word	0xe000ed04

0800e6e8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	b084      	sub	sp, #16
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e6f0:	2300      	movs	r3, #0
 800e6f2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d017      	beq.n	800e72a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e6fa:	4b13      	ldr	r3, [pc, #76]	; (800e748 <vTaskDelay+0x60>)
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d00a      	beq.n	800e718 <vTaskDelay+0x30>
	__asm volatile
 800e702:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e706:	f383 8811 	msr	BASEPRI, r3
 800e70a:	f3bf 8f6f 	isb	sy
 800e70e:	f3bf 8f4f 	dsb	sy
 800e712:	60bb      	str	r3, [r7, #8]
}
 800e714:	bf00      	nop
 800e716:	e7fe      	b.n	800e716 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e718:	f000 f884 	bl	800e824 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e71c:	2100      	movs	r1, #0
 800e71e:	6878      	ldr	r0, [r7, #4]
 800e720:	f000 fe1c 	bl	800f35c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e724:	f000 f88c 	bl	800e840 <xTaskResumeAll>
 800e728:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d107      	bne.n	800e740 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800e730:	4b06      	ldr	r3, [pc, #24]	; (800e74c <vTaskDelay+0x64>)
 800e732:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e736:	601a      	str	r2, [r3, #0]
 800e738:	f3bf 8f4f 	dsb	sy
 800e73c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e740:	bf00      	nop
 800e742:	3710      	adds	r7, #16
 800e744:	46bd      	mov	sp, r7
 800e746:	bd80      	pop	{r7, pc}
 800e748:	20000750 	.word	0x20000750
 800e74c:	e000ed04 	.word	0xe000ed04

0800e750 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e750:	b580      	push	{r7, lr}
 800e752:	b08a      	sub	sp, #40	; 0x28
 800e754:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e756:	2300      	movs	r3, #0
 800e758:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e75a:	2300      	movs	r3, #0
 800e75c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e75e:	463a      	mov	r2, r7
 800e760:	1d39      	adds	r1, r7, #4
 800e762:	f107 0308 	add.w	r3, r7, #8
 800e766:	4618      	mov	r0, r3
 800e768:	f7f3 fc4c 	bl	8002004 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e76c:	6839      	ldr	r1, [r7, #0]
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	68ba      	ldr	r2, [r7, #8]
 800e772:	9202      	str	r2, [sp, #8]
 800e774:	9301      	str	r3, [sp, #4]
 800e776:	2300      	movs	r3, #0
 800e778:	9300      	str	r3, [sp, #0]
 800e77a:	2300      	movs	r3, #0
 800e77c:	460a      	mov	r2, r1
 800e77e:	4921      	ldr	r1, [pc, #132]	; (800e804 <vTaskStartScheduler+0xb4>)
 800e780:	4821      	ldr	r0, [pc, #132]	; (800e808 <vTaskStartScheduler+0xb8>)
 800e782:	f7ff fdff 	bl	800e384 <xTaskCreateStatic>
 800e786:	4603      	mov	r3, r0
 800e788:	4a20      	ldr	r2, [pc, #128]	; (800e80c <vTaskStartScheduler+0xbc>)
 800e78a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e78c:	4b1f      	ldr	r3, [pc, #124]	; (800e80c <vTaskStartScheduler+0xbc>)
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	2b00      	cmp	r3, #0
 800e792:	d002      	beq.n	800e79a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e794:	2301      	movs	r3, #1
 800e796:	617b      	str	r3, [r7, #20]
 800e798:	e001      	b.n	800e79e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e79a:	2300      	movs	r3, #0
 800e79c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e79e:	697b      	ldr	r3, [r7, #20]
 800e7a0:	2b01      	cmp	r3, #1
 800e7a2:	d11b      	bne.n	800e7dc <vTaskStartScheduler+0x8c>
	__asm volatile
 800e7a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7a8:	f383 8811 	msr	BASEPRI, r3
 800e7ac:	f3bf 8f6f 	isb	sy
 800e7b0:	f3bf 8f4f 	dsb	sy
 800e7b4:	613b      	str	r3, [r7, #16]
}
 800e7b6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e7b8:	4b15      	ldr	r3, [pc, #84]	; (800e810 <vTaskStartScheduler+0xc0>)
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	334c      	adds	r3, #76	; 0x4c
 800e7be:	4a15      	ldr	r2, [pc, #84]	; (800e814 <vTaskStartScheduler+0xc4>)
 800e7c0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e7c2:	4b15      	ldr	r3, [pc, #84]	; (800e818 <vTaskStartScheduler+0xc8>)
 800e7c4:	f04f 32ff 	mov.w	r2, #4294967295
 800e7c8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e7ca:	4b14      	ldr	r3, [pc, #80]	; (800e81c <vTaskStartScheduler+0xcc>)
 800e7cc:	2201      	movs	r2, #1
 800e7ce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e7d0:	4b13      	ldr	r3, [pc, #76]	; (800e820 <vTaskStartScheduler+0xd0>)
 800e7d2:	2200      	movs	r2, #0
 800e7d4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e7d6:	f000 feb3 	bl	800f540 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e7da:	e00e      	b.n	800e7fa <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e7dc:	697b      	ldr	r3, [r7, #20]
 800e7de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7e2:	d10a      	bne.n	800e7fa <vTaskStartScheduler+0xaa>
	__asm volatile
 800e7e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7e8:	f383 8811 	msr	BASEPRI, r3
 800e7ec:	f3bf 8f6f 	isb	sy
 800e7f0:	f3bf 8f4f 	dsb	sy
 800e7f4:	60fb      	str	r3, [r7, #12]
}
 800e7f6:	bf00      	nop
 800e7f8:	e7fe      	b.n	800e7f8 <vTaskStartScheduler+0xa8>
}
 800e7fa:	bf00      	nop
 800e7fc:	3718      	adds	r7, #24
 800e7fe:	46bd      	mov	sp, r7
 800e800:	bd80      	pop	{r7, pc}
 800e802:	bf00      	nop
 800e804:	08012afc 	.word	0x08012afc
 800e808:	0800edc1 	.word	0x0800edc1
 800e80c:	2000074c 	.word	0x2000074c
 800e810:	20000628 	.word	0x20000628
 800e814:	200002cc 	.word	0x200002cc
 800e818:	20000748 	.word	0x20000748
 800e81c:	20000734 	.word	0x20000734
 800e820:	2000072c 	.word	0x2000072c

0800e824 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e824:	b480      	push	{r7}
 800e826:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e828:	4b04      	ldr	r3, [pc, #16]	; (800e83c <vTaskSuspendAll+0x18>)
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	3301      	adds	r3, #1
 800e82e:	4a03      	ldr	r2, [pc, #12]	; (800e83c <vTaskSuspendAll+0x18>)
 800e830:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e832:	bf00      	nop
 800e834:	46bd      	mov	sp, r7
 800e836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e83a:	4770      	bx	lr
 800e83c:	20000750 	.word	0x20000750

0800e840 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e840:	b580      	push	{r7, lr}
 800e842:	b084      	sub	sp, #16
 800e844:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e846:	2300      	movs	r3, #0
 800e848:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e84a:	2300      	movs	r3, #0
 800e84c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e84e:	4b41      	ldr	r3, [pc, #260]	; (800e954 <xTaskResumeAll+0x114>)
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	2b00      	cmp	r3, #0
 800e854:	d10a      	bne.n	800e86c <xTaskResumeAll+0x2c>
	__asm volatile
 800e856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e85a:	f383 8811 	msr	BASEPRI, r3
 800e85e:	f3bf 8f6f 	isb	sy
 800e862:	f3bf 8f4f 	dsb	sy
 800e866:	603b      	str	r3, [r7, #0]
}
 800e868:	bf00      	nop
 800e86a:	e7fe      	b.n	800e86a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e86c:	f000 ff0a 	bl	800f684 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e870:	4b38      	ldr	r3, [pc, #224]	; (800e954 <xTaskResumeAll+0x114>)
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	3b01      	subs	r3, #1
 800e876:	4a37      	ldr	r2, [pc, #220]	; (800e954 <xTaskResumeAll+0x114>)
 800e878:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e87a:	4b36      	ldr	r3, [pc, #216]	; (800e954 <xTaskResumeAll+0x114>)
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d161      	bne.n	800e946 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e882:	4b35      	ldr	r3, [pc, #212]	; (800e958 <xTaskResumeAll+0x118>)
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	2b00      	cmp	r3, #0
 800e888:	d05d      	beq.n	800e946 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e88a:	e02e      	b.n	800e8ea <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e88c:	4b33      	ldr	r3, [pc, #204]	; (800e95c <xTaskResumeAll+0x11c>)
 800e88e:	68db      	ldr	r3, [r3, #12]
 800e890:	68db      	ldr	r3, [r3, #12]
 800e892:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	3318      	adds	r3, #24
 800e898:	4618      	mov	r0, r3
 800e89a:	f7ff f949 	bl	800db30 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	3304      	adds	r3, #4
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	f7ff f944 	bl	800db30 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8ac:	2201      	movs	r2, #1
 800e8ae:	409a      	lsls	r2, r3
 800e8b0:	4b2b      	ldr	r3, [pc, #172]	; (800e960 <xTaskResumeAll+0x120>)
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	4313      	orrs	r3, r2
 800e8b6:	4a2a      	ldr	r2, [pc, #168]	; (800e960 <xTaskResumeAll+0x120>)
 800e8b8:	6013      	str	r3, [r2, #0]
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e8be:	4613      	mov	r3, r2
 800e8c0:	009b      	lsls	r3, r3, #2
 800e8c2:	4413      	add	r3, r2
 800e8c4:	009b      	lsls	r3, r3, #2
 800e8c6:	4a27      	ldr	r2, [pc, #156]	; (800e964 <xTaskResumeAll+0x124>)
 800e8c8:	441a      	add	r2, r3
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	3304      	adds	r3, #4
 800e8ce:	4619      	mov	r1, r3
 800e8d0:	4610      	mov	r0, r2
 800e8d2:	f7ff f8d0 	bl	800da76 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e8da:	4b23      	ldr	r3, [pc, #140]	; (800e968 <xTaskResumeAll+0x128>)
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8e0:	429a      	cmp	r2, r3
 800e8e2:	d302      	bcc.n	800e8ea <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800e8e4:	4b21      	ldr	r3, [pc, #132]	; (800e96c <xTaskResumeAll+0x12c>)
 800e8e6:	2201      	movs	r2, #1
 800e8e8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e8ea:	4b1c      	ldr	r3, [pc, #112]	; (800e95c <xTaskResumeAll+0x11c>)
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d1cc      	bne.n	800e88c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d001      	beq.n	800e8fc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e8f8:	f000 fb54 	bl	800efa4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e8fc:	4b1c      	ldr	r3, [pc, #112]	; (800e970 <xTaskResumeAll+0x130>)
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	2b00      	cmp	r3, #0
 800e906:	d010      	beq.n	800e92a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e908:	f000 f836 	bl	800e978 <xTaskIncrementTick>
 800e90c:	4603      	mov	r3, r0
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d002      	beq.n	800e918 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800e912:	4b16      	ldr	r3, [pc, #88]	; (800e96c <xTaskResumeAll+0x12c>)
 800e914:	2201      	movs	r2, #1
 800e916:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	3b01      	subs	r3, #1
 800e91c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	2b00      	cmp	r3, #0
 800e922:	d1f1      	bne.n	800e908 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800e924:	4b12      	ldr	r3, [pc, #72]	; (800e970 <xTaskResumeAll+0x130>)
 800e926:	2200      	movs	r2, #0
 800e928:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e92a:	4b10      	ldr	r3, [pc, #64]	; (800e96c <xTaskResumeAll+0x12c>)
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d009      	beq.n	800e946 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e932:	2301      	movs	r3, #1
 800e934:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e936:	4b0f      	ldr	r3, [pc, #60]	; (800e974 <xTaskResumeAll+0x134>)
 800e938:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e93c:	601a      	str	r2, [r3, #0]
 800e93e:	f3bf 8f4f 	dsb	sy
 800e942:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e946:	f000 fecd 	bl	800f6e4 <vPortExitCritical>

	return xAlreadyYielded;
 800e94a:	68bb      	ldr	r3, [r7, #8]
}
 800e94c:	4618      	mov	r0, r3
 800e94e:	3710      	adds	r7, #16
 800e950:	46bd      	mov	sp, r7
 800e952:	bd80      	pop	{r7, pc}
 800e954:	20000750 	.word	0x20000750
 800e958:	20000728 	.word	0x20000728
 800e95c:	200006e8 	.word	0x200006e8
 800e960:	20000730 	.word	0x20000730
 800e964:	2000062c 	.word	0x2000062c
 800e968:	20000628 	.word	0x20000628
 800e96c:	2000073c 	.word	0x2000073c
 800e970:	20000738 	.word	0x20000738
 800e974:	e000ed04 	.word	0xe000ed04

0800e978 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e978:	b580      	push	{r7, lr}
 800e97a:	b086      	sub	sp, #24
 800e97c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e97e:	2300      	movs	r3, #0
 800e980:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e982:	4b4e      	ldr	r3, [pc, #312]	; (800eabc <xTaskIncrementTick+0x144>)
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	2b00      	cmp	r3, #0
 800e988:	f040 808e 	bne.w	800eaa8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e98c:	4b4c      	ldr	r3, [pc, #304]	; (800eac0 <xTaskIncrementTick+0x148>)
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	3301      	adds	r3, #1
 800e992:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e994:	4a4a      	ldr	r2, [pc, #296]	; (800eac0 <xTaskIncrementTick+0x148>)
 800e996:	693b      	ldr	r3, [r7, #16]
 800e998:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e99a:	693b      	ldr	r3, [r7, #16]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d120      	bne.n	800e9e2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800e9a0:	4b48      	ldr	r3, [pc, #288]	; (800eac4 <xTaskIncrementTick+0x14c>)
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d00a      	beq.n	800e9c0 <xTaskIncrementTick+0x48>
	__asm volatile
 800e9aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9ae:	f383 8811 	msr	BASEPRI, r3
 800e9b2:	f3bf 8f6f 	isb	sy
 800e9b6:	f3bf 8f4f 	dsb	sy
 800e9ba:	603b      	str	r3, [r7, #0]
}
 800e9bc:	bf00      	nop
 800e9be:	e7fe      	b.n	800e9be <xTaskIncrementTick+0x46>
 800e9c0:	4b40      	ldr	r3, [pc, #256]	; (800eac4 <xTaskIncrementTick+0x14c>)
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	60fb      	str	r3, [r7, #12]
 800e9c6:	4b40      	ldr	r3, [pc, #256]	; (800eac8 <xTaskIncrementTick+0x150>)
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	4a3e      	ldr	r2, [pc, #248]	; (800eac4 <xTaskIncrementTick+0x14c>)
 800e9cc:	6013      	str	r3, [r2, #0]
 800e9ce:	4a3e      	ldr	r2, [pc, #248]	; (800eac8 <xTaskIncrementTick+0x150>)
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	6013      	str	r3, [r2, #0]
 800e9d4:	4b3d      	ldr	r3, [pc, #244]	; (800eacc <xTaskIncrementTick+0x154>)
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	3301      	adds	r3, #1
 800e9da:	4a3c      	ldr	r2, [pc, #240]	; (800eacc <xTaskIncrementTick+0x154>)
 800e9dc:	6013      	str	r3, [r2, #0]
 800e9de:	f000 fae1 	bl	800efa4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e9e2:	4b3b      	ldr	r3, [pc, #236]	; (800ead0 <xTaskIncrementTick+0x158>)
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	693a      	ldr	r2, [r7, #16]
 800e9e8:	429a      	cmp	r2, r3
 800e9ea:	d348      	bcc.n	800ea7e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e9ec:	4b35      	ldr	r3, [pc, #212]	; (800eac4 <xTaskIncrementTick+0x14c>)
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d104      	bne.n	800ea00 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e9f6:	4b36      	ldr	r3, [pc, #216]	; (800ead0 <xTaskIncrementTick+0x158>)
 800e9f8:	f04f 32ff 	mov.w	r2, #4294967295
 800e9fc:	601a      	str	r2, [r3, #0]
					break;
 800e9fe:	e03e      	b.n	800ea7e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea00:	4b30      	ldr	r3, [pc, #192]	; (800eac4 <xTaskIncrementTick+0x14c>)
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	68db      	ldr	r3, [r3, #12]
 800ea06:	68db      	ldr	r3, [r3, #12]
 800ea08:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ea0a:	68bb      	ldr	r3, [r7, #8]
 800ea0c:	685b      	ldr	r3, [r3, #4]
 800ea0e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ea10:	693a      	ldr	r2, [r7, #16]
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	429a      	cmp	r2, r3
 800ea16:	d203      	bcs.n	800ea20 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ea18:	4a2d      	ldr	r2, [pc, #180]	; (800ead0 <xTaskIncrementTick+0x158>)
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ea1e:	e02e      	b.n	800ea7e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ea20:	68bb      	ldr	r3, [r7, #8]
 800ea22:	3304      	adds	r3, #4
 800ea24:	4618      	mov	r0, r3
 800ea26:	f7ff f883 	bl	800db30 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ea2a:	68bb      	ldr	r3, [r7, #8]
 800ea2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d004      	beq.n	800ea3c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ea32:	68bb      	ldr	r3, [r7, #8]
 800ea34:	3318      	adds	r3, #24
 800ea36:	4618      	mov	r0, r3
 800ea38:	f7ff f87a 	bl	800db30 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ea3c:	68bb      	ldr	r3, [r7, #8]
 800ea3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea40:	2201      	movs	r2, #1
 800ea42:	409a      	lsls	r2, r3
 800ea44:	4b23      	ldr	r3, [pc, #140]	; (800ead4 <xTaskIncrementTick+0x15c>)
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	4313      	orrs	r3, r2
 800ea4a:	4a22      	ldr	r2, [pc, #136]	; (800ead4 <xTaskIncrementTick+0x15c>)
 800ea4c:	6013      	str	r3, [r2, #0]
 800ea4e:	68bb      	ldr	r3, [r7, #8]
 800ea50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea52:	4613      	mov	r3, r2
 800ea54:	009b      	lsls	r3, r3, #2
 800ea56:	4413      	add	r3, r2
 800ea58:	009b      	lsls	r3, r3, #2
 800ea5a:	4a1f      	ldr	r2, [pc, #124]	; (800ead8 <xTaskIncrementTick+0x160>)
 800ea5c:	441a      	add	r2, r3
 800ea5e:	68bb      	ldr	r3, [r7, #8]
 800ea60:	3304      	adds	r3, #4
 800ea62:	4619      	mov	r1, r3
 800ea64:	4610      	mov	r0, r2
 800ea66:	f7ff f806 	bl	800da76 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ea6a:	68bb      	ldr	r3, [r7, #8]
 800ea6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea6e:	4b1b      	ldr	r3, [pc, #108]	; (800eadc <xTaskIncrementTick+0x164>)
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea74:	429a      	cmp	r2, r3
 800ea76:	d3b9      	bcc.n	800e9ec <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ea78:	2301      	movs	r3, #1
 800ea7a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ea7c:	e7b6      	b.n	800e9ec <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ea7e:	4b17      	ldr	r3, [pc, #92]	; (800eadc <xTaskIncrementTick+0x164>)
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea84:	4914      	ldr	r1, [pc, #80]	; (800ead8 <xTaskIncrementTick+0x160>)
 800ea86:	4613      	mov	r3, r2
 800ea88:	009b      	lsls	r3, r3, #2
 800ea8a:	4413      	add	r3, r2
 800ea8c:	009b      	lsls	r3, r3, #2
 800ea8e:	440b      	add	r3, r1
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	2b01      	cmp	r3, #1
 800ea94:	d901      	bls.n	800ea9a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800ea96:	2301      	movs	r3, #1
 800ea98:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ea9a:	4b11      	ldr	r3, [pc, #68]	; (800eae0 <xTaskIncrementTick+0x168>)
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d007      	beq.n	800eab2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800eaa2:	2301      	movs	r3, #1
 800eaa4:	617b      	str	r3, [r7, #20]
 800eaa6:	e004      	b.n	800eab2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800eaa8:	4b0e      	ldr	r3, [pc, #56]	; (800eae4 <xTaskIncrementTick+0x16c>)
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	3301      	adds	r3, #1
 800eaae:	4a0d      	ldr	r2, [pc, #52]	; (800eae4 <xTaskIncrementTick+0x16c>)
 800eab0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800eab2:	697b      	ldr	r3, [r7, #20]
}
 800eab4:	4618      	mov	r0, r3
 800eab6:	3718      	adds	r7, #24
 800eab8:	46bd      	mov	sp, r7
 800eaba:	bd80      	pop	{r7, pc}
 800eabc:	20000750 	.word	0x20000750
 800eac0:	2000072c 	.word	0x2000072c
 800eac4:	200006e0 	.word	0x200006e0
 800eac8:	200006e4 	.word	0x200006e4
 800eacc:	20000740 	.word	0x20000740
 800ead0:	20000748 	.word	0x20000748
 800ead4:	20000730 	.word	0x20000730
 800ead8:	2000062c 	.word	0x2000062c
 800eadc:	20000628 	.word	0x20000628
 800eae0:	2000073c 	.word	0x2000073c
 800eae4:	20000738 	.word	0x20000738

0800eae8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800eae8:	b480      	push	{r7}
 800eaea:	b087      	sub	sp, #28
 800eaec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800eaee:	4b29      	ldr	r3, [pc, #164]	; (800eb94 <vTaskSwitchContext+0xac>)
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d003      	beq.n	800eafe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800eaf6:	4b28      	ldr	r3, [pc, #160]	; (800eb98 <vTaskSwitchContext+0xb0>)
 800eaf8:	2201      	movs	r2, #1
 800eafa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800eafc:	e044      	b.n	800eb88 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800eafe:	4b26      	ldr	r3, [pc, #152]	; (800eb98 <vTaskSwitchContext+0xb0>)
 800eb00:	2200      	movs	r2, #0
 800eb02:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eb04:	4b25      	ldr	r3, [pc, #148]	; (800eb9c <vTaskSwitchContext+0xb4>)
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	fab3 f383 	clz	r3, r3
 800eb10:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800eb12:	7afb      	ldrb	r3, [r7, #11]
 800eb14:	f1c3 031f 	rsb	r3, r3, #31
 800eb18:	617b      	str	r3, [r7, #20]
 800eb1a:	4921      	ldr	r1, [pc, #132]	; (800eba0 <vTaskSwitchContext+0xb8>)
 800eb1c:	697a      	ldr	r2, [r7, #20]
 800eb1e:	4613      	mov	r3, r2
 800eb20:	009b      	lsls	r3, r3, #2
 800eb22:	4413      	add	r3, r2
 800eb24:	009b      	lsls	r3, r3, #2
 800eb26:	440b      	add	r3, r1
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d10a      	bne.n	800eb44 <vTaskSwitchContext+0x5c>
	__asm volatile
 800eb2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb32:	f383 8811 	msr	BASEPRI, r3
 800eb36:	f3bf 8f6f 	isb	sy
 800eb3a:	f3bf 8f4f 	dsb	sy
 800eb3e:	607b      	str	r3, [r7, #4]
}
 800eb40:	bf00      	nop
 800eb42:	e7fe      	b.n	800eb42 <vTaskSwitchContext+0x5a>
 800eb44:	697a      	ldr	r2, [r7, #20]
 800eb46:	4613      	mov	r3, r2
 800eb48:	009b      	lsls	r3, r3, #2
 800eb4a:	4413      	add	r3, r2
 800eb4c:	009b      	lsls	r3, r3, #2
 800eb4e:	4a14      	ldr	r2, [pc, #80]	; (800eba0 <vTaskSwitchContext+0xb8>)
 800eb50:	4413      	add	r3, r2
 800eb52:	613b      	str	r3, [r7, #16]
 800eb54:	693b      	ldr	r3, [r7, #16]
 800eb56:	685b      	ldr	r3, [r3, #4]
 800eb58:	685a      	ldr	r2, [r3, #4]
 800eb5a:	693b      	ldr	r3, [r7, #16]
 800eb5c:	605a      	str	r2, [r3, #4]
 800eb5e:	693b      	ldr	r3, [r7, #16]
 800eb60:	685a      	ldr	r2, [r3, #4]
 800eb62:	693b      	ldr	r3, [r7, #16]
 800eb64:	3308      	adds	r3, #8
 800eb66:	429a      	cmp	r2, r3
 800eb68:	d104      	bne.n	800eb74 <vTaskSwitchContext+0x8c>
 800eb6a:	693b      	ldr	r3, [r7, #16]
 800eb6c:	685b      	ldr	r3, [r3, #4]
 800eb6e:	685a      	ldr	r2, [r3, #4]
 800eb70:	693b      	ldr	r3, [r7, #16]
 800eb72:	605a      	str	r2, [r3, #4]
 800eb74:	693b      	ldr	r3, [r7, #16]
 800eb76:	685b      	ldr	r3, [r3, #4]
 800eb78:	68db      	ldr	r3, [r3, #12]
 800eb7a:	4a0a      	ldr	r2, [pc, #40]	; (800eba4 <vTaskSwitchContext+0xbc>)
 800eb7c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800eb7e:	4b09      	ldr	r3, [pc, #36]	; (800eba4 <vTaskSwitchContext+0xbc>)
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	334c      	adds	r3, #76	; 0x4c
 800eb84:	4a08      	ldr	r2, [pc, #32]	; (800eba8 <vTaskSwitchContext+0xc0>)
 800eb86:	6013      	str	r3, [r2, #0]
}
 800eb88:	bf00      	nop
 800eb8a:	371c      	adds	r7, #28
 800eb8c:	46bd      	mov	sp, r7
 800eb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb92:	4770      	bx	lr
 800eb94:	20000750 	.word	0x20000750
 800eb98:	2000073c 	.word	0x2000073c
 800eb9c:	20000730 	.word	0x20000730
 800eba0:	2000062c 	.word	0x2000062c
 800eba4:	20000628 	.word	0x20000628
 800eba8:	200002cc 	.word	0x200002cc

0800ebac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ebac:	b580      	push	{r7, lr}
 800ebae:	b084      	sub	sp, #16
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	6078      	str	r0, [r7, #4]
 800ebb4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d10a      	bne.n	800ebd2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800ebbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebc0:	f383 8811 	msr	BASEPRI, r3
 800ebc4:	f3bf 8f6f 	isb	sy
 800ebc8:	f3bf 8f4f 	dsb	sy
 800ebcc:	60fb      	str	r3, [r7, #12]
}
 800ebce:	bf00      	nop
 800ebd0:	e7fe      	b.n	800ebd0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ebd2:	4b07      	ldr	r3, [pc, #28]	; (800ebf0 <vTaskPlaceOnEventList+0x44>)
 800ebd4:	681b      	ldr	r3, [r3, #0]
 800ebd6:	3318      	adds	r3, #24
 800ebd8:	4619      	mov	r1, r3
 800ebda:	6878      	ldr	r0, [r7, #4]
 800ebdc:	f7fe ff6f 	bl	800dabe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ebe0:	2101      	movs	r1, #1
 800ebe2:	6838      	ldr	r0, [r7, #0]
 800ebe4:	f000 fbba 	bl	800f35c <prvAddCurrentTaskToDelayedList>
}
 800ebe8:	bf00      	nop
 800ebea:	3710      	adds	r7, #16
 800ebec:	46bd      	mov	sp, r7
 800ebee:	bd80      	pop	{r7, pc}
 800ebf0:	20000628 	.word	0x20000628

0800ebf4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b086      	sub	sp, #24
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	68db      	ldr	r3, [r3, #12]
 800ec00:	68db      	ldr	r3, [r3, #12]
 800ec02:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ec04:	693b      	ldr	r3, [r7, #16]
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d10a      	bne.n	800ec20 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ec0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec0e:	f383 8811 	msr	BASEPRI, r3
 800ec12:	f3bf 8f6f 	isb	sy
 800ec16:	f3bf 8f4f 	dsb	sy
 800ec1a:	60fb      	str	r3, [r7, #12]
}
 800ec1c:	bf00      	nop
 800ec1e:	e7fe      	b.n	800ec1e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ec20:	693b      	ldr	r3, [r7, #16]
 800ec22:	3318      	adds	r3, #24
 800ec24:	4618      	mov	r0, r3
 800ec26:	f7fe ff83 	bl	800db30 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ec2a:	4b1d      	ldr	r3, [pc, #116]	; (800eca0 <xTaskRemoveFromEventList+0xac>)
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d11c      	bne.n	800ec6c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ec32:	693b      	ldr	r3, [r7, #16]
 800ec34:	3304      	adds	r3, #4
 800ec36:	4618      	mov	r0, r3
 800ec38:	f7fe ff7a 	bl	800db30 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ec3c:	693b      	ldr	r3, [r7, #16]
 800ec3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec40:	2201      	movs	r2, #1
 800ec42:	409a      	lsls	r2, r3
 800ec44:	4b17      	ldr	r3, [pc, #92]	; (800eca4 <xTaskRemoveFromEventList+0xb0>)
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	4313      	orrs	r3, r2
 800ec4a:	4a16      	ldr	r2, [pc, #88]	; (800eca4 <xTaskRemoveFromEventList+0xb0>)
 800ec4c:	6013      	str	r3, [r2, #0]
 800ec4e:	693b      	ldr	r3, [r7, #16]
 800ec50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec52:	4613      	mov	r3, r2
 800ec54:	009b      	lsls	r3, r3, #2
 800ec56:	4413      	add	r3, r2
 800ec58:	009b      	lsls	r3, r3, #2
 800ec5a:	4a13      	ldr	r2, [pc, #76]	; (800eca8 <xTaskRemoveFromEventList+0xb4>)
 800ec5c:	441a      	add	r2, r3
 800ec5e:	693b      	ldr	r3, [r7, #16]
 800ec60:	3304      	adds	r3, #4
 800ec62:	4619      	mov	r1, r3
 800ec64:	4610      	mov	r0, r2
 800ec66:	f7fe ff06 	bl	800da76 <vListInsertEnd>
 800ec6a:	e005      	b.n	800ec78 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ec6c:	693b      	ldr	r3, [r7, #16]
 800ec6e:	3318      	adds	r3, #24
 800ec70:	4619      	mov	r1, r3
 800ec72:	480e      	ldr	r0, [pc, #56]	; (800ecac <xTaskRemoveFromEventList+0xb8>)
 800ec74:	f7fe feff 	bl	800da76 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ec78:	693b      	ldr	r3, [r7, #16]
 800ec7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec7c:	4b0c      	ldr	r3, [pc, #48]	; (800ecb0 <xTaskRemoveFromEventList+0xbc>)
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec82:	429a      	cmp	r2, r3
 800ec84:	d905      	bls.n	800ec92 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ec86:	2301      	movs	r3, #1
 800ec88:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ec8a:	4b0a      	ldr	r3, [pc, #40]	; (800ecb4 <xTaskRemoveFromEventList+0xc0>)
 800ec8c:	2201      	movs	r2, #1
 800ec8e:	601a      	str	r2, [r3, #0]
 800ec90:	e001      	b.n	800ec96 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800ec92:	2300      	movs	r3, #0
 800ec94:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ec96:	697b      	ldr	r3, [r7, #20]
}
 800ec98:	4618      	mov	r0, r3
 800ec9a:	3718      	adds	r7, #24
 800ec9c:	46bd      	mov	sp, r7
 800ec9e:	bd80      	pop	{r7, pc}
 800eca0:	20000750 	.word	0x20000750
 800eca4:	20000730 	.word	0x20000730
 800eca8:	2000062c 	.word	0x2000062c
 800ecac:	200006e8 	.word	0x200006e8
 800ecb0:	20000628 	.word	0x20000628
 800ecb4:	2000073c 	.word	0x2000073c

0800ecb8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ecb8:	b480      	push	{r7}
 800ecba:	b083      	sub	sp, #12
 800ecbc:	af00      	add	r7, sp, #0
 800ecbe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ecc0:	4b06      	ldr	r3, [pc, #24]	; (800ecdc <vTaskInternalSetTimeOutState+0x24>)
 800ecc2:	681a      	ldr	r2, [r3, #0]
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ecc8:	4b05      	ldr	r3, [pc, #20]	; (800ece0 <vTaskInternalSetTimeOutState+0x28>)
 800ecca:	681a      	ldr	r2, [r3, #0]
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	605a      	str	r2, [r3, #4]
}
 800ecd0:	bf00      	nop
 800ecd2:	370c      	adds	r7, #12
 800ecd4:	46bd      	mov	sp, r7
 800ecd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecda:	4770      	bx	lr
 800ecdc:	20000740 	.word	0x20000740
 800ece0:	2000072c 	.word	0x2000072c

0800ece4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ece4:	b580      	push	{r7, lr}
 800ece6:	b088      	sub	sp, #32
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	6078      	str	r0, [r7, #4]
 800ecec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d10a      	bne.n	800ed0a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800ecf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecf8:	f383 8811 	msr	BASEPRI, r3
 800ecfc:	f3bf 8f6f 	isb	sy
 800ed00:	f3bf 8f4f 	dsb	sy
 800ed04:	613b      	str	r3, [r7, #16]
}
 800ed06:	bf00      	nop
 800ed08:	e7fe      	b.n	800ed08 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d10a      	bne.n	800ed26 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ed10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed14:	f383 8811 	msr	BASEPRI, r3
 800ed18:	f3bf 8f6f 	isb	sy
 800ed1c:	f3bf 8f4f 	dsb	sy
 800ed20:	60fb      	str	r3, [r7, #12]
}
 800ed22:	bf00      	nop
 800ed24:	e7fe      	b.n	800ed24 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800ed26:	f000 fcad 	bl	800f684 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ed2a:	4b1d      	ldr	r3, [pc, #116]	; (800eda0 <xTaskCheckForTimeOut+0xbc>)
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	685b      	ldr	r3, [r3, #4]
 800ed34:	69ba      	ldr	r2, [r7, #24]
 800ed36:	1ad3      	subs	r3, r2, r3
 800ed38:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed42:	d102      	bne.n	800ed4a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ed44:	2300      	movs	r3, #0
 800ed46:	61fb      	str	r3, [r7, #28]
 800ed48:	e023      	b.n	800ed92 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	681a      	ldr	r2, [r3, #0]
 800ed4e:	4b15      	ldr	r3, [pc, #84]	; (800eda4 <xTaskCheckForTimeOut+0xc0>)
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	429a      	cmp	r2, r3
 800ed54:	d007      	beq.n	800ed66 <xTaskCheckForTimeOut+0x82>
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	685b      	ldr	r3, [r3, #4]
 800ed5a:	69ba      	ldr	r2, [r7, #24]
 800ed5c:	429a      	cmp	r2, r3
 800ed5e:	d302      	bcc.n	800ed66 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ed60:	2301      	movs	r3, #1
 800ed62:	61fb      	str	r3, [r7, #28]
 800ed64:	e015      	b.n	800ed92 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ed66:	683b      	ldr	r3, [r7, #0]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	697a      	ldr	r2, [r7, #20]
 800ed6c:	429a      	cmp	r2, r3
 800ed6e:	d20b      	bcs.n	800ed88 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ed70:	683b      	ldr	r3, [r7, #0]
 800ed72:	681a      	ldr	r2, [r3, #0]
 800ed74:	697b      	ldr	r3, [r7, #20]
 800ed76:	1ad2      	subs	r2, r2, r3
 800ed78:	683b      	ldr	r3, [r7, #0]
 800ed7a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ed7c:	6878      	ldr	r0, [r7, #4]
 800ed7e:	f7ff ff9b 	bl	800ecb8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ed82:	2300      	movs	r3, #0
 800ed84:	61fb      	str	r3, [r7, #28]
 800ed86:	e004      	b.n	800ed92 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ed88:	683b      	ldr	r3, [r7, #0]
 800ed8a:	2200      	movs	r2, #0
 800ed8c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ed8e:	2301      	movs	r3, #1
 800ed90:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ed92:	f000 fca7 	bl	800f6e4 <vPortExitCritical>

	return xReturn;
 800ed96:	69fb      	ldr	r3, [r7, #28]
}
 800ed98:	4618      	mov	r0, r3
 800ed9a:	3720      	adds	r7, #32
 800ed9c:	46bd      	mov	sp, r7
 800ed9e:	bd80      	pop	{r7, pc}
 800eda0:	2000072c 	.word	0x2000072c
 800eda4:	20000740 	.word	0x20000740

0800eda8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800eda8:	b480      	push	{r7}
 800edaa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800edac:	4b03      	ldr	r3, [pc, #12]	; (800edbc <vTaskMissedYield+0x14>)
 800edae:	2201      	movs	r2, #1
 800edb0:	601a      	str	r2, [r3, #0]
}
 800edb2:	bf00      	nop
 800edb4:	46bd      	mov	sp, r7
 800edb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edba:	4770      	bx	lr
 800edbc:	2000073c 	.word	0x2000073c

0800edc0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800edc0:	b580      	push	{r7, lr}
 800edc2:	b082      	sub	sp, #8
 800edc4:	af00      	add	r7, sp, #0
 800edc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800edc8:	f000 f852 	bl	800ee70 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800edcc:	4b06      	ldr	r3, [pc, #24]	; (800ede8 <prvIdleTask+0x28>)
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	2b01      	cmp	r3, #1
 800edd2:	d9f9      	bls.n	800edc8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800edd4:	4b05      	ldr	r3, [pc, #20]	; (800edec <prvIdleTask+0x2c>)
 800edd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800edda:	601a      	str	r2, [r3, #0]
 800eddc:	f3bf 8f4f 	dsb	sy
 800ede0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ede4:	e7f0      	b.n	800edc8 <prvIdleTask+0x8>
 800ede6:	bf00      	nop
 800ede8:	2000062c 	.word	0x2000062c
 800edec:	e000ed04 	.word	0xe000ed04

0800edf0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b082      	sub	sp, #8
 800edf4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800edf6:	2300      	movs	r3, #0
 800edf8:	607b      	str	r3, [r7, #4]
 800edfa:	e00c      	b.n	800ee16 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800edfc:	687a      	ldr	r2, [r7, #4]
 800edfe:	4613      	mov	r3, r2
 800ee00:	009b      	lsls	r3, r3, #2
 800ee02:	4413      	add	r3, r2
 800ee04:	009b      	lsls	r3, r3, #2
 800ee06:	4a12      	ldr	r2, [pc, #72]	; (800ee50 <prvInitialiseTaskLists+0x60>)
 800ee08:	4413      	add	r3, r2
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	f7fe fe06 	bl	800da1c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	3301      	adds	r3, #1
 800ee14:	607b      	str	r3, [r7, #4]
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	2b06      	cmp	r3, #6
 800ee1a:	d9ef      	bls.n	800edfc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ee1c:	480d      	ldr	r0, [pc, #52]	; (800ee54 <prvInitialiseTaskLists+0x64>)
 800ee1e:	f7fe fdfd 	bl	800da1c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ee22:	480d      	ldr	r0, [pc, #52]	; (800ee58 <prvInitialiseTaskLists+0x68>)
 800ee24:	f7fe fdfa 	bl	800da1c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ee28:	480c      	ldr	r0, [pc, #48]	; (800ee5c <prvInitialiseTaskLists+0x6c>)
 800ee2a:	f7fe fdf7 	bl	800da1c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ee2e:	480c      	ldr	r0, [pc, #48]	; (800ee60 <prvInitialiseTaskLists+0x70>)
 800ee30:	f7fe fdf4 	bl	800da1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ee34:	480b      	ldr	r0, [pc, #44]	; (800ee64 <prvInitialiseTaskLists+0x74>)
 800ee36:	f7fe fdf1 	bl	800da1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ee3a:	4b0b      	ldr	r3, [pc, #44]	; (800ee68 <prvInitialiseTaskLists+0x78>)
 800ee3c:	4a05      	ldr	r2, [pc, #20]	; (800ee54 <prvInitialiseTaskLists+0x64>)
 800ee3e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ee40:	4b0a      	ldr	r3, [pc, #40]	; (800ee6c <prvInitialiseTaskLists+0x7c>)
 800ee42:	4a05      	ldr	r2, [pc, #20]	; (800ee58 <prvInitialiseTaskLists+0x68>)
 800ee44:	601a      	str	r2, [r3, #0]
}
 800ee46:	bf00      	nop
 800ee48:	3708      	adds	r7, #8
 800ee4a:	46bd      	mov	sp, r7
 800ee4c:	bd80      	pop	{r7, pc}
 800ee4e:	bf00      	nop
 800ee50:	2000062c 	.word	0x2000062c
 800ee54:	200006b8 	.word	0x200006b8
 800ee58:	200006cc 	.word	0x200006cc
 800ee5c:	200006e8 	.word	0x200006e8
 800ee60:	200006fc 	.word	0x200006fc
 800ee64:	20000714 	.word	0x20000714
 800ee68:	200006e0 	.word	0x200006e0
 800ee6c:	200006e4 	.word	0x200006e4

0800ee70 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ee70:	b580      	push	{r7, lr}
 800ee72:	b082      	sub	sp, #8
 800ee74:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ee76:	e019      	b.n	800eeac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ee78:	f000 fc04 	bl	800f684 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ee7c:	4b10      	ldr	r3, [pc, #64]	; (800eec0 <prvCheckTasksWaitingTermination+0x50>)
 800ee7e:	68db      	ldr	r3, [r3, #12]
 800ee80:	68db      	ldr	r3, [r3, #12]
 800ee82:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	3304      	adds	r3, #4
 800ee88:	4618      	mov	r0, r3
 800ee8a:	f7fe fe51 	bl	800db30 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ee8e:	4b0d      	ldr	r3, [pc, #52]	; (800eec4 <prvCheckTasksWaitingTermination+0x54>)
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	3b01      	subs	r3, #1
 800ee94:	4a0b      	ldr	r2, [pc, #44]	; (800eec4 <prvCheckTasksWaitingTermination+0x54>)
 800ee96:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ee98:	4b0b      	ldr	r3, [pc, #44]	; (800eec8 <prvCheckTasksWaitingTermination+0x58>)
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	3b01      	subs	r3, #1
 800ee9e:	4a0a      	ldr	r2, [pc, #40]	; (800eec8 <prvCheckTasksWaitingTermination+0x58>)
 800eea0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800eea2:	f000 fc1f 	bl	800f6e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800eea6:	6878      	ldr	r0, [r7, #4]
 800eea8:	f000 f848 	bl	800ef3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800eeac:	4b06      	ldr	r3, [pc, #24]	; (800eec8 <prvCheckTasksWaitingTermination+0x58>)
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d1e1      	bne.n	800ee78 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800eeb4:	bf00      	nop
 800eeb6:	bf00      	nop
 800eeb8:	3708      	adds	r7, #8
 800eeba:	46bd      	mov	sp, r7
 800eebc:	bd80      	pop	{r7, pc}
 800eebe:	bf00      	nop
 800eec0:	200006fc 	.word	0x200006fc
 800eec4:	20000728 	.word	0x20000728
 800eec8:	20000710 	.word	0x20000710

0800eecc <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800eecc:	b480      	push	{r7}
 800eece:	b085      	sub	sp, #20
 800eed0:	af00      	add	r7, sp, #0
 800eed2:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800eed4:	2300      	movs	r3, #0
 800eed6:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800eed8:	e005      	b.n	800eee6 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	3301      	adds	r3, #1
 800eede:	607b      	str	r3, [r7, #4]
			ulCount++;
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	3301      	adds	r3, #1
 800eee4:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	781b      	ldrb	r3, [r3, #0]
 800eeea:	2ba5      	cmp	r3, #165	; 0xa5
 800eeec:	d0f5      	beq.n	800eeda <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	089b      	lsrs	r3, r3, #2
 800eef2:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	b29b      	uxth	r3, r3
	}
 800eef8:	4618      	mov	r0, r3
 800eefa:	3714      	adds	r7, #20
 800eefc:	46bd      	mov	sp, r7
 800eefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef02:	4770      	bx	lr

0800ef04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800ef04:	b580      	push	{r7, lr}
 800ef06:	b086      	sub	sp, #24
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d102      	bne.n	800ef18 <uxTaskGetStackHighWaterMark+0x14>
 800ef12:	4b09      	ldr	r3, [pc, #36]	; (800ef38 <uxTaskGetStackHighWaterMark+0x34>)
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	e000      	b.n	800ef1a <uxTaskGetStackHighWaterMark+0x16>
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800ef1c:	697b      	ldr	r3, [r7, #20]
 800ef1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef20:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800ef22:	6938      	ldr	r0, [r7, #16]
 800ef24:	f7ff ffd2 	bl	800eecc <prvTaskCheckFreeStackSpace>
 800ef28:	4603      	mov	r3, r0
 800ef2a:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800ef2c:	68fb      	ldr	r3, [r7, #12]
	}
 800ef2e:	4618      	mov	r0, r3
 800ef30:	3718      	adds	r7, #24
 800ef32:	46bd      	mov	sp, r7
 800ef34:	bd80      	pop	{r7, pc}
 800ef36:	bf00      	nop
 800ef38:	20000628 	.word	0x20000628

0800ef3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ef3c:	b580      	push	{r7, lr}
 800ef3e:	b084      	sub	sp, #16
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	334c      	adds	r3, #76	; 0x4c
 800ef48:	4618      	mov	r0, r3
 800ef4a:	f001 f897 	bl	801007c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d108      	bne.n	800ef6a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	f000 fd3f 	bl	800f9e0 <vPortFree>
				vPortFree( pxTCB );
 800ef62:	6878      	ldr	r0, [r7, #4]
 800ef64:	f000 fd3c 	bl	800f9e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ef68:	e018      	b.n	800ef9c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800ef70:	2b01      	cmp	r3, #1
 800ef72:	d103      	bne.n	800ef7c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ef74:	6878      	ldr	r0, [r7, #4]
 800ef76:	f000 fd33 	bl	800f9e0 <vPortFree>
	}
 800ef7a:	e00f      	b.n	800ef9c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800ef82:	2b02      	cmp	r3, #2
 800ef84:	d00a      	beq.n	800ef9c <prvDeleteTCB+0x60>
	__asm volatile
 800ef86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef8a:	f383 8811 	msr	BASEPRI, r3
 800ef8e:	f3bf 8f6f 	isb	sy
 800ef92:	f3bf 8f4f 	dsb	sy
 800ef96:	60fb      	str	r3, [r7, #12]
}
 800ef98:	bf00      	nop
 800ef9a:	e7fe      	b.n	800ef9a <prvDeleteTCB+0x5e>
	}
 800ef9c:	bf00      	nop
 800ef9e:	3710      	adds	r7, #16
 800efa0:	46bd      	mov	sp, r7
 800efa2:	bd80      	pop	{r7, pc}

0800efa4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800efa4:	b480      	push	{r7}
 800efa6:	b083      	sub	sp, #12
 800efa8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800efaa:	4b0c      	ldr	r3, [pc, #48]	; (800efdc <prvResetNextTaskUnblockTime+0x38>)
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d104      	bne.n	800efbe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800efb4:	4b0a      	ldr	r3, [pc, #40]	; (800efe0 <prvResetNextTaskUnblockTime+0x3c>)
 800efb6:	f04f 32ff 	mov.w	r2, #4294967295
 800efba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800efbc:	e008      	b.n	800efd0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800efbe:	4b07      	ldr	r3, [pc, #28]	; (800efdc <prvResetNextTaskUnblockTime+0x38>)
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	68db      	ldr	r3, [r3, #12]
 800efc4:	68db      	ldr	r3, [r3, #12]
 800efc6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	685b      	ldr	r3, [r3, #4]
 800efcc:	4a04      	ldr	r2, [pc, #16]	; (800efe0 <prvResetNextTaskUnblockTime+0x3c>)
 800efce:	6013      	str	r3, [r2, #0]
}
 800efd0:	bf00      	nop
 800efd2:	370c      	adds	r7, #12
 800efd4:	46bd      	mov	sp, r7
 800efd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efda:	4770      	bx	lr
 800efdc:	200006e0 	.word	0x200006e0
 800efe0:	20000748 	.word	0x20000748

0800efe4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800efe4:	b480      	push	{r7}
 800efe6:	b083      	sub	sp, #12
 800efe8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800efea:	4b0b      	ldr	r3, [pc, #44]	; (800f018 <xTaskGetSchedulerState+0x34>)
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d102      	bne.n	800eff8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800eff2:	2301      	movs	r3, #1
 800eff4:	607b      	str	r3, [r7, #4]
 800eff6:	e008      	b.n	800f00a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eff8:	4b08      	ldr	r3, [pc, #32]	; (800f01c <xTaskGetSchedulerState+0x38>)
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	2b00      	cmp	r3, #0
 800effe:	d102      	bne.n	800f006 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f000:	2302      	movs	r3, #2
 800f002:	607b      	str	r3, [r7, #4]
 800f004:	e001      	b.n	800f00a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f006:	2300      	movs	r3, #0
 800f008:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f00a:	687b      	ldr	r3, [r7, #4]
	}
 800f00c:	4618      	mov	r0, r3
 800f00e:	370c      	adds	r7, #12
 800f010:	46bd      	mov	sp, r7
 800f012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f016:	4770      	bx	lr
 800f018:	20000734 	.word	0x20000734
 800f01c:	20000750 	.word	0x20000750

0800f020 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800f020:	b580      	push	{r7, lr}
 800f022:	b084      	sub	sp, #16
 800f024:	af00      	add	r7, sp, #0
 800f026:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800f02c:	2300      	movs	r3, #0
 800f02e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	2b00      	cmp	r3, #0
 800f034:	d05e      	beq.n	800f0f4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800f036:	68bb      	ldr	r3, [r7, #8]
 800f038:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f03a:	4b31      	ldr	r3, [pc, #196]	; (800f100 <xTaskPriorityInherit+0xe0>)
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f040:	429a      	cmp	r2, r3
 800f042:	d24e      	bcs.n	800f0e2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f044:	68bb      	ldr	r3, [r7, #8]
 800f046:	699b      	ldr	r3, [r3, #24]
 800f048:	2b00      	cmp	r3, #0
 800f04a:	db06      	blt.n	800f05a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f04c:	4b2c      	ldr	r3, [pc, #176]	; (800f100 <xTaskPriorityInherit+0xe0>)
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f052:	f1c3 0207 	rsb	r2, r3, #7
 800f056:	68bb      	ldr	r3, [r7, #8]
 800f058:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800f05a:	68bb      	ldr	r3, [r7, #8]
 800f05c:	6959      	ldr	r1, [r3, #20]
 800f05e:	68bb      	ldr	r3, [r7, #8]
 800f060:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f062:	4613      	mov	r3, r2
 800f064:	009b      	lsls	r3, r3, #2
 800f066:	4413      	add	r3, r2
 800f068:	009b      	lsls	r3, r3, #2
 800f06a:	4a26      	ldr	r2, [pc, #152]	; (800f104 <xTaskPriorityInherit+0xe4>)
 800f06c:	4413      	add	r3, r2
 800f06e:	4299      	cmp	r1, r3
 800f070:	d12f      	bne.n	800f0d2 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f072:	68bb      	ldr	r3, [r7, #8]
 800f074:	3304      	adds	r3, #4
 800f076:	4618      	mov	r0, r3
 800f078:	f7fe fd5a 	bl	800db30 <uxListRemove>
 800f07c:	4603      	mov	r3, r0
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d10a      	bne.n	800f098 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800f082:	68bb      	ldr	r3, [r7, #8]
 800f084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f086:	2201      	movs	r2, #1
 800f088:	fa02 f303 	lsl.w	r3, r2, r3
 800f08c:	43da      	mvns	r2, r3
 800f08e:	4b1e      	ldr	r3, [pc, #120]	; (800f108 <xTaskPriorityInherit+0xe8>)
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	4013      	ands	r3, r2
 800f094:	4a1c      	ldr	r2, [pc, #112]	; (800f108 <xTaskPriorityInherit+0xe8>)
 800f096:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f098:	4b19      	ldr	r3, [pc, #100]	; (800f100 <xTaskPriorityInherit+0xe0>)
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f09e:	68bb      	ldr	r3, [r7, #8]
 800f0a0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800f0a2:	68bb      	ldr	r3, [r7, #8]
 800f0a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f0a6:	2201      	movs	r2, #1
 800f0a8:	409a      	lsls	r2, r3
 800f0aa:	4b17      	ldr	r3, [pc, #92]	; (800f108 <xTaskPriorityInherit+0xe8>)
 800f0ac:	681b      	ldr	r3, [r3, #0]
 800f0ae:	4313      	orrs	r3, r2
 800f0b0:	4a15      	ldr	r2, [pc, #84]	; (800f108 <xTaskPriorityInherit+0xe8>)
 800f0b2:	6013      	str	r3, [r2, #0]
 800f0b4:	68bb      	ldr	r3, [r7, #8]
 800f0b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0b8:	4613      	mov	r3, r2
 800f0ba:	009b      	lsls	r3, r3, #2
 800f0bc:	4413      	add	r3, r2
 800f0be:	009b      	lsls	r3, r3, #2
 800f0c0:	4a10      	ldr	r2, [pc, #64]	; (800f104 <xTaskPriorityInherit+0xe4>)
 800f0c2:	441a      	add	r2, r3
 800f0c4:	68bb      	ldr	r3, [r7, #8]
 800f0c6:	3304      	adds	r3, #4
 800f0c8:	4619      	mov	r1, r3
 800f0ca:	4610      	mov	r0, r2
 800f0cc:	f7fe fcd3 	bl	800da76 <vListInsertEnd>
 800f0d0:	e004      	b.n	800f0dc <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f0d2:	4b0b      	ldr	r3, [pc, #44]	; (800f100 <xTaskPriorityInherit+0xe0>)
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0d8:	68bb      	ldr	r3, [r7, #8]
 800f0da:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800f0dc:	2301      	movs	r3, #1
 800f0de:	60fb      	str	r3, [r7, #12]
 800f0e0:	e008      	b.n	800f0f4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800f0e2:	68bb      	ldr	r3, [r7, #8]
 800f0e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f0e6:	4b06      	ldr	r3, [pc, #24]	; (800f100 <xTaskPriorityInherit+0xe0>)
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f0ec:	429a      	cmp	r2, r3
 800f0ee:	d201      	bcs.n	800f0f4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800f0f0:	2301      	movs	r3, #1
 800f0f2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f0f4:	68fb      	ldr	r3, [r7, #12]
	}
 800f0f6:	4618      	mov	r0, r3
 800f0f8:	3710      	adds	r7, #16
 800f0fa:	46bd      	mov	sp, r7
 800f0fc:	bd80      	pop	{r7, pc}
 800f0fe:	bf00      	nop
 800f100:	20000628 	.word	0x20000628
 800f104:	2000062c 	.word	0x2000062c
 800f108:	20000730 	.word	0x20000730

0800f10c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f10c:	b580      	push	{r7, lr}
 800f10e:	b086      	sub	sp, #24
 800f110:	af00      	add	r7, sp, #0
 800f112:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f118:	2300      	movs	r3, #0
 800f11a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d06e      	beq.n	800f200 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f122:	4b3a      	ldr	r3, [pc, #232]	; (800f20c <xTaskPriorityDisinherit+0x100>)
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	693a      	ldr	r2, [r7, #16]
 800f128:	429a      	cmp	r2, r3
 800f12a:	d00a      	beq.n	800f142 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800f12c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f130:	f383 8811 	msr	BASEPRI, r3
 800f134:	f3bf 8f6f 	isb	sy
 800f138:	f3bf 8f4f 	dsb	sy
 800f13c:	60fb      	str	r3, [r7, #12]
}
 800f13e:	bf00      	nop
 800f140:	e7fe      	b.n	800f140 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800f142:	693b      	ldr	r3, [r7, #16]
 800f144:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f146:	2b00      	cmp	r3, #0
 800f148:	d10a      	bne.n	800f160 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800f14a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f14e:	f383 8811 	msr	BASEPRI, r3
 800f152:	f3bf 8f6f 	isb	sy
 800f156:	f3bf 8f4f 	dsb	sy
 800f15a:	60bb      	str	r3, [r7, #8]
}
 800f15c:	bf00      	nop
 800f15e:	e7fe      	b.n	800f15e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800f160:	693b      	ldr	r3, [r7, #16]
 800f162:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f164:	1e5a      	subs	r2, r3, #1
 800f166:	693b      	ldr	r3, [r7, #16]
 800f168:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f16a:	693b      	ldr	r3, [r7, #16]
 800f16c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f16e:	693b      	ldr	r3, [r7, #16]
 800f170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f172:	429a      	cmp	r2, r3
 800f174:	d044      	beq.n	800f200 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f176:	693b      	ldr	r3, [r7, #16]
 800f178:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d140      	bne.n	800f200 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f17e:	693b      	ldr	r3, [r7, #16]
 800f180:	3304      	adds	r3, #4
 800f182:	4618      	mov	r0, r3
 800f184:	f7fe fcd4 	bl	800db30 <uxListRemove>
 800f188:	4603      	mov	r3, r0
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d115      	bne.n	800f1ba <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f18e:	693b      	ldr	r3, [r7, #16]
 800f190:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f192:	491f      	ldr	r1, [pc, #124]	; (800f210 <xTaskPriorityDisinherit+0x104>)
 800f194:	4613      	mov	r3, r2
 800f196:	009b      	lsls	r3, r3, #2
 800f198:	4413      	add	r3, r2
 800f19a:	009b      	lsls	r3, r3, #2
 800f19c:	440b      	add	r3, r1
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d10a      	bne.n	800f1ba <xTaskPriorityDisinherit+0xae>
 800f1a4:	693b      	ldr	r3, [r7, #16]
 800f1a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f1a8:	2201      	movs	r2, #1
 800f1aa:	fa02 f303 	lsl.w	r3, r2, r3
 800f1ae:	43da      	mvns	r2, r3
 800f1b0:	4b18      	ldr	r3, [pc, #96]	; (800f214 <xTaskPriorityDisinherit+0x108>)
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	4013      	ands	r3, r2
 800f1b6:	4a17      	ldr	r2, [pc, #92]	; (800f214 <xTaskPriorityDisinherit+0x108>)
 800f1b8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f1ba:	693b      	ldr	r3, [r7, #16]
 800f1bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f1be:	693b      	ldr	r3, [r7, #16]
 800f1c0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f1c2:	693b      	ldr	r3, [r7, #16]
 800f1c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f1c6:	f1c3 0207 	rsb	r2, r3, #7
 800f1ca:	693b      	ldr	r3, [r7, #16]
 800f1cc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f1ce:	693b      	ldr	r3, [r7, #16]
 800f1d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f1d2:	2201      	movs	r2, #1
 800f1d4:	409a      	lsls	r2, r3
 800f1d6:	4b0f      	ldr	r3, [pc, #60]	; (800f214 <xTaskPriorityDisinherit+0x108>)
 800f1d8:	681b      	ldr	r3, [r3, #0]
 800f1da:	4313      	orrs	r3, r2
 800f1dc:	4a0d      	ldr	r2, [pc, #52]	; (800f214 <xTaskPriorityDisinherit+0x108>)
 800f1de:	6013      	str	r3, [r2, #0]
 800f1e0:	693b      	ldr	r3, [r7, #16]
 800f1e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f1e4:	4613      	mov	r3, r2
 800f1e6:	009b      	lsls	r3, r3, #2
 800f1e8:	4413      	add	r3, r2
 800f1ea:	009b      	lsls	r3, r3, #2
 800f1ec:	4a08      	ldr	r2, [pc, #32]	; (800f210 <xTaskPriorityDisinherit+0x104>)
 800f1ee:	441a      	add	r2, r3
 800f1f0:	693b      	ldr	r3, [r7, #16]
 800f1f2:	3304      	adds	r3, #4
 800f1f4:	4619      	mov	r1, r3
 800f1f6:	4610      	mov	r0, r2
 800f1f8:	f7fe fc3d 	bl	800da76 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f1fc:	2301      	movs	r3, #1
 800f1fe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f200:	697b      	ldr	r3, [r7, #20]
	}
 800f202:	4618      	mov	r0, r3
 800f204:	3718      	adds	r7, #24
 800f206:	46bd      	mov	sp, r7
 800f208:	bd80      	pop	{r7, pc}
 800f20a:	bf00      	nop
 800f20c:	20000628 	.word	0x20000628
 800f210:	2000062c 	.word	0x2000062c
 800f214:	20000730 	.word	0x20000730

0800f218 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f218:	b580      	push	{r7, lr}
 800f21a:	b088      	sub	sp, #32
 800f21c:	af00      	add	r7, sp, #0
 800f21e:	6078      	str	r0, [r7, #4]
 800f220:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f226:	2301      	movs	r3, #1
 800f228:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d077      	beq.n	800f320 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f230:	69bb      	ldr	r3, [r7, #24]
 800f232:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f234:	2b00      	cmp	r3, #0
 800f236:	d10a      	bne.n	800f24e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800f238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f23c:	f383 8811 	msr	BASEPRI, r3
 800f240:	f3bf 8f6f 	isb	sy
 800f244:	f3bf 8f4f 	dsb	sy
 800f248:	60fb      	str	r3, [r7, #12]
}
 800f24a:	bf00      	nop
 800f24c:	e7fe      	b.n	800f24c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f24e:	69bb      	ldr	r3, [r7, #24]
 800f250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f252:	683a      	ldr	r2, [r7, #0]
 800f254:	429a      	cmp	r2, r3
 800f256:	d902      	bls.n	800f25e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f258:	683b      	ldr	r3, [r7, #0]
 800f25a:	61fb      	str	r3, [r7, #28]
 800f25c:	e002      	b.n	800f264 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f25e:	69bb      	ldr	r3, [r7, #24]
 800f260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f262:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f264:	69bb      	ldr	r3, [r7, #24]
 800f266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f268:	69fa      	ldr	r2, [r7, #28]
 800f26a:	429a      	cmp	r2, r3
 800f26c:	d058      	beq.n	800f320 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f26e:	69bb      	ldr	r3, [r7, #24]
 800f270:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f272:	697a      	ldr	r2, [r7, #20]
 800f274:	429a      	cmp	r2, r3
 800f276:	d153      	bne.n	800f320 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f278:	4b2b      	ldr	r3, [pc, #172]	; (800f328 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	69ba      	ldr	r2, [r7, #24]
 800f27e:	429a      	cmp	r2, r3
 800f280:	d10a      	bne.n	800f298 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800f282:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f286:	f383 8811 	msr	BASEPRI, r3
 800f28a:	f3bf 8f6f 	isb	sy
 800f28e:	f3bf 8f4f 	dsb	sy
 800f292:	60bb      	str	r3, [r7, #8]
}
 800f294:	bf00      	nop
 800f296:	e7fe      	b.n	800f296 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f298:	69bb      	ldr	r3, [r7, #24]
 800f29a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f29c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f29e:	69bb      	ldr	r3, [r7, #24]
 800f2a0:	69fa      	ldr	r2, [r7, #28]
 800f2a2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f2a4:	69bb      	ldr	r3, [r7, #24]
 800f2a6:	699b      	ldr	r3, [r3, #24]
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	db04      	blt.n	800f2b6 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f2ac:	69fb      	ldr	r3, [r7, #28]
 800f2ae:	f1c3 0207 	rsb	r2, r3, #7
 800f2b2:	69bb      	ldr	r3, [r7, #24]
 800f2b4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f2b6:	69bb      	ldr	r3, [r7, #24]
 800f2b8:	6959      	ldr	r1, [r3, #20]
 800f2ba:	693a      	ldr	r2, [r7, #16]
 800f2bc:	4613      	mov	r3, r2
 800f2be:	009b      	lsls	r3, r3, #2
 800f2c0:	4413      	add	r3, r2
 800f2c2:	009b      	lsls	r3, r3, #2
 800f2c4:	4a19      	ldr	r2, [pc, #100]	; (800f32c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800f2c6:	4413      	add	r3, r2
 800f2c8:	4299      	cmp	r1, r3
 800f2ca:	d129      	bne.n	800f320 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f2cc:	69bb      	ldr	r3, [r7, #24]
 800f2ce:	3304      	adds	r3, #4
 800f2d0:	4618      	mov	r0, r3
 800f2d2:	f7fe fc2d 	bl	800db30 <uxListRemove>
 800f2d6:	4603      	mov	r3, r0
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d10a      	bne.n	800f2f2 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800f2dc:	69bb      	ldr	r3, [r7, #24]
 800f2de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f2e0:	2201      	movs	r2, #1
 800f2e2:	fa02 f303 	lsl.w	r3, r2, r3
 800f2e6:	43da      	mvns	r2, r3
 800f2e8:	4b11      	ldr	r3, [pc, #68]	; (800f330 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	4013      	ands	r3, r2
 800f2ee:	4a10      	ldr	r2, [pc, #64]	; (800f330 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800f2f0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f2f2:	69bb      	ldr	r3, [r7, #24]
 800f2f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f2f6:	2201      	movs	r2, #1
 800f2f8:	409a      	lsls	r2, r3
 800f2fa:	4b0d      	ldr	r3, [pc, #52]	; (800f330 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	4313      	orrs	r3, r2
 800f300:	4a0b      	ldr	r2, [pc, #44]	; (800f330 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800f302:	6013      	str	r3, [r2, #0]
 800f304:	69bb      	ldr	r3, [r7, #24]
 800f306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f308:	4613      	mov	r3, r2
 800f30a:	009b      	lsls	r3, r3, #2
 800f30c:	4413      	add	r3, r2
 800f30e:	009b      	lsls	r3, r3, #2
 800f310:	4a06      	ldr	r2, [pc, #24]	; (800f32c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800f312:	441a      	add	r2, r3
 800f314:	69bb      	ldr	r3, [r7, #24]
 800f316:	3304      	adds	r3, #4
 800f318:	4619      	mov	r1, r3
 800f31a:	4610      	mov	r0, r2
 800f31c:	f7fe fbab 	bl	800da76 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f320:	bf00      	nop
 800f322:	3720      	adds	r7, #32
 800f324:	46bd      	mov	sp, r7
 800f326:	bd80      	pop	{r7, pc}
 800f328:	20000628 	.word	0x20000628
 800f32c:	2000062c 	.word	0x2000062c
 800f330:	20000730 	.word	0x20000730

0800f334 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f334:	b480      	push	{r7}
 800f336:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f338:	4b07      	ldr	r3, [pc, #28]	; (800f358 <pvTaskIncrementMutexHeldCount+0x24>)
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d004      	beq.n	800f34a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f340:	4b05      	ldr	r3, [pc, #20]	; (800f358 <pvTaskIncrementMutexHeldCount+0x24>)
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f346:	3201      	adds	r2, #1
 800f348:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800f34a:	4b03      	ldr	r3, [pc, #12]	; (800f358 <pvTaskIncrementMutexHeldCount+0x24>)
 800f34c:	681b      	ldr	r3, [r3, #0]
	}
 800f34e:	4618      	mov	r0, r3
 800f350:	46bd      	mov	sp, r7
 800f352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f356:	4770      	bx	lr
 800f358:	20000628 	.word	0x20000628

0800f35c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f35c:	b580      	push	{r7, lr}
 800f35e:	b084      	sub	sp, #16
 800f360:	af00      	add	r7, sp, #0
 800f362:	6078      	str	r0, [r7, #4]
 800f364:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f366:	4b29      	ldr	r3, [pc, #164]	; (800f40c <prvAddCurrentTaskToDelayedList+0xb0>)
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f36c:	4b28      	ldr	r3, [pc, #160]	; (800f410 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	3304      	adds	r3, #4
 800f372:	4618      	mov	r0, r3
 800f374:	f7fe fbdc 	bl	800db30 <uxListRemove>
 800f378:	4603      	mov	r3, r0
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d10b      	bne.n	800f396 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800f37e:	4b24      	ldr	r3, [pc, #144]	; (800f410 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f384:	2201      	movs	r2, #1
 800f386:	fa02 f303 	lsl.w	r3, r2, r3
 800f38a:	43da      	mvns	r2, r3
 800f38c:	4b21      	ldr	r3, [pc, #132]	; (800f414 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	4013      	ands	r3, r2
 800f392:	4a20      	ldr	r2, [pc, #128]	; (800f414 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f394:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f39c:	d10a      	bne.n	800f3b4 <prvAddCurrentTaskToDelayedList+0x58>
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d007      	beq.n	800f3b4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f3a4:	4b1a      	ldr	r3, [pc, #104]	; (800f410 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	3304      	adds	r3, #4
 800f3aa:	4619      	mov	r1, r3
 800f3ac:	481a      	ldr	r0, [pc, #104]	; (800f418 <prvAddCurrentTaskToDelayedList+0xbc>)
 800f3ae:	f7fe fb62 	bl	800da76 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f3b2:	e026      	b.n	800f402 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f3b4:	68fa      	ldr	r2, [r7, #12]
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	4413      	add	r3, r2
 800f3ba:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f3bc:	4b14      	ldr	r3, [pc, #80]	; (800f410 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	68ba      	ldr	r2, [r7, #8]
 800f3c2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f3c4:	68ba      	ldr	r2, [r7, #8]
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	429a      	cmp	r2, r3
 800f3ca:	d209      	bcs.n	800f3e0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f3cc:	4b13      	ldr	r3, [pc, #76]	; (800f41c <prvAddCurrentTaskToDelayedList+0xc0>)
 800f3ce:	681a      	ldr	r2, [r3, #0]
 800f3d0:	4b0f      	ldr	r3, [pc, #60]	; (800f410 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	3304      	adds	r3, #4
 800f3d6:	4619      	mov	r1, r3
 800f3d8:	4610      	mov	r0, r2
 800f3da:	f7fe fb70 	bl	800dabe <vListInsert>
}
 800f3de:	e010      	b.n	800f402 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f3e0:	4b0f      	ldr	r3, [pc, #60]	; (800f420 <prvAddCurrentTaskToDelayedList+0xc4>)
 800f3e2:	681a      	ldr	r2, [r3, #0]
 800f3e4:	4b0a      	ldr	r3, [pc, #40]	; (800f410 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f3e6:	681b      	ldr	r3, [r3, #0]
 800f3e8:	3304      	adds	r3, #4
 800f3ea:	4619      	mov	r1, r3
 800f3ec:	4610      	mov	r0, r2
 800f3ee:	f7fe fb66 	bl	800dabe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f3f2:	4b0c      	ldr	r3, [pc, #48]	; (800f424 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	68ba      	ldr	r2, [r7, #8]
 800f3f8:	429a      	cmp	r2, r3
 800f3fa:	d202      	bcs.n	800f402 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800f3fc:	4a09      	ldr	r2, [pc, #36]	; (800f424 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f3fe:	68bb      	ldr	r3, [r7, #8]
 800f400:	6013      	str	r3, [r2, #0]
}
 800f402:	bf00      	nop
 800f404:	3710      	adds	r7, #16
 800f406:	46bd      	mov	sp, r7
 800f408:	bd80      	pop	{r7, pc}
 800f40a:	bf00      	nop
 800f40c:	2000072c 	.word	0x2000072c
 800f410:	20000628 	.word	0x20000628
 800f414:	20000730 	.word	0x20000730
 800f418:	20000714 	.word	0x20000714
 800f41c:	200006e4 	.word	0x200006e4
 800f420:	200006e0 	.word	0x200006e0
 800f424:	20000748 	.word	0x20000748

0800f428 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f428:	b480      	push	{r7}
 800f42a:	b085      	sub	sp, #20
 800f42c:	af00      	add	r7, sp, #0
 800f42e:	60f8      	str	r0, [r7, #12]
 800f430:	60b9      	str	r1, [r7, #8]
 800f432:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	3b04      	subs	r3, #4
 800f438:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f440:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	3b04      	subs	r3, #4
 800f446:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f448:	68bb      	ldr	r3, [r7, #8]
 800f44a:	f023 0201 	bic.w	r2, r3, #1
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	3b04      	subs	r3, #4
 800f456:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f458:	4a0c      	ldr	r2, [pc, #48]	; (800f48c <pxPortInitialiseStack+0x64>)
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	3b14      	subs	r3, #20
 800f462:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f464:	687a      	ldr	r2, [r7, #4]
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	3b04      	subs	r3, #4
 800f46e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	f06f 0202 	mvn.w	r2, #2
 800f476:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	3b20      	subs	r3, #32
 800f47c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f47e:	68fb      	ldr	r3, [r7, #12]
}
 800f480:	4618      	mov	r0, r3
 800f482:	3714      	adds	r7, #20
 800f484:	46bd      	mov	sp, r7
 800f486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f48a:	4770      	bx	lr
 800f48c:	0800f491 	.word	0x0800f491

0800f490 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f490:	b480      	push	{r7}
 800f492:	b085      	sub	sp, #20
 800f494:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f496:	2300      	movs	r3, #0
 800f498:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f49a:	4b12      	ldr	r3, [pc, #72]	; (800f4e4 <prvTaskExitError+0x54>)
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4a2:	d00a      	beq.n	800f4ba <prvTaskExitError+0x2a>
	__asm volatile
 800f4a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4a8:	f383 8811 	msr	BASEPRI, r3
 800f4ac:	f3bf 8f6f 	isb	sy
 800f4b0:	f3bf 8f4f 	dsb	sy
 800f4b4:	60fb      	str	r3, [r7, #12]
}
 800f4b6:	bf00      	nop
 800f4b8:	e7fe      	b.n	800f4b8 <prvTaskExitError+0x28>
	__asm volatile
 800f4ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4be:	f383 8811 	msr	BASEPRI, r3
 800f4c2:	f3bf 8f6f 	isb	sy
 800f4c6:	f3bf 8f4f 	dsb	sy
 800f4ca:	60bb      	str	r3, [r7, #8]
}
 800f4cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f4ce:	bf00      	nop
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d0fc      	beq.n	800f4d0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f4d6:	bf00      	nop
 800f4d8:	bf00      	nop
 800f4da:	3714      	adds	r7, #20
 800f4dc:	46bd      	mov	sp, r7
 800f4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4e2:	4770      	bx	lr
 800f4e4:	200002c8 	.word	0x200002c8
	...

0800f4f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f4f0:	4b07      	ldr	r3, [pc, #28]	; (800f510 <pxCurrentTCBConst2>)
 800f4f2:	6819      	ldr	r1, [r3, #0]
 800f4f4:	6808      	ldr	r0, [r1, #0]
 800f4f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4fa:	f380 8809 	msr	PSP, r0
 800f4fe:	f3bf 8f6f 	isb	sy
 800f502:	f04f 0000 	mov.w	r0, #0
 800f506:	f380 8811 	msr	BASEPRI, r0
 800f50a:	4770      	bx	lr
 800f50c:	f3af 8000 	nop.w

0800f510 <pxCurrentTCBConst2>:
 800f510:	20000628 	.word	0x20000628
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f514:	bf00      	nop
 800f516:	bf00      	nop

0800f518 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f518:	4808      	ldr	r0, [pc, #32]	; (800f53c <prvPortStartFirstTask+0x24>)
 800f51a:	6800      	ldr	r0, [r0, #0]
 800f51c:	6800      	ldr	r0, [r0, #0]
 800f51e:	f380 8808 	msr	MSP, r0
 800f522:	f04f 0000 	mov.w	r0, #0
 800f526:	f380 8814 	msr	CONTROL, r0
 800f52a:	b662      	cpsie	i
 800f52c:	b661      	cpsie	f
 800f52e:	f3bf 8f4f 	dsb	sy
 800f532:	f3bf 8f6f 	isb	sy
 800f536:	df00      	svc	0
 800f538:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f53a:	bf00      	nop
 800f53c:	e000ed08 	.word	0xe000ed08

0800f540 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f540:	b580      	push	{r7, lr}
 800f542:	b086      	sub	sp, #24
 800f544:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f546:	4b46      	ldr	r3, [pc, #280]	; (800f660 <xPortStartScheduler+0x120>)
 800f548:	681b      	ldr	r3, [r3, #0]
 800f54a:	4a46      	ldr	r2, [pc, #280]	; (800f664 <xPortStartScheduler+0x124>)
 800f54c:	4293      	cmp	r3, r2
 800f54e:	d10a      	bne.n	800f566 <xPortStartScheduler+0x26>
	__asm volatile
 800f550:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f554:	f383 8811 	msr	BASEPRI, r3
 800f558:	f3bf 8f6f 	isb	sy
 800f55c:	f3bf 8f4f 	dsb	sy
 800f560:	613b      	str	r3, [r7, #16]
}
 800f562:	bf00      	nop
 800f564:	e7fe      	b.n	800f564 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f566:	4b3e      	ldr	r3, [pc, #248]	; (800f660 <xPortStartScheduler+0x120>)
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	4a3f      	ldr	r2, [pc, #252]	; (800f668 <xPortStartScheduler+0x128>)
 800f56c:	4293      	cmp	r3, r2
 800f56e:	d10a      	bne.n	800f586 <xPortStartScheduler+0x46>
	__asm volatile
 800f570:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f574:	f383 8811 	msr	BASEPRI, r3
 800f578:	f3bf 8f6f 	isb	sy
 800f57c:	f3bf 8f4f 	dsb	sy
 800f580:	60fb      	str	r3, [r7, #12]
}
 800f582:	bf00      	nop
 800f584:	e7fe      	b.n	800f584 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f586:	4b39      	ldr	r3, [pc, #228]	; (800f66c <xPortStartScheduler+0x12c>)
 800f588:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f58a:	697b      	ldr	r3, [r7, #20]
 800f58c:	781b      	ldrb	r3, [r3, #0]
 800f58e:	b2db      	uxtb	r3, r3
 800f590:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f592:	697b      	ldr	r3, [r7, #20]
 800f594:	22ff      	movs	r2, #255	; 0xff
 800f596:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f598:	697b      	ldr	r3, [r7, #20]
 800f59a:	781b      	ldrb	r3, [r3, #0]
 800f59c:	b2db      	uxtb	r3, r3
 800f59e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f5a0:	78fb      	ldrb	r3, [r7, #3]
 800f5a2:	b2db      	uxtb	r3, r3
 800f5a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f5a8:	b2da      	uxtb	r2, r3
 800f5aa:	4b31      	ldr	r3, [pc, #196]	; (800f670 <xPortStartScheduler+0x130>)
 800f5ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f5ae:	4b31      	ldr	r3, [pc, #196]	; (800f674 <xPortStartScheduler+0x134>)
 800f5b0:	2207      	movs	r2, #7
 800f5b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f5b4:	e009      	b.n	800f5ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800f5b6:	4b2f      	ldr	r3, [pc, #188]	; (800f674 <xPortStartScheduler+0x134>)
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	3b01      	subs	r3, #1
 800f5bc:	4a2d      	ldr	r2, [pc, #180]	; (800f674 <xPortStartScheduler+0x134>)
 800f5be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f5c0:	78fb      	ldrb	r3, [r7, #3]
 800f5c2:	b2db      	uxtb	r3, r3
 800f5c4:	005b      	lsls	r3, r3, #1
 800f5c6:	b2db      	uxtb	r3, r3
 800f5c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f5ca:	78fb      	ldrb	r3, [r7, #3]
 800f5cc:	b2db      	uxtb	r3, r3
 800f5ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f5d2:	2b80      	cmp	r3, #128	; 0x80
 800f5d4:	d0ef      	beq.n	800f5b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f5d6:	4b27      	ldr	r3, [pc, #156]	; (800f674 <xPortStartScheduler+0x134>)
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	f1c3 0307 	rsb	r3, r3, #7
 800f5de:	2b04      	cmp	r3, #4
 800f5e0:	d00a      	beq.n	800f5f8 <xPortStartScheduler+0xb8>
	__asm volatile
 800f5e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5e6:	f383 8811 	msr	BASEPRI, r3
 800f5ea:	f3bf 8f6f 	isb	sy
 800f5ee:	f3bf 8f4f 	dsb	sy
 800f5f2:	60bb      	str	r3, [r7, #8]
}
 800f5f4:	bf00      	nop
 800f5f6:	e7fe      	b.n	800f5f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f5f8:	4b1e      	ldr	r3, [pc, #120]	; (800f674 <xPortStartScheduler+0x134>)
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	021b      	lsls	r3, r3, #8
 800f5fe:	4a1d      	ldr	r2, [pc, #116]	; (800f674 <xPortStartScheduler+0x134>)
 800f600:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f602:	4b1c      	ldr	r3, [pc, #112]	; (800f674 <xPortStartScheduler+0x134>)
 800f604:	681b      	ldr	r3, [r3, #0]
 800f606:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f60a:	4a1a      	ldr	r2, [pc, #104]	; (800f674 <xPortStartScheduler+0x134>)
 800f60c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	b2da      	uxtb	r2, r3
 800f612:	697b      	ldr	r3, [r7, #20]
 800f614:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f616:	4b18      	ldr	r3, [pc, #96]	; (800f678 <xPortStartScheduler+0x138>)
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	4a17      	ldr	r2, [pc, #92]	; (800f678 <xPortStartScheduler+0x138>)
 800f61c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f620:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f622:	4b15      	ldr	r3, [pc, #84]	; (800f678 <xPortStartScheduler+0x138>)
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	4a14      	ldr	r2, [pc, #80]	; (800f678 <xPortStartScheduler+0x138>)
 800f628:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f62c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f62e:	f000 f8dd 	bl	800f7ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f632:	4b12      	ldr	r3, [pc, #72]	; (800f67c <xPortStartScheduler+0x13c>)
 800f634:	2200      	movs	r2, #0
 800f636:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f638:	f000 f8fc 	bl	800f834 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f63c:	4b10      	ldr	r3, [pc, #64]	; (800f680 <xPortStartScheduler+0x140>)
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	4a0f      	ldr	r2, [pc, #60]	; (800f680 <xPortStartScheduler+0x140>)
 800f642:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f646:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f648:	f7ff ff66 	bl	800f518 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f64c:	f7ff fa4c 	bl	800eae8 <vTaskSwitchContext>
	prvTaskExitError();
 800f650:	f7ff ff1e 	bl	800f490 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f654:	2300      	movs	r3, #0
}
 800f656:	4618      	mov	r0, r3
 800f658:	3718      	adds	r7, #24
 800f65a:	46bd      	mov	sp, r7
 800f65c:	bd80      	pop	{r7, pc}
 800f65e:	bf00      	nop
 800f660:	e000ed00 	.word	0xe000ed00
 800f664:	410fc271 	.word	0x410fc271
 800f668:	410fc270 	.word	0x410fc270
 800f66c:	e000e400 	.word	0xe000e400
 800f670:	20000754 	.word	0x20000754
 800f674:	20000758 	.word	0x20000758
 800f678:	e000ed20 	.word	0xe000ed20
 800f67c:	200002c8 	.word	0x200002c8
 800f680:	e000ef34 	.word	0xe000ef34

0800f684 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f684:	b480      	push	{r7}
 800f686:	b083      	sub	sp, #12
 800f688:	af00      	add	r7, sp, #0
	__asm volatile
 800f68a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f68e:	f383 8811 	msr	BASEPRI, r3
 800f692:	f3bf 8f6f 	isb	sy
 800f696:	f3bf 8f4f 	dsb	sy
 800f69a:	607b      	str	r3, [r7, #4]
}
 800f69c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f69e:	4b0f      	ldr	r3, [pc, #60]	; (800f6dc <vPortEnterCritical+0x58>)
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	3301      	adds	r3, #1
 800f6a4:	4a0d      	ldr	r2, [pc, #52]	; (800f6dc <vPortEnterCritical+0x58>)
 800f6a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f6a8:	4b0c      	ldr	r3, [pc, #48]	; (800f6dc <vPortEnterCritical+0x58>)
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	2b01      	cmp	r3, #1
 800f6ae:	d10f      	bne.n	800f6d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f6b0:	4b0b      	ldr	r3, [pc, #44]	; (800f6e0 <vPortEnterCritical+0x5c>)
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	b2db      	uxtb	r3, r3
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d00a      	beq.n	800f6d0 <vPortEnterCritical+0x4c>
	__asm volatile
 800f6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6be:	f383 8811 	msr	BASEPRI, r3
 800f6c2:	f3bf 8f6f 	isb	sy
 800f6c6:	f3bf 8f4f 	dsb	sy
 800f6ca:	603b      	str	r3, [r7, #0]
}
 800f6cc:	bf00      	nop
 800f6ce:	e7fe      	b.n	800f6ce <vPortEnterCritical+0x4a>
	}
}
 800f6d0:	bf00      	nop
 800f6d2:	370c      	adds	r7, #12
 800f6d4:	46bd      	mov	sp, r7
 800f6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6da:	4770      	bx	lr
 800f6dc:	200002c8 	.word	0x200002c8
 800f6e0:	e000ed04 	.word	0xe000ed04

0800f6e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f6e4:	b480      	push	{r7}
 800f6e6:	b083      	sub	sp, #12
 800f6e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f6ea:	4b12      	ldr	r3, [pc, #72]	; (800f734 <vPortExitCritical+0x50>)
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d10a      	bne.n	800f708 <vPortExitCritical+0x24>
	__asm volatile
 800f6f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6f6:	f383 8811 	msr	BASEPRI, r3
 800f6fa:	f3bf 8f6f 	isb	sy
 800f6fe:	f3bf 8f4f 	dsb	sy
 800f702:	607b      	str	r3, [r7, #4]
}
 800f704:	bf00      	nop
 800f706:	e7fe      	b.n	800f706 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f708:	4b0a      	ldr	r3, [pc, #40]	; (800f734 <vPortExitCritical+0x50>)
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	3b01      	subs	r3, #1
 800f70e:	4a09      	ldr	r2, [pc, #36]	; (800f734 <vPortExitCritical+0x50>)
 800f710:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f712:	4b08      	ldr	r3, [pc, #32]	; (800f734 <vPortExitCritical+0x50>)
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	2b00      	cmp	r3, #0
 800f718:	d105      	bne.n	800f726 <vPortExitCritical+0x42>
 800f71a:	2300      	movs	r3, #0
 800f71c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f71e:	683b      	ldr	r3, [r7, #0]
 800f720:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f724:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f726:	bf00      	nop
 800f728:	370c      	adds	r7, #12
 800f72a:	46bd      	mov	sp, r7
 800f72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f730:	4770      	bx	lr
 800f732:	bf00      	nop
 800f734:	200002c8 	.word	0x200002c8
	...

0800f740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f740:	f3ef 8009 	mrs	r0, PSP
 800f744:	f3bf 8f6f 	isb	sy
 800f748:	4b15      	ldr	r3, [pc, #84]	; (800f7a0 <pxCurrentTCBConst>)
 800f74a:	681a      	ldr	r2, [r3, #0]
 800f74c:	f01e 0f10 	tst.w	lr, #16
 800f750:	bf08      	it	eq
 800f752:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f756:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f75a:	6010      	str	r0, [r2, #0]
 800f75c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f760:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f764:	f380 8811 	msr	BASEPRI, r0
 800f768:	f3bf 8f4f 	dsb	sy
 800f76c:	f3bf 8f6f 	isb	sy
 800f770:	f7ff f9ba 	bl	800eae8 <vTaskSwitchContext>
 800f774:	f04f 0000 	mov.w	r0, #0
 800f778:	f380 8811 	msr	BASEPRI, r0
 800f77c:	bc09      	pop	{r0, r3}
 800f77e:	6819      	ldr	r1, [r3, #0]
 800f780:	6808      	ldr	r0, [r1, #0]
 800f782:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f786:	f01e 0f10 	tst.w	lr, #16
 800f78a:	bf08      	it	eq
 800f78c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f790:	f380 8809 	msr	PSP, r0
 800f794:	f3bf 8f6f 	isb	sy
 800f798:	4770      	bx	lr
 800f79a:	bf00      	nop
 800f79c:	f3af 8000 	nop.w

0800f7a0 <pxCurrentTCBConst>:
 800f7a0:	20000628 	.word	0x20000628
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f7a4:	bf00      	nop
 800f7a6:	bf00      	nop

0800f7a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b082      	sub	sp, #8
 800f7ac:	af00      	add	r7, sp, #0
	__asm volatile
 800f7ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7b2:	f383 8811 	msr	BASEPRI, r3
 800f7b6:	f3bf 8f6f 	isb	sy
 800f7ba:	f3bf 8f4f 	dsb	sy
 800f7be:	607b      	str	r3, [r7, #4]
}
 800f7c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f7c2:	f7ff f8d9 	bl	800e978 <xTaskIncrementTick>
 800f7c6:	4603      	mov	r3, r0
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d003      	beq.n	800f7d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f7cc:	4b06      	ldr	r3, [pc, #24]	; (800f7e8 <SysTick_Handler+0x40>)
 800f7ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f7d2:	601a      	str	r2, [r3, #0]
 800f7d4:	2300      	movs	r3, #0
 800f7d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f7d8:	683b      	ldr	r3, [r7, #0]
 800f7da:	f383 8811 	msr	BASEPRI, r3
}
 800f7de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f7e0:	bf00      	nop
 800f7e2:	3708      	adds	r7, #8
 800f7e4:	46bd      	mov	sp, r7
 800f7e6:	bd80      	pop	{r7, pc}
 800f7e8:	e000ed04 	.word	0xe000ed04

0800f7ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f7ec:	b480      	push	{r7}
 800f7ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f7f0:	4b0b      	ldr	r3, [pc, #44]	; (800f820 <vPortSetupTimerInterrupt+0x34>)
 800f7f2:	2200      	movs	r2, #0
 800f7f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f7f6:	4b0b      	ldr	r3, [pc, #44]	; (800f824 <vPortSetupTimerInterrupt+0x38>)
 800f7f8:	2200      	movs	r2, #0
 800f7fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f7fc:	4b0a      	ldr	r3, [pc, #40]	; (800f828 <vPortSetupTimerInterrupt+0x3c>)
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	4a0a      	ldr	r2, [pc, #40]	; (800f82c <vPortSetupTimerInterrupt+0x40>)
 800f802:	fba2 2303 	umull	r2, r3, r2, r3
 800f806:	099b      	lsrs	r3, r3, #6
 800f808:	4a09      	ldr	r2, [pc, #36]	; (800f830 <vPortSetupTimerInterrupt+0x44>)
 800f80a:	3b01      	subs	r3, #1
 800f80c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f80e:	4b04      	ldr	r3, [pc, #16]	; (800f820 <vPortSetupTimerInterrupt+0x34>)
 800f810:	2207      	movs	r2, #7
 800f812:	601a      	str	r2, [r3, #0]
}
 800f814:	bf00      	nop
 800f816:	46bd      	mov	sp, r7
 800f818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f81c:	4770      	bx	lr
 800f81e:	bf00      	nop
 800f820:	e000e010 	.word	0xe000e010
 800f824:	e000e018 	.word	0xe000e018
 800f828:	20000000 	.word	0x20000000
 800f82c:	10624dd3 	.word	0x10624dd3
 800f830:	e000e014 	.word	0xe000e014

0800f834 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f834:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800f844 <vPortEnableVFP+0x10>
 800f838:	6801      	ldr	r1, [r0, #0]
 800f83a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800f83e:	6001      	str	r1, [r0, #0]
 800f840:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f842:	bf00      	nop
 800f844:	e000ed88 	.word	0xe000ed88

0800f848 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f848:	b580      	push	{r7, lr}
 800f84a:	b08a      	sub	sp, #40	; 0x28
 800f84c:	af00      	add	r7, sp, #0
 800f84e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f850:	2300      	movs	r3, #0
 800f852:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f854:	f7fe ffe6 	bl	800e824 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f858:	4b5b      	ldr	r3, [pc, #364]	; (800f9c8 <pvPortMalloc+0x180>)
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d101      	bne.n	800f864 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f860:	f000 f920 	bl	800faa4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f864:	4b59      	ldr	r3, [pc, #356]	; (800f9cc <pvPortMalloc+0x184>)
 800f866:	681a      	ldr	r2, [r3, #0]
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	4013      	ands	r3, r2
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	f040 8093 	bne.w	800f998 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	2b00      	cmp	r3, #0
 800f876:	d01d      	beq.n	800f8b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800f878:	2208      	movs	r2, #8
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	4413      	add	r3, r2
 800f87e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	f003 0307 	and.w	r3, r3, #7
 800f886:	2b00      	cmp	r3, #0
 800f888:	d014      	beq.n	800f8b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	f023 0307 	bic.w	r3, r3, #7
 800f890:	3308      	adds	r3, #8
 800f892:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	f003 0307 	and.w	r3, r3, #7
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d00a      	beq.n	800f8b4 <pvPortMalloc+0x6c>
	__asm volatile
 800f89e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8a2:	f383 8811 	msr	BASEPRI, r3
 800f8a6:	f3bf 8f6f 	isb	sy
 800f8aa:	f3bf 8f4f 	dsb	sy
 800f8ae:	617b      	str	r3, [r7, #20]
}
 800f8b0:	bf00      	nop
 800f8b2:	e7fe      	b.n	800f8b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d06e      	beq.n	800f998 <pvPortMalloc+0x150>
 800f8ba:	4b45      	ldr	r3, [pc, #276]	; (800f9d0 <pvPortMalloc+0x188>)
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	687a      	ldr	r2, [r7, #4]
 800f8c0:	429a      	cmp	r2, r3
 800f8c2:	d869      	bhi.n	800f998 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f8c4:	4b43      	ldr	r3, [pc, #268]	; (800f9d4 <pvPortMalloc+0x18c>)
 800f8c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f8c8:	4b42      	ldr	r3, [pc, #264]	; (800f9d4 <pvPortMalloc+0x18c>)
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f8ce:	e004      	b.n	800f8da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800f8d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f8d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f8da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8dc:	685b      	ldr	r3, [r3, #4]
 800f8de:	687a      	ldr	r2, [r7, #4]
 800f8e0:	429a      	cmp	r2, r3
 800f8e2:	d903      	bls.n	800f8ec <pvPortMalloc+0xa4>
 800f8e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d1f1      	bne.n	800f8d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f8ec:	4b36      	ldr	r3, [pc, #216]	; (800f9c8 <pvPortMalloc+0x180>)
 800f8ee:	681b      	ldr	r3, [r3, #0]
 800f8f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f8f2:	429a      	cmp	r2, r3
 800f8f4:	d050      	beq.n	800f998 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f8f6:	6a3b      	ldr	r3, [r7, #32]
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	2208      	movs	r2, #8
 800f8fc:	4413      	add	r3, r2
 800f8fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f902:	681a      	ldr	r2, [r3, #0]
 800f904:	6a3b      	ldr	r3, [r7, #32]
 800f906:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f90a:	685a      	ldr	r2, [r3, #4]
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	1ad2      	subs	r2, r2, r3
 800f910:	2308      	movs	r3, #8
 800f912:	005b      	lsls	r3, r3, #1
 800f914:	429a      	cmp	r2, r3
 800f916:	d91f      	bls.n	800f958 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f918:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	4413      	add	r3, r2
 800f91e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f920:	69bb      	ldr	r3, [r7, #24]
 800f922:	f003 0307 	and.w	r3, r3, #7
 800f926:	2b00      	cmp	r3, #0
 800f928:	d00a      	beq.n	800f940 <pvPortMalloc+0xf8>
	__asm volatile
 800f92a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f92e:	f383 8811 	msr	BASEPRI, r3
 800f932:	f3bf 8f6f 	isb	sy
 800f936:	f3bf 8f4f 	dsb	sy
 800f93a:	613b      	str	r3, [r7, #16]
}
 800f93c:	bf00      	nop
 800f93e:	e7fe      	b.n	800f93e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f942:	685a      	ldr	r2, [r3, #4]
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	1ad2      	subs	r2, r2, r3
 800f948:	69bb      	ldr	r3, [r7, #24]
 800f94a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f94c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f94e:	687a      	ldr	r2, [r7, #4]
 800f950:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f952:	69b8      	ldr	r0, [r7, #24]
 800f954:	f000 f908 	bl	800fb68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f958:	4b1d      	ldr	r3, [pc, #116]	; (800f9d0 <pvPortMalloc+0x188>)
 800f95a:	681a      	ldr	r2, [r3, #0]
 800f95c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f95e:	685b      	ldr	r3, [r3, #4]
 800f960:	1ad3      	subs	r3, r2, r3
 800f962:	4a1b      	ldr	r2, [pc, #108]	; (800f9d0 <pvPortMalloc+0x188>)
 800f964:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f966:	4b1a      	ldr	r3, [pc, #104]	; (800f9d0 <pvPortMalloc+0x188>)
 800f968:	681a      	ldr	r2, [r3, #0]
 800f96a:	4b1b      	ldr	r3, [pc, #108]	; (800f9d8 <pvPortMalloc+0x190>)
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	429a      	cmp	r2, r3
 800f970:	d203      	bcs.n	800f97a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f972:	4b17      	ldr	r3, [pc, #92]	; (800f9d0 <pvPortMalloc+0x188>)
 800f974:	681b      	ldr	r3, [r3, #0]
 800f976:	4a18      	ldr	r2, [pc, #96]	; (800f9d8 <pvPortMalloc+0x190>)
 800f978:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f97a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f97c:	685a      	ldr	r2, [r3, #4]
 800f97e:	4b13      	ldr	r3, [pc, #76]	; (800f9cc <pvPortMalloc+0x184>)
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	431a      	orrs	r2, r3
 800f984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f986:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f98a:	2200      	movs	r2, #0
 800f98c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f98e:	4b13      	ldr	r3, [pc, #76]	; (800f9dc <pvPortMalloc+0x194>)
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	3301      	adds	r3, #1
 800f994:	4a11      	ldr	r2, [pc, #68]	; (800f9dc <pvPortMalloc+0x194>)
 800f996:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f998:	f7fe ff52 	bl	800e840 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f99c:	69fb      	ldr	r3, [r7, #28]
 800f99e:	f003 0307 	and.w	r3, r3, #7
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d00a      	beq.n	800f9bc <pvPortMalloc+0x174>
	__asm volatile
 800f9a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9aa:	f383 8811 	msr	BASEPRI, r3
 800f9ae:	f3bf 8f6f 	isb	sy
 800f9b2:	f3bf 8f4f 	dsb	sy
 800f9b6:	60fb      	str	r3, [r7, #12]
}
 800f9b8:	bf00      	nop
 800f9ba:	e7fe      	b.n	800f9ba <pvPortMalloc+0x172>
	return pvReturn;
 800f9bc:	69fb      	ldr	r3, [r7, #28]
}
 800f9be:	4618      	mov	r0, r3
 800f9c0:	3728      	adds	r7, #40	; 0x28
 800f9c2:	46bd      	mov	sp, r7
 800f9c4:	bd80      	pop	{r7, pc}
 800f9c6:	bf00      	nop
 800f9c8:	20004364 	.word	0x20004364
 800f9cc:	20004378 	.word	0x20004378
 800f9d0:	20004368 	.word	0x20004368
 800f9d4:	2000435c 	.word	0x2000435c
 800f9d8:	2000436c 	.word	0x2000436c
 800f9dc:	20004370 	.word	0x20004370

0800f9e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f9e0:	b580      	push	{r7, lr}
 800f9e2:	b086      	sub	sp, #24
 800f9e4:	af00      	add	r7, sp, #0
 800f9e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d04d      	beq.n	800fa8e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f9f2:	2308      	movs	r3, #8
 800f9f4:	425b      	negs	r3, r3
 800f9f6:	697a      	ldr	r2, [r7, #20]
 800f9f8:	4413      	add	r3, r2
 800f9fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f9fc:	697b      	ldr	r3, [r7, #20]
 800f9fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800fa00:	693b      	ldr	r3, [r7, #16]
 800fa02:	685a      	ldr	r2, [r3, #4]
 800fa04:	4b24      	ldr	r3, [pc, #144]	; (800fa98 <vPortFree+0xb8>)
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	4013      	ands	r3, r2
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d10a      	bne.n	800fa24 <vPortFree+0x44>
	__asm volatile
 800fa0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa12:	f383 8811 	msr	BASEPRI, r3
 800fa16:	f3bf 8f6f 	isb	sy
 800fa1a:	f3bf 8f4f 	dsb	sy
 800fa1e:	60fb      	str	r3, [r7, #12]
}
 800fa20:	bf00      	nop
 800fa22:	e7fe      	b.n	800fa22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800fa24:	693b      	ldr	r3, [r7, #16]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d00a      	beq.n	800fa42 <vPortFree+0x62>
	__asm volatile
 800fa2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa30:	f383 8811 	msr	BASEPRI, r3
 800fa34:	f3bf 8f6f 	isb	sy
 800fa38:	f3bf 8f4f 	dsb	sy
 800fa3c:	60bb      	str	r3, [r7, #8]
}
 800fa3e:	bf00      	nop
 800fa40:	e7fe      	b.n	800fa40 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fa42:	693b      	ldr	r3, [r7, #16]
 800fa44:	685a      	ldr	r2, [r3, #4]
 800fa46:	4b14      	ldr	r3, [pc, #80]	; (800fa98 <vPortFree+0xb8>)
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	4013      	ands	r3, r2
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d01e      	beq.n	800fa8e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fa50:	693b      	ldr	r3, [r7, #16]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d11a      	bne.n	800fa8e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fa58:	693b      	ldr	r3, [r7, #16]
 800fa5a:	685a      	ldr	r2, [r3, #4]
 800fa5c:	4b0e      	ldr	r3, [pc, #56]	; (800fa98 <vPortFree+0xb8>)
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	43db      	mvns	r3, r3
 800fa62:	401a      	ands	r2, r3
 800fa64:	693b      	ldr	r3, [r7, #16]
 800fa66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fa68:	f7fe fedc 	bl	800e824 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fa6c:	693b      	ldr	r3, [r7, #16]
 800fa6e:	685a      	ldr	r2, [r3, #4]
 800fa70:	4b0a      	ldr	r3, [pc, #40]	; (800fa9c <vPortFree+0xbc>)
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	4413      	add	r3, r2
 800fa76:	4a09      	ldr	r2, [pc, #36]	; (800fa9c <vPortFree+0xbc>)
 800fa78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fa7a:	6938      	ldr	r0, [r7, #16]
 800fa7c:	f000 f874 	bl	800fb68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800fa80:	4b07      	ldr	r3, [pc, #28]	; (800faa0 <vPortFree+0xc0>)
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	3301      	adds	r3, #1
 800fa86:	4a06      	ldr	r2, [pc, #24]	; (800faa0 <vPortFree+0xc0>)
 800fa88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800fa8a:	f7fe fed9 	bl	800e840 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fa8e:	bf00      	nop
 800fa90:	3718      	adds	r7, #24
 800fa92:	46bd      	mov	sp, r7
 800fa94:	bd80      	pop	{r7, pc}
 800fa96:	bf00      	nop
 800fa98:	20004378 	.word	0x20004378
 800fa9c:	20004368 	.word	0x20004368
 800faa0:	20004374 	.word	0x20004374

0800faa4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800faa4:	b480      	push	{r7}
 800faa6:	b085      	sub	sp, #20
 800faa8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800faaa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800faae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fab0:	4b27      	ldr	r3, [pc, #156]	; (800fb50 <prvHeapInit+0xac>)
 800fab2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	f003 0307 	and.w	r3, r3, #7
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d00c      	beq.n	800fad8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fabe:	68fb      	ldr	r3, [r7, #12]
 800fac0:	3307      	adds	r3, #7
 800fac2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	f023 0307 	bic.w	r3, r3, #7
 800faca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800facc:	68ba      	ldr	r2, [r7, #8]
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	1ad3      	subs	r3, r2, r3
 800fad2:	4a1f      	ldr	r2, [pc, #124]	; (800fb50 <prvHeapInit+0xac>)
 800fad4:	4413      	add	r3, r2
 800fad6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fadc:	4a1d      	ldr	r2, [pc, #116]	; (800fb54 <prvHeapInit+0xb0>)
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800fae2:	4b1c      	ldr	r3, [pc, #112]	; (800fb54 <prvHeapInit+0xb0>)
 800fae4:	2200      	movs	r2, #0
 800fae6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	68ba      	ldr	r2, [r7, #8]
 800faec:	4413      	add	r3, r2
 800faee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800faf0:	2208      	movs	r2, #8
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	1a9b      	subs	r3, r3, r2
 800faf6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	f023 0307 	bic.w	r3, r3, #7
 800fafe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	4a15      	ldr	r2, [pc, #84]	; (800fb58 <prvHeapInit+0xb4>)
 800fb04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800fb06:	4b14      	ldr	r3, [pc, #80]	; (800fb58 <prvHeapInit+0xb4>)
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	2200      	movs	r2, #0
 800fb0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800fb0e:	4b12      	ldr	r3, [pc, #72]	; (800fb58 <prvHeapInit+0xb4>)
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	2200      	movs	r2, #0
 800fb14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fb1a:	683b      	ldr	r3, [r7, #0]
 800fb1c:	68fa      	ldr	r2, [r7, #12]
 800fb1e:	1ad2      	subs	r2, r2, r3
 800fb20:	683b      	ldr	r3, [r7, #0]
 800fb22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fb24:	4b0c      	ldr	r3, [pc, #48]	; (800fb58 <prvHeapInit+0xb4>)
 800fb26:	681a      	ldr	r2, [r3, #0]
 800fb28:	683b      	ldr	r3, [r7, #0]
 800fb2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fb2c:	683b      	ldr	r3, [r7, #0]
 800fb2e:	685b      	ldr	r3, [r3, #4]
 800fb30:	4a0a      	ldr	r2, [pc, #40]	; (800fb5c <prvHeapInit+0xb8>)
 800fb32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fb34:	683b      	ldr	r3, [r7, #0]
 800fb36:	685b      	ldr	r3, [r3, #4]
 800fb38:	4a09      	ldr	r2, [pc, #36]	; (800fb60 <prvHeapInit+0xbc>)
 800fb3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fb3c:	4b09      	ldr	r3, [pc, #36]	; (800fb64 <prvHeapInit+0xc0>)
 800fb3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800fb42:	601a      	str	r2, [r3, #0]
}
 800fb44:	bf00      	nop
 800fb46:	3714      	adds	r7, #20
 800fb48:	46bd      	mov	sp, r7
 800fb4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb4e:	4770      	bx	lr
 800fb50:	2000075c 	.word	0x2000075c
 800fb54:	2000435c 	.word	0x2000435c
 800fb58:	20004364 	.word	0x20004364
 800fb5c:	2000436c 	.word	0x2000436c
 800fb60:	20004368 	.word	0x20004368
 800fb64:	20004378 	.word	0x20004378

0800fb68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fb68:	b480      	push	{r7}
 800fb6a:	b085      	sub	sp, #20
 800fb6c:	af00      	add	r7, sp, #0
 800fb6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fb70:	4b28      	ldr	r3, [pc, #160]	; (800fc14 <prvInsertBlockIntoFreeList+0xac>)
 800fb72:	60fb      	str	r3, [r7, #12]
 800fb74:	e002      	b.n	800fb7c <prvInsertBlockIntoFreeList+0x14>
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	60fb      	str	r3, [r7, #12]
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	687a      	ldr	r2, [r7, #4]
 800fb82:	429a      	cmp	r2, r3
 800fb84:	d8f7      	bhi.n	800fb76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	685b      	ldr	r3, [r3, #4]
 800fb8e:	68ba      	ldr	r2, [r7, #8]
 800fb90:	4413      	add	r3, r2
 800fb92:	687a      	ldr	r2, [r7, #4]
 800fb94:	429a      	cmp	r2, r3
 800fb96:	d108      	bne.n	800fbaa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	685a      	ldr	r2, [r3, #4]
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	685b      	ldr	r3, [r3, #4]
 800fba0:	441a      	add	r2, r3
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	685b      	ldr	r3, [r3, #4]
 800fbb2:	68ba      	ldr	r2, [r7, #8]
 800fbb4:	441a      	add	r2, r3
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	429a      	cmp	r2, r3
 800fbbc:	d118      	bne.n	800fbf0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800fbbe:	68fb      	ldr	r3, [r7, #12]
 800fbc0:	681a      	ldr	r2, [r3, #0]
 800fbc2:	4b15      	ldr	r3, [pc, #84]	; (800fc18 <prvInsertBlockIntoFreeList+0xb0>)
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	429a      	cmp	r2, r3
 800fbc8:	d00d      	beq.n	800fbe6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	685a      	ldr	r2, [r3, #4]
 800fbce:	68fb      	ldr	r3, [r7, #12]
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	685b      	ldr	r3, [r3, #4]
 800fbd4:	441a      	add	r2, r3
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	681a      	ldr	r2, [r3, #0]
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	601a      	str	r2, [r3, #0]
 800fbe4:	e008      	b.n	800fbf8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fbe6:	4b0c      	ldr	r3, [pc, #48]	; (800fc18 <prvInsertBlockIntoFreeList+0xb0>)
 800fbe8:	681a      	ldr	r2, [r3, #0]
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	601a      	str	r2, [r3, #0]
 800fbee:	e003      	b.n	800fbf8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	681a      	ldr	r2, [r3, #0]
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fbf8:	68fa      	ldr	r2, [r7, #12]
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	429a      	cmp	r2, r3
 800fbfe:	d002      	beq.n	800fc06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	687a      	ldr	r2, [r7, #4]
 800fc04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fc06:	bf00      	nop
 800fc08:	3714      	adds	r7, #20
 800fc0a:	46bd      	mov	sp, r7
 800fc0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc10:	4770      	bx	lr
 800fc12:	bf00      	nop
 800fc14:	2000435c 	.word	0x2000435c
 800fc18:	20004364 	.word	0x20004364

0800fc1c <__errno>:
 800fc1c:	4b01      	ldr	r3, [pc, #4]	; (800fc24 <__errno+0x8>)
 800fc1e:	6818      	ldr	r0, [r3, #0]
 800fc20:	4770      	bx	lr
 800fc22:	bf00      	nop
 800fc24:	200002cc 	.word	0x200002cc

0800fc28 <std>:
 800fc28:	2300      	movs	r3, #0
 800fc2a:	b510      	push	{r4, lr}
 800fc2c:	4604      	mov	r4, r0
 800fc2e:	e9c0 3300 	strd	r3, r3, [r0]
 800fc32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fc36:	6083      	str	r3, [r0, #8]
 800fc38:	8181      	strh	r1, [r0, #12]
 800fc3a:	6643      	str	r3, [r0, #100]	; 0x64
 800fc3c:	81c2      	strh	r2, [r0, #14]
 800fc3e:	6183      	str	r3, [r0, #24]
 800fc40:	4619      	mov	r1, r3
 800fc42:	2208      	movs	r2, #8
 800fc44:	305c      	adds	r0, #92	; 0x5c
 800fc46:	f000 f91a 	bl	800fe7e <memset>
 800fc4a:	4b05      	ldr	r3, [pc, #20]	; (800fc60 <std+0x38>)
 800fc4c:	6263      	str	r3, [r4, #36]	; 0x24
 800fc4e:	4b05      	ldr	r3, [pc, #20]	; (800fc64 <std+0x3c>)
 800fc50:	62a3      	str	r3, [r4, #40]	; 0x28
 800fc52:	4b05      	ldr	r3, [pc, #20]	; (800fc68 <std+0x40>)
 800fc54:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fc56:	4b05      	ldr	r3, [pc, #20]	; (800fc6c <std+0x44>)
 800fc58:	6224      	str	r4, [r4, #32]
 800fc5a:	6323      	str	r3, [r4, #48]	; 0x30
 800fc5c:	bd10      	pop	{r4, pc}
 800fc5e:	bf00      	nop
 800fc60:	08010195 	.word	0x08010195
 800fc64:	080101b7 	.word	0x080101b7
 800fc68:	080101ef 	.word	0x080101ef
 800fc6c:	08010213 	.word	0x08010213

0800fc70 <_cleanup_r>:
 800fc70:	4901      	ldr	r1, [pc, #4]	; (800fc78 <_cleanup_r+0x8>)
 800fc72:	f000 b8af 	b.w	800fdd4 <_fwalk_reent>
 800fc76:	bf00      	nop
 800fc78:	080104fd 	.word	0x080104fd

0800fc7c <__sfmoreglue>:
 800fc7c:	b570      	push	{r4, r5, r6, lr}
 800fc7e:	1e4a      	subs	r2, r1, #1
 800fc80:	2568      	movs	r5, #104	; 0x68
 800fc82:	4355      	muls	r5, r2
 800fc84:	460e      	mov	r6, r1
 800fc86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fc8a:	f000 f901 	bl	800fe90 <_malloc_r>
 800fc8e:	4604      	mov	r4, r0
 800fc90:	b140      	cbz	r0, 800fca4 <__sfmoreglue+0x28>
 800fc92:	2100      	movs	r1, #0
 800fc94:	e9c0 1600 	strd	r1, r6, [r0]
 800fc98:	300c      	adds	r0, #12
 800fc9a:	60a0      	str	r0, [r4, #8]
 800fc9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fca0:	f000 f8ed 	bl	800fe7e <memset>
 800fca4:	4620      	mov	r0, r4
 800fca6:	bd70      	pop	{r4, r5, r6, pc}

0800fca8 <__sfp_lock_acquire>:
 800fca8:	4801      	ldr	r0, [pc, #4]	; (800fcb0 <__sfp_lock_acquire+0x8>)
 800fcaa:	f000 b8d8 	b.w	800fe5e <__retarget_lock_acquire_recursive>
 800fcae:	bf00      	nop
 800fcb0:	20004c4c 	.word	0x20004c4c

0800fcb4 <__sfp_lock_release>:
 800fcb4:	4801      	ldr	r0, [pc, #4]	; (800fcbc <__sfp_lock_release+0x8>)
 800fcb6:	f000 b8d3 	b.w	800fe60 <__retarget_lock_release_recursive>
 800fcba:	bf00      	nop
 800fcbc:	20004c4c 	.word	0x20004c4c

0800fcc0 <__sinit_lock_acquire>:
 800fcc0:	4801      	ldr	r0, [pc, #4]	; (800fcc8 <__sinit_lock_acquire+0x8>)
 800fcc2:	f000 b8cc 	b.w	800fe5e <__retarget_lock_acquire_recursive>
 800fcc6:	bf00      	nop
 800fcc8:	20004c47 	.word	0x20004c47

0800fccc <__sinit_lock_release>:
 800fccc:	4801      	ldr	r0, [pc, #4]	; (800fcd4 <__sinit_lock_release+0x8>)
 800fcce:	f000 b8c7 	b.w	800fe60 <__retarget_lock_release_recursive>
 800fcd2:	bf00      	nop
 800fcd4:	20004c47 	.word	0x20004c47

0800fcd8 <__sinit>:
 800fcd8:	b510      	push	{r4, lr}
 800fcda:	4604      	mov	r4, r0
 800fcdc:	f7ff fff0 	bl	800fcc0 <__sinit_lock_acquire>
 800fce0:	69a3      	ldr	r3, [r4, #24]
 800fce2:	b11b      	cbz	r3, 800fcec <__sinit+0x14>
 800fce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fce8:	f7ff bff0 	b.w	800fccc <__sinit_lock_release>
 800fcec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fcf0:	6523      	str	r3, [r4, #80]	; 0x50
 800fcf2:	4b13      	ldr	r3, [pc, #76]	; (800fd40 <__sinit+0x68>)
 800fcf4:	4a13      	ldr	r2, [pc, #76]	; (800fd44 <__sinit+0x6c>)
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	62a2      	str	r2, [r4, #40]	; 0x28
 800fcfa:	42a3      	cmp	r3, r4
 800fcfc:	bf04      	itt	eq
 800fcfe:	2301      	moveq	r3, #1
 800fd00:	61a3      	streq	r3, [r4, #24]
 800fd02:	4620      	mov	r0, r4
 800fd04:	f000 f820 	bl	800fd48 <__sfp>
 800fd08:	6060      	str	r0, [r4, #4]
 800fd0a:	4620      	mov	r0, r4
 800fd0c:	f000 f81c 	bl	800fd48 <__sfp>
 800fd10:	60a0      	str	r0, [r4, #8]
 800fd12:	4620      	mov	r0, r4
 800fd14:	f000 f818 	bl	800fd48 <__sfp>
 800fd18:	2200      	movs	r2, #0
 800fd1a:	60e0      	str	r0, [r4, #12]
 800fd1c:	2104      	movs	r1, #4
 800fd1e:	6860      	ldr	r0, [r4, #4]
 800fd20:	f7ff ff82 	bl	800fc28 <std>
 800fd24:	68a0      	ldr	r0, [r4, #8]
 800fd26:	2201      	movs	r2, #1
 800fd28:	2109      	movs	r1, #9
 800fd2a:	f7ff ff7d 	bl	800fc28 <std>
 800fd2e:	68e0      	ldr	r0, [r4, #12]
 800fd30:	2202      	movs	r2, #2
 800fd32:	2112      	movs	r1, #18
 800fd34:	f7ff ff78 	bl	800fc28 <std>
 800fd38:	2301      	movs	r3, #1
 800fd3a:	61a3      	str	r3, [r4, #24]
 800fd3c:	e7d2      	b.n	800fce4 <__sinit+0xc>
 800fd3e:	bf00      	nop
 800fd40:	08012b84 	.word	0x08012b84
 800fd44:	0800fc71 	.word	0x0800fc71

0800fd48 <__sfp>:
 800fd48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd4a:	4607      	mov	r7, r0
 800fd4c:	f7ff ffac 	bl	800fca8 <__sfp_lock_acquire>
 800fd50:	4b1e      	ldr	r3, [pc, #120]	; (800fdcc <__sfp+0x84>)
 800fd52:	681e      	ldr	r6, [r3, #0]
 800fd54:	69b3      	ldr	r3, [r6, #24]
 800fd56:	b913      	cbnz	r3, 800fd5e <__sfp+0x16>
 800fd58:	4630      	mov	r0, r6
 800fd5a:	f7ff ffbd 	bl	800fcd8 <__sinit>
 800fd5e:	3648      	adds	r6, #72	; 0x48
 800fd60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fd64:	3b01      	subs	r3, #1
 800fd66:	d503      	bpl.n	800fd70 <__sfp+0x28>
 800fd68:	6833      	ldr	r3, [r6, #0]
 800fd6a:	b30b      	cbz	r3, 800fdb0 <__sfp+0x68>
 800fd6c:	6836      	ldr	r6, [r6, #0]
 800fd6e:	e7f7      	b.n	800fd60 <__sfp+0x18>
 800fd70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fd74:	b9d5      	cbnz	r5, 800fdac <__sfp+0x64>
 800fd76:	4b16      	ldr	r3, [pc, #88]	; (800fdd0 <__sfp+0x88>)
 800fd78:	60e3      	str	r3, [r4, #12]
 800fd7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fd7e:	6665      	str	r5, [r4, #100]	; 0x64
 800fd80:	f000 f86c 	bl	800fe5c <__retarget_lock_init_recursive>
 800fd84:	f7ff ff96 	bl	800fcb4 <__sfp_lock_release>
 800fd88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fd8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fd90:	6025      	str	r5, [r4, #0]
 800fd92:	61a5      	str	r5, [r4, #24]
 800fd94:	2208      	movs	r2, #8
 800fd96:	4629      	mov	r1, r5
 800fd98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fd9c:	f000 f86f 	bl	800fe7e <memset>
 800fda0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fda4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fda8:	4620      	mov	r0, r4
 800fdaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fdac:	3468      	adds	r4, #104	; 0x68
 800fdae:	e7d9      	b.n	800fd64 <__sfp+0x1c>
 800fdb0:	2104      	movs	r1, #4
 800fdb2:	4638      	mov	r0, r7
 800fdb4:	f7ff ff62 	bl	800fc7c <__sfmoreglue>
 800fdb8:	4604      	mov	r4, r0
 800fdba:	6030      	str	r0, [r6, #0]
 800fdbc:	2800      	cmp	r0, #0
 800fdbe:	d1d5      	bne.n	800fd6c <__sfp+0x24>
 800fdc0:	f7ff ff78 	bl	800fcb4 <__sfp_lock_release>
 800fdc4:	230c      	movs	r3, #12
 800fdc6:	603b      	str	r3, [r7, #0]
 800fdc8:	e7ee      	b.n	800fda8 <__sfp+0x60>
 800fdca:	bf00      	nop
 800fdcc:	08012b84 	.word	0x08012b84
 800fdd0:	ffff0001 	.word	0xffff0001

0800fdd4 <_fwalk_reent>:
 800fdd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fdd8:	4606      	mov	r6, r0
 800fdda:	4688      	mov	r8, r1
 800fddc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fde0:	2700      	movs	r7, #0
 800fde2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fde6:	f1b9 0901 	subs.w	r9, r9, #1
 800fdea:	d505      	bpl.n	800fdf8 <_fwalk_reent+0x24>
 800fdec:	6824      	ldr	r4, [r4, #0]
 800fdee:	2c00      	cmp	r4, #0
 800fdf0:	d1f7      	bne.n	800fde2 <_fwalk_reent+0xe>
 800fdf2:	4638      	mov	r0, r7
 800fdf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fdf8:	89ab      	ldrh	r3, [r5, #12]
 800fdfa:	2b01      	cmp	r3, #1
 800fdfc:	d907      	bls.n	800fe0e <_fwalk_reent+0x3a>
 800fdfe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fe02:	3301      	adds	r3, #1
 800fe04:	d003      	beq.n	800fe0e <_fwalk_reent+0x3a>
 800fe06:	4629      	mov	r1, r5
 800fe08:	4630      	mov	r0, r6
 800fe0a:	47c0      	blx	r8
 800fe0c:	4307      	orrs	r7, r0
 800fe0e:	3568      	adds	r5, #104	; 0x68
 800fe10:	e7e9      	b.n	800fde6 <_fwalk_reent+0x12>
	...

0800fe14 <__libc_init_array>:
 800fe14:	b570      	push	{r4, r5, r6, lr}
 800fe16:	4d0d      	ldr	r5, [pc, #52]	; (800fe4c <__libc_init_array+0x38>)
 800fe18:	4c0d      	ldr	r4, [pc, #52]	; (800fe50 <__libc_init_array+0x3c>)
 800fe1a:	1b64      	subs	r4, r4, r5
 800fe1c:	10a4      	asrs	r4, r4, #2
 800fe1e:	2600      	movs	r6, #0
 800fe20:	42a6      	cmp	r6, r4
 800fe22:	d109      	bne.n	800fe38 <__libc_init_array+0x24>
 800fe24:	4d0b      	ldr	r5, [pc, #44]	; (800fe54 <__libc_init_array+0x40>)
 800fe26:	4c0c      	ldr	r4, [pc, #48]	; (800fe58 <__libc_init_array+0x44>)
 800fe28:	f002 fb9c 	bl	8012564 <_init>
 800fe2c:	1b64      	subs	r4, r4, r5
 800fe2e:	10a4      	asrs	r4, r4, #2
 800fe30:	2600      	movs	r6, #0
 800fe32:	42a6      	cmp	r6, r4
 800fe34:	d105      	bne.n	800fe42 <__libc_init_array+0x2e>
 800fe36:	bd70      	pop	{r4, r5, r6, pc}
 800fe38:	f855 3b04 	ldr.w	r3, [r5], #4
 800fe3c:	4798      	blx	r3
 800fe3e:	3601      	adds	r6, #1
 800fe40:	e7ee      	b.n	800fe20 <__libc_init_array+0xc>
 800fe42:	f855 3b04 	ldr.w	r3, [r5], #4
 800fe46:	4798      	blx	r3
 800fe48:	3601      	adds	r6, #1
 800fe4a:	e7f2      	b.n	800fe32 <__libc_init_array+0x1e>
 800fe4c:	08012dd0 	.word	0x08012dd0
 800fe50:	08012dd0 	.word	0x08012dd0
 800fe54:	08012dd0 	.word	0x08012dd0
 800fe58:	08012dd4 	.word	0x08012dd4

0800fe5c <__retarget_lock_init_recursive>:
 800fe5c:	4770      	bx	lr

0800fe5e <__retarget_lock_acquire_recursive>:
 800fe5e:	4770      	bx	lr

0800fe60 <__retarget_lock_release_recursive>:
 800fe60:	4770      	bx	lr

0800fe62 <memcpy>:
 800fe62:	440a      	add	r2, r1
 800fe64:	4291      	cmp	r1, r2
 800fe66:	f100 33ff 	add.w	r3, r0, #4294967295
 800fe6a:	d100      	bne.n	800fe6e <memcpy+0xc>
 800fe6c:	4770      	bx	lr
 800fe6e:	b510      	push	{r4, lr}
 800fe70:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fe74:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fe78:	4291      	cmp	r1, r2
 800fe7a:	d1f9      	bne.n	800fe70 <memcpy+0xe>
 800fe7c:	bd10      	pop	{r4, pc}

0800fe7e <memset>:
 800fe7e:	4402      	add	r2, r0
 800fe80:	4603      	mov	r3, r0
 800fe82:	4293      	cmp	r3, r2
 800fe84:	d100      	bne.n	800fe88 <memset+0xa>
 800fe86:	4770      	bx	lr
 800fe88:	f803 1b01 	strb.w	r1, [r3], #1
 800fe8c:	e7f9      	b.n	800fe82 <memset+0x4>
	...

0800fe90 <_malloc_r>:
 800fe90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe92:	1ccd      	adds	r5, r1, #3
 800fe94:	f025 0503 	bic.w	r5, r5, #3
 800fe98:	3508      	adds	r5, #8
 800fe9a:	2d0c      	cmp	r5, #12
 800fe9c:	bf38      	it	cc
 800fe9e:	250c      	movcc	r5, #12
 800fea0:	2d00      	cmp	r5, #0
 800fea2:	4606      	mov	r6, r0
 800fea4:	db01      	blt.n	800feaa <_malloc_r+0x1a>
 800fea6:	42a9      	cmp	r1, r5
 800fea8:	d903      	bls.n	800feb2 <_malloc_r+0x22>
 800feaa:	230c      	movs	r3, #12
 800feac:	6033      	str	r3, [r6, #0]
 800feae:	2000      	movs	r0, #0
 800feb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800feb2:	f000 fbd5 	bl	8010660 <__malloc_lock>
 800feb6:	4921      	ldr	r1, [pc, #132]	; (800ff3c <_malloc_r+0xac>)
 800feb8:	680a      	ldr	r2, [r1, #0]
 800feba:	4614      	mov	r4, r2
 800febc:	b99c      	cbnz	r4, 800fee6 <_malloc_r+0x56>
 800febe:	4f20      	ldr	r7, [pc, #128]	; (800ff40 <_malloc_r+0xb0>)
 800fec0:	683b      	ldr	r3, [r7, #0]
 800fec2:	b923      	cbnz	r3, 800fece <_malloc_r+0x3e>
 800fec4:	4621      	mov	r1, r4
 800fec6:	4630      	mov	r0, r6
 800fec8:	f000 f934 	bl	8010134 <_sbrk_r>
 800fecc:	6038      	str	r0, [r7, #0]
 800fece:	4629      	mov	r1, r5
 800fed0:	4630      	mov	r0, r6
 800fed2:	f000 f92f 	bl	8010134 <_sbrk_r>
 800fed6:	1c43      	adds	r3, r0, #1
 800fed8:	d123      	bne.n	800ff22 <_malloc_r+0x92>
 800feda:	230c      	movs	r3, #12
 800fedc:	6033      	str	r3, [r6, #0]
 800fede:	4630      	mov	r0, r6
 800fee0:	f000 fbc4 	bl	801066c <__malloc_unlock>
 800fee4:	e7e3      	b.n	800feae <_malloc_r+0x1e>
 800fee6:	6823      	ldr	r3, [r4, #0]
 800fee8:	1b5b      	subs	r3, r3, r5
 800feea:	d417      	bmi.n	800ff1c <_malloc_r+0x8c>
 800feec:	2b0b      	cmp	r3, #11
 800feee:	d903      	bls.n	800fef8 <_malloc_r+0x68>
 800fef0:	6023      	str	r3, [r4, #0]
 800fef2:	441c      	add	r4, r3
 800fef4:	6025      	str	r5, [r4, #0]
 800fef6:	e004      	b.n	800ff02 <_malloc_r+0x72>
 800fef8:	6863      	ldr	r3, [r4, #4]
 800fefa:	42a2      	cmp	r2, r4
 800fefc:	bf0c      	ite	eq
 800fefe:	600b      	streq	r3, [r1, #0]
 800ff00:	6053      	strne	r3, [r2, #4]
 800ff02:	4630      	mov	r0, r6
 800ff04:	f000 fbb2 	bl	801066c <__malloc_unlock>
 800ff08:	f104 000b 	add.w	r0, r4, #11
 800ff0c:	1d23      	adds	r3, r4, #4
 800ff0e:	f020 0007 	bic.w	r0, r0, #7
 800ff12:	1ac2      	subs	r2, r0, r3
 800ff14:	d0cc      	beq.n	800feb0 <_malloc_r+0x20>
 800ff16:	1a1b      	subs	r3, r3, r0
 800ff18:	50a3      	str	r3, [r4, r2]
 800ff1a:	e7c9      	b.n	800feb0 <_malloc_r+0x20>
 800ff1c:	4622      	mov	r2, r4
 800ff1e:	6864      	ldr	r4, [r4, #4]
 800ff20:	e7cc      	b.n	800febc <_malloc_r+0x2c>
 800ff22:	1cc4      	adds	r4, r0, #3
 800ff24:	f024 0403 	bic.w	r4, r4, #3
 800ff28:	42a0      	cmp	r0, r4
 800ff2a:	d0e3      	beq.n	800fef4 <_malloc_r+0x64>
 800ff2c:	1a21      	subs	r1, r4, r0
 800ff2e:	4630      	mov	r0, r6
 800ff30:	f000 f900 	bl	8010134 <_sbrk_r>
 800ff34:	3001      	adds	r0, #1
 800ff36:	d1dd      	bne.n	800fef4 <_malloc_r+0x64>
 800ff38:	e7cf      	b.n	800feda <_malloc_r+0x4a>
 800ff3a:	bf00      	nop
 800ff3c:	2000437c 	.word	0x2000437c
 800ff40:	20004380 	.word	0x20004380

0800ff44 <iprintf>:
 800ff44:	b40f      	push	{r0, r1, r2, r3}
 800ff46:	4b0a      	ldr	r3, [pc, #40]	; (800ff70 <iprintf+0x2c>)
 800ff48:	b513      	push	{r0, r1, r4, lr}
 800ff4a:	681c      	ldr	r4, [r3, #0]
 800ff4c:	b124      	cbz	r4, 800ff58 <iprintf+0x14>
 800ff4e:	69a3      	ldr	r3, [r4, #24]
 800ff50:	b913      	cbnz	r3, 800ff58 <iprintf+0x14>
 800ff52:	4620      	mov	r0, r4
 800ff54:	f7ff fec0 	bl	800fcd8 <__sinit>
 800ff58:	ab05      	add	r3, sp, #20
 800ff5a:	9a04      	ldr	r2, [sp, #16]
 800ff5c:	68a1      	ldr	r1, [r4, #8]
 800ff5e:	9301      	str	r3, [sp, #4]
 800ff60:	4620      	mov	r0, r4
 800ff62:	f000 fd5f 	bl	8010a24 <_vfiprintf_r>
 800ff66:	b002      	add	sp, #8
 800ff68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ff6c:	b004      	add	sp, #16
 800ff6e:	4770      	bx	lr
 800ff70:	200002cc 	.word	0x200002cc

0800ff74 <_puts_r>:
 800ff74:	b570      	push	{r4, r5, r6, lr}
 800ff76:	460e      	mov	r6, r1
 800ff78:	4605      	mov	r5, r0
 800ff7a:	b118      	cbz	r0, 800ff84 <_puts_r+0x10>
 800ff7c:	6983      	ldr	r3, [r0, #24]
 800ff7e:	b90b      	cbnz	r3, 800ff84 <_puts_r+0x10>
 800ff80:	f7ff feaa 	bl	800fcd8 <__sinit>
 800ff84:	69ab      	ldr	r3, [r5, #24]
 800ff86:	68ac      	ldr	r4, [r5, #8]
 800ff88:	b913      	cbnz	r3, 800ff90 <_puts_r+0x1c>
 800ff8a:	4628      	mov	r0, r5
 800ff8c:	f7ff fea4 	bl	800fcd8 <__sinit>
 800ff90:	4b2c      	ldr	r3, [pc, #176]	; (8010044 <_puts_r+0xd0>)
 800ff92:	429c      	cmp	r4, r3
 800ff94:	d120      	bne.n	800ffd8 <_puts_r+0x64>
 800ff96:	686c      	ldr	r4, [r5, #4]
 800ff98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ff9a:	07db      	lsls	r3, r3, #31
 800ff9c:	d405      	bmi.n	800ffaa <_puts_r+0x36>
 800ff9e:	89a3      	ldrh	r3, [r4, #12]
 800ffa0:	0598      	lsls	r0, r3, #22
 800ffa2:	d402      	bmi.n	800ffaa <_puts_r+0x36>
 800ffa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ffa6:	f7ff ff5a 	bl	800fe5e <__retarget_lock_acquire_recursive>
 800ffaa:	89a3      	ldrh	r3, [r4, #12]
 800ffac:	0719      	lsls	r1, r3, #28
 800ffae:	d51d      	bpl.n	800ffec <_puts_r+0x78>
 800ffb0:	6923      	ldr	r3, [r4, #16]
 800ffb2:	b1db      	cbz	r3, 800ffec <_puts_r+0x78>
 800ffb4:	3e01      	subs	r6, #1
 800ffb6:	68a3      	ldr	r3, [r4, #8]
 800ffb8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ffbc:	3b01      	subs	r3, #1
 800ffbe:	60a3      	str	r3, [r4, #8]
 800ffc0:	bb39      	cbnz	r1, 8010012 <_puts_r+0x9e>
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	da38      	bge.n	8010038 <_puts_r+0xc4>
 800ffc6:	4622      	mov	r2, r4
 800ffc8:	210a      	movs	r1, #10
 800ffca:	4628      	mov	r0, r5
 800ffcc:	f000 f92e 	bl	801022c <__swbuf_r>
 800ffd0:	3001      	adds	r0, #1
 800ffd2:	d011      	beq.n	800fff8 <_puts_r+0x84>
 800ffd4:	250a      	movs	r5, #10
 800ffd6:	e011      	b.n	800fffc <_puts_r+0x88>
 800ffd8:	4b1b      	ldr	r3, [pc, #108]	; (8010048 <_puts_r+0xd4>)
 800ffda:	429c      	cmp	r4, r3
 800ffdc:	d101      	bne.n	800ffe2 <_puts_r+0x6e>
 800ffde:	68ac      	ldr	r4, [r5, #8]
 800ffe0:	e7da      	b.n	800ff98 <_puts_r+0x24>
 800ffe2:	4b1a      	ldr	r3, [pc, #104]	; (801004c <_puts_r+0xd8>)
 800ffe4:	429c      	cmp	r4, r3
 800ffe6:	bf08      	it	eq
 800ffe8:	68ec      	ldreq	r4, [r5, #12]
 800ffea:	e7d5      	b.n	800ff98 <_puts_r+0x24>
 800ffec:	4621      	mov	r1, r4
 800ffee:	4628      	mov	r0, r5
 800fff0:	f000 f980 	bl	80102f4 <__swsetup_r>
 800fff4:	2800      	cmp	r0, #0
 800fff6:	d0dd      	beq.n	800ffb4 <_puts_r+0x40>
 800fff8:	f04f 35ff 	mov.w	r5, #4294967295
 800fffc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fffe:	07da      	lsls	r2, r3, #31
 8010000:	d405      	bmi.n	801000e <_puts_r+0x9a>
 8010002:	89a3      	ldrh	r3, [r4, #12]
 8010004:	059b      	lsls	r3, r3, #22
 8010006:	d402      	bmi.n	801000e <_puts_r+0x9a>
 8010008:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801000a:	f7ff ff29 	bl	800fe60 <__retarget_lock_release_recursive>
 801000e:	4628      	mov	r0, r5
 8010010:	bd70      	pop	{r4, r5, r6, pc}
 8010012:	2b00      	cmp	r3, #0
 8010014:	da04      	bge.n	8010020 <_puts_r+0xac>
 8010016:	69a2      	ldr	r2, [r4, #24]
 8010018:	429a      	cmp	r2, r3
 801001a:	dc06      	bgt.n	801002a <_puts_r+0xb6>
 801001c:	290a      	cmp	r1, #10
 801001e:	d004      	beq.n	801002a <_puts_r+0xb6>
 8010020:	6823      	ldr	r3, [r4, #0]
 8010022:	1c5a      	adds	r2, r3, #1
 8010024:	6022      	str	r2, [r4, #0]
 8010026:	7019      	strb	r1, [r3, #0]
 8010028:	e7c5      	b.n	800ffb6 <_puts_r+0x42>
 801002a:	4622      	mov	r2, r4
 801002c:	4628      	mov	r0, r5
 801002e:	f000 f8fd 	bl	801022c <__swbuf_r>
 8010032:	3001      	adds	r0, #1
 8010034:	d1bf      	bne.n	800ffb6 <_puts_r+0x42>
 8010036:	e7df      	b.n	800fff8 <_puts_r+0x84>
 8010038:	6823      	ldr	r3, [r4, #0]
 801003a:	250a      	movs	r5, #10
 801003c:	1c5a      	adds	r2, r3, #1
 801003e:	6022      	str	r2, [r4, #0]
 8010040:	701d      	strb	r5, [r3, #0]
 8010042:	e7db      	b.n	800fffc <_puts_r+0x88>
 8010044:	08012b44 	.word	0x08012b44
 8010048:	08012b64 	.word	0x08012b64
 801004c:	08012b24 	.word	0x08012b24

08010050 <puts>:
 8010050:	4b02      	ldr	r3, [pc, #8]	; (801005c <puts+0xc>)
 8010052:	4601      	mov	r1, r0
 8010054:	6818      	ldr	r0, [r3, #0]
 8010056:	f7ff bf8d 	b.w	800ff74 <_puts_r>
 801005a:	bf00      	nop
 801005c:	200002cc 	.word	0x200002cc

08010060 <cleanup_glue>:
 8010060:	b538      	push	{r3, r4, r5, lr}
 8010062:	460c      	mov	r4, r1
 8010064:	6809      	ldr	r1, [r1, #0]
 8010066:	4605      	mov	r5, r0
 8010068:	b109      	cbz	r1, 801006e <cleanup_glue+0xe>
 801006a:	f7ff fff9 	bl	8010060 <cleanup_glue>
 801006e:	4621      	mov	r1, r4
 8010070:	4628      	mov	r0, r5
 8010072:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010076:	f000 baff 	b.w	8010678 <_free_r>
	...

0801007c <_reclaim_reent>:
 801007c:	4b2c      	ldr	r3, [pc, #176]	; (8010130 <_reclaim_reent+0xb4>)
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	4283      	cmp	r3, r0
 8010082:	b570      	push	{r4, r5, r6, lr}
 8010084:	4604      	mov	r4, r0
 8010086:	d051      	beq.n	801012c <_reclaim_reent+0xb0>
 8010088:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801008a:	b143      	cbz	r3, 801009e <_reclaim_reent+0x22>
 801008c:	68db      	ldr	r3, [r3, #12]
 801008e:	2b00      	cmp	r3, #0
 8010090:	d14a      	bne.n	8010128 <_reclaim_reent+0xac>
 8010092:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010094:	6819      	ldr	r1, [r3, #0]
 8010096:	b111      	cbz	r1, 801009e <_reclaim_reent+0x22>
 8010098:	4620      	mov	r0, r4
 801009a:	f000 faed 	bl	8010678 <_free_r>
 801009e:	6961      	ldr	r1, [r4, #20]
 80100a0:	b111      	cbz	r1, 80100a8 <_reclaim_reent+0x2c>
 80100a2:	4620      	mov	r0, r4
 80100a4:	f000 fae8 	bl	8010678 <_free_r>
 80100a8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80100aa:	b111      	cbz	r1, 80100b2 <_reclaim_reent+0x36>
 80100ac:	4620      	mov	r0, r4
 80100ae:	f000 fae3 	bl	8010678 <_free_r>
 80100b2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80100b4:	b111      	cbz	r1, 80100bc <_reclaim_reent+0x40>
 80100b6:	4620      	mov	r0, r4
 80100b8:	f000 fade 	bl	8010678 <_free_r>
 80100bc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80100be:	b111      	cbz	r1, 80100c6 <_reclaim_reent+0x4a>
 80100c0:	4620      	mov	r0, r4
 80100c2:	f000 fad9 	bl	8010678 <_free_r>
 80100c6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80100c8:	b111      	cbz	r1, 80100d0 <_reclaim_reent+0x54>
 80100ca:	4620      	mov	r0, r4
 80100cc:	f000 fad4 	bl	8010678 <_free_r>
 80100d0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80100d2:	b111      	cbz	r1, 80100da <_reclaim_reent+0x5e>
 80100d4:	4620      	mov	r0, r4
 80100d6:	f000 facf 	bl	8010678 <_free_r>
 80100da:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80100dc:	b111      	cbz	r1, 80100e4 <_reclaim_reent+0x68>
 80100de:	4620      	mov	r0, r4
 80100e0:	f000 faca 	bl	8010678 <_free_r>
 80100e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80100e6:	b111      	cbz	r1, 80100ee <_reclaim_reent+0x72>
 80100e8:	4620      	mov	r0, r4
 80100ea:	f000 fac5 	bl	8010678 <_free_r>
 80100ee:	69a3      	ldr	r3, [r4, #24]
 80100f0:	b1e3      	cbz	r3, 801012c <_reclaim_reent+0xb0>
 80100f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80100f4:	4620      	mov	r0, r4
 80100f6:	4798      	blx	r3
 80100f8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80100fa:	b1b9      	cbz	r1, 801012c <_reclaim_reent+0xb0>
 80100fc:	4620      	mov	r0, r4
 80100fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010102:	f7ff bfad 	b.w	8010060 <cleanup_glue>
 8010106:	5949      	ldr	r1, [r1, r5]
 8010108:	b941      	cbnz	r1, 801011c <_reclaim_reent+0xa0>
 801010a:	3504      	adds	r5, #4
 801010c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801010e:	2d80      	cmp	r5, #128	; 0x80
 8010110:	68d9      	ldr	r1, [r3, #12]
 8010112:	d1f8      	bne.n	8010106 <_reclaim_reent+0x8a>
 8010114:	4620      	mov	r0, r4
 8010116:	f000 faaf 	bl	8010678 <_free_r>
 801011a:	e7ba      	b.n	8010092 <_reclaim_reent+0x16>
 801011c:	680e      	ldr	r6, [r1, #0]
 801011e:	4620      	mov	r0, r4
 8010120:	f000 faaa 	bl	8010678 <_free_r>
 8010124:	4631      	mov	r1, r6
 8010126:	e7ef      	b.n	8010108 <_reclaim_reent+0x8c>
 8010128:	2500      	movs	r5, #0
 801012a:	e7ef      	b.n	801010c <_reclaim_reent+0x90>
 801012c:	bd70      	pop	{r4, r5, r6, pc}
 801012e:	bf00      	nop
 8010130:	200002cc 	.word	0x200002cc

08010134 <_sbrk_r>:
 8010134:	b538      	push	{r3, r4, r5, lr}
 8010136:	4d06      	ldr	r5, [pc, #24]	; (8010150 <_sbrk_r+0x1c>)
 8010138:	2300      	movs	r3, #0
 801013a:	4604      	mov	r4, r0
 801013c:	4608      	mov	r0, r1
 801013e:	602b      	str	r3, [r5, #0]
 8010140:	f7f2 fea2 	bl	8002e88 <_sbrk>
 8010144:	1c43      	adds	r3, r0, #1
 8010146:	d102      	bne.n	801014e <_sbrk_r+0x1a>
 8010148:	682b      	ldr	r3, [r5, #0]
 801014a:	b103      	cbz	r3, 801014e <_sbrk_r+0x1a>
 801014c:	6023      	str	r3, [r4, #0]
 801014e:	bd38      	pop	{r3, r4, r5, pc}
 8010150:	20004c50 	.word	0x20004c50

08010154 <siprintf>:
 8010154:	b40e      	push	{r1, r2, r3}
 8010156:	b500      	push	{lr}
 8010158:	b09c      	sub	sp, #112	; 0x70
 801015a:	ab1d      	add	r3, sp, #116	; 0x74
 801015c:	9002      	str	r0, [sp, #8]
 801015e:	9006      	str	r0, [sp, #24]
 8010160:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010164:	4809      	ldr	r0, [pc, #36]	; (801018c <siprintf+0x38>)
 8010166:	9107      	str	r1, [sp, #28]
 8010168:	9104      	str	r1, [sp, #16]
 801016a:	4909      	ldr	r1, [pc, #36]	; (8010190 <siprintf+0x3c>)
 801016c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010170:	9105      	str	r1, [sp, #20]
 8010172:	6800      	ldr	r0, [r0, #0]
 8010174:	9301      	str	r3, [sp, #4]
 8010176:	a902      	add	r1, sp, #8
 8010178:	f000 fb2a 	bl	80107d0 <_svfiprintf_r>
 801017c:	9b02      	ldr	r3, [sp, #8]
 801017e:	2200      	movs	r2, #0
 8010180:	701a      	strb	r2, [r3, #0]
 8010182:	b01c      	add	sp, #112	; 0x70
 8010184:	f85d eb04 	ldr.w	lr, [sp], #4
 8010188:	b003      	add	sp, #12
 801018a:	4770      	bx	lr
 801018c:	200002cc 	.word	0x200002cc
 8010190:	ffff0208 	.word	0xffff0208

08010194 <__sread>:
 8010194:	b510      	push	{r4, lr}
 8010196:	460c      	mov	r4, r1
 8010198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801019c:	f000 ff06 	bl	8010fac <_read_r>
 80101a0:	2800      	cmp	r0, #0
 80101a2:	bfab      	itete	ge
 80101a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80101a6:	89a3      	ldrhlt	r3, [r4, #12]
 80101a8:	181b      	addge	r3, r3, r0
 80101aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80101ae:	bfac      	ite	ge
 80101b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80101b2:	81a3      	strhlt	r3, [r4, #12]
 80101b4:	bd10      	pop	{r4, pc}

080101b6 <__swrite>:
 80101b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101ba:	461f      	mov	r7, r3
 80101bc:	898b      	ldrh	r3, [r1, #12]
 80101be:	05db      	lsls	r3, r3, #23
 80101c0:	4605      	mov	r5, r0
 80101c2:	460c      	mov	r4, r1
 80101c4:	4616      	mov	r6, r2
 80101c6:	d505      	bpl.n	80101d4 <__swrite+0x1e>
 80101c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101cc:	2302      	movs	r3, #2
 80101ce:	2200      	movs	r2, #0
 80101d0:	f000 f9d0 	bl	8010574 <_lseek_r>
 80101d4:	89a3      	ldrh	r3, [r4, #12]
 80101d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80101da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80101de:	81a3      	strh	r3, [r4, #12]
 80101e0:	4632      	mov	r2, r6
 80101e2:	463b      	mov	r3, r7
 80101e4:	4628      	mov	r0, r5
 80101e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80101ea:	f000 b871 	b.w	80102d0 <_write_r>

080101ee <__sseek>:
 80101ee:	b510      	push	{r4, lr}
 80101f0:	460c      	mov	r4, r1
 80101f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101f6:	f000 f9bd 	bl	8010574 <_lseek_r>
 80101fa:	1c43      	adds	r3, r0, #1
 80101fc:	89a3      	ldrh	r3, [r4, #12]
 80101fe:	bf15      	itete	ne
 8010200:	6560      	strne	r0, [r4, #84]	; 0x54
 8010202:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010206:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801020a:	81a3      	strheq	r3, [r4, #12]
 801020c:	bf18      	it	ne
 801020e:	81a3      	strhne	r3, [r4, #12]
 8010210:	bd10      	pop	{r4, pc}

08010212 <__sclose>:
 8010212:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010216:	f000 b8db 	b.w	80103d0 <_close_r>

0801021a <strcpy>:
 801021a:	4603      	mov	r3, r0
 801021c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010220:	f803 2b01 	strb.w	r2, [r3], #1
 8010224:	2a00      	cmp	r2, #0
 8010226:	d1f9      	bne.n	801021c <strcpy+0x2>
 8010228:	4770      	bx	lr
	...

0801022c <__swbuf_r>:
 801022c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801022e:	460e      	mov	r6, r1
 8010230:	4614      	mov	r4, r2
 8010232:	4605      	mov	r5, r0
 8010234:	b118      	cbz	r0, 801023e <__swbuf_r+0x12>
 8010236:	6983      	ldr	r3, [r0, #24]
 8010238:	b90b      	cbnz	r3, 801023e <__swbuf_r+0x12>
 801023a:	f7ff fd4d 	bl	800fcd8 <__sinit>
 801023e:	4b21      	ldr	r3, [pc, #132]	; (80102c4 <__swbuf_r+0x98>)
 8010240:	429c      	cmp	r4, r3
 8010242:	d12b      	bne.n	801029c <__swbuf_r+0x70>
 8010244:	686c      	ldr	r4, [r5, #4]
 8010246:	69a3      	ldr	r3, [r4, #24]
 8010248:	60a3      	str	r3, [r4, #8]
 801024a:	89a3      	ldrh	r3, [r4, #12]
 801024c:	071a      	lsls	r2, r3, #28
 801024e:	d52f      	bpl.n	80102b0 <__swbuf_r+0x84>
 8010250:	6923      	ldr	r3, [r4, #16]
 8010252:	b36b      	cbz	r3, 80102b0 <__swbuf_r+0x84>
 8010254:	6923      	ldr	r3, [r4, #16]
 8010256:	6820      	ldr	r0, [r4, #0]
 8010258:	1ac0      	subs	r0, r0, r3
 801025a:	6963      	ldr	r3, [r4, #20]
 801025c:	b2f6      	uxtb	r6, r6
 801025e:	4283      	cmp	r3, r0
 8010260:	4637      	mov	r7, r6
 8010262:	dc04      	bgt.n	801026e <__swbuf_r+0x42>
 8010264:	4621      	mov	r1, r4
 8010266:	4628      	mov	r0, r5
 8010268:	f000 f948 	bl	80104fc <_fflush_r>
 801026c:	bb30      	cbnz	r0, 80102bc <__swbuf_r+0x90>
 801026e:	68a3      	ldr	r3, [r4, #8]
 8010270:	3b01      	subs	r3, #1
 8010272:	60a3      	str	r3, [r4, #8]
 8010274:	6823      	ldr	r3, [r4, #0]
 8010276:	1c5a      	adds	r2, r3, #1
 8010278:	6022      	str	r2, [r4, #0]
 801027a:	701e      	strb	r6, [r3, #0]
 801027c:	6963      	ldr	r3, [r4, #20]
 801027e:	3001      	adds	r0, #1
 8010280:	4283      	cmp	r3, r0
 8010282:	d004      	beq.n	801028e <__swbuf_r+0x62>
 8010284:	89a3      	ldrh	r3, [r4, #12]
 8010286:	07db      	lsls	r3, r3, #31
 8010288:	d506      	bpl.n	8010298 <__swbuf_r+0x6c>
 801028a:	2e0a      	cmp	r6, #10
 801028c:	d104      	bne.n	8010298 <__swbuf_r+0x6c>
 801028e:	4621      	mov	r1, r4
 8010290:	4628      	mov	r0, r5
 8010292:	f000 f933 	bl	80104fc <_fflush_r>
 8010296:	b988      	cbnz	r0, 80102bc <__swbuf_r+0x90>
 8010298:	4638      	mov	r0, r7
 801029a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801029c:	4b0a      	ldr	r3, [pc, #40]	; (80102c8 <__swbuf_r+0x9c>)
 801029e:	429c      	cmp	r4, r3
 80102a0:	d101      	bne.n	80102a6 <__swbuf_r+0x7a>
 80102a2:	68ac      	ldr	r4, [r5, #8]
 80102a4:	e7cf      	b.n	8010246 <__swbuf_r+0x1a>
 80102a6:	4b09      	ldr	r3, [pc, #36]	; (80102cc <__swbuf_r+0xa0>)
 80102a8:	429c      	cmp	r4, r3
 80102aa:	bf08      	it	eq
 80102ac:	68ec      	ldreq	r4, [r5, #12]
 80102ae:	e7ca      	b.n	8010246 <__swbuf_r+0x1a>
 80102b0:	4621      	mov	r1, r4
 80102b2:	4628      	mov	r0, r5
 80102b4:	f000 f81e 	bl	80102f4 <__swsetup_r>
 80102b8:	2800      	cmp	r0, #0
 80102ba:	d0cb      	beq.n	8010254 <__swbuf_r+0x28>
 80102bc:	f04f 37ff 	mov.w	r7, #4294967295
 80102c0:	e7ea      	b.n	8010298 <__swbuf_r+0x6c>
 80102c2:	bf00      	nop
 80102c4:	08012b44 	.word	0x08012b44
 80102c8:	08012b64 	.word	0x08012b64
 80102cc:	08012b24 	.word	0x08012b24

080102d0 <_write_r>:
 80102d0:	b538      	push	{r3, r4, r5, lr}
 80102d2:	4d07      	ldr	r5, [pc, #28]	; (80102f0 <_write_r+0x20>)
 80102d4:	4604      	mov	r4, r0
 80102d6:	4608      	mov	r0, r1
 80102d8:	4611      	mov	r1, r2
 80102da:	2200      	movs	r2, #0
 80102dc:	602a      	str	r2, [r5, #0]
 80102de:	461a      	mov	r2, r3
 80102e0:	f7f2 fd81 	bl	8002de6 <_write>
 80102e4:	1c43      	adds	r3, r0, #1
 80102e6:	d102      	bne.n	80102ee <_write_r+0x1e>
 80102e8:	682b      	ldr	r3, [r5, #0]
 80102ea:	b103      	cbz	r3, 80102ee <_write_r+0x1e>
 80102ec:	6023      	str	r3, [r4, #0]
 80102ee:	bd38      	pop	{r3, r4, r5, pc}
 80102f0:	20004c50 	.word	0x20004c50

080102f4 <__swsetup_r>:
 80102f4:	4b32      	ldr	r3, [pc, #200]	; (80103c0 <__swsetup_r+0xcc>)
 80102f6:	b570      	push	{r4, r5, r6, lr}
 80102f8:	681d      	ldr	r5, [r3, #0]
 80102fa:	4606      	mov	r6, r0
 80102fc:	460c      	mov	r4, r1
 80102fe:	b125      	cbz	r5, 801030a <__swsetup_r+0x16>
 8010300:	69ab      	ldr	r3, [r5, #24]
 8010302:	b913      	cbnz	r3, 801030a <__swsetup_r+0x16>
 8010304:	4628      	mov	r0, r5
 8010306:	f7ff fce7 	bl	800fcd8 <__sinit>
 801030a:	4b2e      	ldr	r3, [pc, #184]	; (80103c4 <__swsetup_r+0xd0>)
 801030c:	429c      	cmp	r4, r3
 801030e:	d10f      	bne.n	8010330 <__swsetup_r+0x3c>
 8010310:	686c      	ldr	r4, [r5, #4]
 8010312:	89a3      	ldrh	r3, [r4, #12]
 8010314:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010318:	0719      	lsls	r1, r3, #28
 801031a:	d42c      	bmi.n	8010376 <__swsetup_r+0x82>
 801031c:	06dd      	lsls	r5, r3, #27
 801031e:	d411      	bmi.n	8010344 <__swsetup_r+0x50>
 8010320:	2309      	movs	r3, #9
 8010322:	6033      	str	r3, [r6, #0]
 8010324:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010328:	81a3      	strh	r3, [r4, #12]
 801032a:	f04f 30ff 	mov.w	r0, #4294967295
 801032e:	e03e      	b.n	80103ae <__swsetup_r+0xba>
 8010330:	4b25      	ldr	r3, [pc, #148]	; (80103c8 <__swsetup_r+0xd4>)
 8010332:	429c      	cmp	r4, r3
 8010334:	d101      	bne.n	801033a <__swsetup_r+0x46>
 8010336:	68ac      	ldr	r4, [r5, #8]
 8010338:	e7eb      	b.n	8010312 <__swsetup_r+0x1e>
 801033a:	4b24      	ldr	r3, [pc, #144]	; (80103cc <__swsetup_r+0xd8>)
 801033c:	429c      	cmp	r4, r3
 801033e:	bf08      	it	eq
 8010340:	68ec      	ldreq	r4, [r5, #12]
 8010342:	e7e6      	b.n	8010312 <__swsetup_r+0x1e>
 8010344:	0758      	lsls	r0, r3, #29
 8010346:	d512      	bpl.n	801036e <__swsetup_r+0x7a>
 8010348:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801034a:	b141      	cbz	r1, 801035e <__swsetup_r+0x6a>
 801034c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010350:	4299      	cmp	r1, r3
 8010352:	d002      	beq.n	801035a <__swsetup_r+0x66>
 8010354:	4630      	mov	r0, r6
 8010356:	f000 f98f 	bl	8010678 <_free_r>
 801035a:	2300      	movs	r3, #0
 801035c:	6363      	str	r3, [r4, #52]	; 0x34
 801035e:	89a3      	ldrh	r3, [r4, #12]
 8010360:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010364:	81a3      	strh	r3, [r4, #12]
 8010366:	2300      	movs	r3, #0
 8010368:	6063      	str	r3, [r4, #4]
 801036a:	6923      	ldr	r3, [r4, #16]
 801036c:	6023      	str	r3, [r4, #0]
 801036e:	89a3      	ldrh	r3, [r4, #12]
 8010370:	f043 0308 	orr.w	r3, r3, #8
 8010374:	81a3      	strh	r3, [r4, #12]
 8010376:	6923      	ldr	r3, [r4, #16]
 8010378:	b94b      	cbnz	r3, 801038e <__swsetup_r+0x9a>
 801037a:	89a3      	ldrh	r3, [r4, #12]
 801037c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010380:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010384:	d003      	beq.n	801038e <__swsetup_r+0x9a>
 8010386:	4621      	mov	r1, r4
 8010388:	4630      	mov	r0, r6
 801038a:	f000 f929 	bl	80105e0 <__smakebuf_r>
 801038e:	89a0      	ldrh	r0, [r4, #12]
 8010390:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010394:	f010 0301 	ands.w	r3, r0, #1
 8010398:	d00a      	beq.n	80103b0 <__swsetup_r+0xbc>
 801039a:	2300      	movs	r3, #0
 801039c:	60a3      	str	r3, [r4, #8]
 801039e:	6963      	ldr	r3, [r4, #20]
 80103a0:	425b      	negs	r3, r3
 80103a2:	61a3      	str	r3, [r4, #24]
 80103a4:	6923      	ldr	r3, [r4, #16]
 80103a6:	b943      	cbnz	r3, 80103ba <__swsetup_r+0xc6>
 80103a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80103ac:	d1ba      	bne.n	8010324 <__swsetup_r+0x30>
 80103ae:	bd70      	pop	{r4, r5, r6, pc}
 80103b0:	0781      	lsls	r1, r0, #30
 80103b2:	bf58      	it	pl
 80103b4:	6963      	ldrpl	r3, [r4, #20]
 80103b6:	60a3      	str	r3, [r4, #8]
 80103b8:	e7f4      	b.n	80103a4 <__swsetup_r+0xb0>
 80103ba:	2000      	movs	r0, #0
 80103bc:	e7f7      	b.n	80103ae <__swsetup_r+0xba>
 80103be:	bf00      	nop
 80103c0:	200002cc 	.word	0x200002cc
 80103c4:	08012b44 	.word	0x08012b44
 80103c8:	08012b64 	.word	0x08012b64
 80103cc:	08012b24 	.word	0x08012b24

080103d0 <_close_r>:
 80103d0:	b538      	push	{r3, r4, r5, lr}
 80103d2:	4d06      	ldr	r5, [pc, #24]	; (80103ec <_close_r+0x1c>)
 80103d4:	2300      	movs	r3, #0
 80103d6:	4604      	mov	r4, r0
 80103d8:	4608      	mov	r0, r1
 80103da:	602b      	str	r3, [r5, #0]
 80103dc:	f7f2 fd1f 	bl	8002e1e <_close>
 80103e0:	1c43      	adds	r3, r0, #1
 80103e2:	d102      	bne.n	80103ea <_close_r+0x1a>
 80103e4:	682b      	ldr	r3, [r5, #0]
 80103e6:	b103      	cbz	r3, 80103ea <_close_r+0x1a>
 80103e8:	6023      	str	r3, [r4, #0]
 80103ea:	bd38      	pop	{r3, r4, r5, pc}
 80103ec:	20004c50 	.word	0x20004c50

080103f0 <__sflush_r>:
 80103f0:	898a      	ldrh	r2, [r1, #12]
 80103f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103f6:	4605      	mov	r5, r0
 80103f8:	0710      	lsls	r0, r2, #28
 80103fa:	460c      	mov	r4, r1
 80103fc:	d458      	bmi.n	80104b0 <__sflush_r+0xc0>
 80103fe:	684b      	ldr	r3, [r1, #4]
 8010400:	2b00      	cmp	r3, #0
 8010402:	dc05      	bgt.n	8010410 <__sflush_r+0x20>
 8010404:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010406:	2b00      	cmp	r3, #0
 8010408:	dc02      	bgt.n	8010410 <__sflush_r+0x20>
 801040a:	2000      	movs	r0, #0
 801040c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010410:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010412:	2e00      	cmp	r6, #0
 8010414:	d0f9      	beq.n	801040a <__sflush_r+0x1a>
 8010416:	2300      	movs	r3, #0
 8010418:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801041c:	682f      	ldr	r7, [r5, #0]
 801041e:	602b      	str	r3, [r5, #0]
 8010420:	d032      	beq.n	8010488 <__sflush_r+0x98>
 8010422:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010424:	89a3      	ldrh	r3, [r4, #12]
 8010426:	075a      	lsls	r2, r3, #29
 8010428:	d505      	bpl.n	8010436 <__sflush_r+0x46>
 801042a:	6863      	ldr	r3, [r4, #4]
 801042c:	1ac0      	subs	r0, r0, r3
 801042e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010430:	b10b      	cbz	r3, 8010436 <__sflush_r+0x46>
 8010432:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010434:	1ac0      	subs	r0, r0, r3
 8010436:	2300      	movs	r3, #0
 8010438:	4602      	mov	r2, r0
 801043a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801043c:	6a21      	ldr	r1, [r4, #32]
 801043e:	4628      	mov	r0, r5
 8010440:	47b0      	blx	r6
 8010442:	1c43      	adds	r3, r0, #1
 8010444:	89a3      	ldrh	r3, [r4, #12]
 8010446:	d106      	bne.n	8010456 <__sflush_r+0x66>
 8010448:	6829      	ldr	r1, [r5, #0]
 801044a:	291d      	cmp	r1, #29
 801044c:	d82c      	bhi.n	80104a8 <__sflush_r+0xb8>
 801044e:	4a2a      	ldr	r2, [pc, #168]	; (80104f8 <__sflush_r+0x108>)
 8010450:	40ca      	lsrs	r2, r1
 8010452:	07d6      	lsls	r6, r2, #31
 8010454:	d528      	bpl.n	80104a8 <__sflush_r+0xb8>
 8010456:	2200      	movs	r2, #0
 8010458:	6062      	str	r2, [r4, #4]
 801045a:	04d9      	lsls	r1, r3, #19
 801045c:	6922      	ldr	r2, [r4, #16]
 801045e:	6022      	str	r2, [r4, #0]
 8010460:	d504      	bpl.n	801046c <__sflush_r+0x7c>
 8010462:	1c42      	adds	r2, r0, #1
 8010464:	d101      	bne.n	801046a <__sflush_r+0x7a>
 8010466:	682b      	ldr	r3, [r5, #0]
 8010468:	b903      	cbnz	r3, 801046c <__sflush_r+0x7c>
 801046a:	6560      	str	r0, [r4, #84]	; 0x54
 801046c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801046e:	602f      	str	r7, [r5, #0]
 8010470:	2900      	cmp	r1, #0
 8010472:	d0ca      	beq.n	801040a <__sflush_r+0x1a>
 8010474:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010478:	4299      	cmp	r1, r3
 801047a:	d002      	beq.n	8010482 <__sflush_r+0x92>
 801047c:	4628      	mov	r0, r5
 801047e:	f000 f8fb 	bl	8010678 <_free_r>
 8010482:	2000      	movs	r0, #0
 8010484:	6360      	str	r0, [r4, #52]	; 0x34
 8010486:	e7c1      	b.n	801040c <__sflush_r+0x1c>
 8010488:	6a21      	ldr	r1, [r4, #32]
 801048a:	2301      	movs	r3, #1
 801048c:	4628      	mov	r0, r5
 801048e:	47b0      	blx	r6
 8010490:	1c41      	adds	r1, r0, #1
 8010492:	d1c7      	bne.n	8010424 <__sflush_r+0x34>
 8010494:	682b      	ldr	r3, [r5, #0]
 8010496:	2b00      	cmp	r3, #0
 8010498:	d0c4      	beq.n	8010424 <__sflush_r+0x34>
 801049a:	2b1d      	cmp	r3, #29
 801049c:	d001      	beq.n	80104a2 <__sflush_r+0xb2>
 801049e:	2b16      	cmp	r3, #22
 80104a0:	d101      	bne.n	80104a6 <__sflush_r+0xb6>
 80104a2:	602f      	str	r7, [r5, #0]
 80104a4:	e7b1      	b.n	801040a <__sflush_r+0x1a>
 80104a6:	89a3      	ldrh	r3, [r4, #12]
 80104a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80104ac:	81a3      	strh	r3, [r4, #12]
 80104ae:	e7ad      	b.n	801040c <__sflush_r+0x1c>
 80104b0:	690f      	ldr	r7, [r1, #16]
 80104b2:	2f00      	cmp	r7, #0
 80104b4:	d0a9      	beq.n	801040a <__sflush_r+0x1a>
 80104b6:	0793      	lsls	r3, r2, #30
 80104b8:	680e      	ldr	r6, [r1, #0]
 80104ba:	bf08      	it	eq
 80104bc:	694b      	ldreq	r3, [r1, #20]
 80104be:	600f      	str	r7, [r1, #0]
 80104c0:	bf18      	it	ne
 80104c2:	2300      	movne	r3, #0
 80104c4:	eba6 0807 	sub.w	r8, r6, r7
 80104c8:	608b      	str	r3, [r1, #8]
 80104ca:	f1b8 0f00 	cmp.w	r8, #0
 80104ce:	dd9c      	ble.n	801040a <__sflush_r+0x1a>
 80104d0:	6a21      	ldr	r1, [r4, #32]
 80104d2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80104d4:	4643      	mov	r3, r8
 80104d6:	463a      	mov	r2, r7
 80104d8:	4628      	mov	r0, r5
 80104da:	47b0      	blx	r6
 80104dc:	2800      	cmp	r0, #0
 80104de:	dc06      	bgt.n	80104ee <__sflush_r+0xfe>
 80104e0:	89a3      	ldrh	r3, [r4, #12]
 80104e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80104e6:	81a3      	strh	r3, [r4, #12]
 80104e8:	f04f 30ff 	mov.w	r0, #4294967295
 80104ec:	e78e      	b.n	801040c <__sflush_r+0x1c>
 80104ee:	4407      	add	r7, r0
 80104f0:	eba8 0800 	sub.w	r8, r8, r0
 80104f4:	e7e9      	b.n	80104ca <__sflush_r+0xda>
 80104f6:	bf00      	nop
 80104f8:	20400001 	.word	0x20400001

080104fc <_fflush_r>:
 80104fc:	b538      	push	{r3, r4, r5, lr}
 80104fe:	690b      	ldr	r3, [r1, #16]
 8010500:	4605      	mov	r5, r0
 8010502:	460c      	mov	r4, r1
 8010504:	b913      	cbnz	r3, 801050c <_fflush_r+0x10>
 8010506:	2500      	movs	r5, #0
 8010508:	4628      	mov	r0, r5
 801050a:	bd38      	pop	{r3, r4, r5, pc}
 801050c:	b118      	cbz	r0, 8010516 <_fflush_r+0x1a>
 801050e:	6983      	ldr	r3, [r0, #24]
 8010510:	b90b      	cbnz	r3, 8010516 <_fflush_r+0x1a>
 8010512:	f7ff fbe1 	bl	800fcd8 <__sinit>
 8010516:	4b14      	ldr	r3, [pc, #80]	; (8010568 <_fflush_r+0x6c>)
 8010518:	429c      	cmp	r4, r3
 801051a:	d11b      	bne.n	8010554 <_fflush_r+0x58>
 801051c:	686c      	ldr	r4, [r5, #4]
 801051e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010522:	2b00      	cmp	r3, #0
 8010524:	d0ef      	beq.n	8010506 <_fflush_r+0xa>
 8010526:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010528:	07d0      	lsls	r0, r2, #31
 801052a:	d404      	bmi.n	8010536 <_fflush_r+0x3a>
 801052c:	0599      	lsls	r1, r3, #22
 801052e:	d402      	bmi.n	8010536 <_fflush_r+0x3a>
 8010530:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010532:	f7ff fc94 	bl	800fe5e <__retarget_lock_acquire_recursive>
 8010536:	4628      	mov	r0, r5
 8010538:	4621      	mov	r1, r4
 801053a:	f7ff ff59 	bl	80103f0 <__sflush_r>
 801053e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010540:	07da      	lsls	r2, r3, #31
 8010542:	4605      	mov	r5, r0
 8010544:	d4e0      	bmi.n	8010508 <_fflush_r+0xc>
 8010546:	89a3      	ldrh	r3, [r4, #12]
 8010548:	059b      	lsls	r3, r3, #22
 801054a:	d4dd      	bmi.n	8010508 <_fflush_r+0xc>
 801054c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801054e:	f7ff fc87 	bl	800fe60 <__retarget_lock_release_recursive>
 8010552:	e7d9      	b.n	8010508 <_fflush_r+0xc>
 8010554:	4b05      	ldr	r3, [pc, #20]	; (801056c <_fflush_r+0x70>)
 8010556:	429c      	cmp	r4, r3
 8010558:	d101      	bne.n	801055e <_fflush_r+0x62>
 801055a:	68ac      	ldr	r4, [r5, #8]
 801055c:	e7df      	b.n	801051e <_fflush_r+0x22>
 801055e:	4b04      	ldr	r3, [pc, #16]	; (8010570 <_fflush_r+0x74>)
 8010560:	429c      	cmp	r4, r3
 8010562:	bf08      	it	eq
 8010564:	68ec      	ldreq	r4, [r5, #12]
 8010566:	e7da      	b.n	801051e <_fflush_r+0x22>
 8010568:	08012b44 	.word	0x08012b44
 801056c:	08012b64 	.word	0x08012b64
 8010570:	08012b24 	.word	0x08012b24

08010574 <_lseek_r>:
 8010574:	b538      	push	{r3, r4, r5, lr}
 8010576:	4d07      	ldr	r5, [pc, #28]	; (8010594 <_lseek_r+0x20>)
 8010578:	4604      	mov	r4, r0
 801057a:	4608      	mov	r0, r1
 801057c:	4611      	mov	r1, r2
 801057e:	2200      	movs	r2, #0
 8010580:	602a      	str	r2, [r5, #0]
 8010582:	461a      	mov	r2, r3
 8010584:	f7f2 fc72 	bl	8002e6c <_lseek>
 8010588:	1c43      	adds	r3, r0, #1
 801058a:	d102      	bne.n	8010592 <_lseek_r+0x1e>
 801058c:	682b      	ldr	r3, [r5, #0]
 801058e:	b103      	cbz	r3, 8010592 <_lseek_r+0x1e>
 8010590:	6023      	str	r3, [r4, #0]
 8010592:	bd38      	pop	{r3, r4, r5, pc}
 8010594:	20004c50 	.word	0x20004c50

08010598 <__swhatbuf_r>:
 8010598:	b570      	push	{r4, r5, r6, lr}
 801059a:	460e      	mov	r6, r1
 801059c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105a0:	2900      	cmp	r1, #0
 80105a2:	b096      	sub	sp, #88	; 0x58
 80105a4:	4614      	mov	r4, r2
 80105a6:	461d      	mov	r5, r3
 80105a8:	da07      	bge.n	80105ba <__swhatbuf_r+0x22>
 80105aa:	2300      	movs	r3, #0
 80105ac:	602b      	str	r3, [r5, #0]
 80105ae:	89b3      	ldrh	r3, [r6, #12]
 80105b0:	061a      	lsls	r2, r3, #24
 80105b2:	d410      	bmi.n	80105d6 <__swhatbuf_r+0x3e>
 80105b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105b8:	e00e      	b.n	80105d8 <__swhatbuf_r+0x40>
 80105ba:	466a      	mov	r2, sp
 80105bc:	f000 fd08 	bl	8010fd0 <_fstat_r>
 80105c0:	2800      	cmp	r0, #0
 80105c2:	dbf2      	blt.n	80105aa <__swhatbuf_r+0x12>
 80105c4:	9a01      	ldr	r2, [sp, #4]
 80105c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80105ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80105ce:	425a      	negs	r2, r3
 80105d0:	415a      	adcs	r2, r3
 80105d2:	602a      	str	r2, [r5, #0]
 80105d4:	e7ee      	b.n	80105b4 <__swhatbuf_r+0x1c>
 80105d6:	2340      	movs	r3, #64	; 0x40
 80105d8:	2000      	movs	r0, #0
 80105da:	6023      	str	r3, [r4, #0]
 80105dc:	b016      	add	sp, #88	; 0x58
 80105de:	bd70      	pop	{r4, r5, r6, pc}

080105e0 <__smakebuf_r>:
 80105e0:	898b      	ldrh	r3, [r1, #12]
 80105e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80105e4:	079d      	lsls	r5, r3, #30
 80105e6:	4606      	mov	r6, r0
 80105e8:	460c      	mov	r4, r1
 80105ea:	d507      	bpl.n	80105fc <__smakebuf_r+0x1c>
 80105ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80105f0:	6023      	str	r3, [r4, #0]
 80105f2:	6123      	str	r3, [r4, #16]
 80105f4:	2301      	movs	r3, #1
 80105f6:	6163      	str	r3, [r4, #20]
 80105f8:	b002      	add	sp, #8
 80105fa:	bd70      	pop	{r4, r5, r6, pc}
 80105fc:	ab01      	add	r3, sp, #4
 80105fe:	466a      	mov	r2, sp
 8010600:	f7ff ffca 	bl	8010598 <__swhatbuf_r>
 8010604:	9900      	ldr	r1, [sp, #0]
 8010606:	4605      	mov	r5, r0
 8010608:	4630      	mov	r0, r6
 801060a:	f7ff fc41 	bl	800fe90 <_malloc_r>
 801060e:	b948      	cbnz	r0, 8010624 <__smakebuf_r+0x44>
 8010610:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010614:	059a      	lsls	r2, r3, #22
 8010616:	d4ef      	bmi.n	80105f8 <__smakebuf_r+0x18>
 8010618:	f023 0303 	bic.w	r3, r3, #3
 801061c:	f043 0302 	orr.w	r3, r3, #2
 8010620:	81a3      	strh	r3, [r4, #12]
 8010622:	e7e3      	b.n	80105ec <__smakebuf_r+0xc>
 8010624:	4b0d      	ldr	r3, [pc, #52]	; (801065c <__smakebuf_r+0x7c>)
 8010626:	62b3      	str	r3, [r6, #40]	; 0x28
 8010628:	89a3      	ldrh	r3, [r4, #12]
 801062a:	6020      	str	r0, [r4, #0]
 801062c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010630:	81a3      	strh	r3, [r4, #12]
 8010632:	9b00      	ldr	r3, [sp, #0]
 8010634:	6163      	str	r3, [r4, #20]
 8010636:	9b01      	ldr	r3, [sp, #4]
 8010638:	6120      	str	r0, [r4, #16]
 801063a:	b15b      	cbz	r3, 8010654 <__smakebuf_r+0x74>
 801063c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010640:	4630      	mov	r0, r6
 8010642:	f000 fcd7 	bl	8010ff4 <_isatty_r>
 8010646:	b128      	cbz	r0, 8010654 <__smakebuf_r+0x74>
 8010648:	89a3      	ldrh	r3, [r4, #12]
 801064a:	f023 0303 	bic.w	r3, r3, #3
 801064e:	f043 0301 	orr.w	r3, r3, #1
 8010652:	81a3      	strh	r3, [r4, #12]
 8010654:	89a0      	ldrh	r0, [r4, #12]
 8010656:	4305      	orrs	r5, r0
 8010658:	81a5      	strh	r5, [r4, #12]
 801065a:	e7cd      	b.n	80105f8 <__smakebuf_r+0x18>
 801065c:	0800fc71 	.word	0x0800fc71

08010660 <__malloc_lock>:
 8010660:	4801      	ldr	r0, [pc, #4]	; (8010668 <__malloc_lock+0x8>)
 8010662:	f7ff bbfc 	b.w	800fe5e <__retarget_lock_acquire_recursive>
 8010666:	bf00      	nop
 8010668:	20004c48 	.word	0x20004c48

0801066c <__malloc_unlock>:
 801066c:	4801      	ldr	r0, [pc, #4]	; (8010674 <__malloc_unlock+0x8>)
 801066e:	f7ff bbf7 	b.w	800fe60 <__retarget_lock_release_recursive>
 8010672:	bf00      	nop
 8010674:	20004c48 	.word	0x20004c48

08010678 <_free_r>:
 8010678:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801067a:	2900      	cmp	r1, #0
 801067c:	d048      	beq.n	8010710 <_free_r+0x98>
 801067e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010682:	9001      	str	r0, [sp, #4]
 8010684:	2b00      	cmp	r3, #0
 8010686:	f1a1 0404 	sub.w	r4, r1, #4
 801068a:	bfb8      	it	lt
 801068c:	18e4      	addlt	r4, r4, r3
 801068e:	f7ff ffe7 	bl	8010660 <__malloc_lock>
 8010692:	4a20      	ldr	r2, [pc, #128]	; (8010714 <_free_r+0x9c>)
 8010694:	9801      	ldr	r0, [sp, #4]
 8010696:	6813      	ldr	r3, [r2, #0]
 8010698:	4615      	mov	r5, r2
 801069a:	b933      	cbnz	r3, 80106aa <_free_r+0x32>
 801069c:	6063      	str	r3, [r4, #4]
 801069e:	6014      	str	r4, [r2, #0]
 80106a0:	b003      	add	sp, #12
 80106a2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80106a6:	f7ff bfe1 	b.w	801066c <__malloc_unlock>
 80106aa:	42a3      	cmp	r3, r4
 80106ac:	d90b      	bls.n	80106c6 <_free_r+0x4e>
 80106ae:	6821      	ldr	r1, [r4, #0]
 80106b0:	1862      	adds	r2, r4, r1
 80106b2:	4293      	cmp	r3, r2
 80106b4:	bf04      	itt	eq
 80106b6:	681a      	ldreq	r2, [r3, #0]
 80106b8:	685b      	ldreq	r3, [r3, #4]
 80106ba:	6063      	str	r3, [r4, #4]
 80106bc:	bf04      	itt	eq
 80106be:	1852      	addeq	r2, r2, r1
 80106c0:	6022      	streq	r2, [r4, #0]
 80106c2:	602c      	str	r4, [r5, #0]
 80106c4:	e7ec      	b.n	80106a0 <_free_r+0x28>
 80106c6:	461a      	mov	r2, r3
 80106c8:	685b      	ldr	r3, [r3, #4]
 80106ca:	b10b      	cbz	r3, 80106d0 <_free_r+0x58>
 80106cc:	42a3      	cmp	r3, r4
 80106ce:	d9fa      	bls.n	80106c6 <_free_r+0x4e>
 80106d0:	6811      	ldr	r1, [r2, #0]
 80106d2:	1855      	adds	r5, r2, r1
 80106d4:	42a5      	cmp	r5, r4
 80106d6:	d10b      	bne.n	80106f0 <_free_r+0x78>
 80106d8:	6824      	ldr	r4, [r4, #0]
 80106da:	4421      	add	r1, r4
 80106dc:	1854      	adds	r4, r2, r1
 80106de:	42a3      	cmp	r3, r4
 80106e0:	6011      	str	r1, [r2, #0]
 80106e2:	d1dd      	bne.n	80106a0 <_free_r+0x28>
 80106e4:	681c      	ldr	r4, [r3, #0]
 80106e6:	685b      	ldr	r3, [r3, #4]
 80106e8:	6053      	str	r3, [r2, #4]
 80106ea:	4421      	add	r1, r4
 80106ec:	6011      	str	r1, [r2, #0]
 80106ee:	e7d7      	b.n	80106a0 <_free_r+0x28>
 80106f0:	d902      	bls.n	80106f8 <_free_r+0x80>
 80106f2:	230c      	movs	r3, #12
 80106f4:	6003      	str	r3, [r0, #0]
 80106f6:	e7d3      	b.n	80106a0 <_free_r+0x28>
 80106f8:	6825      	ldr	r5, [r4, #0]
 80106fa:	1961      	adds	r1, r4, r5
 80106fc:	428b      	cmp	r3, r1
 80106fe:	bf04      	itt	eq
 8010700:	6819      	ldreq	r1, [r3, #0]
 8010702:	685b      	ldreq	r3, [r3, #4]
 8010704:	6063      	str	r3, [r4, #4]
 8010706:	bf04      	itt	eq
 8010708:	1949      	addeq	r1, r1, r5
 801070a:	6021      	streq	r1, [r4, #0]
 801070c:	6054      	str	r4, [r2, #4]
 801070e:	e7c7      	b.n	80106a0 <_free_r+0x28>
 8010710:	b003      	add	sp, #12
 8010712:	bd30      	pop	{r4, r5, pc}
 8010714:	2000437c 	.word	0x2000437c

08010718 <__ssputs_r>:
 8010718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801071c:	688e      	ldr	r6, [r1, #8]
 801071e:	429e      	cmp	r6, r3
 8010720:	4682      	mov	sl, r0
 8010722:	460c      	mov	r4, r1
 8010724:	4690      	mov	r8, r2
 8010726:	461f      	mov	r7, r3
 8010728:	d838      	bhi.n	801079c <__ssputs_r+0x84>
 801072a:	898a      	ldrh	r2, [r1, #12]
 801072c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010730:	d032      	beq.n	8010798 <__ssputs_r+0x80>
 8010732:	6825      	ldr	r5, [r4, #0]
 8010734:	6909      	ldr	r1, [r1, #16]
 8010736:	eba5 0901 	sub.w	r9, r5, r1
 801073a:	6965      	ldr	r5, [r4, #20]
 801073c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010740:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010744:	3301      	adds	r3, #1
 8010746:	444b      	add	r3, r9
 8010748:	106d      	asrs	r5, r5, #1
 801074a:	429d      	cmp	r5, r3
 801074c:	bf38      	it	cc
 801074e:	461d      	movcc	r5, r3
 8010750:	0553      	lsls	r3, r2, #21
 8010752:	d531      	bpl.n	80107b8 <__ssputs_r+0xa0>
 8010754:	4629      	mov	r1, r5
 8010756:	f7ff fb9b 	bl	800fe90 <_malloc_r>
 801075a:	4606      	mov	r6, r0
 801075c:	b950      	cbnz	r0, 8010774 <__ssputs_r+0x5c>
 801075e:	230c      	movs	r3, #12
 8010760:	f8ca 3000 	str.w	r3, [sl]
 8010764:	89a3      	ldrh	r3, [r4, #12]
 8010766:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801076a:	81a3      	strh	r3, [r4, #12]
 801076c:	f04f 30ff 	mov.w	r0, #4294967295
 8010770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010774:	6921      	ldr	r1, [r4, #16]
 8010776:	464a      	mov	r2, r9
 8010778:	f7ff fb73 	bl	800fe62 <memcpy>
 801077c:	89a3      	ldrh	r3, [r4, #12]
 801077e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010782:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010786:	81a3      	strh	r3, [r4, #12]
 8010788:	6126      	str	r6, [r4, #16]
 801078a:	6165      	str	r5, [r4, #20]
 801078c:	444e      	add	r6, r9
 801078e:	eba5 0509 	sub.w	r5, r5, r9
 8010792:	6026      	str	r6, [r4, #0]
 8010794:	60a5      	str	r5, [r4, #8]
 8010796:	463e      	mov	r6, r7
 8010798:	42be      	cmp	r6, r7
 801079a:	d900      	bls.n	801079e <__ssputs_r+0x86>
 801079c:	463e      	mov	r6, r7
 801079e:	4632      	mov	r2, r6
 80107a0:	6820      	ldr	r0, [r4, #0]
 80107a2:	4641      	mov	r1, r8
 80107a4:	f000 fc36 	bl	8011014 <memmove>
 80107a8:	68a3      	ldr	r3, [r4, #8]
 80107aa:	6822      	ldr	r2, [r4, #0]
 80107ac:	1b9b      	subs	r3, r3, r6
 80107ae:	4432      	add	r2, r6
 80107b0:	60a3      	str	r3, [r4, #8]
 80107b2:	6022      	str	r2, [r4, #0]
 80107b4:	2000      	movs	r0, #0
 80107b6:	e7db      	b.n	8010770 <__ssputs_r+0x58>
 80107b8:	462a      	mov	r2, r5
 80107ba:	f000 fc45 	bl	8011048 <_realloc_r>
 80107be:	4606      	mov	r6, r0
 80107c0:	2800      	cmp	r0, #0
 80107c2:	d1e1      	bne.n	8010788 <__ssputs_r+0x70>
 80107c4:	6921      	ldr	r1, [r4, #16]
 80107c6:	4650      	mov	r0, sl
 80107c8:	f7ff ff56 	bl	8010678 <_free_r>
 80107cc:	e7c7      	b.n	801075e <__ssputs_r+0x46>
	...

080107d0 <_svfiprintf_r>:
 80107d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107d4:	4698      	mov	r8, r3
 80107d6:	898b      	ldrh	r3, [r1, #12]
 80107d8:	061b      	lsls	r3, r3, #24
 80107da:	b09d      	sub	sp, #116	; 0x74
 80107dc:	4607      	mov	r7, r0
 80107de:	460d      	mov	r5, r1
 80107e0:	4614      	mov	r4, r2
 80107e2:	d50e      	bpl.n	8010802 <_svfiprintf_r+0x32>
 80107e4:	690b      	ldr	r3, [r1, #16]
 80107e6:	b963      	cbnz	r3, 8010802 <_svfiprintf_r+0x32>
 80107e8:	2140      	movs	r1, #64	; 0x40
 80107ea:	f7ff fb51 	bl	800fe90 <_malloc_r>
 80107ee:	6028      	str	r0, [r5, #0]
 80107f0:	6128      	str	r0, [r5, #16]
 80107f2:	b920      	cbnz	r0, 80107fe <_svfiprintf_r+0x2e>
 80107f4:	230c      	movs	r3, #12
 80107f6:	603b      	str	r3, [r7, #0]
 80107f8:	f04f 30ff 	mov.w	r0, #4294967295
 80107fc:	e0d1      	b.n	80109a2 <_svfiprintf_r+0x1d2>
 80107fe:	2340      	movs	r3, #64	; 0x40
 8010800:	616b      	str	r3, [r5, #20]
 8010802:	2300      	movs	r3, #0
 8010804:	9309      	str	r3, [sp, #36]	; 0x24
 8010806:	2320      	movs	r3, #32
 8010808:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801080c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010810:	2330      	movs	r3, #48	; 0x30
 8010812:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80109bc <_svfiprintf_r+0x1ec>
 8010816:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801081a:	f04f 0901 	mov.w	r9, #1
 801081e:	4623      	mov	r3, r4
 8010820:	469a      	mov	sl, r3
 8010822:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010826:	b10a      	cbz	r2, 801082c <_svfiprintf_r+0x5c>
 8010828:	2a25      	cmp	r2, #37	; 0x25
 801082a:	d1f9      	bne.n	8010820 <_svfiprintf_r+0x50>
 801082c:	ebba 0b04 	subs.w	fp, sl, r4
 8010830:	d00b      	beq.n	801084a <_svfiprintf_r+0x7a>
 8010832:	465b      	mov	r3, fp
 8010834:	4622      	mov	r2, r4
 8010836:	4629      	mov	r1, r5
 8010838:	4638      	mov	r0, r7
 801083a:	f7ff ff6d 	bl	8010718 <__ssputs_r>
 801083e:	3001      	adds	r0, #1
 8010840:	f000 80aa 	beq.w	8010998 <_svfiprintf_r+0x1c8>
 8010844:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010846:	445a      	add	r2, fp
 8010848:	9209      	str	r2, [sp, #36]	; 0x24
 801084a:	f89a 3000 	ldrb.w	r3, [sl]
 801084e:	2b00      	cmp	r3, #0
 8010850:	f000 80a2 	beq.w	8010998 <_svfiprintf_r+0x1c8>
 8010854:	2300      	movs	r3, #0
 8010856:	f04f 32ff 	mov.w	r2, #4294967295
 801085a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801085e:	f10a 0a01 	add.w	sl, sl, #1
 8010862:	9304      	str	r3, [sp, #16]
 8010864:	9307      	str	r3, [sp, #28]
 8010866:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801086a:	931a      	str	r3, [sp, #104]	; 0x68
 801086c:	4654      	mov	r4, sl
 801086e:	2205      	movs	r2, #5
 8010870:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010874:	4851      	ldr	r0, [pc, #324]	; (80109bc <_svfiprintf_r+0x1ec>)
 8010876:	f7ef fccb 	bl	8000210 <memchr>
 801087a:	9a04      	ldr	r2, [sp, #16]
 801087c:	b9d8      	cbnz	r0, 80108b6 <_svfiprintf_r+0xe6>
 801087e:	06d0      	lsls	r0, r2, #27
 8010880:	bf44      	itt	mi
 8010882:	2320      	movmi	r3, #32
 8010884:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010888:	0711      	lsls	r1, r2, #28
 801088a:	bf44      	itt	mi
 801088c:	232b      	movmi	r3, #43	; 0x2b
 801088e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010892:	f89a 3000 	ldrb.w	r3, [sl]
 8010896:	2b2a      	cmp	r3, #42	; 0x2a
 8010898:	d015      	beq.n	80108c6 <_svfiprintf_r+0xf6>
 801089a:	9a07      	ldr	r2, [sp, #28]
 801089c:	4654      	mov	r4, sl
 801089e:	2000      	movs	r0, #0
 80108a0:	f04f 0c0a 	mov.w	ip, #10
 80108a4:	4621      	mov	r1, r4
 80108a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80108aa:	3b30      	subs	r3, #48	; 0x30
 80108ac:	2b09      	cmp	r3, #9
 80108ae:	d94e      	bls.n	801094e <_svfiprintf_r+0x17e>
 80108b0:	b1b0      	cbz	r0, 80108e0 <_svfiprintf_r+0x110>
 80108b2:	9207      	str	r2, [sp, #28]
 80108b4:	e014      	b.n	80108e0 <_svfiprintf_r+0x110>
 80108b6:	eba0 0308 	sub.w	r3, r0, r8
 80108ba:	fa09 f303 	lsl.w	r3, r9, r3
 80108be:	4313      	orrs	r3, r2
 80108c0:	9304      	str	r3, [sp, #16]
 80108c2:	46a2      	mov	sl, r4
 80108c4:	e7d2      	b.n	801086c <_svfiprintf_r+0x9c>
 80108c6:	9b03      	ldr	r3, [sp, #12]
 80108c8:	1d19      	adds	r1, r3, #4
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	9103      	str	r1, [sp, #12]
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	bfbb      	ittet	lt
 80108d2:	425b      	neglt	r3, r3
 80108d4:	f042 0202 	orrlt.w	r2, r2, #2
 80108d8:	9307      	strge	r3, [sp, #28]
 80108da:	9307      	strlt	r3, [sp, #28]
 80108dc:	bfb8      	it	lt
 80108de:	9204      	strlt	r2, [sp, #16]
 80108e0:	7823      	ldrb	r3, [r4, #0]
 80108e2:	2b2e      	cmp	r3, #46	; 0x2e
 80108e4:	d10c      	bne.n	8010900 <_svfiprintf_r+0x130>
 80108e6:	7863      	ldrb	r3, [r4, #1]
 80108e8:	2b2a      	cmp	r3, #42	; 0x2a
 80108ea:	d135      	bne.n	8010958 <_svfiprintf_r+0x188>
 80108ec:	9b03      	ldr	r3, [sp, #12]
 80108ee:	1d1a      	adds	r2, r3, #4
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	9203      	str	r2, [sp, #12]
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	bfb8      	it	lt
 80108f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80108fc:	3402      	adds	r4, #2
 80108fe:	9305      	str	r3, [sp, #20]
 8010900:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80109cc <_svfiprintf_r+0x1fc>
 8010904:	7821      	ldrb	r1, [r4, #0]
 8010906:	2203      	movs	r2, #3
 8010908:	4650      	mov	r0, sl
 801090a:	f7ef fc81 	bl	8000210 <memchr>
 801090e:	b140      	cbz	r0, 8010922 <_svfiprintf_r+0x152>
 8010910:	2340      	movs	r3, #64	; 0x40
 8010912:	eba0 000a 	sub.w	r0, r0, sl
 8010916:	fa03 f000 	lsl.w	r0, r3, r0
 801091a:	9b04      	ldr	r3, [sp, #16]
 801091c:	4303      	orrs	r3, r0
 801091e:	3401      	adds	r4, #1
 8010920:	9304      	str	r3, [sp, #16]
 8010922:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010926:	4826      	ldr	r0, [pc, #152]	; (80109c0 <_svfiprintf_r+0x1f0>)
 8010928:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801092c:	2206      	movs	r2, #6
 801092e:	f7ef fc6f 	bl	8000210 <memchr>
 8010932:	2800      	cmp	r0, #0
 8010934:	d038      	beq.n	80109a8 <_svfiprintf_r+0x1d8>
 8010936:	4b23      	ldr	r3, [pc, #140]	; (80109c4 <_svfiprintf_r+0x1f4>)
 8010938:	bb1b      	cbnz	r3, 8010982 <_svfiprintf_r+0x1b2>
 801093a:	9b03      	ldr	r3, [sp, #12]
 801093c:	3307      	adds	r3, #7
 801093e:	f023 0307 	bic.w	r3, r3, #7
 8010942:	3308      	adds	r3, #8
 8010944:	9303      	str	r3, [sp, #12]
 8010946:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010948:	4433      	add	r3, r6
 801094a:	9309      	str	r3, [sp, #36]	; 0x24
 801094c:	e767      	b.n	801081e <_svfiprintf_r+0x4e>
 801094e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010952:	460c      	mov	r4, r1
 8010954:	2001      	movs	r0, #1
 8010956:	e7a5      	b.n	80108a4 <_svfiprintf_r+0xd4>
 8010958:	2300      	movs	r3, #0
 801095a:	3401      	adds	r4, #1
 801095c:	9305      	str	r3, [sp, #20]
 801095e:	4619      	mov	r1, r3
 8010960:	f04f 0c0a 	mov.w	ip, #10
 8010964:	4620      	mov	r0, r4
 8010966:	f810 2b01 	ldrb.w	r2, [r0], #1
 801096a:	3a30      	subs	r2, #48	; 0x30
 801096c:	2a09      	cmp	r2, #9
 801096e:	d903      	bls.n	8010978 <_svfiprintf_r+0x1a8>
 8010970:	2b00      	cmp	r3, #0
 8010972:	d0c5      	beq.n	8010900 <_svfiprintf_r+0x130>
 8010974:	9105      	str	r1, [sp, #20]
 8010976:	e7c3      	b.n	8010900 <_svfiprintf_r+0x130>
 8010978:	fb0c 2101 	mla	r1, ip, r1, r2
 801097c:	4604      	mov	r4, r0
 801097e:	2301      	movs	r3, #1
 8010980:	e7f0      	b.n	8010964 <_svfiprintf_r+0x194>
 8010982:	ab03      	add	r3, sp, #12
 8010984:	9300      	str	r3, [sp, #0]
 8010986:	462a      	mov	r2, r5
 8010988:	4b0f      	ldr	r3, [pc, #60]	; (80109c8 <_svfiprintf_r+0x1f8>)
 801098a:	a904      	add	r1, sp, #16
 801098c:	4638      	mov	r0, r7
 801098e:	f3af 8000 	nop.w
 8010992:	1c42      	adds	r2, r0, #1
 8010994:	4606      	mov	r6, r0
 8010996:	d1d6      	bne.n	8010946 <_svfiprintf_r+0x176>
 8010998:	89ab      	ldrh	r3, [r5, #12]
 801099a:	065b      	lsls	r3, r3, #25
 801099c:	f53f af2c 	bmi.w	80107f8 <_svfiprintf_r+0x28>
 80109a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80109a2:	b01d      	add	sp, #116	; 0x74
 80109a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109a8:	ab03      	add	r3, sp, #12
 80109aa:	9300      	str	r3, [sp, #0]
 80109ac:	462a      	mov	r2, r5
 80109ae:	4b06      	ldr	r3, [pc, #24]	; (80109c8 <_svfiprintf_r+0x1f8>)
 80109b0:	a904      	add	r1, sp, #16
 80109b2:	4638      	mov	r0, r7
 80109b4:	f000 f9d4 	bl	8010d60 <_printf_i>
 80109b8:	e7eb      	b.n	8010992 <_svfiprintf_r+0x1c2>
 80109ba:	bf00      	nop
 80109bc:	08012b88 	.word	0x08012b88
 80109c0:	08012b92 	.word	0x08012b92
 80109c4:	00000000 	.word	0x00000000
 80109c8:	08010719 	.word	0x08010719
 80109cc:	08012b8e 	.word	0x08012b8e

080109d0 <__sfputc_r>:
 80109d0:	6893      	ldr	r3, [r2, #8]
 80109d2:	3b01      	subs	r3, #1
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	b410      	push	{r4}
 80109d8:	6093      	str	r3, [r2, #8]
 80109da:	da08      	bge.n	80109ee <__sfputc_r+0x1e>
 80109dc:	6994      	ldr	r4, [r2, #24]
 80109de:	42a3      	cmp	r3, r4
 80109e0:	db01      	blt.n	80109e6 <__sfputc_r+0x16>
 80109e2:	290a      	cmp	r1, #10
 80109e4:	d103      	bne.n	80109ee <__sfputc_r+0x1e>
 80109e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80109ea:	f7ff bc1f 	b.w	801022c <__swbuf_r>
 80109ee:	6813      	ldr	r3, [r2, #0]
 80109f0:	1c58      	adds	r0, r3, #1
 80109f2:	6010      	str	r0, [r2, #0]
 80109f4:	7019      	strb	r1, [r3, #0]
 80109f6:	4608      	mov	r0, r1
 80109f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80109fc:	4770      	bx	lr

080109fe <__sfputs_r>:
 80109fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a00:	4606      	mov	r6, r0
 8010a02:	460f      	mov	r7, r1
 8010a04:	4614      	mov	r4, r2
 8010a06:	18d5      	adds	r5, r2, r3
 8010a08:	42ac      	cmp	r4, r5
 8010a0a:	d101      	bne.n	8010a10 <__sfputs_r+0x12>
 8010a0c:	2000      	movs	r0, #0
 8010a0e:	e007      	b.n	8010a20 <__sfputs_r+0x22>
 8010a10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a14:	463a      	mov	r2, r7
 8010a16:	4630      	mov	r0, r6
 8010a18:	f7ff ffda 	bl	80109d0 <__sfputc_r>
 8010a1c:	1c43      	adds	r3, r0, #1
 8010a1e:	d1f3      	bne.n	8010a08 <__sfputs_r+0xa>
 8010a20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010a24 <_vfiprintf_r>:
 8010a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a28:	460d      	mov	r5, r1
 8010a2a:	b09d      	sub	sp, #116	; 0x74
 8010a2c:	4614      	mov	r4, r2
 8010a2e:	4698      	mov	r8, r3
 8010a30:	4606      	mov	r6, r0
 8010a32:	b118      	cbz	r0, 8010a3c <_vfiprintf_r+0x18>
 8010a34:	6983      	ldr	r3, [r0, #24]
 8010a36:	b90b      	cbnz	r3, 8010a3c <_vfiprintf_r+0x18>
 8010a38:	f7ff f94e 	bl	800fcd8 <__sinit>
 8010a3c:	4b89      	ldr	r3, [pc, #548]	; (8010c64 <_vfiprintf_r+0x240>)
 8010a3e:	429d      	cmp	r5, r3
 8010a40:	d11b      	bne.n	8010a7a <_vfiprintf_r+0x56>
 8010a42:	6875      	ldr	r5, [r6, #4]
 8010a44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010a46:	07d9      	lsls	r1, r3, #31
 8010a48:	d405      	bmi.n	8010a56 <_vfiprintf_r+0x32>
 8010a4a:	89ab      	ldrh	r3, [r5, #12]
 8010a4c:	059a      	lsls	r2, r3, #22
 8010a4e:	d402      	bmi.n	8010a56 <_vfiprintf_r+0x32>
 8010a50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010a52:	f7ff fa04 	bl	800fe5e <__retarget_lock_acquire_recursive>
 8010a56:	89ab      	ldrh	r3, [r5, #12]
 8010a58:	071b      	lsls	r3, r3, #28
 8010a5a:	d501      	bpl.n	8010a60 <_vfiprintf_r+0x3c>
 8010a5c:	692b      	ldr	r3, [r5, #16]
 8010a5e:	b9eb      	cbnz	r3, 8010a9c <_vfiprintf_r+0x78>
 8010a60:	4629      	mov	r1, r5
 8010a62:	4630      	mov	r0, r6
 8010a64:	f7ff fc46 	bl	80102f4 <__swsetup_r>
 8010a68:	b1c0      	cbz	r0, 8010a9c <_vfiprintf_r+0x78>
 8010a6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010a6c:	07dc      	lsls	r4, r3, #31
 8010a6e:	d50e      	bpl.n	8010a8e <_vfiprintf_r+0x6a>
 8010a70:	f04f 30ff 	mov.w	r0, #4294967295
 8010a74:	b01d      	add	sp, #116	; 0x74
 8010a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a7a:	4b7b      	ldr	r3, [pc, #492]	; (8010c68 <_vfiprintf_r+0x244>)
 8010a7c:	429d      	cmp	r5, r3
 8010a7e:	d101      	bne.n	8010a84 <_vfiprintf_r+0x60>
 8010a80:	68b5      	ldr	r5, [r6, #8]
 8010a82:	e7df      	b.n	8010a44 <_vfiprintf_r+0x20>
 8010a84:	4b79      	ldr	r3, [pc, #484]	; (8010c6c <_vfiprintf_r+0x248>)
 8010a86:	429d      	cmp	r5, r3
 8010a88:	bf08      	it	eq
 8010a8a:	68f5      	ldreq	r5, [r6, #12]
 8010a8c:	e7da      	b.n	8010a44 <_vfiprintf_r+0x20>
 8010a8e:	89ab      	ldrh	r3, [r5, #12]
 8010a90:	0598      	lsls	r0, r3, #22
 8010a92:	d4ed      	bmi.n	8010a70 <_vfiprintf_r+0x4c>
 8010a94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010a96:	f7ff f9e3 	bl	800fe60 <__retarget_lock_release_recursive>
 8010a9a:	e7e9      	b.n	8010a70 <_vfiprintf_r+0x4c>
 8010a9c:	2300      	movs	r3, #0
 8010a9e:	9309      	str	r3, [sp, #36]	; 0x24
 8010aa0:	2320      	movs	r3, #32
 8010aa2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010aa6:	f8cd 800c 	str.w	r8, [sp, #12]
 8010aaa:	2330      	movs	r3, #48	; 0x30
 8010aac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010c70 <_vfiprintf_r+0x24c>
 8010ab0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010ab4:	f04f 0901 	mov.w	r9, #1
 8010ab8:	4623      	mov	r3, r4
 8010aba:	469a      	mov	sl, r3
 8010abc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010ac0:	b10a      	cbz	r2, 8010ac6 <_vfiprintf_r+0xa2>
 8010ac2:	2a25      	cmp	r2, #37	; 0x25
 8010ac4:	d1f9      	bne.n	8010aba <_vfiprintf_r+0x96>
 8010ac6:	ebba 0b04 	subs.w	fp, sl, r4
 8010aca:	d00b      	beq.n	8010ae4 <_vfiprintf_r+0xc0>
 8010acc:	465b      	mov	r3, fp
 8010ace:	4622      	mov	r2, r4
 8010ad0:	4629      	mov	r1, r5
 8010ad2:	4630      	mov	r0, r6
 8010ad4:	f7ff ff93 	bl	80109fe <__sfputs_r>
 8010ad8:	3001      	adds	r0, #1
 8010ada:	f000 80aa 	beq.w	8010c32 <_vfiprintf_r+0x20e>
 8010ade:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010ae0:	445a      	add	r2, fp
 8010ae2:	9209      	str	r2, [sp, #36]	; 0x24
 8010ae4:	f89a 3000 	ldrb.w	r3, [sl]
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	f000 80a2 	beq.w	8010c32 <_vfiprintf_r+0x20e>
 8010aee:	2300      	movs	r3, #0
 8010af0:	f04f 32ff 	mov.w	r2, #4294967295
 8010af4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010af8:	f10a 0a01 	add.w	sl, sl, #1
 8010afc:	9304      	str	r3, [sp, #16]
 8010afe:	9307      	str	r3, [sp, #28]
 8010b00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010b04:	931a      	str	r3, [sp, #104]	; 0x68
 8010b06:	4654      	mov	r4, sl
 8010b08:	2205      	movs	r2, #5
 8010b0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b0e:	4858      	ldr	r0, [pc, #352]	; (8010c70 <_vfiprintf_r+0x24c>)
 8010b10:	f7ef fb7e 	bl	8000210 <memchr>
 8010b14:	9a04      	ldr	r2, [sp, #16]
 8010b16:	b9d8      	cbnz	r0, 8010b50 <_vfiprintf_r+0x12c>
 8010b18:	06d1      	lsls	r1, r2, #27
 8010b1a:	bf44      	itt	mi
 8010b1c:	2320      	movmi	r3, #32
 8010b1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010b22:	0713      	lsls	r3, r2, #28
 8010b24:	bf44      	itt	mi
 8010b26:	232b      	movmi	r3, #43	; 0x2b
 8010b28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010b2c:	f89a 3000 	ldrb.w	r3, [sl]
 8010b30:	2b2a      	cmp	r3, #42	; 0x2a
 8010b32:	d015      	beq.n	8010b60 <_vfiprintf_r+0x13c>
 8010b34:	9a07      	ldr	r2, [sp, #28]
 8010b36:	4654      	mov	r4, sl
 8010b38:	2000      	movs	r0, #0
 8010b3a:	f04f 0c0a 	mov.w	ip, #10
 8010b3e:	4621      	mov	r1, r4
 8010b40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010b44:	3b30      	subs	r3, #48	; 0x30
 8010b46:	2b09      	cmp	r3, #9
 8010b48:	d94e      	bls.n	8010be8 <_vfiprintf_r+0x1c4>
 8010b4a:	b1b0      	cbz	r0, 8010b7a <_vfiprintf_r+0x156>
 8010b4c:	9207      	str	r2, [sp, #28]
 8010b4e:	e014      	b.n	8010b7a <_vfiprintf_r+0x156>
 8010b50:	eba0 0308 	sub.w	r3, r0, r8
 8010b54:	fa09 f303 	lsl.w	r3, r9, r3
 8010b58:	4313      	orrs	r3, r2
 8010b5a:	9304      	str	r3, [sp, #16]
 8010b5c:	46a2      	mov	sl, r4
 8010b5e:	e7d2      	b.n	8010b06 <_vfiprintf_r+0xe2>
 8010b60:	9b03      	ldr	r3, [sp, #12]
 8010b62:	1d19      	adds	r1, r3, #4
 8010b64:	681b      	ldr	r3, [r3, #0]
 8010b66:	9103      	str	r1, [sp, #12]
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	bfbb      	ittet	lt
 8010b6c:	425b      	neglt	r3, r3
 8010b6e:	f042 0202 	orrlt.w	r2, r2, #2
 8010b72:	9307      	strge	r3, [sp, #28]
 8010b74:	9307      	strlt	r3, [sp, #28]
 8010b76:	bfb8      	it	lt
 8010b78:	9204      	strlt	r2, [sp, #16]
 8010b7a:	7823      	ldrb	r3, [r4, #0]
 8010b7c:	2b2e      	cmp	r3, #46	; 0x2e
 8010b7e:	d10c      	bne.n	8010b9a <_vfiprintf_r+0x176>
 8010b80:	7863      	ldrb	r3, [r4, #1]
 8010b82:	2b2a      	cmp	r3, #42	; 0x2a
 8010b84:	d135      	bne.n	8010bf2 <_vfiprintf_r+0x1ce>
 8010b86:	9b03      	ldr	r3, [sp, #12]
 8010b88:	1d1a      	adds	r2, r3, #4
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	9203      	str	r2, [sp, #12]
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	bfb8      	it	lt
 8010b92:	f04f 33ff 	movlt.w	r3, #4294967295
 8010b96:	3402      	adds	r4, #2
 8010b98:	9305      	str	r3, [sp, #20]
 8010b9a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010c80 <_vfiprintf_r+0x25c>
 8010b9e:	7821      	ldrb	r1, [r4, #0]
 8010ba0:	2203      	movs	r2, #3
 8010ba2:	4650      	mov	r0, sl
 8010ba4:	f7ef fb34 	bl	8000210 <memchr>
 8010ba8:	b140      	cbz	r0, 8010bbc <_vfiprintf_r+0x198>
 8010baa:	2340      	movs	r3, #64	; 0x40
 8010bac:	eba0 000a 	sub.w	r0, r0, sl
 8010bb0:	fa03 f000 	lsl.w	r0, r3, r0
 8010bb4:	9b04      	ldr	r3, [sp, #16]
 8010bb6:	4303      	orrs	r3, r0
 8010bb8:	3401      	adds	r4, #1
 8010bba:	9304      	str	r3, [sp, #16]
 8010bbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010bc0:	482c      	ldr	r0, [pc, #176]	; (8010c74 <_vfiprintf_r+0x250>)
 8010bc2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010bc6:	2206      	movs	r2, #6
 8010bc8:	f7ef fb22 	bl	8000210 <memchr>
 8010bcc:	2800      	cmp	r0, #0
 8010bce:	d03f      	beq.n	8010c50 <_vfiprintf_r+0x22c>
 8010bd0:	4b29      	ldr	r3, [pc, #164]	; (8010c78 <_vfiprintf_r+0x254>)
 8010bd2:	bb1b      	cbnz	r3, 8010c1c <_vfiprintf_r+0x1f8>
 8010bd4:	9b03      	ldr	r3, [sp, #12]
 8010bd6:	3307      	adds	r3, #7
 8010bd8:	f023 0307 	bic.w	r3, r3, #7
 8010bdc:	3308      	adds	r3, #8
 8010bde:	9303      	str	r3, [sp, #12]
 8010be0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010be2:	443b      	add	r3, r7
 8010be4:	9309      	str	r3, [sp, #36]	; 0x24
 8010be6:	e767      	b.n	8010ab8 <_vfiprintf_r+0x94>
 8010be8:	fb0c 3202 	mla	r2, ip, r2, r3
 8010bec:	460c      	mov	r4, r1
 8010bee:	2001      	movs	r0, #1
 8010bf0:	e7a5      	b.n	8010b3e <_vfiprintf_r+0x11a>
 8010bf2:	2300      	movs	r3, #0
 8010bf4:	3401      	adds	r4, #1
 8010bf6:	9305      	str	r3, [sp, #20]
 8010bf8:	4619      	mov	r1, r3
 8010bfa:	f04f 0c0a 	mov.w	ip, #10
 8010bfe:	4620      	mov	r0, r4
 8010c00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010c04:	3a30      	subs	r2, #48	; 0x30
 8010c06:	2a09      	cmp	r2, #9
 8010c08:	d903      	bls.n	8010c12 <_vfiprintf_r+0x1ee>
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d0c5      	beq.n	8010b9a <_vfiprintf_r+0x176>
 8010c0e:	9105      	str	r1, [sp, #20]
 8010c10:	e7c3      	b.n	8010b9a <_vfiprintf_r+0x176>
 8010c12:	fb0c 2101 	mla	r1, ip, r1, r2
 8010c16:	4604      	mov	r4, r0
 8010c18:	2301      	movs	r3, #1
 8010c1a:	e7f0      	b.n	8010bfe <_vfiprintf_r+0x1da>
 8010c1c:	ab03      	add	r3, sp, #12
 8010c1e:	9300      	str	r3, [sp, #0]
 8010c20:	462a      	mov	r2, r5
 8010c22:	4b16      	ldr	r3, [pc, #88]	; (8010c7c <_vfiprintf_r+0x258>)
 8010c24:	a904      	add	r1, sp, #16
 8010c26:	4630      	mov	r0, r6
 8010c28:	f3af 8000 	nop.w
 8010c2c:	4607      	mov	r7, r0
 8010c2e:	1c78      	adds	r0, r7, #1
 8010c30:	d1d6      	bne.n	8010be0 <_vfiprintf_r+0x1bc>
 8010c32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010c34:	07d9      	lsls	r1, r3, #31
 8010c36:	d405      	bmi.n	8010c44 <_vfiprintf_r+0x220>
 8010c38:	89ab      	ldrh	r3, [r5, #12]
 8010c3a:	059a      	lsls	r2, r3, #22
 8010c3c:	d402      	bmi.n	8010c44 <_vfiprintf_r+0x220>
 8010c3e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010c40:	f7ff f90e 	bl	800fe60 <__retarget_lock_release_recursive>
 8010c44:	89ab      	ldrh	r3, [r5, #12]
 8010c46:	065b      	lsls	r3, r3, #25
 8010c48:	f53f af12 	bmi.w	8010a70 <_vfiprintf_r+0x4c>
 8010c4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010c4e:	e711      	b.n	8010a74 <_vfiprintf_r+0x50>
 8010c50:	ab03      	add	r3, sp, #12
 8010c52:	9300      	str	r3, [sp, #0]
 8010c54:	462a      	mov	r2, r5
 8010c56:	4b09      	ldr	r3, [pc, #36]	; (8010c7c <_vfiprintf_r+0x258>)
 8010c58:	a904      	add	r1, sp, #16
 8010c5a:	4630      	mov	r0, r6
 8010c5c:	f000 f880 	bl	8010d60 <_printf_i>
 8010c60:	e7e4      	b.n	8010c2c <_vfiprintf_r+0x208>
 8010c62:	bf00      	nop
 8010c64:	08012b44 	.word	0x08012b44
 8010c68:	08012b64 	.word	0x08012b64
 8010c6c:	08012b24 	.word	0x08012b24
 8010c70:	08012b88 	.word	0x08012b88
 8010c74:	08012b92 	.word	0x08012b92
 8010c78:	00000000 	.word	0x00000000
 8010c7c:	080109ff 	.word	0x080109ff
 8010c80:	08012b8e 	.word	0x08012b8e

08010c84 <_printf_common>:
 8010c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010c88:	4616      	mov	r6, r2
 8010c8a:	4699      	mov	r9, r3
 8010c8c:	688a      	ldr	r2, [r1, #8]
 8010c8e:	690b      	ldr	r3, [r1, #16]
 8010c90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010c94:	4293      	cmp	r3, r2
 8010c96:	bfb8      	it	lt
 8010c98:	4613      	movlt	r3, r2
 8010c9a:	6033      	str	r3, [r6, #0]
 8010c9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010ca0:	4607      	mov	r7, r0
 8010ca2:	460c      	mov	r4, r1
 8010ca4:	b10a      	cbz	r2, 8010caa <_printf_common+0x26>
 8010ca6:	3301      	adds	r3, #1
 8010ca8:	6033      	str	r3, [r6, #0]
 8010caa:	6823      	ldr	r3, [r4, #0]
 8010cac:	0699      	lsls	r1, r3, #26
 8010cae:	bf42      	ittt	mi
 8010cb0:	6833      	ldrmi	r3, [r6, #0]
 8010cb2:	3302      	addmi	r3, #2
 8010cb4:	6033      	strmi	r3, [r6, #0]
 8010cb6:	6825      	ldr	r5, [r4, #0]
 8010cb8:	f015 0506 	ands.w	r5, r5, #6
 8010cbc:	d106      	bne.n	8010ccc <_printf_common+0x48>
 8010cbe:	f104 0a19 	add.w	sl, r4, #25
 8010cc2:	68e3      	ldr	r3, [r4, #12]
 8010cc4:	6832      	ldr	r2, [r6, #0]
 8010cc6:	1a9b      	subs	r3, r3, r2
 8010cc8:	42ab      	cmp	r3, r5
 8010cca:	dc26      	bgt.n	8010d1a <_printf_common+0x96>
 8010ccc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010cd0:	1e13      	subs	r3, r2, #0
 8010cd2:	6822      	ldr	r2, [r4, #0]
 8010cd4:	bf18      	it	ne
 8010cd6:	2301      	movne	r3, #1
 8010cd8:	0692      	lsls	r2, r2, #26
 8010cda:	d42b      	bmi.n	8010d34 <_printf_common+0xb0>
 8010cdc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010ce0:	4649      	mov	r1, r9
 8010ce2:	4638      	mov	r0, r7
 8010ce4:	47c0      	blx	r8
 8010ce6:	3001      	adds	r0, #1
 8010ce8:	d01e      	beq.n	8010d28 <_printf_common+0xa4>
 8010cea:	6823      	ldr	r3, [r4, #0]
 8010cec:	68e5      	ldr	r5, [r4, #12]
 8010cee:	6832      	ldr	r2, [r6, #0]
 8010cf0:	f003 0306 	and.w	r3, r3, #6
 8010cf4:	2b04      	cmp	r3, #4
 8010cf6:	bf08      	it	eq
 8010cf8:	1aad      	subeq	r5, r5, r2
 8010cfa:	68a3      	ldr	r3, [r4, #8]
 8010cfc:	6922      	ldr	r2, [r4, #16]
 8010cfe:	bf0c      	ite	eq
 8010d00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010d04:	2500      	movne	r5, #0
 8010d06:	4293      	cmp	r3, r2
 8010d08:	bfc4      	itt	gt
 8010d0a:	1a9b      	subgt	r3, r3, r2
 8010d0c:	18ed      	addgt	r5, r5, r3
 8010d0e:	2600      	movs	r6, #0
 8010d10:	341a      	adds	r4, #26
 8010d12:	42b5      	cmp	r5, r6
 8010d14:	d11a      	bne.n	8010d4c <_printf_common+0xc8>
 8010d16:	2000      	movs	r0, #0
 8010d18:	e008      	b.n	8010d2c <_printf_common+0xa8>
 8010d1a:	2301      	movs	r3, #1
 8010d1c:	4652      	mov	r2, sl
 8010d1e:	4649      	mov	r1, r9
 8010d20:	4638      	mov	r0, r7
 8010d22:	47c0      	blx	r8
 8010d24:	3001      	adds	r0, #1
 8010d26:	d103      	bne.n	8010d30 <_printf_common+0xac>
 8010d28:	f04f 30ff 	mov.w	r0, #4294967295
 8010d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d30:	3501      	adds	r5, #1
 8010d32:	e7c6      	b.n	8010cc2 <_printf_common+0x3e>
 8010d34:	18e1      	adds	r1, r4, r3
 8010d36:	1c5a      	adds	r2, r3, #1
 8010d38:	2030      	movs	r0, #48	; 0x30
 8010d3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010d3e:	4422      	add	r2, r4
 8010d40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010d44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010d48:	3302      	adds	r3, #2
 8010d4a:	e7c7      	b.n	8010cdc <_printf_common+0x58>
 8010d4c:	2301      	movs	r3, #1
 8010d4e:	4622      	mov	r2, r4
 8010d50:	4649      	mov	r1, r9
 8010d52:	4638      	mov	r0, r7
 8010d54:	47c0      	blx	r8
 8010d56:	3001      	adds	r0, #1
 8010d58:	d0e6      	beq.n	8010d28 <_printf_common+0xa4>
 8010d5a:	3601      	adds	r6, #1
 8010d5c:	e7d9      	b.n	8010d12 <_printf_common+0x8e>
	...

08010d60 <_printf_i>:
 8010d60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010d64:	460c      	mov	r4, r1
 8010d66:	4691      	mov	r9, r2
 8010d68:	7e27      	ldrb	r7, [r4, #24]
 8010d6a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8010d6c:	2f78      	cmp	r7, #120	; 0x78
 8010d6e:	4680      	mov	r8, r0
 8010d70:	469a      	mov	sl, r3
 8010d72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010d76:	d807      	bhi.n	8010d88 <_printf_i+0x28>
 8010d78:	2f62      	cmp	r7, #98	; 0x62
 8010d7a:	d80a      	bhi.n	8010d92 <_printf_i+0x32>
 8010d7c:	2f00      	cmp	r7, #0
 8010d7e:	f000 80d8 	beq.w	8010f32 <_printf_i+0x1d2>
 8010d82:	2f58      	cmp	r7, #88	; 0x58
 8010d84:	f000 80a3 	beq.w	8010ece <_printf_i+0x16e>
 8010d88:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8010d8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010d90:	e03a      	b.n	8010e08 <_printf_i+0xa8>
 8010d92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010d96:	2b15      	cmp	r3, #21
 8010d98:	d8f6      	bhi.n	8010d88 <_printf_i+0x28>
 8010d9a:	a001      	add	r0, pc, #4	; (adr r0, 8010da0 <_printf_i+0x40>)
 8010d9c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8010da0:	08010df9 	.word	0x08010df9
 8010da4:	08010e0d 	.word	0x08010e0d
 8010da8:	08010d89 	.word	0x08010d89
 8010dac:	08010d89 	.word	0x08010d89
 8010db0:	08010d89 	.word	0x08010d89
 8010db4:	08010d89 	.word	0x08010d89
 8010db8:	08010e0d 	.word	0x08010e0d
 8010dbc:	08010d89 	.word	0x08010d89
 8010dc0:	08010d89 	.word	0x08010d89
 8010dc4:	08010d89 	.word	0x08010d89
 8010dc8:	08010d89 	.word	0x08010d89
 8010dcc:	08010f19 	.word	0x08010f19
 8010dd0:	08010e3d 	.word	0x08010e3d
 8010dd4:	08010efb 	.word	0x08010efb
 8010dd8:	08010d89 	.word	0x08010d89
 8010ddc:	08010d89 	.word	0x08010d89
 8010de0:	08010f3b 	.word	0x08010f3b
 8010de4:	08010d89 	.word	0x08010d89
 8010de8:	08010e3d 	.word	0x08010e3d
 8010dec:	08010d89 	.word	0x08010d89
 8010df0:	08010d89 	.word	0x08010d89
 8010df4:	08010f03 	.word	0x08010f03
 8010df8:	680b      	ldr	r3, [r1, #0]
 8010dfa:	1d1a      	adds	r2, r3, #4
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	600a      	str	r2, [r1, #0]
 8010e00:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8010e04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010e08:	2301      	movs	r3, #1
 8010e0a:	e0a3      	b.n	8010f54 <_printf_i+0x1f4>
 8010e0c:	6825      	ldr	r5, [r4, #0]
 8010e0e:	6808      	ldr	r0, [r1, #0]
 8010e10:	062e      	lsls	r6, r5, #24
 8010e12:	f100 0304 	add.w	r3, r0, #4
 8010e16:	d50a      	bpl.n	8010e2e <_printf_i+0xce>
 8010e18:	6805      	ldr	r5, [r0, #0]
 8010e1a:	600b      	str	r3, [r1, #0]
 8010e1c:	2d00      	cmp	r5, #0
 8010e1e:	da03      	bge.n	8010e28 <_printf_i+0xc8>
 8010e20:	232d      	movs	r3, #45	; 0x2d
 8010e22:	426d      	negs	r5, r5
 8010e24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010e28:	485e      	ldr	r0, [pc, #376]	; (8010fa4 <_printf_i+0x244>)
 8010e2a:	230a      	movs	r3, #10
 8010e2c:	e019      	b.n	8010e62 <_printf_i+0x102>
 8010e2e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8010e32:	6805      	ldr	r5, [r0, #0]
 8010e34:	600b      	str	r3, [r1, #0]
 8010e36:	bf18      	it	ne
 8010e38:	b22d      	sxthne	r5, r5
 8010e3a:	e7ef      	b.n	8010e1c <_printf_i+0xbc>
 8010e3c:	680b      	ldr	r3, [r1, #0]
 8010e3e:	6825      	ldr	r5, [r4, #0]
 8010e40:	1d18      	adds	r0, r3, #4
 8010e42:	6008      	str	r0, [r1, #0]
 8010e44:	0628      	lsls	r0, r5, #24
 8010e46:	d501      	bpl.n	8010e4c <_printf_i+0xec>
 8010e48:	681d      	ldr	r5, [r3, #0]
 8010e4a:	e002      	b.n	8010e52 <_printf_i+0xf2>
 8010e4c:	0669      	lsls	r1, r5, #25
 8010e4e:	d5fb      	bpl.n	8010e48 <_printf_i+0xe8>
 8010e50:	881d      	ldrh	r5, [r3, #0]
 8010e52:	4854      	ldr	r0, [pc, #336]	; (8010fa4 <_printf_i+0x244>)
 8010e54:	2f6f      	cmp	r7, #111	; 0x6f
 8010e56:	bf0c      	ite	eq
 8010e58:	2308      	moveq	r3, #8
 8010e5a:	230a      	movne	r3, #10
 8010e5c:	2100      	movs	r1, #0
 8010e5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010e62:	6866      	ldr	r6, [r4, #4]
 8010e64:	60a6      	str	r6, [r4, #8]
 8010e66:	2e00      	cmp	r6, #0
 8010e68:	bfa2      	ittt	ge
 8010e6a:	6821      	ldrge	r1, [r4, #0]
 8010e6c:	f021 0104 	bicge.w	r1, r1, #4
 8010e70:	6021      	strge	r1, [r4, #0]
 8010e72:	b90d      	cbnz	r5, 8010e78 <_printf_i+0x118>
 8010e74:	2e00      	cmp	r6, #0
 8010e76:	d04d      	beq.n	8010f14 <_printf_i+0x1b4>
 8010e78:	4616      	mov	r6, r2
 8010e7a:	fbb5 f1f3 	udiv	r1, r5, r3
 8010e7e:	fb03 5711 	mls	r7, r3, r1, r5
 8010e82:	5dc7      	ldrb	r7, [r0, r7]
 8010e84:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010e88:	462f      	mov	r7, r5
 8010e8a:	42bb      	cmp	r3, r7
 8010e8c:	460d      	mov	r5, r1
 8010e8e:	d9f4      	bls.n	8010e7a <_printf_i+0x11a>
 8010e90:	2b08      	cmp	r3, #8
 8010e92:	d10b      	bne.n	8010eac <_printf_i+0x14c>
 8010e94:	6823      	ldr	r3, [r4, #0]
 8010e96:	07df      	lsls	r7, r3, #31
 8010e98:	d508      	bpl.n	8010eac <_printf_i+0x14c>
 8010e9a:	6923      	ldr	r3, [r4, #16]
 8010e9c:	6861      	ldr	r1, [r4, #4]
 8010e9e:	4299      	cmp	r1, r3
 8010ea0:	bfde      	ittt	le
 8010ea2:	2330      	movle	r3, #48	; 0x30
 8010ea4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010ea8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010eac:	1b92      	subs	r2, r2, r6
 8010eae:	6122      	str	r2, [r4, #16]
 8010eb0:	f8cd a000 	str.w	sl, [sp]
 8010eb4:	464b      	mov	r3, r9
 8010eb6:	aa03      	add	r2, sp, #12
 8010eb8:	4621      	mov	r1, r4
 8010eba:	4640      	mov	r0, r8
 8010ebc:	f7ff fee2 	bl	8010c84 <_printf_common>
 8010ec0:	3001      	adds	r0, #1
 8010ec2:	d14c      	bne.n	8010f5e <_printf_i+0x1fe>
 8010ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8010ec8:	b004      	add	sp, #16
 8010eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ece:	4835      	ldr	r0, [pc, #212]	; (8010fa4 <_printf_i+0x244>)
 8010ed0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8010ed4:	6823      	ldr	r3, [r4, #0]
 8010ed6:	680e      	ldr	r6, [r1, #0]
 8010ed8:	061f      	lsls	r7, r3, #24
 8010eda:	f856 5b04 	ldr.w	r5, [r6], #4
 8010ede:	600e      	str	r6, [r1, #0]
 8010ee0:	d514      	bpl.n	8010f0c <_printf_i+0x1ac>
 8010ee2:	07d9      	lsls	r1, r3, #31
 8010ee4:	bf44      	itt	mi
 8010ee6:	f043 0320 	orrmi.w	r3, r3, #32
 8010eea:	6023      	strmi	r3, [r4, #0]
 8010eec:	b91d      	cbnz	r5, 8010ef6 <_printf_i+0x196>
 8010eee:	6823      	ldr	r3, [r4, #0]
 8010ef0:	f023 0320 	bic.w	r3, r3, #32
 8010ef4:	6023      	str	r3, [r4, #0]
 8010ef6:	2310      	movs	r3, #16
 8010ef8:	e7b0      	b.n	8010e5c <_printf_i+0xfc>
 8010efa:	6823      	ldr	r3, [r4, #0]
 8010efc:	f043 0320 	orr.w	r3, r3, #32
 8010f00:	6023      	str	r3, [r4, #0]
 8010f02:	2378      	movs	r3, #120	; 0x78
 8010f04:	4828      	ldr	r0, [pc, #160]	; (8010fa8 <_printf_i+0x248>)
 8010f06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010f0a:	e7e3      	b.n	8010ed4 <_printf_i+0x174>
 8010f0c:	065e      	lsls	r6, r3, #25
 8010f0e:	bf48      	it	mi
 8010f10:	b2ad      	uxthmi	r5, r5
 8010f12:	e7e6      	b.n	8010ee2 <_printf_i+0x182>
 8010f14:	4616      	mov	r6, r2
 8010f16:	e7bb      	b.n	8010e90 <_printf_i+0x130>
 8010f18:	680b      	ldr	r3, [r1, #0]
 8010f1a:	6826      	ldr	r6, [r4, #0]
 8010f1c:	6960      	ldr	r0, [r4, #20]
 8010f1e:	1d1d      	adds	r5, r3, #4
 8010f20:	600d      	str	r5, [r1, #0]
 8010f22:	0635      	lsls	r5, r6, #24
 8010f24:	681b      	ldr	r3, [r3, #0]
 8010f26:	d501      	bpl.n	8010f2c <_printf_i+0x1cc>
 8010f28:	6018      	str	r0, [r3, #0]
 8010f2a:	e002      	b.n	8010f32 <_printf_i+0x1d2>
 8010f2c:	0671      	lsls	r1, r6, #25
 8010f2e:	d5fb      	bpl.n	8010f28 <_printf_i+0x1c8>
 8010f30:	8018      	strh	r0, [r3, #0]
 8010f32:	2300      	movs	r3, #0
 8010f34:	6123      	str	r3, [r4, #16]
 8010f36:	4616      	mov	r6, r2
 8010f38:	e7ba      	b.n	8010eb0 <_printf_i+0x150>
 8010f3a:	680b      	ldr	r3, [r1, #0]
 8010f3c:	1d1a      	adds	r2, r3, #4
 8010f3e:	600a      	str	r2, [r1, #0]
 8010f40:	681e      	ldr	r6, [r3, #0]
 8010f42:	6862      	ldr	r2, [r4, #4]
 8010f44:	2100      	movs	r1, #0
 8010f46:	4630      	mov	r0, r6
 8010f48:	f7ef f962 	bl	8000210 <memchr>
 8010f4c:	b108      	cbz	r0, 8010f52 <_printf_i+0x1f2>
 8010f4e:	1b80      	subs	r0, r0, r6
 8010f50:	6060      	str	r0, [r4, #4]
 8010f52:	6863      	ldr	r3, [r4, #4]
 8010f54:	6123      	str	r3, [r4, #16]
 8010f56:	2300      	movs	r3, #0
 8010f58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010f5c:	e7a8      	b.n	8010eb0 <_printf_i+0x150>
 8010f5e:	6923      	ldr	r3, [r4, #16]
 8010f60:	4632      	mov	r2, r6
 8010f62:	4649      	mov	r1, r9
 8010f64:	4640      	mov	r0, r8
 8010f66:	47d0      	blx	sl
 8010f68:	3001      	adds	r0, #1
 8010f6a:	d0ab      	beq.n	8010ec4 <_printf_i+0x164>
 8010f6c:	6823      	ldr	r3, [r4, #0]
 8010f6e:	079b      	lsls	r3, r3, #30
 8010f70:	d413      	bmi.n	8010f9a <_printf_i+0x23a>
 8010f72:	68e0      	ldr	r0, [r4, #12]
 8010f74:	9b03      	ldr	r3, [sp, #12]
 8010f76:	4298      	cmp	r0, r3
 8010f78:	bfb8      	it	lt
 8010f7a:	4618      	movlt	r0, r3
 8010f7c:	e7a4      	b.n	8010ec8 <_printf_i+0x168>
 8010f7e:	2301      	movs	r3, #1
 8010f80:	4632      	mov	r2, r6
 8010f82:	4649      	mov	r1, r9
 8010f84:	4640      	mov	r0, r8
 8010f86:	47d0      	blx	sl
 8010f88:	3001      	adds	r0, #1
 8010f8a:	d09b      	beq.n	8010ec4 <_printf_i+0x164>
 8010f8c:	3501      	adds	r5, #1
 8010f8e:	68e3      	ldr	r3, [r4, #12]
 8010f90:	9903      	ldr	r1, [sp, #12]
 8010f92:	1a5b      	subs	r3, r3, r1
 8010f94:	42ab      	cmp	r3, r5
 8010f96:	dcf2      	bgt.n	8010f7e <_printf_i+0x21e>
 8010f98:	e7eb      	b.n	8010f72 <_printf_i+0x212>
 8010f9a:	2500      	movs	r5, #0
 8010f9c:	f104 0619 	add.w	r6, r4, #25
 8010fa0:	e7f5      	b.n	8010f8e <_printf_i+0x22e>
 8010fa2:	bf00      	nop
 8010fa4:	08012b99 	.word	0x08012b99
 8010fa8:	08012baa 	.word	0x08012baa

08010fac <_read_r>:
 8010fac:	b538      	push	{r3, r4, r5, lr}
 8010fae:	4d07      	ldr	r5, [pc, #28]	; (8010fcc <_read_r+0x20>)
 8010fb0:	4604      	mov	r4, r0
 8010fb2:	4608      	mov	r0, r1
 8010fb4:	4611      	mov	r1, r2
 8010fb6:	2200      	movs	r2, #0
 8010fb8:	602a      	str	r2, [r5, #0]
 8010fba:	461a      	mov	r2, r3
 8010fbc:	f7f1 fef6 	bl	8002dac <_read>
 8010fc0:	1c43      	adds	r3, r0, #1
 8010fc2:	d102      	bne.n	8010fca <_read_r+0x1e>
 8010fc4:	682b      	ldr	r3, [r5, #0]
 8010fc6:	b103      	cbz	r3, 8010fca <_read_r+0x1e>
 8010fc8:	6023      	str	r3, [r4, #0]
 8010fca:	bd38      	pop	{r3, r4, r5, pc}
 8010fcc:	20004c50 	.word	0x20004c50

08010fd0 <_fstat_r>:
 8010fd0:	b538      	push	{r3, r4, r5, lr}
 8010fd2:	4d07      	ldr	r5, [pc, #28]	; (8010ff0 <_fstat_r+0x20>)
 8010fd4:	2300      	movs	r3, #0
 8010fd6:	4604      	mov	r4, r0
 8010fd8:	4608      	mov	r0, r1
 8010fda:	4611      	mov	r1, r2
 8010fdc:	602b      	str	r3, [r5, #0]
 8010fde:	f7f1 ff2a 	bl	8002e36 <_fstat>
 8010fe2:	1c43      	adds	r3, r0, #1
 8010fe4:	d102      	bne.n	8010fec <_fstat_r+0x1c>
 8010fe6:	682b      	ldr	r3, [r5, #0]
 8010fe8:	b103      	cbz	r3, 8010fec <_fstat_r+0x1c>
 8010fea:	6023      	str	r3, [r4, #0]
 8010fec:	bd38      	pop	{r3, r4, r5, pc}
 8010fee:	bf00      	nop
 8010ff0:	20004c50 	.word	0x20004c50

08010ff4 <_isatty_r>:
 8010ff4:	b538      	push	{r3, r4, r5, lr}
 8010ff6:	4d06      	ldr	r5, [pc, #24]	; (8011010 <_isatty_r+0x1c>)
 8010ff8:	2300      	movs	r3, #0
 8010ffa:	4604      	mov	r4, r0
 8010ffc:	4608      	mov	r0, r1
 8010ffe:	602b      	str	r3, [r5, #0]
 8011000:	f7f1 ff29 	bl	8002e56 <_isatty>
 8011004:	1c43      	adds	r3, r0, #1
 8011006:	d102      	bne.n	801100e <_isatty_r+0x1a>
 8011008:	682b      	ldr	r3, [r5, #0]
 801100a:	b103      	cbz	r3, 801100e <_isatty_r+0x1a>
 801100c:	6023      	str	r3, [r4, #0]
 801100e:	bd38      	pop	{r3, r4, r5, pc}
 8011010:	20004c50 	.word	0x20004c50

08011014 <memmove>:
 8011014:	4288      	cmp	r0, r1
 8011016:	b510      	push	{r4, lr}
 8011018:	eb01 0402 	add.w	r4, r1, r2
 801101c:	d902      	bls.n	8011024 <memmove+0x10>
 801101e:	4284      	cmp	r4, r0
 8011020:	4623      	mov	r3, r4
 8011022:	d807      	bhi.n	8011034 <memmove+0x20>
 8011024:	1e43      	subs	r3, r0, #1
 8011026:	42a1      	cmp	r1, r4
 8011028:	d008      	beq.n	801103c <memmove+0x28>
 801102a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801102e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011032:	e7f8      	b.n	8011026 <memmove+0x12>
 8011034:	4402      	add	r2, r0
 8011036:	4601      	mov	r1, r0
 8011038:	428a      	cmp	r2, r1
 801103a:	d100      	bne.n	801103e <memmove+0x2a>
 801103c:	bd10      	pop	{r4, pc}
 801103e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011042:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011046:	e7f7      	b.n	8011038 <memmove+0x24>

08011048 <_realloc_r>:
 8011048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801104a:	4607      	mov	r7, r0
 801104c:	4614      	mov	r4, r2
 801104e:	460e      	mov	r6, r1
 8011050:	b921      	cbnz	r1, 801105c <_realloc_r+0x14>
 8011052:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011056:	4611      	mov	r1, r2
 8011058:	f7fe bf1a 	b.w	800fe90 <_malloc_r>
 801105c:	b922      	cbnz	r2, 8011068 <_realloc_r+0x20>
 801105e:	f7ff fb0b 	bl	8010678 <_free_r>
 8011062:	4625      	mov	r5, r4
 8011064:	4628      	mov	r0, r5
 8011066:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011068:	f000 f814 	bl	8011094 <_malloc_usable_size_r>
 801106c:	42a0      	cmp	r0, r4
 801106e:	d20f      	bcs.n	8011090 <_realloc_r+0x48>
 8011070:	4621      	mov	r1, r4
 8011072:	4638      	mov	r0, r7
 8011074:	f7fe ff0c 	bl	800fe90 <_malloc_r>
 8011078:	4605      	mov	r5, r0
 801107a:	2800      	cmp	r0, #0
 801107c:	d0f2      	beq.n	8011064 <_realloc_r+0x1c>
 801107e:	4631      	mov	r1, r6
 8011080:	4622      	mov	r2, r4
 8011082:	f7fe feee 	bl	800fe62 <memcpy>
 8011086:	4631      	mov	r1, r6
 8011088:	4638      	mov	r0, r7
 801108a:	f7ff faf5 	bl	8010678 <_free_r>
 801108e:	e7e9      	b.n	8011064 <_realloc_r+0x1c>
 8011090:	4635      	mov	r5, r6
 8011092:	e7e7      	b.n	8011064 <_realloc_r+0x1c>

08011094 <_malloc_usable_size_r>:
 8011094:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011098:	1f18      	subs	r0, r3, #4
 801109a:	2b00      	cmp	r3, #0
 801109c:	bfbc      	itt	lt
 801109e:	580b      	ldrlt	r3, [r1, r0]
 80110a0:	18c0      	addlt	r0, r0, r3
 80110a2:	4770      	bx	lr
 80110a4:	0000      	movs	r0, r0
	...

080110a8 <cos>:
 80110a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80110aa:	ec53 2b10 	vmov	r2, r3, d0
 80110ae:	4824      	ldr	r0, [pc, #144]	; (8011140 <cos+0x98>)
 80110b0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80110b4:	4281      	cmp	r1, r0
 80110b6:	dc06      	bgt.n	80110c6 <cos+0x1e>
 80110b8:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8011138 <cos+0x90>
 80110bc:	f000 fc70 	bl	80119a0 <__kernel_cos>
 80110c0:	ec51 0b10 	vmov	r0, r1, d0
 80110c4:	e007      	b.n	80110d6 <cos+0x2e>
 80110c6:	481f      	ldr	r0, [pc, #124]	; (8011144 <cos+0x9c>)
 80110c8:	4281      	cmp	r1, r0
 80110ca:	dd09      	ble.n	80110e0 <cos+0x38>
 80110cc:	ee10 0a10 	vmov	r0, s0
 80110d0:	4619      	mov	r1, r3
 80110d2:	f7ef f8f1 	bl	80002b8 <__aeabi_dsub>
 80110d6:	ec41 0b10 	vmov	d0, r0, r1
 80110da:	b005      	add	sp, #20
 80110dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80110e0:	4668      	mov	r0, sp
 80110e2:	f000 fa51 	bl	8011588 <__ieee754_rem_pio2>
 80110e6:	f000 0003 	and.w	r0, r0, #3
 80110ea:	2801      	cmp	r0, #1
 80110ec:	d007      	beq.n	80110fe <cos+0x56>
 80110ee:	2802      	cmp	r0, #2
 80110f0:	d012      	beq.n	8011118 <cos+0x70>
 80110f2:	b9c0      	cbnz	r0, 8011126 <cos+0x7e>
 80110f4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80110f8:	ed9d 0b00 	vldr	d0, [sp]
 80110fc:	e7de      	b.n	80110bc <cos+0x14>
 80110fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011102:	ed9d 0b00 	vldr	d0, [sp]
 8011106:	f001 f853 	bl	80121b0 <__kernel_sin>
 801110a:	ec53 2b10 	vmov	r2, r3, d0
 801110e:	ee10 0a10 	vmov	r0, s0
 8011112:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011116:	e7de      	b.n	80110d6 <cos+0x2e>
 8011118:	ed9d 1b02 	vldr	d1, [sp, #8]
 801111c:	ed9d 0b00 	vldr	d0, [sp]
 8011120:	f000 fc3e 	bl	80119a0 <__kernel_cos>
 8011124:	e7f1      	b.n	801110a <cos+0x62>
 8011126:	ed9d 1b02 	vldr	d1, [sp, #8]
 801112a:	ed9d 0b00 	vldr	d0, [sp]
 801112e:	2001      	movs	r0, #1
 8011130:	f001 f83e 	bl	80121b0 <__kernel_sin>
 8011134:	e7c4      	b.n	80110c0 <cos+0x18>
 8011136:	bf00      	nop
	...
 8011140:	3fe921fb 	.word	0x3fe921fb
 8011144:	7fefffff 	.word	0x7fefffff

08011148 <sin>:
 8011148:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801114a:	ec53 2b10 	vmov	r2, r3, d0
 801114e:	4826      	ldr	r0, [pc, #152]	; (80111e8 <sin+0xa0>)
 8011150:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8011154:	4281      	cmp	r1, r0
 8011156:	dc07      	bgt.n	8011168 <sin+0x20>
 8011158:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80111e0 <sin+0x98>
 801115c:	2000      	movs	r0, #0
 801115e:	f001 f827 	bl	80121b0 <__kernel_sin>
 8011162:	ec51 0b10 	vmov	r0, r1, d0
 8011166:	e007      	b.n	8011178 <sin+0x30>
 8011168:	4820      	ldr	r0, [pc, #128]	; (80111ec <sin+0xa4>)
 801116a:	4281      	cmp	r1, r0
 801116c:	dd09      	ble.n	8011182 <sin+0x3a>
 801116e:	ee10 0a10 	vmov	r0, s0
 8011172:	4619      	mov	r1, r3
 8011174:	f7ef f8a0 	bl	80002b8 <__aeabi_dsub>
 8011178:	ec41 0b10 	vmov	d0, r0, r1
 801117c:	b005      	add	sp, #20
 801117e:	f85d fb04 	ldr.w	pc, [sp], #4
 8011182:	4668      	mov	r0, sp
 8011184:	f000 fa00 	bl	8011588 <__ieee754_rem_pio2>
 8011188:	f000 0003 	and.w	r0, r0, #3
 801118c:	2801      	cmp	r0, #1
 801118e:	d008      	beq.n	80111a2 <sin+0x5a>
 8011190:	2802      	cmp	r0, #2
 8011192:	d00d      	beq.n	80111b0 <sin+0x68>
 8011194:	b9d0      	cbnz	r0, 80111cc <sin+0x84>
 8011196:	ed9d 1b02 	vldr	d1, [sp, #8]
 801119a:	ed9d 0b00 	vldr	d0, [sp]
 801119e:	2001      	movs	r0, #1
 80111a0:	e7dd      	b.n	801115e <sin+0x16>
 80111a2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80111a6:	ed9d 0b00 	vldr	d0, [sp]
 80111aa:	f000 fbf9 	bl	80119a0 <__kernel_cos>
 80111ae:	e7d8      	b.n	8011162 <sin+0x1a>
 80111b0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80111b4:	ed9d 0b00 	vldr	d0, [sp]
 80111b8:	2001      	movs	r0, #1
 80111ba:	f000 fff9 	bl	80121b0 <__kernel_sin>
 80111be:	ec53 2b10 	vmov	r2, r3, d0
 80111c2:	ee10 0a10 	vmov	r0, s0
 80111c6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80111ca:	e7d5      	b.n	8011178 <sin+0x30>
 80111cc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80111d0:	ed9d 0b00 	vldr	d0, [sp]
 80111d4:	f000 fbe4 	bl	80119a0 <__kernel_cos>
 80111d8:	e7f1      	b.n	80111be <sin+0x76>
 80111da:	bf00      	nop
 80111dc:	f3af 8000 	nop.w
	...
 80111e8:	3fe921fb 	.word	0x3fe921fb
 80111ec:	7fefffff 	.word	0x7fefffff

080111f0 <exp>:
 80111f0:	b538      	push	{r3, r4, r5, lr}
 80111f2:	ed2d 8b02 	vpush	{d8}
 80111f6:	ec55 4b10 	vmov	r4, r5, d0
 80111fa:	f000 f849 	bl	8011290 <__ieee754_exp>
 80111fe:	4b22      	ldr	r3, [pc, #136]	; (8011288 <exp+0x98>)
 8011200:	eeb0 8a40 	vmov.f32	s16, s0
 8011204:	eef0 8a60 	vmov.f32	s17, s1
 8011208:	f993 3000 	ldrsb.w	r3, [r3]
 801120c:	3301      	adds	r3, #1
 801120e:	d012      	beq.n	8011236 <exp+0x46>
 8011210:	ec45 4b10 	vmov	d0, r4, r5
 8011214:	f001 f893 	bl	801233e <finite>
 8011218:	b168      	cbz	r0, 8011236 <exp+0x46>
 801121a:	a313      	add	r3, pc, #76	; (adr r3, 8011268 <exp+0x78>)
 801121c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011220:	4620      	mov	r0, r4
 8011222:	4629      	mov	r1, r5
 8011224:	f7ef fc90 	bl	8000b48 <__aeabi_dcmpgt>
 8011228:	b160      	cbz	r0, 8011244 <exp+0x54>
 801122a:	f7fe fcf7 	bl	800fc1c <__errno>
 801122e:	ed9f 8b10 	vldr	d8, [pc, #64]	; 8011270 <exp+0x80>
 8011232:	2322      	movs	r3, #34	; 0x22
 8011234:	6003      	str	r3, [r0, #0]
 8011236:	eeb0 0a48 	vmov.f32	s0, s16
 801123a:	eef0 0a68 	vmov.f32	s1, s17
 801123e:	ecbd 8b02 	vpop	{d8}
 8011242:	bd38      	pop	{r3, r4, r5, pc}
 8011244:	a30c      	add	r3, pc, #48	; (adr r3, 8011278 <exp+0x88>)
 8011246:	e9d3 2300 	ldrd	r2, r3, [r3]
 801124a:	4620      	mov	r0, r4
 801124c:	4629      	mov	r1, r5
 801124e:	f7ef fc5d 	bl	8000b0c <__aeabi_dcmplt>
 8011252:	2800      	cmp	r0, #0
 8011254:	d0ef      	beq.n	8011236 <exp+0x46>
 8011256:	f7fe fce1 	bl	800fc1c <__errno>
 801125a:	2322      	movs	r3, #34	; 0x22
 801125c:	ed9f 8b08 	vldr	d8, [pc, #32]	; 8011280 <exp+0x90>
 8011260:	6003      	str	r3, [r0, #0]
 8011262:	e7e8      	b.n	8011236 <exp+0x46>
 8011264:	f3af 8000 	nop.w
 8011268:	fefa39ef 	.word	0xfefa39ef
 801126c:	40862e42 	.word	0x40862e42
 8011270:	00000000 	.word	0x00000000
 8011274:	7ff00000 	.word	0x7ff00000
 8011278:	d52d3051 	.word	0xd52d3051
 801127c:	c0874910 	.word	0xc0874910
	...
 8011288:	20000330 	.word	0x20000330
 801128c:	00000000 	.word	0x00000000

08011290 <__ieee754_exp>:
 8011290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011294:	ec55 4b10 	vmov	r4, r5, d0
 8011298:	49b1      	ldr	r1, [pc, #708]	; (8011560 <__ieee754_exp+0x2d0>)
 801129a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801129e:	428b      	cmp	r3, r1
 80112a0:	ed2d 8b04 	vpush	{d8-d9}
 80112a4:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 80112a8:	d937      	bls.n	801131a <__ieee754_exp+0x8a>
 80112aa:	49ae      	ldr	r1, [pc, #696]	; (8011564 <__ieee754_exp+0x2d4>)
 80112ac:	428b      	cmp	r3, r1
 80112ae:	d916      	bls.n	80112de <__ieee754_exp+0x4e>
 80112b0:	ee10 3a10 	vmov	r3, s0
 80112b4:	f3c5 0213 	ubfx	r2, r5, #0, #20
 80112b8:	4313      	orrs	r3, r2
 80112ba:	d009      	beq.n	80112d0 <__ieee754_exp+0x40>
 80112bc:	ee10 2a10 	vmov	r2, s0
 80112c0:	462b      	mov	r3, r5
 80112c2:	4620      	mov	r0, r4
 80112c4:	4629      	mov	r1, r5
 80112c6:	f7ee fff9 	bl	80002bc <__adddf3>
 80112ca:	4604      	mov	r4, r0
 80112cc:	460d      	mov	r5, r1
 80112ce:	e000      	b.n	80112d2 <__ieee754_exp+0x42>
 80112d0:	bb06      	cbnz	r6, 8011314 <__ieee754_exp+0x84>
 80112d2:	ecbd 8b04 	vpop	{d8-d9}
 80112d6:	ec45 4b10 	vmov	d0, r4, r5
 80112da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112de:	a38a      	add	r3, pc, #552	; (adr r3, 8011508 <__ieee754_exp+0x278>)
 80112e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112e4:	ee10 0a10 	vmov	r0, s0
 80112e8:	4629      	mov	r1, r5
 80112ea:	f7ef fc2d 	bl	8000b48 <__aeabi_dcmpgt>
 80112ee:	b138      	cbz	r0, 8011300 <__ieee754_exp+0x70>
 80112f0:	a387      	add	r3, pc, #540	; (adr r3, 8011510 <__ieee754_exp+0x280>)
 80112f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112f6:	4610      	mov	r0, r2
 80112f8:	4619      	mov	r1, r3
 80112fa:	f7ef f995 	bl	8000628 <__aeabi_dmul>
 80112fe:	e7e4      	b.n	80112ca <__ieee754_exp+0x3a>
 8011300:	a385      	add	r3, pc, #532	; (adr r3, 8011518 <__ieee754_exp+0x288>)
 8011302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011306:	4620      	mov	r0, r4
 8011308:	4629      	mov	r1, r5
 801130a:	f7ef fbff 	bl	8000b0c <__aeabi_dcmplt>
 801130e:	2800      	cmp	r0, #0
 8011310:	f000 8087 	beq.w	8011422 <__ieee754_exp+0x192>
 8011314:	2400      	movs	r4, #0
 8011316:	2500      	movs	r5, #0
 8011318:	e7db      	b.n	80112d2 <__ieee754_exp+0x42>
 801131a:	4a93      	ldr	r2, [pc, #588]	; (8011568 <__ieee754_exp+0x2d8>)
 801131c:	4293      	cmp	r3, r2
 801131e:	f240 80ac 	bls.w	801147a <__ieee754_exp+0x1ea>
 8011322:	4a92      	ldr	r2, [pc, #584]	; (801156c <__ieee754_exp+0x2dc>)
 8011324:	4293      	cmp	r3, r2
 8011326:	d87c      	bhi.n	8011422 <__ieee754_exp+0x192>
 8011328:	4b91      	ldr	r3, [pc, #580]	; (8011570 <__ieee754_exp+0x2e0>)
 801132a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801132e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011332:	ee10 0a10 	vmov	r0, s0
 8011336:	4629      	mov	r1, r5
 8011338:	f7ee ffbe 	bl	80002b8 <__aeabi_dsub>
 801133c:	4b8d      	ldr	r3, [pc, #564]	; (8011574 <__ieee754_exp+0x2e4>)
 801133e:	00f7      	lsls	r7, r6, #3
 8011340:	443b      	add	r3, r7
 8011342:	ed93 7b00 	vldr	d7, [r3]
 8011346:	f1c6 0a01 	rsb	sl, r6, #1
 801134a:	4680      	mov	r8, r0
 801134c:	4689      	mov	r9, r1
 801134e:	ebaa 0a06 	sub.w	sl, sl, r6
 8011352:	eeb0 8a47 	vmov.f32	s16, s14
 8011356:	eef0 8a67 	vmov.f32	s17, s15
 801135a:	ec53 2b18 	vmov	r2, r3, d8
 801135e:	4640      	mov	r0, r8
 8011360:	4649      	mov	r1, r9
 8011362:	f7ee ffa9 	bl	80002b8 <__aeabi_dsub>
 8011366:	4604      	mov	r4, r0
 8011368:	460d      	mov	r5, r1
 801136a:	4622      	mov	r2, r4
 801136c:	462b      	mov	r3, r5
 801136e:	4620      	mov	r0, r4
 8011370:	4629      	mov	r1, r5
 8011372:	f7ef f959 	bl	8000628 <__aeabi_dmul>
 8011376:	a36a      	add	r3, pc, #424	; (adr r3, 8011520 <__ieee754_exp+0x290>)
 8011378:	e9d3 2300 	ldrd	r2, r3, [r3]
 801137c:	4606      	mov	r6, r0
 801137e:	460f      	mov	r7, r1
 8011380:	f7ef f952 	bl	8000628 <__aeabi_dmul>
 8011384:	a368      	add	r3, pc, #416	; (adr r3, 8011528 <__ieee754_exp+0x298>)
 8011386:	e9d3 2300 	ldrd	r2, r3, [r3]
 801138a:	f7ee ff95 	bl	80002b8 <__aeabi_dsub>
 801138e:	4632      	mov	r2, r6
 8011390:	463b      	mov	r3, r7
 8011392:	f7ef f949 	bl	8000628 <__aeabi_dmul>
 8011396:	a366      	add	r3, pc, #408	; (adr r3, 8011530 <__ieee754_exp+0x2a0>)
 8011398:	e9d3 2300 	ldrd	r2, r3, [r3]
 801139c:	f7ee ff8e 	bl	80002bc <__adddf3>
 80113a0:	4632      	mov	r2, r6
 80113a2:	463b      	mov	r3, r7
 80113a4:	f7ef f940 	bl	8000628 <__aeabi_dmul>
 80113a8:	a363      	add	r3, pc, #396	; (adr r3, 8011538 <__ieee754_exp+0x2a8>)
 80113aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113ae:	f7ee ff83 	bl	80002b8 <__aeabi_dsub>
 80113b2:	4632      	mov	r2, r6
 80113b4:	463b      	mov	r3, r7
 80113b6:	f7ef f937 	bl	8000628 <__aeabi_dmul>
 80113ba:	a361      	add	r3, pc, #388	; (adr r3, 8011540 <__ieee754_exp+0x2b0>)
 80113bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113c0:	f7ee ff7c 	bl	80002bc <__adddf3>
 80113c4:	4632      	mov	r2, r6
 80113c6:	463b      	mov	r3, r7
 80113c8:	f7ef f92e 	bl	8000628 <__aeabi_dmul>
 80113cc:	4602      	mov	r2, r0
 80113ce:	460b      	mov	r3, r1
 80113d0:	4620      	mov	r0, r4
 80113d2:	4629      	mov	r1, r5
 80113d4:	f7ee ff70 	bl	80002b8 <__aeabi_dsub>
 80113d8:	4602      	mov	r2, r0
 80113da:	460b      	mov	r3, r1
 80113dc:	4606      	mov	r6, r0
 80113de:	460f      	mov	r7, r1
 80113e0:	4620      	mov	r0, r4
 80113e2:	4629      	mov	r1, r5
 80113e4:	f7ef f920 	bl	8000628 <__aeabi_dmul>
 80113e8:	ec41 0b19 	vmov	d9, r0, r1
 80113ec:	f1ba 0f00 	cmp.w	sl, #0
 80113f0:	d15d      	bne.n	80114ae <__ieee754_exp+0x21e>
 80113f2:	2200      	movs	r2, #0
 80113f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80113f8:	4630      	mov	r0, r6
 80113fa:	4639      	mov	r1, r7
 80113fc:	f7ee ff5c 	bl	80002b8 <__aeabi_dsub>
 8011400:	4602      	mov	r2, r0
 8011402:	460b      	mov	r3, r1
 8011404:	ec51 0b19 	vmov	r0, r1, d9
 8011408:	f7ef fa38 	bl	800087c <__aeabi_ddiv>
 801140c:	4622      	mov	r2, r4
 801140e:	462b      	mov	r3, r5
 8011410:	f7ee ff52 	bl	80002b8 <__aeabi_dsub>
 8011414:	4602      	mov	r2, r0
 8011416:	460b      	mov	r3, r1
 8011418:	2000      	movs	r0, #0
 801141a:	4957      	ldr	r1, [pc, #348]	; (8011578 <__ieee754_exp+0x2e8>)
 801141c:	f7ee ff4c 	bl	80002b8 <__aeabi_dsub>
 8011420:	e753      	b.n	80112ca <__ieee754_exp+0x3a>
 8011422:	4856      	ldr	r0, [pc, #344]	; (801157c <__ieee754_exp+0x2ec>)
 8011424:	a348      	add	r3, pc, #288	; (adr r3, 8011548 <__ieee754_exp+0x2b8>)
 8011426:	e9d3 2300 	ldrd	r2, r3, [r3]
 801142a:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 801142e:	4629      	mov	r1, r5
 8011430:	4620      	mov	r0, r4
 8011432:	f7ef f8f9 	bl	8000628 <__aeabi_dmul>
 8011436:	e9d6 2300 	ldrd	r2, r3, [r6]
 801143a:	f7ee ff3f 	bl	80002bc <__adddf3>
 801143e:	f7ef fb8d 	bl	8000b5c <__aeabi_d2iz>
 8011442:	4682      	mov	sl, r0
 8011444:	f7ef f886 	bl	8000554 <__aeabi_i2d>
 8011448:	a341      	add	r3, pc, #260	; (adr r3, 8011550 <__ieee754_exp+0x2c0>)
 801144a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801144e:	4606      	mov	r6, r0
 8011450:	460f      	mov	r7, r1
 8011452:	f7ef f8e9 	bl	8000628 <__aeabi_dmul>
 8011456:	4602      	mov	r2, r0
 8011458:	460b      	mov	r3, r1
 801145a:	4620      	mov	r0, r4
 801145c:	4629      	mov	r1, r5
 801145e:	f7ee ff2b 	bl	80002b8 <__aeabi_dsub>
 8011462:	a33d      	add	r3, pc, #244	; (adr r3, 8011558 <__ieee754_exp+0x2c8>)
 8011464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011468:	4680      	mov	r8, r0
 801146a:	4689      	mov	r9, r1
 801146c:	4630      	mov	r0, r6
 801146e:	4639      	mov	r1, r7
 8011470:	f7ef f8da 	bl	8000628 <__aeabi_dmul>
 8011474:	ec41 0b18 	vmov	d8, r0, r1
 8011478:	e76f      	b.n	801135a <__ieee754_exp+0xca>
 801147a:	4a41      	ldr	r2, [pc, #260]	; (8011580 <__ieee754_exp+0x2f0>)
 801147c:	4293      	cmp	r3, r2
 801147e:	d811      	bhi.n	80114a4 <__ieee754_exp+0x214>
 8011480:	a323      	add	r3, pc, #140	; (adr r3, 8011510 <__ieee754_exp+0x280>)
 8011482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011486:	ee10 0a10 	vmov	r0, s0
 801148a:	4629      	mov	r1, r5
 801148c:	f7ee ff16 	bl	80002bc <__adddf3>
 8011490:	4b39      	ldr	r3, [pc, #228]	; (8011578 <__ieee754_exp+0x2e8>)
 8011492:	2200      	movs	r2, #0
 8011494:	f7ef fb58 	bl	8000b48 <__aeabi_dcmpgt>
 8011498:	b138      	cbz	r0, 80114aa <__ieee754_exp+0x21a>
 801149a:	4b37      	ldr	r3, [pc, #220]	; (8011578 <__ieee754_exp+0x2e8>)
 801149c:	2200      	movs	r2, #0
 801149e:	4620      	mov	r0, r4
 80114a0:	4629      	mov	r1, r5
 80114a2:	e710      	b.n	80112c6 <__ieee754_exp+0x36>
 80114a4:	f04f 0a00 	mov.w	sl, #0
 80114a8:	e75f      	b.n	801136a <__ieee754_exp+0xda>
 80114aa:	4682      	mov	sl, r0
 80114ac:	e75d      	b.n	801136a <__ieee754_exp+0xda>
 80114ae:	4632      	mov	r2, r6
 80114b0:	463b      	mov	r3, r7
 80114b2:	2000      	movs	r0, #0
 80114b4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80114b8:	f7ee fefe 	bl	80002b8 <__aeabi_dsub>
 80114bc:	4602      	mov	r2, r0
 80114be:	460b      	mov	r3, r1
 80114c0:	ec51 0b19 	vmov	r0, r1, d9
 80114c4:	f7ef f9da 	bl	800087c <__aeabi_ddiv>
 80114c8:	4602      	mov	r2, r0
 80114ca:	460b      	mov	r3, r1
 80114cc:	ec51 0b18 	vmov	r0, r1, d8
 80114d0:	f7ee fef2 	bl	80002b8 <__aeabi_dsub>
 80114d4:	4642      	mov	r2, r8
 80114d6:	464b      	mov	r3, r9
 80114d8:	f7ee feee 	bl	80002b8 <__aeabi_dsub>
 80114dc:	4602      	mov	r2, r0
 80114de:	460b      	mov	r3, r1
 80114e0:	2000      	movs	r0, #0
 80114e2:	4925      	ldr	r1, [pc, #148]	; (8011578 <__ieee754_exp+0x2e8>)
 80114e4:	f7ee fee8 	bl	80002b8 <__aeabi_dsub>
 80114e8:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 80114ec:	4592      	cmp	sl, r2
 80114ee:	db02      	blt.n	80114f6 <__ieee754_exp+0x266>
 80114f0:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 80114f4:	e6e9      	b.n	80112ca <__ieee754_exp+0x3a>
 80114f6:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 80114fa:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 80114fe:	2200      	movs	r2, #0
 8011500:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8011504:	e6f9      	b.n	80112fa <__ieee754_exp+0x6a>
 8011506:	bf00      	nop
 8011508:	fefa39ef 	.word	0xfefa39ef
 801150c:	40862e42 	.word	0x40862e42
 8011510:	8800759c 	.word	0x8800759c
 8011514:	7e37e43c 	.word	0x7e37e43c
 8011518:	d52d3051 	.word	0xd52d3051
 801151c:	c0874910 	.word	0xc0874910
 8011520:	72bea4d0 	.word	0x72bea4d0
 8011524:	3e663769 	.word	0x3e663769
 8011528:	c5d26bf1 	.word	0xc5d26bf1
 801152c:	3ebbbd41 	.word	0x3ebbbd41
 8011530:	af25de2c 	.word	0xaf25de2c
 8011534:	3f11566a 	.word	0x3f11566a
 8011538:	16bebd93 	.word	0x16bebd93
 801153c:	3f66c16c 	.word	0x3f66c16c
 8011540:	5555553e 	.word	0x5555553e
 8011544:	3fc55555 	.word	0x3fc55555
 8011548:	652b82fe 	.word	0x652b82fe
 801154c:	3ff71547 	.word	0x3ff71547
 8011550:	fee00000 	.word	0xfee00000
 8011554:	3fe62e42 	.word	0x3fe62e42
 8011558:	35793c76 	.word	0x35793c76
 801155c:	3dea39ef 	.word	0x3dea39ef
 8011560:	40862e41 	.word	0x40862e41
 8011564:	7fefffff 	.word	0x7fefffff
 8011568:	3fd62e42 	.word	0x3fd62e42
 801156c:	3ff0a2b1 	.word	0x3ff0a2b1
 8011570:	08012bd0 	.word	0x08012bd0
 8011574:	08012be0 	.word	0x08012be0
 8011578:	3ff00000 	.word	0x3ff00000
 801157c:	08012bc0 	.word	0x08012bc0
 8011580:	3e2fffff 	.word	0x3e2fffff
 8011584:	00000000 	.word	0x00000000

08011588 <__ieee754_rem_pio2>:
 8011588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801158c:	ed2d 8b02 	vpush	{d8}
 8011590:	ec55 4b10 	vmov	r4, r5, d0
 8011594:	4bca      	ldr	r3, [pc, #808]	; (80118c0 <__ieee754_rem_pio2+0x338>)
 8011596:	b08b      	sub	sp, #44	; 0x2c
 8011598:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 801159c:	4598      	cmp	r8, r3
 801159e:	4682      	mov	sl, r0
 80115a0:	9502      	str	r5, [sp, #8]
 80115a2:	dc08      	bgt.n	80115b6 <__ieee754_rem_pio2+0x2e>
 80115a4:	2200      	movs	r2, #0
 80115a6:	2300      	movs	r3, #0
 80115a8:	ed80 0b00 	vstr	d0, [r0]
 80115ac:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80115b0:	f04f 0b00 	mov.w	fp, #0
 80115b4:	e028      	b.n	8011608 <__ieee754_rem_pio2+0x80>
 80115b6:	4bc3      	ldr	r3, [pc, #780]	; (80118c4 <__ieee754_rem_pio2+0x33c>)
 80115b8:	4598      	cmp	r8, r3
 80115ba:	dc78      	bgt.n	80116ae <__ieee754_rem_pio2+0x126>
 80115bc:	9b02      	ldr	r3, [sp, #8]
 80115be:	4ec2      	ldr	r6, [pc, #776]	; (80118c8 <__ieee754_rem_pio2+0x340>)
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	ee10 0a10 	vmov	r0, s0
 80115c6:	a3b0      	add	r3, pc, #704	; (adr r3, 8011888 <__ieee754_rem_pio2+0x300>)
 80115c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115cc:	4629      	mov	r1, r5
 80115ce:	dd39      	ble.n	8011644 <__ieee754_rem_pio2+0xbc>
 80115d0:	f7ee fe72 	bl	80002b8 <__aeabi_dsub>
 80115d4:	45b0      	cmp	r8, r6
 80115d6:	4604      	mov	r4, r0
 80115d8:	460d      	mov	r5, r1
 80115da:	d01b      	beq.n	8011614 <__ieee754_rem_pio2+0x8c>
 80115dc:	a3ac      	add	r3, pc, #688	; (adr r3, 8011890 <__ieee754_rem_pio2+0x308>)
 80115de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115e2:	f7ee fe69 	bl	80002b8 <__aeabi_dsub>
 80115e6:	4602      	mov	r2, r0
 80115e8:	460b      	mov	r3, r1
 80115ea:	e9ca 2300 	strd	r2, r3, [sl]
 80115ee:	4620      	mov	r0, r4
 80115f0:	4629      	mov	r1, r5
 80115f2:	f7ee fe61 	bl	80002b8 <__aeabi_dsub>
 80115f6:	a3a6      	add	r3, pc, #664	; (adr r3, 8011890 <__ieee754_rem_pio2+0x308>)
 80115f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115fc:	f7ee fe5c 	bl	80002b8 <__aeabi_dsub>
 8011600:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8011604:	f04f 0b01 	mov.w	fp, #1
 8011608:	4658      	mov	r0, fp
 801160a:	b00b      	add	sp, #44	; 0x2c
 801160c:	ecbd 8b02 	vpop	{d8}
 8011610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011614:	a3a0      	add	r3, pc, #640	; (adr r3, 8011898 <__ieee754_rem_pio2+0x310>)
 8011616:	e9d3 2300 	ldrd	r2, r3, [r3]
 801161a:	f7ee fe4d 	bl	80002b8 <__aeabi_dsub>
 801161e:	a3a0      	add	r3, pc, #640	; (adr r3, 80118a0 <__ieee754_rem_pio2+0x318>)
 8011620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011624:	4604      	mov	r4, r0
 8011626:	460d      	mov	r5, r1
 8011628:	f7ee fe46 	bl	80002b8 <__aeabi_dsub>
 801162c:	4602      	mov	r2, r0
 801162e:	460b      	mov	r3, r1
 8011630:	e9ca 2300 	strd	r2, r3, [sl]
 8011634:	4620      	mov	r0, r4
 8011636:	4629      	mov	r1, r5
 8011638:	f7ee fe3e 	bl	80002b8 <__aeabi_dsub>
 801163c:	a398      	add	r3, pc, #608	; (adr r3, 80118a0 <__ieee754_rem_pio2+0x318>)
 801163e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011642:	e7db      	b.n	80115fc <__ieee754_rem_pio2+0x74>
 8011644:	f7ee fe3a 	bl	80002bc <__adddf3>
 8011648:	45b0      	cmp	r8, r6
 801164a:	4604      	mov	r4, r0
 801164c:	460d      	mov	r5, r1
 801164e:	d016      	beq.n	801167e <__ieee754_rem_pio2+0xf6>
 8011650:	a38f      	add	r3, pc, #572	; (adr r3, 8011890 <__ieee754_rem_pio2+0x308>)
 8011652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011656:	f7ee fe31 	bl	80002bc <__adddf3>
 801165a:	4602      	mov	r2, r0
 801165c:	460b      	mov	r3, r1
 801165e:	e9ca 2300 	strd	r2, r3, [sl]
 8011662:	4620      	mov	r0, r4
 8011664:	4629      	mov	r1, r5
 8011666:	f7ee fe27 	bl	80002b8 <__aeabi_dsub>
 801166a:	a389      	add	r3, pc, #548	; (adr r3, 8011890 <__ieee754_rem_pio2+0x308>)
 801166c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011670:	f7ee fe24 	bl	80002bc <__adddf3>
 8011674:	f04f 3bff 	mov.w	fp, #4294967295
 8011678:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801167c:	e7c4      	b.n	8011608 <__ieee754_rem_pio2+0x80>
 801167e:	a386      	add	r3, pc, #536	; (adr r3, 8011898 <__ieee754_rem_pio2+0x310>)
 8011680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011684:	f7ee fe1a 	bl	80002bc <__adddf3>
 8011688:	a385      	add	r3, pc, #532	; (adr r3, 80118a0 <__ieee754_rem_pio2+0x318>)
 801168a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801168e:	4604      	mov	r4, r0
 8011690:	460d      	mov	r5, r1
 8011692:	f7ee fe13 	bl	80002bc <__adddf3>
 8011696:	4602      	mov	r2, r0
 8011698:	460b      	mov	r3, r1
 801169a:	e9ca 2300 	strd	r2, r3, [sl]
 801169e:	4620      	mov	r0, r4
 80116a0:	4629      	mov	r1, r5
 80116a2:	f7ee fe09 	bl	80002b8 <__aeabi_dsub>
 80116a6:	a37e      	add	r3, pc, #504	; (adr r3, 80118a0 <__ieee754_rem_pio2+0x318>)
 80116a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116ac:	e7e0      	b.n	8011670 <__ieee754_rem_pio2+0xe8>
 80116ae:	4b87      	ldr	r3, [pc, #540]	; (80118cc <__ieee754_rem_pio2+0x344>)
 80116b0:	4598      	cmp	r8, r3
 80116b2:	f300 80d9 	bgt.w	8011868 <__ieee754_rem_pio2+0x2e0>
 80116b6:	f000 fe39 	bl	801232c <fabs>
 80116ba:	ec55 4b10 	vmov	r4, r5, d0
 80116be:	ee10 0a10 	vmov	r0, s0
 80116c2:	a379      	add	r3, pc, #484	; (adr r3, 80118a8 <__ieee754_rem_pio2+0x320>)
 80116c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116c8:	4629      	mov	r1, r5
 80116ca:	f7ee ffad 	bl	8000628 <__aeabi_dmul>
 80116ce:	4b80      	ldr	r3, [pc, #512]	; (80118d0 <__ieee754_rem_pio2+0x348>)
 80116d0:	2200      	movs	r2, #0
 80116d2:	f7ee fdf3 	bl	80002bc <__adddf3>
 80116d6:	f7ef fa41 	bl	8000b5c <__aeabi_d2iz>
 80116da:	4683      	mov	fp, r0
 80116dc:	f7ee ff3a 	bl	8000554 <__aeabi_i2d>
 80116e0:	4602      	mov	r2, r0
 80116e2:	460b      	mov	r3, r1
 80116e4:	ec43 2b18 	vmov	d8, r2, r3
 80116e8:	a367      	add	r3, pc, #412	; (adr r3, 8011888 <__ieee754_rem_pio2+0x300>)
 80116ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116ee:	f7ee ff9b 	bl	8000628 <__aeabi_dmul>
 80116f2:	4602      	mov	r2, r0
 80116f4:	460b      	mov	r3, r1
 80116f6:	4620      	mov	r0, r4
 80116f8:	4629      	mov	r1, r5
 80116fa:	f7ee fddd 	bl	80002b8 <__aeabi_dsub>
 80116fe:	a364      	add	r3, pc, #400	; (adr r3, 8011890 <__ieee754_rem_pio2+0x308>)
 8011700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011704:	4606      	mov	r6, r0
 8011706:	460f      	mov	r7, r1
 8011708:	ec51 0b18 	vmov	r0, r1, d8
 801170c:	f7ee ff8c 	bl	8000628 <__aeabi_dmul>
 8011710:	f1bb 0f1f 	cmp.w	fp, #31
 8011714:	4604      	mov	r4, r0
 8011716:	460d      	mov	r5, r1
 8011718:	dc0d      	bgt.n	8011736 <__ieee754_rem_pio2+0x1ae>
 801171a:	4b6e      	ldr	r3, [pc, #440]	; (80118d4 <__ieee754_rem_pio2+0x34c>)
 801171c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8011720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011724:	4543      	cmp	r3, r8
 8011726:	d006      	beq.n	8011736 <__ieee754_rem_pio2+0x1ae>
 8011728:	4622      	mov	r2, r4
 801172a:	462b      	mov	r3, r5
 801172c:	4630      	mov	r0, r6
 801172e:	4639      	mov	r1, r7
 8011730:	f7ee fdc2 	bl	80002b8 <__aeabi_dsub>
 8011734:	e00f      	b.n	8011756 <__ieee754_rem_pio2+0x1ce>
 8011736:	462b      	mov	r3, r5
 8011738:	4622      	mov	r2, r4
 801173a:	4630      	mov	r0, r6
 801173c:	4639      	mov	r1, r7
 801173e:	f7ee fdbb 	bl	80002b8 <__aeabi_dsub>
 8011742:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011746:	9303      	str	r3, [sp, #12]
 8011748:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801174c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8011750:	f1b8 0f10 	cmp.w	r8, #16
 8011754:	dc02      	bgt.n	801175c <__ieee754_rem_pio2+0x1d4>
 8011756:	e9ca 0100 	strd	r0, r1, [sl]
 801175a:	e039      	b.n	80117d0 <__ieee754_rem_pio2+0x248>
 801175c:	a34e      	add	r3, pc, #312	; (adr r3, 8011898 <__ieee754_rem_pio2+0x310>)
 801175e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011762:	ec51 0b18 	vmov	r0, r1, d8
 8011766:	f7ee ff5f 	bl	8000628 <__aeabi_dmul>
 801176a:	4604      	mov	r4, r0
 801176c:	460d      	mov	r5, r1
 801176e:	4602      	mov	r2, r0
 8011770:	460b      	mov	r3, r1
 8011772:	4630      	mov	r0, r6
 8011774:	4639      	mov	r1, r7
 8011776:	f7ee fd9f 	bl	80002b8 <__aeabi_dsub>
 801177a:	4602      	mov	r2, r0
 801177c:	460b      	mov	r3, r1
 801177e:	4680      	mov	r8, r0
 8011780:	4689      	mov	r9, r1
 8011782:	4630      	mov	r0, r6
 8011784:	4639      	mov	r1, r7
 8011786:	f7ee fd97 	bl	80002b8 <__aeabi_dsub>
 801178a:	4622      	mov	r2, r4
 801178c:	462b      	mov	r3, r5
 801178e:	f7ee fd93 	bl	80002b8 <__aeabi_dsub>
 8011792:	a343      	add	r3, pc, #268	; (adr r3, 80118a0 <__ieee754_rem_pio2+0x318>)
 8011794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011798:	4604      	mov	r4, r0
 801179a:	460d      	mov	r5, r1
 801179c:	ec51 0b18 	vmov	r0, r1, d8
 80117a0:	f7ee ff42 	bl	8000628 <__aeabi_dmul>
 80117a4:	4622      	mov	r2, r4
 80117a6:	462b      	mov	r3, r5
 80117a8:	f7ee fd86 	bl	80002b8 <__aeabi_dsub>
 80117ac:	4602      	mov	r2, r0
 80117ae:	460b      	mov	r3, r1
 80117b0:	4604      	mov	r4, r0
 80117b2:	460d      	mov	r5, r1
 80117b4:	4640      	mov	r0, r8
 80117b6:	4649      	mov	r1, r9
 80117b8:	f7ee fd7e 	bl	80002b8 <__aeabi_dsub>
 80117bc:	9a03      	ldr	r2, [sp, #12]
 80117be:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80117c2:	1ad3      	subs	r3, r2, r3
 80117c4:	2b31      	cmp	r3, #49	; 0x31
 80117c6:	dc24      	bgt.n	8011812 <__ieee754_rem_pio2+0x28a>
 80117c8:	e9ca 0100 	strd	r0, r1, [sl]
 80117cc:	4646      	mov	r6, r8
 80117ce:	464f      	mov	r7, r9
 80117d0:	e9da 8900 	ldrd	r8, r9, [sl]
 80117d4:	4630      	mov	r0, r6
 80117d6:	4642      	mov	r2, r8
 80117d8:	464b      	mov	r3, r9
 80117da:	4639      	mov	r1, r7
 80117dc:	f7ee fd6c 	bl	80002b8 <__aeabi_dsub>
 80117e0:	462b      	mov	r3, r5
 80117e2:	4622      	mov	r2, r4
 80117e4:	f7ee fd68 	bl	80002b8 <__aeabi_dsub>
 80117e8:	9b02      	ldr	r3, [sp, #8]
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80117f0:	f6bf af0a 	bge.w	8011608 <__ieee754_rem_pio2+0x80>
 80117f4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80117f8:	f8ca 3004 	str.w	r3, [sl, #4]
 80117fc:	f8ca 8000 	str.w	r8, [sl]
 8011800:	f8ca 0008 	str.w	r0, [sl, #8]
 8011804:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011808:	f8ca 300c 	str.w	r3, [sl, #12]
 801180c:	f1cb 0b00 	rsb	fp, fp, #0
 8011810:	e6fa      	b.n	8011608 <__ieee754_rem_pio2+0x80>
 8011812:	a327      	add	r3, pc, #156	; (adr r3, 80118b0 <__ieee754_rem_pio2+0x328>)
 8011814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011818:	ec51 0b18 	vmov	r0, r1, d8
 801181c:	f7ee ff04 	bl	8000628 <__aeabi_dmul>
 8011820:	4604      	mov	r4, r0
 8011822:	460d      	mov	r5, r1
 8011824:	4602      	mov	r2, r0
 8011826:	460b      	mov	r3, r1
 8011828:	4640      	mov	r0, r8
 801182a:	4649      	mov	r1, r9
 801182c:	f7ee fd44 	bl	80002b8 <__aeabi_dsub>
 8011830:	4602      	mov	r2, r0
 8011832:	460b      	mov	r3, r1
 8011834:	4606      	mov	r6, r0
 8011836:	460f      	mov	r7, r1
 8011838:	4640      	mov	r0, r8
 801183a:	4649      	mov	r1, r9
 801183c:	f7ee fd3c 	bl	80002b8 <__aeabi_dsub>
 8011840:	4622      	mov	r2, r4
 8011842:	462b      	mov	r3, r5
 8011844:	f7ee fd38 	bl	80002b8 <__aeabi_dsub>
 8011848:	a31b      	add	r3, pc, #108	; (adr r3, 80118b8 <__ieee754_rem_pio2+0x330>)
 801184a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801184e:	4604      	mov	r4, r0
 8011850:	460d      	mov	r5, r1
 8011852:	ec51 0b18 	vmov	r0, r1, d8
 8011856:	f7ee fee7 	bl	8000628 <__aeabi_dmul>
 801185a:	4622      	mov	r2, r4
 801185c:	462b      	mov	r3, r5
 801185e:	f7ee fd2b 	bl	80002b8 <__aeabi_dsub>
 8011862:	4604      	mov	r4, r0
 8011864:	460d      	mov	r5, r1
 8011866:	e75f      	b.n	8011728 <__ieee754_rem_pio2+0x1a0>
 8011868:	4b1b      	ldr	r3, [pc, #108]	; (80118d8 <__ieee754_rem_pio2+0x350>)
 801186a:	4598      	cmp	r8, r3
 801186c:	dd36      	ble.n	80118dc <__ieee754_rem_pio2+0x354>
 801186e:	ee10 2a10 	vmov	r2, s0
 8011872:	462b      	mov	r3, r5
 8011874:	4620      	mov	r0, r4
 8011876:	4629      	mov	r1, r5
 8011878:	f7ee fd1e 	bl	80002b8 <__aeabi_dsub>
 801187c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8011880:	e9ca 0100 	strd	r0, r1, [sl]
 8011884:	e694      	b.n	80115b0 <__ieee754_rem_pio2+0x28>
 8011886:	bf00      	nop
 8011888:	54400000 	.word	0x54400000
 801188c:	3ff921fb 	.word	0x3ff921fb
 8011890:	1a626331 	.word	0x1a626331
 8011894:	3dd0b461 	.word	0x3dd0b461
 8011898:	1a600000 	.word	0x1a600000
 801189c:	3dd0b461 	.word	0x3dd0b461
 80118a0:	2e037073 	.word	0x2e037073
 80118a4:	3ba3198a 	.word	0x3ba3198a
 80118a8:	6dc9c883 	.word	0x6dc9c883
 80118ac:	3fe45f30 	.word	0x3fe45f30
 80118b0:	2e000000 	.word	0x2e000000
 80118b4:	3ba3198a 	.word	0x3ba3198a
 80118b8:	252049c1 	.word	0x252049c1
 80118bc:	397b839a 	.word	0x397b839a
 80118c0:	3fe921fb 	.word	0x3fe921fb
 80118c4:	4002d97b 	.word	0x4002d97b
 80118c8:	3ff921fb 	.word	0x3ff921fb
 80118cc:	413921fb 	.word	0x413921fb
 80118d0:	3fe00000 	.word	0x3fe00000
 80118d4:	08012bf0 	.word	0x08012bf0
 80118d8:	7fefffff 	.word	0x7fefffff
 80118dc:	ea4f 5428 	mov.w	r4, r8, asr #20
 80118e0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 80118e4:	ee10 0a10 	vmov	r0, s0
 80118e8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80118ec:	ee10 6a10 	vmov	r6, s0
 80118f0:	460f      	mov	r7, r1
 80118f2:	f7ef f933 	bl	8000b5c <__aeabi_d2iz>
 80118f6:	f7ee fe2d 	bl	8000554 <__aeabi_i2d>
 80118fa:	4602      	mov	r2, r0
 80118fc:	460b      	mov	r3, r1
 80118fe:	4630      	mov	r0, r6
 8011900:	4639      	mov	r1, r7
 8011902:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011906:	f7ee fcd7 	bl	80002b8 <__aeabi_dsub>
 801190a:	4b22      	ldr	r3, [pc, #136]	; (8011994 <__ieee754_rem_pio2+0x40c>)
 801190c:	2200      	movs	r2, #0
 801190e:	f7ee fe8b 	bl	8000628 <__aeabi_dmul>
 8011912:	460f      	mov	r7, r1
 8011914:	4606      	mov	r6, r0
 8011916:	f7ef f921 	bl	8000b5c <__aeabi_d2iz>
 801191a:	f7ee fe1b 	bl	8000554 <__aeabi_i2d>
 801191e:	4602      	mov	r2, r0
 8011920:	460b      	mov	r3, r1
 8011922:	4630      	mov	r0, r6
 8011924:	4639      	mov	r1, r7
 8011926:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801192a:	f7ee fcc5 	bl	80002b8 <__aeabi_dsub>
 801192e:	4b19      	ldr	r3, [pc, #100]	; (8011994 <__ieee754_rem_pio2+0x40c>)
 8011930:	2200      	movs	r2, #0
 8011932:	f7ee fe79 	bl	8000628 <__aeabi_dmul>
 8011936:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801193a:	ad04      	add	r5, sp, #16
 801193c:	f04f 0803 	mov.w	r8, #3
 8011940:	46a9      	mov	r9, r5
 8011942:	2600      	movs	r6, #0
 8011944:	2700      	movs	r7, #0
 8011946:	4632      	mov	r2, r6
 8011948:	463b      	mov	r3, r7
 801194a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 801194e:	46c3      	mov	fp, r8
 8011950:	3d08      	subs	r5, #8
 8011952:	f108 38ff 	add.w	r8, r8, #4294967295
 8011956:	f7ef f8cf 	bl	8000af8 <__aeabi_dcmpeq>
 801195a:	2800      	cmp	r0, #0
 801195c:	d1f3      	bne.n	8011946 <__ieee754_rem_pio2+0x3be>
 801195e:	4b0e      	ldr	r3, [pc, #56]	; (8011998 <__ieee754_rem_pio2+0x410>)
 8011960:	9301      	str	r3, [sp, #4]
 8011962:	2302      	movs	r3, #2
 8011964:	9300      	str	r3, [sp, #0]
 8011966:	4622      	mov	r2, r4
 8011968:	465b      	mov	r3, fp
 801196a:	4651      	mov	r1, sl
 801196c:	4648      	mov	r0, r9
 801196e:	f000 f8df 	bl	8011b30 <__kernel_rem_pio2>
 8011972:	9b02      	ldr	r3, [sp, #8]
 8011974:	2b00      	cmp	r3, #0
 8011976:	4683      	mov	fp, r0
 8011978:	f6bf ae46 	bge.w	8011608 <__ieee754_rem_pio2+0x80>
 801197c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8011980:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011984:	f8ca 3004 	str.w	r3, [sl, #4]
 8011988:	f8da 300c 	ldr.w	r3, [sl, #12]
 801198c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011990:	e73a      	b.n	8011808 <__ieee754_rem_pio2+0x280>
 8011992:	bf00      	nop
 8011994:	41700000 	.word	0x41700000
 8011998:	08012c70 	.word	0x08012c70
 801199c:	00000000 	.word	0x00000000

080119a0 <__kernel_cos>:
 80119a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119a4:	ec57 6b10 	vmov	r6, r7, d0
 80119a8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80119ac:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80119b0:	ed8d 1b00 	vstr	d1, [sp]
 80119b4:	da07      	bge.n	80119c6 <__kernel_cos+0x26>
 80119b6:	ee10 0a10 	vmov	r0, s0
 80119ba:	4639      	mov	r1, r7
 80119bc:	f7ef f8ce 	bl	8000b5c <__aeabi_d2iz>
 80119c0:	2800      	cmp	r0, #0
 80119c2:	f000 8088 	beq.w	8011ad6 <__kernel_cos+0x136>
 80119c6:	4632      	mov	r2, r6
 80119c8:	463b      	mov	r3, r7
 80119ca:	4630      	mov	r0, r6
 80119cc:	4639      	mov	r1, r7
 80119ce:	f7ee fe2b 	bl	8000628 <__aeabi_dmul>
 80119d2:	4b51      	ldr	r3, [pc, #324]	; (8011b18 <__kernel_cos+0x178>)
 80119d4:	2200      	movs	r2, #0
 80119d6:	4604      	mov	r4, r0
 80119d8:	460d      	mov	r5, r1
 80119da:	f7ee fe25 	bl	8000628 <__aeabi_dmul>
 80119de:	a340      	add	r3, pc, #256	; (adr r3, 8011ae0 <__kernel_cos+0x140>)
 80119e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119e4:	4682      	mov	sl, r0
 80119e6:	468b      	mov	fp, r1
 80119e8:	4620      	mov	r0, r4
 80119ea:	4629      	mov	r1, r5
 80119ec:	f7ee fe1c 	bl	8000628 <__aeabi_dmul>
 80119f0:	a33d      	add	r3, pc, #244	; (adr r3, 8011ae8 <__kernel_cos+0x148>)
 80119f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119f6:	f7ee fc61 	bl	80002bc <__adddf3>
 80119fa:	4622      	mov	r2, r4
 80119fc:	462b      	mov	r3, r5
 80119fe:	f7ee fe13 	bl	8000628 <__aeabi_dmul>
 8011a02:	a33b      	add	r3, pc, #236	; (adr r3, 8011af0 <__kernel_cos+0x150>)
 8011a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a08:	f7ee fc56 	bl	80002b8 <__aeabi_dsub>
 8011a0c:	4622      	mov	r2, r4
 8011a0e:	462b      	mov	r3, r5
 8011a10:	f7ee fe0a 	bl	8000628 <__aeabi_dmul>
 8011a14:	a338      	add	r3, pc, #224	; (adr r3, 8011af8 <__kernel_cos+0x158>)
 8011a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a1a:	f7ee fc4f 	bl	80002bc <__adddf3>
 8011a1e:	4622      	mov	r2, r4
 8011a20:	462b      	mov	r3, r5
 8011a22:	f7ee fe01 	bl	8000628 <__aeabi_dmul>
 8011a26:	a336      	add	r3, pc, #216	; (adr r3, 8011b00 <__kernel_cos+0x160>)
 8011a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a2c:	f7ee fc44 	bl	80002b8 <__aeabi_dsub>
 8011a30:	4622      	mov	r2, r4
 8011a32:	462b      	mov	r3, r5
 8011a34:	f7ee fdf8 	bl	8000628 <__aeabi_dmul>
 8011a38:	a333      	add	r3, pc, #204	; (adr r3, 8011b08 <__kernel_cos+0x168>)
 8011a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a3e:	f7ee fc3d 	bl	80002bc <__adddf3>
 8011a42:	4622      	mov	r2, r4
 8011a44:	462b      	mov	r3, r5
 8011a46:	f7ee fdef 	bl	8000628 <__aeabi_dmul>
 8011a4a:	4622      	mov	r2, r4
 8011a4c:	462b      	mov	r3, r5
 8011a4e:	f7ee fdeb 	bl	8000628 <__aeabi_dmul>
 8011a52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011a56:	4604      	mov	r4, r0
 8011a58:	460d      	mov	r5, r1
 8011a5a:	4630      	mov	r0, r6
 8011a5c:	4639      	mov	r1, r7
 8011a5e:	f7ee fde3 	bl	8000628 <__aeabi_dmul>
 8011a62:	460b      	mov	r3, r1
 8011a64:	4602      	mov	r2, r0
 8011a66:	4629      	mov	r1, r5
 8011a68:	4620      	mov	r0, r4
 8011a6a:	f7ee fc25 	bl	80002b8 <__aeabi_dsub>
 8011a6e:	4b2b      	ldr	r3, [pc, #172]	; (8011b1c <__kernel_cos+0x17c>)
 8011a70:	4598      	cmp	r8, r3
 8011a72:	4606      	mov	r6, r0
 8011a74:	460f      	mov	r7, r1
 8011a76:	dc10      	bgt.n	8011a9a <__kernel_cos+0xfa>
 8011a78:	4602      	mov	r2, r0
 8011a7a:	460b      	mov	r3, r1
 8011a7c:	4650      	mov	r0, sl
 8011a7e:	4659      	mov	r1, fp
 8011a80:	f7ee fc1a 	bl	80002b8 <__aeabi_dsub>
 8011a84:	460b      	mov	r3, r1
 8011a86:	4926      	ldr	r1, [pc, #152]	; (8011b20 <__kernel_cos+0x180>)
 8011a88:	4602      	mov	r2, r0
 8011a8a:	2000      	movs	r0, #0
 8011a8c:	f7ee fc14 	bl	80002b8 <__aeabi_dsub>
 8011a90:	ec41 0b10 	vmov	d0, r0, r1
 8011a94:	b003      	add	sp, #12
 8011a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a9a:	4b22      	ldr	r3, [pc, #136]	; (8011b24 <__kernel_cos+0x184>)
 8011a9c:	4920      	ldr	r1, [pc, #128]	; (8011b20 <__kernel_cos+0x180>)
 8011a9e:	4598      	cmp	r8, r3
 8011aa0:	bfcc      	ite	gt
 8011aa2:	4d21      	ldrgt	r5, [pc, #132]	; (8011b28 <__kernel_cos+0x188>)
 8011aa4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8011aa8:	2400      	movs	r4, #0
 8011aaa:	4622      	mov	r2, r4
 8011aac:	462b      	mov	r3, r5
 8011aae:	2000      	movs	r0, #0
 8011ab0:	f7ee fc02 	bl	80002b8 <__aeabi_dsub>
 8011ab4:	4622      	mov	r2, r4
 8011ab6:	4680      	mov	r8, r0
 8011ab8:	4689      	mov	r9, r1
 8011aba:	462b      	mov	r3, r5
 8011abc:	4650      	mov	r0, sl
 8011abe:	4659      	mov	r1, fp
 8011ac0:	f7ee fbfa 	bl	80002b8 <__aeabi_dsub>
 8011ac4:	4632      	mov	r2, r6
 8011ac6:	463b      	mov	r3, r7
 8011ac8:	f7ee fbf6 	bl	80002b8 <__aeabi_dsub>
 8011acc:	4602      	mov	r2, r0
 8011ace:	460b      	mov	r3, r1
 8011ad0:	4640      	mov	r0, r8
 8011ad2:	4649      	mov	r1, r9
 8011ad4:	e7da      	b.n	8011a8c <__kernel_cos+0xec>
 8011ad6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8011b10 <__kernel_cos+0x170>
 8011ada:	e7db      	b.n	8011a94 <__kernel_cos+0xf4>
 8011adc:	f3af 8000 	nop.w
 8011ae0:	be8838d4 	.word	0xbe8838d4
 8011ae4:	bda8fae9 	.word	0xbda8fae9
 8011ae8:	bdb4b1c4 	.word	0xbdb4b1c4
 8011aec:	3e21ee9e 	.word	0x3e21ee9e
 8011af0:	809c52ad 	.word	0x809c52ad
 8011af4:	3e927e4f 	.word	0x3e927e4f
 8011af8:	19cb1590 	.word	0x19cb1590
 8011afc:	3efa01a0 	.word	0x3efa01a0
 8011b00:	16c15177 	.word	0x16c15177
 8011b04:	3f56c16c 	.word	0x3f56c16c
 8011b08:	5555554c 	.word	0x5555554c
 8011b0c:	3fa55555 	.word	0x3fa55555
 8011b10:	00000000 	.word	0x00000000
 8011b14:	3ff00000 	.word	0x3ff00000
 8011b18:	3fe00000 	.word	0x3fe00000
 8011b1c:	3fd33332 	.word	0x3fd33332
 8011b20:	3ff00000 	.word	0x3ff00000
 8011b24:	3fe90000 	.word	0x3fe90000
 8011b28:	3fd20000 	.word	0x3fd20000
 8011b2c:	00000000 	.word	0x00000000

08011b30 <__kernel_rem_pio2>:
 8011b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b34:	ed2d 8b02 	vpush	{d8}
 8011b38:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8011b3c:	f112 0f14 	cmn.w	r2, #20
 8011b40:	9308      	str	r3, [sp, #32]
 8011b42:	9101      	str	r1, [sp, #4]
 8011b44:	4bc6      	ldr	r3, [pc, #792]	; (8011e60 <__kernel_rem_pio2+0x330>)
 8011b46:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8011b48:	9009      	str	r0, [sp, #36]	; 0x24
 8011b4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011b4e:	9304      	str	r3, [sp, #16]
 8011b50:	9b08      	ldr	r3, [sp, #32]
 8011b52:	f103 33ff 	add.w	r3, r3, #4294967295
 8011b56:	bfa8      	it	ge
 8011b58:	1ed4      	subge	r4, r2, #3
 8011b5a:	9306      	str	r3, [sp, #24]
 8011b5c:	bfb2      	itee	lt
 8011b5e:	2400      	movlt	r4, #0
 8011b60:	2318      	movge	r3, #24
 8011b62:	fb94 f4f3 	sdivge	r4, r4, r3
 8011b66:	f06f 0317 	mvn.w	r3, #23
 8011b6a:	fb04 3303 	mla	r3, r4, r3, r3
 8011b6e:	eb03 0a02 	add.w	sl, r3, r2
 8011b72:	9b04      	ldr	r3, [sp, #16]
 8011b74:	9a06      	ldr	r2, [sp, #24]
 8011b76:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8011e50 <__kernel_rem_pio2+0x320>
 8011b7a:	eb03 0802 	add.w	r8, r3, r2
 8011b7e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8011b80:	1aa7      	subs	r7, r4, r2
 8011b82:	ae20      	add	r6, sp, #128	; 0x80
 8011b84:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8011b88:	2500      	movs	r5, #0
 8011b8a:	4545      	cmp	r5, r8
 8011b8c:	dd18      	ble.n	8011bc0 <__kernel_rem_pio2+0x90>
 8011b8e:	9b08      	ldr	r3, [sp, #32]
 8011b90:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8011b94:	aa20      	add	r2, sp, #128	; 0x80
 8011b96:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8011e50 <__kernel_rem_pio2+0x320>
 8011b9a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8011b9e:	f1c3 0301 	rsb	r3, r3, #1
 8011ba2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8011ba6:	9307      	str	r3, [sp, #28]
 8011ba8:	9b07      	ldr	r3, [sp, #28]
 8011baa:	9a04      	ldr	r2, [sp, #16]
 8011bac:	4443      	add	r3, r8
 8011bae:	429a      	cmp	r2, r3
 8011bb0:	db2f      	blt.n	8011c12 <__kernel_rem_pio2+0xe2>
 8011bb2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8011bb6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8011bba:	462f      	mov	r7, r5
 8011bbc:	2600      	movs	r6, #0
 8011bbe:	e01b      	b.n	8011bf8 <__kernel_rem_pio2+0xc8>
 8011bc0:	42ef      	cmn	r7, r5
 8011bc2:	d407      	bmi.n	8011bd4 <__kernel_rem_pio2+0xa4>
 8011bc4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8011bc8:	f7ee fcc4 	bl	8000554 <__aeabi_i2d>
 8011bcc:	e8e6 0102 	strd	r0, r1, [r6], #8
 8011bd0:	3501      	adds	r5, #1
 8011bd2:	e7da      	b.n	8011b8a <__kernel_rem_pio2+0x5a>
 8011bd4:	ec51 0b18 	vmov	r0, r1, d8
 8011bd8:	e7f8      	b.n	8011bcc <__kernel_rem_pio2+0x9c>
 8011bda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011bde:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8011be2:	f7ee fd21 	bl	8000628 <__aeabi_dmul>
 8011be6:	4602      	mov	r2, r0
 8011be8:	460b      	mov	r3, r1
 8011bea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011bee:	f7ee fb65 	bl	80002bc <__adddf3>
 8011bf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011bf6:	3601      	adds	r6, #1
 8011bf8:	9b06      	ldr	r3, [sp, #24]
 8011bfa:	429e      	cmp	r6, r3
 8011bfc:	f1a7 0708 	sub.w	r7, r7, #8
 8011c00:	ddeb      	ble.n	8011bda <__kernel_rem_pio2+0xaa>
 8011c02:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011c06:	3508      	adds	r5, #8
 8011c08:	ecab 7b02 	vstmia	fp!, {d7}
 8011c0c:	f108 0801 	add.w	r8, r8, #1
 8011c10:	e7ca      	b.n	8011ba8 <__kernel_rem_pio2+0x78>
 8011c12:	9b04      	ldr	r3, [sp, #16]
 8011c14:	aa0c      	add	r2, sp, #48	; 0x30
 8011c16:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011c1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8011c1c:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8011c1e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8011c22:	9c04      	ldr	r4, [sp, #16]
 8011c24:	930a      	str	r3, [sp, #40]	; 0x28
 8011c26:	ab98      	add	r3, sp, #608	; 0x260
 8011c28:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011c2c:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8011c30:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8011c34:	f8cd b008 	str.w	fp, [sp, #8]
 8011c38:	4625      	mov	r5, r4
 8011c3a:	2d00      	cmp	r5, #0
 8011c3c:	dc78      	bgt.n	8011d30 <__kernel_rem_pio2+0x200>
 8011c3e:	ec47 6b10 	vmov	d0, r6, r7
 8011c42:	4650      	mov	r0, sl
 8011c44:	f000 fc08 	bl	8012458 <scalbn>
 8011c48:	ec57 6b10 	vmov	r6, r7, d0
 8011c4c:	2200      	movs	r2, #0
 8011c4e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8011c52:	ee10 0a10 	vmov	r0, s0
 8011c56:	4639      	mov	r1, r7
 8011c58:	f7ee fce6 	bl	8000628 <__aeabi_dmul>
 8011c5c:	ec41 0b10 	vmov	d0, r0, r1
 8011c60:	f000 fb7a 	bl	8012358 <floor>
 8011c64:	4b7f      	ldr	r3, [pc, #508]	; (8011e64 <__kernel_rem_pio2+0x334>)
 8011c66:	ec51 0b10 	vmov	r0, r1, d0
 8011c6a:	2200      	movs	r2, #0
 8011c6c:	f7ee fcdc 	bl	8000628 <__aeabi_dmul>
 8011c70:	4602      	mov	r2, r0
 8011c72:	460b      	mov	r3, r1
 8011c74:	4630      	mov	r0, r6
 8011c76:	4639      	mov	r1, r7
 8011c78:	f7ee fb1e 	bl	80002b8 <__aeabi_dsub>
 8011c7c:	460f      	mov	r7, r1
 8011c7e:	4606      	mov	r6, r0
 8011c80:	f7ee ff6c 	bl	8000b5c <__aeabi_d2iz>
 8011c84:	9007      	str	r0, [sp, #28]
 8011c86:	f7ee fc65 	bl	8000554 <__aeabi_i2d>
 8011c8a:	4602      	mov	r2, r0
 8011c8c:	460b      	mov	r3, r1
 8011c8e:	4630      	mov	r0, r6
 8011c90:	4639      	mov	r1, r7
 8011c92:	f7ee fb11 	bl	80002b8 <__aeabi_dsub>
 8011c96:	f1ba 0f00 	cmp.w	sl, #0
 8011c9a:	4606      	mov	r6, r0
 8011c9c:	460f      	mov	r7, r1
 8011c9e:	dd70      	ble.n	8011d82 <__kernel_rem_pio2+0x252>
 8011ca0:	1e62      	subs	r2, r4, #1
 8011ca2:	ab0c      	add	r3, sp, #48	; 0x30
 8011ca4:	9d07      	ldr	r5, [sp, #28]
 8011ca6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8011caa:	f1ca 0118 	rsb	r1, sl, #24
 8011cae:	fa40 f301 	asr.w	r3, r0, r1
 8011cb2:	441d      	add	r5, r3
 8011cb4:	408b      	lsls	r3, r1
 8011cb6:	1ac0      	subs	r0, r0, r3
 8011cb8:	ab0c      	add	r3, sp, #48	; 0x30
 8011cba:	9507      	str	r5, [sp, #28]
 8011cbc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8011cc0:	f1ca 0317 	rsb	r3, sl, #23
 8011cc4:	fa40 f303 	asr.w	r3, r0, r3
 8011cc8:	9302      	str	r3, [sp, #8]
 8011cca:	9b02      	ldr	r3, [sp, #8]
 8011ccc:	2b00      	cmp	r3, #0
 8011cce:	dd66      	ble.n	8011d9e <__kernel_rem_pio2+0x26e>
 8011cd0:	9b07      	ldr	r3, [sp, #28]
 8011cd2:	2200      	movs	r2, #0
 8011cd4:	3301      	adds	r3, #1
 8011cd6:	9307      	str	r3, [sp, #28]
 8011cd8:	4615      	mov	r5, r2
 8011cda:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8011cde:	4294      	cmp	r4, r2
 8011ce0:	f300 8099 	bgt.w	8011e16 <__kernel_rem_pio2+0x2e6>
 8011ce4:	f1ba 0f00 	cmp.w	sl, #0
 8011ce8:	dd07      	ble.n	8011cfa <__kernel_rem_pio2+0x1ca>
 8011cea:	f1ba 0f01 	cmp.w	sl, #1
 8011cee:	f000 80a5 	beq.w	8011e3c <__kernel_rem_pio2+0x30c>
 8011cf2:	f1ba 0f02 	cmp.w	sl, #2
 8011cf6:	f000 80c1 	beq.w	8011e7c <__kernel_rem_pio2+0x34c>
 8011cfa:	9b02      	ldr	r3, [sp, #8]
 8011cfc:	2b02      	cmp	r3, #2
 8011cfe:	d14e      	bne.n	8011d9e <__kernel_rem_pio2+0x26e>
 8011d00:	4632      	mov	r2, r6
 8011d02:	463b      	mov	r3, r7
 8011d04:	4958      	ldr	r1, [pc, #352]	; (8011e68 <__kernel_rem_pio2+0x338>)
 8011d06:	2000      	movs	r0, #0
 8011d08:	f7ee fad6 	bl	80002b8 <__aeabi_dsub>
 8011d0c:	4606      	mov	r6, r0
 8011d0e:	460f      	mov	r7, r1
 8011d10:	2d00      	cmp	r5, #0
 8011d12:	d044      	beq.n	8011d9e <__kernel_rem_pio2+0x26e>
 8011d14:	4650      	mov	r0, sl
 8011d16:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8011e58 <__kernel_rem_pio2+0x328>
 8011d1a:	f000 fb9d 	bl	8012458 <scalbn>
 8011d1e:	4630      	mov	r0, r6
 8011d20:	4639      	mov	r1, r7
 8011d22:	ec53 2b10 	vmov	r2, r3, d0
 8011d26:	f7ee fac7 	bl	80002b8 <__aeabi_dsub>
 8011d2a:	4606      	mov	r6, r0
 8011d2c:	460f      	mov	r7, r1
 8011d2e:	e036      	b.n	8011d9e <__kernel_rem_pio2+0x26e>
 8011d30:	4b4e      	ldr	r3, [pc, #312]	; (8011e6c <__kernel_rem_pio2+0x33c>)
 8011d32:	2200      	movs	r2, #0
 8011d34:	4630      	mov	r0, r6
 8011d36:	4639      	mov	r1, r7
 8011d38:	f7ee fc76 	bl	8000628 <__aeabi_dmul>
 8011d3c:	f7ee ff0e 	bl	8000b5c <__aeabi_d2iz>
 8011d40:	f7ee fc08 	bl	8000554 <__aeabi_i2d>
 8011d44:	4b4a      	ldr	r3, [pc, #296]	; (8011e70 <__kernel_rem_pio2+0x340>)
 8011d46:	2200      	movs	r2, #0
 8011d48:	4680      	mov	r8, r0
 8011d4a:	4689      	mov	r9, r1
 8011d4c:	f7ee fc6c 	bl	8000628 <__aeabi_dmul>
 8011d50:	4602      	mov	r2, r0
 8011d52:	460b      	mov	r3, r1
 8011d54:	4630      	mov	r0, r6
 8011d56:	4639      	mov	r1, r7
 8011d58:	f7ee faae 	bl	80002b8 <__aeabi_dsub>
 8011d5c:	f7ee fefe 	bl	8000b5c <__aeabi_d2iz>
 8011d60:	9b02      	ldr	r3, [sp, #8]
 8011d62:	f843 0b04 	str.w	r0, [r3], #4
 8011d66:	3d01      	subs	r5, #1
 8011d68:	9302      	str	r3, [sp, #8]
 8011d6a:	ab70      	add	r3, sp, #448	; 0x1c0
 8011d6c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8011d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d74:	4640      	mov	r0, r8
 8011d76:	4649      	mov	r1, r9
 8011d78:	f7ee faa0 	bl	80002bc <__adddf3>
 8011d7c:	4606      	mov	r6, r0
 8011d7e:	460f      	mov	r7, r1
 8011d80:	e75b      	b.n	8011c3a <__kernel_rem_pio2+0x10a>
 8011d82:	d105      	bne.n	8011d90 <__kernel_rem_pio2+0x260>
 8011d84:	1e63      	subs	r3, r4, #1
 8011d86:	aa0c      	add	r2, sp, #48	; 0x30
 8011d88:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8011d8c:	15c3      	asrs	r3, r0, #23
 8011d8e:	e79b      	b.n	8011cc8 <__kernel_rem_pio2+0x198>
 8011d90:	4b38      	ldr	r3, [pc, #224]	; (8011e74 <__kernel_rem_pio2+0x344>)
 8011d92:	2200      	movs	r2, #0
 8011d94:	f7ee fece 	bl	8000b34 <__aeabi_dcmpge>
 8011d98:	2800      	cmp	r0, #0
 8011d9a:	d139      	bne.n	8011e10 <__kernel_rem_pio2+0x2e0>
 8011d9c:	9002      	str	r0, [sp, #8]
 8011d9e:	2200      	movs	r2, #0
 8011da0:	2300      	movs	r3, #0
 8011da2:	4630      	mov	r0, r6
 8011da4:	4639      	mov	r1, r7
 8011da6:	f7ee fea7 	bl	8000af8 <__aeabi_dcmpeq>
 8011daa:	2800      	cmp	r0, #0
 8011dac:	f000 80b4 	beq.w	8011f18 <__kernel_rem_pio2+0x3e8>
 8011db0:	f104 3bff 	add.w	fp, r4, #4294967295
 8011db4:	465b      	mov	r3, fp
 8011db6:	2200      	movs	r2, #0
 8011db8:	9904      	ldr	r1, [sp, #16]
 8011dba:	428b      	cmp	r3, r1
 8011dbc:	da65      	bge.n	8011e8a <__kernel_rem_pio2+0x35a>
 8011dbe:	2a00      	cmp	r2, #0
 8011dc0:	d07b      	beq.n	8011eba <__kernel_rem_pio2+0x38a>
 8011dc2:	ab0c      	add	r3, sp, #48	; 0x30
 8011dc4:	f1aa 0a18 	sub.w	sl, sl, #24
 8011dc8:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	f000 80a0 	beq.w	8011f12 <__kernel_rem_pio2+0x3e2>
 8011dd2:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8011e58 <__kernel_rem_pio2+0x328>
 8011dd6:	4650      	mov	r0, sl
 8011dd8:	f000 fb3e 	bl	8012458 <scalbn>
 8011ddc:	4f23      	ldr	r7, [pc, #140]	; (8011e6c <__kernel_rem_pio2+0x33c>)
 8011dde:	ec55 4b10 	vmov	r4, r5, d0
 8011de2:	46d8      	mov	r8, fp
 8011de4:	2600      	movs	r6, #0
 8011de6:	f1b8 0f00 	cmp.w	r8, #0
 8011dea:	f280 80cf 	bge.w	8011f8c <__kernel_rem_pio2+0x45c>
 8011dee:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8011e50 <__kernel_rem_pio2+0x320>
 8011df2:	465f      	mov	r7, fp
 8011df4:	f04f 0800 	mov.w	r8, #0
 8011df8:	2f00      	cmp	r7, #0
 8011dfa:	f2c0 80fd 	blt.w	8011ff8 <__kernel_rem_pio2+0x4c8>
 8011dfe:	ab70      	add	r3, sp, #448	; 0x1c0
 8011e00:	f8df a074 	ldr.w	sl, [pc, #116]	; 8011e78 <__kernel_rem_pio2+0x348>
 8011e04:	ec55 4b18 	vmov	r4, r5, d8
 8011e08:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8011e0c:	2600      	movs	r6, #0
 8011e0e:	e0e5      	b.n	8011fdc <__kernel_rem_pio2+0x4ac>
 8011e10:	2302      	movs	r3, #2
 8011e12:	9302      	str	r3, [sp, #8]
 8011e14:	e75c      	b.n	8011cd0 <__kernel_rem_pio2+0x1a0>
 8011e16:	f8db 3000 	ldr.w	r3, [fp]
 8011e1a:	b955      	cbnz	r5, 8011e32 <__kernel_rem_pio2+0x302>
 8011e1c:	b123      	cbz	r3, 8011e28 <__kernel_rem_pio2+0x2f8>
 8011e1e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8011e22:	f8cb 3000 	str.w	r3, [fp]
 8011e26:	2301      	movs	r3, #1
 8011e28:	3201      	adds	r2, #1
 8011e2a:	f10b 0b04 	add.w	fp, fp, #4
 8011e2e:	461d      	mov	r5, r3
 8011e30:	e755      	b.n	8011cde <__kernel_rem_pio2+0x1ae>
 8011e32:	1acb      	subs	r3, r1, r3
 8011e34:	f8cb 3000 	str.w	r3, [fp]
 8011e38:	462b      	mov	r3, r5
 8011e3a:	e7f5      	b.n	8011e28 <__kernel_rem_pio2+0x2f8>
 8011e3c:	1e62      	subs	r2, r4, #1
 8011e3e:	ab0c      	add	r3, sp, #48	; 0x30
 8011e40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e44:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8011e48:	a90c      	add	r1, sp, #48	; 0x30
 8011e4a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8011e4e:	e754      	b.n	8011cfa <__kernel_rem_pio2+0x1ca>
	...
 8011e5c:	3ff00000 	.word	0x3ff00000
 8011e60:	08012db8 	.word	0x08012db8
 8011e64:	40200000 	.word	0x40200000
 8011e68:	3ff00000 	.word	0x3ff00000
 8011e6c:	3e700000 	.word	0x3e700000
 8011e70:	41700000 	.word	0x41700000
 8011e74:	3fe00000 	.word	0x3fe00000
 8011e78:	08012d78 	.word	0x08012d78
 8011e7c:	1e62      	subs	r2, r4, #1
 8011e7e:	ab0c      	add	r3, sp, #48	; 0x30
 8011e80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e84:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8011e88:	e7de      	b.n	8011e48 <__kernel_rem_pio2+0x318>
 8011e8a:	a90c      	add	r1, sp, #48	; 0x30
 8011e8c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8011e90:	3b01      	subs	r3, #1
 8011e92:	430a      	orrs	r2, r1
 8011e94:	e790      	b.n	8011db8 <__kernel_rem_pio2+0x288>
 8011e96:	3301      	adds	r3, #1
 8011e98:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8011e9c:	2900      	cmp	r1, #0
 8011e9e:	d0fa      	beq.n	8011e96 <__kernel_rem_pio2+0x366>
 8011ea0:	9a08      	ldr	r2, [sp, #32]
 8011ea2:	18e3      	adds	r3, r4, r3
 8011ea4:	18a6      	adds	r6, r4, r2
 8011ea6:	aa20      	add	r2, sp, #128	; 0x80
 8011ea8:	1c65      	adds	r5, r4, #1
 8011eaa:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8011eae:	9302      	str	r3, [sp, #8]
 8011eb0:	9b02      	ldr	r3, [sp, #8]
 8011eb2:	42ab      	cmp	r3, r5
 8011eb4:	da04      	bge.n	8011ec0 <__kernel_rem_pio2+0x390>
 8011eb6:	461c      	mov	r4, r3
 8011eb8:	e6b5      	b.n	8011c26 <__kernel_rem_pio2+0xf6>
 8011eba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011ebc:	2301      	movs	r3, #1
 8011ebe:	e7eb      	b.n	8011e98 <__kernel_rem_pio2+0x368>
 8011ec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011ec2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011ec6:	f7ee fb45 	bl	8000554 <__aeabi_i2d>
 8011eca:	e8e6 0102 	strd	r0, r1, [r6], #8
 8011ece:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ed0:	46b3      	mov	fp, r6
 8011ed2:	461c      	mov	r4, r3
 8011ed4:	2700      	movs	r7, #0
 8011ed6:	f04f 0800 	mov.w	r8, #0
 8011eda:	f04f 0900 	mov.w	r9, #0
 8011ede:	9b06      	ldr	r3, [sp, #24]
 8011ee0:	429f      	cmp	r7, r3
 8011ee2:	dd06      	ble.n	8011ef2 <__kernel_rem_pio2+0x3c2>
 8011ee4:	ab70      	add	r3, sp, #448	; 0x1c0
 8011ee6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8011eea:	e9c3 8900 	strd	r8, r9, [r3]
 8011eee:	3501      	adds	r5, #1
 8011ef0:	e7de      	b.n	8011eb0 <__kernel_rem_pio2+0x380>
 8011ef2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8011ef6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8011efa:	f7ee fb95 	bl	8000628 <__aeabi_dmul>
 8011efe:	4602      	mov	r2, r0
 8011f00:	460b      	mov	r3, r1
 8011f02:	4640      	mov	r0, r8
 8011f04:	4649      	mov	r1, r9
 8011f06:	f7ee f9d9 	bl	80002bc <__adddf3>
 8011f0a:	3701      	adds	r7, #1
 8011f0c:	4680      	mov	r8, r0
 8011f0e:	4689      	mov	r9, r1
 8011f10:	e7e5      	b.n	8011ede <__kernel_rem_pio2+0x3ae>
 8011f12:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011f16:	e754      	b.n	8011dc2 <__kernel_rem_pio2+0x292>
 8011f18:	ec47 6b10 	vmov	d0, r6, r7
 8011f1c:	f1ca 0000 	rsb	r0, sl, #0
 8011f20:	f000 fa9a 	bl	8012458 <scalbn>
 8011f24:	ec57 6b10 	vmov	r6, r7, d0
 8011f28:	4b9f      	ldr	r3, [pc, #636]	; (80121a8 <__kernel_rem_pio2+0x678>)
 8011f2a:	ee10 0a10 	vmov	r0, s0
 8011f2e:	2200      	movs	r2, #0
 8011f30:	4639      	mov	r1, r7
 8011f32:	f7ee fdff 	bl	8000b34 <__aeabi_dcmpge>
 8011f36:	b300      	cbz	r0, 8011f7a <__kernel_rem_pio2+0x44a>
 8011f38:	4b9c      	ldr	r3, [pc, #624]	; (80121ac <__kernel_rem_pio2+0x67c>)
 8011f3a:	2200      	movs	r2, #0
 8011f3c:	4630      	mov	r0, r6
 8011f3e:	4639      	mov	r1, r7
 8011f40:	f7ee fb72 	bl	8000628 <__aeabi_dmul>
 8011f44:	f7ee fe0a 	bl	8000b5c <__aeabi_d2iz>
 8011f48:	4605      	mov	r5, r0
 8011f4a:	f7ee fb03 	bl	8000554 <__aeabi_i2d>
 8011f4e:	4b96      	ldr	r3, [pc, #600]	; (80121a8 <__kernel_rem_pio2+0x678>)
 8011f50:	2200      	movs	r2, #0
 8011f52:	f7ee fb69 	bl	8000628 <__aeabi_dmul>
 8011f56:	460b      	mov	r3, r1
 8011f58:	4602      	mov	r2, r0
 8011f5a:	4639      	mov	r1, r7
 8011f5c:	4630      	mov	r0, r6
 8011f5e:	f7ee f9ab 	bl	80002b8 <__aeabi_dsub>
 8011f62:	f7ee fdfb 	bl	8000b5c <__aeabi_d2iz>
 8011f66:	f104 0b01 	add.w	fp, r4, #1
 8011f6a:	ab0c      	add	r3, sp, #48	; 0x30
 8011f6c:	f10a 0a18 	add.w	sl, sl, #24
 8011f70:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8011f74:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8011f78:	e72b      	b.n	8011dd2 <__kernel_rem_pio2+0x2a2>
 8011f7a:	4630      	mov	r0, r6
 8011f7c:	4639      	mov	r1, r7
 8011f7e:	f7ee fded 	bl	8000b5c <__aeabi_d2iz>
 8011f82:	ab0c      	add	r3, sp, #48	; 0x30
 8011f84:	46a3      	mov	fp, r4
 8011f86:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8011f8a:	e722      	b.n	8011dd2 <__kernel_rem_pio2+0x2a2>
 8011f8c:	ab70      	add	r3, sp, #448	; 0x1c0
 8011f8e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8011f92:	ab0c      	add	r3, sp, #48	; 0x30
 8011f94:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8011f98:	f7ee fadc 	bl	8000554 <__aeabi_i2d>
 8011f9c:	4622      	mov	r2, r4
 8011f9e:	462b      	mov	r3, r5
 8011fa0:	f7ee fb42 	bl	8000628 <__aeabi_dmul>
 8011fa4:	4632      	mov	r2, r6
 8011fa6:	e9c9 0100 	strd	r0, r1, [r9]
 8011faa:	463b      	mov	r3, r7
 8011fac:	4620      	mov	r0, r4
 8011fae:	4629      	mov	r1, r5
 8011fb0:	f7ee fb3a 	bl	8000628 <__aeabi_dmul>
 8011fb4:	f108 38ff 	add.w	r8, r8, #4294967295
 8011fb8:	4604      	mov	r4, r0
 8011fba:	460d      	mov	r5, r1
 8011fbc:	e713      	b.n	8011de6 <__kernel_rem_pio2+0x2b6>
 8011fbe:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8011fc2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8011fc6:	f7ee fb2f 	bl	8000628 <__aeabi_dmul>
 8011fca:	4602      	mov	r2, r0
 8011fcc:	460b      	mov	r3, r1
 8011fce:	4620      	mov	r0, r4
 8011fd0:	4629      	mov	r1, r5
 8011fd2:	f7ee f973 	bl	80002bc <__adddf3>
 8011fd6:	3601      	adds	r6, #1
 8011fd8:	4604      	mov	r4, r0
 8011fda:	460d      	mov	r5, r1
 8011fdc:	9b04      	ldr	r3, [sp, #16]
 8011fde:	429e      	cmp	r6, r3
 8011fe0:	dc01      	bgt.n	8011fe6 <__kernel_rem_pio2+0x4b6>
 8011fe2:	45b0      	cmp	r8, r6
 8011fe4:	daeb      	bge.n	8011fbe <__kernel_rem_pio2+0x48e>
 8011fe6:	ab48      	add	r3, sp, #288	; 0x120
 8011fe8:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8011fec:	e9c3 4500 	strd	r4, r5, [r3]
 8011ff0:	3f01      	subs	r7, #1
 8011ff2:	f108 0801 	add.w	r8, r8, #1
 8011ff6:	e6ff      	b.n	8011df8 <__kernel_rem_pio2+0x2c8>
 8011ff8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8011ffa:	2b02      	cmp	r3, #2
 8011ffc:	dc0b      	bgt.n	8012016 <__kernel_rem_pio2+0x4e6>
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	dc6e      	bgt.n	80120e0 <__kernel_rem_pio2+0x5b0>
 8012002:	d045      	beq.n	8012090 <__kernel_rem_pio2+0x560>
 8012004:	9b07      	ldr	r3, [sp, #28]
 8012006:	f003 0007 	and.w	r0, r3, #7
 801200a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 801200e:	ecbd 8b02 	vpop	{d8}
 8012012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012016:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8012018:	2b03      	cmp	r3, #3
 801201a:	d1f3      	bne.n	8012004 <__kernel_rem_pio2+0x4d4>
 801201c:	ab48      	add	r3, sp, #288	; 0x120
 801201e:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 8012022:	46d0      	mov	r8, sl
 8012024:	46d9      	mov	r9, fp
 8012026:	f1b9 0f00 	cmp.w	r9, #0
 801202a:	f1a8 0808 	sub.w	r8, r8, #8
 801202e:	dc64      	bgt.n	80120fa <__kernel_rem_pio2+0x5ca>
 8012030:	465c      	mov	r4, fp
 8012032:	2c01      	cmp	r4, #1
 8012034:	f1aa 0a08 	sub.w	sl, sl, #8
 8012038:	dc7e      	bgt.n	8012138 <__kernel_rem_pio2+0x608>
 801203a:	2000      	movs	r0, #0
 801203c:	2100      	movs	r1, #0
 801203e:	f1bb 0f01 	cmp.w	fp, #1
 8012042:	f300 8097 	bgt.w	8012174 <__kernel_rem_pio2+0x644>
 8012046:	9b02      	ldr	r3, [sp, #8]
 8012048:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 801204c:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8012050:	2b00      	cmp	r3, #0
 8012052:	f040 8099 	bne.w	8012188 <__kernel_rem_pio2+0x658>
 8012056:	9b01      	ldr	r3, [sp, #4]
 8012058:	e9c3 5600 	strd	r5, r6, [r3]
 801205c:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8012060:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8012064:	e7ce      	b.n	8012004 <__kernel_rem_pio2+0x4d4>
 8012066:	ab48      	add	r3, sp, #288	; 0x120
 8012068:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801206c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012070:	f7ee f924 	bl	80002bc <__adddf3>
 8012074:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012078:	f1bb 0f00 	cmp.w	fp, #0
 801207c:	daf3      	bge.n	8012066 <__kernel_rem_pio2+0x536>
 801207e:	9b02      	ldr	r3, [sp, #8]
 8012080:	b113      	cbz	r3, 8012088 <__kernel_rem_pio2+0x558>
 8012082:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012086:	4619      	mov	r1, r3
 8012088:	9b01      	ldr	r3, [sp, #4]
 801208a:	e9c3 0100 	strd	r0, r1, [r3]
 801208e:	e7b9      	b.n	8012004 <__kernel_rem_pio2+0x4d4>
 8012090:	2000      	movs	r0, #0
 8012092:	2100      	movs	r1, #0
 8012094:	e7f0      	b.n	8012078 <__kernel_rem_pio2+0x548>
 8012096:	ab48      	add	r3, sp, #288	; 0x120
 8012098:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801209c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120a0:	f7ee f90c 	bl	80002bc <__adddf3>
 80120a4:	3c01      	subs	r4, #1
 80120a6:	2c00      	cmp	r4, #0
 80120a8:	daf5      	bge.n	8012096 <__kernel_rem_pio2+0x566>
 80120aa:	9b02      	ldr	r3, [sp, #8]
 80120ac:	b1e3      	cbz	r3, 80120e8 <__kernel_rem_pio2+0x5b8>
 80120ae:	4602      	mov	r2, r0
 80120b0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80120b4:	9c01      	ldr	r4, [sp, #4]
 80120b6:	e9c4 2300 	strd	r2, r3, [r4]
 80120ba:	4602      	mov	r2, r0
 80120bc:	460b      	mov	r3, r1
 80120be:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80120c2:	f7ee f8f9 	bl	80002b8 <__aeabi_dsub>
 80120c6:	ad4a      	add	r5, sp, #296	; 0x128
 80120c8:	2401      	movs	r4, #1
 80120ca:	45a3      	cmp	fp, r4
 80120cc:	da0f      	bge.n	80120ee <__kernel_rem_pio2+0x5be>
 80120ce:	9b02      	ldr	r3, [sp, #8]
 80120d0:	b113      	cbz	r3, 80120d8 <__kernel_rem_pio2+0x5a8>
 80120d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80120d6:	4619      	mov	r1, r3
 80120d8:	9b01      	ldr	r3, [sp, #4]
 80120da:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80120de:	e791      	b.n	8012004 <__kernel_rem_pio2+0x4d4>
 80120e0:	465c      	mov	r4, fp
 80120e2:	2000      	movs	r0, #0
 80120e4:	2100      	movs	r1, #0
 80120e6:	e7de      	b.n	80120a6 <__kernel_rem_pio2+0x576>
 80120e8:	4602      	mov	r2, r0
 80120ea:	460b      	mov	r3, r1
 80120ec:	e7e2      	b.n	80120b4 <__kernel_rem_pio2+0x584>
 80120ee:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80120f2:	f7ee f8e3 	bl	80002bc <__adddf3>
 80120f6:	3401      	adds	r4, #1
 80120f8:	e7e7      	b.n	80120ca <__kernel_rem_pio2+0x59a>
 80120fa:	e9d8 4500 	ldrd	r4, r5, [r8]
 80120fe:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8012102:	4620      	mov	r0, r4
 8012104:	4632      	mov	r2, r6
 8012106:	463b      	mov	r3, r7
 8012108:	4629      	mov	r1, r5
 801210a:	f7ee f8d7 	bl	80002bc <__adddf3>
 801210e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012112:	4602      	mov	r2, r0
 8012114:	460b      	mov	r3, r1
 8012116:	4620      	mov	r0, r4
 8012118:	4629      	mov	r1, r5
 801211a:	f7ee f8cd 	bl	80002b8 <__aeabi_dsub>
 801211e:	4632      	mov	r2, r6
 8012120:	463b      	mov	r3, r7
 8012122:	f7ee f8cb 	bl	80002bc <__adddf3>
 8012126:	ed9d 7b04 	vldr	d7, [sp, #16]
 801212a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 801212e:	ed88 7b00 	vstr	d7, [r8]
 8012132:	f109 39ff 	add.w	r9, r9, #4294967295
 8012136:	e776      	b.n	8012026 <__kernel_rem_pio2+0x4f6>
 8012138:	e9da 8900 	ldrd	r8, r9, [sl]
 801213c:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8012140:	4640      	mov	r0, r8
 8012142:	4632      	mov	r2, r6
 8012144:	463b      	mov	r3, r7
 8012146:	4649      	mov	r1, r9
 8012148:	f7ee f8b8 	bl	80002bc <__adddf3>
 801214c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012150:	4602      	mov	r2, r0
 8012152:	460b      	mov	r3, r1
 8012154:	4640      	mov	r0, r8
 8012156:	4649      	mov	r1, r9
 8012158:	f7ee f8ae 	bl	80002b8 <__aeabi_dsub>
 801215c:	4632      	mov	r2, r6
 801215e:	463b      	mov	r3, r7
 8012160:	f7ee f8ac 	bl	80002bc <__adddf3>
 8012164:	ed9d 7b04 	vldr	d7, [sp, #16]
 8012168:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801216c:	ed8a 7b00 	vstr	d7, [sl]
 8012170:	3c01      	subs	r4, #1
 8012172:	e75e      	b.n	8012032 <__kernel_rem_pio2+0x502>
 8012174:	ab48      	add	r3, sp, #288	; 0x120
 8012176:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801217a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801217e:	f7ee f89d 	bl	80002bc <__adddf3>
 8012182:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012186:	e75a      	b.n	801203e <__kernel_rem_pio2+0x50e>
 8012188:	9b01      	ldr	r3, [sp, #4]
 801218a:	9a01      	ldr	r2, [sp, #4]
 801218c:	601d      	str	r5, [r3, #0]
 801218e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8012192:	605c      	str	r4, [r3, #4]
 8012194:	609f      	str	r7, [r3, #8]
 8012196:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 801219a:	60d3      	str	r3, [r2, #12]
 801219c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80121a0:	6110      	str	r0, [r2, #16]
 80121a2:	6153      	str	r3, [r2, #20]
 80121a4:	e72e      	b.n	8012004 <__kernel_rem_pio2+0x4d4>
 80121a6:	bf00      	nop
 80121a8:	41700000 	.word	0x41700000
 80121ac:	3e700000 	.word	0x3e700000

080121b0 <__kernel_sin>:
 80121b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121b4:	ed2d 8b04 	vpush	{d8-d9}
 80121b8:	eeb0 8a41 	vmov.f32	s16, s2
 80121bc:	eef0 8a61 	vmov.f32	s17, s3
 80121c0:	ec55 4b10 	vmov	r4, r5, d0
 80121c4:	b083      	sub	sp, #12
 80121c6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80121ca:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80121ce:	9001      	str	r0, [sp, #4]
 80121d0:	da06      	bge.n	80121e0 <__kernel_sin+0x30>
 80121d2:	ee10 0a10 	vmov	r0, s0
 80121d6:	4629      	mov	r1, r5
 80121d8:	f7ee fcc0 	bl	8000b5c <__aeabi_d2iz>
 80121dc:	2800      	cmp	r0, #0
 80121de:	d051      	beq.n	8012284 <__kernel_sin+0xd4>
 80121e0:	4622      	mov	r2, r4
 80121e2:	462b      	mov	r3, r5
 80121e4:	4620      	mov	r0, r4
 80121e6:	4629      	mov	r1, r5
 80121e8:	f7ee fa1e 	bl	8000628 <__aeabi_dmul>
 80121ec:	4682      	mov	sl, r0
 80121ee:	468b      	mov	fp, r1
 80121f0:	4602      	mov	r2, r0
 80121f2:	460b      	mov	r3, r1
 80121f4:	4620      	mov	r0, r4
 80121f6:	4629      	mov	r1, r5
 80121f8:	f7ee fa16 	bl	8000628 <__aeabi_dmul>
 80121fc:	a341      	add	r3, pc, #260	; (adr r3, 8012304 <__kernel_sin+0x154>)
 80121fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012202:	4680      	mov	r8, r0
 8012204:	4689      	mov	r9, r1
 8012206:	4650      	mov	r0, sl
 8012208:	4659      	mov	r1, fp
 801220a:	f7ee fa0d 	bl	8000628 <__aeabi_dmul>
 801220e:	a33f      	add	r3, pc, #252	; (adr r3, 801230c <__kernel_sin+0x15c>)
 8012210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012214:	f7ee f850 	bl	80002b8 <__aeabi_dsub>
 8012218:	4652      	mov	r2, sl
 801221a:	465b      	mov	r3, fp
 801221c:	f7ee fa04 	bl	8000628 <__aeabi_dmul>
 8012220:	a33c      	add	r3, pc, #240	; (adr r3, 8012314 <__kernel_sin+0x164>)
 8012222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012226:	f7ee f849 	bl	80002bc <__adddf3>
 801222a:	4652      	mov	r2, sl
 801222c:	465b      	mov	r3, fp
 801222e:	f7ee f9fb 	bl	8000628 <__aeabi_dmul>
 8012232:	a33a      	add	r3, pc, #232	; (adr r3, 801231c <__kernel_sin+0x16c>)
 8012234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012238:	f7ee f83e 	bl	80002b8 <__aeabi_dsub>
 801223c:	4652      	mov	r2, sl
 801223e:	465b      	mov	r3, fp
 8012240:	f7ee f9f2 	bl	8000628 <__aeabi_dmul>
 8012244:	a337      	add	r3, pc, #220	; (adr r3, 8012324 <__kernel_sin+0x174>)
 8012246:	e9d3 2300 	ldrd	r2, r3, [r3]
 801224a:	f7ee f837 	bl	80002bc <__adddf3>
 801224e:	9b01      	ldr	r3, [sp, #4]
 8012250:	4606      	mov	r6, r0
 8012252:	460f      	mov	r7, r1
 8012254:	b9eb      	cbnz	r3, 8012292 <__kernel_sin+0xe2>
 8012256:	4602      	mov	r2, r0
 8012258:	460b      	mov	r3, r1
 801225a:	4650      	mov	r0, sl
 801225c:	4659      	mov	r1, fp
 801225e:	f7ee f9e3 	bl	8000628 <__aeabi_dmul>
 8012262:	a325      	add	r3, pc, #148	; (adr r3, 80122f8 <__kernel_sin+0x148>)
 8012264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012268:	f7ee f826 	bl	80002b8 <__aeabi_dsub>
 801226c:	4642      	mov	r2, r8
 801226e:	464b      	mov	r3, r9
 8012270:	f7ee f9da 	bl	8000628 <__aeabi_dmul>
 8012274:	4602      	mov	r2, r0
 8012276:	460b      	mov	r3, r1
 8012278:	4620      	mov	r0, r4
 801227a:	4629      	mov	r1, r5
 801227c:	f7ee f81e 	bl	80002bc <__adddf3>
 8012280:	4604      	mov	r4, r0
 8012282:	460d      	mov	r5, r1
 8012284:	ec45 4b10 	vmov	d0, r4, r5
 8012288:	b003      	add	sp, #12
 801228a:	ecbd 8b04 	vpop	{d8-d9}
 801228e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012292:	4b1b      	ldr	r3, [pc, #108]	; (8012300 <__kernel_sin+0x150>)
 8012294:	ec51 0b18 	vmov	r0, r1, d8
 8012298:	2200      	movs	r2, #0
 801229a:	f7ee f9c5 	bl	8000628 <__aeabi_dmul>
 801229e:	4632      	mov	r2, r6
 80122a0:	ec41 0b19 	vmov	d9, r0, r1
 80122a4:	463b      	mov	r3, r7
 80122a6:	4640      	mov	r0, r8
 80122a8:	4649      	mov	r1, r9
 80122aa:	f7ee f9bd 	bl	8000628 <__aeabi_dmul>
 80122ae:	4602      	mov	r2, r0
 80122b0:	460b      	mov	r3, r1
 80122b2:	ec51 0b19 	vmov	r0, r1, d9
 80122b6:	f7ed ffff 	bl	80002b8 <__aeabi_dsub>
 80122ba:	4652      	mov	r2, sl
 80122bc:	465b      	mov	r3, fp
 80122be:	f7ee f9b3 	bl	8000628 <__aeabi_dmul>
 80122c2:	ec53 2b18 	vmov	r2, r3, d8
 80122c6:	f7ed fff7 	bl	80002b8 <__aeabi_dsub>
 80122ca:	a30b      	add	r3, pc, #44	; (adr r3, 80122f8 <__kernel_sin+0x148>)
 80122cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122d0:	4606      	mov	r6, r0
 80122d2:	460f      	mov	r7, r1
 80122d4:	4640      	mov	r0, r8
 80122d6:	4649      	mov	r1, r9
 80122d8:	f7ee f9a6 	bl	8000628 <__aeabi_dmul>
 80122dc:	4602      	mov	r2, r0
 80122de:	460b      	mov	r3, r1
 80122e0:	4630      	mov	r0, r6
 80122e2:	4639      	mov	r1, r7
 80122e4:	f7ed ffea 	bl	80002bc <__adddf3>
 80122e8:	4602      	mov	r2, r0
 80122ea:	460b      	mov	r3, r1
 80122ec:	4620      	mov	r0, r4
 80122ee:	4629      	mov	r1, r5
 80122f0:	f7ed ffe2 	bl	80002b8 <__aeabi_dsub>
 80122f4:	e7c4      	b.n	8012280 <__kernel_sin+0xd0>
 80122f6:	bf00      	nop
 80122f8:	55555549 	.word	0x55555549
 80122fc:	3fc55555 	.word	0x3fc55555
 8012300:	3fe00000 	.word	0x3fe00000
 8012304:	5acfd57c 	.word	0x5acfd57c
 8012308:	3de5d93a 	.word	0x3de5d93a
 801230c:	8a2b9ceb 	.word	0x8a2b9ceb
 8012310:	3e5ae5e6 	.word	0x3e5ae5e6
 8012314:	57b1fe7d 	.word	0x57b1fe7d
 8012318:	3ec71de3 	.word	0x3ec71de3
 801231c:	19c161d5 	.word	0x19c161d5
 8012320:	3f2a01a0 	.word	0x3f2a01a0
 8012324:	1110f8a6 	.word	0x1110f8a6
 8012328:	3f811111 	.word	0x3f811111

0801232c <fabs>:
 801232c:	ec51 0b10 	vmov	r0, r1, d0
 8012330:	ee10 2a10 	vmov	r2, s0
 8012334:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012338:	ec43 2b10 	vmov	d0, r2, r3
 801233c:	4770      	bx	lr

0801233e <finite>:
 801233e:	b082      	sub	sp, #8
 8012340:	ed8d 0b00 	vstr	d0, [sp]
 8012344:	9801      	ldr	r0, [sp, #4]
 8012346:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801234a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801234e:	0fc0      	lsrs	r0, r0, #31
 8012350:	b002      	add	sp, #8
 8012352:	4770      	bx	lr
 8012354:	0000      	movs	r0, r0
	...

08012358 <floor>:
 8012358:	ec51 0b10 	vmov	r0, r1, d0
 801235c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012360:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8012364:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8012368:	2e13      	cmp	r6, #19
 801236a:	ee10 5a10 	vmov	r5, s0
 801236e:	ee10 8a10 	vmov	r8, s0
 8012372:	460c      	mov	r4, r1
 8012374:	dc32      	bgt.n	80123dc <floor+0x84>
 8012376:	2e00      	cmp	r6, #0
 8012378:	da14      	bge.n	80123a4 <floor+0x4c>
 801237a:	a333      	add	r3, pc, #204	; (adr r3, 8012448 <floor+0xf0>)
 801237c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012380:	f7ed ff9c 	bl	80002bc <__adddf3>
 8012384:	2200      	movs	r2, #0
 8012386:	2300      	movs	r3, #0
 8012388:	f7ee fbde 	bl	8000b48 <__aeabi_dcmpgt>
 801238c:	b138      	cbz	r0, 801239e <floor+0x46>
 801238e:	2c00      	cmp	r4, #0
 8012390:	da57      	bge.n	8012442 <floor+0xea>
 8012392:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8012396:	431d      	orrs	r5, r3
 8012398:	d001      	beq.n	801239e <floor+0x46>
 801239a:	4c2d      	ldr	r4, [pc, #180]	; (8012450 <floor+0xf8>)
 801239c:	2500      	movs	r5, #0
 801239e:	4621      	mov	r1, r4
 80123a0:	4628      	mov	r0, r5
 80123a2:	e025      	b.n	80123f0 <floor+0x98>
 80123a4:	4f2b      	ldr	r7, [pc, #172]	; (8012454 <floor+0xfc>)
 80123a6:	4137      	asrs	r7, r6
 80123a8:	ea01 0307 	and.w	r3, r1, r7
 80123ac:	4303      	orrs	r3, r0
 80123ae:	d01f      	beq.n	80123f0 <floor+0x98>
 80123b0:	a325      	add	r3, pc, #148	; (adr r3, 8012448 <floor+0xf0>)
 80123b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123b6:	f7ed ff81 	bl	80002bc <__adddf3>
 80123ba:	2200      	movs	r2, #0
 80123bc:	2300      	movs	r3, #0
 80123be:	f7ee fbc3 	bl	8000b48 <__aeabi_dcmpgt>
 80123c2:	2800      	cmp	r0, #0
 80123c4:	d0eb      	beq.n	801239e <floor+0x46>
 80123c6:	2c00      	cmp	r4, #0
 80123c8:	bfbe      	ittt	lt
 80123ca:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80123ce:	fa43 f606 	asrlt.w	r6, r3, r6
 80123d2:	19a4      	addlt	r4, r4, r6
 80123d4:	ea24 0407 	bic.w	r4, r4, r7
 80123d8:	2500      	movs	r5, #0
 80123da:	e7e0      	b.n	801239e <floor+0x46>
 80123dc:	2e33      	cmp	r6, #51	; 0x33
 80123de:	dd0b      	ble.n	80123f8 <floor+0xa0>
 80123e0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80123e4:	d104      	bne.n	80123f0 <floor+0x98>
 80123e6:	ee10 2a10 	vmov	r2, s0
 80123ea:	460b      	mov	r3, r1
 80123ec:	f7ed ff66 	bl	80002bc <__adddf3>
 80123f0:	ec41 0b10 	vmov	d0, r0, r1
 80123f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123f8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80123fc:	f04f 33ff 	mov.w	r3, #4294967295
 8012400:	fa23 f707 	lsr.w	r7, r3, r7
 8012404:	4207      	tst	r7, r0
 8012406:	d0f3      	beq.n	80123f0 <floor+0x98>
 8012408:	a30f      	add	r3, pc, #60	; (adr r3, 8012448 <floor+0xf0>)
 801240a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801240e:	f7ed ff55 	bl	80002bc <__adddf3>
 8012412:	2200      	movs	r2, #0
 8012414:	2300      	movs	r3, #0
 8012416:	f7ee fb97 	bl	8000b48 <__aeabi_dcmpgt>
 801241a:	2800      	cmp	r0, #0
 801241c:	d0bf      	beq.n	801239e <floor+0x46>
 801241e:	2c00      	cmp	r4, #0
 8012420:	da02      	bge.n	8012428 <floor+0xd0>
 8012422:	2e14      	cmp	r6, #20
 8012424:	d103      	bne.n	801242e <floor+0xd6>
 8012426:	3401      	adds	r4, #1
 8012428:	ea25 0507 	bic.w	r5, r5, r7
 801242c:	e7b7      	b.n	801239e <floor+0x46>
 801242e:	2301      	movs	r3, #1
 8012430:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8012434:	fa03 f606 	lsl.w	r6, r3, r6
 8012438:	4435      	add	r5, r6
 801243a:	4545      	cmp	r5, r8
 801243c:	bf38      	it	cc
 801243e:	18e4      	addcc	r4, r4, r3
 8012440:	e7f2      	b.n	8012428 <floor+0xd0>
 8012442:	2500      	movs	r5, #0
 8012444:	462c      	mov	r4, r5
 8012446:	e7aa      	b.n	801239e <floor+0x46>
 8012448:	8800759c 	.word	0x8800759c
 801244c:	7e37e43c 	.word	0x7e37e43c
 8012450:	bff00000 	.word	0xbff00000
 8012454:	000fffff 	.word	0x000fffff

08012458 <scalbn>:
 8012458:	b570      	push	{r4, r5, r6, lr}
 801245a:	ec55 4b10 	vmov	r4, r5, d0
 801245e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8012462:	4606      	mov	r6, r0
 8012464:	462b      	mov	r3, r5
 8012466:	b99a      	cbnz	r2, 8012490 <scalbn+0x38>
 8012468:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801246c:	4323      	orrs	r3, r4
 801246e:	d036      	beq.n	80124de <scalbn+0x86>
 8012470:	4b39      	ldr	r3, [pc, #228]	; (8012558 <scalbn+0x100>)
 8012472:	4629      	mov	r1, r5
 8012474:	ee10 0a10 	vmov	r0, s0
 8012478:	2200      	movs	r2, #0
 801247a:	f7ee f8d5 	bl	8000628 <__aeabi_dmul>
 801247e:	4b37      	ldr	r3, [pc, #220]	; (801255c <scalbn+0x104>)
 8012480:	429e      	cmp	r6, r3
 8012482:	4604      	mov	r4, r0
 8012484:	460d      	mov	r5, r1
 8012486:	da10      	bge.n	80124aa <scalbn+0x52>
 8012488:	a32b      	add	r3, pc, #172	; (adr r3, 8012538 <scalbn+0xe0>)
 801248a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801248e:	e03a      	b.n	8012506 <scalbn+0xae>
 8012490:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8012494:	428a      	cmp	r2, r1
 8012496:	d10c      	bne.n	80124b2 <scalbn+0x5a>
 8012498:	ee10 2a10 	vmov	r2, s0
 801249c:	4620      	mov	r0, r4
 801249e:	4629      	mov	r1, r5
 80124a0:	f7ed ff0c 	bl	80002bc <__adddf3>
 80124a4:	4604      	mov	r4, r0
 80124a6:	460d      	mov	r5, r1
 80124a8:	e019      	b.n	80124de <scalbn+0x86>
 80124aa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80124ae:	460b      	mov	r3, r1
 80124b0:	3a36      	subs	r2, #54	; 0x36
 80124b2:	4432      	add	r2, r6
 80124b4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80124b8:	428a      	cmp	r2, r1
 80124ba:	dd08      	ble.n	80124ce <scalbn+0x76>
 80124bc:	2d00      	cmp	r5, #0
 80124be:	a120      	add	r1, pc, #128	; (adr r1, 8012540 <scalbn+0xe8>)
 80124c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80124c4:	da1c      	bge.n	8012500 <scalbn+0xa8>
 80124c6:	a120      	add	r1, pc, #128	; (adr r1, 8012548 <scalbn+0xf0>)
 80124c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80124cc:	e018      	b.n	8012500 <scalbn+0xa8>
 80124ce:	2a00      	cmp	r2, #0
 80124d0:	dd08      	ble.n	80124e4 <scalbn+0x8c>
 80124d2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80124d6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80124da:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80124de:	ec45 4b10 	vmov	d0, r4, r5
 80124e2:	bd70      	pop	{r4, r5, r6, pc}
 80124e4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80124e8:	da19      	bge.n	801251e <scalbn+0xc6>
 80124ea:	f24c 3350 	movw	r3, #50000	; 0xc350
 80124ee:	429e      	cmp	r6, r3
 80124f0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80124f4:	dd0a      	ble.n	801250c <scalbn+0xb4>
 80124f6:	a112      	add	r1, pc, #72	; (adr r1, 8012540 <scalbn+0xe8>)
 80124f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d1e2      	bne.n	80124c6 <scalbn+0x6e>
 8012500:	a30f      	add	r3, pc, #60	; (adr r3, 8012540 <scalbn+0xe8>)
 8012502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012506:	f7ee f88f 	bl	8000628 <__aeabi_dmul>
 801250a:	e7cb      	b.n	80124a4 <scalbn+0x4c>
 801250c:	a10a      	add	r1, pc, #40	; (adr r1, 8012538 <scalbn+0xe0>)
 801250e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012512:	2b00      	cmp	r3, #0
 8012514:	d0b8      	beq.n	8012488 <scalbn+0x30>
 8012516:	a10e      	add	r1, pc, #56	; (adr r1, 8012550 <scalbn+0xf8>)
 8012518:	e9d1 0100 	ldrd	r0, r1, [r1]
 801251c:	e7b4      	b.n	8012488 <scalbn+0x30>
 801251e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012522:	3236      	adds	r2, #54	; 0x36
 8012524:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012528:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801252c:	4620      	mov	r0, r4
 801252e:	4b0c      	ldr	r3, [pc, #48]	; (8012560 <scalbn+0x108>)
 8012530:	2200      	movs	r2, #0
 8012532:	e7e8      	b.n	8012506 <scalbn+0xae>
 8012534:	f3af 8000 	nop.w
 8012538:	c2f8f359 	.word	0xc2f8f359
 801253c:	01a56e1f 	.word	0x01a56e1f
 8012540:	8800759c 	.word	0x8800759c
 8012544:	7e37e43c 	.word	0x7e37e43c
 8012548:	8800759c 	.word	0x8800759c
 801254c:	fe37e43c 	.word	0xfe37e43c
 8012550:	c2f8f359 	.word	0xc2f8f359
 8012554:	81a56e1f 	.word	0x81a56e1f
 8012558:	43500000 	.word	0x43500000
 801255c:	ffff3cb0 	.word	0xffff3cb0
 8012560:	3c900000 	.word	0x3c900000

08012564 <_init>:
 8012564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012566:	bf00      	nop
 8012568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801256a:	bc08      	pop	{r3}
 801256c:	469e      	mov	lr, r3
 801256e:	4770      	bx	lr

08012570 <_fini>:
 8012570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012572:	bf00      	nop
 8012574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012576:	bc08      	pop	{r3}
 8012578:	469e      	mov	lr, r3
 801257a:	4770      	bx	lr
