[{"DBLP title": "SoC Security Evaluation: Reflections on Methodology and Tooling.", "DBLP authors": ["Nassim Corteggiani", "Giovanni Camurati", "Marius Muench", "Sebastian Poeplau", "Aur\u00e9lien Francillon"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3013827", "OA papers": [{"PaperId": "https://openalex.org/W3047274771", "PaperTitle": "SoC Security Evaluation: Reflections on Methodology and Tooling", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"EURECOM": 4.0, "Vrije Universiteit Amsterdam": 1.0}, "Authors": ["Nassim Corteggiani", "Giovanni Camurati", "Marius Muench", "Sebastian Poeplau", "Aur\u00e9lien Francillon"]}]}, {"DBLP title": "Hardware Penetration Testing Knocks Your SoCs Off.", "DBLP authors": ["Mark Fischer", "Fabian Langer", "Johannes Mono", "Clemens Nasenberg", "Nils Albartus"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3013730", "OA papers": [{"PaperId": "https://openalex.org/W3047620379", "PaperTitle": "Hardware Penetration Testing Knocks Your SoCs Off", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Ruhr University Bochum": 5.0}, "Authors": ["Mark H. Fischer", "F. Langer", "Johannes Mono", "Clemens Nasenberg", "Nils Albartus"]}]}, {"DBLP title": "Hunting Security Bugs in SoC Designs: Lessons Learned.", "DBLP authors": ["Mohammad-Mahdi Bidmeshki", "Yunjie Zhang", "Monir Zaman", "Liwei Zhou", "Yiorgos Makris"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3013727", "OA papers": [{"PaperId": "https://openalex.org/W3047375509", "PaperTitle": "Hunting Security Bugs in SoC Designs: Lessons Learned", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Dallas": 5.0}, "Authors": ["Mohammad-Mahdi Bidmeshki", "Yunjie Zhang", "Monir Zaman", "Li-Wei Zhou", "Yiorgos Makris"]}]}, {"DBLP title": "Texas A&M Hackin' Aggies' Security Verification Strategies for the 2019 Hack@DAC Competition.", "DBLP authors": ["Saumil Gogri", "Priya Joshi", "Prashant Vurikiti", "Nicole Fern", "Michael Quinn", "Jonathan Valamehr"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3013824", "OA papers": [{"PaperId": "https://openalex.org/W3047241662", "PaperTitle": "Texas A&M Hackin\u2019 Aggies\u2019 Security Verification Strategies for the 2019 Hack@DAC Competition", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Cypress Semiconductors, USA": 1.0, "Intel (United States)": 1.0, "Microsoft (United States)": 1.0, "Tortuga Logic, USA": 2.0, "Texas A&M University": 1.0}, "Authors": ["Saumil Gogri", "Priya Shirish Joshi", "Prashant Vurikiti", "Nicole Fern", "Michael A. Quinn", "Jonathan Valamehr"]}]}, {"DBLP title": "Merged Logic and Memory Fabrics for Accelerating Machine Learning Workloads.", "DBLP authors": ["Brian Crafton", "Samuel Spetalnick", "Yan Fang", "Arijit Raychowdhury"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3016587", "OA papers": [{"PaperId": "https://openalex.org/W3049223108", "PaperTitle": "Merged Logic and Memory Fabrics for Accelerating Machine Learning Workloads", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Brian Crafton", "Samuel Spetalnick", "Yan Fang", "Arijit Raychowdhury"]}]}, {"DBLP title": "Real-time Hardware Implementation of ARM CoreSight Trace Decoder.", "DBLP authors": ["Seyed Mohammad Ali Zeinolabedin", "Johannes Partzsch", "Christian Mayr"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3002145", "OA papers": [{"PaperId": "https://openalex.org/W3034854018", "PaperTitle": "Real-time Hardware Implementation of ARM CoreSight Trace Decoder", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Dresden": 3.0}, "Authors": ["Seyed Mohammad Ali Zeinolabedin", "Johannes Partzsch", "Christian Mayr"]}]}, {"DBLP title": "ALIGN: A System for Automating Analog Layout.", "DBLP authors": ["Tonmoy Dhar", "Kishor Kunal", "Yaguang Li", "Meghna Madhusudan", "Jitesh Poojary", "Arvind K. Sharma", "Wenbin Xu", "Steven M. Burns", "Ramesh Harjani", "Jiang Hu", "Desmond A. Kirkpatrick", "Parijat Mukherjee", "Soner Yaldiz", "Sachin S. Sapatnekar"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3042177", "OA papers": [{"PaperId": "https://openalex.org/W3108107800", "PaperTitle": "ALIGN: A System for Automating Analog Layout", "Year": 2021, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Minnesota": 7.0, "Texas A&M University": 3.0, "Intel (United States)": 4.0}, "Authors": ["Tonmoy Dhar", "Kishor Kunal", "Yaguang Li", "Meghna Madhusudan", "Jitesh Poojary", "Arvind Sharma", "Wenbin Xu", "Steven M. Burns", "Ramesh Harjani", "Jiang Hu", "Desmond A. Kirkpatrick", "Parijat Mukherjee", "Soner Yaldiz", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "MAGICAL: An Open- Source Fully Automated Analog IC Layout System from Netlist to GDSII.", "DBLP authors": ["Hao Chen", "Mingjie Liu", "Biying Xu", "Keren Zhu", "Xiyuan Tang", "Shaolan Li", "Yibo Lin", "Nan Sun", "David Z. Pan"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3024153", "OA papers": [{"PaperId": "https://openalex.org/W3084745515", "PaperTitle": "MAGICAL: An Open- Source Fully Automated Analog IC Layout System from Netlist to GDSII", "Year": 2021, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Austin": 9.0}, "Authors": ["Hao Chen", "Mingjie Liu", "Biying Xu", "Keren Zhu", "Xiyuan Tang", "Shaolan Li", "Yibo Lin", "Nan Sun", "David Z. Pan"]}]}, {"DBLP title": "An Open-Source EDA Flow for Asynchronous Logic.", "DBLP authors": ["Samira Ataei", "Wenmian Hua", "Yihang Yang", "Rajit Manohar", "Yi-Shan Lu", "Jiayuan He", "Sepideh Maleki", "Keshav Pingali"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3051334", "OA papers": [{"PaperId": "https://openalex.org/W3128516589", "PaperTitle": "An Open-Source EDA Flow for Asynchronous Logic", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Yale University": 4.0, "The University of Texas at Austin": 4.0}, "Authors": ["Samira Ataei", "Wenmian Hua", "Yihang Yang", "Rajit Manohar", "Yi-Shan Lu", "Jiayuan He", "Sepideh Maleki", "Keshav Pingali"]}]}, {"DBLP title": "Real Silicon Using Open-Source EDA.", "DBLP authors": ["R. Timothy Edwards", "Mohamed Shalan", "Mohamed Kassem"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3050000", "OA papers": [{"PaperId": "https://openalex.org/W3123559382", "PaperTitle": "Real Silicon Using Open-Source EDA", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Efabless Corporation, San Jose, CA, USA": 1.0, "American University in Cairo": 1.0, "Efabless Corporation, USA": 1.0}, "Authors": ["R. Timothy Edwards", "Mohamed Shalan", "Mohamed Abd El-Hady Kassem"]}]}, {"DBLP title": "Fault: Open-Source EDA's Missing DFT Toolchain.", "DBLP authors": ["Manar Abdelatty", "Mohamed Gaber", "Mohamed Shalan"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3051850", "OA papers": [{"PaperId": "https://openalex.org/W3121121478", "PaperTitle": "Fault: Open-Source EDA\u2019s Missing DFT Toolchain", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"American University in Cairo": 3.0}, "Authors": ["Manar Abdelatty", "Mohamed Medhat Gaber", "Mohamed Shalan"]}]}, {"DBLP title": "PyH2: Using PyMTL3 to Create Productive and Open-Source Hardware Testing Methodologies.", "DBLP authors": ["Shunning Jiang", "Yanghui Ou", "Peitian Pan", "Kaishuo Cheng", "Yixiao Zhang", "Christopher Batten"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3024144", "OA papers": [{"PaperId": "https://openalex.org/W3086820292", "PaperTitle": "PyH2: Using PyMTL3 to Create Productive and Open-Source Hardware Testing Methodologies", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Cornell University": 6.0}, "Authors": ["Shunning Jiang", "Yanghui Ou", "Peitian Pan", "Kaishuo Cheng", "Yixiao Zhang", "Christopher Batten"]}]}, {"DBLP title": "OpenTimer v2: A Parallel Incremental Timing Analysis Engine.", "DBLP authors": ["Tsung-Wei Huang", "Chun-Xun Lin", "Martin D. F. Wong"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3049177", "OA papers": [{"PaperId": "https://openalex.org/W3120604107", "PaperTitle": "OpenTimer v2: A Parallel Incremental Timing Analysis Engine", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Utah": 1.0, "University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Tsung-Wei Huang", "Chun-Xun Lin", "Martin C.S. Wong"]}]}, {"DBLP title": "CATNAP-Sim: A Comprehensive Exploration and a Nonvolatile Processor Simulator for Energy Harvesting Systems.", "DBLP authors": ["Ali Hoseinghorban", "Mohammad Abbasinia", "Ali Paridari", "Alireza Ejlali"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3049176", "OA papers": [{"PaperId": "https://openalex.org/W3118828712", "PaperTitle": "CATNAP-Sim: A Comprehensive Exploration and a Nonvolatile Processor Simulator for Energy Harvesting Systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sharif University of Technology": 4.0}, "Authors": ["Ali Hoseinghorban", "Mohammad Abbasinia", "Ali Paridari", "Alireza Ejlali"]}]}, {"DBLP title": "Design of \u208c\u05c0\u208c Shape Stub-Based Negative Group Delay Circuit.", "DBLP authors": ["Fayu Wan", "Ningdong Li", "Blaise Ravelo", "Wenceslas Rahajandraibe", "S\u00e9bastien Lall\u00e9ch\u00e8re"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3002149", "OA papers": [{"PaperId": "https://openalex.org/W3035546610", "PaperTitle": "Design of \u208c\u05c0\u208c Shape Stub-Based Negative Group Delay Circuit", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanjing University of Information Science and Technology": 3.0, "Universit\u00e9 de Toulon": 0.5, "Aix-Marseille University": 0.5, "University of Clermont Auvergne": 1.0}, "Authors": ["Fayu Wan", "Ning-dong Li", "Blaise Ravelo", "Wenceslas Rahajandraibe", "Sebastien Lallechere"]}]}, {"DBLP title": "Design of Single-Bit Fault-Tolerant Reversible Circuits.", "DBLP authors": ["Hari Mohan Gaur", "Ashutosh Kumar Singh", "Anand Mohan", "Masahiro Fujita", "Dhiraj K. Pradhan"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3006808", "OA papers": [{"PaperId": "https://openalex.org/W3039301096", "PaperTitle": "Design of Single-Bit Fault-Tolerant Reversible Circuits", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ABES Institute of Technology Ghaziabad, Ghaziabad, India": 1.0, "National Institute of Technology Kurukshetra": 1.0, "Indian Institute of Technology BHU": 1.0, "The University of Tokyo": 1.0, "University of Bristol": 1.0}, "Authors": ["H. S. Gaur", "Ashutosh Kumar Singh", "Anand Mohan", "Masahiro Fujita", "Dhiraj K. Pradhan"]}]}, {"DBLP title": "Defeating Cache Timing Channels with Hardware Prefetchers.", "DBLP authors": ["Hongyu Fang", "Sai Santosh Dayapule", "Fan Yao", "Milos Doroslovacki", "Guru Venkataramani"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3063313", "OA papers": [{"PaperId": "https://openalex.org/W3135146000", "PaperTitle": "Defeating Cache Timing Channels with Hardware Prefetchers", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"George Washington University": 4.5, "University of Central Florida": 0.5}, "Authors": ["Hongyu Fang", "Sai Santosh Dayapule", "Fan Yao", "Milos Doroslovacki", "Guru Venkataramani"]}]}, {"DBLP title": "Beyond the CPU: Side-Channel Attacks on GPUs.", "DBLP authors": ["Hoda Naghibijouybari", "Ajaya Neupane", "Zhiyun Qian", "Nael B. Abu-Ghazaleh"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3063359", "OA papers": [{"PaperId": "https://openalex.org/W3135815782", "PaperTitle": "Beyond the CPU: Side\u2013Channel Attacks on GPUs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Binghamton University": 1.0, "University of California, Riverside": 3.0}, "Authors": ["Hoda Naghibijouybari", "Ajaya Neupane", "Zhiyun Qian", "Nael Abu-Ghazaleh"]}]}, {"DBLP title": "End-to-End Automated Exploit Generation for Processor Security Validation.", "DBLP authors": ["Rui Zhang", "Calvin Deutschbein", "Peng Huang", "Cynthia Sturton"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3063314", "OA papers": [{"PaperId": "https://openalex.org/W3133602685", "PaperTitle": "End-to-End Automated Exploit Generation for Processor Security Validation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of North Carolina at Chapel Hill": 3.0, "Johns Hopkins University": 1.0}, "Authors": ["Rui Zhang", "Calvin Deutschbein", "Peng Huang", "Cynthia Sturton"]}]}, {"DBLP title": "Hardware/Algorithm Codesign for Adversarially Robust Deep Learning.", "DBLP authors": ["Mojan Javaheripi", "Mohammad Samragh", "Bita Darvish Rouhani", "Tara Javidi", "Farinaz Koushanfar"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3063344", "OA papers": [{"PaperId": "https://openalex.org/W3135243945", "PaperTitle": "Hardware/Algorithm Codesign for Adversarially Robust Deep Learning", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, San Diego": 4.0, "Microsoft (United States)": 1.0}, "Authors": ["Mojan Javaheripi", "Mohammad Samragh", "Bita Darvish Rouhani", "Tara Javidi", "Farinaz Koushanfar"]}]}, {"DBLP title": "A Cautionary Tale About Detecting Malware Using Hardware Performance Counters and Machine Learning.", "DBLP authors": ["Boyou Zhou", "Anmol Gupta", "Rasoul Jahanshahi", "Manuel Egele", "Ajay Joshi"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3063338", "OA papers": [{"PaperId": "https://openalex.org/W3137611750", "PaperTitle": "A Cautionary Tale About Detecting Malware Using Hardware Performance Counters and Machine Learning", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Boston University": 5.0}, "Authors": ["Boyou Zhou", "Anmol Gupta", "Rasoul Jahanshahi", "Manuel Egele", "Ajay Joshi"]}]}, {"DBLP title": "Provably Secure Sequential Obfuscation for IC Metering and Piracy Avoidance.", "DBLP authors": ["Farinaz Koushanfar"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3065324", "OA papers": [{"PaperId": "https://openalex.org/W3136639997", "PaperTitle": "Provably Secure Sequential Obfuscation for IC Metering and Piracy Avoidance", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 1.0}, "Authors": ["Farinaz Koushanfar"]}]}, {"DBLP title": "An Inside Job: Remote Power Analysis Attacks on FPGAs.", "DBLP authors": ["Falk Schellenberg", "Dennis R. E. Gnad", "Amir Moradi", "Mehdi B. Tahoori"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3063306", "OA papers": [{"PaperId": "https://openalex.org/W3133606329", "PaperTitle": "An Inside Job: Remote Power Analysis Attacks on FPGAs", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Ruhr University Bochum": 2.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Falk Schellenberg", "Dennis R. E. Gnad", "Amir Moradi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "EM/Power Side-Channel Attack: White-Box Modeling and Signature Attenuation Countermeasures.", "DBLP authors": ["Debayan Das", "Santosh Ghosh", "Arijit Raychowdhury", "Shreyas Sen"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3065189", "OA papers": [{"PaperId": "https://openalex.org/W3138507382", "PaperTitle": "EM/Power Side-Channel Attack: White-Box Modeling and Signature Attenuation Countermeasures", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University West Lafayette": 2.0, "Intel (United States)": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Debayan Das", "Santosh Ghosh", "Arijit Raychowdhury", "Shreyas Sen"]}]}, {"DBLP title": "DRAM PUFs in Commodity Devices.", "DBLP authors": ["Wenjie Xiong", "Andr\u00e9 Schaller", "Nikolaos Athanasios Anagnostopoulos", "Muhammad Umair Saleem", "Sebastian Gabmeyer", "Stefan Katzenbeisser", "Jakub Szefer"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3063370", "OA papers": [{"PaperId": "https://openalex.org/W3135250232", "PaperTitle": "DRAM PUFs in Commodity Devices", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yale University": 2.0, "Technical University of Darmstadt": 3.0, "University of Passau": 1.0}, "Authors": ["Wenjie Xiong", "Andr\u00e9 Schaller", "Muhammad Saleem", "Sebastian Gabmeyer", "Stefan Katzenbeisser", "Jakub Szefer"]}]}, {"DBLP title": "A Systematic Design Methodology of Formally Proven Side-Channel-Resistant Cryptographic Hardware.", "DBLP authors": ["Rei Ueno", "Naofumi Homma", "Sumio Morioka", "Takafumi Aoki"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3063337", "OA papers": [{"PaperId": "https://openalex.org/W3134055083", "PaperTitle": "A Systematic Design Methodology of Formally Proven Side-Channel-Resistant Cryptographic Hardware", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tohoku University": 3.0, "Interstellar Technologies Inc., Hokkaido, Japan": 1.0}, "Authors": ["Rei Ueno", "Naofumi Homma", "Sumio Morioka", "Takafumi Aoki"]}]}, {"DBLP title": "Discovering CAN Specification Using On-Board Diagnostics.", "DBLP authors": ["Hyun Min Song", "Huy Kang Kim"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3011036", "OA papers": [{"PaperId": "https://openalex.org/W3044568559", "PaperTitle": "Discovering CAN Specification Using On-Board Diagnostics", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Korea University": 2.0}, "Authors": ["Hyun Kyu Song", "Huy Kang Kim"]}]}, {"DBLP title": "Ladder Scaling Fracmemristor: A Second Emerging Circuit Structure of Fractional-Order Memristor.", "DBLP authors": ["Yi-Fei Pu", "Bo Yu", "Xiao Yuan"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3013826", "OA papers": [{"PaperId": "https://openalex.org/W3047470007", "PaperTitle": "Ladder Scaling Fracmemristor: A Second Emerging Circuit Structure of Fractional-Order Memristor", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chengdu University": 0.5, "Sichuan University": 2.0, "Chengdu Normal University": 0.5}, "Authors": ["Yi-Fei Pu", "Bo Yu", "Xiao Yuan"]}]}, {"DBLP title": "A Graduate Curriculum in Cyber-Physical Systems.", "DBLP authors": ["John A. Stankovic", "Homa Alemzadeh", "Brad Campbell", "John C. Lach", "Lu Feng", "Cody H. Fleming", "Jonathan L. Goodall", "Toluwalogo Odumosu", "Daniel Quinn", "Yuan Tian", "Kelley Tobler"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3043376", "OA papers": [{"PaperId": "https://openalex.org/W3112506588", "PaperTitle": "A Graduate Curriculum in Cyber-Physical Systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Virginia": 8.0, "George Washington University": 1.0, "Iowa State University": 1.0, "James Madison University": 1.0}, "Authors": ["John A. Stankovic", "Homa Alemzadeh", "Brad Campbell", "John Lach", "Lu Feng", "Cody Fleming", "Jonathan L. Goodall", "Toluwalogo Odumosu", "Daniel M. Quinn", "Yuan Tian", "Kelley Tobler"]}]}, {"DBLP title": "Enabling Design Methodologies and Future Trends for Edge AI: Specialization and Codesign.", "DBLP authors": ["Cong Hao", "Jordan Dotzel", "Jinjun Xiong", "Luca Benini", "Zhiru Zhang", "Deming Chen"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3069952", "OA papers": [{"PaperId": "https://openalex.org/W3142170088", "PaperTitle": "Enabling Design Methodologies and Future Trends for Edge AI: Specialization and Codesign", "Year": 2021, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Cornell University": 2.0, "IBM Research - Thomas J. Watson Research Center": 1.0, "ETH Zurich": 1.0}, "Authors": ["Cong Hao", "Jordan Dotzel", "Jinjun Xiong", "Luca Benini", "Zhiru Zhang", "Deming Chen"]}]}, {"DBLP title": "Toward Energy-Quality Scaling in Deep Neural Networks.", "DBLP authors": ["Jeff Anderson", "Yousra Alkabani", "Tarek A. El-Ghazawi"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2019.2952328", "OA papers": [{"PaperId": "https://openalex.org/W2985322090", "PaperTitle": "Toward Energy\u2013Quality Scaling in Deep Neural Networks", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"George Washington University": 3.0}, "Authors": ["Jeff Anderson", "Yousra Alkabani", "Tarek El-Ghazawi"]}]}, {"DBLP title": "EdgeAl: A Vision for Deep Learning in the IoT Era.", "DBLP authors": ["Kartikeya Bhardwaj", "Naveen Suda", "Radu Marculescu"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2019.2952350", "OA papers": [{"PaperId": "https://openalex.org/W2988105327", "PaperTitle": "EdgeAl: A Vision for Deep Learning in the IoT Era", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"American Rock Mechanics Association": 2.0, "Carnegie Mellon University": 1.0}, "Authors": ["Kartikeya Bhardwaj", "Naveen Suda", "Radu Marculescu"]}]}, {"DBLP title": "Multisensing System for Parkinson's Disease Stage Assessment Based on FPGA-Embedded Serial SVM Classifier.", "DBLP authors": ["Daniela De Venuto", "Giovanni Mezzina"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2019.2951117", "OA papers": [{"PaperId": "https://openalex.org/W2983188826", "PaperTitle": "Multisensing System for Parkinson\u2019s Disease Stage Assessment Based on FPGA-Embedded Serial SVM Classifier", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Bari": 2.0}, "Authors": ["Daniela De Venuto", "Giovanni Mezzina"]}]}, {"DBLP title": "A Mixture of Experts Approach for Low-Cost DNN Customization.", "DBLP authors": ["Boyu Zhang", "Azadeh Davoodi", "Yu Hen Hu"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.2977065", "OA papers": [{"PaperId": "https://openalex.org/W3007426885", "PaperTitle": "A Mixture of Experts Approach for Low-Cost DNN Customization", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Boyu Zhang", "Azadeh Davoodi", "Yu Hu"]}]}, {"DBLP title": "Hardware Accelerator for Runtime Temperature Estimation in Many-Cores.", "DBLP authors": ["Alzemiro Lucas da Silva", "Iacana Ianiski Weber", "Andr\u00e9 Lu\u00eds Del Mestre Martins", "Fernando Gehm Moraes"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3068914", "OA papers": [{"PaperId": "https://openalex.org/W3152415522", "PaperTitle": "Hardware Accelerator for Runtime Temperature Estimation in Many-Cores", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pontifical Catholic University of Rio Grande do Sul": 3.0, "Instituto Federal Sul-rio-grandense": 1.0}, "Authors": ["Alzemiro Lucas da Silva", "Iacana Weber", "Andre Luis del Mestre Martins", "Fernando Moraes"]}]}, {"DBLP title": "Security Vulnerabilities and Countermeasures in MPSoCs.", "DBLP authors": ["Anderson Camargo Sant'Ana", "Henrique Martins Medina", "Fernando Gehm Moraes"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3049710", "OA papers": [{"PaperId": "https://openalex.org/W3120427577", "PaperTitle": "Security Vulnerabilities and Countermeasures in MPSoCs", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Pontifical Catholic University of Rio Grande do Sul": 3.0}, "Authors": ["Anderson S. Sant'Ana", "Henrique Martins Medina", "Fernando Moraes"]}]}, {"DBLP title": "Adaptive Integer Linear Programming Model for Optimal Qubit Permutation.", "DBLP authors": ["Alexandre A. A. de Almeida", "Gerhard W. Dueck"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3069138", "OA papers": [{"PaperId": "https://openalex.org/W3151992605", "PaperTitle": "Adaptive Integer Linear Programming Model for Optimal Qubit Permutation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"S\u00e3o Paulo State University": 1.0, "University of New Brunswick": 1.0}, "Authors": ["Alexandre Nascimento de Almeida", "Gerhard W. Dueck"]}]}, {"DBLP title": "Shape Engineering for Custom Nanomagnetic Logic Circuits in NMLSim 2.0.", "DBLP authors": ["Lucas A. Lascasas Freitas", "Jo\u00e3o G. Nizer Rahmeier", "Omar P. Vilela Neto"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3043381", "OA papers": [{"PaperId": "https://openalex.org/W3113216281", "PaperTitle": "Shape Engineering for Custom Nanomagnetic Logic Circuits in NMLSim 2.0", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Brazilian Network Information Center": 1.0, "Carleton University": 1.0, "Universidade Federal de Minas Gerais": 1.0}, "Authors": ["Lucas Cordeiro Freitas", "Joao G. Nizer Rahmeier", "Omar P. Vilela Neto"]}]}, {"DBLP title": "Design and Test of Digital Logic DNA Systems.", "DBLP authors": ["Renan A. Marks", "Daniel K. S. Vieira", "Marcos V. Guterres", "Poliana A. C. Oliveira", "Maria C. O. Fonte Boa", "Omar P. Vilela Neto"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3069369", "OA papers": [{"PaperId": "https://openalex.org/W3141490793", "PaperTitle": "Design and Test of Digital Logic DNA Systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Federal University of Mato Grosso do Sul": 1.0, "Universidade Federal de Minas Gerais": 5.0}, "Authors": ["Renan A. Marks", "Daniel Vieira", "Marcos V. Guterres", "Poliana A. C. Oliveira", "Maria C. O. Fonte Boa", "Omar P. Vilela Neto"]}]}, {"DBLP title": "Framework for Load Power Consumption in HANs Using Machine Learning and IoT Assistance.", "DBLP authors": ["Arunmozhi Manimuthu", "Venugopal Dharshini"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3021029", "OA papers": [{"PaperId": "https://openalex.org/W3082283520", "PaperTitle": "Framework for Load Power Consumption in HANs Using Machine Learning and IoT Assistance", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanyang Technological University": 1.0, "APTECH Solution, India": 1.0}, "Authors": ["Arunmozhi Manimuthu", "Venugopal Dharshini"]}]}, {"DBLP title": "Split-Chip Design to Prevent IP Reverse Engineering.", "DBLP authors": ["Samuel Pagliarini", "Joseph Sweeney", "Ken Mai", "R. D. Shawn Blanton", "Larry T. Pileggi", "Subhasish Mitra"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3033255", "OA papers": [{"PaperId": "https://openalex.org/W3094423394", "PaperTitle": "Split-Chip Design to Prevent IP Reverse Engineering", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Tallinn University of Technology": 1.0, "Carnegie Mellon University": 4.0, "Stanford University": 1.0}, "Authors": ["Samuel Pagliarini", "Joseph B. Sweeney", "Ken Mai", "Shawn Blanton", "Larry Pileggi", "Subhasish Mitra"]}]}, {"DBLP title": "Detecting and Scoring Equipment Faults in Real Time During Semiconductor Test Processes.", "DBLP authors": ["Yi-Hsin Wu", "Jui-Yu Huang", "Yi-Chun Yao", "Yin-Jing Tien", "Cheng-Juei Yu", "Sheng-De Wang"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3036591", "OA papers": [{"PaperId": "https://openalex.org/W3095007224", "PaperTitle": "Detecting and Scoring Equipment Faults in Real Time During Semiconductor Test Processes", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute for Information Industry": 4.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0, "National Taipei University": 0.5, "National Taiwan University": 0.5}, "Authors": ["Yi-Hsin Wu", "Jui-Yu Huang", "Yi-Chun Yao", "Yin-Jing Tien", "Cheng-Juei Yu", "Sheng Wang"]}]}, {"DBLP title": "Cross-Layer Design of Automotive Systems.", "DBLP authors": ["Zhilu Wang", "Hengyi Liang", "Chao Huang", "Qi Zhu"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3037561", "OA papers": [{"PaperId": "https://openalex.org/W3102554879", "PaperTitle": "Cross-Layer Design of Automotive Systems", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Northwestern University": 4.0}, "Authors": ["Zhilu Wang", "Hengyi Liang", "Chao Ching Huang", "Qi Zhu"]}]}, {"DBLP title": "Reconfigurable Pipelined Control Systems.", "DBLP authors": ["R\u00f3binson Medina S\u00e1nchez", "Shayan Tabatabaei Nikkhah", "Dip Goswami", "Maurice Heemels", "Sander Stuijk", "Twan Basten"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3006803", "OA papers": [{"PaperId": "https://openalex.org/W3039489198", "PaperTitle": "Reconfigurable pipelined control systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TNO, Powertrains, The Netherlands": 1.0, "Eindhoven University of Technology": 5.0}, "Authors": ["R\u00f3binson Medina S\u00e1nchez", "Shayan Tabatabaei Nikkhah", "Dip Goswami", "Wpmh Maurice Heemels", "Sander Stuijk", "Twan Basten"]}]}, {"DBLP title": "Cloud-Ready Acceleration of Formal Method Techniques for Cyber-Physical Systems.", "DBLP authors": ["Mahmoud Khaled", "Majid Zamani"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3034048", "OA papers": [{"PaperId": "https://openalex.org/W3095095826", "PaperTitle": "Cloud-Ready Acceleration of Formal Method Techniques for Cyber-Physical Systems", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Munich": 1.0, "Ludwig-Maximilians-Universit\u00e4t M\u00fcnchen": 0.5, "University of Colorado Boulder": 0.5}, "Authors": ["Mahmoud Khaled", "Majid Zamani"]}]}, {"DBLP title": "Integrating Interobject Scenarios with Intraobject Statecharts for Developing Reactive Systems.", "DBLP authors": ["David Harel", "Rami Marelly", "Assaf Marron", "Smadar Szekely"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3006805", "OA papers": [{"PaperId": "https://openalex.org/W3039709770", "PaperTitle": "Integrating Inter-Object Scenarios with Intra-object Statecharts for Developing Reactive Systems", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Weizmann Institute of Science": 4.0}, "Authors": ["David Harel", "Rami Marelly", "Assaf Marron", "Smadar Szekely"]}]}, {"DBLP title": "Breaking Silos to Guarantee Control Stability with Communication over Ethernet TSN.", "DBLP authors": ["Rouhollah Mahfouzi", "Amir Aminifar", "Soheil Samii", "Ahmed Rezine", "Petru Eles", "Zebo Peng"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.2968281", "OA papers": [{"PaperId": "https://openalex.org/W3002749146", "PaperTitle": "Breaking Silos to Guarantee Control Stability with Communication over Ethernet TSN", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Link\u00f6ping University": 5.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Rouhollah Mahfouzi", "Amir Aminifar", "Soheil Samii", "Ahmed Rezine", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Lifelong Exploratory Navigation: An Architecture for Safer Mobile Robots.", "DBLP authors": ["Fabrice Mayran de Chamisso", "Daniela Cancila", "Laurent Soulier", "Roberto Passerone", "Micha\u00ebl Aupetit"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2019.2952347", "OA papers": [{"PaperId": "https://openalex.org/W2988451558", "PaperTitle": "Lifelong Exploratory Navigation: An Architecture for Safer Mobile Robots", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Atomic Energy and Alternative Energies Commission": 1.5, "CEA LIST": 1.5, "University of Trento": 1.0, "Hamad bin Khalifa University": 1.0}, "Authors": ["Fabrice Mayran de Chamisso", "Daniela Cancila", "Laurent Soulier", "Roberto Passerone", "Micha\u00ebl Aupetit"]}]}, {"DBLP title": "Hardware Virtualization and Task Allocation for Plug-and-Play Automotive Systems.", "DBLP authors": ["Chung-Wei Lin", "BaekGyu Kim", "Shinichi Shiraishi"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2019.2932936", "OA papers": [{"PaperId": "https://openalex.org/W2966443789", "PaperTitle": "Hardware Virtualization and Task Allocation for Plug-and-Play Automotive Systems", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 1.0, "Toyota Motor Corporation (United States)": 1.0, "Toyota Transportation Research Institute": 1.0}, "Authors": ["Chung-Wei Lin", "BaekGyu Kim", "Shinichi Shiraishi"]}]}, {"DBLP title": "The AXIOM Project: IoT on Heterogeneous Embedded Platforms.", "DBLP authors": ["Antonio Filgueras", "Miquel Vidal", "Marc Mateu", "Daniel Jim\u00e9nez-Gonz\u00e1lez", "Carlos \u00c1lvarez", "Xavier Martorell", "Eduard Ayguad\u00e9", "Dimitrios Theodoropoulos", "Dionisios N. Pnevmatikatos", "Paolo Gai", "Stefano Garzarella", "David Oro", "Javier Hernando", "Nicola Bettin", "Alberto Pomella", "Marco Procaccini", "Roberto Giorgi"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2019.2952335", "OA papers": [{"PaperId": "https://openalex.org/W2986675577", "PaperTitle": "The AXIOM Project: IoT on Heterogeneous Embedded Platforms", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Barcelona Supercomputing Center": 5.0, "Evidence (Italy)": 2.0, "Herta Security, Barcelona, Spain": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 3.0, "VIMAR, Marostica, Italy": 2.0, "University of Siena": 2.0, "Foundation for Research and Technology Hellas": 1.5, "Technical University of Crete": 0.5}, "Authors": ["Antonio Filgueras", "Miquel Vidal", "Marc Mateu", "Daniel Jim\u00e9nez-Gonz\u00e1lez", "Carlos A. Alvarez", "Xavier Martorell", "Eduard Ayguad\u00e9", "Dimitrios Theodoropoulos", "Dionisios Pnevmatikatos", "Paolo Gai", "Stefano Garzarella", "David M. Oro", "Javier Hernando", "Nicola Bettin", "Alberto Pomella", "Marco Procaccini", "Roberto Giorgi"]}]}, {"DBLP title": "Automated Probe-Mark Analysis for Advanced Probe Technology Characterization.", "DBLP authors": ["Yu-Rong Jian", "Ferenc Fodor", "Cheng-Wen Wu", "Erik Jan Marinissen"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3034043", "OA papers": [{"PaperId": "https://openalex.org/W3095214048", "PaperTitle": "Automated Probe-Mark Analysis for Advanced Probe Technology Characterization", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Realtek (Taiwan)": 1.0, "Imec": 2.0, "National Tsing Hua University": 1.0}, "Authors": ["Yu-Rong Jian", "Ferenc Fodor", "Cheng-Wen Wu", "Erik Jan Marinissen"]}]}, {"DBLP title": "From Less Batteries to Battery-Less Alert Systems with Wide Power Adaptation down to nWs - Toward a Smarter, Greener World.", "DBLP authors": ["Massimo Alioto"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3069087", "OA papers": [{"PaperId": "https://openalex.org/W3140001966", "PaperTitle": "From Less Batteries to Battery-Less Alert Systems with Wide Power Adaptation down to nWs\u2014Toward a Smarter, Greener World", "Year": 2021, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National University of Singapore": 1.0}, "Authors": ["Massimo Alioto"]}]}, {"DBLP title": "A Conceptual Framework for Stochastic Neuromorphic Computing.", "DBLP authors": ["Brian R. Gaines"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3031857", "OA papers": [{"PaperId": "https://openalex.org/W3094079643", "PaperTitle": "A Conceptual Framework for Stochastic Neuromorphic Computing", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Victoria": 0.5, "University of Calgary": 0.5}, "Authors": ["Brian R. Gaines"]}]}, {"DBLP title": "Embracing Stochasticity to Enable Neuromorphic Computing at the Edge.", "DBLP authors": ["Amogh Agrawal", "Deboleena Roy", "Utkarsh Saxena", "Kaushik Roy"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3051399", "OA papers": [{"PaperId": "https://openalex.org/W3128972391", "PaperTitle": "Embracing Stochasticity to Enable Neuromorphic Computing at the Edge", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Amogh Agrawal", "Deboleena Roy", "Utkarsh Saxena", "Kaushik Roy"]}]}, {"DBLP title": "Exact Stochastic Computing Multiplication in Memristive Memory.", "DBLP authors": ["Mohsen Riahi Alam", "M. Hassan Najafi", "Nima Taherinejad"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3051296", "OA papers": [{"PaperId": "https://openalex.org/W3128667769", "PaperTitle": "Exact Stochastic Computing Multiplication in Memristive Memory", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Louisiana at Lafayette": 2.0, "TU Wien": 1.0}, "Authors": ["Mohsen Riahi Alam", "M. Hassan Najafi", "Nima Hafezi Nejad"]}]}, {"DBLP title": "Training Binarized Neural Networks Using Ternary Multipliers.", "DBLP authors": ["Amir Ardakani", "Arash Ardakani", "Warren J. Gross"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3063356", "OA papers": [{"PaperId": "https://openalex.org/W3134848548", "PaperTitle": "Training Binarized Neural Networks using Ternary Multipliers", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"McGill University": 3.0}, "Authors": ["Amir Adabi Ardakani", "Arash Ardakani", "Warren J. Gross"]}]}, {"DBLP title": "In-Stream Correlation-Based Division and Bit-Inserting Square Root in Stochastic Computing.", "DBLP authors": ["Di Wu", "Ruokai Yin", "Joshua San Miguel"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3050716", "OA papers": [{"PaperId": "https://openalex.org/W3119526017", "PaperTitle": "In-Stream Correlation-Based Division and Bit-Inserting Square Root in Stochastic Computing", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Di Wu", "Ruokai Yin", "Joshua San Miguel"]}]}, {"DBLP title": "High-Performance Deterministic Stochastic Computing Using Residue Number System.", "DBLP authors": ["Kamyar Givaki", "Reza Hojabr", "MohammadHosein Gholamrezaei", "Ahmad Khonsari", "Saeid Gorgin", "Dara Rahmati", "M. Hassan Najafi"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3051848", "OA papers": [{"PaperId": "https://openalex.org/W3119406088", "PaperTitle": "High-Performance Deterministic Stochastic Computing Using Residue Number System", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 2.5, "Institute for Research in Fundamental Sciences": 1.5, "Iranian Research Organization for Science and Technology": 1.0, "Shahid Beheshti University": 1.0, "University of Louisiana at Lafayette": 1.0}, "Authors": ["Kamyar Givaki", "Reza Hojabr", "M. H. Gholamrezaei", "Ahmad Khonsari", "Saeid Gorgin", "Dara Rahmati", "M. Hassan Najafi"]}]}, {"DBLP title": "An Area- and Power-Efficient Stochastic Number Generator for Bayesian Sensor Fusion Circuits.", "DBLP authors": ["J\u00e9r\u00e9my Belot", "Abdelkarim Cherkaoui", "Rapha\u00ebl Laurent", "Laurent Fesquet"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3050694", "OA papers": [{"PaperId": "https://openalex.org/W3120546095", "PaperTitle": "An Area- and Power-Efficient Stochastic Number Generator for Bayesian Sensor Fusion Circuits", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 2.0, "Direction de la Recherche Technologique": 2.0}, "Authors": ["Jeremy Belot", "Abdelkarim Cherkaoui", "Rapha\u00ebl Laurent", "Laurent Fesquet"]}]}, {"DBLP title": "The Emerging Majority: Technology and Design for Superconducting Electronics.", "DBLP authors": ["Giovanni De Micheli"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2021.3095046", "OA papers": [{"PaperId": "https://openalex.org/W3181466626", "PaperTitle": "The emerging majority: Technology and design for superconducting electronics", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Giovanni De Micheli"]}]}, {"DBLP title": "Energy-Efficient and Error-Resilient Cognitive I/O for 3-D-Integrated Manycore Microprocessors.", "DBLP authors": ["Sai Manoj Pudukotai Dinakarrao", "Hantao Huang", "Hao Yu"], "year": 2021, "doi": "https://doi.org/10.1109/MDAT.2020.3043232", "OA papers": [{"PaperId": "https://openalex.org/W3110927362", "PaperTitle": "Energy-Efficient and Error Resilient Cognitive I/O for 3D-Integrated Many-core Microprocessors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"George Mason University": 1.0, "MediaTek (Singapore)": 1.0, "Southern University of Science and Technology": 1.0}, "Authors": ["Sai Manoj Pudukotai Dinakarrao", "Hantao Huang", "Hao Yu"]}]}]