module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  id_5 id_6 (
      .id_2(id_4),
      .id_3(id_1)
  );
  id_7 id_8 (
      .id_6(id_4),
      .id_6(id_4)
  );
  logic id_9 (
      .id_3(id_1),
      .id_4(id_8),
      .id_6(id_6)
  );
  id_10 id_11 (
      .id_6(id_1),
      .id_3(id_2)
  );
  id_12 id_13 (
      .id_1 (1),
      .id_1 (id_6),
      .id_11(id_11),
      .id_4 (id_14)
  );
  id_15 id_16 (
      .id_11(id_4),
      .id_2 (id_4)
  );
  id_17 id_18 (
      .id_11(id_6),
      .id_2 (id_3),
      .id_3 (id_3),
      .id_1 (id_4),
      .id_16(id_14),
      .id_4 (id_1),
      .id_8 (id_9),
      .id_2 ((id_6))
  );
  id_19 id_20 (
      .id_13(id_16),
      .id_14(id_2),
      .id_9 (1 | id_9),
      .id_3 (id_3),
      .id_16(id_3),
      .id_2 (id_18)
  );
  id_21 id_22 (
      .id_13(id_2),
      .id_3 (id_16)
  );
  id_23 id_24 (
      .id_20(id_8),
      .id_3 (id_1)
  );
  id_25 id_26 (
      .id_13(id_8),
      .id_4 (id_6),
      .id_14(id_1)
  );
  id_27 id_28 (
      .id_3 (id_2),
      .id_14(id_26),
      .id_16(id_20)
  );
  id_29 id_30 (
      .id_9 (id_14[id_28]),
      .id_18(id_18)
  );
  id_31 id_32 (
      .id_24(id_13),
      .id_1 (id_2),
      .id_11(id_22),
      .id_24(id_18),
      .id_30(id_24)
  );
  logic [1 : id_30] id_33;
  id_34 id_35 (
      .id_22(id_20),
      .id_13(id_9)
  );
  id_36 id_37 (
      .id_4 (id_24),
      .id_22(id_8)
  );
  assign id_14 = id_1;
  logic id_38 (
      .id_16(1),
      .id_14(id_4)
  );
  logic id_39;
  assign id_24 = id_9;
  id_40 id_41 (
      .id_8 (id_8),
      .id_14(id_35),
      .id_32(id_11)
  );
endmodule : id_42
