
*** Running vivado
    with args -log screen_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source screen_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source screen_top.tcl -notrace
Command: synth_design -top screen_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-2611] redeclaration of ansi port clkin is not allowed [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/lab11/clockdiv.sv:13]
WARNING: [Synth 8-976] clkin has already been declared [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/lab11/clockdiv.sv:13]
WARNING: [Synth 8-2654] second declaration of clkin ignored [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/lab11/clockdiv.sv:13]
INFO: [Synth 8-994] clkin is declared here [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/lab11/clockdiv.sv:11]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 958.801 ; gain = 154.488 ; free physical = 233 ; free virtual = 2839
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'screen_top' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/screen_top.sv:23]
	Parameter imem_init bound to: screentest_imem.mif - type: string 
	Parameter dmem_init bound to: screentest_dmem.mif - type: string 
INFO: [Synth 8-638] synthesizing module 'clockdivider_Nexys4' [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/lab11/clockdiv.sv:11]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [/opt/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:16119]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 80 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (1#1) [/opt/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:16119]
WARNING: [Synth 8-350] instance 'mmcm' of module 'MMCME2_BASE' requires 18 connections, but only 10 given [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/lab11/clockdiv.sv:17]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [/opt/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'INV' [/opt/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:12858]
INFO: [Synth 8-256] done synthesizing module 'INV' (3#1) [/opt/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:12858]
INFO: [Synth 8-638] synthesizing module 'BUFGMUX' [/opt/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:696]
	Parameter CLK_SEL_TYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFGMUX' (4#1) [/opt/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:696]
INFO: [Synth 8-256] done synthesizing module 'clockdivider_Nexys4' (5#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/lab11/clockdiv.sv:11]
INFO: [Synth 8-638] synthesizing module 'mips' [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/c541/mips.sv:11]
INFO: [Synth 8-638] synthesizing module 'controller' [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/c541/controller.sv:40]
INFO: [Synth 8-256] done synthesizing module 'controller' (6#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/c541/controller.sv:40]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/datapath.sv:23]
	Parameter Abits bound to: 5 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_file' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/register_file.sv:11]
	Parameter Abits bound to: 5 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'reg_data.mif' is read successfully [/home/hastings/Lab10/Lab10.srcs/sources_1/new/register_file.sv:25]
INFO: [Synth 8-256] done synthesizing module 'register_file' (7#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/new/register_file.sv:11]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/hastings/classes/comp541/project_3/project_3.srcs/sources_1/new/ALU.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'addsub' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/addsub.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adder' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/adder.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fulladder' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/fulladder.v:23]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (8#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/new/fulladder.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder' (9#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'addsub' (10#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/new/addsub.v:23]
INFO: [Synth 8-638] synthesizing module 'shifter' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/shifter.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shifter' (11#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-638] synthesizing module 'logical' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/logical.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'logical' (12#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/new/logical.v:23]
INFO: [Synth 8-638] synthesizing module 'comparator' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/comparator.v:23]
INFO: [Synth 8-256] done synthesizing module 'comparator' (13#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/new/comparator.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (14#1) [/home/hastings/classes/comp541/project_3/project_3.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [/home/hastings/Lab10/Lab10.srcs/sources_1/new/datapath.sv:104]
INFO: [Synth 8-256] done synthesizing module 'datapath' (15#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/new/datapath.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mips' (16#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/c541/mips.sv:11]
INFO: [Synth 8-638] synthesizing module 'imem' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/imem.sv:11]
	Parameter Nloc bound to: 32 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Abits bound to: 32 - type: integer 
	Parameter initFile bound to: screentest_imem.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'screentest_imem.mif' is read successfully [/home/hastings/Lab10/Lab10.srcs/sources_1/new/imem.sv:23]
INFO: [Synth 8-256] done synthesizing module 'imem' (17#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/new/imem.sv:11]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/dmem.sv:6]
	Parameter Nloc bound to: 32 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Abits bound to: 32 - type: integer 
	Parameter initFile bound to: screentest_dmem.mif - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file, ignoring [/home/hastings/Lab10/Lab10.srcs/sources_1/new/dmem.sv:21]
INFO: [Synth 8-256] done synthesizing module 'dmem' (18#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/new/dmem.sv:6]
WARNING: [Synth 8-689] width (13) of port connection 'addr' does not match port width (32) of module 'dmem' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/screen_top.sv:65]
INFO: [Synth 8-638] synthesizing module 'smem' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/smem.sv:11]
	Parameter Nloc bound to: 1200 - type: integer 
	Parameter Dbits bound to: 2 - type: integer 
	Parameter Abits bound to: 32 - type: integer 
	Parameter initFile bound to: screentest_smem.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'screentest_smem.mif' is read successfully [/home/hastings/Lab10/Lab10.srcs/sources_1/new/smem.sv:27]
INFO: [Synth 8-256] done synthesizing module 'smem' (19#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/new/smem.sv:11]
WARNING: [Synth 8-689] width (11) of port connection 'addr' does not match port width (32) of module 'smem' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/screen_top.sv:67]
WARNING: [Synth 8-689] width (13) of port connection 'write_addr' does not match port width (32) of module 'smem' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/screen_top.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'write_char' does not match port width (2) of module 'smem' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/screen_top.sv:67]
INFO: [Synth 8-638] synthesizing module 'vgadisplaydriver' [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/new/vgadisplaydriver.sv:13]
INFO: [Synth 8-638] synthesizing module 'vgatimer' [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/new/vgatimer.sv:25]
INFO: [Synth 8-638] synthesizing module 'xycounter' [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/new/xycounter.v:23]
	Parameter width bound to: 800 - type: integer 
	Parameter height bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xycounter' (20#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/new/xycounter.v:23]
INFO: [Synth 8-256] done synthesizing module 'vgatimer' (21#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/new/vgatimer.sv:25]
INFO: [Synth 8-638] synthesizing module 'bmem' [/home/hastings/Lab10/Lab10.srcs/sources_1/new/bmem.sv:11]
	Parameter Nloc bound to: 4096 - type: integer 
	Parameter Dbits bound to: 12 - type: integer 
	Parameter Abits bound to: 32 - type: integer 
	Parameter initFile bound to: screentest_bmem.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'screentest_bmem.mif' is read successfully [/home/hastings/Lab10/Lab10.srcs/sources_1/new/bmem.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bmem' (22#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/new/bmem.sv:11]
WARNING: [Synth 8-689] width (33) of port connection 'addr' does not match port width (32) of module 'bmem' [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/new/vgadisplaydriver.sv:32]
INFO: [Synth 8-256] done synthesizing module 'vgadisplaydriver' (23#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/new/vgadisplaydriver.sv:13]
INFO: [Synth 8-256] done synthesizing module 'screen_top' (24#1) [/home/hastings/Lab10/Lab10.srcs/sources_1/new/screen_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 983.059 ; gain = 178.746 ; free physical = 211 ; free virtual = 2817
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 983.059 ; gain = 178.746 ; free physical = 211 ; free virtual = 2817
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hastings/Lab10/Lab10.srcs/constrs_1/imports/new/vgadisplaydriver.xdc]
Finished Parsing XDC File [/home/hastings/Lab10/Lab10.srcs/constrs_1/imports/new/vgadisplaydriver.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 4 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1294.520 ; gain = 0.000 ; free physical = 109 ; free virtual = 2635
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1294.523 ; gain = 490.211 ; free physical = 145 ; free virtual = 2626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1294.523 ; gain = 490.211 ; free physical = 145 ; free virtual = 2626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1294.523 ; gain = 490.211 ; free physical = 145 ; free virtual = 2627
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1294.523 ; gain = 490.211 ; free physical = 124 ; free virtual = 2606
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 68    
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   8 Input     10 Bit        Muxes := 1     
	   9 Input     10 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clockdivider_Nexys4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   9 Input     10 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module fulladder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module logical 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
Module xycounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
Module vgatimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
Module vgadisplaydriver 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1294.523 ; gain = 490.211 ; free physical = 124 ; free virtual = 2606
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "myvgatimer/xy/y" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1294.523 ; gain = 490.211 ; free physical = 138 ; free virtual = 2604
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1294.523 ; gain = 490.211 ; free physical = 138 ; free virtual = 2604

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|imem             | rom        | 32x32         | LUT            | 
|bmem             | rom__1     | 1024x12       | LUT            | 
|vgadisplaydriver | rom__2     | 1024x12       | LUT            | 
+-----------------+------------+---------------+----------------+


Distributed RAM: 
+------------+----------------------+-----------+----------------------+----------------------------------------------+--------------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives                                   | Hierarchical Name  | 
+------------+----------------------+-----------+----------------------+----------------------------------------------+--------------------+
|screen_top  | mips/dp/myreg/rf_reg | Implied   | 32 x 32              | RAM32M x 12                                  | screen_top/ram__6  | 
|screen_top  | dmem/mem_reg         | Implied   | 32 x 32              | RAM32X1S x 32                                | screen_top/ram__8  | 
|screen_top  | screenmem/mem_reg    | Implied   | 2 K x 2              | RAM16X1D x 2  RAM32X1D x 2  RAM128X1D x 18   | screen_top/ram__10 | 
+------------+----------------------+-----------+----------------------+----------------------------------------------+--------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1294.527 ; gain = 490.215 ; free physical = 143 ; free virtual = 2593
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1294.527 ; gain = 490.215 ; free physical = 143 ; free virtual = 2593

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1294.527 ; gain = 490.215 ; free physical = 143 ; free virtual = 2593
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1294.527 ; gain = 490.215 ; free physical = 115 ; free virtual = 2553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1310.535 ; gain = 506.223 ; free physical = 132 ; free virtual = 2538
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1373.535 ; gain = 569.223 ; free physical = 114 ; free virtual = 2469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1373.535 ; gain = 569.223 ; free physical = 114 ; free virtual = 2469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1373.535 ; gain = 569.223 ; free physical = 114 ; free virtual = 2469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1373.535 ; gain = 569.223 ; free physical = 114 ; free virtual = 2469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1373.535 ; gain = 569.223 ; free physical = 114 ; free virtual = 2469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1373.535 ; gain = 569.223 ; free physical = 114 ; free virtual = 2469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |BUFGMUX     |     4|
|3     |CARRY4      |    19|
|4     |LUT1        |    36|
|5     |LUT2        |    33|
|6     |LUT3        |    54|
|7     |LUT4        |    77|
|8     |LUT5        |   236|
|9     |LUT6        |   431|
|10    |MMCME2_BASE |     1|
|11    |MUXF7       |     2|
|12    |RAM128X1D   |    18|
|13    |RAM16X1D    |     2|
|14    |RAM32M      |    12|
|15    |RAM32X1D    |     2|
|16    |RAM32X1S    |    32|
|17    |FDRE        |    57|
|18    |IBUF        |     1|
|19    |OBUF        |    14|
+------+------------+------+

Report Instance Areas: 
+------+---------------+--------------------+------+
|      |Instance       |Module              |Cells |
+------+---------------+--------------------+------+
|1     |top            |                    |  1033|
|2     |  clkdv        |clockdivider_Nexys4 |    13|
|3     |  dmem         |dmem                |    32|
|4     |  mips         |mips                |   865|
|5     |    dp         |datapath            |   865|
|6     |      myreg    |register_file       |   780|
|7     |  screenmem    |smem                |    28|
|8     |  vga          |vgadisplaydriver    |    78|
|9     |    myvgatimer |vgatimer            |    78|
|10    |      xy       |xycounter           |    74|
+------+---------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1373.535 ; gain = 569.223 ; free physical = 114 ; free virtual = 2469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1373.535 ; gain = 149.301 ; free physical = 114 ; free virtual = 2469
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1373.535 ; gain = 569.223 ; free physical = 114 ; free virtual = 2469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 71 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 4 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 18 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1373.539 ; gain = 460.766 ; free physical = 111 ; free virtual = 2469
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1405.555 ; gain = 0.000 ; free physical = 119 ; free virtual = 2475
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 13:52:15 2015...
