*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge
INFO: Auto-config - VLOG: /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge
INFO: Auto-config - VHDL: /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/.dvt/default.build
    -f /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [209 ms] ***

*** Start VHDL build ***
*** Done parsing [373 ms] ***
*** Total number of lines [0] ***
Performing post full build step 1 (VHDL - RU) [28 ms] ...
*** Files summary [0 total, 0 unique] ***
*** Done VHDL build [402 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/arc_tan.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/arc_tan.sv [42 ms, 42 lines, SystemVerilog_2012] ...
Loading (2) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/sqrt_22b.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/sqrt_22b.sv [99 ms, 43 lines, SystemVerilog_2012] ...
Loading (3) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/definitions_pkg.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/definitions_pkg.sv [7 ms, 37 lines, SystemVerilog_2012] ...
Loading (4) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv [46 ms, 184 lines, SystemVerilog_2012] ...
Loading (5) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/non_max_suppression.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/non_max_suppression.sv [9 ms, 46 lines, SystemVerilog_2012] ...
Loading (6) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/line_buffer.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/line_buffer.sv [6 ms, 46 lines, SystemVerilog_2012] ...
Loading (7) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/hysteresis.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/hysteresis.sv [6 ms, 27 lines, SystemVerilog_2012] ...
Loading (8) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/gradient_calculation.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/gradient_calculation.sv [12 ms, 152 lines, SystemVerilog_2012] ...
Loading (9) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/gaussian_filter.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/gaussian_filter.sv [6 ms, 55 lines, SystemVerilog_2012] ...
Loading (10) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/fifo/fifo_data.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/fifo/fifo_data.sv [3 ms, 29 lines, SystemVerilog_2012] ...
Loading (11) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/fifo/fifo_control.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/fifo/fifo_control.sv [7 ms, 79 lines, SystemVerilog_2012] ...
Loading (12) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/fifo/fifo.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/fifo/fifo.sv [4 ms, 39 lines, SystemVerilog_2012] ...
Loading (13) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/double_thresholding.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/double_thresholding.sv [1 ms, 22 lines, SystemVerilog_2012] ...
Loading (14) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/chip_top.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/chip_top.sv [2 ms, 37 lines, SystemVerilog_2012] ...
Loading (15) /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/canny_edge_top.sv ...
Done /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/canny_edge_top.sv [10 ms, 125 lines, SystemVerilog_2012] ...
*** Done invocation #1 [271 ms] ***
*** Done parsing [LT 189 ms, PT 271 ms] ***
*** Total number of lines [963] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Files summary [15 total, 15 unique, 0 optimized] ***
*** Done SystemVerilog build [449 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VHDL - RU) [4 ms] ...
Performing mixed post full build step (VHDL - RT) [357 ms] ...
Performing mixed post full build step (VLOG - RI) [1 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.fifo, work.chip_top
Performing mixed post full build step (MIXED - ELAB) [629 ms] ...
Performing mixed post full build step (MIXED - UNEL) [54 ms] ...
*** Warning: UNDECLARED_MODULE: Module 'uart_top' is not declared
    at line 16 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/chip_top.sv:16 [compile index 14]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '0' of '32-bit' type
    at line 125 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:125 [compile index 4]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '1' of '32-bit' type
    at line 126 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:126 [compile index 4]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '2' of '32-bit' type
    at line 127 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:127 [compile index 4]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '3' of '32-bit' type
    at line 128 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:128 [compile index 4]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '0' of '32-bit' type
    at line 139 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:139 [compile index 4]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '1' of '32-bit' type
    at line 140 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:140 [compile index 4]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '2' of '32-bit' type
    at line 141 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:141 [compile index 4]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'curr_rd_buffer' of '2-bit' type and item expression '3' of '32-bit' type
    at line 142 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/pixel_loader.sv:142 [compile index 4]
Performing mixed post full build step (VHDL - RD) [7 ms] ...
Performing mixed post full build step (VHDL - US) [0 ms] ...
Performing mixed post full build step (VHDL - USBD) [51 ms] ...
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - US) [101 ms] ...
*** Warning: SIGNAL_NOT_RESET: Signal 'line' is not reset
    at line 22 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/line_buffer.sv:22 [compile index 6]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'str_valid' to 'edge_out_valid'
    at line 24 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/hysteresis.sv:24 [compile index 7]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'mag_valid' to 'str_valid'
    at line 19 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/double_thresholding.sv:19 [compile index 13]
*** Warning: SIGNAL_NEVER_READ: Signal 'sobel_out' is never read (connected to sub-instance output port)
    at line 22 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/canny_edge_top.sv:22 [compile index 15]
*** Warning: SIGNAL_NEVER_READ: Signal 'sobel_out_x' is never read (connected to sub-instance output port)
    at line 23 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/canny_edge_top.sv:23 [compile index 15]
*** Warning: SIGNAL_NEVER_READ: Signal 'sobel_out_y' is never read (connected to sub-instance output port)
    at line 23 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/canny_edge_top.sv:23 [compile index 15]
*** Warning: SIGNAL_NEVER_READ: Signal 'sobel_xy_valid' is never read (connected to sub-instance output port)
    at line 24 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/canny_edge_top.sv:24 [compile index 15]
*** Warning: SIGNAL_NEVER_READ: Signal 'nms_direction' is never read (connected to sub-instance output port)
    at line 26 in /home/deck/Documents/Projects/Verilog/edge_runners_Edge/edge_runners_Edge/canny_edge_top.sv:26 [compile index 15]
*** Done mixed mode extension build [1s.231ms] ***
*** Total build time [2s.322ms] ***
