#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 16 09:34:26 2025
# Process ID: 17856
# Current directory: C:/Users/saber/Desktop/share/DanDike_NewBoard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17720 C:\Users\saber\Desktop\share\DanDike_NewBoard\DanDike_NewBoard.xpr
# Log file: C:/Users/saber/Desktop/share/DanDike_NewBoard/vivado.log
# Journal file: C:/Users/saber/Desktop/share/DanDike_NewBoard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets power_pulse_AXI_0_pulse_out] [get_bd_ports pulse_out_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M19_AXI] [get_bd_cells power_pulse_AXI_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:power_pulse_v1_AXI:1.0 power_pulse_v1_AXI_0
endgroup
set_property location {5 2421 1743} [get_bd_cells power_pulse_v1_AXI_0]
startgroup
make_bd_pins_external  [get_bd_pins power_pulse_v1_AXI_0/pulse_p_out]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins power_pulse_v1_AXI_0/pulse_q_out]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins power_pulse_v1_AXI_0/pulse_p_in]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins power_pulse_v1_AXI_0/pulse_q_in]
endgroup
regenerate_bd_layout
regenerate_bd_layout
connect_bd_net [get_bd_pins power_pulse_v1_AXI_0/S_AXI_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/power_pulse_v1_AXI_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins power_pulse_v1_AXI_0/S_AXI]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports pulse_p_in_0 M14
place_ports pulse_p_out_0 J14
place_ports pulse_q_in_0 M15
place_ports pulse_q_out_0 L16
set_property IOSTANDARD LVCMOS33 [get_ports [list pulse_p_in_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pulse_p_out_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pulse_q_in_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pulse_q_out_0]]
save_constraints
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
regenerate_bd_layout
regenerate_bd_layout
set_property location {5 2246 791} [get_bd_cells AC_8_channel_1]
set_property screensize {279 230} [get_bd_cells AC_8_channel_0]
set_property screensize {260 248} [get_bd_cells AC_8_channel_1]
set_property screensize {264 218} [get_bd_cells AC_8_channel_0]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/saber/Desktop/share/DanDike_NewBoard/vitis1/system_wrapper.xsa
