#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 16 23:26:52 2019
# Process ID: 14376
# Current directory: C:/Users/Sven Pfiffner/Desktop/lab9_student
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20760 C:\Users\Sven Pfiffner\Desktop\lab9_student\lab_9.xpr
# Log file: C:/Users/Sven Pfiffner/Desktop/lab9_student/vivado.log
# Journal file: C:/Users/Sven Pfiffner/Desktop/lab9_student\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Sven Pfiffner/Desktop/lab9_student/lab_9.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/kickn/Lab9_student_zip' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Sven Pfiffner/Desktop/lab9_student/lab_9.ip_user_files', nor could it be found using path 'C:/Users/kickn/Lab9_student_zip/lab_9.ip_user_files'.
INFO: [Project 1-230] Project 'lab_9.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 698.570 ; gain = 90.168
launch_runs impl_1 -jobs 4
[Fri May 17 00:06:59 2019] Launched synth_1...
Run output will be captured here: C:/Users/Sven Pfiffner/Desktop/lab9_student/lab_9.runs/synth_1/runme.log
[Fri May 17 00:06:59 2019] Launched impl_1...
Run output will be captured here: C:/Users/Sven Pfiffner/Desktop/lab9_student/lab_9.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1010.406 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1010.406 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1147.840 ; gain = 406.289
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sven Pfiffner/Desktop/lab9_student/lab_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sven Pfiffner/Desktop/lab9_student/lab_9.sim/sim_1/behav/xsim/insmem_h.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Sven Pfiffner/Desktop/lab9_student/lab_9.sim/sim_1/behav/xsim/datamem_h.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sven Pfiffner/Desktop/lab9_student/lab_9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sven Pfiffner/Desktop/lab9_student/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sven Pfiffner/Desktop/lab9_student/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sven Pfiffner/Desktop/lab9_student/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sven Pfiffner/Desktop/lab9_student/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sven Pfiffner/Desktop/lab9_student/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sven Pfiffner/Desktop/lab9_student/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol srt, assumed default net type wire [C:/Users/Sven Pfiffner/Desktop/lab9_student/ALU.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sven Pfiffner/Desktop/lab9_student/reg_half_synthmodel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_half
INFO: [VRFC 10-311] analyzing module reg_half_dist_mem_gen_v4_1_xst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sven Pfiffner/Desktop/lab9_student/MIPS_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sven Pfiffner/Desktop/lab9_student/lab_9.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sven Pfiffner/Desktop/lab9_student/lab_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7e17bd2c72234a3a8aac19d19ed497ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_test_behav xil_defaultlib.MIPS_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'aluop' [C:/Users/Sven Pfiffner/Desktop/lab9_student/MIPS.v:127]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'shamt' [C:/Users/Sven Pfiffner/Desktop/lab9_student/MIPS.v:128]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.reg_half_dist_mem_gen_v4_1_xst_1
Compiling module xil_defaultlib.reg_half
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sven -notrace
couldn't read file "C:/Users/Sven": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri May 17 00:10:13 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1600.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sven Pfiffner/Desktop/lab9_student/lab_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_test_behav -key {Behavioral:sim_1:Functional:MIPS_test} -tclbatch {MIPS_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:49 . Memory (MB): peak = 1601.582 ; gain = 1.523
INFO: [Common 17-344] 'launch_simulation' was cancelled
