<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2AR-18C" pn="GW2AR-LV18QN88C8/I7">gw2ar18c-000</Device>
    <FileList>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/a100t_cape/NeoGeo_MiST.sv" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/a100t_cape/pll_mist.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/arcade_inputs.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/cdda_fifo.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/cofi.sv" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/data_io.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/ide.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/ide_fifo.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/mist_video.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/osd.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/rgb2ypbpr.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/scandoubler.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/sd_card.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/user_io.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/C43.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/bd3.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fd2.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fd3.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fd4.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fdm.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fdp.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fdr.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fds.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fds16bit.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fjd.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fs1.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fs2.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fs3.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/lt4.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/FX68K/fx68k.sv" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/FX68K/fx68kAlu.sv" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/FX68K/uaddrPla.sv" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/cpu_68k.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/cpu_z80.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/c1_inputs.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/c1_regs.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/c1_wait.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/clocks.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/com.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/neo_c1.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/neo_d0.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/neo_e0.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/neo_f0.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/neo_g0.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/neo_pvc.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/neo_sma.sv" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/pcm.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/register.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/resetp.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/syslatch.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/upd4990.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/watchdog.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/z80ctrl.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/zmc.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_acc.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_cnt.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_comb.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_dbrom.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_div.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_drvA.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_drvB.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_dt.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_gain.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcma_lut.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcmb.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcmb_cnt.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcmb_gain.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcmb_interpol.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_cen_burst.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/mixer/jt12_comb.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/mixer/jt12_decim.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/mixer/jt12_fm_uprate.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/mixer/jt12_genmix.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/mixer/jt12_interpol.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/mixer/jt12_mixer.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/jt49/hdl/jt49.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/jt49/hdl/jt49_bus.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/jt49/hdl/jt49_cen.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/jt49/hdl/jt49_div.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/jt49/hdl/jt49_eg.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/jt49/hdl/jt49_exp.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/jt49/hdl/jt49_noise.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/backup.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/ddram.sv" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/dpram.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/memcard.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/sdram.sv" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/sdram_2w_cl2.sv" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/sdram_4w_cl3.sv" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/sdram_mux.sv" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/neogeo_top.sv" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/autoanim.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/fast_cycle.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/hshrink.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/irq.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/linebuffer.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/lspc2_a2.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/lspc2_clk.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/lspc_regs.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/lspc_timer.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/neo_273.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/neo_b1.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/neo_cmc.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/neo_zmc2.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/slow_cycle.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/videosync.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/zmc2_dot.v" type="file.verilog" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/controller/interrupt_controller.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/controller/io_ps2_com.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/controller/jtag_uart.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/controller/simple_uart.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/controller/spi_controller.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/controller/substitute_mcu.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/controller/timer_controller.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/firmware/controller_rom.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/a100t_cape/a100t_cape_top.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/a100t_cape/demistify_config_pkg.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/firmware/controller_rom1_word.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/firmware/controller_rom2_word.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/dac.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/mist.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/GBse.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T8080se.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80_ALU.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80_MCode.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80_Pack.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80_Reg.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80a.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80as.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80pa.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80s.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80se.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80sed.vhd" type="file.vhdl" enable="1"/>
        <File path="/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" type="file.sdc" enable="1"/>
    </FileList>
</Project>
