Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2-1_Full64; Runtime version U-2023.03-SP2-1_Full64;  Feb 16 13:38 2025
*Verdi* Loading libsscore_vcs202303.so
FSDB Dumper for VCS, Release Verdi_U-2023.03-SP2-1, Linux x86_64/64bit, 10/11/2023
(C) 1996 - 2023 by Synopsys, Inc.
*Verdi* : Create FSDB file 'waves.fsdb'
*Verdi* : Begin traversing the scope (pool_tb), layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
Test Case 1 Passed: Bypass mode working correctly
Error: Simulation timeout after        1000 cycles
$finish called from file "pool_tb.v", line 55.
$finish at simulation time             10105000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10105000 ps
CPU Time:      0.290 seconds;       Data structure size:   0.0Mb
Sun Feb 16 13:38:39 2025
