<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › memstick › host › r592.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>r592.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2010 - Maxim Levitsky</span>
<span class="cm"> * driver for Ricoh memstick readers</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef R592_H</span>

<span class="cp">#include &lt;linux/memstick.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/workqueue.h&gt;</span>
<span class="cp">#include &lt;linux/kfifo.h&gt;</span>
<span class="cp">#include &lt;linux/ctype.h&gt;</span>

<span class="cm">/* write to this reg (number,len) triggers TPC execution */</span>
<span class="cp">#define R592_TPC_EXEC			0x00</span>
<span class="cp">#define R592_TPC_EXEC_LEN_SHIFT		16		</span><span class="cm">/* Bits 16..25 are TPC len */</span><span class="cp"></span>
<span class="cp">#define R592_TPC_EXEC_BIG_FIFO		(1 &lt;&lt; 26)	</span><span class="cm">/* If bit 26 is set, large fifo is used (reg 48) */</span><span class="cp"></span>
<span class="cp">#define R592_TPC_EXEC_TPC_SHIFT		28		</span><span class="cm">/* Bits 28..31 are the TPC number */</span><span class="cp"></span>


<span class="cm">/* Window for small TPC fifo (big endian)*/</span>
<span class="cm">/* reads and writes always are done in  8 byte chunks */</span>
<span class="cm">/* Not used in driver, because large fifo does better job */</span>
<span class="cp">#define R592_SFIFO			0x08</span>


<span class="cm">/* Status register (ms int, small fifo, IO)*/</span>
<span class="cp">#define R592_STATUS			0x10</span>
							<span class="cm">/* Parallel INT bits */</span>
<span class="cp">#define R592_STATUS_P_CMDNACK		(1 &lt;&lt; 16)	</span><span class="cm">/* INT reg: NACK (parallel mode) */</span><span class="cp"></span>
<span class="cp">#define R592_STATUS_P_BREQ		(1 &lt;&lt; 17)	</span><span class="cm">/* INT reg: card ready (parallel mode)*/</span><span class="cp"></span>
<span class="cp">#define R592_STATUS_P_INTERR		(1 &lt;&lt; 18)	</span><span class="cm">/* INT reg: int error (parallel mode)*/</span><span class="cp"></span>
<span class="cp">#define R592_STATUS_P_CED		(1 &lt;&lt; 19)	</span><span class="cm">/* INT reg: command done (parallel mode) */</span><span class="cp"></span>

							<span class="cm">/* Fifo status */</span>
<span class="cp">#define R592_STATUS_SFIFO_FULL		(1 &lt;&lt; 20)	</span><span class="cm">/* Small Fifo almost full (last chunk is written) */</span><span class="cp"></span>
<span class="cp">#define R592_STATUS_SFIFO_EMPTY		(1 &lt;&lt; 21)	</span><span class="cm">/* Small Fifo empty */</span><span class="cp"></span>

							<span class="cm">/* Error detection via CRC */</span>
<span class="cp">#define R592_STATUS_SEND_ERR		(1 &lt;&lt; 24)	</span><span class="cm">/* Send failed */</span><span class="cp"></span>
<span class="cp">#define R592_STATUS_RECV_ERR		(1 &lt;&lt; 25)	</span><span class="cm">/* Receive failed */</span><span class="cp"></span>

							<span class="cm">/* Card state */</span>
<span class="cp">#define R592_STATUS_RDY			(1 &lt;&lt; 28)	</span><span class="cm">/* RDY signal received */</span><span class="cp"></span>
<span class="cp">#define R592_STATUS_CED			(1 &lt;&lt; 29)	</span><span class="cm">/* INT: Command done (serial mode)*/</span><span class="cp"></span>
<span class="cp">#define R592_STATUS_SFIFO_INPUT		(1 &lt;&lt; 30)	</span><span class="cm">/* Small fifo received data*/</span><span class="cp"></span>

<span class="cp">#define R592_SFIFO_SIZE			32		</span><span class="cm">/* total size of small fifo is 32 bytes */</span><span class="cp"></span>
<span class="cp">#define R592_SFIFO_PACKET		8		</span><span class="cm">/* packet size of small fifo */</span><span class="cp"></span>

<span class="cm">/* IO control */</span>
<span class="cp">#define R592_IO				0x18</span>
<span class="cp">#define	R592_IO_16			(1 &lt;&lt; 16)	</span><span class="cm">/* Set by default, can be cleared */</span><span class="cp"></span>
<span class="cp">#define	R592_IO_18			(1 &lt;&lt; 18)	</span><span class="cm">/* Set by default, can be cleared */</span><span class="cp"></span>
<span class="cp">#define	R592_IO_SERIAL1			(1 &lt;&lt; 20)	</span><span class="cm">/* Set by default, can be cleared, (cleared on parallel) */</span><span class="cp"></span>
<span class="cp">#define	R592_IO_22			(1 &lt;&lt; 22)	</span><span class="cm">/* Set by default, can be cleared */</span><span class="cp"></span>
<span class="cp">#define R592_IO_DIRECTION		(1 &lt;&lt; 24)	</span><span class="cm">/* TPC direction (1 write 0 read) */</span><span class="cp"></span>
<span class="cp">#define	R592_IO_26			(1 &lt;&lt; 26)	</span><span class="cm">/* Set by default, can be cleared */</span><span class="cp"></span>
<span class="cp">#define	R592_IO_SERIAL2			(1 &lt;&lt; 30)	</span><span class="cm">/* Set by default, can be cleared (cleared on parallel), serial doesn&#39;t work if unset */</span><span class="cp"></span>
<span class="cp">#define R592_IO_RESET			(1 &lt;&lt; 31)	</span><span class="cm">/* Reset, sets defaults*/</span><span class="cp"></span>


<span class="cm">/* Turns hardware on/off */</span>
<span class="cp">#define R592_POWER			0x20		</span><span class="cm">/* bits 0-7 writeable */</span><span class="cp"></span>
<span class="cp">#define R592_POWER_0			(1 &lt;&lt; 0)	</span><span class="cm">/* set on start, cleared on stop - must be set*/</span><span class="cp"></span>
<span class="cp">#define R592_POWER_1			(1 &lt;&lt; 1)	</span><span class="cm">/* set on start, cleared on stop - must be set*/</span><span class="cp"></span>
<span class="cp">#define R592_POWER_3			(1 &lt;&lt; 3)	</span><span class="cm">/* must be clear */</span><span class="cp"></span>
<span class="cp">#define R592_POWER_20			(1 &lt;&lt; 5)	</span><span class="cm">/* set before switch to parallel */</span><span class="cp"></span>

<span class="cm">/* IO mode*/</span>
<span class="cp">#define R592_IO_MODE			0x24</span>
<span class="cp">#define R592_IO_MODE_SERIAL		1</span>
<span class="cp">#define R592_IO_MODE_PARALLEL		3</span>


<span class="cm">/* IRQ,card detection,large fifo (first word irq status, second enable) */</span>
<span class="cm">/* IRQs are ACKed by clearing the bits */</span>
<span class="cp">#define R592_REG_MSC			0x28</span>
<span class="cp">#define R592_REG_MSC_PRSNT		(1 &lt;&lt; 1)	</span><span class="cm">/* card present (only status)*/</span><span class="cp"></span>
<span class="cp">#define R592_REG_MSC_IRQ_INSERT		(1 &lt;&lt; 8)	</span><span class="cm">/* detect insert / card insered */</span><span class="cp"></span>
<span class="cp">#define R592_REG_MSC_IRQ_REMOVE		(1 &lt;&lt; 9)	</span><span class="cm">/* detect removal / card removed */</span><span class="cp"></span>
<span class="cp">#define R592_REG_MSC_FIFO_EMPTY		(1 &lt;&lt; 10)	</span><span class="cm">/* fifo is empty */</span><span class="cp"></span>
<span class="cp">#define R592_REG_MSC_FIFO_DMA_DONE	(1 &lt;&lt; 11)	</span><span class="cm">/* dma enable / dma done */</span><span class="cp"></span>

<span class="cp">#define R592_REG_MSC_FIFO_USER_ORN	(1 &lt;&lt; 12)	</span><span class="cm">/* set if software reads empty fifo (if R592_REG_MSC_FIFO_EMPTY is set) */</span><span class="cp"></span>
<span class="cp">#define R592_REG_MSC_FIFO_MISMATH	(1 &lt;&lt; 13)	</span><span class="cm">/* set if amount of data in fifo doesn&#39;t match amount in TPC */</span><span class="cp"></span>
<span class="cp">#define R592_REG_MSC_FIFO_DMA_ERR	(1 &lt;&lt; 14)	</span><span class="cm">/* IO failure */</span><span class="cp"></span>
<span class="cp">#define R592_REG_MSC_LED		(1 &lt;&lt; 15)	</span><span class="cm">/* clear to turn led off (only status)*/</span><span class="cp"></span>

<span class="cp">#define DMA_IRQ_ACK_MASK \</span>
<span class="cp">	(R592_REG_MSC_FIFO_DMA_DONE | R592_REG_MSC_FIFO_DMA_ERR)</span>

<span class="cp">#define DMA_IRQ_EN_MASK (DMA_IRQ_ACK_MASK &lt;&lt; 16)</span>

<span class="cp">#define IRQ_ALL_ACK_MASK 0x00007F00</span>
<span class="cp">#define IRQ_ALL_EN_MASK (IRQ_ALL_ACK_MASK &lt;&lt; 16)</span>

<span class="cm">/* DMA address for large FIFO read/writes*/</span>
<span class="cp">#define R592_FIFO_DMA			0x2C</span>

<span class="cm">/* PIO access to large FIFO (512 bytes) (big endian)*/</span>
<span class="cp">#define R592_FIFO_PIO			0x30</span>
<span class="cp">#define R592_LFIFO_SIZE			512		</span><span class="cm">/* large fifo size */</span><span class="cp"></span>


<span class="cm">/* large FIFO DMA settings */</span>
<span class="cp">#define R592_FIFO_DMA_SETTINGS		0x34</span>
<span class="cp">#define R592_FIFO_DMA_SETTINGS_EN	(1 &lt;&lt; 0)	</span><span class="cm">/* DMA enabled */</span><span class="cp"></span>
<span class="cp">#define R592_FIFO_DMA_SETTINGS_DIR	(1 &lt;&lt; 1)	</span><span class="cm">/* Dma direction (1 read, 0 write) */</span><span class="cp"></span>
<span class="cp">#define R592_FIFO_DMA_SETTINGS_CAP	(1 &lt;&lt; 24)	</span><span class="cm">/* Dma is aviable */</span><span class="cp"></span>

<span class="cm">/* Maybe just an delay */</span>
<span class="cm">/* Bits 17..19 are just number */</span>
<span class="cm">/* bit 16 is set, then bit 20 is waited */</span>
<span class="cm">/* time to wait is about 50 spins * 2 ^ (bits 17..19) */</span>
<span class="cm">/* seems to be possible just to ignore */</span>
<span class="cm">/* Probably debug register */</span>
<span class="cp">#define R592_REG38			0x38</span>
<span class="cp">#define R592_REG38_CHANGE		(1 &lt;&lt; 16)	</span><span class="cm">/* Start bit */</span><span class="cp"></span>
<span class="cp">#define R592_REG38_DONE			(1 &lt;&lt; 20)	</span><span class="cm">/* HW set this after the delay */</span><span class="cp"></span>
<span class="cp">#define R592_REG38_SHIFT		17</span>

<span class="cm">/* Debug register, written (0xABCDEF00) when error happens - not used*/</span>
<span class="cp">#define R592_REG_3C			0x3C</span>

<span class="k">struct</span> <span class="n">r592_device</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci_dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">memstick_host</span>	<span class="o">*</span><span class="n">host</span><span class="p">;</span>		<span class="cm">/* host backpointer */</span>
	<span class="k">struct</span> <span class="n">memstick_request</span> <span class="o">*</span><span class="n">req</span><span class="p">;</span>		<span class="cm">/* current request */</span>

	<span class="cm">/* Registers, IRQ */</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">irq_lock</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">io_thread_lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">timer_list</span> <span class="n">detect_timer</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">io_thread</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">parallel_mode</span><span class="p">;</span>

	<span class="n">DECLARE_KFIFO</span><span class="p">(</span><span class="n">pio_fifo</span><span class="p">,</span> <span class="n">u8</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">));</span>

	<span class="cm">/* DMA area */</span>
	<span class="kt">int</span> <span class="n">dma_capable</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dma_error</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span> <span class="n">dma_done</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">dummy_dma_page</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">dummy_dma_page_physical_address</span><span class="p">;</span>

<span class="p">};</span>

<span class="cp">#define DRV_NAME &quot;r592&quot;</span>


<span class="cp">#define message(format, ...) \</span>
<span class="cp">	printk(KERN_INFO DRV_NAME &quot;: &quot; format &quot;\n&quot;, ## __VA_ARGS__)</span>

<span class="cp">#define __dbg(level, format, ...) \</span>
<span class="cp">	do { \</span>
<span class="cp">		if (debug &gt;= level) \</span>
<span class="cp">			printk(KERN_DEBUG DRV_NAME \</span>
<span class="cp">				&quot;: &quot; format &quot;\n&quot;, ## __VA_ARGS__); \</span>
<span class="cp">	} while (0)</span>


<span class="cp">#define dbg(format, ...)		__dbg(1, format, ## __VA_ARGS__)</span>
<span class="cp">#define dbg_verbose(format, ...)	__dbg(2, format, ## __VA_ARGS__)</span>
<span class="cp">#define dbg_reg(format, ...)		__dbg(3, format, ## __VA_ARGS__)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
